/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: 8326fda85df33fedcb67866308e8432415011cff $
 * $Copyright: Copyright 2012 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:	intenum.h
 * Purpose:	Enumerated types for fields, memories, registers
 * Supports:	bcm53242_a0
 *		bcm53262_a0
 *		bcm53115_a0
 *		bcm53118_a0
 *		bcm53280_a0
 *		bcm53280_b0
 *		bcm53101_a0
 *		bcm53125_a0
 *		bcm53128_a0
 *		bcm53600_a0
 *		bcm89500_a0
 *		bcm53010_a0
 *		bcm5389_a0
 *		bcm53020_a0
 *		bcm5396_a0
 */

#ifndef _SOC_ROBO_INTENUM_H
#define _SOC_ROBO_INTENUM_H


#ifndef EXTERN
# ifdef __cplusplus
#  define EXTERN extern "C"
# else
#  define EXTERN extern
# endif
#endif
typedef enum soc_robo_reg_int_e {
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ACTLSTSr_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_ACTLSTS_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ACT_POL_DATAr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53125_A0)
    SOC_REG_INT_ACT_POL_DATA0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_ACT_POL_DATA1r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_ACT_POL_DATA2r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_ACT_POL_DATA0_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_ACT_POL_DATA1_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_ACT_POL_DATA1_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_ACT_POL_DATA1_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_AEGSTSr_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_AEGSTS_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_AGEOUT_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_AGEOUT_CTL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_AMODE2r_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_AMODE2_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_AMPHYr_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_AMPHY_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ANADVr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_ANADV_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_ANADV_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_ANADV_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_ANADV_EXT_P5r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ANEXPr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_ANEXP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_ANEXP_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_ANEXP_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_ANEXP_EXT_P5r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_ANLPAr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ANLPARr_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_ANLPAR_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_ANLPA_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_ANLPA_EXT_P5r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ANNXPr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_ANNXP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_ANNXP_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_ANNXP_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_ANNXP_EXT_P5r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_ARLACCS_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_ARLACCS_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ARLA_ENTRY_0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ARLA_ENTRY_1r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_ARLA_FWD_ENTRY0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_ARLA_FWD_ENTRY1r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_ARLA_FWD_ENTRY2r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_ARLA_FWD_ENTRY3r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_ARLA_FWD_ENTRY0_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_ARLA_FWD_ENTRY0_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_ARLA_FWD_ENTRY0_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_ARLA_FWD_ENTRY1_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_ARLA_FWD_ENTRY1_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_ARLA_FWD_ENTRY1_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_ARLA_FWD_ENTRY2_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_ARLA_FWD_ENTRY3_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53242_A0) || \
    defined(BCM_53262_A0) || defined(BCM_5389_A0) || \
    defined(BCM_5396_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_ARLA_MACr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_ARLA_MACVID_ENTRY0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_ARLA_MACVID_ENTRY1r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_ARLA_MACVID_ENTRY2r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_ARLA_MACVID_ENTRY3r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_ARLA_MACVID_ENTRY0_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_ARLA_MACVID_ENTRY0_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_ARLA_MACVID_ENTRY0_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_ARLA_MACVID_ENTRY1_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_ARLA_MACVID_ENTRY1_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_ARLA_MACVID_ENTRY1_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_ARLA_MACVID_ENTRY2_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_ARLA_MACVID_ENTRY3_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ARLA_RWCTLr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_ARLA_RWCTL_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_ARLA_RWCTL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_ARLA_RWCTL_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ARLA_SRCH_ADRr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_ARLA_SRCH_ADR_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_ARLA_SRCH_ADR_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_ARLA_SRCH_ADR_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ARLA_SRCH_CTLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_ARLA_SRCH_CTL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_ARLA_SRCH_CTL_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_ARLA_SRCH_CTL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_ARLA_SRCH_CTL_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ARLA_SRCH_RSLTr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_1r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_0_MACVIDr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_0_MACVID_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_1_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_1_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_1_MACVIDr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_1_MACVID_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_MACVIDr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_MACVID_0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_MACVID_1r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_VIDr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ARLA_VIDr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_5389_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_ARLA_VID_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_ARLA_VID_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ARLA_VID_ENTRY_0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ARLA_VID_ENTRY_1r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_ARLA_VTBL_ADDRr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_ARLA_VTBL_ADDR_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_ARLA_VTBL_ADDR_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_ARLA_VTBL_ADDR_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_ARLA_VTBL_ENTRYr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_ARLA_VTBL_ENTRY_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_ARLA_VTBL_ENTRY_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_ARLA_VTBL_ENTRY_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_ARLA_VTBL_ENTRY_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_ARLA_VTBL_RWCTRLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_ARLA_VTBL_RWCTRL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_ARLA_VTBL_RWCTRL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_ARLA_VTBL_RWCTRL_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_ARLCTL_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_ARLCTL_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_ARL_BIN_FULL_CNTRr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_ARL_BIN_FULL_FWDr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ASTSSUMr_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_ASTSSUM_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_AUTH_8021X_CTL1r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_AUTH_8021X_CTL2r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_AUX_CONTROL_STATUSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_AUX_CONTROL_STATUS_EXT_P5r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_AUX_MODEr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_AUX_MODE2r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_AUX_MODE2_EXT_P5r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_AUX_MODE_EXT_P5r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_AUX_MULTI_PHYr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_AUX_MULTI_PHY_EXT_P5r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_AUX_STATUS_SUMMARYr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_AUX_STATUS_SUMMARY_EXT_P5r_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_AVB_AV_EN_CTRLr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_AVB_AV_EN_CTRL_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_AVB_C4_BW_CNTLr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_AVB_C4_BW_CNTL_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_AVB_C5_BW_CNTLr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_AVB_C5_BW_CNTL_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_AVB_EGRESS_TS_PORTMAPr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_AVB_EGRESS_TS_TM_STAMPr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_AVB_LNK_STATUSr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_AVB_MAX_AV_PKT_SZr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_AVB_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_AVB_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_AVB_TIME_STAMP_ENr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_AVB_TM_ADJr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_AVB_TM_BASEr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_B100X_AUX_CONTROLr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_B100X_AUX_CONTROL_EXT_P5r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_B100X_AUX_STATUSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_B100X_AUX_STATUS_EXT_P5r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_B100X_DISCONNECT_COUNTERr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_B100X_DISCONNECT_COUNTER_EXT_P5r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_B100X_FALSE_CARRIER_SENSE_COUNTERr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_B100X_FALSE_CARRIER_SENSE_COUNTER_EXT_P5r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_B100X_RX_ERROR_COUNTERr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_B100X_RX_ERROR_COUNTER_EXT_P5r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_B10T_AUX_STATUSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_B10T_AUX_STATUS_EXT_P5r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_BCAST_FWD_MAPr_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_BCAST_FWD_MAP_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_BCM8021Q_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_BCM8021Q_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_BC_SUPPRESS_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_BC_SUPPRESS_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_BC_SUP_PKTDROP_CNT_IMPr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_BC_SUP_PKTDROP_CNT_IMP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_BC_SUP_PKTDROP_CNT_Pr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_BC_SUP_PKTDROP_CNT_P7r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_BC_SUP_PKTDROP_CNT_P_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_BC_SUP_PKTDROP_CNT_P_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_BC_SUP_PKTDROP_CNT_P_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_BC_SUP_PKTDROP_CNT_P_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_BC_SUP_RATECTRL_1_IMPr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_BC_SUP_RATECTRL_1_Pr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_BC_SUP_RATECTRL_1_P7r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_BC_SUP_RATECTRL_IMPr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_BC_SUP_RATECTRL_IMP_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_BC_SUP_RATECTRL_IMP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_BC_SUP_RATECTRL_IMP_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_BC_SUP_RATECTRL_Pr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_BC_SUP_RATECTRL_P7r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_BC_SUP_RATECTRL_P7_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_BC_SUP_RATECTRL_P_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_BC_SUP_RATECTRL_P_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_BC_SUP_RATECTRL_P_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_BC_SUP_RATECTRL_P_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_BC_SUP_RATECTRL_P_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_BG_SELr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_BG_SEL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_BIST_STSr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_BIST_STS0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_BIST_STS1r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_BIST_STS0_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_BIST_STS0_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_BIST_STS0_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_BIST_STS0_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_BIST_STS0_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_BIST_STS1_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_BIST_STS1_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_BIST_STS_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_BIST_STS_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_BIST_STS_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_BONDING_PADr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_BONDING_PAD_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_BONDING_PAD_STATUSr_ROBO,
#endif
#if defined(BCM_53010_A0)
    SOC_REG_INT_BONDING_PAD_STATUS_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_BONDING_PAD_STATUS_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_BONDING_PAD_STATUS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_BONDING_PAD_STATUS_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_BONDING_PAD_STATUS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_BONDING_PAD_STATUS_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5396_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_BPDU_MCADDRr_ROBO,
#endif
#if defined(BCM_53128_A0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_BPDU_MCADDR_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_BPM_CTRLr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_BPM_PDA_OVR_CTRLr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_BPM_PSM_OVR_CTRLr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_BPM_PSM_THD_CFGr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_BPM_PSM_TIME_CFGr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_BPM_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_BPM_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_BPM_STSr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_BRCMTSTr_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_BRCMTST_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_BRCM_HDR_CTRLr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_BRCM_HDR_CTRL2r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    SOC_REG_INT_BRCM_HDR_CTRL_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0)
    SOC_REG_INT_BRCM_HDR_CTRL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_BRCM_HDR_CTRL_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_BRCM_HDR_CTRL_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_BRCM_HDR_CTRL_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_BROADCOM_TESTr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_BROADCOM_TEST_EXT_P5r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_BR_AUX_CTLr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_BR_EXP_ACCESSr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_BR_EXP_DATAr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_BR_EXT_STSr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_BR_FALSE_CARR_CNTr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_BR_INTERRUPT_MSKr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_BR_INTERRUPT_STSr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_BR_LDS_ABILITYr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_BR_LDS_ADVERTISED_ABILITYr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_BR_LDS_ADVERTISED_CONTROLr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_BR_LDS_EXPr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_BR_LDS_LP_ABI_BPr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_BR_LDS_LP_ABI_NPr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_BR_LDS_LP_NP_MSGr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_BR_LRE_CTLr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_BR_LRE_STSr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_BR_MISC_SHADOWr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_BR_PHYIDLr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_BR_PHY_EXT_CTLr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_BR_TEST1r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_BUFCON_MEMADRr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_BUFCON_MEMDAT0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_BUFCON_MEMDAT1r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_C4_WEIGHTr_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0)
    SOC_REG_INT_C4_WEIGHT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_CFP_ACCr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    SOC_REG_INT_CFP_ACC_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_CFP_ACC_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_CFP_ACC_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_CFP_ACC_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_CFP_CTL_REGr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_CFP_CTL_REG_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_CFP_DATAr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_CFP_DATA_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_CFP_EN_CTRLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_CFP_EN_CTRL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_CFP_GLOBAL_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_CFP_GLOBAL_CTL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_CFP_MASKr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_CFP_MASK_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_CFP_RCr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_CFP_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_CFP_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_CFP_UDF_0_Ar_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_CFP_UDF_0_A_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_CFP_UDF_0_B08r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_CFP_UDF_0_Cr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_CFP_UDF_1_Ar_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_CFP_UDF_1_A_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_CFP_UDF_1_Cr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_CFP_UDF_2_Ar_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_CFP_UDF_2_A_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_CFP_UDF_2_Br_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_CFP_UDF_2_Cr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_CFP_UDF_3_Dr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_CFP_UDF_Ar_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_CFP_UDF_Br_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_CFP_UDF_Cr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_CFP_UDF_Dr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_CHIP_REVIDr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_CHIP_REVID_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_CHIP_REVID_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_CHIP_RST_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_CHIP_RST_CTL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_CHIP_RST_CTL_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_CLASS_PCPr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_CLKSETr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_CLKSET_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_CNTR_DBGr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_COMM_IRC_CONr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_COMM_IRC_CON_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_COMM_IRC_CON_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_COMM_IRC_CON_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_COMM_IRC_CON_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_COS_VALUE_CTRLr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_CPU2COS_MAPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_CPU2COS_MAP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_CPU_ADDRESSr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_CPU_DATA1_SHAREr_ROBO,
#endif
#if defined(BCM_53125_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_CPU_DATA_SHAREr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_CPU_DATA_SHARE_1r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_CPU_DATA_SHARE_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_CPU_MEM_RD_ENr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_CPU_OTP_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_CPU_OTP_STATUSr_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_CPU_RAM_ROM_SELr_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_CPU_READ_DATAr_ROBO,
#endif
#if defined(BCM_53125_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_CPU_RESOURCE_ARBITERr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_CPU_RESOURCE_ARBITER_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_CRC16_GPr_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_CRC16_GP_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_CTLREG_1_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_CTLREG_1_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_CTLREG_REG_SPAREr_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0)
    SOC_REG_INT_CTRL_REGr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_DEBUG_CONGESTIONr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_DEBUG_REGr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_DEBUG_REG_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_DEBUG_REG_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_DEBUG_REG_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_DEBUG_REG_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_DEBUG_REG_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_DEBUG_STSr_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_DEFAULT_1Q_TAGr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_DEFAULT_1Q_TAG_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_DEFAULT_1Q_TAG_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_DEFAULT_1Q_TAG_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_DEFAULT_1Q_TAG_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_DEFAULT_1Q_TAG_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_DEFAULT_1Q_TAG_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_DEFAULT_1Q_TAG_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_DEFAULT_1Q_TAG_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_DEFAULT_1Q_TAG_IMPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_DEFAULT_1Q_TAG_IMP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_DEFAULT_1Q_TAG_IMP_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_DEFAULT_1Q_TAG_P7r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_DEF_PORT_QOS_CFGr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_DF_TIMERr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_DF_TIMER_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5396_A0)
    SOC_REG_INT_DIAGNOSISr_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_DIRECT_CTRL_PINr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_DIRECT_CTRL_PIN_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_DIRECT_CTRL_PIN_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_DIRECT_INPUT_CTRL_VALUEr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_DIRECT_INPUT_CTRL_VALUE_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_DIRECT_INPUT_CTRL_VALUE_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_DIS_LEARNr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_DIS_LEARN_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_DMA_CTRLr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_DMA_LPB_BUF_ADDRr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_DMA_LPB_BUF_SIZEr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_DOS_ATTACK_FILTER_DROP_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_DOS_ATTACK_FILTER_EVENTr_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_DOS_CTRLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    SOC_REG_INT_DOS_CTRL_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_DOS_CTRL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_DOS_CTRL_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_DOS_DIS_LRN_REGr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_DOS_DIS_LRN_REG_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_DOS_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_DOS_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_DPLL_DB_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_DPLL_DB_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_DPLL_DB_SELr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_DP_CTRLr_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_DSCP2TC_DP_MAP0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_DSCP2TC_DP_MAP1r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_DSCP2TC_DP_MAP2r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_DSCP2TC_DP_MAP3r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_DSCP2TC_DP_MAP4r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_DSCP2TC_DP_MAP5r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_DSCP2TC_DP_MAP6r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_DSCP2TC_DP_MAP7r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_DTAG_GLO_CTLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_DTAG_TPIDr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_DTAG_TPID_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_DUPSTSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_DUPSTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_DUPSTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_DUPSTS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_DUPSTS_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_DUPSTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_DUPSTS_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_EAP_DIPr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_EAP_GLO_CONr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EAP_GLO_CON_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_EAP_GLO_CON_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_EAP_GLO_CON_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_EAP_MULTI_ADDR_CTRLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_EAP_MULTI_ADDR_CTRL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_EAP_PORT_CTLr_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_EAV_LNK_STATUSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EAV_LNK_STATUS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_EAV_LNK_STATUS_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_EAV_LNK_STATUS_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_EEE_CTL_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_EEE_CTL_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_EEE_DEBUGr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_EEE_DEBUG_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_EEE_EN_CTRLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53128_A0)
    SOC_REG_INT_EEE_EN_CTRL_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EEE_GLB_CONG_THr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_EEE_GLB_CONG_TH_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_EEE_GLB_CONG_TH_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_EEE_LINK_DLY_TIMERr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_EEE_LINK_DLY_TIMER_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EEE_LPI_ASSERTr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EEE_LPI_DURATIONr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EEE_LPI_EVENTr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EEE_LPI_INDICATEr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EEE_LPI_SYMBOL_TX_DISABLEr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_EEE_MIN_LP_TIMER_Gr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_EEE_MIN_LP_TIMER_G_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EEE_MIN_LP_TIMER_G_IMPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EEE_MIN_LP_TIMER_G_P7r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_EEE_MIN_LP_TIMER_Hr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_EEE_MIN_LP_TIMER_H_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EEE_MIN_LP_TIMER_H_IMPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EEE_MIN_LP_TIMER_H_P7r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EEE_PHY_CTRLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EEE_PIPELINE_TIMERr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EEE_RX_IDLE_SYMBOLr_ROBO,
#endif
#if defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_EEE_SLEEP_TIMER_Gr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    SOC_REG_INT_EEE_SLEEP_TIMER_G_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_EEE_SLEEP_TIMER_G_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EEE_SLEEP_TIMER_G_IMPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    SOC_REG_INT_EEE_SLEEP_TIMER_G_IMP_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_EEE_SLEEP_TIMER_G_P7r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    SOC_REG_INT_EEE_SLEEP_TIMER_G_P7_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_EEE_SLEEP_TIMER_Hr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    SOC_REG_INT_EEE_SLEEP_TIMER_H_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_EEE_SLEEP_TIMER_H_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EEE_SLEEP_TIMER_H_IMPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    SOC_REG_INT_EEE_SLEEP_TIMER_H_IMP_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_EEE_SLEEP_TIMER_H_P7r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    SOC_REG_INT_EEE_SLEEP_TIMER_H_P7_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EEE_STATEr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EEE_TXQ_CONG_THr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_EEE_TXQ_CONG_TH6r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_EEE_TXQ_CONG_TH7r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_EEE_TXQ_CONG_TH_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_EEE_WAKE_TIMER_Gr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_EEE_WAKE_TIMER_G_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EEE_WAKE_TIMER_G_IMPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EEE_WAKE_TIMER_G_P7r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_EEE_WAKE_TIMER_Hr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_EEE_WAKE_TIMER_H_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EEE_WAKE_TIMER_H_IMPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EEE_WAKE_TIMER_H_P7r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_EGMIRCTLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_EGMIRCTL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_EGMIRCTL_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_EGMIRCTL_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_EGMIRCTL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_EGMIRCTL_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_EGMIRDIVr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_EGMIRDIV_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_EGMIRDIV_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_EGMIRDIV_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_EGMIRMACr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_5389_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EGMIRMAC_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_EGRESS_NAVB_PKT_TC2PCP_MAPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EGRESS_NRESE_PKT_TC2PCP_MAPr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_EGRESS_NRESE_PKT_TC2PCP_MAP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_EGRESS_NRESE_PKT_TC2PCP_MAP_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EGRESS_NRESE_PKT_TC2PCP_MAP_IMPr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_EGRESS_NRESE_PKT_TC2PCP_MAP_IMP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EGRESS_PKT_TC2PCP_MAP_P7r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_EGRESS_RMONr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_EGRESS_SFLOWr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_EGRESS_SHAPER_CTLREG_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_EGRESS_SHAPER_CTLREG_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_EGRESS_SHAPER_Q0_CONFIG_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_EGRESS_SHAPER_Q0_CONFIG_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_EGRESS_SHAPER_Q1_CONFIG_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_EGRESS_SHAPER_Q1_CONFIG_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_EGRESS_SHAPER_Q2_CONFIG_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_EGRESS_SHAPER_Q2_CONFIG_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_EGRESS_SHAPER_Q3_CONFIG_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_EGRESS_SHAPER_Q3_CONFIG_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_EGRESS_SHAPER_Q4_CONFIG_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_EGRESS_SHAPER_Q4_CONFIG_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_EGRESS_SHAPER_Q5_CONFIG_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_EGRESS_SHAPER_Q5_CONFIG_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_EGRESS_SHAPER_Q6_CONFIG_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_EGRESS_SHAPER_Q6_CONFIG_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_EGRESS_SHAPER_Q7_CONFIG_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_EGRESS_SHAPER_Q7_CONFIG_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_EGRESS_VID_RMK_TBL_ACSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_EGRESS_VID_RMK_TBL_ACS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_EGRESS_VID_RMK_TBL_DATAr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_EGRESS_VID_RMK_TBL_DATA_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_ENG_DET_INT_ENr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_ENG_DET_STSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_ENG_DET_STS_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_ENG_DET_STS_CHGr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_ENG_DET_STS_CHG_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_EN_IMP_CONG_REMAPr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_EN_IMP_HIGH_RATEr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_EN_TOTAL_MC_DROP_IMPr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_EQZ_CTRLr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_EXP_PORTr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_EXTPHY_SCAN_CTLr_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_E_ANADVr_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_E_ANEXPr_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_E_ANLPAr_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_E_ANNXPr_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_E_LPNXPr_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_E_MIICTLr_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_E_MIISTSr_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_E_PHYIDHr_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_E_PHYIDLr_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_FAST_AGE_CTLr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FAST_AGE_CTRLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_FAST_AGE_CTRL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FAST_AGE_PORTr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_FAST_AGE_PORT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FAST_AGE_VIDr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_FAST_AGE_VID_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_FAST_AGING_CTLr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_FAST_AGING_PORTr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FAST_AGING_PORT_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_FAST_AGING_VIDr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FAST_AGING_VID_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_BCST_TH_CTRLr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_DIAG_CTRLr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_DLF_TH_CTRLr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_FLOWCON_STATUS2r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_FLOWCON_STATUS3r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_FLOWCON_STATUS4r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_FLOWCON_STATUS5r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_FLOWCON_STATUS7r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_FLOWCON_STATUS9r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_FLOWCON_STATUS10r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_FLOWCON_STATUS11r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_FLOWCON_STATUS12r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_FLOWMIXr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_GLOB_TH_CTRL_1r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_GLOB_TH_CTRL_2r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_MISC_CTRLr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_MISC_TXFLOW_CTRLr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_PERQ_TXDROP_CTRLr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_Q0_100_TH_CTRL_1r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_Q0_100_TH_CTRL_2r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_Q0_TXDSC_CTRL_3r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_Q1_100_TH_CTRL_1r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_Q1_100_TH_CTRL_2r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_Q1_TXDSC_CTRL_3r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_Q2_100_TH_CTRL_1r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_Q2_100_TH_CTRL_2r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_Q2_TXDSC_CTRL_3r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_Q3_100_TH_CTRL_1r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_Q3_100_TH_CTRL_2r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_Q3_TXDSC_CTRL_3r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_RSRV_BUFNUMr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_RXBASE_BUFNUMr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_RX_FCON_CTRLr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_SPARE0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_SPARE1r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_SPARE2r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_TXQ_FULL_THr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_CHIP_INFOr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_CHIP_INFO_1r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_CHIP_INFO_2r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_CHIP_INFO_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_FC_CHIP_INFO_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_5389_A0)
    SOC_REG_INT_FC_CONG_BUF_ERR_HISr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_CONG_BUF_ERR_HIS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_CONG_BUF_ERR_HIS_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5396_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_CONG_PORTMAP01r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_CONG_PORTMAP8r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_CONG_PORTMAP16r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_5396_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_FC_CONG_PORTMAP23r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5396_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_CONG_PORTMAP45r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5396_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_CONG_PORTMAP67r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_CONG_PORTMAP89r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_CONG_PORTMAP1011r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_CONG_PORTMAP1213r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_CONG_PORTMAP1415r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_CONG_PORTMAP8_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_CONG_PORTMAP_P7r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_CONG_PORTMAP_P8r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_CONG_PORTMAP_PNr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_CTRL_MODEr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_CTRL_PORTr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_FC_DIAG_CTRLr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_DIAG_CTRL_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_DIAG_CTRL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_DIAG_CTRL_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_FC_FRM_DROP_REGr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_GIGA_INFOr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_GIGA_INFO_1r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_GIGA_INFO_2r_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_FC_GIGA_INFO_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_GIGA_INFO_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_FC_GIGA_INFO_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_GIGA_PORTMAPr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_IMP0_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_IMP0_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_IMP0_TOTAL_THD_DROP_QNr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_IMP0_TOTAL_THD_HYST_QNr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_IMP0_TOTAL_THD_PAUSE_QNr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_IMP0_TXQ_THD_DROP_QNr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_IMP0_TXQ_THD_HYST_QNr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_IMP0_TXQ_THD_PAUSE_QNr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_IMP0_TXQ_THD_RSV_QNr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_FC_IMP_THRESH_ADJUST_Qr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_LAN_TOTAL_THD_DROP_QNr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_LAN_TOTAL_THD_HYST_QNr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_LAN_TOTAL_THD_PAUSE_QNr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_LAN_TXQ_THD_DROP_QNr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_LAN_TXQ_THD_HYST_QNr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_LAN_TXQ_THD_PAUSE_QNr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_LAN_TXQ_THD_RSV_QNr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_LINK_PORTMAPr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_FC_MCAST_DROP_CTRLr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_MCAST_DROP_CTRL_1r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_MCAST_DROP_CTRL_2r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_MCAST_DROP_CTRL_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_MCAST_DROP_CTRL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_MON_TXQr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_MON_TXQ_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_MON_TXQ_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_FC_MON_TXQ_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_MON_TXQ_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_OOB_PAUSE_ENr_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_FC_PAUSE_DROP_CTRLr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_PAUSE_DROP_CTRL_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_FC_PAUSE_DROP_CTRL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_FC_PAUSE_DROP_CTRL_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_FC_PAUSE_DROP_CTRL_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_FC_PAUSE_DROP_CTRL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_PAUSE_DROP_CTRL_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_FC_PAUSE_HISr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_PAUSE_HIS_1r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_PAUSE_HIS_2r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_PAUSE_HIS_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_PAUSE_HIS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_PEAK_RXBYTEr_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_FC_PEAK_RXBYTE_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_PEAK_RXBYTE_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_FC_PEAK_RXBYTE_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_PEAK_RXBYTE_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_PEAK_RX_CNTr_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_FC_PEAK_TOTAL_USEDr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_PEAK_TOTAL_USED_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_FC_PEAK_TOTAL_USED_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_FC_PEAK_TOTAL_USED_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_PEAK_TOTAL_USED_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_FC_PEAK_TOTAL_USED_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_FC_PEAK_TOTAL_USED_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_PEAK_TOTAL_USED_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_PEAK_TXQr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_PEAK_TXQ_45r_ROBO,
#endif
#if defined(BCM_53010_A0)
    SOC_REG_INT_FC_PEAK_TXQ_45_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_FC_PEAK_TXQ_45_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0)
    SOC_REG_INT_FC_PEAK_TXQ_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_PEAK_TXQ_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_FC_PEAK_TXQ_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_FC_PEAK_TXQ_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_PEAK_TXQ_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_Q45_CONG_PORTMAP_8r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_Q45_CONG_PORTMAP_0123r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_Q45_CONG_PORTMAP_4567r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_Q45_CONG_PORTMAP_8_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_FC_RXBUF_ERR_HISr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_RXBUF_ERR_HIS_1r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_RXBUF_ERR_HIS_2r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_RXBUF_ERR_HIS_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_RXBUF_ERR_HIS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_FC_RXPAUSE_HISr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_RXPAUSE_HIS_1r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_RXPAUSE_HIS_2r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_FC_RXPAUSE_HIS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_FC_RX_HYSTr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_FC_RX_HYST_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_FC_RX_HYST_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_RX_HYST_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_RX_HYST_THDr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_FC_RX_MAX_PTRr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_RX_MAX_PTR_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_FC_RX_MAX_PTR_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_FC_RX_MAX_PTR_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_RX_MAX_PTR_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_RX_PAUSE_HISr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_FC_RX_RSRVr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_FC_RX_RSRV_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_FC_RX_RSRV_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_RX_RSRV_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_RX_RSV_THDr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_FC_RX_RUNOFFr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_RX_RUNOFF_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_FC_RX_RUNOFF_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_FC_RX_RUNOFF_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_RX_RUNOFF_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_SPARE_ONE_REGr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_5389_A0)
    SOC_REG_INT_FC_SPARE_REGr_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0)
    SOC_REG_INT_FC_SPARE_REG_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_FC_SPARE_REG_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_SPARE_REG_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_SPARE_ZERO_REGr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_TOTAL_CONG_PORTMAP_P7r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_TOTAL_CONG_PORTMAP_P8r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_TOTAL_CONG_PORTMAP_PNr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TOTAL_TH_DROP_Qr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TOTAL_TH_DROP_Q45r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TOTAL_TH_DROP_Q45_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TOTAL_TH_DROP_Q_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_FC_TOTAL_TH_DROP_Q_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_TOTAL_TH_DROP_Q_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TOTAL_TH_DROP_Q_IMPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TOTAL_TH_DROP_Q_IMP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TOTAL_TH_DROP_Q_WANr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TOTAL_TH_DROP_Q_WAN_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TOTAL_TH_HYST_Qr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TOTAL_TH_HYST_Q45r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TOTAL_TH_HYST_Q45_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TOTAL_TH_HYST_Q_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_FC_TOTAL_TH_HYST_Q_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_TOTAL_TH_HYST_Q_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TOTAL_TH_HYST_Q_IMPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TOTAL_TH_HYST_Q_IMP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TOTAL_TH_HYST_Q_WANr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TOTAL_TH_HYST_Q_WAN_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TOTAL_TH_PAUSE_Qr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q45r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q45_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q_IMPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q_IMP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q_WANr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q_WAN_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TOTAL_TH_RSRV_Qr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TOTAL_TH_RSRV_Q_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_FC_TOTAL_USEDr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_TOTAL_USED_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_FC_TOTAL_USED_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_FC_TOTAL_USED_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TOTAL_USED_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_FC_TOTAL_USED_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_FC_TXPAUSE_HISr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_TXPAUSE_HIS_1r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_TXPAUSE_HIS_2r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TXPAUSE_HIS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_TXQ_CONG_PORTMAP_P7r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_TXQ_CONG_PORTMAP_P8r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_TXQ_CONG_PORTMAP_PNr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_TXQ_THD_PAUSE_OFFr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TXQ_TH_DROP_Qr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TXQ_TH_DROP_Q45r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TXQ_TH_DROP_Q45_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TXQ_TH_DROP_Q_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_FC_TXQ_TH_DROP_Q_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_TXQ_TH_DROP_Q_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TXQ_TH_DROP_Q_IMPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TXQ_TH_DROP_Q_IMP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TXQ_TH_DROP_Q_WANr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TXQ_TH_DROP_Q_WAN_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TXQ_TH_PAUSE_Qr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TXQ_TH_PAUSE_Q45r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TXQ_TH_PAUSE_Q45_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TXQ_TH_PAUSE_Q_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_FC_TXQ_TH_PAUSE_Q_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_TXQ_TH_PAUSE_Q_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TXQ_TH_PAUSE_Q_IMPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TXQ_TH_PAUSE_Q_IMP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TXQ_TH_PAUSE_Q_WANr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TXQ_TH_PAUSE_Q_WAN_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TXQ_TH_RSRV_Qr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q45r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q45_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q_IMPr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q_IMP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q_IMP_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q_IMP_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q_WANr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q_WAN_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q_WAN_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q_WAN_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_TX_QUANTUM_PAUSE_HISr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_WAN_IMP1_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_WAN_IMP1_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_WAN_IMP1_TOTAL_THD_DROP_QNr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_WAN_IMP1_TOTAL_THD_HYST_QNr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_WAN_IMP1_TOTAL_THD_PAUSE_QNr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_WAN_IMP1_TXQ_THD_DROP_QNr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_WAN_IMP1_TXQ_THD_HYST_QNr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_WAN_IMP1_TXQ_THD_PAUSE_QNr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_WAN_IMP1_TXQ_THD_RSV_QNr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FLOW_MON_BUSr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FM_MEMADRr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FM_MEMDAT0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FM_MEMDAT1r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FM_MEMDAT2r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FM_MEMDAT3r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_FM_SIZE_CTLr_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_FORCE_FRAME_DROPr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_FORCE_FRAME_DROP_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_53280_A0)
    SOC_REG_INT_GARLCFGr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_GARLCFG_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_GARLCFG_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_GARLCFG_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_GARLCFG_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_GARLCFG_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_GARLCFG_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_GARLCFG_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_GENMEM_ADDRr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_GENMEM_CTLr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_GENMEM_DATA0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_GENMEM_DATA1r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_GLB_OVERFLOW_DROP_PKT_CNTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_GLB_VLAN_ING_FILTER_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_GLOBAL_CONGESTION_CTRLr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_GLOBAL_TRUNK_CTLr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_GLOBAL_TRUNK_CTL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_GLOBAL_TRUNK_CTL_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_GMII_IO_DS_SEL0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_GMII_IO_DS_SEL1r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_GMII_IO_SR_CTLr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_GMNGCFGr_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_GMNGCFG_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_GMNGCFG_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_GMNGCFG_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_GMNGCFG_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_GMNGCFG_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_GMNGCFG_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_GREEN_MODE_DATAr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_GREEN_MODE_DEBUGr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_GREEN_MODE_SELECTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_GROUP_CTRLr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0) || defined(BCM_5389_A0) || \
    defined(BCM_5396_A0)
    SOC_REG_INT_GRPADDR1r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0) || defined(BCM_5389_A0) || \
    defined(BCM_5396_A0)
    SOC_REG_INT_GRPADDR2r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_G_ANADVr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_ANADV_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_G_ANADV_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_G_ANADV_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_ANADV_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_ANADV_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_ANADV_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_ANADV_EXT_P4r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_ANADV_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_ANADV_EXT_P7r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_ANADV_EXT_P5_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_ANADV_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_ANADV_P7r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_G_ANEXPr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_ANEXP_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_G_ANEXP_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_G_ANEXP_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_ANEXP_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_ANEXP_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_ANEXP_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_ANEXP_EXT_P4r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_ANEXP_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_ANEXP_EXT_P7r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_ANEXP_EXT_P5_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_ANEXP_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_ANEXP_P7r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_G_ANLPAr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    SOC_REG_INT_G_ANLPA_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_ANLPA_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53125_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_G_ANLPA_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_G_ANLPA_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_ANLPA_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_ANLPA_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_G_ANLPA_EXT_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_ANLPA_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_ANLPA_EXT_P4r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_ANLPA_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_ANLPA_EXT_P7r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_G_ANLPA_EXT_P5_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_ANLPA_EXT_P5_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_ANLPA_EXT_PNr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_ANLPA_P7r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_G_ANLPA_P7_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_G_ANNXPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    SOC_REG_INT_G_ANNXP_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_ANNXP_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53125_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_G_ANNXP_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_G_ANNXP_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_ANNXP_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_ANNXP_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_G_ANNXP_EXT_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_ANNXP_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_ANNXP_EXT_P4r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_ANNXP_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_ANNXP_EXT_P7r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_G_ANNXP_EXT_P5_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_ANNXP_EXT_P5_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_ANNXP_EXT_PNr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_ANNXP_P7r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_G_ANNXP_P7_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_G_AUX_CTLr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_AUX_CTL_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_AUX_CTL_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_AUX_CTL_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_AUX_CTL_EXT_P4r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_AUX_CTL_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_AUX_CTL_EXT_P7r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_AUX_CTL_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_AUX_CTL_P7r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_G_AUX_STSr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_AUX_STS_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_AUX_STS_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_AUX_STS_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_AUX_STS_EXT_P4r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_AUX_STS_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_AUX_STS_EXT_P7r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_AUX_STS_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_AUX_STS_P7r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_G_B1000T_CTLr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_B1000T_CTL_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_G_B1000T_CTL_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_G_B1000T_CTL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_B1000T_CTL_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_B1000T_CTL_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_B1000T_CTL_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_B1000T_CTL_EXT_P4r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_B1000T_CTL_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_B1000T_CTL_EXT_P7r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_B1000T_CTL_EXT_P5_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_B1000T_CTL_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_B1000T_CTL_P7r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_G_B1000T_STSr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_B1000T_STS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_G_B1000T_STS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_G_B1000T_STS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_B1000T_STS_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_B1000T_STS_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_B1000T_STS_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_B1000T_STS_EXT_P4r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_B1000T_STS_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_B1000T_STS_EXT_P7r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_B1000T_STS_EXT_P5_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_B1000T_STS_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_B1000T_STS_P7r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_G_DSP_COEFFICIENTr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_G_DSP_COEFFICIENT_ADDRr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_DSP_COEFFICIENT_ADDR_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_DSP_COEFFICIENT_ADDR_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_DSP_COEFFICIENT_ADDR_EXT_P4r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_DSP_COEFFICIENT_ADDR_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_DSP_COEFFICIENT_ADDR_EXT_P7r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_DSP_COEFFICIENT_ADDR_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_DSP_COEFFICIENT_ADDR_P7r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_DSP_COEFFICIENT_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_DSP_COEFFICIENT_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_DSP_COEFFICIENT_EXT_P4r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_DSP_COEFFICIENT_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_DSP_COEFFICIENT_EXT_P7r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_DSP_COEFFICIENT_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_DSP_COEFFICIENT_P7r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_EXP_ACCESSr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_EXP_DATAr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_G_EXT_STSr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_EXT_STS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_G_EXT_STS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_G_EXT_STS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_EXT_STS_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_EXT_STS_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_EXT_STS_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_EXT_STS_EXT_P4r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_EXT_STS_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_EXT_STS_EXT_P7r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_EXT_STS_EXT_P5_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_EXT_STS_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_EXT_STS_P7r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_G_FALSE_CARR_CNTr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_G_FALSE_CARR_CNT_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_FALSE_CARR_CNT_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_FALSE_CARR_CNT_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_FALSE_CARR_CNT_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_FALSE_CARR_CNT_EXT_P4r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_FALSE_CARR_CNT_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_FALSE_CARR_CNT_EXT_P7r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_FALSE_CARR_CNT_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_FALSE_CARR_CNT_P7r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_G_INTERRUPT_MSKr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_INTERRUPT_MSK_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_INTERRUPT_MSK_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_INTERRUPT_MSK_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_INTERRUPT_MSK_EXT_P4r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_INTERRUPT_MSK_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_INTERRUPT_MSK_EXT_P7r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_INTERRUPT_MSK_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_INTERRUPT_MSK_P7r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_G_INTERRUPT_STSr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_INTERRUPT_STS_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_INTERRUPT_STS_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_INTERRUPT_STS_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_INTERRUPT_STS_EXT_P4r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_INTERRUPT_STS_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_INTERRUPT_STS_EXT_P7r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_INTERRUPT_STS_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_INTERRUPT_STS_P7r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_G_LPNXPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    SOC_REG_INT_G_LPNXP_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_G_LPNXP_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_G_LPNXP_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_LPNXP_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_LPNXP_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_G_LPNXP_EXT_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_LPNXP_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_LPNXP_EXT_P4r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_LPNXP_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_LPNXP_EXT_P7r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_G_LPNXP_EXT_P5_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_LPNXP_EXT_PNr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_LPNXP_P7r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_G_LPNXP_P7_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_MASTER_SLAVE_SEEDr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_G_MASTER_SLAVE_SEED_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_MASTER_SLAVE_SEED_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_MASTER_SLAVE_SEED_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_MASTER_SLAVE_SEED_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_MASTER_SLAVE_SEED_EXT_P4r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_MASTER_SLAVE_SEED_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_MASTER_SLAVE_SEED_EXT_P7r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_MASTER_SLAVE_SEED_EXT_P5_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_MASTER_SLAVE_SEED_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_MASTER_SLAVE_SEED_P7r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_G_MIICTLr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_MIICTL_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_G_MIICTL_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_G_MIICTL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_MIICTL_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_MIICTL_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_MIICTL_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_MIICTL_EXT_P4r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_MIICTL_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_MIICTL_EXT_P7r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_MIICTL_EXT_P5_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_MIICTL_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_MIICTL_P7r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_G_MIISTSr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_MIISTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_G_MIISTS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_G_MIISTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_MIISTS_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_MIISTS_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_MIISTS_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_MIISTS_EXT_P4r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_MIISTS_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_MIISTS_EXT_P7r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_MIISTS_EXT_P5_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_MIISTS_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_MIISTS_P7r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_G_MISC_SHADOWr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_MISC_SHADOW_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_MISC_SHADOW_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_MISC_SHADOW_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_MISC_SHADOW_EXT_P4r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_MISC_SHADOW_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_MISC_SHADOW_EXT_P7r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_MISC_SHADOW_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_MISC_SHADOW_P7r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_G_PCTLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    SOC_REG_INT_G_PCTL_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_G_PCTL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_PCTL_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_G_PCTL_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_PCTL_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_PCTL_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_G_PCTL_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_G_PCTL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_G_PCTL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_G_PCTL_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_G_PHYIDHr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    SOC_REG_INT_G_PHYIDH_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_PHYIDH_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_PHYIDH_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_G_PHYIDH_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_PHYIDH_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_PHYIDH_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_PHYIDH_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_PHYIDH_EXT_P4r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_PHYIDH_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_PHYIDH_EXT_P7r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_PHYIDH_EXT_P5_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_PHYIDH_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_PHYIDH_P7r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_G_PHYIDLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    SOC_REG_INT_G_PHYIDL_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_PHYIDL_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_G_PHYIDL_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_PHYIDL_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_G_PHYIDL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_PHYIDL_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_PHYIDL_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_PHYIDL_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_PHYIDL_EXT_P4r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_PHYIDL_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_PHYIDL_EXT_P7r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_PHYIDL_EXT_P5_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_PHYIDL_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_PHYIDL_P7r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_G_PHY_EXT_CTLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_G_PHY_EXT_CTL_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_PHY_EXT_CTL_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_PHY_EXT_CTL_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_PHY_EXT_CTL_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_PHY_EXT_CTL_EXT_P4r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_PHY_EXT_CTL_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_PHY_EXT_CTL_EXT_P7r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_PHY_EXT_CTL_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_PHY_EXT_CTL_P7r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_G_PHY_EXT_STSr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_PHY_EXT_STS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_PHY_EXT_STS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_PHY_EXT_STS_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_PHY_EXT_STS_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_PHY_EXT_STS_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_PHY_EXT_STS_EXT_P4r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_PHY_EXT_STS_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_PHY_EXT_STS_EXT_P7r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_PHY_EXT_STS_EXT_P5_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_PHY_EXT_STS_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_PHY_EXT_STS_P7r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_G_REC_ERR_CNTr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_REC_ERR_CNT_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_REC_ERR_CNT_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_REC_ERR_CNT_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_REC_ERR_CNT_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_REC_ERR_CNT_EXT_P4r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_REC_ERR_CNT_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_REC_ERR_CNT_EXT_P7r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_REC_ERR_CNT_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_REC_ERR_CNT_P7r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_G_REC_NOTOK_CNTr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_REC_NOTOK_CNT_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_REC_NOTOK_CNT_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_REC_NOTOK_CNT_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_REC_NOTOK_CNT_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_REC_NOTOK_CNT_EXT_P4r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_REC_NOTOK_CNT_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_REC_NOTOK_CNT_EXT_P7r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_REC_NOTOK_CNT_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_REC_NOTOK_CNT_P7r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_TEST1r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_TEST2r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_G_TEST1_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_TEST1_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_TEST1_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_TEST1_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_TEST1_EXT_P4r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_TEST1_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_TEST1_EXT_P7r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_TEST1_EXT_P5_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_TEST1_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_TEST1_P7r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_G_TEST2_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_TEST2_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_TEST2_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_TEST2_EXT_P4r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_TEST2_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_TEST2_EXT_P7r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_TEST2_EXT_P5_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_TEST2_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_TEST2_P7r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_HEARTBEAT_Nr_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_HL_PRTC_CTRLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_HL_PRTC_CTRL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_HL_PRTC_CTRL_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_HNDRD_ACTLr_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_HNDRD_ACTL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_HNDRD_ASTSr_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_HNDRD_ASTS_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_HNDRD_FCSCNTr_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_HNDRD_FCSCNT_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_HNDRD_RECNTr_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_HNDRD_RECNT_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_IDDQ_CTRLr_ROBO,
#endif
#if defined(BCM_53010_A0)
    SOC_REG_INT_IDDQ_CTRL_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IDDQ_CTRL_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IEEE8021S_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IEEE8021S_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IEEE8021X_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IEEE8021X_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_IFG_BYTESr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IFG_BYTES_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_IGMIRCTLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_IGMIRCTL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_IGMIRCTL_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_IGMIRCTL_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_IGMIRCTL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_IGMIRCTL_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_IGMIRDIVr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_IGMIRDIV_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_IGMIRDIV_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_IGMIRDIV_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_IGMIRMACr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_5389_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_IGMIRMAC_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_IMP0_PRT_IDr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_IMP0_PRT_ID_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_IMP1_EGRESS_RATE_CTRL_CFG_REGr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_IMP1_EGRESS_RATE_CTRL_CFG_REG_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_IMP1_PRT_IDr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_IMP1_PRT_ID_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_IMP_CTLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_IMP_CTL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_EGRESS_PKT_TC2CPCP_MAPr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_IMP_EGRESS_RATE_CTRL_CFG_REGr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_IMP_EGRESS_RATE_CTRL_CFG_REG_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_IMP_EGRESS_RATE_CTRL_CFG_REG_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_IMP_LEVEL1_QOS_WEIGHTr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_IMP_LEVEL2_QOS_WEIGHTr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_IMP_LOW_QUEUE_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_IMP_PCP2TCr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_IMP_PCP2TC_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_IMP_PCP2TC_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_PCP2TC_DEI1r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_IMP_PCTLr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_PORT_RED_BYTE_DROP_CNTRr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_PORT_RED_PKT_DROP_CNTRr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_PORT_SHAPER_BYTE_BASED_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_PORT_SHAPER_BYTE_BASED_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_PORT_SHAPER_PACKET_BASED_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_PORT_SHAPER_PACKET_BASED_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_PORT_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_IMP_QOS_PRI_CTLr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_QOS_PRI_CTL_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_QOS_WEIGHTr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_QUEUE0_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_QUEUE0_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_QUEUE0_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_QUEUE0_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_QUEUE0_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_QUEUE1_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_QUEUE1_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_QUEUE1_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_QUEUE1_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_QUEUE1_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_QUEUE2_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_QUEUE2_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_QUEUE2_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_QUEUE2_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_QUEUE2_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_QUEUE3_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_QUEUE3_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_QUEUE3_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_QUEUE3_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_QUEUE3_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_QUEUE4_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_QUEUE4_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_IMP_QUEUE4_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53010_A0)
    SOC_REG_INT_IMP_QUEUE4_MAX_REFRESH_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_QUEUE4_MAX_REFRESH_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_IMP_QUEUE4_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_QUEUE4_MAX_THD_SEL_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_IMP_QUEUE4_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_QUEUE4_SHAPER_STS_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_QUEUE5_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_QUEUE5_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_IMP_QUEUE5_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_QUEUE5_MAX_REFRESH_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_IMP_QUEUE5_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_QUEUE5_MAX_THD_SEL_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_IMP_QUEUE5_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_QUEUE5_SHAPER_STS_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_QUEUE6_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_QUEUE6_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_QUEUE6_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_QUEUE6_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_QUEUE6_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_QUEUE7_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_QUEUE7_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_QUEUE7_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_QUEUE7_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_QUEUE7_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_IMP_RGMII_CTL_GPr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_IMP_RGMII_CTL_GP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_IMP_RGMII_CTL_GP_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_IMP_RGMII_CTL_GP_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_IMP_RGMII_CTL_GP_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_IMP_RGMII_CTL_GP_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_IMP_RGMII_TIME_DLY_GPr_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_IMP_RGMII_TIME_DLY_GP_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_IMP_SLEEP_STSr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_IMP_SLEEP_STS_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_IMP_SLEEP_TIMERr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_IMP_SOFTWARE_EGRESS_CTRLr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_IMP_TC2COS_MAPr_ROBO,
#endif
#if defined(BCM_53010_A0)
    SOC_REG_INT_IMP_TC2COS_MAP_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IMP_TC2COS_MAP_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_IMP_TC_SEL_TABLEr_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_INGRESS_RMONr_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_INGRESS_RMON_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_INGRESS_SFLOWr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_INGRESS_SFLOW_PORTr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_INRANGEERRCOUNTr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_INRANGEERRCOUNT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_INRANGEERRCOUNT_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_INRANGEERRPKTSr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_INTERNAL_CPU_DEBUGr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_INTERNAL_CPU_MII_PORT_CONTROLr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_INTERNAL_CPU_MMR_ADDRESSr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_INTERNAL_CPU_MMR_DATAr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_INTERRUPTr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_INTERRUPT_EXT_P5r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_INT_ENr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_INT_MASKr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_INT_STATr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_INT_STSr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_INT_STS_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_INT_TRIGGERr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_INT_TRIGGER_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_INT_TRIGGER_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_INT_TRIGGER_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_IN_CPU_CTRLr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_IN_CPU_CTRL_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_IO_DS_SEL0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_IO_DS_SEL2r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_IO_SR_CTLr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IPG_SHRINK_2G_WAr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_IPG_SHRNK_CTRLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_IPG_SHRNK_CTRL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IRC_ALARM_THDr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IRC_VIRTUAL_ZERO_THDr_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_ISP_SEL_PORTMAPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_ISP_SEL_PORTMAP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_ISP_SEL_PORTMAP_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_ISP_SEL_PORTMAP_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_ISP_SEL_PORTMAP_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_ISP_TPIDr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ISP_VIDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_IVM_EVM_HIT_ENTRYr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_JOIN_ALL_VLAN_ENr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_JUMBOPKTr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_JUMBOPKT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_JUMBOPKT_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_JUMBO_CTRL_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_JUMBO_CTRL_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_JUMBO_PORT_MASKr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_JUMBO_PORT_MASK_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_JUMBO_PORT_MASK_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_JUMBO_PORT_MASK_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_L4PORT_RANGE_CHECKERr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_LCPLL_CTRL_Hr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_LCPLL_CTRL_Lr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_LCPLL_STATE_OUTPUTr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_LDMETER_UPDATE_RATECTLr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_LEDA_CTLr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_LEDA_STr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_LEDB_STr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_LEDC_STr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_LEDD_STr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_LED_CONTROLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_LED_CONTROL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_LED_EN_MAPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_LED_EN_MAP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_LED_EN_MAP_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_LED_EN_MAP_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_LED_EN_MAP_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_LED_EN_MAP_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_LED_EN_MAP_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_LED_EN_MAP_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_LED_FLSH_CTLr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_LED_FUNC0_CTLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    SOC_REG_INT_LED_FUNC0_CTL_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_LED_FUNC0_CTL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_LED_FUNC0_CTL_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_LED_FUNC0_CTL_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_LED_FUNC0_CTL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_LED_FUNC0_EXTD_CTLr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_LED_FUNC1_CTLr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_LED_FUNC1_CTL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_LED_FUNC1_CTL_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_LED_FUNC1_CTL_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_LED_FUNC1_CTL_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_LED_FUNC1_CTL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_LED_FUNC1_EXTD_CTLr_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_LED_FUNC_MAPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_LED_FUNC_MAP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_LED_FUNC_MAP_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_LED_FUNC_MAP_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_LED_FUNC_MAP_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_LED_MODE_MAP_0r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_LED_MODE_MAP_1r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_LED_MODE_MAP_0_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_LED_MODE_MAP_0_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_LED_MODE_MAP_0_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_LED_MODE_MAP_0_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_LED_MODE_MAP_1_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_LED_MODE_MAP_1_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_LED_MODE_MAP_1_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_LED_MODE_MAP_1_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_LED_OPTIONSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_LED_OPTIONS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_LED_OPTIONS_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_LED_OUTPUT_ENABLEr_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_LED_OUTPUT_ENABLE_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_LED_PORTMAPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_LED_PORTMAP_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_LED_REFLSH_CTLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_LINK_STS_INT_ENr_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_LNKSTSr_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_LNKSTSCHGr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_LNKSTSCHG_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_LNKSTSCHG_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_LNKSTSCHG_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_LNKSTSCHG_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_LNKSTSCHG_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_LNKSTSCHG_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_LNKSTSCHG_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_LNKSTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_LNKSTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_LNKSTS_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_LNKSTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_LNKSTS_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_LOW_POWER_CTRLr_ROBO,
#endif
#if defined(BCM_53010_A0)
    SOC_REG_INT_LOW_POWER_CTRL_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_LOW_POWER_CTRL_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_LOW_POWER_CTRL_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_LOW_POWER_CTRL_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_LOW_POWER_EXP1r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_LOW_QUEUE_AVB_SHAPING_MODEr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_LOW_QUEUE_SHAPER_ENABLEr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_LPDET_CFGr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_LPDET_CFG_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_LPDET_CFG_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_LPDET_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_LPDET_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_LPDET_SAr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_LPDET_SA_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_LPI_STS_CHG_INT_ENr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_LPNXPr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_LPNXP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_LPNXP_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_LPNXP_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_LPNXP_EXT_P5r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_LP_STA_GPr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_LRN_CNT_CTLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_LSA_MII_PORTr_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_LSA_PORTr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_LSA_PORT7r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_LSA_PORT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_LSA_PORT_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_LSA_PORT_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_LSA_PORT_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_LSA_PORT_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_MAC2VLAN_CTLr_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_MAC2VLAN_CTL_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MAC_FM_DROP_CTLr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_MAC_LIMIT_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_MAC_LIMIT_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_MAC_TRUNK_CTLr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_MARLA_FWD_ENTRY0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_MARLA_FWD_ENTRY1r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MARLA_FWD_ENTRY0_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MARLA_FWD_ENTRY1_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_MARLA_SRCH_RSLTr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MARLA_SRCH_RSLT_0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MARLA_SRCH_RSLT_1r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_MAX_ICMPV4_SIZEr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_MAX_ICMPV4_SIZE_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_MAX_ICMPV4_SIZE_REGr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_MAX_ICMPV4_SIZE_REG_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_MAX_ICMPV6_SIZEr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_MAX_ICMPV6_SIZE_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_MAX_ICMPV6_SIZE_REGr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_MAX_ICMPV6_SIZE_REG_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_MDC_EXTEND_CTRLr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_MDIO_ADDR_Pr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_MDIO_ADDR_P8r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_MDIO_ADDR_WANr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_MDIO_BASE_ADDRr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_MDIO_BASE_ADDR_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_MDIO_BASE_ADDR_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_MDIO_DIRECT_ACCESSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_MDIO_DIRECT_ACCESS_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_MDIO_IMP_ADDRr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_MDIO_PORT4_ADDRr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_MDIO_PORT7_ADDRr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_MDIO_PORT_ADDRr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_MDIO_WAN_ADDRr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_MEMORY_TEST_CTRLr_ROBO,
#endif
#if defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_MEMORY_TEST_CTRL_1r_ROBO,
#endif
#if defined(BCM_53010_A0)
    SOC_REG_INT_MEMORY_TEST_CTRL_1_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53010_A0)
    SOC_REG_INT_MEMORY_TEST_CTRL_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_MEMORY_TEST_CTRL_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_MEMORY_TEST_CTRL_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_5389_A0) || \
    defined(BCM_5396_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_MEM_ADDRr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MEM_ADDR_0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MEM_ADDR_1r_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_MEM_ADDR_2r_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_MEM_ADDR_3r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MEM_ARL_B0_HIr_ROBO,
#endif
#if defined(BCM_5396_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_MEM_ARL_B0_LOr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MEM_ARL_B1_HIr_ROBO,
#endif
#if defined(BCM_5396_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_MEM_ARL_B1_LOr_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5389_A0)
    SOC_REG_INT_MEM_ARL_HIGHr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_MEM_ARL_LOWr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_MEM_BFC_ADDRr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_MEM_BFC_ADDR_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_MEM_BFC_DATAr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_MEM_BFC_DATA_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_MEM_BTM_DATAr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_MEM_BTM_DATA0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_MEM_BTM_DATA1r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_MEM_BTM_DATA1_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0)
    SOC_REG_INT_MEM_BTM_DATA1_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_MEM_BTM_DATA1_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_MEM_BTM_DATA1_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_MEM_BTM_DATA1_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MEM_BTM_DATA_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_MEM_CTRLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_MEM_CTRL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_MEM_CTRL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_MEM_CTRL_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_MEM_CTRL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MEM_DATA_0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MEM_DATA_1r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MEM_DATA_6r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MEM_DATA_7r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_MEM_DATA_HIGHr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MEM_DATA_HIGH_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_MEM_DATA_LOWr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_MEM_DEBUG_DATA_0_0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_MEM_DEBUG_DATA_0_1r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_MEM_DEBUG_DATA_1_0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_MEM_DEBUG_DATA_1_1r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_MEM_ECC_ERR_INT_ENr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_MEM_ECC_ERR_INT_STSr_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_MEM_FRM_ADDRr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_MEM_FRM_ADDR_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_MEM_FRM_ADDR_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_MEM_FRM_ADDR_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_MEM_FRM_ADDR_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_MEM_FRM_ADDR_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_MEM_FRM_DATA0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_MEM_FRM_DATA1r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_MEM_FRM_DATA2r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_MEM_FRM_DATA3r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MEM_FRM_DATA4r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MEM_FRM_DATA5r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MEM_FRM_DATA6r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MEM_FRM_DATA7r_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_MEM_FRM_DATA0_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_MEM_FRM_DATA1_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_MEM_FRM_DATA2_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_MEM_FRM_DATA3_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MEM_INDEXr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MEM_KEY_0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MEM_KEY_1r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MEM_KEY_2r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MEM_KEY_3r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MEM_KEY_4r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MEM_KEY_5r_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_MEM_KEY_6r_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_MEM_KEY_7r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MEM_MARL_B0_HIr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MEM_MARL_B1_HIr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_MEM_MARL_LOWr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_MEM_MISC_CTRLr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_MEM_PSM_VDD_CTRLr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_MEM_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_MEM_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MEM_SRCH_ADDR_0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MEM_SRCH_CTRLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MEM_SRCH_DATA_0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MEM_SRCH_DATA_1r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MEM_SRCH_INDEXr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MEM_SRCH_KEY_2r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_MEM_TEST_CTLr_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_MEM_TEST_CTL_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_MEM_TEST_CTL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_MEM_TEST_CTRL0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_MEM_TEST_CTRL1r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_MEM_TEST_CTRL2r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_MEM_TEST_CTRL3r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_MEM_TEST_CTRL4r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_MEM_TEST_CTRL5r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MEM_TEST_CTRL_0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MEM_TEST_CTRL_1r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_MEM_TEST_CTRL_2r_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_MEM_TEST_CTRL_3r_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_MEM_TEST_CTRL_2_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MEM_VLAN_DATAr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_MIBDIGA_PAGEr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_MIBKILLOVRr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MIBKILLOVR_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_MIB_GD_FM_MAX_SIZEr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_MIB_GD_FM_MAX_SIZE_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_MIB_GD_FM_MAX_SIZE_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MIB_PORT_SELr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MIB_SELECTr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_MIB_SNAPSHOT_CTLr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_MIB_SNAPSHOT_CTL_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_MIB_SNAPSHOT_CTL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_MIB_SNAPSHOT_CTL_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MIB_SNAPSHOT_CTL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_MIICTLr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_MIICTL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MIICTL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_MIICTL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_MIICTL_EXT_P5r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_MIISTSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_MIISTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MIISTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_MIISTS_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_MIISTS_EXT_P5r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_MII_PCTLr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_MII_PCTL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MII_PCTL_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_MINIMUM_TCP_HDR_SZr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MIN_TCP_HEADER_SIZEr_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_MIRCAPCTLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_MIRCAPCTL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_MIRCAPCTL_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_MIRCAPCTL_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MIRCAPCTL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_MIRCAPCTL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MIRCAPCTL_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MIRRORCTLr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MISC_CTLr_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_MLF_DROP_MAPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_MLF_DROP_MAP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_MLF_DROP_MAP_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_MLF_DROP_MAP_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MLF_DROP_MAP_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_MLF_IPMC_FWD_MAPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_MLF_IPMC_FWD_MAP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_MLF_IPMC_FWD_MAP_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_MLF_IPMC_FWD_MAP_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_MNGMODE_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_MNGMODE_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_MNGPIDr_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_MODEL_IDr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    SOC_REG_INT_MODEL_ID_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_MODEL_ID_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_MODEL_ID_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_MODEL_ID_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_MODEL_ID_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_MODEL_ID_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MODEL_ID_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_MODEL_ID_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_MODULE_ID0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_MODULE_ID1r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_MODULE_ID1_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MONITOR_TOTAL_BUF_USED_COUNTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MONITOR_TXQ0_BUF_USED_COUNTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MONITOR_TXQ1_BUF_USED_COUNTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MONITOR_TXQ2_BUF_USED_COUNTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MONITOR_TXQ3_BUF_USED_COUNTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MONITOR_TXQ4_BUF_USED_COUNTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MONITOR_TXQ5_BUF_USED_COUNTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MONITOR_TXQ6_BUF_USED_COUNTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MONITOR_TXQ7_BUF_USED_COUNTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MONITOR_TX_PORT_CTRLr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_MPORTVEC0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_MPORTVEC1r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_MPORTVEC2r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_MPORTVEC3r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_MPORTVEC4r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_MPORTVEC5r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_MPORTVEC0_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_MPORTVEC1_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_MPORTVEC2_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_MPORTVEC3_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_MPORTVEC4_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_MPORTVEC5_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_MR_STAr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_MST_AGEr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_MST_AGE_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_MST_CONr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_MST_CON_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_MST_CON_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_MST_CON_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_MST_CON_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MST_CON_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MST_CON_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0)
    SOC_REG_INT_MST_TABr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_MST_TAB_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_MST_TAB_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_MST_TBLr_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_MST_TBL_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MST_TBL_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_MULTIPORT_ADDR0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_MULTIPORT_ADDR1r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_MULTIPORT_ADDR2r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_MULTIPORT_ADDR3r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_MULTIPORT_ADDR4r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_MULTIPORT_ADDR5r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_MULTI_PORT_CTLr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_MULTI_PORT_CTL_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_MULTI_PORT_CTL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_NEW_CONTROLr_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_NEW_CONTROL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_NEW_CONTROL_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_NEW_CONTROL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_NEW_CONTROL_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_NEW_CTRLr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_NEW_CTRL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_NEW_CTRL_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_NEW_CTRL_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_NEW_PRI_MAPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_NSE_DPLL_1r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_NSE_DPLL_4r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_NSE_DPLL_5r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_NSE_DPLL_6r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_NSE_DPLL_2_Nr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_NSE_DPLL_3_Nr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_NSE_DPLL_7_Nr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_NSE_NCO_4r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_NSE_NCO_6r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_NSE_NCO_1_Nr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_NSE_NCO_2_Nr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_NSE_NCO_3_0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_NSE_NCO_3_1r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_NSE_NCO_3_2r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_NSE_NCO_5_0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_NSE_NCO_5_1r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_NSE_NCO_5_2r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_NSE_NCO_7_0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_NSE_NCO_7_1r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_OOB_PAUSE_ENr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_OTHER_CHECKERr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_OTHER_OTPIDr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_OTHER_TABLE_DATA0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_OTHER_TABLE_DATA1r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_OTHER_TABLE_DATA2r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_OTHER_TABLE_INDEXr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_OTP_ADDR_REGr_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_OTP_CTL_REGr_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0)
    SOC_REG_INT_OTP_CTL_REG_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_OTP_CTL_REG_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_OTP_CTL_REG_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_OTP_CTL_REG_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_OTP_CTL_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_OTP_CTL_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_OTP_RD_DATAr_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_OTP_STS_REGr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_OTP_STS_REG_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_OTP_WR_DATAr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_OUTOFRANGEERRPKTSr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_OUTRANGEERRCOUNTr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_OUTRANGEERRCOUNT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_OUTRANGEERRCOUNT_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_P1588_CTRLr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_P4_RGMII_TIME_DLY_GPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_P5_RGMII_TIME_DLY_GPr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_P7_CTLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    SOC_REG_INT_P7_CTL_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_EGRESS_PKT_TC2CPCP_MAPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_P7_LEVEL1_QOS_WEIGHTr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_P7_LEVEL2_QOS_WEIGHTr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_P7_LOW_QUEUE_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_P7_LOW_QUEUE_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_P7_LOW_QUEUE_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_PCP2TC_DEI1r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_PORT_RED_BYTE_DROP_CNTRr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_PORT_RED_PKT_DROP_CNTRr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_PORT_SHAPER_BYTE_BASED_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_PORT_SHAPER_BYTE_BASED_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_PORT_SHAPER_PACKET_BASED_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_PORT_SHAPER_PACKET_BASED_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_PORT_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_P7_QOS_PRI_CTLr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_QOS_PRI_CTL_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_QOS_WEIGHTr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_QUEUE0_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_QUEUE0_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_QUEUE0_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_QUEUE0_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_QUEUE0_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_QUEUE1_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_QUEUE1_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_QUEUE1_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_QUEUE1_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_QUEUE1_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_QUEUE2_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_QUEUE2_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_QUEUE2_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_QUEUE2_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_QUEUE2_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_QUEUE3_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_QUEUE3_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_QUEUE3_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_QUEUE3_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_QUEUE3_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_QUEUE4_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_QUEUE4_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_P7_QUEUE4_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_QUEUE4_MAX_REFRESH_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_P7_QUEUE4_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_QUEUE4_MAX_THD_SEL_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_P7_QUEUE4_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_QUEUE4_SHAPER_STS_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_QUEUE5_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_QUEUE5_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_P7_QUEUE5_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_QUEUE5_MAX_REFRESH_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_P7_QUEUE5_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_QUEUE5_MAX_THD_SEL_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_P7_QUEUE5_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_QUEUE5_SHAPER_STS_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_QUEUE6_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_QUEUE6_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_QUEUE6_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_QUEUE6_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_QUEUE6_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_QUEUE7_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_QUEUE7_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_QUEUE7_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_QUEUE7_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_QUEUE7_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_P7_TC2COS_MAPr_ROBO,
#endif
#if defined(BCM_53010_A0)
    SOC_REG_INT_P7_TC2COS_MAP_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_TC2COS_MAP_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_P7_TC_SEL_TABLEr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P7_WDRR_PENALTYr_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_P8_PCP2TCr_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_P8_PCP2TC_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_P8_WDRR_PENALTYr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_PAGEREGr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_PAGEREG_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_PAUSESTSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PAUSESTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_PAUSESTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PAUSESTS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_PAUSESTS_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_PAUSESTS_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_PAUSESTS_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_PAUSE_CAPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PAUSE_CAP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_PAUSE_CAP_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_PAUSE_FM_SAr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_PAUSE_FRM_CTRLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PAUSE_FRM_CTRL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_PAUSE_FRM_CTRL_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_5389_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PAUSE_QUANTAr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PAUSE_ST_ADDRr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PAUSE_TIME_DEFAULTr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PAUSE_TIME_MAXr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PAUSE_TIME_MINr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PAUSE_TIME_RESET_THDr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PAUSE_TIME_UPDATE_PERIODr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PBB_PWRDWN_MON_CTRLr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PBB_PWRDWN_MON_Nr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PBB_VBUFCNT_Nr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PBPTRFIFO_0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_PBPTRFIFO_1r_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0)
    SOC_REG_INT_PBPTRFIFO_1_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_PBPTRFIFO_1_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_PBPTRFIFO_1_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_PBPTRFIFO_1_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_PCP_VALUE_CTRLr_ROBO,
#endif
#if defined(BCM_53125_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_PCP_VALUE_CTRL_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PDA_HOLD_TIME_CFGr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PDA_SETUP_TIME_CFGr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PDA_TIMEOUT_CFGr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_PEAK_TEMP_MON_RESUr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_PEAK_TEMP_MON_RESU_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_PEAK_TOTAL_BUF_USED_COUNTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_PEAK_TXQ0_BUF_USED_COUNTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_PEAK_TXQ1_BUF_USED_COUNTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_PEAK_TXQ2_BUF_USED_COUNTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_PEAK_TXQ3_BUF_USED_COUNTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_PEAK_TXQ4_BUF_USED_COUNTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_PEAK_TXQ5_BUF_USED_COUNTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_PEAK_TXQ6_BUF_USED_COUNTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_PEAK_TXQ7_BUF_USED_COUNTr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_PHYIDHr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PHYIDH_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_PHYIDH_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_PHYIDH_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_PHYIDH_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_PHYIDLr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PHYIDL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_PHYIDL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53280_B0)
    SOC_REG_INT_PHYIDL_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_PHYIDL_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_PHYIDL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_PHYINFO_PHYIDHr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_PHYINFO_PHYIDH_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_PHYINFO_PHYIDLr_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_PHYINFO_PHYIDL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53280_B0)
    SOC_REG_INT_PHYINFO_PHYIDL_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_PHYINFO_PHYIDL_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_PHYSCAN_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_PHYSCAN_CTL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PHY_CTRLr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PHY_CTRL_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_PHY_INT_STSr_ROBO,
#endif
#if defined(BCM_53010_A0)
    SOC_REG_INT_PHY_INT_STS_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PHY_INT_STS_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_PHY_INT_STS_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53118_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_PHY_LED_FUNCr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PHY_PLL_CTRLr_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_PHY_PWR_DOWNr_ROBO,
#endif
#if defined(BCM_53010_A0)
    SOC_REG_INT_PHY_PWR_DOWN_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PHY_PWR_DOWN_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PHY_PWR_DOWN_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_PHY_PWR_DOWN_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_PHY_PWR_DOWN_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_PHY_PWR_DOWN_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_PHY_PWR_DOWN_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_PHY_STATr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PHY_STSr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_PHY_STS_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_PID2TCr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_PKTS1024TOMAXOCTETSr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_PKTS1024TOMAXPKTOCTETSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PKTS1024TOMAXPKTOCTETS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_PKTS1024TOMAXPKTOCTETS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_PKTS128TO255OCTETSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PKTS128TO255OCTETS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_PKTS128TO255OCTETS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_PKTS128TO255OCTETS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_PKTS256TO511OCTETSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PKTS256TO511OCTETS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_PKTS256TO511OCTETS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_PKTS256TO511OCTETS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_PKTS4096TO8191r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_PKTS512TO1023OCTETSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PKTS512TO1023OCTETS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_PKTS512TO1023OCTETS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_PKTS512TO1023OCTETS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_PKTS64OCTETSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PKTS64OCTETS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_PKTS64OCTETS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_PKTS64OCTETS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_PKTS64OCTETS_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_PKTS65TO127OCTETSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PKTS65TO127OCTETS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_PKTS65TO127OCTETS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_PKTS65TO127OCTETS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_PKTS65TO127OCTETS_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_PKTS8192TO9728r_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_PKT_MARK_CTLr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PLL_CTRLr_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_PLL_CTRL_0r_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_PLL_CTRL_1r_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_PLL_CTRL_2r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PLL_CTRL_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PLL_DELOCK_MIBr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_PLL_FREQ_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PLL_FREQ_SEL_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PLL_FREQ_SEL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_PLL_FREQ_SEL_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PLL_MISC_CTRLr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PLL_MOD_CTRL_0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PLL_MOD_CTRL_1r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PLL_MOD_CTRL_2r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PLL_NDIV_FRACr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_PLL_NDIV_INTr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PLL_NDIV_INT_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PLL_SDMOD_CTRLr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PLL_SS_CTLr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PLL_STSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PLL_STS_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_PLL_STS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_PLL_STS_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_PLL_STS_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_PLL_TEST_CTRL_Ir_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_PLL_TEST_CTRL_IIr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PLL_TEST_CTRL_II_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PLL_TEST_CTRL_II_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_PLL_TEST_CTRL_II_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_PLL_TEST_CTRL_II_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_PLL_TEST_CTRL_II_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PLL_TEST_CTRL_I_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PLL_TEST_CTRL_I_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_PLL_TEST_CTRL_I_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PLL_TEST_CTRL_I_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_EGRESS_PKT_TC2CPCP_MAPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PN_LEVEL1_QOS_WEIGHTr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PN_LEVEL2_QOS_WEIGHTr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PN_LOW_QUEUE_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PN_LOW_QUEUE_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PN_LOW_QUEUE_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_PN_PCP2TCr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PN_PCP2TC_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_PN_PCP2TC_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53125_A0)
    SOC_REG_INT_PN_PCP2TC_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_PN_PCP2TC_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PN_PCP2TC_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_PCP2TC_DEI1r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_PORT_RED_BYTE_DROP_CNTRr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_PORT_RED_PKT_DROP_CNTRr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_PORT_SHAPER_BYTE_BASED_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_PORT_SHAPER_BYTE_BASED_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_PORT_SHAPER_PACKET_BASED_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_PORT_SHAPER_PACKET_BASED_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_PORT_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PN_QOS_PRI_CTLr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_QOS_PRI_CTL_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_QOS_WEIGHTr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_QUEUE0_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_QUEUE0_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_QUEUE0_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_QUEUE0_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_QUEUE0_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_QUEUE1_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_QUEUE1_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_QUEUE1_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_QUEUE1_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_QUEUE1_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_QUEUE2_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_QUEUE2_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_QUEUE2_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_QUEUE2_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_QUEUE2_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_QUEUE3_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_QUEUE3_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_QUEUE3_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_QUEUE3_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_QUEUE3_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_QUEUE4_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_QUEUE4_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PN_QUEUE4_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_QUEUE4_MAX_REFRESH_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_PN_QUEUE4_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53010_A0)
    SOC_REG_INT_PN_QUEUE4_MAX_THD_SEL_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_QUEUE4_MAX_THD_SEL_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PN_QUEUE4_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_QUEUE4_SHAPER_STS_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_QUEUE5_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_QUEUE5_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PN_QUEUE5_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_QUEUE5_MAX_REFRESH_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PN_QUEUE5_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_QUEUE5_MAX_THD_SEL_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PN_QUEUE5_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_QUEUE5_SHAPER_STS_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_QUEUE6_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_QUEUE6_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_QUEUE6_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_QUEUE6_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_QUEUE6_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_QUEUE7_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_QUEUE7_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_QUEUE7_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_QUEUE7_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_QUEUE7_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_PN_TC2COS_MAPr_ROBO,
#endif
#if defined(BCM_53010_A0)
    SOC_REG_INT_PN_TC2COS_MAP_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_TC2COS_MAP_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PN_WDRR_PENALTYr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PORT4_RGMII_CTL_GPr_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_PORT5_RGMII_CTL_GPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    SOC_REG_INT_PORT5_RGMII_CTL_GP_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PORT5_RGMII_CTL_GP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_PORT5_RGMII_CTL_GP_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_PORT5_RGMII_CTL_GP_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_PORT7_RGMII_CTL_GPr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_PORT7_RGMII_TIME_DLY_GPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_PORT7_SLEEP_TIMERr_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_PORTVEC1r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_PORTVEC2r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_PORTVEC1_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_PORTVEC1_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_PORTVEC1_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_PORTVEC1_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_PORTVEC2_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_PORTVEC2_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_PORTVEC2_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_PORTVEC2_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PORT_7_SA_LIMIT_CTLr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PORT_7_SA_LRN_CNTRr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PORT_7_SA_OVERLIMIT_CNTRr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PORT_8_SA_LIMIT_CTLr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PORT_8_SA_LRN_CNTRr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PORT_8_SA_OVERLIMIT_CNTRr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PORT_CROSS_CONNECTr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_PORT_CROSS_CONNECT_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_PORT_EAP_CONr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PORT_EAP_CON_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_PORT_EAP_CON_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PORT_EAP_CON_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_PORT_EAP_CON_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PORT_EAP_CON_IMPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_PORT_EAP_CON_P7r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_PORT_EAP_DAr_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_PORT_EAP_DA_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_PORT_EGCTLr_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_PORT_EGCTL_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_PORT_ENABLEr_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_PORT_ERC_CONr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PORT_ERC_CON_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_PORT_ERC_CON_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_PORT_ERC_CON_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_PORT_ERC_CON_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_PORT_ERC_CON_IMPr_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0)
    SOC_REG_INT_PORT_ERC_CON_IMP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PORT_EVT_ECC_ERR_STSr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_PORT_IRC_CONr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_PORT_IRC_CON_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PORT_IVL_SVL_CTRLr_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_PORT_MAX_LEARNr_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_PORT_MAX_LEARN_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PORT_MIB_ECC_ERR_STSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PORT_N_SA_LIMIT_CTLr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PORT_N_SA_LRN_CNTRr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PORT_N_SA_OVERLIMIT_CNTRr_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_PORT_SA_CNTr_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_PORT_SA_CNT_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_PORT_SEC_CONr_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_PORT_SEC_CON_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PORT_SHAPER_AVB_SHAPING_MODEr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PORT_SHAPER_BLOCKINGr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PORT_SHAPER_BUCKET_COUNT_SELECTr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PORT_SHAPER_ENABLEr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_PORT_SLEEP_STSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PORT_TXQ_ECC_ERR_STSr_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_PORT_VLAN_CTLr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PORT_VLAN_CTL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_PORT_VLAN_CTL_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PORT_VLAN_CTL_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_PORT_VLAN_CTL_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_PORT_VLAN_CTL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_PORT_VLAN_CTL_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_PORT_VLAN_CTL_IMPr_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0)
    SOC_REG_INT_PORT_VLAN_CTL_IMP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_PORT_VLAN_CTL_IMP_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_PORT_VLAN_CTL_P7r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_PORT_XOFF_STSr_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_POST_LED_CTRLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_POST_LED_CTRL_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PPPOE_SESSION_PARSE_ENr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_PRBS_CTLr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_PRBS_STAr_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_PRESERVE_PKT_FORMATr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PROBE_BUS_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_PROFILE_CTLr_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_PROTECTED_SELr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PROTECTED_SEL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_PROTECTED_SEL_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_PROTECTED_SEL_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_PROTOCOL2VLAN_CTLr_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_PROTOCOL2VLAN_CTL_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_PRS_FIFO_DEBUG_CTRLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PRS_FIFO_DEBUG_CTRL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PRS_FIFO_DEBUG_DATAr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PTESTr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_PWR_DOWN_MODEr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_PWR_DOWN_MODE_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_PWR_DOWN_MODE_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_QOS_1P1Q_PRI_MAPr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_QOS_1P1Q_PRI_MAP_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_QOS_1P_ENr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_QOS_1P_EN_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_QOS_1P_EN_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_QOS_1P_EN_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_QOS_1P_EN_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_QOS_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_QOS_CTL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_QOS_CTL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_5389_A0) || \
    defined(BCM_5396_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_QOS_DIFF_DSCP0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_QOS_DIFF_DSCP1r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_QOS_DIFF_DSCP2r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_5389_A0) || \
    defined(BCM_5396_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_QOS_DIFF_DSCP3r_ROBO,
#endif
#if defined(BCM_53118_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_QOS_DIFF_DSCP0_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_5389_A0) || \
    defined(BCM_5396_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_QOS_DIFF_DSCP1_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53118_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_QOS_DIFF_DSCP1_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_5389_A0) || \
    defined(BCM_5396_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_QOS_DIFF_DSCP2_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53118_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_QOS_DIFF_DSCP2_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53118_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_QOS_DIFF_DSCP3_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_QOS_EN_DIFFSERVr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_QOS_EN_DIFFSERV_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_QOS_EN_DIFFSERV_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_QOS_EN_TRAFFIC_PRI_REMAPr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_QOS_EN_TRAFFIC_PRI_REMAP_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_QOS_ETHERPRI_CTRLr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_QOS_GLOBAL_CTRLr_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0)
    SOC_REG_INT_QOS_GLOBAL_CTRL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_QOS_GLOBAL_CTRL_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_QOS_GLOBAL_CTRL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_QOS_GLOBAL_CTRL_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_QOS_GLOBAL_CTRL_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_QOS_PAUSE_ENr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_QOS_REASON_CODEr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_QOS_REASON_CODE_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_QOS_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_QOS_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_QOS_RX_CTRL_Pr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_QOS_RX_CTRL_P_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_QOS_TCI_THr_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_QOS_TOS_DIF_ENr_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_QOS_TOS_DIF_EN_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_QOS_TRAFFIC_PRI_REMAPr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_QOS_TRAFFIC_PRI_REMAP_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_QOS_TX_CTRLr_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0)
    SOC_REG_INT_QOS_TX_CTRL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_QOS_TX_CTRL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_QOS_TX_CTRL_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5396_A0)
    SOC_REG_INT_QOS_WEIGHTr_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_5389_A0)
    SOC_REG_INT_QOS_WEIGHT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_QUEUE0_AVB_SHAPING_MODEr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_QUEUE0_SHAPER_BLOCKINGr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_QUEUE0_SHAPER_BUCKET_COUNT_SELECTr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_QUEUE0_SHAPER_ENABLEr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_QUEUE1_AVB_SHAPING_MODEr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_QUEUE1_SHAPER_BLOCKINGr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_QUEUE1_SHAPER_BUCKET_COUNT_SELECTr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_QUEUE1_SHAPER_ENABLEr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_QUEUE2_AVB_SHAPING_MODEr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_QUEUE2_SHAPER_BLOCKINGr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_QUEUE2_SHAPER_BUCKET_COUNT_SELECTr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_QUEUE2_SHAPER_ENABLEr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_QUEUE3_AVB_SHAPING_MODEr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_QUEUE3_SHAPER_BLOCKINGr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_QUEUE3_SHAPER_BUCKET_COUNT_SELECTr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_QUEUE3_SHAPER_ENABLEr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_QUEUE4_AVB_SHAPING_MODEr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_QUEUE4_AVB_SHAPING_MODE_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_QUEUE4_SHAPER_BLOCKINGr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_QUEUE4_SHAPER_BUCKET_COUNT_SELECTr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_QUEUE4_SHAPER_ENABLEr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_QUEUE4_SHAPER_ENABLE_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_QUEUE5_AVB_SHAPING_MODEr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_QUEUE5_AVB_SHAPING_MODE_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_QUEUE5_SHAPER_BLOCKINGr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_QUEUE5_SHAPER_BUCKET_COUNT_SELECTr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_QUEUE5_SHAPER_ENABLEr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_QUEUE5_SHAPER_ENABLE_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_QUEUE6_AVB_SHAPING_MODEr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_QUEUE6_SHAPER_BLOCKINGr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_QUEUE6_SHAPER_BUCKET_COUNT_SELECTr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_QUEUE6_SHAPER_ENABLEr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_QUEUE7_AVB_SHAPING_MODEr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_QUEUE7_SHAPER_BLOCKINGr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_QUEUE7_SHAPER_BUCKET_COUNT_SELECTr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_QUEUE7_SHAPER_ENABLEr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_QUEUE_CONGESTION_STATUS0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_QUEUE_CONGESTION_STATUS1r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_QUEUE_CONGESTION_STATUS2r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_QUEUE_CONGESTION_STATUS3r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_QUEUE_CONGESTION_STATUS4r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_QUEUE_CONGESTION_STATUS5r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_QUEUE_REGION_STATUSr_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_RANGE_CHECKERr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RANGE_CHECKER_CTLr_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_RANGE_CHECKER_FIELD_SELr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RATE_INBANDr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_RATE_INBAND_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_RATE_METER0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_RATE_METER1r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_RATE_METER2r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_RATE_METER3r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_RATE_METER4r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_RATE_METER5r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_RATE_METER6r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_RATE_METER0_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RATE_METER0_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_RATE_METER1_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RATE_METER1_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_RATE_METER_GLOBAL_CTLr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RATE_OUTBANDr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_RATE_OUTBAND_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RCM_CTLr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RCM_DATA0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RCM_DATA1r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RCM_DATA2r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RCM_DATA3r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RCM_DATA4r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RCM_PORTr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_RCY_TIME_CFGr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_RED_AQD_CONTROLr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_RED_CONTROLr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_RED_DROP_ADD_TO_MIBr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_RED_DROP_CNTR_RSTr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_RED_EGRESS_BYPASSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_RED_EXPONENTr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_RED_PROFILE_DEFAULTr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_RED_PROFILE_Nr_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_REGULATOR_CTRLr_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_REGULATOR_UNLOCKr_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_REGULATOR_VOLT_SELr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_RESET_STATUSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_RESET_STATUS_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_RESE_AV_EN_CTRLr_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0)
    SOC_REG_INT_RESE_AV_EN_CTRL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_RESE_AV_EN_CTRL_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_RESE_C4_BW_CNTLr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_RESE_C4_BW_CNTL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_RESE_C4_BW_CNTL_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_RESE_C5_BW_CNTLr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_RESE_C5_BW_CNTL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_RESE_C5_BW_CNTL_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0)
    SOC_REG_INT_RESE_EGRESS_TM_STAMPr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_RESE_EGRESS_TM_STAMP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_RESE_EGRESS_TM_STAMP_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_RESE_MAX_AV_PKT_SZr_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0)
    SOC_REG_INT_RESE_MAX_AV_PKT_SZ_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_RESE_SLOT_ADJr_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0)
    SOC_REG_INT_RESE_SLOT_ADJ_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_RESE_SLOT_TICK_CNTRr_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0)
    SOC_REG_INT_RESE_SLOT_TICK_CNTR_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_RESE_TM_ADJr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_RESE_TM_ADJ_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_RESE_TM_BASEr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_RGMII_CTL_GPr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RGMII_CTL_GP49r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RGMII_CTL_GP50r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_RGMII_CTRLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RGMII_CTRL_GP25r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_RGMII_CTRL_GP26r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RGMII_CTRL_IMPr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_RGMII_TIME_DELAY_CTRLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RGMII_TIME_DLY_CTRL_GP25r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_RGMII_TIME_DLY_CTRL_GP26r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RGMII_TIME_DLY_CTRL_IMPr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_RGMII_TIME_DLY_GPr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RGMII_TIME_DLY_GP49r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RGMII_TIME_DLY_GP50r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_RMONSTEERr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RMONSTEER_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_RMONSTEER_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_RMONSTEER_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_RMONSTEER_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_RM_PINS_DEBUGr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RM_PINS_DEBUG_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_ROW_VMASK_OVR_CTRLr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_RST_MIB_CNT_ENr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RST_TABLE_MEMr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RST_TABLE_MEM1r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_RST_TABLE_MEM_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_RST_TABLE_MEM_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_RSV_MCAST_CTRLr_ROBO,
#endif
#if defined(BCM_53010_A0)
    SOC_REG_INT_RSV_MCAST_CTRL_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RSV_MCAST_CTRL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_RSV_MCAST_CTRL_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXALIGNMENTERRORSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_RXALIGNMENTERRORS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_RXALIGNMENTERRORS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RXALIGNMENTERRORS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RXALIGNMENTERRORS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_RXALIGNMENTERRORS_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXBROADCASTPKTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RXBROADCASTPKTSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_RXBROADCASTPKT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_RXBROADCASTPKT_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RXBROADCASTPKT_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_RXBROADCASTPKT_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_RXDISCARDr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_RXDISCARD_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RXDISCARD_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXDROPPKTSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_RXDROPPKTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_RXDROPPKTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RXDROPPKTS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_RXDROPPKTS_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXEXCESSSIZEDISCr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_RXEXCESSSIZEDISC_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXFCSERRORSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_RXFCSERRORS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_RXFCSERRORS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RXFCSERRORS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RXFCSERRORS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_RXFCSERRORS_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXFRAGMENTSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_RXFRAGMENTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_RXFRAGMENTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RXFRAGMENTS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RXFRAGMENTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXFWDDISCPKTSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RXFWDDISCPKTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXGOODOCTETSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_RXGOODOCTETS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_RXGOODOCTETS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RXGOODOCTETS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RXGOODOCTETS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_RXGOODOCTETS_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_RXGOODOCTETS_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_RXGOODPKTSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RXJABBERPKTSr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXJABBERSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_RXJABBERS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_RXJABBERS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RXJABBERS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXMULTICASTPKTSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_RXMULTICASTPKTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_RXMULTICASTPKTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RXMULTICASTPKTS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RXMULTICASTPKTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_RXMULTICASTPKTS_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXOCTETSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_RXOCTETS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_RXOCTETS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RXOCTETS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RXOCTETS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_RXOCTETS_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXOVERSIZEPKTSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_RXOVERSIZEPKTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_RXOVERSIZEPKTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RXOVERSIZEPKTS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RXOVERSIZEPKTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_RXOVERSIZEPKTS_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_RXOVERSIZEPKTS_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXPAUSEPKTSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_RXPAUSEPKTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_RXPAUSEPKTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RXPAUSEPKTS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RXPAUSEPKTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_RXPAUSEPKTS_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_RXPAUSESTSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RXPKTS1024TOMAXPKTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RXPKTS128TO255OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RXPKTS256TO511OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RXPKTS512TO1023OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RXPKTS64OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RXPKTS65TO127OCTETSr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_RXQOSOCTETSr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXSACHANGESr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_RXSACHANGES_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_RXSACHANGES_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RXSACHANGES_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXSYMBLERRr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_RXSYMBLERR_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_RXSYMBLERR_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RXSYMBLERR_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_RXSYMBLERR_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RXSYMBOLERRr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXUNDERSIZEPKTSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_RXUNDERSIZEPKTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_RXUNDERSIZEPKTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RXUNDERSIZEPKTS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RXUNDERSIZEPKTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_RXUNDERSIZEPKTS_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXUNICASTPKTSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_RXUNICASTPKTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_RXUNICASTPKTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RXUNICASTPKTS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RXUNICASTPKTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_RXUNICASTPKTS_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_RXUNICASTPKTS_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_CF_SPECr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_COUNTERr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_CTLr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_RX_GLOBAL_CTLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    SOC_REG_INT_RX_GLOBAL_CTL_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_RX_GLOBAL_CTL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RX_JUMBO_PACKET_COUNTERr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_MODE_PORTr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_MODE_PORT_IMPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_MODE_PORT_P7r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_RX_PAUSE_PASSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_RX_PAUSE_PASS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_RX_PAUSE_PASS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_RX_PAUSE_PASS_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PAUSE_PASS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_RX_PAUSE_PASS_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_0_LINK_DELAY_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_0_LINK_DELAY_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_0_TS_OFFSET_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_0_TS_OFFSET_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_1_LINK_DELAY_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_1_LINK_DELAY_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_1_TS_OFFSET_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_1_TS_OFFSET_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_2_LINK_DELAY_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_2_LINK_DELAY_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_2_TS_OFFSET_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_2_TS_OFFSET_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_3_LINK_DELAY_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_3_LINK_DELAY_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_3_TS_OFFSET_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_3_TS_OFFSET_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_4_LINK_DELAY_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_4_LINK_DELAY_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_4_TS_OFFSET_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_4_TS_OFFSET_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_5_LINK_DELAY_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_5_LINK_DELAY_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_5_TS_OFFSET_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_5_TS_OFFSET_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_7_LINK_DELAY_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_7_LINK_DELAY_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_7_TS_OFFSET_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_7_TS_OFFSET_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_8_LINK_DELAY_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_8_LINK_DELAY_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_8_TS_OFFSET_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_8_TS_OFFSET_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_TS_CAPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_TX_1588_COUNTERr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_TX_CTLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_TX_OPTIONr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_SA_LIMIT_ENABLEr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_SA_LRN_CNTR_RSTr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_SA_OVERLIMIT_CNTR_RSTr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_SA_OVER_LIMIT_COPY_REDIRECTr_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_SCAN_RSLT_GPr_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_SCAN_RSLT_GP_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_SCAN_RSLT_GP_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_SCAN_RSLT_GP_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_SCAN_RSLT_GP_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_SCAN_RSLT_IMPr_ROBO,
#endif
#if defined(BCM_53280_B0)
    SOC_REG_INT_SCAN_RSLT_IMP_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_SCAN_RSLT_IMP_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_SCAN_RSLT_Pr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0) || defined(BCM_5389_A0)
    SOC_REG_INT_SCAN_TIMEOUTr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_SCHEDULER_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_SCHEDULER_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDACTLSTSr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDAEGSTSr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDAMODE2r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDAMPHYr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDANADVr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDANEXPr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDANLPAr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDANNXPr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDASTSSUMr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDBRCMTSTr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDHNDRD_ACTLr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDHNDRD_ASTSr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDHNDRD_FCSCNTr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDHNDRD_RECNTr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDLPNXPr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDMIICTLr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDMIISTSr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDPHYIDHr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDPHYIDLr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_ANADVr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_ANEXPr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_ANLPAr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_ANNXPr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_B1000X_CTL1r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_B1000X_CTL2r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_B1000X_CTL3r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_B1000X_CTL4r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_B1000X_STS1r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_B1000X_STS2r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_B1000X_STS3r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_BER_CRCERR_RXPKTCNTRr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_BLOCK_ADDRr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SD_DEFAULTr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_EXT_STSr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_FORCE_TX_DATA1r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_FORCE_TX_DATA2r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_LPNXPr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_MIICTLr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_MIISTSr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_PATGEN_CONTROLr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_PATGEN_STATUSr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_PHYIDHr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_PHYIDLr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_PRBS_CONTROLr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_PRBS_STATUSr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SD_SEL_EARLYr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SD_SIGNAL_DETCr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_TEST_MODEr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_SECURITY_BYPASS_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_SECURITY_GLOBAL_CTLr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_SEC_TDIP0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_SEC_TDIP1r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_SERDES_CTRLr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_SFT_LRN_CTLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_SFT_LRN_CTL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_SGMII_CLR_CTLr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_SGMII_CTL_GPr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_SGMII_STA_GPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_SHD_CTLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_SHD_LDr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_SIP_REGr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SPARE_1Cr_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_SPDSTSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_SPDSTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_SPDSTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_SPDSTS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_SPDSTS_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_SPDSTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SPDSTS_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_SPECIAL_MNGTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_SPECIAL_MNGT_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_SPICTLr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_SPIDIO0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_SPIDIO1r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_SPIDIO2r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_SPIDIO3r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_SPIDIO4r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_SPIDIO5r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_SPIDIO6r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_SPIDIO7r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_SPIDIO0_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_SPIDIO1_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_SPIDIO2_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_SPIDIO3_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_SPIDIO4_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_SPIDIO5_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_SPIDIO6_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_SPIDIO7_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_SPISTSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_SPISTS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_SPISTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_SPTAGTr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_SPTAGT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_SPTAGT_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SPTAGT_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_SPT_MULTI_ADDR_BPS_CTRLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_SPT_MULTI_ADDR_BPS_CTRL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_SRCADRCHGr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_SRCADRCHG_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_STAT_GREEN_CNTRr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_STAT_RED_CNTRr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_STAT_YELLOW_CNTRr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_STP_BYPASS_CTLr_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_STRAP_PIN_STATUSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_STRAP_PIN_STATUS_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_STRAP_PIN_STATUS_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_STRAP_PIN_STATUS_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_STRAP_STSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_STRAP_STS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_STRAP_STS_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_STRAP_VALUEr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_STRAP_VALUE_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_STRAP_VALUE_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_STRAP_VALUE_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_STRAP_VALUE_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_STREG_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_STREG_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_STS_CTLr_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_STS_OVERRIDE_GMIIPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    SOC_REG_INT_STS_OVERRIDE_GMIIP_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_STS_OVERRIDE_GMIIP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_STS_OVERRIDE_GMIIP_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_STS_OVERRIDE_GMIIP_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_STS_OVERRIDE_GMIIP_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_STS_OVERRIDE_GPr_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_STS_OVERRIDE_GP_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_STS_OVERRIDE_GP_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_STS_OVERRIDE_GP_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_STS_OVERRIDE_GP_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_STS_OVERRIDE_IMPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    SOC_REG_INT_STS_OVERRIDE_IMP_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_STS_OVERRIDE_IMP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_STS_OVERRIDE_IMP_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_STS_OVERRIDE_IMP_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_STS_OVERRIDE_IMP_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_STS_OVERRIDE_IMP_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_STS_OVERRIDE_Pr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    SOC_REG_INT_STS_OVERRIDE_P5r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_STS_OVERRIDE_P7r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    SOC_REG_INT_STS_OVERRIDE_P7_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_STS_OVERRIDE_P_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_STS_OVERRIDE_P_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_SWITCH_CTRLr_ROBO,
#endif
#if defined(BCM_53010_A0)
    SOC_REG_INT_SWITCH_CTRL_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_SWITCH_CTRL_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SWITCH_CTRL_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_SWMODEr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    SOC_REG_INT_SWMODE_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_SWMODE_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_SWMODE_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_SWMODE_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_SWMODE_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_SWMODE_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SWMODE_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_SW_FLOW_CONr_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_SW_FLOW_CON_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_SW_XOFF_PORT_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_S_ANADVr_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_S_ANADV_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_S_ANEXPr_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_S_ANEXP_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_S_ANLPA1r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_S_ANLPA2r_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_S_ANLPA1_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_S_ANLPA2_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_S_ANNXPr_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_S_ANNXP_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_S_EEE_LPI_DURATIONr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_EEE_LPI_DURATION_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_S_EEE_LPI_EVENTr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_EEE_LPI_EVENT_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_S_EXT_STSr_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_S_EXT_STS_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_INRANGEERRCOUNTr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_INRANGEERRCOUNT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_INRANGEERRPKTSr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_JUMBOPKTr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_S_JUMBOPKT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_S_MIICTLr_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_S_MIICTL_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_S_MIISTSr_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_S_MIISTS_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_OUTOFRANGEERRPKTSr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_OUTRANGEERRCOUNTr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_OUTRANGEERRCOUNT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_S_PHYIDHr_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_S_PHYIDH_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_S_PHYIDLr_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_S_PHYIDL_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_PKTS1024TOMAXOCTETSr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_PKTS1024TOMAXPKTOCTETSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_PKTS1024TOMAXPKTOCTETS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_PKTS128TO255OCTETSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_PKTS128TO255OCTETS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_PKTS128TO255OCTETS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_PKTS256TO511OCTETSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_PKTS256TO511OCTETS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_PKTS256TO511OCTETS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_PKTS512TO1023OCTETSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_PKTS512TO1023OCTETS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_PKTS512TO1023OCTETS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_PKTS64OCTETSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_PKTS64OCTETS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_PKTS64OCTETS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_PKTS65TO127OCTETSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_PKTS65TO127OCTETS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_PKTS65TO127OCTETS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_RXALIGNMENTERRORSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_S_RXALIGNMENTERRORS_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_S_RXALIGNMENTERRORS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_RXALIGNMENTERRORS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_RXALIGNMENTERRORS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_RXBROADCASTPKTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_RXBROADCASTPKTSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_RXBROADCASTPKT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_RXBROADCASTPKT_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_RXDISCARDr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_RXDISCARD_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_RXDROPPKTSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_S_RXDROPPKTS_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_S_RXDROPPKTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_RXDROPPKTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_RXEXCESSSIZEDISCr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_RXFCSERRORSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_S_RXFCSERRORS_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_S_RXFCSERRORS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_RXFCSERRORS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_RXFCSERRORS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_RXFRAGMENTSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_RXFRAGMENTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_RXFRAGMENTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_RXFRAGMENTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_RXFWDDISCPKTSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_RXFWDDISCPKTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_RXGOODOCTETSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_RXGOODOCTETS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_RXGOODOCTETS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_RXGOODOCTETS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_RXJABBERPKTSr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_RXJABBERSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_RXJABBERS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_RXJABBERS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_S_RXJUMBOPKTr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_RXMULTICASTPKTSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_RXMULTICASTPKTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_RXMULTICASTPKTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_RXMULTICASTPKTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_RXOCTETSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_RXOCTETS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_RXOCTETS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_RXOCTETS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_RXOVERSIZEPKTSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_S_RXOVERSIZEPKTS_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_S_RXOVERSIZEPKTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_RXOVERSIZEPKTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_RXOVERSIZEPKTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_RXPAUSEPKTSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_RXPAUSEPKTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_RXPAUSEPKTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_RXPAUSEPKTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_RXPKTS1024TOMAXPKTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_RXPKTS128TO255OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_RXPKTS256TO511OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_RXPKTS512TO1023OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_RXPKTS64OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_RXPKTS65TO127OCTETSr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_RXSACHANGESr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_RXSACHANGES_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_RXSACHANGES_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_RXSYMBLERRr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_S_RXSYMBLERR_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_S_RXSYMBLERR_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_RXSYMBLERR_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_RXSYMBOLERRr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_RXUNDERSIZEPKTSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_S_RXUNDERSIZEPKTS_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_S_RXUNDERSIZEPKTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_RXUNDERSIZEPKTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_RXUNDERSIZEPKTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_RXUNICASTPKTSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_RXUNICASTPKTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_RXUNICASTPKTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_RXUNICASTPKTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_RX_JUMBO_PACKET_COUNTERr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXBROADCASTPKTSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_TXBROADCASTPKTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXBROADCASTPKTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXBROADCASTPKTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXCOLLISIONSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_S_TXCOLLISIONS_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_S_TXCOLLISIONS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXCOLLISIONS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXCOLLISIONS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXDEFERREDTRANSMITr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_S_TXDEFERREDTRANSMIT_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_S_TXDEFERREDTRANSMIT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXDEFERREDTRANSMIT_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXDEFERREDTRANSMIT_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXDROPPKTSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_S_TXDROPPKTS_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_S_TXDROPPKTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXDROPPKTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXEXCESSIVECOLLISIONr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_S_TXEXCESSIVECOLLISION_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_S_TXEXCESSIVECOLLISION_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXEXCESSIVECOLLISION_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXEXCESSIVECOLLISION_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXFRAMEINDISCr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_S_TXFRAMEINDISC_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_S_TXFRAMEINDISC_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXFRAMEINDISC_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXLATECOLLISIONr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_S_TXLATECOLLISION_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_S_TXLATECOLLISION_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXLATECOLLISION_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXLATECOLLISION_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXMULTICASTPKTSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_TXMULTICASTPKTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXMULTICASTPKTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXMULTICASTPKTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXMULTIPLECOLLISIONr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXMULTIPLECOLLISIONSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_S_TXMULTIPLECOLLISION_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_S_TXMULTIPLECOLLISION_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXMULTIPLECOLLISION_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXOCTETSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_TXOCTETS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXOCTETS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXOCTETS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXPAUSEPKTSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_TXPAUSEPKTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXPAUSEPKTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXPAUSEPKTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXPKTS1024TOMAXPKTr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_S_TXPKTS1024TOMAXPKTOCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXPKTS128TO255OCTETSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_S_TXPKTS128TO255OCTETS_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXPKTS256TO511OCTETSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_S_TXPKTS256TO511OCTETS_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXPKTS512TO1023OCTETSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_S_TXPKTS512TO1023OCTETS_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXPKTS64OCTETSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_S_TXPKTS64OCTETS_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXPKTS65TO127OCTETSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_S_TXPKTS65TO127OCTETS_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXPORTCONGESTIONDROPr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXQOS0OCTETSr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXQOS0PKTSr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXQOS1OCTETSr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXQOS1PKTSr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXQOS2OCTETSr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXQOS2PKTSr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXQOS3OCTETSr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXQOS3PKTSr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXQPKTQ0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXQPKTQ1r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXQPKTQ2r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXQPKTQ3r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXQPKTQ4r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXQPKTQ5r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_S_TXQPKTQ6r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_S_TXQPKTQ7r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_TXQPKTQ0_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_TXQPKTQ1_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_TXQPKTQ2_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_TXQPKTQ3_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_TXQPKTQ4_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_TXQPKTQ5_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXQQ0OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXQQ0PACKETr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXQQ1OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXQQ1PACKETr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXQQ2OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXQQ2PACKETr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXQQ3OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXQQ3PACKETr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXQQ4OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXQQ4PACKETr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXQQ5OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXQQ5PACKETr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXQQ6OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXQQ6PACKETr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXQQ7OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXQQ7PACKETr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXQQSEL0CONGESTIONDROPr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXQQSEL1CONGESTIONDROPr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXSINGLECOLLISIONr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXSINGLECOLLISIONSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_S_TXSINGLECOLLISION_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_S_TXSINGLECOLLISION_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXSINGLECOLLISION_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXUNICASTPKTSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_TXUNICASTPKTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXUNICASTPKTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXUNICASTPKTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TX_JUMBO_PACKET_COUNTERr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TBI_CTLr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_TC2COLORr_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0)
    SOC_REG_INT_TC2COS_MAPr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TC2COS_MAP_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_TC2RED_PROFILE_TABLEr_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_TCAM_BIST_CONTROLr_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_TCAM_BIST_CONTROL_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TCAM_BIST_CONTROL_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_TCAM_BIST_STATUSr_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_TCAM_BIST_STATUS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TCAM_BIST_STATUS_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TCAM_CHKSUM_STSr_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_TCAM_CHKSUM_STS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TCAM_CHKSUM_STS_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TCAM_CTLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_TCAM_CTRLr_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_TCAM_TEST_COMPARE_STATUSr_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_TCAM_TEST_COMPARE_STATUS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TCAM_TEST_COMPARE_STATUS_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_TCP_UDP_ACTION_REGr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_TCP_UDP_HIT_REGr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_TCP_UDP_KEY_REGr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_TCP_UDP_WILDCARD_ACTION_REGr_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TC_DP2DSCP_MAP0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TC_DP2DSCP_MAP1r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TC_DP2DSCP_MAP2r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TC_DP2DSCP_MAP3r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TC_DP2DSCP_MAP4r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TC_DP2DSCP_MAP5r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TC_DP2DSCP_MAP6r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TC_DP2DSCP_MAP7r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TC_GROUP_CTRLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TC_SEL_TABLEr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TEMP_MON_CALr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TEMP_MON_CAL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TEMP_MON_CTLr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TEMP_MON_CTL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TEMP_MON_RESUr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TEMP_MON_RESU_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TEMP_MON_SPEC_CTLr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TEMP_MON_SPEC_CTL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TH_PCTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TH_PCTL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TIMECODE_SELr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TIME_CODE_Nr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TIME_STAMP_3r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TIME_STAMP_INFO_Nr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TIME_STAMP_Nr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_TM_STAMP_RPT_CTRLr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_TM_STAMP_RPT_CTRL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_TM_STAMP_STATUSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_TM_STAMP_STATUS_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0)
    SOC_REG_INT_TM_STAMP_STATUS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_TM_STAMP_STATUS_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TOTAL_CONGESTION_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TOTAL_CONGESTION_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TOTAL_DLF_DROP_THRESH_Q1r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TOTAL_DLF_DROP_THRESH_Q2r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TOTAL_DLF_DROP_THRESH_Q3r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TOTAL_DROP_THRESH_Q1r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TOTAL_DROP_THRESH_Q2r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TOTAL_DROP_THRESH_Q3r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TOTAL_HYST_COUNTr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TOTAL_HYST_THRESH_Q1r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TOTAL_HYST_THRESH_Q2r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TOTAL_HYST_THRESH_Q3r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TOTAL_LIMIT_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TOTAL_LIMIT_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TOTAL_MC_DROP_IMP_THRESHr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TOTAL_PAUSE_IMP_THRESHr_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TOTAL_PROTECTION_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TOTAL_PROTECTION_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TOTAL_REGION_STATUSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_TOTAL_SA_LIMIT_CTLr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_TOTAL_SA_LRN_CNTRr_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_TRREG_CTRLr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_TRREG_CTRL1r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_TRREG_CTRL2r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    SOC_REG_INT_TRREG_CTRL_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_TRREG_CTRL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_TRREG_CTRL_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_TRREG_CTRL_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_TRREG_CTRL_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_TRREG_CTRL_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_TRREG_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_TRREG_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TRUNK_GRP_00_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TRUNK_GRP_01_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TRUNK_GRP_02_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TRUNK_GRP_03_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TRUNK_GRP_04_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TRUNK_GRP_05_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TRUNK_GRP_06_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TRUNK_GRP_07_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TRUNK_GRP_08_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TRUNK_GRP_09_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TRUNK_GRP_10_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TRUNK_GRP_11_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TRUNK_GRP_12_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TRUNK_GRP_13_CTLr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TRUNK_GRP_CTLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_TRUNK_GRP_CTL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_TRUNK_GRP_CTL_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_TRUNK_GRP_CTL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_TRUNK_GRP_CTL_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_TRUNK_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_TRUNK_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TRUST_C1P_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TRUST_CVIDr_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_TRUST_CVLANr_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_TRUST_CVLAN_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TRUST_DSCP_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TRUST_S1P_CTLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TS_READ_START_ENDr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXBROADCASTPKTSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_TXBROADCASTPKTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_TXBROADCASTPKTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TXBROADCASTPKTS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXBROADCASTPKTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXCOLLISIONSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_TXCOLLISIONS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_TXCOLLISIONS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TXCOLLISIONS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXCOLLISIONS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_TXCOLLISIONS_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXDEFERREDTRANSMITr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_TXDEFERREDTRANSMIT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_TXDEFERREDTRANSMIT_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TXDEFERREDTRANSMIT_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXDEFERREDTRANSMIT_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXDROPPKTSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_TXDROPPKTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_TXDROPPKTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TXDROPPKTS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_TXDROPPKTS_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXEXCESSIVECOLLISIONr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_TXEXCESSIVECOLLISION_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_TXEXCESSIVECOLLISION_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TXEXCESSIVECOLLISION_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXEXCESSIVECOLLISION_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXFRAMEINDISCr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_TXFRAMEINDISC_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_TXFRAMEINDISC_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TXFRAMEINDISC_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_TXFRAMEINDISC_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_TXGOODPKTSr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXLATECOLLISIONr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_TXLATECOLLISION_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_TXLATECOLLISION_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TXLATECOLLISION_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXLATECOLLISION_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXMULTICASTPKTSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_TXMULTICASTPKTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_TXMULTICASTPKTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TXMULTICASTPKTS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXMULTICASTPKTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXMULTIPLECOLLISIONr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXMULTIPLECOLLISIONSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_TXMULTIPLECOLLISION_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_TXMULTIPLECOLLISION_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TXMULTIPLECOLLISION_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXOCTETSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_TXOCTETS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_TXOCTETS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TXOCTETS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXOCTETS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_TXOCTETS_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXPAUSEPKTSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_TXPAUSEPKTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_TXPAUSEPKTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TXPAUSEPKTS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXPAUSEPKTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_TXPAUSEPKTS_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_TXPAUSESTSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXPKTS1024TOMAXPKTr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_TXPKTS1024TOMAXPKTOCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXPKTS128TO255OCTETSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_TXPKTS128TO255OCTETS_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXPKTS256TO511OCTETSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_TXPKTS256TO511OCTETS_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXPKTS512TO1023OCTETSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_TXPKTS512TO1023OCTETS_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXPKTS64OCTETSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_TXPKTS64OCTETS_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXPKTS65TO127OCTETSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_TXPKTS65TO127OCTETS_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXPORTCONGESTIONDROPr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXQOS0OCTETSr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXQOS0PKTSr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXQOS1OCTETSr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXQOS1PKTSr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXQOS2OCTETSr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXQOS2PKTSr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXQOS3OCTETSr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXQOS3PKTSr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_TXQOSOCTETSr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_TXQPKTQ0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_TXQPKTQ1r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_TXQPKTQ2r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_TXQPKTQ3r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_TXQPKTQ4r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_TXQPKTQ5r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_TXQPKTQ6r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_TXQPKTQ7r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_TXQPKTQ0_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TXQPKTQ0_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_TXQPKTQ1_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TXQPKTQ1_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_TXQPKTQ2_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TXQPKTQ2_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_TXQPKTQ3_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TXQPKTQ3_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_TXQPKTQ4_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TXQPKTQ4_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_TXQPKTQ5_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TXQPKTQ5_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQQ0OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQQ0PACKETr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQQ1OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQQ1PACKETr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQQ2OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQQ2PACKETr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQQ3OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQQ3PACKETr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQQ4OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQQ4PACKETr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQQ5OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQQ5PACKETr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQQ6OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQQ6PACKETr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQQ7OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQQ7PACKETr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQQSEL0CONGESTIONDROPr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQQSEL1CONGESTIONDROPr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_BACKPRESSURE_GE0_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_BACKPRESSURE_GE1_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_BACKPRESSURE_GE2_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_BACKPRESSURE_GE3_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_BACKPRESSURE_IMP_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_DROP_CNT_COS_SELECT_0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_DROP_CNT_COS_SELECT_1r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_TXQ_FLUSH_MODEr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_TXQ_FLUSH_MODE_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_TXQ_FLUSH_MODE_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_HYST_A_COUNTr_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_HYST_B_COUNTr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_HYST_B_COUNT_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q0_CONGESTION_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q0_CONGESTION_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q0_OVERS_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q0_OVERS_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q0_PROTECTION_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q0_PROTECTION_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q1_CONGESTION_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q1_CONGESTION_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q1_OVERS_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q1_OVERS_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q1_PROTECTION_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q1_PROTECTION_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q2_CONGESTION_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q2_CONGESTION_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q2_OVERS_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q2_OVERS_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q2_PROTECTION_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q2_PROTECTION_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q3_CONGESTION_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q3_CONGESTION_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q3_OVERS_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q3_OVERS_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q3_PROTECTION_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q3_PROTECTION_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q4_CONGESTION_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q4_CONGESTION_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q4_OVERS_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q4_OVERS_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q4_PROTECTION_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q4_PROTECTION_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q5_CONGESTION_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q5_CONGESTION_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q5_OVERS_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q5_OVERS_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q5_PROTECTION_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q5_PROTECTION_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q6_CONGESTION_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q6_CONGESTION_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q6_OVERS_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q6_OVERS_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q6_PROTECTION_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q6_PROTECTION_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q7_CONGESTION_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q7_CONGESTION_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q7_OVERS_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q7_OVERS_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q7_PROTECTION_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q7_PROTECTION_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_WEIGHT_QUOTA_SZr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXSINGLECOLLISIONr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXSINGLECOLLISIONSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_TXSINGLECOLLISION_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_TXSINGLECOLLISION_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TXSINGLECOLLISION_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXUNICASTPKTSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_TXUNICASTPKTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_TXUNICASTPKTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TXUNICASTPKTS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXUNICASTPKTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_TXUNICASTPKTS_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TX_COUNTERr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TX_CTLr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_TX_EQZ_COEFr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TX_JUMBO_PACKET_COUNTERr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TX_MODE_PORTr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TX_MODE_PORT_IMPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TX_MODE_PORT_P7r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_TX_PAUSE_PASSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_TX_PAUSE_PASS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_TX_PAUSE_PASS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_TX_PAUSE_PASS_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TX_PORT_0_TS_OFFSET_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TX_PORT_0_TS_OFFSET_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TX_PORT_1_TS_OFFSET_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TX_PORT_1_TS_OFFSET_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TX_PORT_2_TS_OFFSET_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TX_PORT_2_TS_OFFSET_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TX_PORT_3_TS_OFFSET_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TX_PORT_3_TS_OFFSET_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TX_PORT_4_TS_OFFSET_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TX_PORT_4_TS_OFFSET_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TX_PORT_5_TS_OFFSET_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TX_PORT_5_TS_OFFSET_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TX_PORT_7_TS_OFFSET_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TX_PORT_7_TS_OFFSET_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TX_PORT_8_TS_OFFSET_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TX_PORT_8_TS_OFFSET_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TX_TS_CAPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_UDF_0_A_0_8r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_UDF_0_B_0_8r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_UDF_0_C_0_8r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_UDF_0_D_0_11r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_UDF_1_A_0_8r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_UDF_1_B_0_8r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_UDF_1_C_0_8r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_UDF_2_A_0_8r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_UDF_2_B_0_8r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_UDF_2_C_0_8r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_ULF_DROP_MAPr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_ULF_DROP_MAP_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_ULF_DROP_MAP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_ULF_DROP_MAP_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_ULF_DROP_MAP_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_ULF_FORWARD_MAPr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_VID_RANGE_CHECKERr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_VID_RANGE_CHECKER_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_VLAN2VLAN_CTLr_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_VLAN2VLAN_CTL_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_VLAN_BYPASS_CTLr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_VLAN_CTRL0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_VLAN_CTRL1r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_VLAN_CTRL2r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_VLAN_CTRL3r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_VLAN_CTRL4r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_VLAN_CTRL5r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_VLAN_CTRL6r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_VLAN_CTRL0_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_VLAN_CTRL0_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_VLAN_CTRL0_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_VLAN_CTRL1_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_VLAN_CTRL1_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_VLAN_CTRL1_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_VLAN_CTRL1_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_VLAN_CTRL2_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_VLAN_CTRL2_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_VLAN_CTRL2_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_VLAN_CTRL2_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_VLAN_CTRL3_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_VLAN_CTRL3_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_VLAN_CTRL3_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_VLAN_CTRL3_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_VLAN_CTRL3_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_VLAN_CTRL4_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_VLAN_CTRL4_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_VLAN_CTRL4_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_VLAN_CTRL4_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_VLAN_CTRL4_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    SOC_REG_INT_VLAN_CTRL5_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_VLAN_CTRL5_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_VLAN_CTRL5_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_VLAN_CTRL5_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_VLAN_CTRL5_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_VLAN_CTRL5_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_VLAN_CTRL6_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_VLAN_CTRL6_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_VLAN_CTRL6_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_VLAN_CTRL6_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_VLAN_CTRL6_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_VLAN_CTRL6_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_VLAN_GLOBAL_CTLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_VLAN_ITPIDr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_VLAN_MULTI_PORT_ADDR_CTLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_VLAN_MULTI_PORT_ADDR_CTL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_VLAN_OTPIDr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_VLAN_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_VLAN_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_VLAN_REMAPr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_VLAN_REMAP_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_VREG_UNLOCKr_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_WAN_PORT_SELr_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0)
    SOC_REG_INT_WAN_PORT_SEL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_WAN_PORT_SEL_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_WAN_PORT_SEL_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_WAN_SLEEP_TIMERr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_WATCH_DOG_CTRLr_ROBO,
#endif
#if defined(BCM_53010_A0)
    SOC_REG_INT_WATCH_DOG_CTRL_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_WATCH_DOG_CTRL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_WATCH_DOG_CTRL_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_WATCH_DOG_CTRL_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_WATCH_DOG_CTRL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_WATCH_DOG_CTRL_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_WATCH_DOG_RPT1r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_WATCH_DOG_RPT2r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_WATCH_DOG_RPT3r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_WATCH_DOG_RPT1_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_WATCH_DOG_RPT2_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_WATCH_DOG_RPT3_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_WRED_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_WRED_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_ANADVr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_ANADV_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_ANEXPr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_ANEXP_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_ANLPAr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_ANLPA_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_ANNXPr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_ANNXP_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_BER_CRC_RXCNTr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_BER_CRC_RXCNT_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_BRCMTSTr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_BRCMTST_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_CTL1r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_CTL2r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_CTL3r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_CTL4r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_CTL1_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_CTL2_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_CTL3_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_CTL4_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_EXT_MIISTSr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_EXT_MIISTS_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_FORCE_TXD1r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_FORCE_TXD2r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_FORCE_TXD1_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_FORCE_TXD2_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_LPNXPr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_LPNXP_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_MIICTLr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_MIICTL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_MIISTSr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_MIISTS_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_PATT_GEN_CTLr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_PATT_GEN_CTL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_PATT_GEN_STSr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_PATT_GEN_STS_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_PHYIDHr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_PHYIDH_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_PHYIDLr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_PHYIDL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_PRBS_CTLr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_PRBS_CTL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_PRBS_STSr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_PRBS_STS_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_STS1r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_STS2r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_STS3r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_STS1_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_STS2_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_STS3_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_TST_MODr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_TST_MOD_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_XOFF_PORT_HISTORYr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_XOFF_TRIG_PORT_CTRLr_ROBO,
#endif
    NUM_SOC_ROBO_REG_INT
} soc_robo_reg_int_t;

typedef enum soc_robo_mem_int_e {
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_CFP_ACT_POLm_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_MEM_INT_CFP_ACT_POL_BCM53020_A0m_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53125_A0)
    SOC_MEM_INT_CFP_ACT_POL_BCM53115_A0m_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_MEM_INT_CFP_ACT_POL_BCM53280_A0m_ROBO,
#endif
#if defined(BCM_53280_B0)
    SOC_MEM_INT_CFP_ACT_POL_BCM53280_B0m_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_MEM_INT_CFP_ACT_POL_BCM53600_A0m_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_MEM_INT_CFP_ACT_POL_BCM89500_A0m_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_MEM_INT_CFP_DATAm_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_MEM_INT_CFP_DATA_MASKm_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_MEM_INT_CFP_DATA_MASK_BCM53600_A0m_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_MEM_INT_CFP_GREEN_STATm_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_MEM_INT_CFP_MASKm_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_CFP_METERm_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_MEM_INT_CFP_METER_BCM53020_A0m_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53125_A0)
    SOC_MEM_INT_CFP_METER_BCM53115_A0m_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_MEM_INT_CFP_METER_BCM53280_A0m_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_MEM_INT_CFP_METER_BCM89500_A0m_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_MEM_INT_CFP_RATE_METERm_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_MEM_INT_CFP_RED_STATm_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_MEM_INT_CFP_STATm_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_MEM_INT_CFP_STAT_BCM53280_B0m_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_CFP_STAT_IBm_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53125_A0)
    SOC_MEM_INT_CFP_STAT_IB_BCM53115_A0m_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_MEM_INT_CFP_STAT_IB_BCM89500_A0m_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_CFP_STAT_OBm_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53125_A0)
    SOC_MEM_INT_CFP_STAT_OB_BCM53115_A0m_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_MEM_INT_CFP_STAT_OB_BCM89500_A0m_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0)
    SOC_MEM_INT_CFP_TCAM_CHAIN_MASKm_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_MEM_INT_CFP_TCAM_CHAIN_MASK_BCM53280_A0m_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_MEM_INT_CFP_TCAM_CHAIN_MASK_BCM53600_A0m_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_MEM_INT_CFP_TCAM_CHAIN_MASK_BCM89500_A0m_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0)
    SOC_MEM_INT_CFP_TCAM_CHAIN_SCm_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_MEM_INT_CFP_TCAM_CHAIN_SC_BCM53280_A0m_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_MEM_INT_CFP_TCAM_CHAIN_SC_BCM53600_A0m_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_MEM_INT_CFP_TCAM_CHAIN_SC_BCM89500_A0m_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53125_A0)
    SOC_MEM_INT_CFP_TCAM_IPV4_MASKm_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_MEM_INT_CFP_TCAM_IPV4_MASK_BCM53020_A0m_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_MEM_INT_CFP_TCAM_IPV4_MASK_BCM89500_A0m_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_MEM_INT_CFP_TCAM_IPV4_S0m_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_MEM_INT_CFP_TCAM_IPV4_S1m_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_MEM_INT_CFP_TCAM_IPV4_S2m_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_MEM_INT_CFP_TCAM_IPV4_S0_MASKm_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_MEM_INT_CFP_TCAM_IPV4_S1_MASKm_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_MEM_INT_CFP_TCAM_IPV4_S2_MASKm_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53125_A0)
    SOC_MEM_INT_CFP_TCAM_IPV4_SCm_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_MEM_INT_CFP_TCAM_IPV4_SC_BCM53020_A0m_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_MEM_INT_CFP_TCAM_IPV4_SC_BCM89500_A0m_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53125_A0)
    SOC_MEM_INT_CFP_TCAM_IPV6_MASKm_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_MEM_INT_CFP_TCAM_IPV6_MASK_BCM53020_A0m_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_MEM_INT_CFP_TCAM_IPV6_MASK_BCM89500_A0m_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_MEM_INT_CFP_TCAM_IPV6_S0m_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_MEM_INT_CFP_TCAM_IPV6_S1m_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_MEM_INT_CFP_TCAM_IPV6_S2m_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_MEM_INT_CFP_TCAM_IPV6_S0_MASKm_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_MEM_INT_CFP_TCAM_IPV6_S1_MASKm_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_MEM_INT_CFP_TCAM_IPV6_S2_MASKm_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53125_A0)
    SOC_MEM_INT_CFP_TCAM_IPV6_SCm_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_MEM_INT_CFP_TCAM_IPV6_SC_BCM53020_A0m_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_MEM_INT_CFP_TCAM_IPV6_SC_BCM89500_A0m_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_CFP_TCAM_MASKm_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_MEM_INT_CFP_TCAM_MASK_BCM53600_A0m_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53125_A0)
    SOC_MEM_INT_CFP_TCAM_NONIP_MASKm_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_MEM_INT_CFP_TCAM_NONIP_MASK_BCM53020_A0m_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_MEM_INT_CFP_TCAM_NONIP_MASK_BCM53280_A0m_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_MEM_INT_CFP_TCAM_NONIP_MASK_BCM89500_A0m_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53125_A0)
    SOC_MEM_INT_CFP_TCAM_NONIP_SCm_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_MEM_INT_CFP_TCAM_NONIP_SC_BCM53020_A0m_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_MEM_INT_CFP_TCAM_NONIP_SC_BCM53280_A0m_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_MEM_INT_CFP_TCAM_NONIP_SC_BCM89500_A0m_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_CFP_TCAM_S0m_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_CFP_TCAM_S1m_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_CFP_TCAM_S2m_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_MEM_INT_CFP_TCAM_SCm_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_MEM_INT_CFP_YELLOW_STATm_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_MEM_INT_DPTC2PCPm_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_MEM_INT_DSCPECN2TCDPm_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53125_A0)
    SOC_MEM_INT_EGRESS_VID_REMARKm_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_MEM_INT_EGRESS_VID_REMARK_BCM53020_A0m_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_MEM_INT_EGRESS_VID_REMARK_BCM89500_A0m_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_MEM_INT_ERC_PORTm_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_MEM_INT_ERC_PORT_BCM53280_B0m_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_MEM_INT_EVM_ACTm_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_MEM_INT_EVM_ACT_BCM53280_B0m_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_MEM_INT_EVM_KEY_DATAm_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_MEM_INT_EVM_KEY_DATA_BCM53280_B0m_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_MEM_INT_EVM_KEY_DATA_MASKm_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_MEM_INT_EVM_KEY_DATA_MASK_BCM53280_B0m_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_MEM_INT_EVM_KEY_MASKm_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_MEM_INT_EVM_KEY_MASK_BCM53280_B0m_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_FLOW2VLANm_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_GEN_MEMORYm_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_MEM_INT_GEN_MEMORY_BCM5389_A0m_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_MEM_INT_INT_8051_RAMm_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_MEM_INT_INT_8051_RAM_BCM53128_A0m_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_MEM_INT_INT_8051_ROMm_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_MEM_INT_INT_8051_ROM_BCM53128_A0m_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_MEM_INT_IRC_PORTm_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_MEM_INT_IRC_PORT_BCM53280_B0m_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_MEM_INT_IVM_ACTm_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_MEM_INT_IVM_ACT_BCM53280_B0m_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_MEM_INT_IVM_KEY_DATA_0m_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_MEM_INT_IVM_KEY_DATA_1m_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_MEM_INT_IVM_KEY_DATA_2m_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_MEM_INT_IVM_KEY_DATA_3m_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_MEM_INT_IVM_KEY_DATA_0_BCM53280_B0m_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_MEM_INT_IVM_KEY_DATA_1_BCM53280_B0m_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_MEM_INT_IVM_KEY_DATA_2_BCM53280_B0m_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_MEM_INT_IVM_KEY_DATA_3_BCM53280_B0m_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_MEM_INT_IVM_KEY_DATA_MASKm_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_MEM_INT_IVM_KEY_DATA_MASK_BCM53280_B0m_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_MEM_INT_IVM_KEY_MASK_0m_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_MEM_INT_IVM_KEY_MASK_1m_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_MEM_INT_IVM_KEY_MASK_2m_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_MEM_INT_IVM_KEY_MASK_3m_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_MEM_INT_IVM_KEY_MASK_0_BCM53280_B0m_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_MEM_INT_IVM_KEY_MASK_1_BCM53280_B0m_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_MEM_INT_IVM_KEY_MASK_2_BCM53280_B0m_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_MEM_INT_IVM_KEY_MASK_3_BCM53280_B0m_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_L2_ARLm_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_MEM_INT_L2_ARL_BCM53020_A0m_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_MEM_INT_L2_ARL_BCM53101_A0m_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_MEM_INT_L2_ARL_BCM53115_A0m_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_MEM_INT_L2_ARL_BCM53118_A0m_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53125_A0)
    SOC_MEM_INT_L2_ARL_BCM53125_A0m_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_MEM_INT_L2_ARL_BCM53128_A0m_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_MEM_INT_L2_ARL_BCM53280_A0m_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_MEM_INT_L2_ARL_BCM53600_A0m_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_MEM_INT_L2_ARL_BCM5389_A0m_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_MEM_INT_L2_ARL_BCM5396_A0m_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_MEM_INT_L2_ARL_BCM89500_A0m_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_L2_ARL_SWm_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_MEM_INT_L2_ARL_SW_BCM53101_A0m_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_MEM_INT_L2_ARL_SW_BCM53115_A0m_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_MEM_INT_L2_ARL_SW_BCM53125_A0m_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_MEM_INT_L2_ARL_SW_BCM53280_A0m_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_MEM_INT_L2_ARL_SW_BCM53600_A0m_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_MEM_INT_L2_ARL_SW_BCM5389_A0m_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_MEM_INT_L2_ARL_SW_BCM5396_A0m_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_MEM_INT_L2_MARLm_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_MEM_INT_L2_MARL_BCM53600_A0m_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_L2_MARL_SWm_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_MEM_INT_L2_MARL_SW_BCM53101_A0m_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_MEM_INT_L2_MARL_SW_BCM53115_A0m_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_MEM_INT_L2_MARL_SW_BCM53125_A0m_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_MEM_INT_L2_MARL_SW_BCM53280_A0m_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_MEM_INT_L2_MARL_SW_BCM53600_A0m_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_MEM_INT_L2_MARL_SW_BCM5389_A0m_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_MEM_INT_L2_MARL_SW_BCM5396_A0m_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_MAC2VLANm_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_MARL_PBMPm_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_MEM_INT_MARL_PBMP_BCM53280_A0m_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_MEM_INT_MCAST_VPORT_MAPm_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_MSPT_TABm_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_MEM_INT_MSPT_TAB_BCM53020_A0m_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_MEM_INT_MSPT_TAB_BCM53101_A0m_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_MEM_INT_MSPT_TAB_BCM53115_A0m_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_MEM_INT_MSPT_TAB_BCM53118_A0m_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_MEM_INT_MSPT_TAB_BCM53128_A0m_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_MEM_INT_MSPT_TAB_BCM53280_A0m_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_MEM_INT_MSPT_TAB_BCM5396_A0m_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_MEM_INT_PCP2DPTCm_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_MEM_INT_PORT_MASKm_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_PROTOCOL2VLANm_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_MEM_INT_SA_LRN_CNTm_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_MEM_INT_TCDP2DSCPECNm_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_VLAN2VLANm_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_VLAN_1Qm_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_MEM_INT_VLAN_1Q_BCM53020_A0m_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_MEM_INT_VLAN_1Q_BCM53101_A0m_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_MEM_INT_VLAN_1Q_BCM53115_A0m_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_MEM_INT_VLAN_1Q_BCM53125_A0m_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_MEM_INT_VLAN_1Q_BCM53280_A0m_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_MEM_INT_VLAN_1Q_BCM53280_B0m_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_MEM_INT_VLAN_1Q_BCM5389_A0m_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_MEM_INT_VLAN_1Q_BCM5396_A0m_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_MEM_INT_VPORT_VID_MAPm_ROBO,
#endif
    NUM_SOC_ROBO_MEM_INT
} soc_robo_mem_int_t;


#endif	/* !_SOC_INTENUM_H */
