#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x183e530 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x183e6c0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x182f2d0 .functor NOT 1, L_0x189f440, C4<0>, C4<0>, C4<0>;
L_0x189f220 .functor XOR 2, L_0x189f0e0, L_0x189f180, C4<00>, C4<00>;
L_0x189f330 .functor XOR 2, L_0x189f220, L_0x189f290, C4<00>, C4<00>;
v0x1895a60_0 .net *"_ivl_10", 1 0, L_0x189f290;  1 drivers
v0x1895b60_0 .net *"_ivl_12", 1 0, L_0x189f330;  1 drivers
v0x1895c40_0 .net *"_ivl_2", 1 0, L_0x1898dd0;  1 drivers
v0x1895d00_0 .net *"_ivl_4", 1 0, L_0x189f0e0;  1 drivers
v0x1895de0_0 .net *"_ivl_6", 1 0, L_0x189f180;  1 drivers
v0x1895f10_0 .net *"_ivl_8", 1 0, L_0x189f220;  1 drivers
v0x1895ff0_0 .net "a", 0 0, v0x188fe60_0;  1 drivers
v0x1896090_0 .net "b", 0 0, v0x188ff00_0;  1 drivers
v0x1896130_0 .net "c", 0 0, v0x188ffa0_0;  1 drivers
v0x18961d0_0 .var "clk", 0 0;
v0x1896270_0 .net "d", 0 0, v0x18900e0_0;  1 drivers
v0x1896310_0 .net "out_pos_dut", 0 0, L_0x189ed00;  1 drivers
v0x18963b0_0 .net "out_pos_ref", 0 0, L_0x18978e0;  1 drivers
v0x1896450_0 .net "out_sop_dut", 0 0, L_0x18992e0;  1 drivers
v0x18964f0_0 .net "out_sop_ref", 0 0, L_0x186a610;  1 drivers
v0x1896590_0 .var/2u "stats1", 223 0;
v0x1896630_0 .var/2u "strobe", 0 0;
v0x18966d0_0 .net "tb_match", 0 0, L_0x189f440;  1 drivers
v0x18967a0_0 .net "tb_mismatch", 0 0, L_0x182f2d0;  1 drivers
v0x1896840_0 .net "wavedrom_enable", 0 0, v0x18903b0_0;  1 drivers
v0x1896910_0 .net "wavedrom_title", 511 0, v0x1890450_0;  1 drivers
L_0x1898dd0 .concat [ 1 1 0 0], L_0x18978e0, L_0x186a610;
L_0x189f0e0 .concat [ 1 1 0 0], L_0x18978e0, L_0x186a610;
L_0x189f180 .concat [ 1 1 0 0], L_0x189ed00, L_0x18992e0;
L_0x189f290 .concat [ 1 1 0 0], L_0x18978e0, L_0x186a610;
L_0x189f440 .cmp/eeq 2, L_0x1898dd0, L_0x189f330;
S_0x183e850 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x183e6c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x182f6b0 .functor AND 1, v0x188ffa0_0, v0x18900e0_0, C4<1>, C4<1>;
L_0x182fa90 .functor NOT 1, v0x188fe60_0, C4<0>, C4<0>, C4<0>;
L_0x182fe70 .functor NOT 1, v0x188ff00_0, C4<0>, C4<0>, C4<0>;
L_0x18300f0 .functor AND 1, L_0x182fa90, L_0x182fe70, C4<1>, C4<1>;
L_0x18490c0 .functor AND 1, L_0x18300f0, v0x188ffa0_0, C4<1>, C4<1>;
L_0x186a610 .functor OR 1, L_0x182f6b0, L_0x18490c0, C4<0>, C4<0>;
L_0x1896d60 .functor NOT 1, v0x188ff00_0, C4<0>, C4<0>, C4<0>;
L_0x1896dd0 .functor OR 1, L_0x1896d60, v0x18900e0_0, C4<0>, C4<0>;
L_0x1896ee0 .functor AND 1, v0x188ffa0_0, L_0x1896dd0, C4<1>, C4<1>;
L_0x1896fa0 .functor NOT 1, v0x188fe60_0, C4<0>, C4<0>, C4<0>;
L_0x1897070 .functor OR 1, L_0x1896fa0, v0x188ff00_0, C4<0>, C4<0>;
L_0x18970e0 .functor AND 1, L_0x1896ee0, L_0x1897070, C4<1>, C4<1>;
L_0x1897260 .functor NOT 1, v0x188ff00_0, C4<0>, C4<0>, C4<0>;
L_0x18972d0 .functor OR 1, L_0x1897260, v0x18900e0_0, C4<0>, C4<0>;
L_0x18971f0 .functor AND 1, v0x188ffa0_0, L_0x18972d0, C4<1>, C4<1>;
L_0x1897460 .functor NOT 1, v0x188fe60_0, C4<0>, C4<0>, C4<0>;
L_0x1897560 .functor OR 1, L_0x1897460, v0x18900e0_0, C4<0>, C4<0>;
L_0x1897620 .functor AND 1, L_0x18971f0, L_0x1897560, C4<1>, C4<1>;
L_0x18977d0 .functor XNOR 1, L_0x18970e0, L_0x1897620, C4<0>, C4<0>;
v0x182ec00_0 .net *"_ivl_0", 0 0, L_0x182f6b0;  1 drivers
v0x182f000_0 .net *"_ivl_12", 0 0, L_0x1896d60;  1 drivers
v0x182f3e0_0 .net *"_ivl_14", 0 0, L_0x1896dd0;  1 drivers
v0x182f7c0_0 .net *"_ivl_16", 0 0, L_0x1896ee0;  1 drivers
v0x182fba0_0 .net *"_ivl_18", 0 0, L_0x1896fa0;  1 drivers
v0x182ff80_0 .net *"_ivl_2", 0 0, L_0x182fa90;  1 drivers
v0x1830200_0 .net *"_ivl_20", 0 0, L_0x1897070;  1 drivers
v0x188e3d0_0 .net *"_ivl_24", 0 0, L_0x1897260;  1 drivers
v0x188e4b0_0 .net *"_ivl_26", 0 0, L_0x18972d0;  1 drivers
v0x188e590_0 .net *"_ivl_28", 0 0, L_0x18971f0;  1 drivers
v0x188e670_0 .net *"_ivl_30", 0 0, L_0x1897460;  1 drivers
v0x188e750_0 .net *"_ivl_32", 0 0, L_0x1897560;  1 drivers
v0x188e830_0 .net *"_ivl_36", 0 0, L_0x18977d0;  1 drivers
L_0x7f025e704018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x188e8f0_0 .net *"_ivl_38", 0 0, L_0x7f025e704018;  1 drivers
v0x188e9d0_0 .net *"_ivl_4", 0 0, L_0x182fe70;  1 drivers
v0x188eab0_0 .net *"_ivl_6", 0 0, L_0x18300f0;  1 drivers
v0x188eb90_0 .net *"_ivl_8", 0 0, L_0x18490c0;  1 drivers
v0x188ec70_0 .net "a", 0 0, v0x188fe60_0;  alias, 1 drivers
v0x188ed30_0 .net "b", 0 0, v0x188ff00_0;  alias, 1 drivers
v0x188edf0_0 .net "c", 0 0, v0x188ffa0_0;  alias, 1 drivers
v0x188eeb0_0 .net "d", 0 0, v0x18900e0_0;  alias, 1 drivers
v0x188ef70_0 .net "out_pos", 0 0, L_0x18978e0;  alias, 1 drivers
v0x188f030_0 .net "out_sop", 0 0, L_0x186a610;  alias, 1 drivers
v0x188f0f0_0 .net "pos0", 0 0, L_0x18970e0;  1 drivers
v0x188f1b0_0 .net "pos1", 0 0, L_0x1897620;  1 drivers
L_0x18978e0 .functor MUXZ 1, L_0x7f025e704018, L_0x18970e0, L_0x18977d0, C4<>;
S_0x188f330 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x183e6c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x188fe60_0 .var "a", 0 0;
v0x188ff00_0 .var "b", 0 0;
v0x188ffa0_0 .var "c", 0 0;
v0x1890040_0 .net "clk", 0 0, v0x18961d0_0;  1 drivers
v0x18900e0_0 .var "d", 0 0;
v0x18901d0_0 .var/2u "fail", 0 0;
v0x1890270_0 .var/2u "fail1", 0 0;
v0x1890310_0 .net "tb_match", 0 0, L_0x189f440;  alias, 1 drivers
v0x18903b0_0 .var "wavedrom_enable", 0 0;
v0x1890450_0 .var "wavedrom_title", 511 0;
E_0x183cea0/0 .event negedge, v0x1890040_0;
E_0x183cea0/1 .event posedge, v0x1890040_0;
E_0x183cea0 .event/or E_0x183cea0/0, E_0x183cea0/1;
S_0x188f660 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x188f330;
 .timescale -12 -12;
v0x188f8a0_0 .var/2s "i", 31 0;
E_0x183cd40 .event posedge, v0x1890040_0;
S_0x188f9a0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x188f330;
 .timescale -12 -12;
v0x188fba0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x188fc80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x188f330;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1890630 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x183e6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1897a90 .functor NOT 1, v0x188fe60_0, C4<0>, C4<0>, C4<0>;
L_0x1897b20 .functor NOT 1, v0x188ff00_0, C4<0>, C4<0>, C4<0>;
L_0x1897cc0 .functor AND 1, L_0x1897a90, L_0x1897b20, C4<1>, C4<1>;
L_0x1897dd0 .functor NOT 1, v0x188ffa0_0, C4<0>, C4<0>, C4<0>;
L_0x1897f80 .functor AND 1, L_0x1897cc0, L_0x1897dd0, C4<1>, C4<1>;
L_0x1898090 .functor NOT 1, v0x18900e0_0, C4<0>, C4<0>, C4<0>;
L_0x1898250 .functor AND 1, L_0x1897f80, L_0x1898090, C4<1>, C4<1>;
L_0x1898360 .functor NOT 1, v0x188fe60_0, C4<0>, C4<0>, C4<0>;
L_0x1898530 .functor NOT 1, v0x188ff00_0, C4<0>, C4<0>, C4<0>;
L_0x18985a0 .functor AND 1, L_0x1898360, L_0x1898530, C4<1>, C4<1>;
L_0x1898710 .functor NOT 1, v0x188ffa0_0, C4<0>, C4<0>, C4<0>;
L_0x1898780 .functor AND 1, L_0x18985a0, L_0x1898710, C4<1>, C4<1>;
L_0x18988b0 .functor AND 1, L_0x1898780, v0x18900e0_0, C4<1>, C4<1>;
L_0x1898970 .functor OR 1, L_0x1898250, L_0x18988b0, C4<0>, C4<0>;
L_0x1898840 .functor NOT 1, v0x188fe60_0, C4<0>, C4<0>, C4<0>;
L_0x1898b00 .functor AND 1, L_0x1898840, v0x188ff00_0, C4<1>, C4<1>;
L_0x1898c50 .functor AND 1, L_0x1898b00, v0x188ffa0_0, C4<1>, C4<1>;
L_0x1898d10 .functor AND 1, L_0x1898c50, v0x18900e0_0, C4<1>, C4<1>;
L_0x1898e70 .functor OR 1, L_0x1898970, L_0x1898d10, C4<0>, C4<0>;
L_0x1898f80 .functor AND 1, v0x188fe60_0, v0x188ff00_0, C4<1>, C4<1>;
L_0x18990a0 .functor AND 1, L_0x1898f80, v0x188ffa0_0, C4<1>, C4<1>;
L_0x1899160 .functor AND 1, L_0x18990a0, v0x18900e0_0, C4<1>, C4<1>;
L_0x18992e0 .functor OR 1, L_0x1898e70, L_0x1899160, C4<0>, C4<0>;
L_0x1899440 .functor OR 1, v0x188fe60_0, v0x188ff00_0, C4<0>, C4<0>;
L_0x1899580 .functor OR 1, L_0x1899440, v0x188ffa0_0, C4<0>, C4<0>;
L_0x1899640 .functor OR 1, L_0x1899580, v0x18900e0_0, C4<0>, C4<0>;
L_0x18997e0 .functor OR 1, v0x188fe60_0, v0x188ff00_0, C4<0>, C4<0>;
L_0x1899850 .functor NOT 1, v0x188ffa0_0, C4<0>, C4<0>, C4<0>;
L_0x18999b0 .functor OR 1, L_0x18997e0, L_0x1899850, C4<0>, C4<0>;
L_0x1899ac0 .functor OR 1, L_0x18999b0, v0x18900e0_0, C4<0>, C4<0>;
L_0x1899c80 .functor AND 1, L_0x1899640, L_0x1899ac0, C4<1>, C4<1>;
L_0x1899d90 .functor NOT 1, v0x188ff00_0, C4<0>, C4<0>, C4<0>;
L_0x1899f10 .functor OR 1, v0x188fe60_0, L_0x1899d90, C4<0>, C4<0>;
L_0x1899fd0 .functor OR 1, L_0x1899f10, v0x188ffa0_0, C4<0>, C4<0>;
L_0x189a1b0 .functor OR 1, L_0x1899fd0, v0x18900e0_0, C4<0>, C4<0>;
L_0x189a270 .functor AND 1, L_0x1899c80, L_0x189a1b0, C4<1>, C4<1>;
L_0x189a4b0 .functor NOT 1, v0x188ff00_0, C4<0>, C4<0>, C4<0>;
L_0x189a520 .functor OR 1, v0x188fe60_0, L_0x189a4b0, C4<0>, C4<0>;
L_0x189a380 .functor NOT 1, v0x188ffa0_0, C4<0>, C4<0>, C4<0>;
L_0x189a3f0 .functor OR 1, L_0x189a520, L_0x189a380, C4<0>, C4<0>;
L_0x189a8c0 .functor OR 1, L_0x189a3f0, v0x18900e0_0, C4<0>, C4<0>;
L_0x189a980 .functor AND 1, L_0x189a270, L_0x189a8c0, C4<1>, C4<1>;
L_0x189abf0 .functor NOT 1, v0x188ff00_0, C4<0>, C4<0>, C4<0>;
L_0x189ac60 .functor OR 1, v0x188fe60_0, L_0x189abf0, C4<0>, C4<0>;
L_0x189ae90 .functor NOT 1, v0x188ffa0_0, C4<0>, C4<0>, C4<0>;
L_0x189b110 .functor OR 1, L_0x189ac60, L_0x189ae90, C4<0>, C4<0>;
L_0x189b3a0 .functor NOT 1, v0x18900e0_0, C4<0>, C4<0>, C4<0>;
L_0x189b620 .functor OR 1, L_0x189b110, L_0x189b3a0, C4<0>, C4<0>;
L_0x189b8c0 .functor AND 1, L_0x189a980, L_0x189b620, C4<1>, C4<1>;
L_0x189b9d0 .functor NOT 1, v0x188fe60_0, C4<0>, C4<0>, C4<0>;
L_0x189bdf0 .functor OR 1, L_0x189b9d0, v0x188ff00_0, C4<0>, C4<0>;
L_0x189beb0 .functor NOT 1, v0x188ffa0_0, C4<0>, C4<0>, C4<0>;
L_0x189c0d0 .functor OR 1, L_0x189bdf0, L_0x189beb0, C4<0>, C4<0>;
L_0x189c1e0 .functor NOT 1, v0x18900e0_0, C4<0>, C4<0>, C4<0>;
L_0x189c410 .functor OR 1, L_0x189c0d0, L_0x189c1e0, C4<0>, C4<0>;
L_0x189c520 .functor AND 1, L_0x189b8c0, L_0x189c410, C4<1>, C4<1>;
L_0x189c800 .functor NOT 1, v0x188fe60_0, C4<0>, C4<0>, C4<0>;
L_0x189c870 .functor NOT 1, v0x188ff00_0, C4<0>, C4<0>, C4<0>;
L_0x189cac0 .functor OR 1, L_0x189c800, L_0x189c870, C4<0>, C4<0>;
L_0x189cbd0 .functor OR 1, L_0x189cac0, v0x188ffa0_0, C4<0>, C4<0>;
L_0x189ce80 .functor NOT 1, v0x18900e0_0, C4<0>, C4<0>, C4<0>;
L_0x189cef0 .functor OR 1, L_0x189cbd0, L_0x189ce80, C4<0>, C4<0>;
L_0x189d200 .functor AND 1, L_0x189c520, L_0x189cef0, C4<1>, C4<1>;
L_0x189d310 .functor NOT 1, v0x188fe60_0, C4<0>, C4<0>, C4<0>;
L_0x189d590 .functor NOT 1, v0x188ff00_0, C4<0>, C4<0>, C4<0>;
L_0x189d600 .functor OR 1, L_0x189d310, L_0x189d590, C4<0>, C4<0>;
L_0x189d930 .functor NOT 1, v0x188ffa0_0, C4<0>, C4<0>, C4<0>;
L_0x189d9a0 .functor OR 1, L_0x189d600, L_0x189d930, C4<0>, C4<0>;
L_0x189dce0 .functor OR 1, L_0x189d9a0, v0x18900e0_0, C4<0>, C4<0>;
L_0x189dda0 .functor AND 1, L_0x189d200, L_0x189dce0, C4<1>, C4<1>;
L_0x189e0f0 .functor NOT 1, v0x188fe60_0, C4<0>, C4<0>, C4<0>;
L_0x189e160 .functor NOT 1, v0x188ff00_0, C4<0>, C4<0>, C4<0>;
L_0x189e420 .functor OR 1, L_0x189e0f0, L_0x189e160, C4<0>, C4<0>;
L_0x189e530 .functor NOT 1, v0x188ffa0_0, C4<0>, C4<0>, C4<0>;
L_0x189e800 .functor OR 1, L_0x189e420, L_0x189e530, C4<0>, C4<0>;
L_0x189e910 .functor NOT 1, v0x18900e0_0, C4<0>, C4<0>, C4<0>;
L_0x189ebf0 .functor OR 1, L_0x189e800, L_0x189e910, C4<0>, C4<0>;
L_0x189ed00 .functor AND 1, L_0x189dda0, L_0x189ebf0, C4<1>, C4<1>;
v0x18907f0_0 .net *"_ivl_0", 0 0, L_0x1897a90;  1 drivers
v0x18908d0_0 .net *"_ivl_10", 0 0, L_0x1898090;  1 drivers
v0x18909b0_0 .net *"_ivl_100", 0 0, L_0x189bdf0;  1 drivers
v0x1890aa0_0 .net *"_ivl_102", 0 0, L_0x189beb0;  1 drivers
v0x1890b80_0 .net *"_ivl_104", 0 0, L_0x189c0d0;  1 drivers
v0x1890cb0_0 .net *"_ivl_106", 0 0, L_0x189c1e0;  1 drivers
v0x1890d90_0 .net *"_ivl_108", 0 0, L_0x189c410;  1 drivers
v0x1890e70_0 .net *"_ivl_110", 0 0, L_0x189c520;  1 drivers
v0x1890f50_0 .net *"_ivl_112", 0 0, L_0x189c800;  1 drivers
v0x18910c0_0 .net *"_ivl_114", 0 0, L_0x189c870;  1 drivers
v0x18911a0_0 .net *"_ivl_116", 0 0, L_0x189cac0;  1 drivers
v0x1891280_0 .net *"_ivl_118", 0 0, L_0x189cbd0;  1 drivers
v0x1891360_0 .net *"_ivl_12", 0 0, L_0x1898250;  1 drivers
v0x1891440_0 .net *"_ivl_120", 0 0, L_0x189ce80;  1 drivers
v0x1891520_0 .net *"_ivl_122", 0 0, L_0x189cef0;  1 drivers
v0x1891600_0 .net *"_ivl_124", 0 0, L_0x189d200;  1 drivers
v0x18916e0_0 .net *"_ivl_126", 0 0, L_0x189d310;  1 drivers
v0x18918d0_0 .net *"_ivl_128", 0 0, L_0x189d590;  1 drivers
v0x18919b0_0 .net *"_ivl_130", 0 0, L_0x189d600;  1 drivers
v0x1891a90_0 .net *"_ivl_132", 0 0, L_0x189d930;  1 drivers
v0x1891b70_0 .net *"_ivl_134", 0 0, L_0x189d9a0;  1 drivers
v0x1891c50_0 .net *"_ivl_136", 0 0, L_0x189dce0;  1 drivers
v0x1891d30_0 .net *"_ivl_138", 0 0, L_0x189dda0;  1 drivers
v0x1891e10_0 .net *"_ivl_14", 0 0, L_0x1898360;  1 drivers
v0x1891ef0_0 .net *"_ivl_140", 0 0, L_0x189e0f0;  1 drivers
v0x1891fd0_0 .net *"_ivl_142", 0 0, L_0x189e160;  1 drivers
v0x18920b0_0 .net *"_ivl_144", 0 0, L_0x189e420;  1 drivers
v0x1892190_0 .net *"_ivl_146", 0 0, L_0x189e530;  1 drivers
v0x1892270_0 .net *"_ivl_148", 0 0, L_0x189e800;  1 drivers
v0x1892350_0 .net *"_ivl_150", 0 0, L_0x189e910;  1 drivers
v0x1892430_0 .net *"_ivl_152", 0 0, L_0x189ebf0;  1 drivers
v0x1892510_0 .net *"_ivl_16", 0 0, L_0x1898530;  1 drivers
v0x18925f0_0 .net *"_ivl_18", 0 0, L_0x18985a0;  1 drivers
v0x18928e0_0 .net *"_ivl_2", 0 0, L_0x1897b20;  1 drivers
v0x18929c0_0 .net *"_ivl_20", 0 0, L_0x1898710;  1 drivers
v0x1892aa0_0 .net *"_ivl_22", 0 0, L_0x1898780;  1 drivers
v0x1892b80_0 .net *"_ivl_24", 0 0, L_0x18988b0;  1 drivers
v0x1892c60_0 .net *"_ivl_26", 0 0, L_0x1898970;  1 drivers
v0x1892d40_0 .net *"_ivl_28", 0 0, L_0x1898840;  1 drivers
v0x1892e20_0 .net *"_ivl_30", 0 0, L_0x1898b00;  1 drivers
v0x1892f00_0 .net *"_ivl_32", 0 0, L_0x1898c50;  1 drivers
v0x1892fe0_0 .net *"_ivl_34", 0 0, L_0x1898d10;  1 drivers
v0x18930c0_0 .net *"_ivl_36", 0 0, L_0x1898e70;  1 drivers
v0x18931a0_0 .net *"_ivl_38", 0 0, L_0x1898f80;  1 drivers
v0x1893280_0 .net *"_ivl_4", 0 0, L_0x1897cc0;  1 drivers
v0x1893360_0 .net *"_ivl_40", 0 0, L_0x18990a0;  1 drivers
v0x1893440_0 .net *"_ivl_42", 0 0, L_0x1899160;  1 drivers
v0x1893520_0 .net *"_ivl_46", 0 0, L_0x1899440;  1 drivers
v0x1893600_0 .net *"_ivl_48", 0 0, L_0x1899580;  1 drivers
v0x18936e0_0 .net *"_ivl_50", 0 0, L_0x1899640;  1 drivers
v0x18937c0_0 .net *"_ivl_52", 0 0, L_0x18997e0;  1 drivers
v0x18938a0_0 .net *"_ivl_54", 0 0, L_0x1899850;  1 drivers
v0x1893980_0 .net *"_ivl_56", 0 0, L_0x18999b0;  1 drivers
v0x1893a60_0 .net *"_ivl_58", 0 0, L_0x1899ac0;  1 drivers
v0x1893b40_0 .net *"_ivl_6", 0 0, L_0x1897dd0;  1 drivers
v0x1893c20_0 .net *"_ivl_60", 0 0, L_0x1899c80;  1 drivers
v0x1893d00_0 .net *"_ivl_62", 0 0, L_0x1899d90;  1 drivers
v0x1893de0_0 .net *"_ivl_64", 0 0, L_0x1899f10;  1 drivers
v0x1893ec0_0 .net *"_ivl_66", 0 0, L_0x1899fd0;  1 drivers
v0x1893fa0_0 .net *"_ivl_68", 0 0, L_0x189a1b0;  1 drivers
v0x1894080_0 .net *"_ivl_70", 0 0, L_0x189a270;  1 drivers
v0x1894160_0 .net *"_ivl_72", 0 0, L_0x189a4b0;  1 drivers
v0x1894240_0 .net *"_ivl_74", 0 0, L_0x189a520;  1 drivers
v0x1894320_0 .net *"_ivl_76", 0 0, L_0x189a380;  1 drivers
v0x1894400_0 .net *"_ivl_78", 0 0, L_0x189a3f0;  1 drivers
v0x18948f0_0 .net *"_ivl_8", 0 0, L_0x1897f80;  1 drivers
v0x18949d0_0 .net *"_ivl_80", 0 0, L_0x189a8c0;  1 drivers
v0x1894ab0_0 .net *"_ivl_82", 0 0, L_0x189a980;  1 drivers
v0x1894b90_0 .net *"_ivl_84", 0 0, L_0x189abf0;  1 drivers
v0x1894c70_0 .net *"_ivl_86", 0 0, L_0x189ac60;  1 drivers
v0x1894d50_0 .net *"_ivl_88", 0 0, L_0x189ae90;  1 drivers
v0x1894e30_0 .net *"_ivl_90", 0 0, L_0x189b110;  1 drivers
v0x1894f10_0 .net *"_ivl_92", 0 0, L_0x189b3a0;  1 drivers
v0x1894ff0_0 .net *"_ivl_94", 0 0, L_0x189b620;  1 drivers
v0x18950d0_0 .net *"_ivl_96", 0 0, L_0x189b8c0;  1 drivers
v0x18951b0_0 .net *"_ivl_98", 0 0, L_0x189b9d0;  1 drivers
v0x1895290_0 .net "a", 0 0, v0x188fe60_0;  alias, 1 drivers
v0x1895330_0 .net "b", 0 0, v0x188ff00_0;  alias, 1 drivers
v0x1895420_0 .net "c", 0 0, v0x188ffa0_0;  alias, 1 drivers
v0x1895510_0 .net "d", 0 0, v0x18900e0_0;  alias, 1 drivers
v0x1895600_0 .net "out_pos", 0 0, L_0x189ed00;  alias, 1 drivers
v0x18956c0_0 .net "out_sop", 0 0, L_0x18992e0;  alias, 1 drivers
S_0x1895840 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x183e6c0;
 .timescale -12 -12;
E_0x18249f0 .event anyedge, v0x1896630_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1896630_0;
    %nor/r;
    %assign/vec4 v0x1896630_0, 0;
    %wait E_0x18249f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x188f330;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18901d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1890270_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x188f330;
T_4 ;
    %wait E_0x183cea0;
    %load/vec4 v0x1890310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18901d0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x188f330;
T_5 ;
    %wait E_0x183cd40;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18900e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x188ffa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x188ff00_0, 0;
    %assign/vec4 v0x188fe60_0, 0;
    %wait E_0x183cd40;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18900e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x188ffa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x188ff00_0, 0;
    %assign/vec4 v0x188fe60_0, 0;
    %wait E_0x183cd40;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18900e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x188ffa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x188ff00_0, 0;
    %assign/vec4 v0x188fe60_0, 0;
    %wait E_0x183cd40;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18900e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x188ffa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x188ff00_0, 0;
    %assign/vec4 v0x188fe60_0, 0;
    %wait E_0x183cd40;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18900e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x188ffa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x188ff00_0, 0;
    %assign/vec4 v0x188fe60_0, 0;
    %wait E_0x183cd40;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18900e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x188ffa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x188ff00_0, 0;
    %assign/vec4 v0x188fe60_0, 0;
    %wait E_0x183cd40;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18900e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x188ffa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x188ff00_0, 0;
    %assign/vec4 v0x188fe60_0, 0;
    %wait E_0x183cd40;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18900e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x188ffa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x188ff00_0, 0;
    %assign/vec4 v0x188fe60_0, 0;
    %wait E_0x183cd40;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18900e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x188ffa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x188ff00_0, 0;
    %assign/vec4 v0x188fe60_0, 0;
    %wait E_0x183cd40;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18900e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x188ffa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x188ff00_0, 0;
    %assign/vec4 v0x188fe60_0, 0;
    %wait E_0x183cd40;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18900e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x188ffa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x188ff00_0, 0;
    %assign/vec4 v0x188fe60_0, 0;
    %wait E_0x183cd40;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18900e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x188ffa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x188ff00_0, 0;
    %assign/vec4 v0x188fe60_0, 0;
    %wait E_0x183cd40;
    %load/vec4 v0x18901d0_0;
    %store/vec4 v0x1890270_0, 0, 1;
    %fork t_1, S_0x188f660;
    %jmp t_0;
    .scope S_0x188f660;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x188f8a0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x188f8a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x183cd40;
    %load/vec4 v0x188f8a0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x18900e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x188ffa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x188ff00_0, 0;
    %assign/vec4 v0x188fe60_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x188f8a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x188f8a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x188f330;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x183cea0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x18900e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x188ffa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x188ff00_0, 0;
    %assign/vec4 v0x188fe60_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x18901d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1890270_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x183e6c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18961d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1896630_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x183e6c0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x18961d0_0;
    %inv;
    %store/vec4 v0x18961d0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x183e6c0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1890040_0, v0x18967a0_0, v0x1895ff0_0, v0x1896090_0, v0x1896130_0, v0x1896270_0, v0x18964f0_0, v0x1896450_0, v0x18963b0_0, v0x1896310_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x183e6c0;
T_9 ;
    %load/vec4 v0x1896590_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1896590_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1896590_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1896590_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1896590_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1896590_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1896590_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1896590_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1896590_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1896590_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x183e6c0;
T_10 ;
    %wait E_0x183cea0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1896590_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1896590_0, 4, 32;
    %load/vec4 v0x18966d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1896590_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1896590_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1896590_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1896590_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x18964f0_0;
    %load/vec4 v0x18964f0_0;
    %load/vec4 v0x1896450_0;
    %xor;
    %load/vec4 v0x18964f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1896590_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1896590_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1896590_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1896590_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x18963b0_0;
    %load/vec4 v0x18963b0_0;
    %load/vec4 v0x1896310_0;
    %xor;
    %load/vec4 v0x18963b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1896590_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1896590_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1896590_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1896590_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/ece241_2013_q2/iter0/response3/top_module.sv";
