<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p765" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_765{left:96px;bottom:47px;letter-spacing:-0.11px;word-spacing:-0.31px;}
#t2_765{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_765{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_765{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_765{left:124px;bottom:1038px;}
#t6_765{left:151px;bottom:1038px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t7_765{left:151px;bottom:1017px;letter-spacing:0.1px;word-spacing:-0.44px;}
#t8_765{left:124px;bottom:989px;}
#t9_765{left:151px;bottom:989px;letter-spacing:0.1px;word-spacing:-0.44px;}
#ta_765{left:124px;bottom:962px;}
#tb_765{left:151px;bottom:962px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tc_765{left:124px;bottom:934px;}
#td_765{left:151px;bottom:934px;letter-spacing:0.13px;word-spacing:-0.45px;}
#te_765{left:124px;bottom:907px;letter-spacing:0.12px;word-spacing:-0.4px;}
#tf_765{left:96px;bottom:879px;}
#tg_765{left:124px;bottom:879px;letter-spacing:-0.52px;}
#th_765{left:155px;bottom:879px;letter-spacing:0.13px;word-spacing:-0.48px;}
#ti_765{left:637px;bottom:879px;}
#tj_765{left:642px;bottom:879px;letter-spacing:-0.09px;word-spacing:-0.27px;}
#tk_765{left:124px;bottom:858px;letter-spacing:0.06px;word-spacing:-1.01px;}
#tl_765{left:522px;bottom:858px;}
#tm_765{left:527px;bottom:858px;letter-spacing:0.01px;word-spacing:-0.93px;}
#tn_765{left:124px;bottom:837px;letter-spacing:0.13px;word-spacing:-0.45px;}
#to_765{left:96px;bottom:801px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tp_765{left:96px;bottom:780px;letter-spacing:0.28px;}
#tq_765{left:125px;bottom:780px;}
#tr_765{left:130px;bottom:780px;letter-spacing:0.02px;word-spacing:-0.39px;}
#ts_765{left:496px;bottom:780px;}
#tt_765{left:501px;bottom:780px;letter-spacing:-0.03px;word-spacing:-0.3px;}
#tu_765{left:96px;bottom:759px;letter-spacing:0.16px;word-spacing:-0.46px;}
#tv_765{left:151px;bottom:759px;}
#tw_765{left:156px;bottom:759px;letter-spacing:0.02px;word-spacing:-0.34px;}
#tx_765{left:96px;bottom:724px;letter-spacing:0.1px;word-spacing:-0.42px;}
#ty_765{left:96px;bottom:702px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tz_765{left:96px;bottom:681px;letter-spacing:0.11px;word-spacing:-0.47px;}
#t10_765{left:698px;bottom:681px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t11_765{left:96px;bottom:659px;letter-spacing:0.15px;word-spacing:-0.82px;}
#t12_765{left:304px;bottom:659px;letter-spacing:0.09px;}
#t13_765{left:323px;bottom:659px;letter-spacing:0.09px;word-spacing:-0.76px;}
#t14_765{left:644px;bottom:659px;letter-spacing:0.12px;word-spacing:-0.76px;}
#t15_765{left:96px;bottom:623px;letter-spacing:-0.09px;}
#t16_765{left:157px;bottom:623px;letter-spacing:-0.12px;word-spacing:-0.31px;}
#t17_765{left:96px;bottom:588px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t18_765{left:694px;bottom:588px;}
#t19_765{left:699px;bottom:588px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t1a_765{left:96px;bottom:566px;letter-spacing:0.11px;word-spacing:-0.49px;}
#t1b_765{left:96px;bottom:545px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1c_765{left:96px;bottom:523px;letter-spacing:0.11px;word-spacing:-0.44px;}
#t1d_765{left:96px;bottom:502px;letter-spacing:0.11px;word-spacing:-0.52px;}
#t1e_765{left:96px;bottom:481px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t1f_765{left:260px;bottom:481px;}
#t1g_765{left:265px;bottom:481px;letter-spacing:-0.02px;word-spacing:-0.3px;}
#t1h_765{left:96px;bottom:444px;letter-spacing:-0.09px;}
#t1i_765{left:157px;bottom:444px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1j_765{left:665px;bottom:444px;}
#t1k_765{left:670px;bottom:444px;letter-spacing:-0.13px;}
#t1l_765{left:96px;bottom:409px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1m_765{left:96px;bottom:387px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t1n_765{left:96px;bottom:352px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t1o_765{left:344px;bottom:352px;}
#t1p_765{left:349px;bottom:352px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t1q_765{left:96px;bottom:331px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t1r_765{left:96px;bottom:300px;}
#t1s_765{left:124px;bottom:300px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1t_765{left:96px;bottom:273px;}
#t1u_765{left:124px;bottom:273px;letter-spacing:0.13px;word-spacing:-0.52px;}
#t1v_765{left:124px;bottom:251px;letter-spacing:0.14px;}
#t1w_765{left:96px;bottom:216px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t1x_765{left:96px;bottom:195px;letter-spacing:0.12px;word-spacing:-0.49px;}
#t1y_765{left:96px;bottom:174px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1z_765{left:96px;bottom:138px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t20_765{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_765{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_765{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_765{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_765{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_765{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s6_765{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s7_765{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s8_765{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts765" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg765Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg765" style="-webkit-user-select: none;"><object width="935" height="1210" data="765/765.svg" type="image/svg+xml" id="pdf765" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_765" class="t s1_765">Machine Check Architecture </span><span id="t2_765" class="t s2_765">310 </span>
<span id="t3_765" class="t s3_765">24593—Rev. 3.41—June 2023 </span><span id="t4_765" class="t s3_765">AMD64 Technology </span>
<span id="t5_765" class="t s4_765">- </span><span id="t6_765" class="t s4_765">For processor implementations that log errors for disabled reporting banks, status for an </span>
<span id="t7_765" class="t s4_765">enabled error replaces status for a disabled error. </span>
<span id="t8_765" class="t s4_765">- </span><span id="t9_765" class="t s4_765">Status for a deferred error replaces status for a corrected error. </span>
<span id="ta_765" class="t s4_765">- </span><span id="tb_765" class="t s4_765">Status for an uncorrected error replaces status for a corrected or deferred error. </span>
<span id="tc_765" class="t s4_765">- </span><span id="td_765" class="t s4_765">Status for an enabled uncorrected error is never replaced. </span>
<span id="te_765" class="t s4_765">See Section 9.3.2.1 “MCA Overflow” on page 305 for more information on this field. </span>
<span id="tf_765" class="t s5_765">• </span><span id="tg_765" class="t s6_765">VAL</span><span id="th_765" class="t s4_765">—Bit 63. This bit is set to 1 by the processor if the contents of MC</span><span id="ti_765" class="t s6_765">i</span><span id="tj_765" class="t s4_765">_STATUS are valid. </span>
<span id="tk_765" class="t s4_765">Software should clear the VAL bit after reading the MC</span><span id="tl_765" class="t s6_765">i</span><span id="tm_765" class="t s4_765">_STATUS register, otherwise a subsequent </span>
<span id="tn_765" class="t s4_765">machine-check error sets the OVER bit as described above. </span>
<span id="to_765" class="t s4_765">When a machine-check error occurs, the processor writes an error code into the appropriate </span>
<span id="tp_765" class="t s4_765">MC</span><span id="tq_765" class="t s6_765">i</span><span id="tr_765" class="t s4_765">_STATUS register MCA error-code field. The MC</span><span id="ts_765" class="t s6_765">i</span><span id="tt_765" class="t s4_765">_STATUS[VAL] bit is set to 1, indicating that </span>
<span id="tu_765" class="t s4_765">the MC</span><span id="tv_765" class="t s6_765">i</span><span id="tw_765" class="t s4_765">_STATUS register contents are valid. </span>
<span id="tx_765" class="t s4_765">MCA error-codes are used to report errors in the memory hierarchy, the system bus, and the system- </span>
<span id="ty_765" class="t s4_765">interconnection logic. Error-codes are divided into subfields that are used to describe the cause of an </span>
<span id="tz_765" class="t s4_765">error. The information is implementation-specific. For further information, see the </span><span id="t10_765" class="t s6_765">BIOS and Kernel </span>
<span id="t11_765" class="t s6_765">Developer’s Guide (BKDG) </span><span id="t12_765" class="t s4_765">or </span><span id="t13_765" class="t s6_765">Processor Programming Reference Manual </span><span id="t14_765" class="t s4_765">applicable to your product. </span>
<span id="t15_765" class="t s7_765">9.3.2.5 </span><span id="t16_765" class="t s7_765">Machine-Check Address Registers </span>
<span id="t17_765" class="t s4_765">Each error-reporting register bank includes a machine-check address register (MC</span><span id="t18_765" class="t s6_765">i</span><span id="t19_765" class="t s4_765">_ADDR) that the </span>
<span id="t1a_765" class="t s4_765">processor uses to report the address or location associated with the logged error. The address field can </span>
<span id="t1b_765" class="t s4_765">hold a virtual (linear) address, a physical address, or a value indicating an internal physical location, </span>
<span id="t1c_765" class="t s4_765">depending on the type of error. For further information, see the documentation for particular </span>
<span id="t1d_765" class="t s4_765">implementations of the architecture. The contents of this register are valid only if the ADDRV bit in </span>
<span id="t1e_765" class="t s4_765">the corresponding MC</span><span id="t1f_765" class="t s6_765">i</span><span id="t1g_765" class="t s4_765">_STATUS register is set to 1. </span>
<span id="t1h_765" class="t s7_765">9.3.2.6 </span><span id="t1i_765" class="t s7_765">Machine-Check Miscellaneous-Error Information Register 0 (MC</span><span id="t1j_765" class="t s3_765">i</span><span id="t1k_765" class="t s7_765">_MISC0) </span>
<span id="t1l_765" class="t s4_765">Each error-reporting register bank includes the Machine-Check Miscellaneous 0 register that the </span>
<span id="t1m_765" class="t s4_765">processor uses to report additional error information. </span>
<span id="t1n_765" class="t s4_765">In some implementations, the MC</span><span id="t1o_765" class="t s6_765">i</span><span id="t1p_765" class="t s4_765">_MISC0 register is used for error thresholding. Thresholding is a </span>
<span id="t1q_765" class="t s4_765">mechanism provided by hardware to: </span>
<span id="t1r_765" class="t s5_765">• </span><span id="t1s_765" class="t s4_765">count detected errors, and </span>
<span id="t1t_765" class="t s5_765">• </span><span id="t1u_765" class="t s4_765">(optionally) generate an APIC-based interrupt when a programmed number of errors has been </span>
<span id="t1v_765" class="t s4_765">counted. </span>
<span id="t1w_765" class="t s4_765">Processor hardware counts detected errors and ensures that multiple error sources do not share the </span>
<span id="t1x_765" class="t s4_765">same thresholding register. Software can use corrected error counts to help predict which components </span>
<span id="t1y_765" class="t s4_765">might soon fail (begin generating uncorrectable errors) and schedule their replacement. </span>
<span id="t1z_765" class="t s4_765">Threshold counters increment for error sources that are enabled for logging. </span>
<span id="t20_765" class="t s8_765">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
