
build/program.elf:     file format elf32-littlearm


Disassembly of section .text:

00400000 <vectors>:
  400000:	20460000 	subcs	r0, r6, r0
  400004:	004001e1 	subeq	r0, r0, r1, ror #3
  400008:	0040026d 	subeq	r0, r0, sp, ror #4
  40000c:	0040026d 	subeq	r0, r0, sp, ror #4
  400010:	0040026d 	subeq	r0, r0, sp, ror #4
  400014:	0040026d 	subeq	r0, r0, sp, ror #4
  400018:	0040026d 	subeq	r0, r0, sp, ror #4
	...
  40002c:	0040026d 	subeq	r0, r0, sp, ror #4
  400030:	0040026d 	subeq	r0, r0, sp, ror #4
  400034:	00000000 	andeq	r0, r0, r0
  400038:	0040026d 	subeq	r0, r0, sp, ror #4
  40003c:	0040026d 	subeq	r0, r0, sp, ror #4
  400040:	0040026d 	subeq	r0, r0, sp, ror #4
  400044:	0040026d 	subeq	r0, r0, sp, ror #4
  400048:	0040026d 	subeq	r0, r0, sp, ror #4
  40004c:	0040026d 	subeq	r0, r0, sp, ror #4
  400050:	0040026d 	subeq	r0, r0, sp, ror #4
  400054:	0040026d 	subeq	r0, r0, sp, ror #4
  400058:	0040026d 	subeq	r0, r0, sp, ror #4
  40005c:	0040026d 	subeq	r0, r0, sp, ror #4
  400060:	0040026d 	subeq	r0, r0, sp, ror #4
  400064:	00000000 	andeq	r0, r0, r0
  400068:	0040026d 	subeq	r0, r0, sp, ror #4
  40006c:	0040026d 	subeq	r0, r0, sp, ror #4
  400070:	0040026d 	subeq	r0, r0, sp, ror #4
  400074:	0040026d 	subeq	r0, r0, sp, ror #4
  400078:	0040026d 	subeq	r0, r0, sp, ror #4
  40007c:	0040026d 	subeq	r0, r0, sp, ror #4
  400080:	0040026d 	subeq	r0, r0, sp, ror #4
  400084:	0040026d 	subeq	r0, r0, sp, ror #4
  400088:	0040026d 	subeq	r0, r0, sp, ror #4
  40008c:	0040026d 	subeq	r0, r0, sp, ror #4
  400090:	0040026d 	subeq	r0, r0, sp, ror #4
  400094:	0040026d 	subeq	r0, r0, sp, ror #4
  400098:	0040026d 	subeq	r0, r0, sp, ror #4
  40009c:	004008fd 	strdeq	r0, [r0], #-141	; 0xffffff73
  4000a0:	0040026d 	subeq	r0, r0, sp, ror #4
  4000a4:	0040026d 	subeq	r0, r0, sp, ror #4
  4000a8:	0040026d 	subeq	r0, r0, sp, ror #4
  4000ac:	0040026d 	subeq	r0, r0, sp, ror #4
  4000b0:	0040026d 	subeq	r0, r0, sp, ror #4
  4000b4:	0040026d 	subeq	r0, r0, sp, ror #4
  4000b8:	0040026d 	subeq	r0, r0, sp, ror #4
  4000bc:	0040026d 	subeq	r0, r0, sp, ror #4
  4000c0:	0040026d 	subeq	r0, r0, sp, ror #4
  4000c4:	0040026d 	subeq	r0, r0, sp, ror #4
  4000c8:	0040026d 	subeq	r0, r0, sp, ror #4
  4000cc:	0040026d 	subeq	r0, r0, sp, ror #4
  4000d0:	00000000 	andeq	r0, r0, r0
  4000d4:	0040026d 	subeq	r0, r0, sp, ror #4
  4000d8:	00000000 	andeq	r0, r0, r0
  4000dc:	0040026d 	subeq	r0, r0, sp, ror #4
  4000e0:	0040026d 	subeq	r0, r0, sp, ror #4
  4000e4:	0040026d 	subeq	r0, r0, sp, ror #4
  4000e8:	0040026d 	subeq	r0, r0, sp, ror #4
  4000ec:	0040026d 	subeq	r0, r0, sp, ror #4
  4000f0:	0040026d 	subeq	r0, r0, sp, ror #4
  4000f4:	0040026d 	subeq	r0, r0, sp, ror #4
  4000f8:	0040026d 	subeq	r0, r0, sp, ror #4
  4000fc:	0040026d 	subeq	r0, r0, sp, ror #4
  400100:	0040026d 	subeq	r0, r0, sp, ror #4
  400104:	0040026d 	subeq	r0, r0, sp, ror #4
  400108:	0040026d 	subeq	r0, r0, sp, ror #4
  40010c:	0040026d 	subeq	r0, r0, sp, ror #4
  400110:	0040026d 	subeq	r0, r0, sp, ror #4
	...
  400120:	0040026d 	subeq	r0, r0, sp, ror #4
  400124:	0040026d 	subeq	r0, r0, sp, ror #4
  400128:	0040026d 	subeq	r0, r0, sp, ror #4
  40012c:	0040026d 	subeq	r0, r0, sp, ror #4
  400130:	0040026d 	subeq	r0, r0, sp, ror #4
  400134:	00000000 	andeq	r0, r0, r0
  400138:	0040026d 	subeq	r0, r0, sp, ror #4
  40013c:	0040026d 	subeq	r0, r0, sp, ror #4

00400140 <sysclk_init>:
  400140:	b480      	push	{r7}
  400142:	af00      	add	r7, sp, #0
  400144:	4b1f      	ldr	r3, [pc, #124]	; (4001c4 <sysclk_init+0x84>)
  400146:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40014a:	605a      	str	r2, [r3, #4]
  40014c:	4b1e      	ldr	r3, [pc, #120]	; (4001c8 <sysclk_init+0x88>)
  40014e:	4a1f      	ldr	r2, [pc, #124]	; (4001cc <sysclk_init+0x8c>)
  400150:	601a      	str	r2, [r3, #0]
  400152:	4b1f      	ldr	r3, [pc, #124]	; (4001d0 <sysclk_init+0x90>)
  400154:	4a1f      	ldr	r2, [pc, #124]	; (4001d4 <sysclk_init+0x94>)
  400156:	621a      	str	r2, [r3, #32]
  400158:	bf00      	nop
  40015a:	4b1d      	ldr	r3, [pc, #116]	; (4001d0 <sysclk_init+0x90>)
  40015c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40015e:	f003 0301 	and.w	r3, r3, #1
  400162:	2b00      	cmp	r3, #0
  400164:	d0f9      	beq.n	40015a <sysclk_init+0x1a>
  400166:	4b1a      	ldr	r3, [pc, #104]	; (4001d0 <sysclk_init+0x90>)
  400168:	4a1b      	ldr	r2, [pc, #108]	; (4001d8 <sysclk_init+0x98>)
  40016a:	621a      	str	r2, [r3, #32]
  40016c:	bf00      	nop
  40016e:	4b18      	ldr	r3, [pc, #96]	; (4001d0 <sysclk_init+0x90>)
  400170:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400172:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  400176:	2b00      	cmp	r3, #0
  400178:	d0f9      	beq.n	40016e <sysclk_init+0x2e>
  40017a:	4b15      	ldr	r3, [pc, #84]	; (4001d0 <sysclk_init+0x90>)
  40017c:	4a17      	ldr	r2, [pc, #92]	; (4001dc <sysclk_init+0x9c>)
  40017e:	629a      	str	r2, [r3, #40]	; 0x28
  400180:	bf00      	nop
  400182:	4b13      	ldr	r3, [pc, #76]	; (4001d0 <sysclk_init+0x90>)
  400184:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400186:	f003 0302 	and.w	r3, r3, #2
  40018a:	2b00      	cmp	r3, #0
  40018c:	d0f9      	beq.n	400182 <sysclk_init+0x42>
  40018e:	4b10      	ldr	r3, [pc, #64]	; (4001d0 <sysclk_init+0x90>)
  400190:	f240 1201 	movw	r2, #257	; 0x101
  400194:	631a      	str	r2, [r3, #48]	; 0x30
  400196:	bf00      	nop
  400198:	4b0d      	ldr	r3, [pc, #52]	; (4001d0 <sysclk_init+0x90>)
  40019a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40019c:	f003 0308 	and.w	r3, r3, #8
  4001a0:	2b00      	cmp	r3, #0
  4001a2:	d0f9      	beq.n	400198 <sysclk_init+0x58>
  4001a4:	4b0a      	ldr	r3, [pc, #40]	; (4001d0 <sysclk_init+0x90>)
  4001a6:	f44f 7281 	mov.w	r2, #258	; 0x102
  4001aa:	631a      	str	r2, [r3, #48]	; 0x30
  4001ac:	bf00      	nop
  4001ae:	4b08      	ldr	r3, [pc, #32]	; (4001d0 <sysclk_init+0x90>)
  4001b0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4001b2:	f003 0308 	and.w	r3, r3, #8
  4001b6:	2b00      	cmp	r3, #0
  4001b8:	d0f9      	beq.n	4001ae <sysclk_init+0x6e>
  4001ba:	bf00      	nop
  4001bc:	46bd      	mov	sp, r7
  4001be:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001c2:	4770      	bx	lr
  4001c4:	400e1850 	andmi	r1, lr, r0, asr r8
  4001c8:	400e0c00 	andmi	r0, lr, r0, lsl #24
  4001cc:	04000500 	streq	r0, [r0], #-1280	; 0xfffffb00
  4001d0:	400e0600 	andmi	r0, lr, r0, lsl #12
  4001d4:	00370809 	eorseq	r0, r7, r9, lsl #16
  4001d8:	01370809 	teqeq	r7, r9, lsl #16
  4001dc:	20183f01 	andscs	r3, r8, r1, lsl #30

004001e0 <irq_handler_reset>:
  4001e0:	b580      	push	{r7, lr}
  4001e2:	b082      	sub	sp, #8
  4001e4:	af00      	add	r7, sp, #0
  4001e6:	4b1a      	ldr	r3, [pc, #104]	; (400250 <irq_handler_reset+0x70>)
  4001e8:	607b      	str	r3, [r7, #4]
  4001ea:	4b1a      	ldr	r3, [pc, #104]	; (400254 <irq_handler_reset+0x74>)
  4001ec:	603b      	str	r3, [r7, #0]
  4001ee:	e007      	b.n	400200 <irq_handler_reset+0x20>
  4001f0:	683b      	ldr	r3, [r7, #0]
  4001f2:	1d1a      	adds	r2, r3, #4
  4001f4:	603a      	str	r2, [r7, #0]
  4001f6:	687a      	ldr	r2, [r7, #4]
  4001f8:	1d11      	adds	r1, r2, #4
  4001fa:	6079      	str	r1, [r7, #4]
  4001fc:	6812      	ldr	r2, [r2, #0]
  4001fe:	601a      	str	r2, [r3, #0]
  400200:	683b      	ldr	r3, [r7, #0]
  400202:	4a15      	ldr	r2, [pc, #84]	; (400258 <irq_handler_reset+0x78>)
  400204:	4293      	cmp	r3, r2
  400206:	d3f3      	bcc.n	4001f0 <irq_handler_reset+0x10>
  400208:	4b14      	ldr	r3, [pc, #80]	; (40025c <irq_handler_reset+0x7c>)
  40020a:	603b      	str	r3, [r7, #0]
  40020c:	e004      	b.n	400218 <irq_handler_reset+0x38>
  40020e:	683b      	ldr	r3, [r7, #0]
  400210:	1d1a      	adds	r2, r3, #4
  400212:	603a      	str	r2, [r7, #0]
  400214:	2200      	movs	r2, #0
  400216:	601a      	str	r2, [r3, #0]
  400218:	683b      	ldr	r3, [r7, #0]
  40021a:	4a11      	ldr	r2, [pc, #68]	; (400260 <irq_handler_reset+0x80>)
  40021c:	4293      	cmp	r3, r2
  40021e:	d3f6      	bcc.n	40020e <irq_handler_reset+0x2e>
  400220:	4a10      	ldr	r2, [pc, #64]	; (400264 <irq_handler_reset+0x84>)
  400222:	4b10      	ldr	r3, [pc, #64]	; (400264 <irq_handler_reset+0x84>)
  400224:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
  400228:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  40022c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  400230:	f3bf 8f4f 	dsb	sy
  400234:	f3bf 8f6f 	isb	sy
  400238:	4b0a      	ldr	r3, [pc, #40]	; (400264 <irq_handler_reset+0x84>)
  40023a:	4a0b      	ldr	r2, [pc, #44]	; (400268 <irq_handler_reset+0x88>)
  40023c:	609a      	str	r2, [r3, #8]
  40023e:	f3bf 8f4f 	dsb	sy
  400242:	f3bf 8f6f 	isb	sy
  400246:	f7ff ff7b 	bl	400140 <sysclk_init>
  40024a:	f000 fb93 	bl	400974 <main>
  40024e:	e7fe      	b.n	40024e <irq_handler_reset+0x6e>
  400250:	00400a18 	subeq	r0, r0, r8, lsl sl
  400254:	20400000 	subcs	r0, r0, r0
  400258:	20400050 	subcs	r0, r0, r0, asr r0
  40025c:	20400050 	subcs	r0, r0, r0, asr r0
  400260:	20400064 	subcs	r0, r0, r4, rrx
  400264:	e000ed00 	and	lr, r0, r0, lsl #26
  400268:	00400000 	subeq	r0, r0, r0

0040026c <irq_handler_dummy>:
  40026c:	b480      	push	{r7}
  40026e:	af00      	add	r7, sp, #0
  400270:	e7fe      	b.n	400270 <irq_handler_dummy+0x4>
  400272:	ffff b480 	vraddhn.i<illegal width 128>	d27, <illegal reg q15.5>, q0

00400274 <gpio_conf>:
  400274:	b480      	push	{r7}
  400276:	b085      	sub	sp, #20
  400278:	af00      	add	r7, sp, #0
  40027a:	60f8      	str	r0, [r7, #12]
  40027c:	60b9      	str	r1, [r7, #8]
  40027e:	607a      	str	r2, [r7, #4]
  400280:	68fb      	ldr	r3, [r7, #12]
  400282:	4a91      	ldr	r2, [pc, #580]	; (4004c8 <gpio_conf+0x254>)
  400284:	4293      	cmp	r3, r2
  400286:	d10c      	bne.n	4002a2 <gpio_conf+0x2e>
  400288:	4b90      	ldr	r3, [pc, #576]	; (4004cc <gpio_conf+0x258>)
  40028a:	699b      	ldr	r3, [r3, #24]
  40028c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  400290:	2b00      	cmp	r3, #0
  400292:	d106      	bne.n	4002a2 <gpio_conf+0x2e>
  400294:	4a8d      	ldr	r2, [pc, #564]	; (4004cc <gpio_conf+0x258>)
  400296:	4b8d      	ldr	r3, [pc, #564]	; (4004cc <gpio_conf+0x258>)
  400298:	691b      	ldr	r3, [r3, #16]
  40029a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  40029e:	6113      	str	r3, [r2, #16]
  4002a0:	e04e      	b.n	400340 <gpio_conf+0xcc>
  4002a2:	68fb      	ldr	r3, [r7, #12]
  4002a4:	4a8a      	ldr	r2, [pc, #552]	; (4004d0 <gpio_conf+0x25c>)
  4002a6:	4293      	cmp	r3, r2
  4002a8:	d118      	bne.n	4002dc <gpio_conf+0x68>
  4002aa:	4b88      	ldr	r3, [pc, #544]	; (4004cc <gpio_conf+0x258>)
  4002ac:	699b      	ldr	r3, [r3, #24]
  4002ae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  4002b2:	2b00      	cmp	r3, #0
  4002b4:	d112      	bne.n	4002dc <gpio_conf+0x68>
  4002b6:	4a85      	ldr	r2, [pc, #532]	; (4004cc <gpio_conf+0x258>)
  4002b8:	4b84      	ldr	r3, [pc, #528]	; (4004cc <gpio_conf+0x258>)
  4002ba:	691b      	ldr	r3, [r3, #16]
  4002bc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4002c0:	6113      	str	r3, [r2, #16]
  4002c2:	68bb      	ldr	r3, [r7, #8]
  4002c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
  4002c8:	d83a      	bhi.n	400340 <gpio_conf+0xcc>
  4002ca:	4982      	ldr	r1, [pc, #520]	; (4004d4 <gpio_conf+0x260>)
  4002cc:	4b81      	ldr	r3, [pc, #516]	; (4004d4 <gpio_conf+0x260>)
  4002ce:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
  4002d2:	68bb      	ldr	r3, [r7, #8]
  4002d4:	4313      	orrs	r3, r2
  4002d6:	f8c1 3114 	str.w	r3, [r1, #276]	; 0x114
  4002da:	e031      	b.n	400340 <gpio_conf+0xcc>
  4002dc:	68fb      	ldr	r3, [r7, #12]
  4002de:	4a7e      	ldr	r2, [pc, #504]	; (4004d8 <gpio_conf+0x264>)
  4002e0:	4293      	cmp	r3, r2
  4002e2:	d10c      	bne.n	4002fe <gpio_conf+0x8a>
  4002e4:	4b79      	ldr	r3, [pc, #484]	; (4004cc <gpio_conf+0x258>)
  4002e6:	699b      	ldr	r3, [r3, #24]
  4002e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
  4002ec:	2b00      	cmp	r3, #0
  4002ee:	d106      	bne.n	4002fe <gpio_conf+0x8a>
  4002f0:	4a76      	ldr	r2, [pc, #472]	; (4004cc <gpio_conf+0x258>)
  4002f2:	4b76      	ldr	r3, [pc, #472]	; (4004cc <gpio_conf+0x258>)
  4002f4:	691b      	ldr	r3, [r3, #16]
  4002f6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  4002fa:	6113      	str	r3, [r2, #16]
  4002fc:	e020      	b.n	400340 <gpio_conf+0xcc>
  4002fe:	68fb      	ldr	r3, [r7, #12]
  400300:	4a76      	ldr	r2, [pc, #472]	; (4004dc <gpio_conf+0x268>)
  400302:	4293      	cmp	r3, r2
  400304:	d10c      	bne.n	400320 <gpio_conf+0xac>
  400306:	4b71      	ldr	r3, [pc, #452]	; (4004cc <gpio_conf+0x258>)
  400308:	699b      	ldr	r3, [r3, #24]
  40030a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  40030e:	2b00      	cmp	r3, #0
  400310:	d106      	bne.n	400320 <gpio_conf+0xac>
  400312:	4a6e      	ldr	r2, [pc, #440]	; (4004cc <gpio_conf+0x258>)
  400314:	4b6d      	ldr	r3, [pc, #436]	; (4004cc <gpio_conf+0x258>)
  400316:	691b      	ldr	r3, [r3, #16]
  400318:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  40031c:	6113      	str	r3, [r2, #16]
  40031e:	e00f      	b.n	400340 <gpio_conf+0xcc>
  400320:	68fb      	ldr	r3, [r7, #12]
  400322:	4a6f      	ldr	r2, [pc, #444]	; (4004e0 <gpio_conf+0x26c>)
  400324:	4293      	cmp	r3, r2
  400326:	d10b      	bne.n	400340 <gpio_conf+0xcc>
  400328:	4b68      	ldr	r3, [pc, #416]	; (4004cc <gpio_conf+0x258>)
  40032a:	699b      	ldr	r3, [r3, #24]
  40032c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400330:	2b00      	cmp	r3, #0
  400332:	d105      	bne.n	400340 <gpio_conf+0xcc>
  400334:	4a65      	ldr	r2, [pc, #404]	; (4004cc <gpio_conf+0x258>)
  400336:	4b65      	ldr	r3, [pc, #404]	; (4004cc <gpio_conf+0x258>)
  400338:	691b      	ldr	r3, [r3, #16]
  40033a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  40033e:	6113      	str	r3, [r2, #16]
  400340:	687b      	ldr	r3, [r7, #4]
  400342:	f003 0301 	and.w	r3, r3, #1
  400346:	2b00      	cmp	r3, #0
  400348:	d00c      	beq.n	400364 <gpio_conf+0xf0>
  40034a:	68fb      	ldr	r3, [r7, #12]
  40034c:	681a      	ldr	r2, [r3, #0]
  40034e:	68bb      	ldr	r3, [r7, #8]
  400350:	431a      	orrs	r2, r3
  400352:	68fb      	ldr	r3, [r7, #12]
  400354:	601a      	str	r2, [r3, #0]
  400356:	68fb      	ldr	r3, [r7, #12]
  400358:	695a      	ldr	r2, [r3, #20]
  40035a:	68bb      	ldr	r3, [r7, #8]
  40035c:	431a      	orrs	r2, r3
  40035e:	68fb      	ldr	r3, [r7, #12]
  400360:	615a      	str	r2, [r3, #20]
  400362:	e024      	b.n	4003ae <gpio_conf+0x13a>
  400364:	687b      	ldr	r3, [r7, #4]
  400366:	f003 0302 	and.w	r3, r3, #2
  40036a:	2b00      	cmp	r3, #0
  40036c:	d014      	beq.n	400398 <gpio_conf+0x124>
  40036e:	68fb      	ldr	r3, [r7, #12]
  400370:	681a      	ldr	r2, [r3, #0]
  400372:	68bb      	ldr	r3, [r7, #8]
  400374:	431a      	orrs	r2, r3
  400376:	68fb      	ldr	r3, [r7, #12]
  400378:	601a      	str	r2, [r3, #0]
  40037a:	68fb      	ldr	r3, [r7, #12]
  40037c:	691a      	ldr	r2, [r3, #16]
  40037e:	68bb      	ldr	r3, [r7, #8]
  400380:	431a      	orrs	r2, r3
  400382:	68fb      	ldr	r3, [r7, #12]
  400384:	611a      	str	r2, [r3, #16]
  400386:	68fb      	ldr	r3, [r7, #12]
  400388:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
  40038c:	68bb      	ldr	r3, [r7, #8]
  40038e:	431a      	orrs	r2, r3
  400390:	68fb      	ldr	r3, [r7, #12]
  400392:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  400396:	e00a      	b.n	4003ae <gpio_conf+0x13a>
  400398:	687b      	ldr	r3, [r7, #4]
  40039a:	f003 0304 	and.w	r3, r3, #4
  40039e:	2b00      	cmp	r3, #0
  4003a0:	d005      	beq.n	4003ae <gpio_conf+0x13a>
  4003a2:	68fb      	ldr	r3, [r7, #12]
  4003a4:	685a      	ldr	r2, [r3, #4]
  4003a6:	68bb      	ldr	r3, [r7, #8]
  4003a8:	431a      	orrs	r2, r3
  4003aa:	68fb      	ldr	r3, [r7, #12]
  4003ac:	605a      	str	r2, [r3, #4]
  4003ae:	687b      	ldr	r3, [r7, #4]
  4003b0:	f003 0308 	and.w	r3, r3, #8
  4003b4:	2b00      	cmp	r3, #0
  4003b6:	d00e      	beq.n	4003d6 <gpio_conf+0x162>
  4003b8:	68fb      	ldr	r3, [r7, #12]
  4003ba:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
  4003be:	68bb      	ldr	r3, [r7, #8]
  4003c0:	431a      	orrs	r2, r3
  4003c2:	68fb      	ldr	r3, [r7, #12]
  4003c4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  4003c8:	68fb      	ldr	r3, [r7, #12]
  4003ca:	6e5a      	ldr	r2, [r3, #100]	; 0x64
  4003cc:	68bb      	ldr	r3, [r7, #8]
  4003ce:	431a      	orrs	r2, r3
  4003d0:	68fb      	ldr	r3, [r7, #12]
  4003d2:	665a      	str	r2, [r3, #100]	; 0x64
  4003d4:	e026      	b.n	400424 <gpio_conf+0x1b0>
  4003d6:	687b      	ldr	r3, [r7, #4]
  4003d8:	f003 0310 	and.w	r3, r3, #16
  4003dc:	2b00      	cmp	r3, #0
  4003de:	d00e      	beq.n	4003fe <gpio_conf+0x18a>
  4003e0:	68fb      	ldr	r3, [r7, #12]
  4003e2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
  4003e4:	68bb      	ldr	r3, [r7, #8]
  4003e6:	431a      	orrs	r2, r3
  4003e8:	68fb      	ldr	r3, [r7, #12]
  4003ea:	661a      	str	r2, [r3, #96]	; 0x60
  4003ec:	68fb      	ldr	r3, [r7, #12]
  4003ee:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
  4003f2:	68bb      	ldr	r3, [r7, #8]
  4003f4:	431a      	orrs	r2, r3
  4003f6:	68fb      	ldr	r3, [r7, #12]
  4003f8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  4003fc:	e012      	b.n	400424 <gpio_conf+0x1b0>
  4003fe:	687b      	ldr	r3, [r7, #4]
  400400:	f003 0320 	and.w	r3, r3, #32
  400404:	2b00      	cmp	r3, #0
  400406:	d00d      	beq.n	400424 <gpio_conf+0x1b0>
  400408:	68fb      	ldr	r3, [r7, #12]
  40040a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
  40040c:	68bb      	ldr	r3, [r7, #8]
  40040e:	431a      	orrs	r2, r3
  400410:	68fb      	ldr	r3, [r7, #12]
  400412:	661a      	str	r2, [r3, #96]	; 0x60
  400414:	68fb      	ldr	r3, [r7, #12]
  400416:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
  40041a:	68bb      	ldr	r3, [r7, #8]
  40041c:	431a      	orrs	r2, r3
  40041e:	68fb      	ldr	r3, [r7, #12]
  400420:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  400424:	687b      	ldr	r3, [r7, #4]
  400426:	f003 0340 	and.w	r3, r3, #64	; 0x40
  40042a:	2b00      	cmp	r3, #0
  40042c:	d014      	beq.n	400458 <gpio_conf+0x1e4>
  40042e:	68fb      	ldr	r3, [r7, #12]
  400430:	681a      	ldr	r2, [r3, #0]
  400432:	68bb      	ldr	r3, [r7, #8]
  400434:	431a      	orrs	r2, r3
  400436:	68fb      	ldr	r3, [r7, #12]
  400438:	601a      	str	r2, [r3, #0]
  40043a:	68fb      	ldr	r3, [r7, #12]
  40043c:	695a      	ldr	r2, [r3, #20]
  40043e:	68bb      	ldr	r3, [r7, #8]
  400440:	431a      	orrs	r2, r3
  400442:	68fb      	ldr	r3, [r7, #12]
  400444:	615a      	str	r2, [r3, #20]
  400446:	68fb      	ldr	r3, [r7, #12]
  400448:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
  40044c:	68bb      	ldr	r3, [r7, #8]
  40044e:	431a      	orrs	r2, r3
  400450:	68fb      	ldr	r3, [r7, #12]
  400452:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  400456:	e00d      	b.n	400474 <gpio_conf+0x200>
  400458:	687b      	ldr	r3, [r7, #4]
  40045a:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40045e:	2b00      	cmp	r3, #0
  400460:	d008      	beq.n	400474 <gpio_conf+0x200>
  400462:	68fb      	ldr	r3, [r7, #12]
  400464:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
  400468:	68bb      	ldr	r3, [r7, #8]
  40046a:	43db      	mvns	r3, r3
  40046c:	401a      	ands	r2, r3
  40046e:	68fb      	ldr	r3, [r7, #12]
  400470:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  400474:	687b      	ldr	r3, [r7, #4]
  400476:	f403 7380 	and.w	r3, r3, #256	; 0x100
  40047a:	2b00      	cmp	r3, #0
  40047c:	d012      	beq.n	4004a4 <gpio_conf+0x230>
  40047e:	68fb      	ldr	r3, [r7, #12]
  400480:	681a      	ldr	r2, [r3, #0]
  400482:	68bb      	ldr	r3, [r7, #8]
  400484:	431a      	orrs	r2, r3
  400486:	68fb      	ldr	r3, [r7, #12]
  400488:	601a      	str	r2, [r3, #0]
  40048a:	68fb      	ldr	r3, [r7, #12]
  40048c:	695a      	ldr	r2, [r3, #20]
  40048e:	68bb      	ldr	r3, [r7, #8]
  400490:	431a      	orrs	r2, r3
  400492:	68fb      	ldr	r3, [r7, #12]
  400494:	615a      	str	r2, [r3, #20]
  400496:	68fb      	ldr	r3, [r7, #12]
  400498:	6a1a      	ldr	r2, [r3, #32]
  40049a:	68bb      	ldr	r3, [r7, #8]
  40049c:	431a      	orrs	r2, r3
  40049e:	68fb      	ldr	r3, [r7, #12]
  4004a0:	621a      	str	r2, [r3, #32]
  4004a2:	e00a      	b.n	4004ba <gpio_conf+0x246>
  4004a4:	687b      	ldr	r3, [r7, #4]
  4004a6:	f403 7300 	and.w	r3, r3, #512	; 0x200
  4004aa:	2b00      	cmp	r3, #0
  4004ac:	d005      	beq.n	4004ba <gpio_conf+0x246>
  4004ae:	68fb      	ldr	r3, [r7, #12]
  4004b0:	6a1a      	ldr	r2, [r3, #32]
  4004b2:	68bb      	ldr	r3, [r7, #8]
  4004b4:	431a      	orrs	r2, r3
  4004b6:	68fb      	ldr	r3, [r7, #12]
  4004b8:	621a      	str	r2, [r3, #32]
  4004ba:	bf00      	nop
  4004bc:	3714      	adds	r7, #20
  4004be:	46bd      	mov	sp, r7
  4004c0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4004c4:	4770      	bx	lr
  4004c6:	bf00      	nop
  4004c8:	400e0e00 	andmi	r0, lr, r0, lsl #28
  4004cc:	400e0600 	andmi	r0, lr, r0, lsl #12
  4004d0:	400e1000 	andmi	r1, lr, r0
  4004d4:	40088000 	andmi	r8, r8, r0
  4004d8:	400e1200 	andmi	r1, lr, r0, lsl #4
  4004dc:	400e1400 	andmi	r1, lr, r0, lsl #8
  4004e0:	400e1600 	andmi	r1, lr, r0, lsl #12

004004e4 <gpio_set>:
  4004e4:	b480      	push	{r7}
  4004e6:	b083      	sub	sp, #12
  4004e8:	af00      	add	r7, sp, #0
  4004ea:	6078      	str	r0, [r7, #4]
  4004ec:	6039      	str	r1, [r7, #0]
  4004ee:	687b      	ldr	r3, [r7, #4]
  4004f0:	683a      	ldr	r2, [r7, #0]
  4004f2:	631a      	str	r2, [r3, #48]	; 0x30
  4004f4:	bf00      	nop
  4004f6:	370c      	adds	r7, #12
  4004f8:	46bd      	mov	sp, r7
  4004fa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4004fe:	4770      	bx	lr

00400500 <gpio_clr>:
  400500:	b480      	push	{r7}
  400502:	b083      	sub	sp, #12
  400504:	af00      	add	r7, sp, #0
  400506:	6078      	str	r0, [r7, #4]
  400508:	6039      	str	r1, [r7, #0]
  40050a:	687b      	ldr	r3, [r7, #4]
  40050c:	683a      	ldr	r2, [r7, #0]
  40050e:	635a      	str	r2, [r3, #52]	; 0x34
  400510:	bf00      	nop
  400512:	370c      	adds	r7, #12
  400514:	46bd      	mov	sp, r7
  400516:	f85d 7b04 	ldr.w	r7, [sp], #4
  40051a:	4770      	bx	lr

0040051c <gpio_write>:
  40051c:	b580      	push	{r7, lr}
  40051e:	b084      	sub	sp, #16
  400520:	af00      	add	r7, sp, #0
  400522:	60f8      	str	r0, [r7, #12]
  400524:	60b9      	str	r1, [r7, #8]
  400526:	4613      	mov	r3, r2
  400528:	71fb      	strb	r3, [r7, #7]
  40052a:	79fb      	ldrb	r3, [r7, #7]
  40052c:	2b00      	cmp	r3, #0
  40052e:	d004      	beq.n	40053a <gpio_write+0x1e>
  400530:	68b9      	ldr	r1, [r7, #8]
  400532:	68f8      	ldr	r0, [r7, #12]
  400534:	f7ff ffd6 	bl	4004e4 <gpio_set>
  400538:	e003      	b.n	400542 <gpio_write+0x26>
  40053a:	68b9      	ldr	r1, [r7, #8]
  40053c:	68f8      	ldr	r0, [r7, #12]
  40053e:	f7ff ffdf 	bl	400500 <gpio_clr>
  400542:	bf00      	nop
  400544:	3710      	adds	r7, #16
  400546:	46bd      	mov	sp, r7
  400548:	bd80      	pop	{r7, pc}
  40054a:	ffff b4b0 	vsri.64	d27, d16, #1

0040054c <pwm_clocks_generate>:
  40054c:	b4b0      	push	{r4, r5, r7}
  40054e:	b091      	sub	sp, #68	; 0x44
  400550:	af00      	add	r7, sp, #0
  400552:	6078      	str	r0, [r7, #4]
  400554:	4b1a      	ldr	r3, [pc, #104]	; (4005c0 <pwm_clocks_generate+0x74>)
  400556:	f107 040c 	add.w	r4, r7, #12
  40055a:	461d      	mov	r5, r3
  40055c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  40055e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  400560:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  400562:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  400564:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
  400568:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  40056c:	2300      	movs	r3, #0
  40056e:	63fb      	str	r3, [r7, #60]	; 0x3c
  400570:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  400572:	009b      	lsls	r3, r3, #2
  400574:	f107 0240 	add.w	r2, r7, #64	; 0x40
  400578:	4413      	add	r3, r2
  40057a:	f853 3c34 	ldr.w	r3, [r3, #-52]
  40057e:	4a11      	ldr	r2, [pc, #68]	; (4005c4 <pwm_clocks_generate+0x78>)
  400580:	fbb2 f2f3 	udiv	r2, r2, r3
  400584:	687b      	ldr	r3, [r7, #4]
  400586:	fbb2 f3f3 	udiv	r3, r2, r3
  40058a:	63bb      	str	r3, [r7, #56]	; 0x38
  40058c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  40058e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
  400592:	d906      	bls.n	4005a2 <pwm_clocks_generate+0x56>
  400594:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  400596:	3301      	adds	r3, #1
  400598:	63fb      	str	r3, [r7, #60]	; 0x3c
  40059a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  40059c:	2b0a      	cmp	r3, #10
  40059e:	d9e7      	bls.n	400570 <pwm_clocks_generate+0x24>
  4005a0:	e000      	b.n	4005a4 <pwm_clocks_generate+0x58>
  4005a2:	bf00      	nop
  4005a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  4005a6:	2b0a      	cmp	r3, #10
  4005a8:	d804      	bhi.n	4005b4 <pwm_clocks_generate+0x68>
  4005aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  4005ac:	021a      	lsls	r2, r3, #8
  4005ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  4005b0:	4313      	orrs	r3, r2
  4005b2:	e000      	b.n	4005b6 <pwm_clocks_generate+0x6a>
  4005b4:	2300      	movs	r3, #0
  4005b6:	4618      	mov	r0, r3
  4005b8:	3744      	adds	r7, #68	; 0x44
  4005ba:	46bd      	mov	sp, r7
  4005bc:	bcb0      	pop	{r4, r5, r7}
  4005be:	4770      	bx	lr
  4005c0:	004009e4 	subeq	r0, r0, r4, ror #19
  4005c4:	08f0d180 	ldmeq	r0!, {r7, r8, ip, lr, pc}^

004005c8 <pwm_conf>:
  4005c8:	b580      	push	{r7, lr}
  4005ca:	b084      	sub	sp, #16
  4005cc:	af00      	add	r7, sp, #0
  4005ce:	6078      	str	r0, [r7, #4]
  4005d0:	6039      	str	r1, [r7, #0]
  4005d2:	687b      	ldr	r3, [r7, #4]
  4005d4:	4a14      	ldr	r2, [pc, #80]	; (400628 <pwm_conf+0x60>)
  4005d6:	4293      	cmp	r3, r2
  4005d8:	d106      	bne.n	4005e8 <pwm_conf+0x20>
  4005da:	4a14      	ldr	r2, [pc, #80]	; (40062c <pwm_conf+0x64>)
  4005dc:	4b13      	ldr	r3, [pc, #76]	; (40062c <pwm_conf+0x64>)
  4005de:	691b      	ldr	r3, [r3, #16]
  4005e0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4005e4:	6113      	str	r3, [r2, #16]
  4005e6:	e00b      	b.n	400600 <pwm_conf+0x38>
  4005e8:	687b      	ldr	r3, [r7, #4]
  4005ea:	4a11      	ldr	r2, [pc, #68]	; (400630 <pwm_conf+0x68>)
  4005ec:	4293      	cmp	r3, r2
  4005ee:	d115      	bne.n	40061c <pwm_conf+0x54>
  4005f0:	4a0e      	ldr	r2, [pc, #56]	; (40062c <pwm_conf+0x64>)
  4005f2:	4b0e      	ldr	r3, [pc, #56]	; (40062c <pwm_conf+0x64>)
  4005f4:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
  4005f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
  4005fc:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
  400600:	687b      	ldr	r3, [r7, #4]
  400602:	220f      	movs	r2, #15
  400604:	609a      	str	r2, [r3, #8]
  400606:	6838      	ldr	r0, [r7, #0]
  400608:	f7ff ffa0 	bl	40054c <pwm_clocks_generate>
  40060c:	60f8      	str	r0, [r7, #12]
  40060e:	68fb      	ldr	r3, [r7, #12]
  400610:	2b00      	cmp	r3, #0
  400612:	d005      	beq.n	400620 <pwm_conf+0x58>
  400614:	687b      	ldr	r3, [r7, #4]
  400616:	68fa      	ldr	r2, [r7, #12]
  400618:	601a      	str	r2, [r3, #0]
  40061a:	e002      	b.n	400622 <pwm_conf+0x5a>
  40061c:	bf00      	nop
  40061e:	e000      	b.n	400622 <pwm_conf+0x5a>
  400620:	bf00      	nop
  400622:	3710      	adds	r7, #16
  400624:	46bd      	mov	sp, r7
  400626:	bd80      	pop	{r7, pc}
  400628:	40020000 	andmi	r0, r2, r0
  40062c:	400e0600 	andmi	r0, lr, r0, lsl #12
  400630:	4005c000 	andmi	ip, r5, r0

00400634 <pwm_channel_conf>:
  400634:	b480      	push	{r7}
  400636:	b085      	sub	sp, #20
  400638:	af00      	add	r7, sp, #0
  40063a:	60f8      	str	r0, [r7, #12]
  40063c:	460b      	mov	r3, r1
  40063e:	607a      	str	r2, [r7, #4]
  400640:	72fb      	strb	r3, [r7, #11]
  400642:	7afb      	ldrb	r3, [r7, #11]
  400644:	687a      	ldr	r2, [r7, #4]
  400646:	4936      	ldr	r1, [pc, #216]	; (400720 <pwm_channel_conf+0xec>)
  400648:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  40064c:	7afb      	ldrb	r3, [r7, #11]
  40064e:	68fa      	ldr	r2, [r7, #12]
  400650:	3310      	adds	r3, #16
  400652:	015b      	lsls	r3, r3, #5
  400654:	4413      	add	r3, r2
  400656:	220b      	movs	r2, #11
  400658:	601a      	str	r2, [r3, #0]
  40065a:	7afb      	ldrb	r3, [r7, #11]
  40065c:	68fa      	ldr	r2, [r7, #12]
  40065e:	3310      	adds	r3, #16
  400660:	015b      	lsls	r3, r3, #5
  400662:	4413      	add	r3, r2
  400664:	3304      	adds	r3, #4
  400666:	2264      	movs	r2, #100	; 0x64
  400668:	601a      	str	r2, [r3, #0]
  40066a:	7afb      	ldrb	r3, [r7, #11]
  40066c:	68fa      	ldr	r2, [r7, #12]
  40066e:	015b      	lsls	r3, r3, #5
  400670:	4413      	add	r3, r2
  400672:	f503 7303 	add.w	r3, r3, #524	; 0x20c
  400676:	687a      	ldr	r2, [r7, #4]
  400678:	601a      	str	r2, [r3, #0]
  40067a:	68fb      	ldr	r3, [r7, #12]
  40067c:	2200      	movs	r2, #0
  40067e:	649a      	str	r2, [r3, #72]	; 0x48
  400680:	68fb      	ldr	r3, [r7, #12]
  400682:	6a1b      	ldr	r3, [r3, #32]
  400684:	7afa      	ldrb	r2, [r7, #11]
  400686:	2101      	movs	r1, #1
  400688:	fa01 f202 	lsl.w	r2, r1, r2
  40068c:	431a      	orrs	r2, r3
  40068e:	68fb      	ldr	r3, [r7, #12]
  400690:	621a      	str	r2, [r3, #32]
  400692:	68fb      	ldr	r3, [r7, #12]
  400694:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400696:	7afa      	ldrb	r2, [r7, #11]
  400698:	2101      	movs	r1, #1
  40069a:	4091      	lsls	r1, r2
  40069c:	7afa      	ldrb	r2, [r7, #11]
  40069e:	3210      	adds	r2, #16
  4006a0:	2001      	movs	r0, #1
  4006a2:	fa00 f202 	lsl.w	r2, r0, r2
  4006a6:	400a      	ands	r2, r1
  4006a8:	43d2      	mvns	r2, r2
  4006aa:	401a      	ands	r2, r3
  4006ac:	68fb      	ldr	r3, [r7, #12]
  4006ae:	669a      	str	r2, [r3, #104]	; 0x68
  4006b0:	68fb      	ldr	r3, [r7, #12]
  4006b2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
  4006b6:	7afa      	ldrb	r2, [r7, #11]
  4006b8:	2101      	movs	r1, #1
  4006ba:	4091      	lsls	r1, r2
  4006bc:	7afa      	ldrb	r2, [r7, #11]
  4006be:	3210      	adds	r2, #16
  4006c0:	2001      	movs	r0, #1
  4006c2:	fa00 f202 	lsl.w	r2, r0, r2
  4006c6:	400a      	ands	r2, r1
  4006c8:	43d2      	mvns	r2, r2
  4006ca:	401a      	ands	r2, r3
  4006cc:	68fb      	ldr	r3, [r7, #12]
  4006ce:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  4006d2:	68fb      	ldr	r3, [r7, #12]
  4006d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
  4006d6:	7afa      	ldrb	r2, [r7, #11]
  4006d8:	00d2      	lsls	r2, r2, #3
  4006da:	21ff      	movs	r1, #255	; 0xff
  4006dc:	fa01 f202 	lsl.w	r2, r1, r2
  4006e0:	43d2      	mvns	r2, r2
  4006e2:	401a      	ands	r2, r3
  4006e4:	68fb      	ldr	r3, [r7, #12]
  4006e6:	66da      	str	r2, [r3, #108]	; 0x6c
  4006e8:	7afb      	ldrb	r3, [r7, #11]
  4006ea:	7afa      	ldrb	r2, [r7, #11]
  4006ec:	68f9      	ldr	r1, [r7, #12]
  4006ee:	3210      	adds	r2, #16
  4006f0:	0152      	lsls	r2, r2, #5
  4006f2:	440a      	add	r2, r1
  4006f4:	6812      	ldr	r2, [r2, #0]
  4006f6:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
  4006fa:	68f9      	ldr	r1, [r7, #12]
  4006fc:	3310      	adds	r3, #16
  4006fe:	015b      	lsls	r3, r3, #5
  400700:	440b      	add	r3, r1
  400702:	601a      	str	r2, [r3, #0]
  400704:	7afb      	ldrb	r3, [r7, #11]
  400706:	2201      	movs	r2, #1
  400708:	fa02 f303 	lsl.w	r3, r2, r3
  40070c:	461a      	mov	r2, r3
  40070e:	68fb      	ldr	r3, [r7, #12]
  400710:	605a      	str	r2, [r3, #4]
  400712:	bf00      	nop
  400714:	3714      	adds	r7, #20
  400716:	46bd      	mov	sp, r7
  400718:	f85d 7b04 	ldr.w	r7, [sp], #4
  40071c:	4770      	bx	lr
  40071e:	bf00      	nop
  400720:	20400050 	subcs	r0, r0, r0, asr r0

00400724 <NVIC_EnableIRQ>:
  400724:	b480      	push	{r7}
  400726:	b083      	sub	sp, #12
  400728:	af00      	add	r7, sp, #0
  40072a:	4603      	mov	r3, r0
  40072c:	71fb      	strb	r3, [r7, #7]
  40072e:	4909      	ldr	r1, [pc, #36]	; (400754 <NVIC_EnableIRQ+0x30>)
  400730:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400734:	095b      	lsrs	r3, r3, #5
  400736:	79fa      	ldrb	r2, [r7, #7]
  400738:	f002 021f 	and.w	r2, r2, #31
  40073c:	2001      	movs	r0, #1
  40073e:	fa00 f202 	lsl.w	r2, r0, r2
  400742:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  400746:	bf00      	nop
  400748:	370c      	adds	r7, #12
  40074a:	46bd      	mov	sp, r7
  40074c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400750:	4770      	bx	lr
  400752:	bf00      	nop
  400754:	e000e100 	and	lr, r0, r0, lsl #2

00400758 <motors_conf>:
  400758:	b40f      	push	{r0, r1, r2, r3}
  40075a:	b5b0      	push	{r4, r5, r7, lr}
  40075c:	b088      	sub	sp, #32
  40075e:	af00      	add	r7, sp, #0
  400760:	495f      	ldr	r1, [pc, #380]	; (4008e0 <motors_conf+0x188>)
  400762:	4860      	ldr	r0, [pc, #384]	; (4008e4 <motors_conf+0x18c>)
  400764:	f7ff ff30 	bl	4005c8 <pwm_conf>
  400768:	f107 0334 	add.w	r3, r7, #52	; 0x34
  40076c:	61bb      	str	r3, [r7, #24]
  40076e:	2300      	movs	r3, #0
  400770:	77fb      	strb	r3, [r7, #31]
  400772:	e01f      	b.n	4007b4 <motors_conf+0x5c>
  400774:	69bb      	ldr	r3, [r7, #24]
  400776:	f103 0214 	add.w	r2, r3, #20
  40077a:	61ba      	str	r2, [r7, #24]
  40077c:	1d3c      	adds	r4, r7, #4
  40077e:	461d      	mov	r5, r3
  400780:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  400782:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  400784:	682b      	ldr	r3, [r5, #0]
  400786:	6023      	str	r3, [r4, #0]
  400788:	7d7b      	ldrb	r3, [r7, #21]
  40078a:	f242 1234 	movw	r2, #8500	; 0x2134
  40078e:	4619      	mov	r1, r3
  400790:	4854      	ldr	r0, [pc, #336]	; (4008e4 <motors_conf+0x18c>)
  400792:	f7ff ff4f 	bl	400634 <pwm_channel_conf>
  400796:	687b      	ldr	r3, [r7, #4]
  400798:	68b9      	ldr	r1, [r7, #8]
  40079a:	2202      	movs	r2, #2
  40079c:	4618      	mov	r0, r3
  40079e:	f7ff fd69 	bl	400274 <gpio_conf>
  4007a2:	68fb      	ldr	r3, [r7, #12]
  4007a4:	6939      	ldr	r1, [r7, #16]
  4007a6:	7d3a      	ldrb	r2, [r7, #20]
  4007a8:	4618      	mov	r0, r3
  4007aa:	f7ff fd63 	bl	400274 <gpio_conf>
  4007ae:	7ffb      	ldrb	r3, [r7, #31]
  4007b0:	3301      	adds	r3, #1
  4007b2:	77fb      	strb	r3, [r7, #31]
  4007b4:	7ffa      	ldrb	r2, [r7, #31]
  4007b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4007b8:	429a      	cmp	r2, r3
  4007ba:	dbdb      	blt.n	400774 <motors_conf+0x1c>
  4007bc:	4b4a      	ldr	r3, [pc, #296]	; (4008e8 <motors_conf+0x190>)
  4007be:	7c5b      	ldrb	r3, [r3, #17]
  4007c0:	f242 1234 	movw	r2, #8500	; 0x2134
  4007c4:	4619      	mov	r1, r3
  4007c6:	4847      	ldr	r0, [pc, #284]	; (4008e4 <motors_conf+0x18c>)
  4007c8:	f7ff ff34 	bl	400634 <pwm_channel_conf>
  4007cc:	4b47      	ldr	r3, [pc, #284]	; (4008ec <motors_conf+0x194>)
  4007ce:	7c5b      	ldrb	r3, [r3, #17]
  4007d0:	f242 1234 	movw	r2, #8500	; 0x2134
  4007d4:	4619      	mov	r1, r3
  4007d6:	4843      	ldr	r0, [pc, #268]	; (4008e4 <motors_conf+0x18c>)
  4007d8:	f7ff ff2c 	bl	400634 <pwm_channel_conf>
  4007dc:	4b44      	ldr	r3, [pc, #272]	; (4008f0 <motors_conf+0x198>)
  4007de:	7c5b      	ldrb	r3, [r3, #17]
  4007e0:	f242 1234 	movw	r2, #8500	; 0x2134
  4007e4:	4619      	mov	r1, r3
  4007e6:	483f      	ldr	r0, [pc, #252]	; (4008e4 <motors_conf+0x18c>)
  4007e8:	f7ff ff24 	bl	400634 <pwm_channel_conf>
  4007ec:	4b41      	ldr	r3, [pc, #260]	; (4008f4 <motors_conf+0x19c>)
  4007ee:	7c5b      	ldrb	r3, [r3, #17]
  4007f0:	f242 1234 	movw	r2, #8500	; 0x2134
  4007f4:	4619      	mov	r1, r3
  4007f6:	483b      	ldr	r0, [pc, #236]	; (4008e4 <motors_conf+0x18c>)
  4007f8:	f7ff ff1c 	bl	400634 <pwm_channel_conf>
  4007fc:	4b3a      	ldr	r3, [pc, #232]	; (4008e8 <motors_conf+0x190>)
  4007fe:	6818      	ldr	r0, [r3, #0]
  400800:	4b39      	ldr	r3, [pc, #228]	; (4008e8 <motors_conf+0x190>)
  400802:	685b      	ldr	r3, [r3, #4]
  400804:	2202      	movs	r2, #2
  400806:	4619      	mov	r1, r3
  400808:	f7ff fd34 	bl	400274 <gpio_conf>
  40080c:	4b37      	ldr	r3, [pc, #220]	; (4008ec <motors_conf+0x194>)
  40080e:	6818      	ldr	r0, [r3, #0]
  400810:	4b36      	ldr	r3, [pc, #216]	; (4008ec <motors_conf+0x194>)
  400812:	685b      	ldr	r3, [r3, #4]
  400814:	2202      	movs	r2, #2
  400816:	4619      	mov	r1, r3
  400818:	f7ff fd2c 	bl	400274 <gpio_conf>
  40081c:	4b34      	ldr	r3, [pc, #208]	; (4008f0 <motors_conf+0x198>)
  40081e:	6818      	ldr	r0, [r3, #0]
  400820:	4b33      	ldr	r3, [pc, #204]	; (4008f0 <motors_conf+0x198>)
  400822:	685b      	ldr	r3, [r3, #4]
  400824:	2202      	movs	r2, #2
  400826:	4619      	mov	r1, r3
  400828:	f7ff fd24 	bl	400274 <gpio_conf>
  40082c:	4b31      	ldr	r3, [pc, #196]	; (4008f4 <motors_conf+0x19c>)
  40082e:	6818      	ldr	r0, [r3, #0]
  400830:	4b30      	ldr	r3, [pc, #192]	; (4008f4 <motors_conf+0x19c>)
  400832:	685b      	ldr	r3, [r3, #4]
  400834:	2202      	movs	r2, #2
  400836:	4619      	mov	r1, r3
  400838:	f7ff fd1c 	bl	400274 <gpio_conf>
  40083c:	4b2a      	ldr	r3, [pc, #168]	; (4008e8 <motors_conf+0x190>)
  40083e:	6898      	ldr	r0, [r3, #8]
  400840:	4b29      	ldr	r3, [pc, #164]	; (4008e8 <motors_conf+0x190>)
  400842:	68db      	ldr	r3, [r3, #12]
  400844:	2200      	movs	r2, #0
  400846:	4619      	mov	r1, r3
  400848:	f7ff fd14 	bl	400274 <gpio_conf>
  40084c:	4b27      	ldr	r3, [pc, #156]	; (4008ec <motors_conf+0x194>)
  40084e:	6898      	ldr	r0, [r3, #8]
  400850:	4b26      	ldr	r3, [pc, #152]	; (4008ec <motors_conf+0x194>)
  400852:	68db      	ldr	r3, [r3, #12]
  400854:	2201      	movs	r2, #1
  400856:	4619      	mov	r1, r3
  400858:	f7ff fd0c 	bl	400274 <gpio_conf>
  40085c:	4b24      	ldr	r3, [pc, #144]	; (4008f0 <motors_conf+0x198>)
  40085e:	6898      	ldr	r0, [r3, #8]
  400860:	4b23      	ldr	r3, [pc, #140]	; (4008f0 <motors_conf+0x198>)
  400862:	68db      	ldr	r3, [r3, #12]
  400864:	2201      	movs	r2, #1
  400866:	4619      	mov	r1, r3
  400868:	f7ff fd04 	bl	400274 <gpio_conf>
  40086c:	4b21      	ldr	r3, [pc, #132]	; (4008f4 <motors_conf+0x19c>)
  40086e:	6898      	ldr	r0, [r3, #8]
  400870:	4b20      	ldr	r3, [pc, #128]	; (4008f4 <motors_conf+0x19c>)
  400872:	68db      	ldr	r3, [r3, #12]
  400874:	2201      	movs	r2, #1
  400876:	4619      	mov	r1, r3
  400878:	f7ff fcfc 	bl	400274 <gpio_conf>
  40087c:	2202      	movs	r2, #2
  40087e:	2108      	movs	r1, #8
  400880:	481d      	ldr	r0, [pc, #116]	; (4008f8 <motors_conf+0x1a0>)
  400882:	f7ff fcf7 	bl	400274 <gpio_conf>
  400886:	2202      	movs	r2, #2
  400888:	f44f 7100 	mov.w	r1, #512	; 0x200
  40088c:	481a      	ldr	r0, [pc, #104]	; (4008f8 <motors_conf+0x1a0>)
  40088e:	f7ff fcf1 	bl	400274 <gpio_conf>
  400892:	2202      	movs	r2, #2
  400894:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  400898:	4817      	ldr	r0, [pc, #92]	; (4008f8 <motors_conf+0x1a0>)
  40089a:	f7ff fceb 	bl	400274 <gpio_conf>
  40089e:	2202      	movs	r2, #2
  4008a0:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
  4008a4:	4814      	ldr	r0, [pc, #80]	; (4008f8 <motors_conf+0x1a0>)
  4008a6:	f7ff fce5 	bl	400274 <gpio_conf>
  4008aa:	2108      	movs	r1, #8
  4008ac:	4812      	ldr	r0, [pc, #72]	; (4008f8 <motors_conf+0x1a0>)
  4008ae:	f7ff fe19 	bl	4004e4 <gpio_set>
  4008b2:	f44f 7100 	mov.w	r1, #512	; 0x200
  4008b6:	4810      	ldr	r0, [pc, #64]	; (4008f8 <motors_conf+0x1a0>)
  4008b8:	f7ff fe14 	bl	4004e4 <gpio_set>
  4008bc:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  4008c0:	480d      	ldr	r0, [pc, #52]	; (4008f8 <motors_conf+0x1a0>)
  4008c2:	f7ff fe0f 	bl	4004e4 <gpio_set>
  4008c6:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
  4008ca:	480b      	ldr	r0, [pc, #44]	; (4008f8 <motors_conf+0x1a0>)
  4008cc:	f7ff fe0a 	bl	4004e4 <gpio_set>
  4008d0:	bf00      	nop
  4008d2:	3720      	adds	r7, #32
  4008d4:	46bd      	mov	sp, r7
  4008d6:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
  4008da:	b004      	add	sp, #16
  4008dc:	4770      	bx	lr
  4008de:	bf00      	nop
  4008e0:	08f0d180 	ldmeq	r0!, {r7, r8, ip, lr, pc}^
  4008e4:	40020000 	andmi	r0, r2, r0
  4008e8:	20400000 	subcs	r0, r0, r0
  4008ec:	20400014 	subcs	r0, r0, r4, lsl r0
  4008f0:	20400028 	subcs	r0, r0, r8, lsr #32
  4008f4:	2040003c 	subcs	r0, r0, ip, lsr r0
  4008f8:	400e1200 	andmi	r1, lr, r0, lsl #4

004008fc <irq_handler_tc0>:
  4008fc:	b580      	push	{r7, lr}
  4008fe:	af00      	add	r7, sp, #0
  400900:	4b09      	ldr	r3, [pc, #36]	; (400928 <irq_handler_tc0+0x2c>)
  400902:	6a1b      	ldr	r3, [r3, #32]
  400904:	f003 0310 	and.w	r3, r3, #16
  400908:	2b00      	cmp	r3, #0
  40090a:	d00b      	beq.n	400924 <irq_handler_tc0+0x28>
  40090c:	4b07      	ldr	r3, [pc, #28]	; (40092c <irq_handler_tc0+0x30>)
  40090e:	781b      	ldrb	r3, [r3, #0]
  400910:	b2db      	uxtb	r3, r3
  400912:	43db      	mvns	r3, r3
  400914:	b2da      	uxtb	r2, r3
  400916:	4b05      	ldr	r3, [pc, #20]	; (40092c <irq_handler_tc0+0x30>)
  400918:	4611      	mov	r1, r2
  40091a:	7019      	strb	r1, [r3, #0]
  40091c:	2101      	movs	r1, #1
  40091e:	4804      	ldr	r0, [pc, #16]	; (400930 <irq_handler_tc0+0x34>)
  400920:	f7ff fdfc 	bl	40051c <gpio_write>
  400924:	bf00      	nop
  400926:	bd80      	pop	{r7, pc}
  400928:	4000c000 	andmi	ip, r0, r0
  40092c:	20400060 	subcs	r0, r0, r0, rrx
  400930:	400e1000 	andmi	r1, lr, r0

00400934 <timer_conf>:
  400934:	b580      	push	{r7, lr}
  400936:	af00      	add	r7, sp, #0
  400938:	4b0c      	ldr	r3, [pc, #48]	; (40096c <timer_conf+0x38>)
  40093a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  40093e:	611a      	str	r2, [r3, #16]
  400940:	4b0b      	ldr	r3, [pc, #44]	; (400970 <timer_conf+0x3c>)
  400942:	f244 0204 	movw	r2, #16388	; 0x4004
  400946:	605a      	str	r2, [r3, #4]
  400948:	4b09      	ldr	r3, [pc, #36]	; (400970 <timer_conf+0x3c>)
  40094a:	f649 4240 	movw	r2, #40000	; 0x9c40
  40094e:	61da      	str	r2, [r3, #28]
  400950:	4b07      	ldr	r3, [pc, #28]	; (400970 <timer_conf+0x3c>)
  400952:	2205      	movs	r2, #5
  400954:	601a      	str	r2, [r3, #0]
  400956:	4b06      	ldr	r3, [pc, #24]	; (400970 <timer_conf+0x3c>)
  400958:	2210      	movs	r2, #16
  40095a:	625a      	str	r2, [r3, #36]	; 0x24
  40095c:	4b04      	ldr	r3, [pc, #16]	; (400970 <timer_conf+0x3c>)
  40095e:	2205      	movs	r2, #5
  400960:	601a      	str	r2, [r3, #0]
  400962:	2017      	movs	r0, #23
  400964:	f7ff fede 	bl	400724 <NVIC_EnableIRQ>
  400968:	bf00      	nop
  40096a:	bd80      	pop	{r7, pc}
  40096c:	400e0600 	andmi	r0, lr, r0, lsl #12
  400970:	4000c000 	andmi	ip, r0, r0

00400974 <main>:
  400974:	b5f0      	push	{r4, r5, r6, r7, lr}
  400976:	b093      	sub	sp, #76	; 0x4c
  400978:	af12      	add	r7, sp, #72	; 0x48
  40097a:	2202      	movs	r2, #2
  40097c:	2101      	movs	r1, #1
  40097e:	4814      	ldr	r0, [pc, #80]	; (4009d0 <main+0x5c>)
  400980:	f7ff fc78 	bl	400274 <gpio_conf>
  400984:	4e13      	ldr	r6, [pc, #76]	; (4009d4 <main+0x60>)
  400986:	4b14      	ldr	r3, [pc, #80]	; (4009d8 <main+0x64>)
  400988:	ac0c      	add	r4, sp, #48	; 0x30
  40098a:	461d      	mov	r5, r3
  40098c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  40098e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  400990:	682b      	ldr	r3, [r5, #0]
  400992:	6023      	str	r3, [r4, #0]
  400994:	4b11      	ldr	r3, [pc, #68]	; (4009dc <main+0x68>)
  400996:	ac07      	add	r4, sp, #28
  400998:	461d      	mov	r5, r3
  40099a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  40099c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  40099e:	682b      	ldr	r3, [r5, #0]
  4009a0:	6023      	str	r3, [r4, #0]
  4009a2:	4b0f      	ldr	r3, [pc, #60]	; (4009e0 <main+0x6c>)
  4009a4:	ac02      	add	r4, sp, #8
  4009a6:	461d      	mov	r5, r3
  4009a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  4009aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  4009ac:	682b      	ldr	r3, [r5, #0]
  4009ae:	6023      	str	r3, [r4, #0]
  4009b0:	466a      	mov	r2, sp
  4009b2:	f106 030c 	add.w	r3, r6, #12
  4009b6:	e893 0003 	ldmia.w	r3, {r0, r1}
  4009ba:	e882 0003 	stmia.w	r2, {r0, r1}
  4009be:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
  4009c2:	2004      	movs	r0, #4
  4009c4:	f7ff fec8 	bl	400758 <motors_conf>
  4009c8:	f7ff ffb4 	bl	400934 <timer_conf>
  4009cc:	e7fe      	b.n	4009cc <main+0x58>
  4009ce:	bf00      	nop
  4009d0:	400e1000 	andmi	r1, lr, r0
  4009d4:	20400000 	subcs	r0, r0, r0
  4009d8:	2040003c 	subcs	r0, r0, ip, lsr r0
  4009dc:	20400028 	subcs	r0, r0, r8, lsr #32
  4009e0:	20400014 	subcs	r0, r0, r4, lsl r0
  4009e4:	00000001 	andeq	r0, r0, r1
  4009e8:	00000002 	andeq	r0, r0, r2
  4009ec:	00000004 	andeq	r0, r0, r4
  4009f0:	00000008 	andeq	r0, r0, r8
  4009f4:	00000010 	andeq	r0, r0, r0, lsl r0
  4009f8:	00000020 	andeq	r0, r0, r0, lsr #32
  4009fc:	00000040 	andeq	r0, r0, r0, asr #32
  400a00:	00000080 	andeq	r0, r0, r0, lsl #1
  400a04:	00000100 	andeq	r0, r0, r0, lsl #2
  400a08:	00000200 	andeq	r0, r0, r0, lsl #4
  400a0c:	00000400 	andeq	r0, r0, r0, lsl #8

Disassembly of section .init:

00400a10 <_init>:
  400a10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400a12:	bf00      	nop

Disassembly of section .fini:

00400a14 <_fini>:
  400a14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400a16:	bf00      	nop

Disassembly of section .data:

20400000 <motor_FL>:
20400000:	400e1200 	andmi	r1, lr, r0, lsl #4
20400004:	00400000 	subeq	r0, r0, r0
20400008:	400e1200 	andmi	r1, lr, r0, lsl #4
2040000c:	00002000 	andeq	r2, r0, r0
20400010:	00000000 	andeq	r0, r0, r0

20400014 <motor_FR>:
20400014:	400e1200 	andmi	r1, lr, r0, lsl #4
20400018:	00000004 	andeq	r0, r0, r4
2040001c:	400e0e00 	andmi	r0, lr, r0, lsl #28
20400020:	00000001 	andeq	r0, r0, r1
20400024:	00000101 	andeq	r0, r0, r1, lsl #2

20400028 <motor_BL>:
20400028:	400e1200 	andmi	r1, lr, r0, lsl #4
2040002c:	00010000 	andeq	r0, r1, r0
20400030:	400e0e00 	andmi	r0, lr, r0, lsl #28
20400034:	00008000 	andeq	r8, r0, r0
20400038:	00000201 	andeq	r0, r0, r1, lsl #4

2040003c <motor_BR>:
2040003c:	400e1200 	andmi	r1, lr, r0, lsl #4
20400040:	10000000 	andne	r0, r0, r0
20400044:	400e0e00 	andmi	r0, lr, r0, lsl #28
20400048:	00001000 	andeq	r1, r0, r0
2040004c:	00000301 	andeq	r0, r0, r1, lsl #6

Disassembly of section .bss:

20400050 <_bss>:
	...

20400060 <ledstate>:
20400060:	00000000 	andeq	r0, r0, r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002d41 	andeq	r2, r0, r1, asr #26
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000023 	andeq	r0, r0, r3, lsr #32
  10:	2d453705 	stclcs	7, cr3, [r5, #-20]	; 0xffffffec
  14:	0d06004d 	stceq	0, cr0, [r6, #-308]	; 0xfffffecc
  18:	02094d07 	andeq	r4, r9, #448	; 0x1c0
  1c:	0412080a 	ldreq	r0, [r2], #-2058	; 0xfffff7f6
  20:	01150114 	tsteq	r5, r4, lsl r1
  24:	01180317 	tsteq	r8, r7, lsl r3
  28:	011c011a 	tsteq	ip, sl, lsl r1
  2c:	Address 0x0000002c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__top_flash+0xad0d24>
   4:	74412820 	strbvc	r2, [r1], #-2080	; 0xfffff7e0
   8:	206c656d 	rsbcs	r6, ip, sp, ror #10
   c:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
  10:	35203a64 	strcc	r3, [r0, #-2660]!	; 0xfffff59c
  14:	20293830 	eorcs	r3, r9, r0, lsr r8
  18:	2e332e36 	mrccs	14, 1, r2, cr3, cr6, {1}
  1c:	30322031 	eorscc	r2, r2, r1, lsr r0
  20:	36303731 			; <UNDEFINED> instruction: 0x36303731
  24:	28203032 	stmdacs	r0!, {r1, r4, r5, ip, sp}
  28:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  2c:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  30:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  34:	6d652f4d 	stclvs	15, cr2, [r5, #-308]!	; 0xfffffecc
  38:	64646562 	strbtvs	r6, [r4], #-1378	; 0xfffffa9e
  3c:	362d6465 	strtcc	r6, [sp], -r5, ror #8
  40:	6172622d 	cmnvs	r2, sp, lsr #4
  44:	2068636e 	rsbcs	r6, r8, lr, ror #6
  48:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  4c:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
  50:	39343220 	ldmdbcc	r4!, {r5, r9, ip, sp}
  54:	5d373334 	ldcpl	3, cr3, [r7, #-208]!	; 0xffffff30
	...
