TimeQuest Timing Analyzer report for BumperCar
Wed Jun 06 21:33:45 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'vga_ctrl:vga_ctrl_realization|clk25m'
 12. Slow Model Setup: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'
 13. Slow Model Setup: 'vga_ctrl:vga_ctrl_realization|clk50m'
 14. Slow Model Setup: 'clk100m'
 15. Slow Model Hold: 'clk100m'
 16. Slow Model Hold: 'vga_ctrl:vga_ctrl_realization|clk50m'
 17. Slow Model Hold: 'vga_ctrl:vga_ctrl_realization|clk25m'
 18. Slow Model Hold: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'
 19. Slow Model Minimum Pulse Width: 'clk100m'
 20. Slow Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk25m'
 21. Slow Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'
 22. Slow Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk50m'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Output Enable Times
 28. Minimum Output Enable Times
 29. Output Disable Times
 30. Minimum Output Disable Times
 31. Fast Model Setup Summary
 32. Fast Model Hold Summary
 33. Fast Model Recovery Summary
 34. Fast Model Removal Summary
 35. Fast Model Minimum Pulse Width Summary
 36. Fast Model Setup: 'vga_ctrl:vga_ctrl_realization|clk25m'
 37. Fast Model Setup: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'
 38. Fast Model Setup: 'vga_ctrl:vga_ctrl_realization|clk50m'
 39. Fast Model Setup: 'clk100m'
 40. Fast Model Hold: 'clk100m'
 41. Fast Model Hold: 'vga_ctrl:vga_ctrl_realization|clk50m'
 42. Fast Model Hold: 'vga_ctrl:vga_ctrl_realization|clk25m'
 43. Fast Model Hold: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'
 44. Fast Model Minimum Pulse Width: 'clk100m'
 45. Fast Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk25m'
 46. Fast Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'
 47. Fast Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk50m'
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Output Enable Times
 53. Minimum Output Enable Times
 54. Output Disable Times
 55. Minimum Output Disable Times
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Setup Transfers
 62. Hold Transfers
 63. Report TCCS
 64. Report RSKM
 65. Unconstrained Paths
 66. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; BumperCar                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C70F672C8                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                 ;
+-----------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------+
; clk100m                                                                                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk100m }                                                                                             ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { vga_ctrl:vga_ctrl_realization|clk25m }                                                                ;
; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { vga_ctrl:vga_ctrl_realization|clk50m }                                                                ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk } ;
+-----------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                   ;
+-----------+-----------------+--------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                           ; Note ;
+-----------+-----------------+--------------------------------------+------+
; 101.4 MHz ; 101.4 MHz       ; vga_ctrl:vga_ctrl_realization|clk25m ;      ;
+-----------+-----------------+--------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                     ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; -8.862 ; -1011.884     ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -3.174 ; -216.020      ;
; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; 1.091  ; 0.000         ;
; clk100m                                                                                             ; 3.169  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                      ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; clk100m                                                                                             ; -3.180 ; -6.115        ;
; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; -0.857 ; -0.857        ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 0.499  ; 0.000         ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.743  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                       ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; clk100m                                                                                             ; -1.941 ; -4.909        ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; -0.742 ; -238.924      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -0.742 ; -175.112      ;
; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; -0.742 ; -1.484        ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'vga_ctrl:vga_ctrl_realization|clk25m'                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                   ; To Node                                                                ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -8.862 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.898      ;
; -8.794 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.830      ;
; -8.776 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.812      ;
; -8.775 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.811      ;
; -8.740 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.776      ;
; -8.708 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.744      ;
; -8.689 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.725      ;
; -8.672 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.708      ;
; -8.670 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.706      ;
; -8.654 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.690      ;
; -8.612 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 9.652      ;
; -8.612 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 9.652      ;
; -8.612 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[6]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 9.652      ;
; -8.604 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.005     ; 9.639      ;
; -8.599 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.006     ; 9.633      ;
; -8.586 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.622      ;
; -8.584 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.620      ;
; -8.584 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.620      ;
; -8.578 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.614      ;
; -8.578 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.614      ;
; -8.578 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.614      ;
; -8.578 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.614      ;
; -8.578 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.614      ;
; -8.528 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[7]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.564      ;
; -8.526 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 9.566      ;
; -8.526 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 9.566      ;
; -8.526 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[6]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 9.566      ;
; -8.518 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.005     ; 9.553      ;
; -8.516 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.552      ;
; -8.513 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.006     ; 9.547      ;
; -8.497 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.010      ; 9.547      ;
; -8.497 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.533      ;
; -8.497 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.533      ;
; -8.492 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.528      ;
; -8.492 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.528      ;
; -8.492 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.528      ;
; -8.492 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.528      ;
; -8.492 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.528      ;
; -8.462 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.498      ;
; -8.442 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[7]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.478      ;
; -8.439 ; vga_ctrl:vga_ctrl_realization|vx[7]                                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.016     ; 9.463      ;
; -8.433 ; vga_ctrl:vga_ctrl_realization|vx[6]                                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.016     ; 9.457      ;
; -8.431 ; vga_ctrl:vga_ctrl_realization|vx[5]                                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.016     ; 9.455      ;
; -8.429 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.465      ;
; -8.425 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[0]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.010      ; 9.475      ;
; -8.417 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.453      ;
; -8.411 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.010      ; 9.461      ;
; -8.410 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.446      ;
; -8.394 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.430      ;
; -8.392 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.428      ;
; -8.382 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[7]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.002      ; 9.424      ;
; -8.375 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.411      ;
; -8.371 ; vga_ctrl:vga_ctrl_realization|vx[7]                                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.016     ; 9.395      ;
; -8.365 ; vga_ctrl:vga_ctrl_realization|vy[8]                                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.016     ; 9.389      ;
; -8.365 ; vga_ctrl:vga_ctrl_realization|vx[6]                                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.016     ; 9.389      ;
; -8.363 ; vga_ctrl:vga_ctrl_realization|vx[5]                                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.016     ; 9.387      ;
; -8.349 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.385      ;
; -8.339 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[0]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.010      ; 9.389      ;
; -8.338 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.374      ;
; -8.334 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 9.374      ;
; -8.334 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 9.374      ;
; -8.334 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[6]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 9.374      ;
; -8.330 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.366      ;
; -8.326 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.005     ; 9.361      ;
; -8.321 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.006     ; 9.355      ;
; -8.317 ; vga_ctrl:vga_ctrl_realization|vx[7]                                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.016     ; 9.341      ;
; -8.311 ; vga_ctrl:vga_ctrl_realization|vx[6]                                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.016     ; 9.335      ;
; -8.309 ; vga_ctrl:vga_ctrl_realization|vx[5]                                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.016     ; 9.333      ;
; -8.307 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.343      ;
; -8.305 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.341      ;
; -8.300 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.336      ;
; -8.300 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.336      ;
; -8.300 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.336      ;
; -8.300 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.336      ;
; -8.300 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.336      ;
; -8.297 ; vga_ctrl:vga_ctrl_realization|vy[8]                                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.016     ; 9.321      ;
; -8.296 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[7]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.002      ; 9.338      ;
; -8.295 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.331      ;
; -8.286 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[8]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.002      ; 9.328      ;
; -8.279 ; vga_ctrl:vga_ctrl_realization|vy[7]                                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.016     ; 9.303      ;
; -8.270 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.306      ;
; -8.267 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.002     ; 9.305      ;
; -8.251 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.287      ;
; -8.250 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[7]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.286      ;
; -8.248 ; vga_ctrl:vga_ctrl_realization|vy[6]                                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.016     ; 9.272      ;
; -8.247 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 9.287      ;
; -8.247 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 9.287      ;
; -8.247 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[6]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 9.287      ;
; -8.243 ; vga_ctrl:vga_ctrl_realization|vy[8]                                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.016     ; 9.267      ;
; -8.239 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.005     ; 9.274      ;
; -8.238 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[1]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.002     ; 9.276      ;
; -8.236 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.272      ;
; -8.234 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.006     ; 9.268      ;
; -8.227 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.263      ;
; -8.225 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.261      ;
; -8.219 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.010      ; 9.269      ;
; -8.218 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[9]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.002      ; 9.260      ;
; -8.216 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.252      ;
; -8.213 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.249      ;
; -8.213 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 9.249      ;
+--------+-----------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                                                                       ; Launch Clock                         ; Latch Clock                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.174 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[22]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.016     ; 4.198      ;
; -2.935 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[22]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.016     ; 3.959      ;
; -2.541 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 3.557      ;
; -2.540 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[5]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 3.556      ;
; -2.539 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 3.555      ;
; -2.538 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 3.554      ;
; -2.537 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[3]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 3.553      ;
; -2.536 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 3.552      ;
; -2.536 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 3.552      ;
; -2.534 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[7]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 3.550      ;
; -2.532 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_oe            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 3.548      ;
; -2.529 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 3.545      ;
; -2.527 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 3.543      ;
; -2.525 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[9]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 3.541      ;
; -2.523 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 3.539      ;
; -2.509 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[0]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.032     ; 3.517      ;
; -2.509 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[1]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.032     ; 3.517      ;
; -2.302 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 3.318      ;
; -2.301 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[5]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 3.317      ;
; -2.300 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 3.316      ;
; -2.299 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 3.315      ;
; -2.298 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[3]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 3.314      ;
; -2.297 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 3.313      ;
; -2.297 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 3.313      ;
; -2.295 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[7]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 3.311      ;
; -2.293 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_oe            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 3.309      ;
; -2.290 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 3.306      ;
; -2.288 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 3.304      ;
; -2.286 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[9]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 3.302      ;
; -2.284 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 3.300      ;
; -2.270 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[0]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.032     ; 3.278      ;
; -2.270 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[1]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.032     ; 3.278      ;
; -2.216 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[11]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.011     ; 3.245      ;
; -2.170 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 3.204      ;
; -2.169 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 3.203      ;
; -2.168 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 3.202      ;
; -2.165 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 3.199      ;
; -2.164 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 3.198      ;
; -2.163 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 3.197      ;
; -2.159 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[31]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 3.193      ;
; -2.098 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[2]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 3.114      ;
; -2.098 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[3]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 3.114      ;
; -2.098 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[4]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 3.114      ;
; -2.098 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[5]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 3.114      ;
; -2.098 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[6]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 3.114      ;
; -2.098 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[7]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 3.114      ;
; -2.098 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[8]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 3.114      ;
; -2.098 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[9]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 3.114      ;
; -2.098 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[10]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 3.114      ;
; -2.098 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[11]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 3.114      ;
; -2.098 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[12]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 3.114      ;
; -2.098 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[13]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 3.114      ;
; -2.098 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[14]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 3.114      ;
; -2.098 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[15]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 3.114      ;
; -2.098 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[16]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 3.114      ;
; -2.098 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[18]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 3.114      ;
; -2.072 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[7]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.031     ; 3.081      ;
; -2.072 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.031     ; 3.081      ;
; -2.072 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.031     ; 3.081      ;
; -1.992 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[29]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.008     ; 3.024      ;
; -1.992 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[27]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.008     ; 3.024      ;
; -1.931 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 2.965      ;
; -1.930 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 2.964      ;
; -1.929 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 2.963      ;
; -1.926 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 2.960      ;
; -1.925 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 2.959      ;
; -1.924 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 2.958      ;
; -1.920 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[31]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 2.954      ;
; -1.859 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[2]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 2.875      ;
; -1.859 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[3]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 2.875      ;
; -1.859 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[4]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 2.875      ;
; -1.859 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[5]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 2.875      ;
; -1.859 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[6]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 2.875      ;
; -1.859 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[7]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 2.875      ;
; -1.859 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[8]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 2.875      ;
; -1.859 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[9]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 2.875      ;
; -1.859 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[10]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 2.875      ;
; -1.859 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[11]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 2.875      ;
; -1.859 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[12]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 2.875      ;
; -1.859 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[13]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 2.875      ;
; -1.859 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[14]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 2.875      ;
; -1.859 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[15]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 2.875      ;
; -1.859 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[16]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 2.875      ;
; -1.859 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[18]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 2.875      ;
; -1.857 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 2.891      ;
; -1.857 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 2.891      ;
; -1.857 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 2.891      ;
; -1.856 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 2.890      ;
; -1.856 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 2.890      ;
; -1.854 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 2.888      ;
; -1.854 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 2.888      ;
; -1.852 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 2.886      ;
; -1.846 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 2.880      ;
; -1.844 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 2.878      ;
; -1.844 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 2.878      ;
; -1.843 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 2.877      ;
; -1.756 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[16]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.008      ; 2.804      ;
; -1.753 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[29]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.008     ; 2.785      ;
; -1.753 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[27]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.008     ; 2.785      ;
; -1.726 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.032     ; 2.734      ;
+--------+----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'vga_ctrl:vga_ctrl_realization|clk50m'                                                                                                                                                   ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 1.091 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; 0.500        ; 1.052      ; 0.805      ;
; 1.591 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; 1.000        ; 1.052      ; 0.805      ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk100m'                                                                                                                                                                                                                      ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                             ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 3.169 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.500        ; 3.375      ; 1.050      ;
; 3.414 ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; 0.500        ; 3.375      ; 0.805      ;
; 3.669 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 3.375      ; 1.050      ;
; 3.914 ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; 1.000        ; 3.375      ; 0.805      ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk100m'                                                                                                                                                                                                                        ;
+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                             ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -3.180 ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; 0.000        ; 3.375      ; 0.805      ;
; -2.935 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 3.375      ; 1.050      ;
; -2.680 ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; -0.500       ; 3.375      ; 0.805      ;
; -2.435 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; -0.500       ; 3.375      ; 1.050      ;
+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'vga_ctrl:vga_ctrl_realization|clk50m'                                                                                                                                                     ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.857 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; 0.000        ; 1.052      ; 0.805      ;
; -0.357 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; -0.500       ; 1.052      ; 0.805      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'vga_ctrl:vga_ctrl_realization|clk25m'                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                    ; Launch Clock                                                                                        ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.499 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|iostate.receiving                             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|iostate.receiving    ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|iostate.updating                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|iostate.updating     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id                                                   ; vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id                          ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.805      ;
; 0.728 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[16]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.006      ; 1.040      ;
; 0.729 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[1]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.006      ; 1.041      ;
; 0.729 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[11]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.006      ; 1.041      ;
; 0.733 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[15]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.006      ; 1.045      ;
; 0.733 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[18]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.006      ; 1.045      ;
; 0.739 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|rt[0]                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.006      ; 1.051      ;
; 0.740 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[1]                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.006      ; 1.052      ;
; 0.748 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[19]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[19]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.054      ;
; 0.770 ; vga_ctrl:vga_ctrl_realization|vy[9]                                                                 ; vga_ctrl:vga_ctrl_realization|vst                                          ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.076      ;
; 0.964 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[31]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.005      ; 1.275      ;
; 1.036 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[0]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.006      ; 1.348      ;
; 1.037 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[26]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.005      ; 1.348      ;
; 1.050 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[21]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.005      ; 1.361      ;
; 1.061 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[19]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.367      ;
; 1.165 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[1]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[1]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.471      ;
; 1.171 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[11]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[11]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.477      ;
; 1.172 ; vga_ctrl:vga_ctrl_realization|vx[7]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[7]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; vga_ctrl:vga_ctrl_realization|vy[5]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[5]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[3]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[3]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[5]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[5]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.478      ;
; 1.175 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[10]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[10]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.481      ;
; 1.176 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[12]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[12]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[8]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[8]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[8]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[8]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[9]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[9]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[14]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[14] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[17]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[14]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[14]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[17]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[17]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.483      ;
; 1.180 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[11]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[11] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.486      ;
; 1.181 ; vga_ctrl:vga_ctrl_realization|vy[1]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[1]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.487      ;
; 1.186 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[7]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[7]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.492      ;
; 1.186 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[9]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[9]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.492      ;
; 1.189 ; vga_ctrl:vga_ctrl_realization|vx[3]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[3]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.495      ;
; 1.194 ; vga_ctrl:vga_ctrl_realization|vy[7]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[7]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.500      ;
; 1.195 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[12]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.002     ; 1.499      ;
; 1.195 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[19]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.005      ; 1.506      ;
; 1.195 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[20]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.005      ; 1.506      ;
; 1.200 ; vga_ctrl:vga_ctrl_realization|vy[8]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[8]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.506      ;
; 1.200 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[6]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.002     ; 1.504      ;
; 1.201 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[25]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.005      ; 1.512      ;
; 1.204 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[3]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]              ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.510      ;
; 1.212 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[18]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[18]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.518      ;
; 1.225 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[2]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[2]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[4]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[4]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[13]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[13]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.531      ;
; 1.226 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[6]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[6]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[15]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[15]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[16]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[16]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.532      ;
; 1.240 ; vga_ctrl:vga_ctrl_realization|vy[6]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[6]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.546      ;
; 1.240 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|state.nul                                     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|iostate.waiting      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.546      ;
; 1.244 ; vga_ctrl:vga_ctrl_realization|vx[4]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[4]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.550      ;
; 1.249 ; vga_ctrl:vga_ctrl_realization|vx[2]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[2]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.555      ;
; 1.250 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|iostate.receiving                             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|iostate.updating     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.556      ;
; 1.252 ; vga_ctrl:vga_ctrl_realization|vx[1]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[1]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.558      ;
; 1.254 ; vga_ctrl:vga_ctrl_realization|vx[6]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[6]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.560      ;
; 1.384 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[0]                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.004      ; 1.694      ;
; 1.394 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[30]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.005      ; 1.705      ;
; 1.410 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[24]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.005      ; 1.721      ;
; 1.432 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[14]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.002     ; 1.736      ;
; 1.435 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[13]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.002     ; 1.739      ;
; 1.437 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[10]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.002     ; 1.741      ;
; 1.440 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[3]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.002     ; 1.744      ;
; 1.444 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[7]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.002     ; 1.748      ;
; 1.457 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[2]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.002     ; 1.761      ;
; 1.472 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[6]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.778      ;
; 1.472 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[8]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.002     ; 1.776      ;
; 1.473 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[2]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[2]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.779      ;
; 1.473 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[4]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[4]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.779      ;
; 1.494 ; vga_ctrl:vga_ctrl_realization|vy[4]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[4]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.800      ;
; 1.505 ; vga_ctrl:vga_ctrl_realization|vx[4]                                                                 ; vga_ctrl:vga_ctrl_realization|hst                                          ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 1.812      ;
; 1.517 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[3]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[3]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.823      ;
; 1.520 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[7]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[7]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.826      ;
; 1.537 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[23]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.005      ; 1.848      ;
; 1.540 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[28]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.005      ; 1.851      ;
; 1.551 ; vga_ctrl:vga_ctrl_realization|vy[3]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[3]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.857      ;
; 1.553 ; vga_ctrl:vga_ctrl_realization|vy[3]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[0]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.859      ;
; 1.561 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[2]                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.003      ; 1.870      ;
; 1.565 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|rt[1]                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.003      ; 1.874      ;
; 1.573 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[7]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[7]              ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.002      ; 1.881      ;
; 1.583 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|iostate.reading                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|iostate.receiving    ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.889      ;
; 1.585 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[5]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]              ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.002      ; 1.893      ;
; 1.585 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[0]                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.003      ; 1.894      ;
; 1.595 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[1]                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.003      ; 1.904      ;
; 1.595 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[5]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.002     ; 1.899      ;
; 1.599 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[9]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.002     ; 1.903      ;
; 1.609 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[4]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.002     ; 1.913      ;
; 1.612 ; vga_ctrl:vga_ctrl_realization|vx[5]                                                                 ; vga_ctrl:vga_ctrl_realization|hst                                          ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 1.919      ;
; 1.614 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[2]                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.003      ; 1.923      ;
; 1.629 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|rt[2]                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.003      ; 1.938      ;
; 1.642 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[1]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[1]              ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.004      ; 1.952      ;
; 1.648 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[16]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.954      ;
; 1.650 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[11]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[12]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.956      ;
; 1.651 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[3]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[4]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.957      ;
; 1.651 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[5]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[6]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.957      ;
; 1.651 ; vga_ctrl:vga_ctrl_realization|vy[5]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[6]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.957      ;
; 1.654 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[10]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[11]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.960      ;
+-------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                                                                       ; Launch Clock                         ; Latch Clock                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.743 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 1.043      ;
; 0.743 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[9]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 1.043      ;
; 0.743 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 1.043      ;
; 0.751 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 1.051      ;
; 0.759 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 1.059      ;
; 0.897 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 1.197      ;
; 0.957 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[7]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.005     ; 1.258      ;
; 0.964 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[3]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 1.264      ;
; 0.967 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.005     ; 1.268      ;
; 0.973 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 1.273      ;
; 1.037 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.005     ; 1.338      ;
; 1.039 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.005     ; 1.340      ;
; 1.040 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.005     ; 1.341      ;
; 1.041 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 1.341      ;
; 1.042 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 1.342      ;
; 1.042 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 1.342      ;
; 1.046 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 1.346      ;
; 1.050 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.005     ; 1.351      ;
; 1.051 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 1.351      ;
; 1.059 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 1.359      ;
; 1.061 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[5]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 1.361      ;
; 1.063 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 1.363      ;
; 1.199 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.005     ; 1.500      ;
; 1.200 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 1.500      ;
; 1.375 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.005     ; 1.676      ;
; 1.378 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.005     ; 1.679      ;
; 1.382 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.005     ; 1.683      ;
; 1.384 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.005     ; 1.685      ;
; 1.386 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.005     ; 1.687      ;
; 1.391 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.005     ; 1.692      ;
; 1.394 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_we            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 1.694      ;
; 1.418 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[2]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.000      ; 1.724      ;
; 1.486 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_we            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 1.786      ;
; 1.504 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[31]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 1.804      ;
; 1.504 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 1.804      ;
; 1.504 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 1.804      ;
; 1.504 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 1.804      ;
; 1.504 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 1.804      ;
; 1.504 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 1.804      ;
; 1.504 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 1.804      ;
; 1.504 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 1.804      ;
; 1.543 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[31]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.005     ; 1.844      ;
; 1.553 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 1.853      ;
; 1.577 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_ce            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.024     ; 1.859      ;
; 1.731 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[0]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[0]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 2.035      ;
; 1.755 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[6]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[6]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.004      ; 2.065      ;
; 1.760 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[5]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.007      ; 2.073      ;
; 1.792 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 2.092      ;
; 1.803 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[7]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[7]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.007      ; 2.116      ;
; 1.860 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[31]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 2.160      ;
; 1.860 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 2.160      ;
; 1.860 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 2.160      ;
; 1.860 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 2.160      ;
; 1.919 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[8]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[8]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.005      ; 2.230      ;
; 1.924 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[13]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.005      ; 2.235      ;
; 1.964 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 2.264      ;
; 1.964 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 2.264      ;
; 1.964 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 2.264      ;
; 1.964 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 2.264      ;
; 1.964 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[3]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 2.264      ;
; 1.964 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[16]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 2.264      ;
; 1.970 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[4]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 2.269      ;
; 1.970 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[5]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 2.269      ;
; 1.970 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[7]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 2.269      ;
; 1.970 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[8]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 2.269      ;
; 1.970 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[12]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 2.269      ;
; 1.970 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 2.269      ;
; 2.014 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[0]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 2.318      ;
; 2.014 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[1]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 2.318      ;
; 2.014 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[10]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 2.318      ;
; 2.014 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[19]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 2.318      ;
; 2.029 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 2.329      ;
; 2.029 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 2.329      ;
; 2.029 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 2.329      ;
; 2.029 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 2.329      ;
; 2.029 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 2.329      ;
; 2.029 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 2.329      ;
; 2.029 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 2.329      ;
; 2.029 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 2.329      ;
; 2.029 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 2.329      ;
; 2.029 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 2.329      ;
; 2.029 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 2.329      ;
; 2.029 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 2.329      ;
; 2.073 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.024     ; 2.355      ;
; 2.073 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.024     ; 2.355      ;
; 2.073 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.024     ; 2.355      ;
; 2.073 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[3]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.024     ; 2.355      ;
; 2.073 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.024     ; 2.355      ;
; 2.073 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[5]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.024     ; 2.355      ;
; 2.073 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.024     ; 2.355      ;
; 2.073 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[7]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.024     ; 2.355      ;
; 2.073 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[9]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.024     ; 2.355      ;
; 2.073 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.024     ; 2.355      ;
; 2.073 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.024     ; 2.355      ;
; 2.073 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.024     ; 2.355      ;
; 2.073 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.024     ; 2.355      ;
; 2.073 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.024     ; 2.355      ;
; 2.106 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[1]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[1]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.010      ; 2.422      ;
; 2.121 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[18]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.004      ; 2.431      ;
; 2.146 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[17]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 2.446      ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk100m'                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                              ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------+
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; clk100m ; Rise       ; clk100m                                                                                             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; clk100m|combout                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; clk100m|combout                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; clk100m~clkctrl|inclk[0]                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; clk100m~clkctrl|inclk[0]                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; clk100m~clkctrl|outclk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; clk100m~clkctrl|outclk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|clk50m|clk                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|clk50m|clk                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|paint_realization|sram_ctrl_realization|distilled_clk|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|paint_realization|sram_ctrl_realization|distilled_clk|clk                      ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk25m'                                                                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hs                                           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hs                                           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hst                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hst                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[0]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[0]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[1]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[1]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[6]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[6]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[7]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[7]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[8]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[8]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[0]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[0]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[1]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[1]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[2]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[2]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[10] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[10] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[11] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[11] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[12] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[12] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[13] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[13] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[14] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[14] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[15] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[15] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[16] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[16] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[17] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[17] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[18] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[18] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[19] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[19] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[8]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[8]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[9]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[9]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[0]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[0]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[1]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[1]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[2]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[2]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]                ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                               ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[0]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[0]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[10]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[10]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[11]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[11]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[12]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[12]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[13]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[13]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[14]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[14]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[15]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[15]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[16]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[16]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[17]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[17]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[18]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[18]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[19]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[19]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[1]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[1]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[2]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[2]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[3]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[3]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[4]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[4]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[5]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[5]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[6]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[6]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[7]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[7]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[8]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[8]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[9]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[9]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_ce            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_ce            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~reg0  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~reg0  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~reg0  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~reg0  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk50m'                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk25m|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk25m|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk50m|regout   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk50m|regout   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                  ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.506 ; 5.506 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.820 ; 4.820 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.756 ; 4.756 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.320 ; 5.320 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.956 ; 4.956 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.947 ; 4.947 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.950 ; 4.950 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.809 ; 4.809 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.765 ; 4.765 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.804 ; 4.804 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.779 ; 4.779 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.944 ; 4.944 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.361 ; 4.361 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.386 ; 4.386 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.352 ; 4.352 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.367 ; 4.367 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.942 ; 3.942 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.093 ; 4.093 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.335 ; 4.335 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.346 ; 4.346 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.499 ; 4.499 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.483 ; 4.483 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.334 ; 4.334 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.629 ; 4.629 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.188 ; 5.188 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.091 ; 5.091 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.363 ; 5.363 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.353 ; 5.353 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.506 ; 5.506 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.773 ; 4.773 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.907 ; 4.907 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.754 ; 4.754 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.371 ; 4.371 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -3.676 ; -3.676 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.554 ; -4.554 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.490 ; -4.490 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -5.054 ; -5.054 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.690 ; -4.690 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.681 ; -4.681 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.684 ; -4.684 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.543 ; -4.543 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.499 ; -4.499 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.538 ; -4.538 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.513 ; -4.513 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.678 ; -4.678 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.095 ; -4.095 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.120 ; -4.120 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.086 ; -4.086 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.101 ; -4.101 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -3.676 ; -3.676 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -3.827 ; -3.827 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.069 ; -4.069 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.080 ; -4.080 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.233 ; -4.233 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.217 ; -4.217 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.068 ; -4.068 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.363 ; -4.363 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.922 ; -4.922 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.825 ; -4.825 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -5.097 ; -5.097 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -5.087 ; -5.087 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -5.240 ; -5.240 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.507 ; -4.507 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.641 ; -4.641 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.488 ; -4.488 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.105 ; -4.105 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                          ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; b[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 15.063 ; 15.063 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 12.754 ; 12.754 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 15.063 ; 15.063 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 12.865 ; 12.865 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; g[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 16.274 ; 16.274 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 12.490 ; 12.490 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 16.274 ; 16.274 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 13.520 ; 13.520 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; hs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 12.530 ; 12.530 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; r[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 15.109 ; 15.109 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 12.416 ; 12.416 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 14.256 ; 14.256 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 15.109 ; 15.109 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; vs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 13.439 ; 13.439 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; base_sram_addr[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 10.266 ; 10.266 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.676  ; 7.676  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.673  ; 7.673  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.996  ; 9.996  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.133  ; 9.133  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.678  ; 9.678  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.739  ; 9.739  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.745  ; 9.745  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.704  ; 8.704  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.619  ; 9.619  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.615  ; 9.615  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.085  ; 9.085  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.858  ; 8.858  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.281  ; 9.281  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.319  ; 9.319  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.973  ; 8.973  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.315  ; 9.315  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.382  ; 8.382  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.324  ; 9.324  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 10.210 ; 10.210 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 10.266 ; 10.266 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_ce        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.040  ; 9.040  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.947  ; 8.947  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.088  ; 8.088  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.055  ; 8.055  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.065  ; 8.065  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.066  ; 8.066  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.044  ; 8.044  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.077  ; 8.077  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.104  ; 8.104  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.626  ; 7.626  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.018  ; 8.018  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.074  ; 8.074  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.033  ; 8.033  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.292  ; 7.292  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.652  ; 7.652  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.272  ; 7.272  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.616  ; 7.616  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.173  ; 7.173  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.219  ; 7.219  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.337  ; 7.337  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.323  ; 7.323  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.974  ; 7.974  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.296  ; 7.296  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.338  ; 7.338  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.482  ; 8.482  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.164  ; 8.164  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.323  ; 8.323  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.947  ; 8.947  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.550  ; 8.550  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.067  ; 8.067  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.119  ; 8.119  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.676  ; 7.676  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.339  ; 7.339  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_oe        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.358  ; 9.358  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_we        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.464  ; 8.464  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                  ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; b[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 11.714 ; 11.714 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 11.912 ; 11.912 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 13.523 ; 13.523 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 11.714 ; 11.714 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; g[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 11.224 ; 11.224 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 11.224 ; 11.224 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 14.963 ; 14.963 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 12.377 ; 12.377 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; hs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 12.530 ; 12.530 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; r[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 11.571 ; 11.571 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 11.571 ; 11.571 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 12.724 ; 12.724 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 13.970 ; 13.970 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; vs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 13.439 ; 13.439 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; base_sram_addr[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.673  ; 7.673  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.676  ; 7.676  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.673  ; 7.673  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.996  ; 9.996  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.133  ; 9.133  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.678  ; 9.678  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.739  ; 9.739  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.745  ; 9.745  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.704  ; 8.704  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.619  ; 9.619  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.615  ; 9.615  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.085  ; 9.085  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.858  ; 8.858  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.281  ; 9.281  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.319  ; 9.319  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.973  ; 8.973  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.315  ; 9.315  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.382  ; 8.382  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.324  ; 9.324  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 10.210 ; 10.210 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 10.266 ; 10.266 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_ce        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.040  ; 9.040  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.173  ; 7.173  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.088  ; 8.088  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.055  ; 8.055  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.065  ; 8.065  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.066  ; 8.066  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.044  ; 8.044  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.077  ; 8.077  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.104  ; 8.104  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.626  ; 7.626  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.018  ; 8.018  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.074  ; 8.074  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.033  ; 8.033  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.292  ; 7.292  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.652  ; 7.652  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.272  ; 7.272  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.616  ; 7.616  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.173  ; 7.173  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.219  ; 7.219  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.337  ; 7.337  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.323  ; 7.323  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.974  ; 7.974  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.296  ; 7.296  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.338  ; 7.338  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.482  ; 8.482  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.164  ; 8.164  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.323  ; 8.323  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.947  ; 8.947  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.550  ; 8.550  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.067  ; 8.067  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.119  ; 8.119  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.676  ; 7.676  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.339  ; 7.339  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_oe        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.358  ; 9.358  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_we        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.464  ; 8.464  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                                                                                                         ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.125 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.443 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.231 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.363 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.980 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.943 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.995 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.973 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.990 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.444 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.005 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.958 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.508 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.995 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.966 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.022 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.520 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.125 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.569 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.493 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.563 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.505 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.581 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.589 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.432 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.108 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.546 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.828 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.425 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.972 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.965 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.025 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.567 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                                                                                                                 ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.125 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.443 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.231 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.363 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.980 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.943 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.995 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.973 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.990 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.444 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.005 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.958 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.508 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.995 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.966 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.022 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.520 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.125 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.569 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.493 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.563 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.505 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.581 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.589 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.432 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.108 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.546 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.828 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.425 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.972 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.965 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.025 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.567 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                                                                                                                 ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.125     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.443     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.231     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.363     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.980     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.943     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.995     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.973     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.990     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.444     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.005     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.958     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.508     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.995     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.966     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.022     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.520     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.125     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.569     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.493     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.563     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.505     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.581     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.589     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.432     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.108     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.546     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.828     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.425     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.972     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.965     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.025     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.567     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                                                                                                                         ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.125     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.443     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.231     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.363     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.980     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.943     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.995     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.973     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.990     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.444     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.005     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.958     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.508     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.995     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.966     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.022     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.520     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.125     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.569     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.493     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.563     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.505     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.581     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.589     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.432     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.108     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.546     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.828     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.425     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.972     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.965     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.025     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.567     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                     ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; -2.341 ; -236.939      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -0.453 ; -7.308        ;
; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; 0.773  ; 0.000         ;
; clk100m                                                                                             ; 2.109  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                      ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; clk100m                                                                                             ; -1.753 ; -3.482        ;
; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; -0.393 ; -0.393        ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 0.215  ; 0.000         ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.239  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                       ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; clk100m                                                                                             ; -1.380 ; -3.380        ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; -0.500 ; -161.000      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -0.500 ; -118.000      ;
; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; -0.500 ; -1.000        ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'vga_ctrl:vga_ctrl_realization|clk25m'                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                     ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -2.341 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]               ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.369      ;
; -2.334 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.362      ;
; -2.332 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]               ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.006     ; 3.358      ;
; -2.308 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.336      ;
; -2.303 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]               ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.331      ;
; -2.301 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]               ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 3.333      ;
; -2.301 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]               ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 3.333      ;
; -2.301 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[6]               ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 3.333      ;
; -2.298 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]               ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.326      ;
; -2.291 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.319      ;
; -2.289 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]               ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.006     ; 3.315      ;
; -2.288 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.316      ;
; -2.288 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.316      ;
; -2.288 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.316      ;
; -2.288 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.316      ;
; -2.288 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.316      ;
; -2.288 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.316      ;
; -2.288 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.316      ;
; -2.288 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.316      ;
; -2.265 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.293      ;
; -2.260 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]               ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.288      ;
; -2.258 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]               ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 3.290      ;
; -2.258 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]               ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 3.290      ;
; -2.258 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[6]               ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 3.290      ;
; -2.245 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.273      ;
; -2.245 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.273      ;
; -2.245 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.273      ;
; -2.245 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.273      ;
; -2.245 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.273      ;
; -2.245 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.273      ;
; -2.245 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.273      ;
; -2.245 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.273      ;
; -2.231 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]                 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.009      ; 3.272      ;
; -2.209 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]               ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.237      ;
; -2.202 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.230      ;
; -2.200 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]               ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.006     ; 3.226      ;
; -2.190 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[1]               ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.002     ; 3.220      ;
; -2.188 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]                 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.009      ; 3.229      ;
; -2.176 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]               ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.204      ;
; -2.176 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.204      ;
; -2.173 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[7]               ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.201      ;
; -2.171 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]               ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.199      ;
; -2.169 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.197      ;
; -2.169 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]               ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 3.201      ;
; -2.169 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]               ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 3.201      ;
; -2.169 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[6]               ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 3.201      ;
; -2.167 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]               ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.006     ; 3.193      ;
; -2.156 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.184      ;
; -2.156 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.184      ;
; -2.156 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.184      ;
; -2.156 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.184      ;
; -2.156 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.184      ;
; -2.156 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.184      ;
; -2.156 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.184      ;
; -2.156 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.184      ;
; -2.147 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[1]               ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.002     ; 3.177      ;
; -2.144 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]               ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.172      ;
; -2.143 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.171      ;
; -2.138 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]               ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.166      ;
; -2.137 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.165      ;
; -2.136 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]               ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 3.168      ;
; -2.136 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]               ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 3.168      ;
; -2.136 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[6]               ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 3.168      ;
; -2.135 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]               ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.006     ; 3.161      ;
; -2.130 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[7]               ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.158      ;
; -2.123 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[0]               ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.009      ; 3.164      ;
; -2.123 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.151      ;
; -2.123 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.151      ;
; -2.123 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.151      ;
; -2.123 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.151      ;
; -2.123 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.151      ;
; -2.123 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.151      ;
; -2.123 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.151      ;
; -2.123 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.151      ;
; -2.122 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.002     ; 3.152      ;
; -2.122 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.002     ; 3.152      ;
; -2.111 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[5] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]               ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.139      ;
; -2.111 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.139      ;
; -2.108 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.001      ; 3.141      ;
; -2.108 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.001      ; 3.141      ;
; -2.108 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.001      ; 3.141      ;
; -2.108 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.001      ; 3.141      ;
; -2.108 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.001      ; 3.141      ;
; -2.108 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.001      ; 3.141      ;
; -2.108 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.001      ; 3.141      ;
; -2.108 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.001      ; 3.141      ;
; -2.107 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[10]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.001     ; 3.138      ;
; -2.107 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[11]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.001     ; 3.138      ;
; -2.107 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[12]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.001     ; 3.138      ;
; -2.107 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[13]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.001     ; 3.138      ;
; -2.107 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[14]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.001     ; 3.138      ;
; -2.107 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[15]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.001     ; 3.138      ;
; -2.107 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[16]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.001     ; 3.138      ;
; -2.107 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[17]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.001     ; 3.138      ;
; -2.107 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[18]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.001     ; 3.138      ;
; -2.107 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[19]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.001     ; 3.138      ;
; -2.106 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]               ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.134      ;
; -2.104 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[5] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.004     ; 3.132      ;
; -2.104 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]               ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 3.136      ;
; -2.104 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]               ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 3.136      ;
+--------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                                                                       ; Launch Clock                         ; Latch Clock                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.453 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[22]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.010     ; 1.475      ;
; -0.369 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[22]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.010     ; 1.391      ;
; -0.273 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[0]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.025     ; 1.280      ;
; -0.273 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[1]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.025     ; 1.280      ;
; -0.189 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[0]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.025     ; 1.196      ;
; -0.189 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[1]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.025     ; 1.196      ;
; -0.184 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 1.198      ;
; -0.183 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 1.197      ;
; -0.183 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[5]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 1.197      ;
; -0.182 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[3]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 1.196      ;
; -0.182 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 1.196      ;
; -0.181 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 1.195      ;
; -0.180 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 1.194      ;
; -0.176 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_oe            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 1.190      ;
; -0.176 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[7]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 1.190      ;
; -0.173 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 1.187      ;
; -0.171 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 1.185      ;
; -0.169 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[9]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 1.183      ;
; -0.167 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 1.181      ;
; -0.141 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[7]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.025     ; 1.148      ;
; -0.141 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.025     ; 1.148      ;
; -0.141 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.025     ; 1.148      ;
; -0.139 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[2]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.019     ; 1.152      ;
; -0.139 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[3]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.019     ; 1.152      ;
; -0.139 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[4]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.019     ; 1.152      ;
; -0.139 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[5]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.019     ; 1.152      ;
; -0.139 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[6]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.019     ; 1.152      ;
; -0.139 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[7]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 1.153      ;
; -0.139 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[8]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.019     ; 1.152      ;
; -0.139 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[9]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 1.153      ;
; -0.139 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[10]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.019     ; 1.152      ;
; -0.139 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[11]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.019     ; 1.152      ;
; -0.139 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[12]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 1.153      ;
; -0.139 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[13]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 1.153      ;
; -0.139 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[14]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.019     ; 1.152      ;
; -0.139 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[15]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 1.153      ;
; -0.139 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[16]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 1.153      ;
; -0.139 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[18]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.019     ; 1.152      ;
; -0.100 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 1.114      ;
; -0.099 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 1.113      ;
; -0.099 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[5]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 1.113      ;
; -0.098 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[3]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 1.112      ;
; -0.098 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 1.112      ;
; -0.097 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 1.111      ;
; -0.096 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 1.110      ;
; -0.092 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_oe            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 1.106      ;
; -0.092 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[7]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 1.106      ;
; -0.089 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 1.103      ;
; -0.087 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 1.101      ;
; -0.085 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[9]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 1.099      ;
; -0.083 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 1.097      ;
; -0.071 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[29]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.003     ; 1.100      ;
; -0.071 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[27]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.003     ; 1.100      ;
; -0.070 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.101      ;
; -0.070 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.101      ;
; -0.070 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.101      ;
; -0.066 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.097      ;
; -0.065 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.096      ;
; -0.064 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.095      ;
; -0.060 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[31]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.091      ;
; -0.055 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[2]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.019     ; 1.068      ;
; -0.055 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[3]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.019     ; 1.068      ;
; -0.055 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[4]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.019     ; 1.068      ;
; -0.055 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[5]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.019     ; 1.068      ;
; -0.055 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[6]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.019     ; 1.068      ;
; -0.055 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[7]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 1.069      ;
; -0.055 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[8]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.019     ; 1.068      ;
; -0.055 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[9]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 1.069      ;
; -0.055 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[10]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.019     ; 1.068      ;
; -0.055 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[11]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.019     ; 1.068      ;
; -0.055 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[12]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 1.069      ;
; -0.055 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[13]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 1.069      ;
; -0.055 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[14]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.019     ; 1.068      ;
; -0.055 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[15]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 1.069      ;
; -0.055 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[16]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 1.069      ;
; -0.055 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[18]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.019     ; 1.068      ;
; -0.044 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[11]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 1.070      ;
; -0.038 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.025     ; 1.045      ;
; -0.038 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.025     ; 1.045      ;
; -0.038 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.025     ; 1.045      ;
; -0.038 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[3]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.025     ; 1.045      ;
; -0.038 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.025     ; 1.045      ;
; -0.038 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[5]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.025     ; 1.045      ;
; -0.038 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.025     ; 1.045      ;
; -0.038 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.025     ; 1.045      ;
; -0.038 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[9]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.025     ; 1.045      ;
; -0.038 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.025     ; 1.045      ;
; -0.038 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.025     ; 1.045      ;
; -0.038 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.025     ; 1.045      ;
; -0.031 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[2]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.005     ; 1.058      ;
; -0.031 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[9]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.005     ; 1.058      ;
; -0.031 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[18]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.005     ; 1.058      ;
; -0.028 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[13]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.004     ; 1.056      ;
; -0.028 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[15]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.004     ; 1.056      ;
; -0.028 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[17]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.004     ; 1.056      ;
; -0.018 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.003      ; 1.053      ;
; -0.018 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.003      ; 1.053      ;
; -0.018 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[14]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.003      ; 1.053      ;
; -0.011 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[6]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.042      ;
; -0.008 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[11]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.019     ; 1.021      ;
+--------+----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'vga_ctrl:vga_ctrl_realization|clk50m'                                                                                                                                                   ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.773 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; 0.500        ; 0.467      ; 0.367      ;
; 1.273 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; 1.000        ; 0.467      ; 0.367      ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk100m'                                                                                                                                                                                                                      ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                             ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 2.109 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.500        ; 1.827      ; 0.391      ;
; 2.133 ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; 0.500        ; 1.827      ; 0.367      ;
; 2.609 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 1.827      ; 0.391      ;
; 2.633 ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; 1.000        ; 1.827      ; 0.367      ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk100m'                                                                                                                                                                                                                        ;
+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                             ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -1.753 ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; 0.000        ; 1.827      ; 0.367      ;
; -1.729 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 1.827      ; 0.391      ;
; -1.253 ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; -0.500       ; 1.827      ; 0.367      ;
; -1.229 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; -0.500       ; 1.827      ; 0.391      ;
+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'vga_ctrl:vga_ctrl_realization|clk50m'                                                                                                                                                     ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.393 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; 0.000        ; 0.467      ; 0.367      ;
; 0.107  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; -0.500       ; 0.467      ; 0.367      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'vga_ctrl:vga_ctrl_realization|clk25m'                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                    ; Launch Clock                                                                                        ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.215 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|iostate.receiving                             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|iostate.receiving    ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|iostate.updating                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|iostate.updating     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id                                                   ; vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id                          ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[1]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.389      ;
; 0.236 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[11]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.389      ;
; 0.236 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[16]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.389      ;
; 0.237 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[15]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.390      ;
; 0.238 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|rt[0]                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.391      ;
; 0.238 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[18]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.391      ;
; 0.239 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[1]                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.392      ;
; 0.240 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[19]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[19]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.392      ;
; 0.253 ; vga_ctrl:vga_ctrl_realization|vy[9]                                                                 ; vga_ctrl:vga_ctrl_realization|vst                                          ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.405      ;
; 0.316 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[31]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.468      ;
; 0.320 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[0]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.473      ;
; 0.321 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[26]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.473      ;
; 0.326 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[21]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.478      ;
; 0.329 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[19]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.481      ;
; 0.357 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[11]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[11]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[3]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[3]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[5]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[5]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[10]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[10]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; vga_ctrl:vga_ctrl_realization|vx[7]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[7]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; vga_ctrl:vga_ctrl_realization|vy[5]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[5]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[1]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[1]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[12]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[12]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[14]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[14] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|vy[1]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[1]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[8]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[8]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[8]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[8]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[9]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[9]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[17]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[14]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[14]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[17]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[17]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[11]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[11] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.514      ;
; 0.364 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[7]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[7]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[9]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[9]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.516      ;
; 0.366 ; vga_ctrl:vga_ctrl_realization|vx[3]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[3]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[18]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[18]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.518      ;
; 0.368 ; vga_ctrl:vga_ctrl_realization|vy[7]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[7]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.520      ;
; 0.370 ; vga_ctrl:vga_ctrl_realization|vy[8]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[8]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[2]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[2]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[4]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[4]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[13]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[13]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[6]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[6]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[15]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[15]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[16]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[16]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.524      ;
; 0.377 ; vga_ctrl:vga_ctrl_realization|vy[6]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[6]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.529      ;
; 0.380 ; vga_ctrl:vga_ctrl_realization|vx[4]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[4]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.532      ;
; 0.381 ; vga_ctrl:vga_ctrl_realization|vx[2]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[2]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.533      ;
; 0.383 ; vga_ctrl:vga_ctrl_realization|vx[1]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[1]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.535      ;
; 0.384 ; vga_ctrl:vga_ctrl_realization|vx[6]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[6]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.536      ;
; 0.385 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|iostate.receiving                             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|iostate.updating     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.537      ;
; 0.397 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|state.nul                                     ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|iostate.waiting      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.549      ;
; 0.409 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[19]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.561      ;
; 0.409 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[20]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.561      ;
; 0.411 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[25]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.563      ;
; 0.411 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[12]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.006     ; 0.557      ;
; 0.412 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[3]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]              ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.564      ;
; 0.414 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[6]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.006     ; 0.560      ;
; 0.422 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[30]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.574      ;
; 0.423 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[0]                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.001     ; 0.574      ;
; 0.440 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[2]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[2]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.592      ;
; 0.442 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[4]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[4]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.594      ;
; 0.442 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[6]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.594      ;
; 0.446 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[13]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.006     ; 0.592      ;
; 0.446 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[14]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.006     ; 0.592      ;
; 0.449 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[3]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.006     ; 0.595      ;
; 0.449 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[10]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.006     ; 0.595      ;
; 0.451 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[3]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[3]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.603      ;
; 0.451 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[7]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[7]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.603      ;
; 0.451 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[7]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.006     ; 0.597      ;
; 0.452 ; vga_ctrl:vga_ctrl_realization|vy[4]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[4]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.604      ;
; 0.458 ; vga_ctrl:vga_ctrl_realization|vx[4]                                                                 ; vga_ctrl:vga_ctrl_realization|hst                                          ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.610      ;
; 0.458 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[2]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.006     ; 0.604      ;
; 0.462 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[24]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.614      ;
; 0.465 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[8]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.006     ; 0.611      ;
; 0.484 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|iostate.reading                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|iostate.receiving    ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.636      ;
; 0.495 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[11]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[12]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.647      ;
; 0.495 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[16]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.647      ;
; 0.496 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[10]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[11]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[3]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[4]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[5]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[6]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; vga_ctrl:vga_ctrl_realization|vx[5]                                                                 ; vga_ctrl:vga_ctrl_realization|hst                                          ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.649      ;
; 0.497 ; vga_ctrl:vga_ctrl_realization|vy[5]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[6]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.649      ;
; 0.498 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[12]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[13]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[8]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[9]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[8]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[9]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[14]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[15]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.651      ;
; 0.502 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[7]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[8]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.654      ;
; 0.503 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[2]                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.002     ; 0.653      ;
; 0.505 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|rt[1]                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.002     ; 0.655      ;
; 0.505 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[28]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.657      ;
; 0.505 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[23]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.657      ;
; 0.506 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[18]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[19]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.658      ;
; 0.506 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[13]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[14] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.658      ;
; 0.506 ; vga_ctrl:vga_ctrl_realization|vy[7]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[8]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.658      ;
; 0.510 ; vga_ctrl:vga_ctrl_realization|vy[3]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[3]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.662      ;
; 0.511 ; vga_ctrl:vga_ctrl_realization|vy[3]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[0]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[2]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[3]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[4]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[5]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.663      ;
+-------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                                                                       ; Launch Clock                         ; Latch Clock                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.239 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.390      ;
; 0.239 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[9]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.390      ;
; 0.239 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.390      ;
; 0.244 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.395      ;
; 0.247 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.398      ;
; 0.309 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[3]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.000      ; 0.461      ;
; 0.309 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[7]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.460      ;
; 0.312 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.000      ; 0.464      ;
; 0.315 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.466      ;
; 0.316 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.467      ;
; 0.317 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.000      ; 0.469      ;
; 0.317 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.468      ;
; 0.318 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.000      ; 0.470      ;
; 0.319 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.000      ; 0.471      ;
; 0.319 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.470      ;
; 0.320 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.471      ;
; 0.322 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.000      ; 0.474      ;
; 0.322 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.000      ; 0.474      ;
; 0.324 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.475      ;
; 0.327 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[5]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.000      ; 0.479      ;
; 0.403 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.000      ; 0.555      ;
; 0.406 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.000      ; 0.558      ;
; 0.411 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.000      ; 0.563      ;
; 0.415 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.000      ; 0.567      ;
; 0.416 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.000      ; 0.568      ;
; 0.416 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.000      ; 0.568      ;
; 0.417 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.000      ; 0.569      ;
; 0.419 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.000      ; 0.571      ;
; 0.436 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[2]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.004      ; 0.592      ;
; 0.441 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_we            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.592      ;
; 0.484 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.635      ;
; 0.489 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_we            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.640      ;
; 0.504 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[31]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.000      ; 0.656      ;
; 0.516 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[0]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[0]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.003      ; 0.671      ;
; 0.527 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[6]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[6]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.008      ; 0.687      ;
; 0.530 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_ce            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.018     ; 0.664      ;
; 0.530 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[5]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.011      ; 0.693      ;
; 0.552 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[7]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[7]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.011      ; 0.715      ;
; 0.568 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.719      ;
; 0.598 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[31]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.749      ;
; 0.598 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.749      ;
; 0.598 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.749      ;
; 0.598 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.749      ;
; 0.598 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.749      ;
; 0.598 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.749      ;
; 0.598 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.749      ;
; 0.598 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.749      ;
; 0.615 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[8]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[8]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.009      ; 0.776      ;
; 0.617 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[13]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.009      ; 0.778      ;
; 0.629 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[1]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[1]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.014      ; 0.795      ;
; 0.648 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[14]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.016      ; 0.816      ;
; 0.654 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[10]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.016      ; 0.822      ;
; 0.668 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[4]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.007      ; 0.827      ;
; 0.669 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[18]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.008      ; 0.829      ;
; 0.673 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[19]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.016      ; 0.841      ;
; 0.704 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[31]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.855      ;
; 0.704 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.855      ;
; 0.704 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.855      ;
; 0.704 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.855      ;
; 0.713 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[3]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.014      ; 0.879      ;
; 0.713 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[9]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.008      ; 0.873      ;
; 0.752 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[15]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.009      ; 0.913      ;
; 0.753 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[0]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.003      ; 0.908      ;
; 0.753 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[1]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.003      ; 0.908      ;
; 0.753 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[10]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.003      ; 0.908      ;
; 0.753 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[19]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.003      ; 0.908      ;
; 0.757 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.908      ;
; 0.757 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.908      ;
; 0.757 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.908      ;
; 0.757 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.908      ;
; 0.757 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.908      ;
; 0.757 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.908      ;
; 0.757 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.908      ;
; 0.757 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.908      ;
; 0.757 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.908      ;
; 0.757 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.908      ;
; 0.757 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.908      ;
; 0.757 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[3]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.908      ;
; 0.757 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[12]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.011      ; 0.920      ;
; 0.757 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[16]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.908      ;
; 0.757 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.908      ;
; 0.757 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.908      ;
; 0.757 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.908      ;
; 0.757 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.908      ;
; 0.757 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.908      ;
; 0.762 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[4]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 0.912      ;
; 0.762 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[5]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 0.912      ;
; 0.762 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[7]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 0.912      ;
; 0.762 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[8]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 0.912      ;
; 0.762 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[12]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 0.912      ;
; 0.762 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 0.912      ;
; 0.765 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[17]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.009      ; 0.926      ;
; 0.766 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[17]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.917      ;
; 0.769 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[30]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.920      ;
; 0.769 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[31]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.920      ;
; 0.769 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[26]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.920      ;
; 0.769 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[28]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.920      ;
; 0.769 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[23]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.920      ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk100m'                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                              ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk100m ; Rise       ; clk100m                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; clk100m|combout                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; clk100m|combout                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; clk100m~clkctrl|inclk[0]                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; clk100m~clkctrl|inclk[0]                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; clk100m~clkctrl|outclk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; clk100m~clkctrl|outclk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|clk50m|clk                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|clk50m|clk                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|paint_realization|sram_ctrl_realization|distilled_clk|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|paint_realization|sram_ctrl_realization|distilled_clk|clk                      ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk25m'                                                                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hs                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hs                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hst                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hst                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[0]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[0]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[1]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[1]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[6]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[6]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[7]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[7]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[8]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[8]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[0]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[0]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[1]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[1]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[2]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[2]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[0]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[0]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[1]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[1]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[2]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[2]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]                ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                               ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[10]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[10]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[11]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[11]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[12]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[12]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[13]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[13]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[14]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[14]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[15]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[15]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[16]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[16]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[17]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[17]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[18]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[18]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[19]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[19]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[7]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[8]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[8]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[9]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[9]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_ce            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_ce            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~reg0  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~reg0  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~reg0  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~reg0  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk50m'                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk25m|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk25m|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk50m|regout   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk50m|regout   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                  ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.423 ; 2.423 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.166 ; 2.166 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.159 ; 2.159 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.325 ; 2.325 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.231 ; 2.231 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.229 ; 2.229 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.229 ; 2.229 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.149 ; 2.149 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.118 ; 2.118 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.142 ; 2.142 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.128 ; 2.128 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.223 ; 2.223 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.988 ; 1.988 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.005 ; 2.005 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.983 ; 1.983 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.990 ; 1.990 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.842 ; 1.842 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.927 ; 1.927 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.965 ; 1.965 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.974 ; 1.974 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.047 ; 2.047 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.037 ; 2.037 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.954 ; 1.954 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.111 ; 2.111 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.257 ; 2.257 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.262 ; 2.262 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.357 ; 2.357 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.416 ; 2.416 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.423 ; 2.423 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.116 ; 2.116 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.181 ; 2.181 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.109 ; 2.109 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.991 ; 1.991 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.722 ; -1.722 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.046 ; -2.046 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.039 ; -2.039 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.205 ; -2.205 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.111 ; -2.111 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.109 ; -2.109 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.109 ; -2.109 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.029 ; -2.029 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.998 ; -1.998 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.022 ; -2.022 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.008 ; -2.008 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.103 ; -2.103 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.868 ; -1.868 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.885 ; -1.885 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.863 ; -1.863 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.870 ; -1.870 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.722 ; -1.722 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.807 ; -1.807 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.845 ; -1.845 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.854 ; -1.854 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.927 ; -1.927 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.917 ; -1.917 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.834 ; -1.834 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.991 ; -1.991 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.137 ; -2.137 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.142 ; -2.142 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.237 ; -2.237 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.296 ; -2.296 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.303 ; -2.303 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.996 ; -1.996 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.061 ; -2.061 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.989 ; -1.989 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.871 ; -1.871 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                        ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; b[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.937 ; 5.937 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.335 ; 5.335 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.937 ; 5.937 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.386 ; 5.386 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; g[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 6.248 ; 6.248 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.208 ; 5.208 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 6.248 ; 6.248 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.522 ; 5.522 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; hs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.332 ; 5.332 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; r[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.943 ; 5.943 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.229 ; 5.229 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.664 ; 5.664 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.943 ; 5.943 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; vs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.424 ; 5.424 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; base_sram_addr[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.500 ; 4.500 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.539 ; 3.539 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.532 ; 3.532 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.291 ; 4.291 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.078 ; 4.078 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.215 ; 4.215 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.248 ; 4.248 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.239 ; 4.239 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.917 ; 3.917 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.164 ; 4.164 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.224 ; 4.224 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.055 ; 4.055 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.927 ; 3.927 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.087 ; 4.087 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.083 ; 4.083 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.009 ; 4.009 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.095 ; 4.095 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.827 ; 3.827 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.094 ; 4.094 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.462 ; 4.462 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.500 ; 4.500 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_ce        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.064 ; 4.064 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.979 ; 3.979 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.681 ; 3.681 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.661 ; 3.661 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.649 ; 3.649 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.660 ; 3.660 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.644 ; 3.644 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.666 ; 3.666 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.680 ; 3.680 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.507 ; 3.507 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.621 ; 3.621 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.661 ; 3.661 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.635 ; 3.635 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.407 ; 3.407 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.520 ; 3.520 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.390 ; 3.390 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.490 ; 3.490 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.344 ; 3.344 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.369 ; 3.369 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.436 ; 3.436 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.420 ; 3.420 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.604 ; 3.604 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.407 ; 3.407 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.434 ; 3.434 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.802 ; 3.802 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.720 ; 3.720 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.791 ; 3.791 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.979 ; 3.979 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.842 ; 3.842 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.657 ; 3.657 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.693 ; 3.693 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.539 ; 3.539 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.448 ; 3.448 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_oe        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.120 ; 4.120 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_we        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.884 ; 3.884 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; b[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 4.997 ; 4.997 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.029 ; 5.029 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.423 ; 5.423 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 4.997 ; 4.997 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; g[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 4.757 ; 4.757 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 4.757 ; 4.757 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.813 ; 5.813 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.134 ; 5.134 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; hs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.332 ; 5.332 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; r[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 4.922 ; 4.922 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 4.922 ; 4.922 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.154 ; 5.154 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.558 ; 5.558 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; vs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.424 ; 5.424 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; base_sram_addr[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.532 ; 3.532 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.539 ; 3.539 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.532 ; 3.532 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.291 ; 4.291 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.078 ; 4.078 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.215 ; 4.215 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.248 ; 4.248 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.239 ; 4.239 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.917 ; 3.917 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.164 ; 4.164 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.224 ; 4.224 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.055 ; 4.055 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.927 ; 3.927 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.087 ; 4.087 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.083 ; 4.083 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.009 ; 4.009 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.095 ; 4.095 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.827 ; 3.827 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.094 ; 4.094 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.462 ; 4.462 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.500 ; 4.500 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_ce        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.064 ; 4.064 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.344 ; 3.344 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.681 ; 3.681 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.661 ; 3.661 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.649 ; 3.649 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.660 ; 3.660 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.644 ; 3.644 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.666 ; 3.666 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.680 ; 3.680 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.507 ; 3.507 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.621 ; 3.621 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.661 ; 3.661 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.635 ; 3.635 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.407 ; 3.407 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.520 ; 3.520 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.390 ; 3.390 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.490 ; 3.490 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.344 ; 3.344 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.369 ; 3.369 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.436 ; 3.436 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.420 ; 3.420 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.604 ; 3.604 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.407 ; 3.407 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.434 ; 3.434 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.802 ; 3.802 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.720 ; 3.720 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.791 ; 3.791 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.979 ; 3.979 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.842 ; 3.842 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.657 ; 3.657 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.693 ; 3.693 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.539 ; 3.539 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.448 ; 3.448 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_oe        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.120 ; 4.120 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_we        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.884 ; 3.884 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                                                                                                         ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.318 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.787 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.740 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.720 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.622 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.592 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.628 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.608 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.612 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.788 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.630 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.601 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.437 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.632 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.606 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.647 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.453 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.318 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.482 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.421 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.468 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.433 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.482 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.480 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.777 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.673 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.847 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.911 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.773 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.612 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.606 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.640 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.481 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                                                                                                                 ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.318 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.787 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.740 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.720 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.622 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.592 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.628 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.608 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.612 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.788 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.630 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.601 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.437 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.632 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.606 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.647 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.453 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.318 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.482 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.421 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.468 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.433 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.482 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.480 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.777 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.673 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.847 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.911 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.773 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.612 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.606 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.640 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.481 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                                                                                                                 ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.318     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.787     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.740     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.720     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.622     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.592     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.628     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.608     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.612     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.788     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.630     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.601     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.437     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.632     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.606     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.647     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.453     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.318     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.482     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.421     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.468     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.433     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.482     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.480     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.777     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.673     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.847     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.911     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.773     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.612     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.606     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.640     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.481     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                                                                                                                         ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.318     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.787     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.740     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.720     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.622     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.592     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.628     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.608     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.612     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.788     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.630     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.601     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.437     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.632     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.606     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.647     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.453     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.318     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.482     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.421     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.468     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.433     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.482     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.480     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.777     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.673     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.847     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.911     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.773     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.612     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.606     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.640     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.481     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                                                                ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                     ; -8.862    ; -3.180 ; N/A      ; N/A     ; -1.941              ;
;  clk100m                                                                                             ; 2.109     ; -3.180 ; N/A      ; N/A     ; -1.941              ;
;  vga_ctrl:vga_ctrl_realization|clk25m                                                                ; -8.862    ; 0.215  ; N/A      ; N/A     ; -0.742              ;
;  vga_ctrl:vga_ctrl_realization|clk50m                                                                ; 0.773     ; -0.857 ; N/A      ; N/A     ; -0.742              ;
;  vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -3.174    ; 0.239  ; N/A      ; N/A     ; -0.742              ;
; Design-wide TNS                                                                                      ; -1227.904 ; -6.972 ; 0.0      ; 0.0     ; -420.429            ;
;  clk100m                                                                                             ; 0.000     ; -6.115 ; N/A      ; N/A     ; -4.909              ;
;  vga_ctrl:vga_ctrl_realization|clk25m                                                                ; -1011.884 ; 0.000  ; N/A      ; N/A     ; -238.924            ;
;  vga_ctrl:vga_ctrl_realization|clk50m                                                                ; 0.000     ; -0.857 ; N/A      ; N/A     ; -1.484              ;
;  vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -216.020  ; 0.000  ; N/A      ; N/A     ; -175.112            ;
+------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                  ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.506 ; 5.506 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.820 ; 4.820 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.756 ; 4.756 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.320 ; 5.320 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.956 ; 4.956 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.947 ; 4.947 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.950 ; 4.950 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.809 ; 4.809 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.765 ; 4.765 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.804 ; 4.804 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.779 ; 4.779 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.944 ; 4.944 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.361 ; 4.361 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.386 ; 4.386 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.352 ; 4.352 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.367 ; 4.367 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.942 ; 3.942 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.093 ; 4.093 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.335 ; 4.335 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.346 ; 4.346 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.499 ; 4.499 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.483 ; 4.483 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.334 ; 4.334 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.629 ; 4.629 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.188 ; 5.188 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.091 ; 5.091 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.363 ; 5.363 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.353 ; 5.353 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.506 ; 5.506 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.773 ; 4.773 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.907 ; 4.907 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.754 ; 4.754 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.371 ; 4.371 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.722 ; -1.722 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.046 ; -2.046 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.039 ; -2.039 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.205 ; -2.205 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.111 ; -2.111 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.109 ; -2.109 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.109 ; -2.109 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.029 ; -2.029 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.998 ; -1.998 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.022 ; -2.022 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.008 ; -2.008 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.103 ; -2.103 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.868 ; -1.868 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.885 ; -1.885 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.863 ; -1.863 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.870 ; -1.870 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.722 ; -1.722 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.807 ; -1.807 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.845 ; -1.845 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.854 ; -1.854 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.927 ; -1.927 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.917 ; -1.917 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.834 ; -1.834 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.991 ; -1.991 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.137 ; -2.137 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.142 ; -2.142 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.237 ; -2.237 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.296 ; -2.296 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.303 ; -2.303 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.996 ; -1.996 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.061 ; -2.061 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.989 ; -1.989 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.871 ; -1.871 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                          ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; b[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 15.063 ; 15.063 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 12.754 ; 12.754 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 15.063 ; 15.063 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 12.865 ; 12.865 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; g[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 16.274 ; 16.274 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 12.490 ; 12.490 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 16.274 ; 16.274 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 13.520 ; 13.520 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; hs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 12.530 ; 12.530 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; r[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 15.109 ; 15.109 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 12.416 ; 12.416 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 14.256 ; 14.256 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 15.109 ; 15.109 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; vs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 13.439 ; 13.439 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; base_sram_addr[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 10.266 ; 10.266 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.676  ; 7.676  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.673  ; 7.673  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.996  ; 9.996  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.133  ; 9.133  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.678  ; 9.678  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.739  ; 9.739  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.745  ; 9.745  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.704  ; 8.704  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.619  ; 9.619  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.615  ; 9.615  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.085  ; 9.085  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.858  ; 8.858  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.281  ; 9.281  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.319  ; 9.319  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.973  ; 8.973  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.315  ; 9.315  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.382  ; 8.382  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.324  ; 9.324  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 10.210 ; 10.210 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 10.266 ; 10.266 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_ce        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.040  ; 9.040  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.947  ; 8.947  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.088  ; 8.088  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.055  ; 8.055  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.065  ; 8.065  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.066  ; 8.066  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.044  ; 8.044  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.077  ; 8.077  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.104  ; 8.104  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.626  ; 7.626  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.018  ; 8.018  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.074  ; 8.074  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.033  ; 8.033  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.292  ; 7.292  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.652  ; 7.652  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.272  ; 7.272  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.616  ; 7.616  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.173  ; 7.173  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.219  ; 7.219  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.337  ; 7.337  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.323  ; 7.323  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.974  ; 7.974  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.296  ; 7.296  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.338  ; 7.338  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.482  ; 8.482  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.164  ; 8.164  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.323  ; 8.323  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.947  ; 8.947  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.550  ; 8.550  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.067  ; 8.067  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.119  ; 8.119  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.676  ; 7.676  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.339  ; 7.339  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_oe        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.358  ; 9.358  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_we        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.464  ; 8.464  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; b[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 4.997 ; 4.997 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.029 ; 5.029 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.423 ; 5.423 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 4.997 ; 4.997 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; g[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 4.757 ; 4.757 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 4.757 ; 4.757 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.813 ; 5.813 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.134 ; 5.134 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; hs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.332 ; 5.332 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; r[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 4.922 ; 4.922 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 4.922 ; 4.922 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.154 ; 5.154 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.558 ; 5.558 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; vs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.424 ; 5.424 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; base_sram_addr[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.532 ; 3.532 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.539 ; 3.539 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.532 ; 3.532 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.291 ; 4.291 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.078 ; 4.078 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.215 ; 4.215 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.248 ; 4.248 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.239 ; 4.239 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.917 ; 3.917 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.164 ; 4.164 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.224 ; 4.224 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.055 ; 4.055 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.927 ; 3.927 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.087 ; 4.087 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.083 ; 4.083 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.009 ; 4.009 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.095 ; 4.095 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.827 ; 3.827 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.094 ; 4.094 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.462 ; 4.462 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.500 ; 4.500 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_ce        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.064 ; 4.064 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.344 ; 3.344 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.681 ; 3.681 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.661 ; 3.661 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.649 ; 3.649 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.660 ; 3.660 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.644 ; 3.644 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.666 ; 3.666 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.680 ; 3.680 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.507 ; 3.507 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.621 ; 3.621 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.661 ; 3.661 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.635 ; 3.635 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.407 ; 3.407 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.520 ; 3.520 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.390 ; 3.390 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.490 ; 3.490 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.344 ; 3.344 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.369 ; 3.369 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.436 ; 3.436 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.420 ; 3.420 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.604 ; 3.604 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.407 ; 3.407 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.434 ; 3.434 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.802 ; 3.802 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.720 ; 3.720 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.791 ; 3.791 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.979 ; 3.979 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.842 ; 3.842 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.657 ; 3.657 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.693 ; 3.693 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.539 ; 3.539 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.448 ; 3.448 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_oe        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.120 ; 4.120 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_we        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.884 ; 3.884 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                          ; To Clock                                                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; clk100m                                                                                             ; 1        ; 1        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; clk100m                                                                                             ; 1        ; 1        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 49020    ; 0        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 123      ; 0        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; 1        ; 1        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 267      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                          ; To Clock                                                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; clk100m                                                                                             ; 1        ; 1        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; clk100m                                                                                             ; 1        ; 1        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 49020    ; 0        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 123      ; 0        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; 1        ; 1        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 267      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 32    ; 32   ;
; Unconstrained Input Port Paths  ; 32    ; 32   ;
; Unconstrained Output Ports      ; 66    ; 66   ;
; Unconstrained Output Port Paths ; 115   ; 115  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Jun 06 21:33:43 2018
Info: Command: quartus_sta BumperCar -c BumperCar
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'BumperCar.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name vga_ctrl:vga_ctrl_realization|clk25m vga_ctrl:vga_ctrl_realization|clk25m
    Info (332105): create_clock -period 1.000 -name vga_ctrl:vga_ctrl_realization|clk50m vga_ctrl:vga_ctrl_realization|clk50m
    Info (332105): create_clock -period 1.000 -name clk100m clk100m
    Info (332105): create_clock -period 1.000 -name vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.862
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.862     -1011.884 vga_ctrl:vga_ctrl_realization|clk25m 
    Info (332119):    -3.174      -216.020 vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk 
    Info (332119):     1.091         0.000 vga_ctrl:vga_ctrl_realization|clk50m 
    Info (332119):     3.169         0.000 clk100m 
Info (332146): Worst-case hold slack is -3.180
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.180        -6.115 clk100m 
    Info (332119):    -0.857        -0.857 vga_ctrl:vga_ctrl_realization|clk50m 
    Info (332119):     0.499         0.000 vga_ctrl:vga_ctrl_realization|clk25m 
    Info (332119):     0.743         0.000 vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.941
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.941        -4.909 clk100m 
    Info (332119):    -0.742      -238.924 vga_ctrl:vga_ctrl_realization|clk25m 
    Info (332119):    -0.742      -175.112 vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk 
    Info (332119):    -0.742        -1.484 vga_ctrl:vga_ctrl_realization|clk50m 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.341
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.341      -236.939 vga_ctrl:vga_ctrl_realization|clk25m 
    Info (332119):    -0.453        -7.308 vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk 
    Info (332119):     0.773         0.000 vga_ctrl:vga_ctrl_realization|clk50m 
    Info (332119):     2.109         0.000 clk100m 
Info (332146): Worst-case hold slack is -1.753
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.753        -3.482 clk100m 
    Info (332119):    -0.393        -0.393 vga_ctrl:vga_ctrl_realization|clk50m 
    Info (332119):     0.215         0.000 vga_ctrl:vga_ctrl_realization|clk25m 
    Info (332119):     0.239         0.000 vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380        -3.380 clk100m 
    Info (332119):    -0.500      -161.000 vga_ctrl:vga_ctrl_realization|clk25m 
    Info (332119):    -0.500      -118.000 vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk 
    Info (332119):    -0.500        -1.000 vga_ctrl:vga_ctrl_realization|clk50m 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 500 megabytes
    Info: Processing ended: Wed Jun 06 21:33:45 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


