21:04:35 INFO  : Registering command handlers for SDK TCF services
21:04:37 INFO  : Launching XSCT server: xsct.bat -interactive A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\skip_list_prefetch\skip_list_prefetch.sdk\temp_xsdb_launch_script.tcl
21:04:44 INFO  : XSCT server has started successfully.
21:04:44 INFO  : Successfully done setting XSCT server connection channel  
21:04:56 INFO  : Successfully done setting SDK workspace  
21:04:56 INFO  : Processing command line option -hwspec A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper.hdf.
21:10:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
21:10:22 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:10:32 INFO  : Inferring section assignments and sizes from elf file: A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\skip_list_prefetch\skip_list_prefetch.sdk\PS_alone\Debug\PS_alone.elf
21:10:45 INFO  : Successfully generated A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\skip_list_prefetch\skip_list_prefetch.sdk\PS_alone\src\lscript.ld.
21:10:45 INFO  : Applying linker script to all configurations of project PS_alone.
21:10:45 INFO  : Setting rebuild state to true for all configurations of project PS_alone.
21:11:26 INFO  : ps7_init is completed.
21:11:26 INFO  : ps7_post_config is completed.
21:11:26 INFO  : Processor reset is completed for ps7_cortexa9_0
21:13:50 INFO  : Processor reset is completed for ps7_cortexa9_0
21:15:35 INFO  : Processor reset is completed for ps7_cortexa9_0
21:18:18 INFO  : Processor reset is completed for ps7_cortexa9_0
21:21:16 INFO  : Inferring section assignments and sizes from elf file: A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\skip_list_prefetch\skip_list_prefetch.sdk\PL_alone\Debug\PL_alone.elf
21:21:28 INFO  : Successfully generated A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\skip_list_prefetch\skip_list_prefetch.sdk\PL_alone\src\lscript.ld.
21:21:28 INFO  : Applying linker script to all configurations of project PL_alone.
21:21:28 INFO  : Setting rebuild state to true for all configurations of project PL_alone.
21:23:29 INFO  : Processor reset is completed for ps7_cortexa9_0
21:27:37 INFO  : Processor reset is completed for ps7_cortexa9_0
21:31:43 INFO  : Processor reset is completed for ps7_cortexa9_0
21:33:57 INFO  : Processor reset is completed for ps7_cortexa9_0
21:35:53 INFO  : Processor reset is completed for ps7_cortexa9_0
21:38:04 INFO  : Processor reset is completed for ps7_cortexa9_0
21:39:14 INFO  : Processor reset is completed for ps7_cortexa9_0
21:39:39 INFO  : Processor reset is completed for ps7_cortexa9_0
21:40:55 INFO  : Processor reset is completed for ps7_cortexa9_0
21:41:28 INFO  : Processor reset is completed for ps7_cortexa9_0
21:44:06 INFO  : Processor reset is completed for ps7_cortexa9_0
21:46:21 INFO  : Processor reset is completed for ps7_cortexa9_0
21:48:24 INFO  : Processor reset is completed for ps7_cortexa9_0
21:49:27 INFO  : Processor reset is completed for ps7_cortexa9_0
21:51:23 INFO  : Processor reset is completed for ps7_cortexa9_0
21:52:36 INFO  : Processor reset is completed for ps7_cortexa9_0
21:55:09 INFO  : Processor reset is completed for ps7_cortexa9_0
21:58:44 INFO  : Processor reset is completed for ps7_cortexa9_0
21:59:53 INFO  : Processor reset is completed for ps7_cortexa9_0
22:05:04 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:41:08 INFO  : Registering command handlers for SDK TCF services
11:41:10 INFO  : Launching XSCT server: xsct.bat -interactive A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\skip_list_prefetch\skip_list_prefetch.sdk\temp_xsdb_launch_script.tcl
11:41:17 INFO  : XSCT server has started successfully.
11:41:17 INFO  : Successfully done setting XSCT server connection channel  
11:41:27 INFO  : Successfully done setting SDK workspace  
11:50:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:50:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
11:50:13 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:51:24 INFO  : ps7_init is completed.
11:51:24 INFO  : ps7_post_config is completed.
11:51:24 INFO  : Processor reset is completed for ps7_cortexa9_0
11:52:00 INFO  : Processor reset is completed for ps7_cortexa9_0
11:53:20 INFO  : Processor reset is completed for ps7_cortexa9_0
11:53:52 INFO  : Processor reset is completed for ps7_cortexa9_0
11:54:11 INFO  : Processor reset is completed for ps7_cortexa9_0
11:55:10 INFO  : Processor reset is completed for ps7_cortexa9_0
11:59:22 INFO  : Inferring section assignments and sizes from elf file: A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\skip_list_prefetch\skip_list_prefetch.sdk\PS-PL\Debug\PS-PL.elf
11:59:35 INFO  : Successfully generated A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\skip_list_prefetch\skip_list_prefetch.sdk\PS-PL\src\lscript.ld.
11:59:35 INFO  : Applying linker script to all configurations of project PS-PL.
11:59:35 INFO  : Setting rebuild state to true for all configurations of project PS-PL.
12:01:03 INFO  : Processor reset is completed for ps7_cortexa9_0
12:04:08 INFO  : Processor reset is completed for ps7_cortexa9_0
12:04:32 INFO  : Processor reset is completed for ps7_cortexa9_0
12:04:46 INFO  : Processor reset is completed for ps7_cortexa9_0
12:06:10 INFO  : Processor reset is completed for ps7_cortexa9_0
12:06:48 INFO  : Processor reset is completed for ps7_cortexa9_0
12:07:28 INFO  : Processor reset is completed for ps7_cortexa9_0
12:31:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:31:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
12:31:24 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:31:43 INFO  : ps7_init is completed.
12:31:43 INFO  : ps7_post_config is completed.
12:31:43 INFO  : Processor reset is completed for ps7_cortexa9_0
12:33:14 INFO  : Processor reset is completed for ps7_cortexa9_0
12:34:12 INFO  : Processor reset is completed for ps7_cortexa9_0
12:35:01 INFO  : Processor reset is completed for ps7_cortexa9_0
12:42:28 INFO  : Processor reset is completed for ps7_cortexa9_0
12:43:01 INFO  : Processor reset is completed for ps7_cortexa9_0
15:11:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
15:11:43 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:12:03 INFO  : ps7_init is completed.
15:12:03 INFO  : ps7_post_config is completed.
15:12:03 INFO  : Processor reset is completed for ps7_cortexa9_0
15:15:06 INFO  : Processor reset is completed for ps7_cortexa9_0
15:16:04 INFO  : Processor reset is completed for ps7_cortexa9_0
15:20:20 INFO  : Processor reset is completed for ps7_cortexa9_0
15:24:51 INFO  : Processor reset is completed for ps7_cortexa9_0
15:25:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
15:25:24 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:25:36 INFO  : ps7_init is completed.
15:25:36 INFO  : ps7_post_config is completed.
15:25:36 INFO  : Processor reset is completed for ps7_cortexa9_0
15:26:48 INFO  : Processor reset is completed for ps7_cortexa9_0
15:34:49 INFO  : Processor reset is completed for ps7_cortexa9_0
15:40:59 INFO  : Processor reset is completed for ps7_cortexa9_0
15:44:02 INFO  : Processor reset is completed for ps7_cortexa9_0
15:52:04 INFO  : Processor reset is completed for ps7_cortexa9_0
15:57:36 INFO  : Processor reset is completed for ps7_cortexa9_0
16:02:44 INFO  : Processor reset is completed for ps7_cortexa9_0
16:11:05 INFO  : Processor reset is completed for ps7_cortexa9_0
16:11:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
16:11:39 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:11:50 INFO  : ps7_init is completed.
16:11:50 INFO  : ps7_post_config is completed.
16:11:50 INFO  : Processor reset is completed for ps7_cortexa9_0
16:14:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
16:15:10 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:15:19 INFO  : ps7_init is completed.
16:15:19 INFO  : ps7_post_config is completed.
16:15:19 INFO  : Processor reset is completed for ps7_cortexa9_0
16:22:53 INFO  : Processor reset is completed for ps7_cortexa9_0
16:24:44 INFO  : Processor reset is completed for ps7_cortexa9_0
16:26:21 INFO  : Processor reset is completed for ps7_cortexa9_0
16:32:36 INFO  : Processor reset is completed for ps7_cortexa9_0
16:34:00 INFO  : Processor reset is completed for ps7_cortexa9_0
16:35:28 INFO  : Processor reset is completed for ps7_cortexa9_0
16:36:22 INFO  : Processor reset is completed for ps7_cortexa9_0
16:37:28 INFO  : Processor reset is completed for ps7_cortexa9_0
16:38:00 INFO  : Processor reset is completed for ps7_cortexa9_0
16:46:43 INFO  : Processor reset is completed for ps7_cortexa9_0
16:48:56 INFO  : Processor reset is completed for ps7_cortexa9_0
17:16:28 INFO  : Processor reset is completed for ps7_cortexa9_0
17:17:43 INFO  : Processor reset is completed for ps7_cortexa9_0
17:18:50 INFO  : Processor reset is completed for ps7_cortexa9_0
17:20:56 INFO  : Processor reset is completed for ps7_cortexa9_0
17:22:49 INFO  : Processor reset is completed for ps7_cortexa9_0
17:25:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
17:25:28 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:25:36 INFO  : ps7_init is completed.
17:25:36 INFO  : ps7_post_config is completed.
17:25:36 INFO  : Processor reset is completed for ps7_cortexa9_0
17:27:00 INFO  : Processor reset is completed for ps7_cortexa9_0
17:28:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
17:28:24 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:28:35 INFO  : ps7_init is completed.
17:28:35 INFO  : ps7_post_config is completed.
17:28:35 INFO  : Processor reset is completed for ps7_cortexa9_0
17:33:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
17:33:42 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:33:52 INFO  : ps7_init is completed.
17:33:52 INFO  : ps7_post_config is completed.
17:33:52 INFO  : Processor reset is completed for ps7_cortexa9_0
17:34:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
17:34:34 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:34:43 INFO  : ps7_init is completed.
17:34:43 INFO  : ps7_post_config is completed.
17:34:43 INFO  : Processor reset is completed for ps7_cortexa9_0
17:36:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
17:36:27 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:36:36 INFO  : ps7_init is completed.
17:36:37 INFO  : ps7_post_config is completed.
17:36:37 INFO  : Processor reset is completed for ps7_cortexa9_0
17:41:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
17:41:25 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:41:33 INFO  : ps7_init is completed.
17:41:33 INFO  : ps7_post_config is completed.
17:41:34 INFO  : Processor reset is completed for ps7_cortexa9_0
17:56:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
17:56:11 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:56:21 INFO  : ps7_init is completed.
17:56:21 INFO  : ps7_post_config is completed.
17:56:21 INFO  : Processor reset is completed for ps7_cortexa9_0
18:01:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
18:01:06 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:01:15 INFO  : ps7_init is completed.
18:01:15 INFO  : ps7_post_config is completed.
18:01:15 INFO  : Processor reset is completed for ps7_cortexa9_0
18:05:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
18:05:18 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:05:28 INFO  : ps7_init is completed.
18:05:28 INFO  : ps7_post_config is completed.
18:05:28 INFO  : Processor reset is completed for ps7_cortexa9_0
18:09:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
18:09:43 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:09:51 INFO  : ps7_init is completed.
18:09:51 INFO  : ps7_post_config is completed.
18:09:52 INFO  : Processor reset is completed for ps7_cortexa9_0
18:10:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
18:10:12 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:10:21 INFO  : ps7_init is completed.
18:10:21 INFO  : ps7_post_config is completed.
18:10:21 INFO  : Processor reset is completed for ps7_cortexa9_0
18:24:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
18:24:23 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:24:33 INFO  : ps7_init is completed.
18:24:33 INFO  : ps7_post_config is completed.
18:24:33 INFO  : Processor reset is completed for ps7_cortexa9_0
18:26:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
18:26:45 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:26:55 INFO  : ps7_init is completed.
18:26:56 INFO  : ps7_post_config is completed.
18:26:56 INFO  : Processor reset is completed for ps7_cortexa9_0
18:28:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
18:28:36 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:28:46 INFO  : ps7_init is completed.
18:28:46 INFO  : ps7_post_config is completed.
18:28:46 INFO  : Processor reset is completed for ps7_cortexa9_0
18:29:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:29:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
18:29:55 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:30:04 INFO  : ps7_init is completed.
18:30:05 INFO  : ps7_post_config is completed.
18:30:05 INFO  : Processor reset is completed for ps7_cortexa9_0
18:38:47 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
12:04:48 INFO  : Registering command handlers for SDK TCF services
12:04:49 INFO  : Launching XSCT server: xsct.bat -interactive A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\skip_list_prefetch\skip_list_prefetch.sdk\temp_xsdb_launch_script.tcl
12:04:56 INFO  : XSCT server has started successfully.
12:04:56 INFO  : Successfully done setting XSCT server connection channel  
12:05:10 INFO  : Successfully done setting SDK workspace  
12:13:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:13:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
12:13:26 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:13:49 INFO  : ps7_init is completed.
12:13:49 INFO  : ps7_post_config is completed.
12:13:49 INFO  : Processor reset is completed for ps7_cortexa9_0
12:15:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:15:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
12:15:11 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:15:23 INFO  : ps7_init is completed.
12:15:23 INFO  : ps7_post_config is completed.
12:15:24 INFO  : Processor reset is completed for ps7_cortexa9_0
12:19:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:19:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
12:19:12 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:19:21 INFO  : ps7_init is completed.
12:19:21 INFO  : ps7_post_config is completed.
12:19:21 INFO  : Processor reset is completed for ps7_cortexa9_0
12:21:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:21:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
12:21:41 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:21:51 INFO  : ps7_init is completed.
12:21:51 INFO  : ps7_post_config is completed.
12:21:51 INFO  : Processor reset is completed for ps7_cortexa9_0
12:23:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:23:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
12:23:21 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:23:30 INFO  : ps7_init is completed.
12:23:30 INFO  : ps7_post_config is completed.
12:23:30 INFO  : Processor reset is completed for ps7_cortexa9_0
12:29:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:29:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
12:29:34 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:29:47 INFO  : ps7_init is completed.
12:29:47 INFO  : ps7_post_config is completed.
12:29:47 INFO  : Processor reset is completed for ps7_cortexa9_0
12:31:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:31:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
12:31:45 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:31:55 INFO  : ps7_init is completed.
12:31:55 INFO  : ps7_post_config is completed.
12:31:55 INFO  : Processor reset is completed for ps7_cortexa9_0
12:49:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:49:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
12:49:48 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:49:57 INFO  : ps7_init is completed.
12:49:57 INFO  : ps7_post_config is completed.
12:49:58 INFO  : Processor reset is completed for ps7_cortexa9_0
12:50:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:50:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
12:51:01 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:51:24 INFO  : ps7_init is completed.
12:51:24 INFO  : ps7_post_config is completed.
12:51:24 INFO  : Processor reset is completed for ps7_cortexa9_0
12:53:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:53:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
12:53:56 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:54:19 INFO  : ps7_init is completed.
12:54:19 INFO  : ps7_post_config is completed.
12:54:20 INFO  : Processor reset is completed for ps7_cortexa9_0
12:56:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
12:56:11 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:56:22 INFO  : ps7_init is completed.
12:56:22 INFO  : ps7_post_config is completed.
12:56:22 INFO  : Processor reset is completed for ps7_cortexa9_0
12:56:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
12:56:58 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:57:07 INFO  : ps7_init is completed.
12:57:07 INFO  : ps7_post_config is completed.
12:57:07 INFO  : Processor reset is completed for ps7_cortexa9_0
13:00:14 INFO  : Processor reset is completed for ps7_cortexa9_0
13:01:25 INFO  : Processor reset is completed for ps7_cortexa9_0
13:02:06 INFO  : Processor reset is completed for ps7_cortexa9_0
13:03:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:03:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
13:03:51 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:04:00 INFO  : ps7_init is completed.
13:04:00 INFO  : ps7_post_config is completed.
13:04:00 INFO  : Processor reset is completed for ps7_cortexa9_0
13:07:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:07:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
13:08:01 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:08:19 INFO  : ps7_init is completed.
13:08:19 INFO  : ps7_post_config is completed.
13:08:20 INFO  : Processor reset is completed for ps7_cortexa9_0
13:08:40 INFO  : Processor reset is completed for ps7_cortexa9_0
13:08:54 INFO  : Processor reset is completed for ps7_cortexa9_0
14:04:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
14:04:35 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:04:45 INFO  : ps7_init is completed.
14:04:45 INFO  : ps7_post_config is completed.
14:04:46 INFO  : Processor reset is completed for ps7_cortexa9_0
14:17:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
14:17:34 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:17:43 INFO  : ps7_init is completed.
14:17:43 INFO  : ps7_post_config is completed.
14:17:43 INFO  : Processor reset is completed for ps7_cortexa9_0
14:24:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
14:24:25 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:24:43 INFO  : ps7_init is completed.
14:24:43 INFO  : ps7_post_config is completed.
14:24:44 INFO  : Processor reset is completed for ps7_cortexa9_0
14:26:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
14:26:58 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:27:21 INFO  : ps7_init is completed.
14:27:21 INFO  : ps7_post_config is completed.
14:27:21 INFO  : Processor reset is completed for ps7_cortexa9_0
14:32:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
14:32:17 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:37:48 INFO  : ps7_init is completed.
14:37:48 INFO  : ps7_post_config is completed.
14:37:48 INFO  : Processor reset is completed for ps7_cortexa9_0
14:54:09 INFO  : Processor reset is completed for ps7_cortexa9_0
15:50:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
15:53:58 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:54:35 INFO  : ps7_init is completed.
15:54:35 INFO  : ps7_post_config is completed.
15:54:35 INFO  : Processor reset is completed for ps7_cortexa9_0
15:58:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
15:58:12 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:58:20 INFO  : ps7_init is completed.
15:58:21 INFO  : ps7_post_config is completed.
15:58:21 INFO  : Processor reset is completed for ps7_cortexa9_0
16:00:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
16:01:01 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:01:14 INFO  : ps7_init is completed.
16:01:14 INFO  : ps7_post_config is completed.
16:01:14 INFO  : Processor reset is completed for ps7_cortexa9_0
16:02:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
16:02:24 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:02:34 INFO  : ps7_init is completed.
16:02:34 INFO  : ps7_post_config is completed.
16:02:34 INFO  : Processor reset is completed for ps7_cortexa9_0
16:04:36 INFO  : Processor reset is completed for ps7_cortexa9_0
16:09:00 INFO  : Processor reset is completed for ps7_cortexa9_0
16:09:26 INFO  : Processor reset is completed for ps7_cortexa9_0
16:10:13 INFO  : Processor reset is completed for ps7_cortexa9_0
16:10:59 INFO  : Processor reset is completed for ps7_cortexa9_0
16:11:13 INFO  : Processor reset is completed for ps7_cortexa9_0
16:11:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
16:11:39 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:11:48 INFO  : ps7_init is completed.
16:11:48 INFO  : ps7_post_config is completed.
16:11:48 INFO  : Processor reset is completed for ps7_cortexa9_0
16:12:00 INFO  : Processor reset is completed for ps7_cortexa9_0
16:12:14 INFO  : Processor reset is completed for ps7_cortexa9_0
16:13:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
16:13:34 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:13:52 INFO  : ps7_init is completed.
16:13:52 INFO  : ps7_post_config is completed.
16:13:52 INFO  : Processor reset is completed for ps7_cortexa9_0
16:23:23 INFO  : Processor reset is completed for ps7_cortexa9_0
16:24:12 INFO  : Processor reset is completed for ps7_cortexa9_0
16:24:58 INFO  : Processor reset is completed for ps7_cortexa9_0
16:26:22 INFO  : Processor reset is completed for ps7_cortexa9_0
16:26:49 INFO  : Processor reset is completed for ps7_cortexa9_0
16:28:48 INFO  : Processor reset is completed for ps7_cortexa9_0
16:29:51 INFO  : Processor reset is completed for ps7_cortexa9_0
16:33:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
16:33:05 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:33:13 INFO  : ps7_init is completed.
16:33:13 INFO  : ps7_post_config is completed.
16:33:14 INFO  : Processor reset is completed for ps7_cortexa9_0
16:34:20 INFO  : Processor reset is completed for ps7_cortexa9_0
16:39:21 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:39:28 INFO  : Processor reset is completed for ps7_cortexa9_0
16:40:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
16:41:05 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:41:15 INFO  : ps7_init is completed.
16:41:15 INFO  : ps7_post_config is completed.
16:41:15 INFO  : Processor reset is completed for ps7_cortexa9_0
16:41:55 INFO  : Processor reset is completed for ps7_cortexa9_0
16:42:38 INFO  : Processor reset is completed for ps7_cortexa9_0
16:43:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
16:43:36 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:43:45 INFO  : ps7_init is completed.
16:43:45 INFO  : ps7_post_config is completed.
16:43:45 INFO  : Processor reset is completed for ps7_cortexa9_0
16:44:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
16:44:33 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:44:41 INFO  : ps7_init is completed.
16:44:41 INFO  : ps7_post_config is completed.
16:44:42 INFO  : Processor reset is completed for ps7_cortexa9_0
16:49:56 INFO  : Processor reset is completed for ps7_cortexa9_0
16:57:50 INFO  : Processor reset is completed for ps7_cortexa9_0
16:58:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
16:58:10 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:58:32 INFO  : ps7_init is completed.
16:58:32 INFO  : ps7_post_config is completed.
16:58:32 INFO  : Processor reset is completed for ps7_cortexa9_0
17:40:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
17:40:48 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:41:01 INFO  : ps7_init is completed.
17:41:01 INFO  : ps7_post_config is completed.
17:41:02 INFO  : Processor reset is completed for ps7_cortexa9_0
17:44:29 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
10:44:56 INFO  : Registering command handlers for SDK TCF services
10:44:57 INFO  : Launching XSCT server: xsct.bat -interactive A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\skip_list_prefetch\skip_list_prefetch.sdk\temp_xsdb_launch_script.tcl
10:45:10 INFO  : XSCT server has started successfully.
10:45:34 INFO  : Successfully done setting XSCT server connection channel  
10:45:41 INFO  : Successfully done setting SDK workspace  
10:46:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:46:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
10:46:11 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:47:10 INFO  : ps7_init is completed.
10:47:10 INFO  : ps7_post_config is completed.
10:47:10 INFO  : Processor reset is completed for ps7_cortexa9_0
10:49:20 INFO  : Processor reset is completed for ps7_cortexa9_0
10:50:04 INFO  : Processor reset is completed for ps7_cortexa9_0
10:52:36 INFO  : Processor reset is completed for ps7_cortexa9_0
10:54:14 INFO  : Processor reset is completed for ps7_cortexa9_0
11:01:45 INFO  : Processor reset is completed for ps7_cortexa9_0
11:02:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:02:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
11:02:35 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:02:52 INFO  : ps7_init is completed.
11:02:52 INFO  : ps7_post_config is completed.
11:02:52 INFO  : Processor reset is completed for ps7_cortexa9_0
11:04:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:04:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
11:04:25 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:04:37 INFO  : ps7_init is completed.
11:04:38 INFO  : ps7_post_config is completed.
11:04:38 INFO  : Processor reset is completed for ps7_cortexa9_0
11:05:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:05:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
11:05:53 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:06:05 INFO  : ps7_init is completed.
11:06:05 INFO  : ps7_post_config is completed.
11:06:05 INFO  : Processor reset is completed for ps7_cortexa9_0
11:06:54 INFO  : Processor reset is completed for ps7_cortexa9_0
11:07:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:07:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
11:07:45 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:08:08 INFO  : ps7_init is completed.
11:08:08 INFO  : ps7_post_config is completed.
11:08:08 INFO  : Processor reset is completed for ps7_cortexa9_0
11:22:07 INFO  : Processor reset is completed for ps7_cortexa9_0
11:24:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:24:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
11:25:00 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:25:14 INFO  : ps7_init is completed.
11:25:14 INFO  : ps7_post_config is completed.
11:25:15 INFO  : Processor reset is completed for ps7_cortexa9_0
13:04:22 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
