{"files":[{"patch":"@@ -1194,1 +1194,1 @@\n-    guarantee(is_uimm5(imm), \"imm is invalid\");                           \\\n+    guarantee(is_uimm5(imm), \"uimm is invalid\");                           \\\n@@ -1330,1 +1330,1 @@\n-    guarantee(is_uimm5(imm), \"imm is invalid\");                                                    \\\n+    guarantee(is_uimm5(imm), \"uimm is invalid\");                                                    \\\n@@ -1343,0 +1343,3 @@\n+  \/\/ Vector Narrowing Integer Right Shift Instructions\n+  INSN(vnsra_wi, 0b1010111, 0b011, 0b101101);\n+\n@@ -1627,3 +1630,0 @@\n-  \/\/ Vector Narrowing Integer Right Shift Instructions\n-  INSN(vnsra_wi,  0b1010111, 0b011, 0b101101);\n-\n","filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp","additions":5,"deletions":5,"binary":false,"changes":10,"status":"modified"},{"patch":"@@ -1905,0 +1905,1 @@\n+  assert_different_registers(dst, src);\n@@ -1945,1 +1946,0 @@\n-  __ mv(t0, 26);\n@@ -1947,1 +1947,1 @@\n-  __ vnsra_wx(tmp, src, t0, Assembler::v0_t);\n+  __ vnsra_wi(tmp, src, 26, Assembler::v0_t);\n@@ -1961,0 +1961,2 @@\n+  assert_different_registers(dst, src, tmp);\n+\n","filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp","additions":4,"deletions":2,"binary":false,"changes":6,"status":"modified"}]}