$date
	Mon Dec 12 00:07:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module t_Ripple_Counter_4bit $end
$var wire 1 ! A3 $end
$var wire 1 " A2 $end
$var wire 1 # A1 $end
$var wire 1 $ A0 $end
$var reg 1 % Count $end
$var reg 1 & Reset $end
$scope module M0 $end
$var wire 1 % Count $end
$var wire 1 & Reset $end
$var wire 1 ! A3 $end
$var wire 1 " A2 $end
$var wire 1 # A1 $end
$var wire 1 $ A0 $end
$scope module F0 $end
$var wire 1 % CLK $end
$var wire 1 & Reset $end
$var reg 1 $ Q $end
$upscope $end
$scope module F1 $end
$var wire 1 $ CLK $end
$var wire 1 & Reset $end
$var reg 1 # Q $end
$upscope $end
$scope module F2 $end
$var wire 1 # CLK $end
$var wire 1 & Reset $end
$var reg 1 " Q $end
$upscope $end
$scope module F3 $end
$var wire 1 " CLK $end
$var wire 1 & Reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1&
0%
0$
0#
0"
0!
$end
#40
0&
#50
1%
#100
0%
#120
1$
#150
1%
#200
0%
#220
0$
#240
1#
#250
1%
#300
0%
#320
1$
#350
1%
#400
0%
#420
0$
#440
0#
#450
1%
#460
1"
#500
0%
#520
1$
#550
1%
#600
0%
#620
0$
#640
1#
#650
1%
#700
0%
#720
1$
#750
1%
#800
0%
#820
0$
#840
0#
#850
1%
#860
0"
#880
1!
#900
0%
#920
1$
#950
1%
#1000
0%
#1020
0$
#1040
1#
#1050
1%
#1100
0%
#1120
1$
#1150
1%
#1200
0%
#1220
0$
#1240
0#
#1250
1%
#1260
1"
#1300
0%
#1320
1$
#1350
1%
#1400
0%
#1420
0$
#1440
1#
#1450
1%
#1500
0%
#1520
1$
#1550
1%
#1600
0%
#1620
0$
#1640
0#
#1650
1%
#1660
0"
#1680
0!
#1700
0%
