INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALU/ALU.srcs/sources_1/new/top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALU/ALU.srcs/sim_1/new/tb_alu_random.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_alu_random
