{"vcs1":{"timestamp_begin":1704267361.738292969, "rt":1.19, "ut":0.54, "st":0.19}}
{"vcselab":{"timestamp_begin":1704267363.012283855, "rt":0.75, "ut":0.35, "st":0.10}}
{"link":{"timestamp_begin":1704267363.819839495, "rt":0.28, "ut":0.18, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1704267361.284053144}
{"VCS_COMP_START_TIME": 1704267361.284053144}
{"VCS_COMP_END_TIME": 1704267365.870897897}
{"VCS_USER_OPTIONS": "-R -sverilog /home/N26124939/VSD/VSD_Project/rtl/h264_encoder/cavlc_test/./sim/cavlc_top_tb.sv -debug_access+all -full64 +incdir+/home/N26124939/VSD/VSD_Project/rtl/h264_encoder/cavlc_test/./src"}
{"vcs1": {"peak_mem": 343456}}
{"vcselab": {"peak_mem": 227152}}
