ARM GAS  /run/user/1000/cciKd9sH.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"nrf24.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/nrf24.c"
  18              		.section	.text.nRF24_WriteReg,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	nRF24_WriteReg:
  25              	.LVL0:
  26              	.LFB128:
   1:Core/Src/nrf24.c **** // Functions to manage the nRF24L01+ transceiver
   2:Core/Src/nrf24.c **** 
   3:Core/Src/nrf24.c **** 
   4:Core/Src/nrf24.c **** #include "nrf24.h"
   5:Core/Src/nrf24.c **** 
   6:Core/Src/nrf24.c **** 
   7:Core/Src/nrf24.c **** // The address used to test presence of the transceiver,
   8:Core/Src/nrf24.c **** // note: should not exceed 5 bytes
   9:Core/Src/nrf24.c **** #define nRF24_TEST_ADDR            "nRF24"
  10:Core/Src/nrf24.c **** 
  11:Core/Src/nrf24.c **** 
  12:Core/Src/nrf24.c **** // Addresses of the address registers
  13:Core/Src/nrf24.c **** static const uint8_t nRF24_ADDR_REGS[7] = {
  14:Core/Src/nrf24.c **** 		nRF24_REG_RX_ADDR_P0,
  15:Core/Src/nrf24.c **** 		nRF24_REG_RX_ADDR_P1,
  16:Core/Src/nrf24.c **** 		nRF24_REG_RX_ADDR_P2,
  17:Core/Src/nrf24.c **** 		nRF24_REG_RX_ADDR_P3,
  18:Core/Src/nrf24.c **** 		nRF24_REG_RX_ADDR_P4,
  19:Core/Src/nrf24.c **** 		nRF24_REG_RX_ADDR_P5,
  20:Core/Src/nrf24.c **** 		nRF24_REG_TX_ADDR
  21:Core/Src/nrf24.c **** };
  22:Core/Src/nrf24.c **** 
  23:Core/Src/nrf24.c **** 
  24:Core/Src/nrf24.c **** // Reads a value of register
  25:Core/Src/nrf24.c **** // input:
  26:Core/Src/nrf24.c **** //   reg - number of register to read
  27:Core/Src/nrf24.c **** // return: value of register
  28:Core/Src/nrf24.c **** static uint8_t nRF24_ReadReg(uint8_t reg) {
  29:Core/Src/nrf24.c **** 	uint8_t value;
  30:Core/Src/nrf24.c **** 
  31:Core/Src/nrf24.c **** 	nRF24_CSN_L;
  32:Core/Src/nrf24.c **** 	nRF24_LL_RW(reg & nRF24_MASK_REG_MAP);
ARM GAS  /run/user/1000/cciKd9sH.s 			page 2


  33:Core/Src/nrf24.c **** 	value = nRF24_LL_RW(nRF24_CMD_NOP);
  34:Core/Src/nrf24.c **** 	nRF24_CSN_H;
  35:Core/Src/nrf24.c **** 
  36:Core/Src/nrf24.c **** 	return value;
  37:Core/Src/nrf24.c **** }
  38:Core/Src/nrf24.c **** 
  39:Core/Src/nrf24.c **** // Writes a new value to the register
  40:Core/Src/nrf24.c **** // input:
  41:Core/Src/nrf24.c **** //   reg - number of register to write
  42:Core/Src/nrf24.c **** //   value - value to write
  43:Core/Src/nrf24.c **** static void nRF24_WriteReg(uint8_t reg, uint8_t value) {
  27              		.loc 1 43 56 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		.loc 1 43 56 is_stmt 0 view .LVU1
  32 0000 38B5     		push	{r3, r4, r5, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 16
  35              		.cfi_offset 3, -16
  36              		.cfi_offset 4, -12
  37              		.cfi_offset 5, -8
  38              		.cfi_offset 14, -4
  39 0002 0446     		mov	r4, r0
  40 0004 0D46     		mov	r5, r1
  44:Core/Src/nrf24.c **** 	nRF24_CSN_L;
  41              		.loc 1 44 2 is_stmt 1 view .LVU2
  42              	.LVL1:
  43              	.LBB20:
  44              	.LBI20:
  45              		.file 2 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h"
   1:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /**
   2:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   ******************************************************************************
   3:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @file    stm32f1xx_ll_gpio.h
   4:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @author  MCD Application Team
   5:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @brief   Header file of GPIO LL module.
   6:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   ******************************************************************************
   7:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @attention
   8:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *
   9:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * Copyright (c) 2016 STMicroelectronics.
  10:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * All rights reserved.
  11:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *
  12:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * in the root directory of this software component.
  14:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *
  16:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   ******************************************************************************
  17:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
  18:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
  19:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  20:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #ifndef STM32F1xx_LL_GPIO_H
  21:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define STM32F1xx_LL_GPIO_H
  22:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
  23:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #ifdef __cplusplus
  24:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** extern "C" {
  25:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #endif
  26:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
ARM GAS  /run/user/1000/cciKd9sH.s 			page 3


  27:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /* Includes ------------------------------------------------------------------*/
  28:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #include "stm32f1xx.h"
  29:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
  30:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /** @addtogroup STM32F1xx_LL_Driver
  31:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @{
  32:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
  33:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
  34:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #if defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || 
  35:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
  36:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /** @defgroup GPIO_LL GPIO
  37:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @{
  38:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
  39:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
  40:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /* Private types -------------------------------------------------------------*/
  41:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /* Private variables ---------------------------------------------------------*/
  42:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /* Private constants ---------------------------------------------------------*/
  43:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
  44:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /** @defgroup GPIO_LL_Private_Constants GPIO Private Constants
  45:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @{
  46:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
  47:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /* Defines used for Pin Mask Initialization */
  48:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define GPIO_PIN_MASK_POS   8U
  49:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define GPIO_PIN_NB         16U
  50:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /**
  51:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @}
  52:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
  53:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
  54:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /* Private macros ------------------------------------------------------------*/
  55:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #if defined(USE_FULL_LL_DRIVER)
  56:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /** @defgroup GPIO_LL_Private_Macros GPIO Private Macros
  57:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @{
  58:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
  59:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
  60:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /**
  61:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @}
  62:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
  63:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #endif /*USE_FULL_LL_DRIVER*/
  64:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
  65:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /* Exported types ------------------------------------------------------------*/
  66:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #if defined(USE_FULL_LL_DRIVER)
  67:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /** @defgroup GPIO_LL_ES_INIT GPIO Exported Init structures
  68:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @{
  69:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
  70:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
  71:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /**
  72:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @brief LL GPIO Init Structure definition
  73:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
  74:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** typedef struct
  75:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** {
  76:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   uint32_t Pin;          /*!< Specifies the GPIO pins to be configured.
  77:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****                               This parameter can be any value of @ref GPIO_LL_EC_PIN */
  78:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
  79:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   uint32_t Mode;         /*!< Specifies the operating mode for the selected pins.
  80:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_MODE.
  81:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
  82:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  83:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
ARM GAS  /run/user/1000/cciKd9sH.s 			page 4


  84:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   uint32_t Speed;        /*!< Specifies the speed for the selected pins.
  85:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_SPEED.
  86:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
  87:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  88:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
  89:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   uint32_t OutputType;   /*!< Specifies the operating output type for the selected pins.
  90:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_OUTPUT.
  91:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
  92:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  93:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
  94:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   uint32_t Pull;         /*!< Specifies the operating Pull-up/Pull down for the selected pins.
  95:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_PULL.
  96:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
  97:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  98:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** } LL_GPIO_InitTypeDef;
  99:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
 100:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /**
 101:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @}
 102:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 103:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #endif /* USE_FULL_LL_DRIVER */
 104:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
 105:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /* Exported constants --------------------------------------------------------*/
 106:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Constants GPIO Exported Constants
 107:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @{
 108:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 109:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
 110:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_PIN PIN
 111:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @{
 112:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 113:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_PIN_0                    ((GPIO_BSRR_BS0  << GPIO_PIN_MASK_POS) | 0x00000001U)  /*!
 114:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_PIN_1                    ((GPIO_BSRR_BS1  << GPIO_PIN_MASK_POS) | 0x00000002U)  /*!
 115:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_PIN_2                    ((GPIO_BSRR_BS2  << GPIO_PIN_MASK_POS) | 0x00000004U)  /*!
 116:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_PIN_3                    ((GPIO_BSRR_BS3  << GPIO_PIN_MASK_POS) | 0x00000008U)  /*!
 117:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_PIN_4                    ((GPIO_BSRR_BS4  << GPIO_PIN_MASK_POS) | 0x00000010U)  /*!
 118:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_PIN_5                    ((GPIO_BSRR_BS5  << GPIO_PIN_MASK_POS) | 0x00000020U)  /*!
 119:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_PIN_6                    ((GPIO_BSRR_BS6  << GPIO_PIN_MASK_POS) | 0x00000040U)  /*!
 120:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_PIN_7                    ((GPIO_BSRR_BS7  << GPIO_PIN_MASK_POS) | 0x00000080U)  /*!
 121:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_PIN_8                    ((GPIO_BSRR_BS8  << GPIO_PIN_MASK_POS) | 0x04000001U)  /*!
 122:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_PIN_9                    ((GPIO_BSRR_BS9  << GPIO_PIN_MASK_POS) | 0x04000002U)  /*!
 123:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_PIN_10                   ((GPIO_BSRR_BS10 << GPIO_PIN_MASK_POS) | 0x04000004U)  /*!
 124:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_PIN_11                   ((GPIO_BSRR_BS11 << GPIO_PIN_MASK_POS) | 0x04000008U)  /*!
 125:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_PIN_12                   ((GPIO_BSRR_BS12 << GPIO_PIN_MASK_POS) | 0x04000010U)  /*!
 126:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_PIN_13                   ((GPIO_BSRR_BS13 << GPIO_PIN_MASK_POS) | 0x04000020U)  /*!
 127:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_PIN_14                   ((GPIO_BSRR_BS14 << GPIO_PIN_MASK_POS) | 0x04000040U)  /*!
 128:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_PIN_15                   ((GPIO_BSRR_BS15 << GPIO_PIN_MASK_POS) | 0x04000080U)  /*!
 129:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_PIN_ALL                  (LL_GPIO_PIN_0  | LL_GPIO_PIN_1  | LL_GPIO_PIN_2  | \
 130:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****                                           LL_GPIO_PIN_3  | LL_GPIO_PIN_4  | LL_GPIO_PIN_5  | \
 131:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****                                           LL_GPIO_PIN_6  | LL_GPIO_PIN_7  | LL_GPIO_PIN_8  | \
 132:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****                                           LL_GPIO_PIN_9  | LL_GPIO_PIN_10 | LL_GPIO_PIN_11 | \
 133:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****                                           LL_GPIO_PIN_12 | LL_GPIO_PIN_13 | LL_GPIO_PIN_14 | \
 134:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****                                           LL_GPIO_PIN_15)                                      /*!<
 135:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /**
 136:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @}
 137:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 138:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
 139:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_MODE Mode
 140:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @{
ARM GAS  /run/user/1000/cciKd9sH.s 			page 5


 141:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 142:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_MODE_ANALOG              0x00000000U       /*!< Select analog mode */
 143:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_MODE_FLOATING            GPIO_CRL_CNF0_0   /*!< Select floating mode */
 144:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_MODE_INPUT               GPIO_CRL_CNF0_1   /*!< Select input mode */
 145:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_MODE_OUTPUT              GPIO_CRL_MODE0_0  /*!< Select general purpose output mode 
 146:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_MODE_ALTERNATE           (GPIO_CRL_CNF0_1 | GPIO_CRL_MODE0_0) /*!< Select alternate
 147:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /**
 148:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @}
 149:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 150:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
 151:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_OUTPUT Output Type
 152:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @{
 153:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 154:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_OUTPUT_PUSHPULL          0x00000000U                /*!< Select push-pull as output
 155:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_OUTPUT_OPENDRAIN         GPIO_CRL_CNF0_0            /*!< Select open-drain as outpu
 156:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /**
 157:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @}
 158:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 159:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
 160:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_SPEED Output Speed
 161:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @{
 162:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 163:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_MODE_OUTPUT_10MHz        GPIO_CRL_MODE0_0            /*!< Select Output mode, max s
 164:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_MODE_OUTPUT_2MHz         GPIO_CRL_MODE0_1            /*!< Select Output mode, max s
 165:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_MODE_OUTPUT_50MHz        GPIO_CRL_MODE0              /*!< Select Output mode, max s
 166:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /**
 167:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @}
 168:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 169:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
 170:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_LOW           LL_GPIO_MODE_OUTPUT_2MHz    /*!< Select I/O low output spe
 171:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_MEDIUM        LL_GPIO_MODE_OUTPUT_10MHz   /*!< Select I/O medium output 
 172:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_HIGH          LL_GPIO_MODE_OUTPUT_50MHz   /*!< Select I/O high output sp
 173:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
 174:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_PULL Pull Up Pull Down
 175:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @{
 176:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 177:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_PULL_DOWN                0x00000000U    /*!< Select I/O pull down */
 178:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_PULL_UP                  GPIO_ODR_ODR0  /*!< Select I/O pull up */
 179:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
 180:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /**
 181:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @}
 182:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 183:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
 184:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /** @defgroup GPIO_LL_EVENTOUT_PIN EVENTOUT Pin
 185:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @{
 186:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 187:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
 188:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_AF_EVENTOUT_PIN_0        AFIO_EVCR_PIN_PX0   /*!< EVENTOUT on pin 0 */
 189:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_AF_EVENTOUT_PIN_1        AFIO_EVCR_PIN_PX1   /*!< EVENTOUT on pin 1 */
 190:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_AF_EVENTOUT_PIN_2        AFIO_EVCR_PIN_PX2   /*!< EVENTOUT on pin 2 */
 191:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_AF_EVENTOUT_PIN_3        AFIO_EVCR_PIN_PX3   /*!< EVENTOUT on pin 3 */
 192:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_AF_EVENTOUT_PIN_4        AFIO_EVCR_PIN_PX4   /*!< EVENTOUT on pin 4 */
 193:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_AF_EVENTOUT_PIN_5        AFIO_EVCR_PIN_PX5   /*!< EVENTOUT on pin 5 */
 194:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_AF_EVENTOUT_PIN_6        AFIO_EVCR_PIN_PX6   /*!< EVENTOUT on pin 6 */
 195:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_AF_EVENTOUT_PIN_7        AFIO_EVCR_PIN_PX7   /*!< EVENTOUT on pin 7 */
 196:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_AF_EVENTOUT_PIN_8        AFIO_EVCR_PIN_PX8   /*!< EVENTOUT on pin 8 */
 197:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_AF_EVENTOUT_PIN_9        AFIO_EVCR_PIN_PX9   /*!< EVENTOUT on pin 9 */
ARM GAS  /run/user/1000/cciKd9sH.s 			page 6


 198:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_AF_EVENTOUT_PIN_10       AFIO_EVCR_PIN_PX10  /*!< EVENTOUT on pin 10 */
 199:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_AF_EVENTOUT_PIN_11       AFIO_EVCR_PIN_PX11  /*!< EVENTOUT on pin 11 */
 200:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_AF_EVENTOUT_PIN_12       AFIO_EVCR_PIN_PX12  /*!< EVENTOUT on pin 12 */
 201:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_AF_EVENTOUT_PIN_13       AFIO_EVCR_PIN_PX13  /*!< EVENTOUT on pin 13 */
 202:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_AF_EVENTOUT_PIN_14       AFIO_EVCR_PIN_PX14  /*!< EVENTOUT on pin 14 */
 203:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_AF_EVENTOUT_PIN_15       AFIO_EVCR_PIN_PX15  /*!< EVENTOUT on pin 15 */
 204:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
 205:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /**
 206:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @}
 207:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 208:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
 209:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /** @defgroup GPIO_LL_EVENTOUT_PORT EVENTOUT Port
 210:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @{
 211:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 212:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
 213:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_AF_EVENTOUT_PORT_A       AFIO_EVCR_PORT_PA  /*!< EVENTOUT on port A */
 214:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_AF_EVENTOUT_PORT_B       AFIO_EVCR_PORT_PB  /*!< EVENTOUT on port B */
 215:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_AF_EVENTOUT_PORT_C       AFIO_EVCR_PORT_PC  /*!< EVENTOUT on port C */
 216:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_AF_EVENTOUT_PORT_D       AFIO_EVCR_PORT_PD  /*!< EVENTOUT on port D */
 217:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_AF_EVENTOUT_PORT_E       AFIO_EVCR_PORT_PE  /*!< EVENTOUT on port E */
 218:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
 219:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /**
 220:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @}
 221:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 222:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
 223:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_EXTI_PORT GPIO EXTI PORT
 224:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @{
 225:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 226:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_AF_EXTI_PORTA            0U   /*!< EXTI PORT A */
 227:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_AF_EXTI_PORTB            1U   /*!< EXTI PORT B */
 228:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_AF_EXTI_PORTC            2U   /*!< EXTI PORT C */
 229:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_AF_EXTI_PORTD            3U   /*!< EXTI PORT D */
 230:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_AF_EXTI_PORTE            4U   /*!< EXTI PORT E */
 231:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_AF_EXTI_PORTF            5U   /*!< EXTI PORT F */
 232:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_AF_EXTI_PORTG            6U   /*!< EXTI PORT G */
 233:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /**
 234:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @}
 235:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 236:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
 237:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_EXTI_LINE GPIO EXTI LINE
 238:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @{
 239:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 240:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_AF_EXTI_LINE0            (0x000FU << 16U | 0U)  /*!< EXTI_POSITION_0  | EXTICR[0] *
 241:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_AF_EXTI_LINE1            (0x00F0U << 16U | 0U)  /*!< EXTI_POSITION_4  | EXTICR[0] *
 242:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_AF_EXTI_LINE2            (0x0F00U << 16U | 0U)  /*!< EXTI_POSITION_8  | EXTICR[0] *
 243:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_AF_EXTI_LINE3            (0xF000U << 16U | 0U)  /*!< EXTI_POSITION_12 | EXTICR[0] *
 244:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_AF_EXTI_LINE4            (0x000FU << 16U | 1U)  /*!< EXTI_POSITION_0  | EXTICR[1] *
 245:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_AF_EXTI_LINE5            (0x00F0U << 16U | 1U)  /*!< EXTI_POSITION_4  | EXTICR[1] *
 246:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_AF_EXTI_LINE6            (0x0F00U << 16U | 1U)  /*!< EXTI_POSITION_8  | EXTICR[1] *
 247:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_AF_EXTI_LINE7            (0xF000U << 16U | 1U)  /*!< EXTI_POSITION_12 | EXTICR[1] *
 248:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_AF_EXTI_LINE8            (0x000FU << 16U | 2U)  /*!< EXTI_POSITION_0  | EXTICR[2] *
 249:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_AF_EXTI_LINE9            (0x00F0U << 16U | 2U)  /*!< EXTI_POSITION_4  | EXTICR[2] *
 250:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_AF_EXTI_LINE10           (0x0F00U << 16U | 2U)  /*!< EXTI_POSITION_8  | EXTICR[2] *
 251:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_AF_EXTI_LINE11           (0xF000U << 16U | 2U)  /*!< EXTI_POSITION_12 | EXTICR[2] *
 252:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_AF_EXTI_LINE12           (0x000FU << 16U | 3U)  /*!< EXTI_POSITION_0  | EXTICR[3] *
 253:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_AF_EXTI_LINE13           (0x00F0U << 16U | 3U)  /*!< EXTI_POSITION_4  | EXTICR[3] *
 254:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_AF_EXTI_LINE14           (0x0F00U << 16U | 3U)  /*!< EXTI_POSITION_8  | EXTICR[3] *
ARM GAS  /run/user/1000/cciKd9sH.s 			page 7


 255:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_AF_EXTI_LINE15           (0xF000U << 16U | 3U)  /*!< EXTI_POSITION_12 | EXTICR[3] *
 256:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /**
 257:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @}
 258:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 259:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
 260:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /**
 261:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @}
 262:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 263:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
 264:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /* Exported macro ------------------------------------------------------------*/
 265:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Macros GPIO Exported Macros
 266:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @{
 267:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 268:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
 269:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /** @defgroup GPIO_LL_EM_WRITE_READ Common Write and read registers Macros
 270:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @{
 271:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 272:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
 273:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /**
 274:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @brief  Write a value in GPIO register
 275:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @param  __INSTANCE__ GPIO Instance
 276:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @param  __REG__ Register to be written
 277:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @param  __VALUE__ Value to be written in the register
 278:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @retval None
 279:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 280:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALU
 281:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
 282:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /**
 283:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @brief  Read a value in GPIO register
 284:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @param  __INSTANCE__ GPIO Instance
 285:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @param  __REG__ Register to be read
 286:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @retval Register value
 287:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 288:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** #define LL_GPIO_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
 289:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /**
 290:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @}
 291:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 292:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
 293:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /**
 294:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @}
 295:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 296:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
 297:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /* Exported functions --------------------------------------------------------*/
 298:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Functions GPIO Exported Functions
 299:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @{
 300:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 301:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
 302:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /** @defgroup GPIO_LL_EF_Port_Configuration Port Configuration
 303:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @{
 304:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 305:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
 306:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /**
 307:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @brief  Configure gpio mode for a dedicated pin on dedicated port.
 308:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @note   I/O mode can be Analog, Floating input, Input with pull-up/pull-down, General purpose O
 309:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         Alternate function Output.
 310:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 311:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @rmtoll CRL        CNFy         LL_GPIO_SetPinMode
ARM GAS  /run/user/1000/cciKd9sH.s 			page 8


 312:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @rmtoll CRL        MODEy        LL_GPIO_SetPinMode
 313:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @rmtoll CRH        CNFy         LL_GPIO_SetPinMode
 314:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @rmtoll CRH        MODEy        LL_GPIO_SetPinMode
 315:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 316:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 317:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 318:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 319:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 320:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 321:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 322:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 323:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 324:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 325:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 326:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 327:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 328:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 329:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 330:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 331:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 332:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 333:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @param  Mode This parameter can be one of the following values:
 334:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ANALOG
 335:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_FLOATING
 336:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_INPUT
 337:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_OUTPUT
 338:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ALTERNATE
 339:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @retval None
 340:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 341:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
 342:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** {
 343:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 344:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSIT
 345:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** }
 346:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
 347:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /**
 348:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @brief  Return gpio mode for a dedicated pin on dedicated port.
 349:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @note   I/O mode can be Analog, Floating input, Input with pull-up/pull-down, General purpose O
 350:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         Alternate function Output.
 351:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 352:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @rmtoll CRL        CNFy         LL_GPIO_GetPinMode
 353:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @rmtoll CRL        MODEy        LL_GPIO_GetPinMode
 354:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @rmtoll CRH        CNFy         LL_GPIO_GetPinMode
 355:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @rmtoll CRH        MODEy        LL_GPIO_GetPinMode
 356:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 357:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 358:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 359:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 360:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 361:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 362:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 363:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 364:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 365:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 366:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 367:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 368:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
ARM GAS  /run/user/1000/cciKd9sH.s 			page 9


 369:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 370:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 371:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 372:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 373:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 374:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 375:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ANALOG
 376:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_FLOATING
 377:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_INPUT
 378:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_OUTPUT
 379:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ALTERNATE
 380:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 381:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin)
 382:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** {
 383:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 384:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   return (READ_BIT(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U))) >> (POSIT
 385:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** }
 386:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
 387:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /**
 388:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @brief  Configure gpio speed for a dedicated pin on dedicated port.
 389:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @note   I/O speed can be Low, Medium or Fast speed.
 390:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 391:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @note   Refer to datasheet for frequency specifications and the power
 392:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         supply and load conditions for each speed.
 393:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @rmtoll CRL      MODEy       LL_GPIO_SetPinSpeed
 394:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @rmtoll CRH      MODEy       LL_GPIO_SetPinSpeed
 395:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 396:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 397:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 398:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 399:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 400:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 401:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 402:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 403:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 404:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 405:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 406:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 407:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 408:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 409:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 410:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 411:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 412:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 413:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @param  Speed This parameter can be one of the following values:
 414:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_LOW
 415:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
 416:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
 417:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @retval None
 418:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 419:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
 420:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** {
 421:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 422:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   MODIFY_REG(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U)),
 423:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****              (Speed << (POSITION_VAL(Pin) * 4U)));
 424:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** }
 425:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
ARM GAS  /run/user/1000/cciKd9sH.s 			page 10


 426:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /**
 427:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @brief  Return gpio speed for a dedicated pin on dedicated port.
 428:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @note   I/O speed can be Low, Medium, Fast or High speed.
 429:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 430:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @note   Refer to datasheet for frequency specifications and the power
 431:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         supply and load conditions for each speed.
 432:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @rmtoll CRL      MODEy       LL_GPIO_GetPinSpeed
 433:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @rmtoll CRH      MODEy       LL_GPIO_GetPinSpeed
 434:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 435:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 436:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 437:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 438:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 439:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 440:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 441:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 442:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 443:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 444:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 445:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 446:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 447:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 448:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 449:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 450:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 451:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 452:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 453:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_LOW
 454:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
 455:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
 456:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 457:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin)
 458:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** {
 459:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 460:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   return (READ_BIT(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U))) >> (POSITION_VAL(Pin) * 4U)
 461:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** }
 462:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
 463:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /**
 464:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @brief  Configure gpio output type for several pins on dedicated port.
 465:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @note   Output type as to be set when gpio pin is in output or
 466:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         alternate modes. Possible type are Push-pull or Open-drain.
 467:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @rmtoll CRL       MODEy           LL_GPIO_SetPinOutputType
 468:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @rmtoll CRH       MODEy           LL_GPIO_SetPinOutputType
 469:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 470:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @param  Pin This parameter can be a combination of the following values:
 471:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 472:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 473:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 474:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 475:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 476:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 477:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 478:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 479:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 480:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 481:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 482:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
ARM GAS  /run/user/1000/cciKd9sH.s 			page 11


 483:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 484:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 485:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 486:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 487:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 488:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @param  OutputType This parameter can be one of the following values:
 489:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
 490:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
 491:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @retval None
 492:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 493:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t OutputTyp
 494:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** {
 495:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 496:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   MODIFY_REG(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U)),
 497:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****              (OutputType << (POSITION_VAL(Pin) * 4U)));
 498:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** }
 499:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
 500:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /**
 501:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @brief  Return gpio output type for several pins on dedicated port.
 502:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @note   Output type as to be set when gpio pin is in output or
 503:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         alternate modes. Possible type are Push-pull or Open-drain.
 504:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 505:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @rmtoll CRL       MODEy       LL_GPIO_GetPinOutputType
 506:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @rmtoll CRH       MODEy       LL_GPIO_GetPinOutputType
 507:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 508:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 509:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 510:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 511:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 512:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 513:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 514:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 515:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 516:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 517:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 518:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 519:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 520:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 521:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 522:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 523:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 524:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 525:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 526:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 527:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
 528:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
 529:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 530:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin)
 531:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** {
 532:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 533:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   return (READ_BIT(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U))) >> (POSITION_VAL(Pin) * 4U
 534:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
 535:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** }
 536:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
 537:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /**
 538:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @brief  Configure gpio pull-up or pull-down for a dedicated pin on a dedicated port.
 539:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
ARM GAS  /run/user/1000/cciKd9sH.s 			page 12


 540:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @rmtoll ODR        ODR         LL_GPIO_SetPinPull
 541:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 542:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 543:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 544:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 545:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 546:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 547:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 548:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 549:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 550:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 551:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 552:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 553:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 554:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 555:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 556:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 557:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 558:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 559:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @param  Pull This parameter can be one of the following values:
 560:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_DOWN
 561:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_UP
 562:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @retval None
 563:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 564:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
 565:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** {
 566:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   MODIFY_REG(GPIOx->ODR, (Pin >> GPIO_PIN_MASK_POS), Pull << (POSITION_VAL(Pin >> GPIO_PIN_MASK_POS
 567:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** }
 568:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
 569:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /**
 570:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @brief  Return gpio pull-up or pull-down for a dedicated pin on a dedicated port
 571:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 572:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @rmtoll ODR        ODR         LL_GPIO_GetPinPull
 573:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 574:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 575:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 576:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 577:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 578:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 579:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 580:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 581:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 582:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 583:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 584:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 585:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 586:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 587:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 588:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 589:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 590:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 591:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 592:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_DOWN
 593:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_UP
 594:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 595:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin)
 596:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** {
ARM GAS  /run/user/1000/cciKd9sH.s 			page 13


 597:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   return (READ_BIT(GPIOx->ODR, (GPIO_ODR_ODR0 << (POSITION_VAL(Pin >> GPIO_PIN_MASK_POS)))) >> (POS
 598:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** }
 599:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
 600:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /**
 601:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @brief  Lock configuration of several pins for a dedicated port.
 602:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @note   When the lock sequence has been applied on a port bit, the
 603:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         value of this port bit can no longer be modified until the
 604:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         next reset.
 605:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @note   Each lock bit freezes a specific configuration register
 606:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         (control and alternate function registers).
 607:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @rmtoll LCKR         LCKK          LL_GPIO_LockPin
 608:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 609:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 610:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 611:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 612:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 613:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 614:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 615:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 616:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 617:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 618:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 619:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 620:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 621:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 622:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 623:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 624:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 625:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 626:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 627:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @retval None
 628:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 629:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 630:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** {
 631:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   __IO uint32_t temp;
 632:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | ((PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU));
 633:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, ((PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU));
 634:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | ((PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU));
 635:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   temp = READ_REG(GPIOx->LCKR);
 636:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   (void) temp;
 637:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** }
 638:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
 639:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /**
 640:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @brief  Return 1 if all pins passed as parameter, of a dedicated port, are locked. else Return 
 641:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @rmtoll LCKR         LCKy          LL_GPIO_IsPinLocked
 642:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 643:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 644:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 645:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 646:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 647:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 648:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 649:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 650:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 651:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 652:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 653:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
ARM GAS  /run/user/1000/cciKd9sH.s 			page 14


 654:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 655:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 656:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 657:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 658:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 659:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 660:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 661:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 662:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 663:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsPinLocked(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 664:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** {
 665:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   return (READ_BIT(GPIOx->LCKR, ((PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU)) == ((PinMask >> GPI
 666:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** }
 667:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
 668:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /**
 669:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @brief  Return 1 if one of the pin of a dedicated port is locked. else return 0.
 670:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @rmtoll LCKR         LCKK          LL_GPIO_IsAnyPinLocked
 671:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 672:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 673:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 674:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsAnyPinLocked(GPIO_TypeDef *GPIOx)
 675:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** {
 676:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   return (READ_BIT(GPIOx->LCKR, GPIO_LCKR_LCKK) == (GPIO_LCKR_LCKK));
 677:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** }
 678:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
 679:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /**
 680:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @}
 681:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 682:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
 683:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /** @defgroup GPIO_LL_EF_Data_Access Data Access
 684:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @{
 685:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 686:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
 687:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /**
 688:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @brief  Return full input data register value for a dedicated port.
 689:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @rmtoll IDR          IDy           LL_GPIO_ReadInputPort
 690:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 691:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @retval Input data register value of port
 692:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 693:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_ReadInputPort(GPIO_TypeDef *GPIOx)
 694:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** {
 695:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   return (READ_REG(GPIOx->IDR));
 696:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** }
 697:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
 698:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /**
 699:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @brief  Return if input data level for several pins of dedicated port is high or low.
 700:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @rmtoll IDR          IDy           LL_GPIO_IsInputPinSet
 701:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 702:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 703:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 704:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 705:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 706:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 707:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 708:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 709:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 710:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
ARM GAS  /run/user/1000/cciKd9sH.s 			page 15


 711:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 712:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 713:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 714:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 715:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 716:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 717:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 718:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 719:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 720:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 721:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 722:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 723:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** {
 724:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   return (READ_BIT(GPIOx->IDR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU) == ((PinMask >> GPIO_P
 725:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** }
 726:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
 727:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /**
 728:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @brief  Write output data register for the port.
 729:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_WriteOutputPort
 730:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 731:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @param  PortValue Level value for each pin of the port
 732:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @retval None
 733:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 734:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_WriteOutputPort(GPIO_TypeDef *GPIOx, uint32_t PortValue)
 735:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** {
 736:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   WRITE_REG(GPIOx->ODR, PortValue);
 737:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** }
 738:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
 739:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /**
 740:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @brief  Return full output data register value for a dedicated port.
 741:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_ReadOutputPort
 742:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 743:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @retval Output data register value of port
 744:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 745:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_ReadOutputPort(GPIO_TypeDef *GPIOx)
 746:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** {
 747:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   return (uint32_t)(READ_REG(GPIOx->ODR));
 748:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** }
 749:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
 750:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /**
 751:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @brief  Return if input data level for several pins of dedicated port is high or low.
 752:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_IsOutputPinSet
 753:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 754:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 755:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 756:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 757:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 758:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 759:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 760:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 761:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 762:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 763:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 764:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 765:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 766:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 767:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
ARM GAS  /run/user/1000/cciKd9sH.s 			page 16


 768:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 769:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 770:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 771:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 772:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 773:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 774:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsOutputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 775:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** {
 776:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   return (READ_BIT(GPIOx->ODR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU) == ((PinMask >> GPIO_P
 777:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** }
 778:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
 779:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /**
 780:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @brief  Set several pins to high level on dedicated gpio port.
 781:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @rmtoll BSRR         BSy           LL_GPIO_SetOutputPin
 782:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 783:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 784:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 785:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 786:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 787:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 788:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 789:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 790:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 791:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 792:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 793:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 794:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 795:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 796:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 797:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 798:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 799:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 800:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 801:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @retval None
 802:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 803:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 804:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** {
 805:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 806:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** }
 807:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** 
 808:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** /**
 809:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @brief  Set several pins to low level on dedicated gpio port.
 810:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @rmtoll BRR          BRy           LL_GPIO_ResetOutputPin
 811:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 812:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 813:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 814:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 815:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 816:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 817:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 818:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 819:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 820:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 821:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 822:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 823:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 824:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
ARM GAS  /run/user/1000/cciKd9sH.s 			page 17


 825:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 826:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 827:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 828:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 829:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 830:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   * @retval None
 831:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   */
 832:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
  46              		.loc 2 832 22 view .LVU3
  47              	.LBB21:
 833:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** {
 834:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h ****   WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
  48              		.loc 2 834 3 view .LVU4
  49 0006 0F4B     		ldr	r3, .L5
  50 0008 1022     		movs	r2, #16
  51 000a 5A61     		str	r2, [r3, #20]
  52              	.LVL2:
  53              		.loc 2 834 3 is_stmt 0 view .LVU5
  54              	.LBE21:
  55              	.LBE20:
  45:Core/Src/nrf24.c **** 	if (reg < nRF24_CMD_W_REGISTER) {
  56              		.loc 1 45 2 is_stmt 1 view .LVU6
  57              		.loc 1 45 5 is_stmt 0 view .LVU7
  58 000c 1F28     		cmp	r0, #31
  59 000e 0CD8     		bhi	.L2
  46:Core/Src/nrf24.c **** 		// This is a register access
  47:Core/Src/nrf24.c **** 		nRF24_LL_RW((uint8_t)(nRF24_CMD_W_REGISTER | (reg & nRF24_MASK_REG_MAP)));
  60              		.loc 1 47 3 is_stmt 1 view .LVU8
  61 0010 00F01F04 		and	r4, r0, #31
  62 0014 44F02000 		orr	r0, r4, #32
  63              	.LVL3:
  64              		.loc 1 47 3 is_stmt 0 view .LVU9
  65 0018 FFF7FEFF 		bl	nRF24_LL_RW
  66              	.LVL4:
  48:Core/Src/nrf24.c **** 		nRF24_LL_RW(value);
  67              		.loc 1 48 3 is_stmt 1 view .LVU10
  68 001c 2846     		mov	r0, r5
  69 001e FFF7FEFF 		bl	nRF24_LL_RW
  70              	.LVL5:
  71              	.L3:
  49:Core/Src/nrf24.c **** 	} else {
  50:Core/Src/nrf24.c **** 		// This is a single byte command or future command/register
  51:Core/Src/nrf24.c **** 		nRF24_LL_RW(reg);
  52:Core/Src/nrf24.c **** 		if ((reg != nRF24_CMD_FLUSH_TX) && (reg != nRF24_CMD_FLUSH_RX) && \
  53:Core/Src/nrf24.c **** 				(reg != nRF24_CMD_REUSE_TX_PL) && (reg != nRF24_CMD_NOP)) {
  54:Core/Src/nrf24.c **** 			// Send register value
  55:Core/Src/nrf24.c **** 			nRF24_LL_RW(value);
  56:Core/Src/nrf24.c **** 		}
  57:Core/Src/nrf24.c **** 	}
  58:Core/Src/nrf24.c **** 	nRF24_CSN_H;
  72              		.loc 1 58 2 view .LVU11
  73              	.LBB22:
  74              	.LBI22:
 803:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** {
  75              		.loc 2 803 22 view .LVU12
  76              	.LBB23:
 805:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** }
ARM GAS  /run/user/1000/cciKd9sH.s 			page 18


  77              		.loc 2 805 3 view .LVU13
  78 0022 084B     		ldr	r3, .L5
  79 0024 1022     		movs	r2, #16
  80 0026 1A61     		str	r2, [r3, #16]
  81              	.LVL6:
 805:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** }
  82              		.loc 2 805 3 is_stmt 0 view .LVU14
  83              	.LBE23:
  84              	.LBE22:
  59:Core/Src/nrf24.c **** }
  85              		.loc 1 59 1 view .LVU15
  86 0028 38BD     		pop	{r3, r4, r5, pc}
  87              	.LVL7:
  88              	.L2:
  51:Core/Src/nrf24.c **** 		if ((reg != nRF24_CMD_FLUSH_TX) && (reg != nRF24_CMD_FLUSH_RX) && \
  89              		.loc 1 51 3 is_stmt 1 view .LVU16
  90 002a FFF7FEFF 		bl	nRF24_LL_RW
  91              	.LVL8:
  52:Core/Src/nrf24.c **** 				(reg != nRF24_CMD_REUSE_TX_PL) && (reg != nRF24_CMD_NOP)) {
  92              		.loc 1 52 3 view .LVU17
  52:Core/Src/nrf24.c **** 				(reg != nRF24_CMD_REUSE_TX_PL) && (reg != nRF24_CMD_NOP)) {
  93              		.loc 1 52 66 is_stmt 0 view .LVU18
  94 002e 04F11F03 		add	r3, r4, #31
  95 0032 DBB2     		uxtb	r3, r3
  52:Core/Src/nrf24.c **** 				(reg != nRF24_CMD_REUSE_TX_PL) && (reg != nRF24_CMD_NOP)) {
  96              		.loc 1 52 6 view .LVU19
  97 0034 022B     		cmp	r3, #2
  98 0036 F4D9     		bls	.L3
  53:Core/Src/nrf24.c **** 			// Send register value
  99              		.loc 1 53 36 view .LVU20
 100 0038 FF2C     		cmp	r4, #255
 101 003a F2D0     		beq	.L3
  55:Core/Src/nrf24.c **** 		}
 102              		.loc 1 55 4 is_stmt 1 view .LVU21
 103 003c 2846     		mov	r0, r5
 104 003e FFF7FEFF 		bl	nRF24_LL_RW
 105              	.LVL9:
 106 0042 EEE7     		b	.L3
 107              	.L6:
 108              		.align	2
 109              	.L5:
 110 0044 00080140 		.word	1073809408
 111              		.cfi_endproc
 112              	.LFE128:
 114              		.section	.text.nRF24_WriteMBReg,"ax",%progbits
 115              		.align	1
 116              		.syntax unified
 117              		.thumb
 118              		.thumb_func
 120              	nRF24_WriteMBReg:
 121              	.LVL10:
 122              	.LFB130:
  60:Core/Src/nrf24.c **** 
  61:Core/Src/nrf24.c **** // Reads to the buffer from a multi-byte register
  62:Core/Src/nrf24.c **** // input:
  63:Core/Src/nrf24.c **** //   reg - number of register to read
  64:Core/Src/nrf24.c **** //   pBuf - pointer to the buffer for register data
ARM GAS  /run/user/1000/cciKd9sH.s 			page 19


  65:Core/Src/nrf24.c **** //   count - number of bytes to read
  66:Core/Src/nrf24.c **** static void nRF24_ReadMBReg(uint8_t reg, uint8_t *pBuf, uint8_t count) {
  67:Core/Src/nrf24.c **** 	nRF24_CSN_L;
  68:Core/Src/nrf24.c **** 	nRF24_LL_RW(reg);
  69:Core/Src/nrf24.c **** 	while (count--) {
  70:Core/Src/nrf24.c **** 		*pBuf++ = nRF24_LL_RW(nRF24_CMD_NOP);
  71:Core/Src/nrf24.c **** 	}
  72:Core/Src/nrf24.c **** 	nRF24_CSN_H;
  73:Core/Src/nrf24.c **** }
  74:Core/Src/nrf24.c **** 
  75:Core/Src/nrf24.c **** // Writes a buffer to a multi-byte register
  76:Core/Src/nrf24.c **** // input:
  77:Core/Src/nrf24.c **** //   reg - number of register to write
  78:Core/Src/nrf24.c **** //   pBuf - pointer to the buffer with data to write
  79:Core/Src/nrf24.c **** //   count - number of bytes to write
  80:Core/Src/nrf24.c **** static void nRF24_WriteMBReg(uint8_t reg, uint8_t *pBuf, uint8_t count) {
 123              		.loc 1 80 73 view -0
 124              		.cfi_startproc
 125              		@ args = 0, pretend = 0, frame = 0
 126              		@ frame_needed = 0, uses_anonymous_args = 0
 127              		.loc 1 80 73 is_stmt 0 view .LVU23
 128 0000 70B5     		push	{r4, r5, r6, lr}
 129              	.LCFI1:
 130              		.cfi_def_cfa_offset 16
 131              		.cfi_offset 4, -16
 132              		.cfi_offset 5, -12
 133              		.cfi_offset 6, -8
 134              		.cfi_offset 14, -4
 135 0002 0C46     		mov	r4, r1
 136 0004 1646     		mov	r6, r2
  81:Core/Src/nrf24.c **** 	nRF24_CSN_L;
 137              		.loc 1 81 2 is_stmt 1 view .LVU24
 138              	.LVL11:
 139              	.LBB24:
 140              	.LBI24:
 832:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** {
 141              		.loc 2 832 22 view .LVU25
 142              	.LBB25:
 143              		.loc 2 834 3 view .LVU26
 144 0006 094B     		ldr	r3, .L11
 145 0008 1022     		movs	r2, #16
 146              	.LVL12:
 147              		.loc 2 834 3 is_stmt 0 view .LVU27
 148 000a 5A61     		str	r2, [r3, #20]
 149              	.LVL13:
 150              		.loc 2 834 3 view .LVU28
 151              	.LBE25:
 152              	.LBE24:
  82:Core/Src/nrf24.c **** 	nRF24_LL_RW(reg);
 153              		.loc 1 82 2 is_stmt 1 view .LVU29
 154 000c FFF7FEFF 		bl	nRF24_LL_RW
 155              	.LVL14:
  83:Core/Src/nrf24.c **** 	while (count--) {
 156              		.loc 1 83 2 view .LVU30
 157              		.loc 1 83 8 is_stmt 0 view .LVU31
 158 0010 04E0     		b	.L8
 159              	.LVL15:
ARM GAS  /run/user/1000/cciKd9sH.s 			page 20


 160              	.L9:
  84:Core/Src/nrf24.c **** 		nRF24_LL_RW(*pBuf++);
 161              		.loc 1 84 3 is_stmt 1 view .LVU32
 162              		.loc 1 84 3 is_stmt 0 view .LVU33
 163 0012 14F8010B 		ldrb	r0, [r4], #1	@ zero_extendqisi2
 164              	.LVL16:
 165              		.loc 1 84 3 view .LVU34
 166 0016 FFF7FEFF 		bl	nRF24_LL_RW
 167              	.LVL17:
  83:Core/Src/nrf24.c **** 	while (count--) {
 168              		.loc 1 83 14 view .LVU35
 169 001a 2E46     		mov	r6, r5
 170              	.LVL18:
 171              	.L8:
  83:Core/Src/nrf24.c **** 	while (count--) {
 172              		.loc 1 83 9 is_stmt 1 view .LVU36
  83:Core/Src/nrf24.c **** 	while (count--) {
 173              		.loc 1 83 14 is_stmt 0 view .LVU37
 174 001c 731E     		subs	r3, r6, #1
 175 001e DDB2     		uxtb	r5, r3
 176              	.LVL19:
  83:Core/Src/nrf24.c **** 	while (count--) {
 177              		.loc 1 83 9 view .LVU38
 178 0020 002E     		cmp	r6, #0
 179 0022 F6D1     		bne	.L9
  85:Core/Src/nrf24.c **** 	}
  86:Core/Src/nrf24.c **** 	nRF24_CSN_H;
 180              		.loc 1 86 2 is_stmt 1 view .LVU39
 181              	.LVL20:
 182              	.LBB26:
 183              	.LBI26:
 803:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** {
 184              		.loc 2 803 22 view .LVU40
 185              	.LBB27:
 805:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** }
 186              		.loc 2 805 3 view .LVU41
 187 0024 014B     		ldr	r3, .L11
 188 0026 1022     		movs	r2, #16
 189 0028 1A61     		str	r2, [r3, #16]
 190              	.LVL21:
 805:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** }
 191              		.loc 2 805 3 is_stmt 0 view .LVU42
 192              	.LBE27:
 193              	.LBE26:
  87:Core/Src/nrf24.c **** }
 194              		.loc 1 87 1 view .LVU43
 195 002a 70BD     		pop	{r4, r5, r6, pc}
 196              	.LVL22:
 197              	.L12:
 198              		.loc 1 87 1 view .LVU44
 199              		.align	2
 200              	.L11:
 201 002c 00080140 		.word	1073809408
 202              		.cfi_endproc
 203              	.LFE130:
 205              		.section	.text.nRF24_ReadMBReg,"ax",%progbits
 206              		.align	1
ARM GAS  /run/user/1000/cciKd9sH.s 			page 21


 207              		.syntax unified
 208              		.thumb
 209              		.thumb_func
 211              	nRF24_ReadMBReg:
 212              	.LVL23:
 213              	.LFB129:
  66:Core/Src/nrf24.c **** 	nRF24_CSN_L;
 214              		.loc 1 66 72 is_stmt 1 view -0
 215              		.cfi_startproc
 216              		@ args = 0, pretend = 0, frame = 0
 217              		@ frame_needed = 0, uses_anonymous_args = 0
  66:Core/Src/nrf24.c **** 	nRF24_CSN_L;
 218              		.loc 1 66 72 is_stmt 0 view .LVU46
 219 0000 70B5     		push	{r4, r5, r6, lr}
 220              	.LCFI2:
 221              		.cfi_def_cfa_offset 16
 222              		.cfi_offset 4, -16
 223              		.cfi_offset 5, -12
 224              		.cfi_offset 6, -8
 225              		.cfi_offset 14, -4
 226 0002 0C46     		mov	r4, r1
 227 0004 1646     		mov	r6, r2
  67:Core/Src/nrf24.c **** 	nRF24_LL_RW(reg);
 228              		.loc 1 67 2 is_stmt 1 view .LVU47
 229              	.LVL24:
 230              	.LBB28:
 231              	.LBI28:
 832:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** {
 232              		.loc 2 832 22 view .LVU48
 233              	.LBB29:
 234              		.loc 2 834 3 view .LVU49
 235 0006 0A4B     		ldr	r3, .L17
 236 0008 1022     		movs	r2, #16
 237              	.LVL25:
 238              		.loc 2 834 3 is_stmt 0 view .LVU50
 239 000a 5A61     		str	r2, [r3, #20]
 240              	.LVL26:
 241              		.loc 2 834 3 view .LVU51
 242              	.LBE29:
 243              	.LBE28:
  68:Core/Src/nrf24.c **** 	while (count--) {
 244              		.loc 1 68 2 is_stmt 1 view .LVU52
 245 000c FFF7FEFF 		bl	nRF24_LL_RW
 246              	.LVL27:
  69:Core/Src/nrf24.c **** 		*pBuf++ = nRF24_LL_RW(nRF24_CMD_NOP);
 247              		.loc 1 69 2 view .LVU53
  69:Core/Src/nrf24.c **** 		*pBuf++ = nRF24_LL_RW(nRF24_CMD_NOP);
 248              		.loc 1 69 8 is_stmt 0 view .LVU54
 249 0010 05E0     		b	.L14
 250              	.LVL28:
 251              	.L15:
  70:Core/Src/nrf24.c **** 	}
 252              		.loc 1 70 3 is_stmt 1 view .LVU55
  70:Core/Src/nrf24.c **** 	}
 253              		.loc 1 70 13 is_stmt 0 view .LVU56
 254 0012 FF20     		movs	r0, #255
 255 0014 FFF7FEFF 		bl	nRF24_LL_RW
ARM GAS  /run/user/1000/cciKd9sH.s 			page 22


 256              	.LVL29:
  70:Core/Src/nrf24.c **** 	}
 257              		.loc 1 70 11 view .LVU57
 258 0018 04F8010B 		strb	r0, [r4], #1
 259              	.LVL30:
  69:Core/Src/nrf24.c **** 		*pBuf++ = nRF24_LL_RW(nRF24_CMD_NOP);
 260              		.loc 1 69 14 view .LVU58
 261 001c 2E46     		mov	r6, r5
 262              	.LVL31:
 263              	.L14:
  69:Core/Src/nrf24.c **** 		*pBuf++ = nRF24_LL_RW(nRF24_CMD_NOP);
 264              		.loc 1 69 9 is_stmt 1 view .LVU59
  69:Core/Src/nrf24.c **** 		*pBuf++ = nRF24_LL_RW(nRF24_CMD_NOP);
 265              		.loc 1 69 14 is_stmt 0 view .LVU60
 266 001e 731E     		subs	r3, r6, #1
 267 0020 DDB2     		uxtb	r5, r3
 268              	.LVL32:
  69:Core/Src/nrf24.c **** 		*pBuf++ = nRF24_LL_RW(nRF24_CMD_NOP);
 269              		.loc 1 69 9 view .LVU61
 270 0022 002E     		cmp	r6, #0
 271 0024 F5D1     		bne	.L15
  72:Core/Src/nrf24.c **** }
 272              		.loc 1 72 2 is_stmt 1 view .LVU62
 273              	.LVL33:
 274              	.LBB30:
 275              	.LBI30:
 803:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** {
 276              		.loc 2 803 22 view .LVU63
 277              	.LBB31:
 805:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** }
 278              		.loc 2 805 3 view .LVU64
 279 0026 024B     		ldr	r3, .L17
 280 0028 1022     		movs	r2, #16
 281 002a 1A61     		str	r2, [r3, #16]
 282              	.LVL34:
 805:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** }
 283              		.loc 2 805 3 is_stmt 0 view .LVU65
 284              	.LBE31:
 285              	.LBE30:
  73:Core/Src/nrf24.c **** 
 286              		.loc 1 73 1 view .LVU66
 287 002c 70BD     		pop	{r4, r5, r6, pc}
 288              	.LVL35:
 289              	.L18:
  73:Core/Src/nrf24.c **** 
 290              		.loc 1 73 1 view .LVU67
 291 002e 00BF     		.align	2
 292              	.L17:
 293 0030 00080140 		.word	1073809408
 294              		.cfi_endproc
 295              	.LFE129:
 297              		.section	.text.nRF24_ReadReg,"ax",%progbits
 298              		.align	1
 299              		.syntax unified
 300              		.thumb
 301              		.thumb_func
 303              	nRF24_ReadReg:
ARM GAS  /run/user/1000/cciKd9sH.s 			page 23


 304              	.LVL36:
 305              	.LFB127:
  28:Core/Src/nrf24.c **** 	uint8_t value;
 306              		.loc 1 28 43 is_stmt 1 view -0
 307              		.cfi_startproc
 308              		@ args = 0, pretend = 0, frame = 0
 309              		@ frame_needed = 0, uses_anonymous_args = 0
  28:Core/Src/nrf24.c **** 	uint8_t value;
 310              		.loc 1 28 43 is_stmt 0 view .LVU69
 311 0000 38B5     		push	{r3, r4, r5, lr}
 312              	.LCFI3:
 313              		.cfi_def_cfa_offset 16
 314              		.cfi_offset 3, -16
 315              		.cfi_offset 4, -12
 316              		.cfi_offset 5, -8
 317              		.cfi_offset 14, -4
  29:Core/Src/nrf24.c **** 
 318              		.loc 1 29 2 is_stmt 1 view .LVU70
  31:Core/Src/nrf24.c **** 	nRF24_LL_RW(reg & nRF24_MASK_REG_MAP);
 319              		.loc 1 31 2 view .LVU71
 320              	.LVL37:
 321              	.LBB32:
 322              	.LBI32:
 832:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** {
 323              		.loc 2 832 22 view .LVU72
 324              	.LBB33:
 325              		.loc 2 834 3 view .LVU73
 326 0002 064C     		ldr	r4, .L21
 327 0004 1025     		movs	r5, #16
 328 0006 6561     		str	r5, [r4, #20]
 329              	.LVL38:
 330              		.loc 2 834 3 is_stmt 0 view .LVU74
 331              	.LBE33:
 332              	.LBE32:
  32:Core/Src/nrf24.c **** 	value = nRF24_LL_RW(nRF24_CMD_NOP);
 333              		.loc 1 32 2 is_stmt 1 view .LVU75
 334 0008 00F01F00 		and	r0, r0, #31
 335              	.LVL39:
  32:Core/Src/nrf24.c **** 	value = nRF24_LL_RW(nRF24_CMD_NOP);
 336              		.loc 1 32 2 is_stmt 0 view .LVU76
 337 000c FFF7FEFF 		bl	nRF24_LL_RW
 338              	.LVL40:
  33:Core/Src/nrf24.c **** 	nRF24_CSN_H;
 339              		.loc 1 33 2 is_stmt 1 view .LVU77
  33:Core/Src/nrf24.c **** 	nRF24_CSN_H;
 340              		.loc 1 33 10 is_stmt 0 view .LVU78
 341 0010 FF20     		movs	r0, #255
 342 0012 FFF7FEFF 		bl	nRF24_LL_RW
 343              	.LVL41:
  34:Core/Src/nrf24.c **** 
 344              		.loc 1 34 2 is_stmt 1 view .LVU79
 345              	.LBB34:
 346              	.LBI34:
 803:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** {
 347              		.loc 2 803 22 view .LVU80
 348              	.LBB35:
 805:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** }
ARM GAS  /run/user/1000/cciKd9sH.s 			page 24


 349              		.loc 2 805 3 view .LVU81
 350 0016 2561     		str	r5, [r4, #16]
 351              	.LVL42:
 805:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** }
 352              		.loc 2 805 3 is_stmt 0 view .LVU82
 353              	.LBE35:
 354              	.LBE34:
  36:Core/Src/nrf24.c **** }
 355              		.loc 1 36 2 is_stmt 1 view .LVU83
  37:Core/Src/nrf24.c **** 
 356              		.loc 1 37 1 is_stmt 0 view .LVU84
 357 0018 38BD     		pop	{r3, r4, r5, pc}
 358              	.L22:
 359 001a 00BF     		.align	2
 360              	.L21:
 361 001c 00080140 		.word	1073809408
 362              		.cfi_endproc
 363              	.LFE127:
 365              		.section	.rodata.nRF24_Check.str1.4,"aMS",%progbits,1
 366              		.align	2
 367              	.LC0:
 368 0000 6E524632 		.ascii	"nRF24\000"
 368      3400
 369              		.section	.text.nRF24_Check,"ax",%progbits
 370              		.align	1
 371              		.global	nRF24_Check
 372              		.syntax unified
 373              		.thumb
 374              		.thumb_func
 376              	nRF24_Check:
 377              	.LFB132:
  88:Core/Src/nrf24.c **** 
  89:Core/Src/nrf24.c **** // Configures the transceiver to its initial state
  90:Core/Src/nrf24.c **** void nRF24_Init(void) {
  91:Core/Src/nrf24.c **** 	// Write to the registers their initial values
  92:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_REG_CONFIG,     0x08);
  93:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_REG_EN_AA,      0x3F);
  94:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_REG_EN_RXADDR,  0x03);
  95:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_REG_SETUP_AW,   0x03);
  96:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_REG_SETUP_RETR, 0x03);
  97:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_REG_RF_CH,      0x02);
  98:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_REG_RF_SETUP,   0x0E);
  99:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_REG_STATUS,     0x00);
 100:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_REG_RX_PW_P0,   0x00);
 101:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_REG_RX_PW_P1,   0x00);
 102:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_REG_RX_PW_P2,   0x00);
 103:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_REG_RX_PW_P3,   0x00);
 104:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_REG_RX_PW_P4,   0x00);
 105:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_REG_RX_PW_P5,   0x00);
 106:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_REG_DYNPD,      0x00);
 107:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_REG_FEATURE,    0x00);
 108:Core/Src/nrf24.c **** 
 109:Core/Src/nrf24.c **** 	// Configure the default RX/TX address values
 110:Core/Src/nrf24.c **** 	uint8_t addr[5];
 111:Core/Src/nrf24.c **** 	uint8_t idx;
 112:Core/Src/nrf24.c **** 	for (idx = 0U; idx < sizeof(addr); idx++) {
 113:Core/Src/nrf24.c **** 		addr[idx] = 0xE7;
ARM GAS  /run/user/1000/cciKd9sH.s 			page 25


 114:Core/Src/nrf24.c **** 	}
 115:Core/Src/nrf24.c **** 	nRF24_SetAddr(nRF24_PIPETX, addr);
 116:Core/Src/nrf24.c **** 	nRF24_SetAddr(nRF24_PIPE0, addr);
 117:Core/Src/nrf24.c **** 	for (idx = 0U; idx < sizeof(addr); idx++) {
 118:Core/Src/nrf24.c **** 		addr[idx] = 0xC2;
 119:Core/Src/nrf24.c **** 	}
 120:Core/Src/nrf24.c **** 	nRF24_SetAddr(nRF24_PIPE1, addr);
 121:Core/Src/nrf24.c **** 	for (idx = 2U; idx < 6U; idx++) {
 122:Core/Src/nrf24.c **** 		addr[0] = idx + 0xC1;
 123:Core/Src/nrf24.c **** 		nRF24_SetAddr(idx, addr);
 124:Core/Src/nrf24.c **** 	}
 125:Core/Src/nrf24.c **** 
 126:Core/Src/nrf24.c **** 	// Clear the FIFO's
 127:Core/Src/nrf24.c **** 	nRF24_FlushRX();
 128:Core/Src/nrf24.c **** 	nRF24_FlushTX();
 129:Core/Src/nrf24.c **** 
 130:Core/Src/nrf24.c **** 	// Clear any pending interrupt flags
 131:Core/Src/nrf24.c **** 	nRF24_ClearIRQFlags();
 132:Core/Src/nrf24.c **** 
 133:Core/Src/nrf24.c **** 	// Deassert CSN pin (chip release)
 134:Core/Src/nrf24.c **** 	nRF24_CSN_H;
 135:Core/Src/nrf24.c **** }
 136:Core/Src/nrf24.c **** 
 137:Core/Src/nrf24.c **** // Checks the presence of the nRF24L01
 138:Core/Src/nrf24.c **** // return:
 139:Core/Src/nrf24.c **** //   zero - transceiver is absent
 140:Core/Src/nrf24.c **** //   non-zero: transceiver is present
 141:Core/Src/nrf24.c **** uint8_t nRF24_Check(void) {
 378              		.loc 1 141 27 is_stmt 1 view -0
 379              		.cfi_startproc
 380              		@ args = 0, pretend = 0, frame = 8
 381              		@ frame_needed = 0, uses_anonymous_args = 0
 382 0000 10B5     		push	{r4, lr}
 383              	.LCFI4:
 384              		.cfi_def_cfa_offset 8
 385              		.cfi_offset 4, -8
 386              		.cfi_offset 14, -4
 387 0002 82B0     		sub	sp, sp, #8
 388              	.LCFI5:
 389              		.cfi_def_cfa_offset 16
 142:Core/Src/nrf24.c **** 	uint8_t rxbuf[sizeof(nRF24_TEST_ADDR) - 1U];
 390              		.loc 1 142 2 view .LVU86
 143:Core/Src/nrf24.c **** 	uint8_t *ptr = (uint8_t *)nRF24_TEST_ADDR;
 391              		.loc 1 143 2 view .LVU87
 392              	.LVL43:
 144:Core/Src/nrf24.c **** 	uint8_t idx;
 393              		.loc 1 144 2 view .LVU88
 145:Core/Src/nrf24.c **** 
 146:Core/Src/nrf24.c **** 	// Write the test address to the TX_ADDR register
 147:Core/Src/nrf24.c **** 	nRF24_WriteMBReg(
 394              		.loc 1 147 2 view .LVU89
 395 0004 0F4C     		ldr	r4, .L30
 396 0006 0522     		movs	r2, #5
 397 0008 2146     		mov	r1, r4
 398 000a 3020     		movs	r0, #48
 399 000c FFF7FEFF 		bl	nRF24_WriteMBReg
 400              	.LVL44:
ARM GAS  /run/user/1000/cciKd9sH.s 			page 26


 148:Core/Src/nrf24.c **** 		nRF24_CMD_W_REGISTER | nRF24_REG_TX_ADDR,
 149:Core/Src/nrf24.c **** 		ptr,
 150:Core/Src/nrf24.c **** 		sizeof(nRF24_TEST_ADDR) - 1U
 151:Core/Src/nrf24.c **** 	);
 152:Core/Src/nrf24.c **** 
 153:Core/Src/nrf24.c **** 	// Read it back to the buffer
 154:Core/Src/nrf24.c **** 	nRF24_ReadMBReg(
 401              		.loc 1 154 2 view .LVU90
 402 0010 0522     		movs	r2, #5
 403 0012 6946     		mov	r1, sp
 404 0014 1020     		movs	r0, #16
 405 0016 FFF7FEFF 		bl	nRF24_ReadMBReg
 406              	.LVL45:
 155:Core/Src/nrf24.c **** 		nRF24_CMD_R_REGISTER | nRF24_REG_TX_ADDR,
 156:Core/Src/nrf24.c **** 		rxbuf,
 157:Core/Src/nrf24.c **** 		sizeof(nRF24_TEST_ADDR) - 1U
 158:Core/Src/nrf24.c **** 	);
 159:Core/Src/nrf24.c **** 
 160:Core/Src/nrf24.c **** 	// Compare transmitted and received data...
 161:Core/Src/nrf24.c **** 	for (idx = 0U; idx < sizeof(nRF24_TEST_ADDR) - 1U; idx++) {
 407              		.loc 1 161 2 view .LVU91
 408              		.loc 1 161 11 is_stmt 0 view .LVU92
 409 001a 0023     		movs	r3, #0
 143:Core/Src/nrf24.c **** 	uint8_t idx;
 410              		.loc 1 143 11 view .LVU93
 411 001c 2146     		mov	r1, r4
 412              	.LVL46:
 413              	.L24:
 414              		.loc 1 161 21 is_stmt 1 discriminator 1 view .LVU94
 415 001e 042B     		cmp	r3, #4
 416 0020 0BD8     		bhi	.L29
 162:Core/Src/nrf24.c **** 		if (rxbuf[idx] != *ptr++) {
 417              		.loc 1 162 3 view .LVU95
 418              		.loc 1 162 12 is_stmt 0 view .LVU96
 419 0022 03F10802 		add	r2, r3, #8
 420 0026 6A44     		add	r2, sp, r2
 421 0028 12F8080C 		ldrb	r0, [r2, #-8]	@ zero_extendqisi2
 422              	.LVL47:
 423              		.loc 1 162 21 view .LVU97
 424 002c 11F8012B 		ldrb	r2, [r1], #1	@ zero_extendqisi2
 425              	.LVL48:
 426              		.loc 1 162 6 view .LVU98
 427 0030 9042     		cmp	r0, r2
 428 0032 05D1     		bne	.L27
 161:Core/Src/nrf24.c **** 		if (rxbuf[idx] != *ptr++) {
 429              		.loc 1 161 56 is_stmt 1 discriminator 2 view .LVU99
 430 0034 0133     		adds	r3, r3, #1
 431              	.LVL49:
 161:Core/Src/nrf24.c **** 		if (rxbuf[idx] != *ptr++) {
 432              		.loc 1 161 56 is_stmt 0 discriminator 2 view .LVU100
 433 0036 DBB2     		uxtb	r3, r3
 434              	.LVL50:
 161:Core/Src/nrf24.c **** 		if (rxbuf[idx] != *ptr++) {
 435              		.loc 1 161 56 discriminator 2 view .LVU101
 436 0038 F1E7     		b	.L24
 437              	.L29:
 163:Core/Src/nrf24.c **** 			// The transceiver is absent
ARM GAS  /run/user/1000/cciKd9sH.s 			page 27


 164:Core/Src/nrf24.c **** 			return 0U;
 165:Core/Src/nrf24.c **** 		}
 166:Core/Src/nrf24.c **** 	}
 167:Core/Src/nrf24.c **** 
 168:Core/Src/nrf24.c **** 	// The transceiver is present
 169:Core/Src/nrf24.c **** 	return !0U;
 438              		.loc 1 169 9 view .LVU102
 439 003a 0120     		movs	r0, #1
 440              	.L25:
 170:Core/Src/nrf24.c **** }
 441              		.loc 1 170 1 view .LVU103
 442 003c 02B0     		add	sp, sp, #8
 443              	.LCFI6:
 444              		.cfi_remember_state
 445              		.cfi_def_cfa_offset 8
 446              		@ sp needed
 447 003e 10BD     		pop	{r4, pc}
 448              	.L27:
 449              	.LCFI7:
 450              		.cfi_restore_state
 164:Core/Src/nrf24.c **** 		}
 451              		.loc 1 164 11 view .LVU104
 452 0040 0020     		movs	r0, #0
 453 0042 FBE7     		b	.L25
 454              	.L31:
 455              		.align	2
 456              	.L30:
 457 0044 00000000 		.word	.LC0
 458              		.cfi_endproc
 459              	.LFE132:
 461              		.section	.text.nRF24_SetPowerMode,"ax",%progbits
 462              		.align	1
 463              		.global	nRF24_SetPowerMode
 464              		.syntax unified
 465              		.thumb
 466              		.thumb_func
 468              	nRF24_SetPowerMode:
 469              	.LVL51:
 470              	.LFB133:
 171:Core/Src/nrf24.c **** 
 172:Core/Src/nrf24.c **** // Set transceiver power mode
 173:Core/Src/nrf24.c **** // input:
 174:Core/Src/nrf24.c **** //   mode - new state of power mode, one of nRF24_PWR_xx values
 175:Core/Src/nrf24.c **** void nRF24_SetPowerMode(uint8_t mode) {
 471              		.loc 1 175 39 is_stmt 1 view -0
 472              		.cfi_startproc
 473              		@ args = 0, pretend = 0, frame = 0
 474              		@ frame_needed = 0, uses_anonymous_args = 0
 475              		.loc 1 175 39 is_stmt 0 view .LVU106
 476 0000 10B5     		push	{r4, lr}
 477              	.LCFI8:
 478              		.cfi_def_cfa_offset 8
 479              		.cfi_offset 4, -8
 480              		.cfi_offset 14, -4
 481 0002 0446     		mov	r4, r0
 176:Core/Src/nrf24.c **** 	uint8_t reg;
 482              		.loc 1 176 2 is_stmt 1 view .LVU107
ARM GAS  /run/user/1000/cciKd9sH.s 			page 28


 177:Core/Src/nrf24.c **** 
 178:Core/Src/nrf24.c **** 	reg = nRF24_ReadReg(nRF24_REG_CONFIG);
 483              		.loc 1 178 2 view .LVU108
 484              		.loc 1 178 8 is_stmt 0 view .LVU109
 485 0004 0020     		movs	r0, #0
 486              	.LVL52:
 487              		.loc 1 178 8 view .LVU110
 488 0006 FFF7FEFF 		bl	nRF24_ReadReg
 489              	.LVL53:
 179:Core/Src/nrf24.c **** 	if (mode == nRF24_PWR_UP) {
 490              		.loc 1 179 2 is_stmt 1 view .LVU111
 491              		.loc 1 179 5 is_stmt 0 view .LVU112
 492 000a 022C     		cmp	r4, #2
 493 000c 05D0     		beq	.L36
 180:Core/Src/nrf24.c **** 		// Set the PWR_UP bit of CONFIG register to wake the transceiver
 181:Core/Src/nrf24.c **** 		// It goes into Standby-I mode with consumption about 26uA
 182:Core/Src/nrf24.c **** 		reg |= nRF24_CONFIG_PWR_UP;
 183:Core/Src/nrf24.c **** 	} else {
 184:Core/Src/nrf24.c **** 		// Clear the PWR_UP bit of CONFIG register to put the transceiver
 185:Core/Src/nrf24.c **** 		// It goes into Power Down mode with consumption about 900nA
 186:Core/Src/nrf24.c **** 		reg &= (uint8_t)(~nRF24_CONFIG_PWR_UP);
 494              		.loc 1 186 3 is_stmt 1 view .LVU113
 495              		.loc 1 186 7 is_stmt 0 view .LVU114
 496 000e 00F0FD01 		and	r1, r0, #253
 497              	.LVL54:
 498              	.L34:
 187:Core/Src/nrf24.c **** 	}
 188:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 499              		.loc 1 188 2 is_stmt 1 view .LVU115
 500 0012 0020     		movs	r0, #0
 501 0014 FFF7FEFF 		bl	nRF24_WriteReg
 502              	.LVL55:
 189:Core/Src/nrf24.c **** }
 503              		.loc 1 189 1 is_stmt 0 view .LVU116
 504 0018 10BD     		pop	{r4, pc}
 505              	.LVL56:
 506              	.L36:
 182:Core/Src/nrf24.c **** 	} else {
 507              		.loc 1 182 3 is_stmt 1 view .LVU117
 182:Core/Src/nrf24.c **** 	} else {
 508              		.loc 1 182 7 is_stmt 0 view .LVU118
 509 001a 40F00201 		orr	r1, r0, #2
 510 001e C9B2     		uxtb	r1, r1
 511              	.LVL57:
 182:Core/Src/nrf24.c **** 	} else {
 512              		.loc 1 182 7 view .LVU119
 513 0020 F7E7     		b	.L34
 514              		.cfi_endproc
 515              	.LFE133:
 517              		.section	.text.nRF24_SetOperationalMode,"ax",%progbits
 518              		.align	1
 519              		.global	nRF24_SetOperationalMode
 520              		.syntax unified
 521              		.thumb
 522              		.thumb_func
 524              	nRF24_SetOperationalMode:
 525              	.LVL58:
ARM GAS  /run/user/1000/cciKd9sH.s 			page 29


 526              	.LFB134:
 190:Core/Src/nrf24.c **** 
 191:Core/Src/nrf24.c **** // Set transceiver operational mode
 192:Core/Src/nrf24.c **** // input:
 193:Core/Src/nrf24.c **** //   mode - operational mode, one of nRF24_MODE_xx values
 194:Core/Src/nrf24.c **** void nRF24_SetOperationalMode(uint8_t mode) {
 527              		.loc 1 194 45 is_stmt 1 view -0
 528              		.cfi_startproc
 529              		@ args = 0, pretend = 0, frame = 0
 530              		@ frame_needed = 0, uses_anonymous_args = 0
 531              		.loc 1 194 45 is_stmt 0 view .LVU121
 532 0000 10B5     		push	{r4, lr}
 533              	.LCFI9:
 534              		.cfi_def_cfa_offset 8
 535              		.cfi_offset 4, -8
 536              		.cfi_offset 14, -4
 537 0002 0446     		mov	r4, r0
 195:Core/Src/nrf24.c **** 	uint8_t reg;
 538              		.loc 1 195 2 is_stmt 1 view .LVU122
 196:Core/Src/nrf24.c **** 
 197:Core/Src/nrf24.c **** 	// Configure PRIM_RX bit of the CONFIG register
 198:Core/Src/nrf24.c **** 	reg = nRF24_ReadReg(nRF24_REG_CONFIG);
 539              		.loc 1 198 2 view .LVU123
 540              		.loc 1 198 8 is_stmt 0 view .LVU124
 541 0004 0020     		movs	r0, #0
 542              	.LVL59:
 543              		.loc 1 198 8 view .LVU125
 544 0006 FFF7FEFF 		bl	nRF24_ReadReg
 545              	.LVL60:
 199:Core/Src/nrf24.c **** 	reg &= (uint8_t)(~nRF24_CONFIG_PRIM_RX);
 546              		.loc 1 199 2 is_stmt 1 view .LVU126
 547              		.loc 1 199 6 is_stmt 0 view .LVU127
 548 000a 00F0FE01 		and	r1, r0, #254
 549              	.LVL61:
 200:Core/Src/nrf24.c **** 	reg = (uint8_t)(reg | (mode & nRF24_CONFIG_PRIM_RX));
 550              		.loc 1 200 2 is_stmt 1 view .LVU128
 201:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 551              		.loc 1 201 2 view .LVU129
 552 000e 04F00104 		and	r4, r4, #1
 553              	.LVL62:
 554              		.loc 1 201 2 is_stmt 0 view .LVU130
 555 0012 2143     		orrs	r1, r1, r4
 556 0014 0020     		movs	r0, #0
 557 0016 FFF7FEFF 		bl	nRF24_WriteReg
 558              	.LVL63:
 202:Core/Src/nrf24.c **** }
 559              		.loc 1 202 1 view .LVU131
 560 001a 10BD     		pop	{r4, pc}
 561              		.cfi_endproc
 562              	.LFE134:
 564              		.section	.text.nRF24_SetCRCScheme,"ax",%progbits
 565              		.align	1
 566              		.global	nRF24_SetCRCScheme
 567              		.syntax unified
 568              		.thumb
 569              		.thumb_func
 571              	nRF24_SetCRCScheme:
ARM GAS  /run/user/1000/cciKd9sH.s 			page 30


 572              	.LVL64:
 573              	.LFB135:
 203:Core/Src/nrf24.c **** 
 204:Core/Src/nrf24.c **** // Configure transceiver CRC scheme
 205:Core/Src/nrf24.c **** // input:
 206:Core/Src/nrf24.c **** //   scheme - CRC scheme, one of nRF24_CRC_xx values
 207:Core/Src/nrf24.c **** // note: transceiver will forcibly turn on the CRC in case if auto acknowledgment
 208:Core/Src/nrf24.c **** //       enabled for at least one RX pipe
 209:Core/Src/nrf24.c **** void nRF24_SetCRCScheme(uint8_t scheme) {
 574              		.loc 1 209 41 is_stmt 1 view -0
 575              		.cfi_startproc
 576              		@ args = 0, pretend = 0, frame = 0
 577              		@ frame_needed = 0, uses_anonymous_args = 0
 578              		.loc 1 209 41 is_stmt 0 view .LVU133
 579 0000 10B5     		push	{r4, lr}
 580              	.LCFI10:
 581              		.cfi_def_cfa_offset 8
 582              		.cfi_offset 4, -8
 583              		.cfi_offset 14, -4
 584 0002 0446     		mov	r4, r0
 210:Core/Src/nrf24.c **** 	uint8_t reg;
 585              		.loc 1 210 2 is_stmt 1 view .LVU134
 211:Core/Src/nrf24.c **** 
 212:Core/Src/nrf24.c **** 	// Configure EN_CRC[3] and CRCO[2] bits of the CONFIG register
 213:Core/Src/nrf24.c **** 	reg = nRF24_ReadReg(nRF24_REG_CONFIG);
 586              		.loc 1 213 2 view .LVU135
 587              		.loc 1 213 8 is_stmt 0 view .LVU136
 588 0004 0020     		movs	r0, #0
 589              	.LVL65:
 590              		.loc 1 213 8 view .LVU137
 591 0006 FFF7FEFF 		bl	nRF24_ReadReg
 592              	.LVL66:
 214:Core/Src/nrf24.c **** 	reg &= (uint8_t)(~nRF24_MASK_CRC);
 593              		.loc 1 214 2 is_stmt 1 view .LVU138
 594              		.loc 1 214 6 is_stmt 0 view .LVU139
 595 000a 00F0F301 		and	r1, r0, #243
 596              	.LVL67:
 215:Core/Src/nrf24.c **** 	reg = (uint8_t)(reg | (scheme & nRF24_MASK_CRC));
 597              		.loc 1 215 2 is_stmt 1 view .LVU140
 216:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 598              		.loc 1 216 2 view .LVU141
 599 000e 04F00C04 		and	r4, r4, #12
 600              	.LVL68:
 601              		.loc 1 216 2 is_stmt 0 view .LVU142
 602 0012 2143     		orrs	r1, r1, r4
 603 0014 0020     		movs	r0, #0
 604 0016 FFF7FEFF 		bl	nRF24_WriteReg
 605              	.LVL69:
 217:Core/Src/nrf24.c **** }
 606              		.loc 1 217 1 view .LVU143
 607 001a 10BD     		pop	{r4, pc}
 608              		.cfi_endproc
 609              	.LFE135:
 611              		.section	.text.nRF24_SetRFChannel,"ax",%progbits
 612              		.align	1
 613              		.global	nRF24_SetRFChannel
 614              		.syntax unified
ARM GAS  /run/user/1000/cciKd9sH.s 			page 31


 615              		.thumb
 616              		.thumb_func
 618              	nRF24_SetRFChannel:
 619              	.LVL70:
 620              	.LFB136:
 218:Core/Src/nrf24.c **** 
 219:Core/Src/nrf24.c **** // Set RF frequency channel
 220:Core/Src/nrf24.c **** // input:
 221:Core/Src/nrf24.c **** //   channel - radio frequency channel, can be a value from 0 to 127
 222:Core/Src/nrf24.c **** // note: frequency will be (2400 + channel)MHz
 223:Core/Src/nrf24.c **** // note: PLOS_CNT[7:4] bits of the OBSERVER_TX register will be reset
 224:Core/Src/nrf24.c **** void nRF24_SetRFChannel(uint8_t channel) {
 621              		.loc 1 224 42 is_stmt 1 view -0
 622              		.cfi_startproc
 623              		@ args = 0, pretend = 0, frame = 0
 624              		@ frame_needed = 0, uses_anonymous_args = 0
 625              		.loc 1 224 42 is_stmt 0 view .LVU145
 626 0000 08B5     		push	{r3, lr}
 627              	.LCFI11:
 628              		.cfi_def_cfa_offset 8
 629              		.cfi_offset 3, -8
 630              		.cfi_offset 14, -4
 631 0002 0146     		mov	r1, r0
 225:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_REG_RF_CH, channel);
 632              		.loc 1 225 2 is_stmt 1 view .LVU146
 633 0004 0520     		movs	r0, #5
 634              	.LVL71:
 635              		.loc 1 225 2 is_stmt 0 view .LVU147
 636 0006 FFF7FEFF 		bl	nRF24_WriteReg
 637              	.LVL72:
 226:Core/Src/nrf24.c **** }
 638              		.loc 1 226 1 view .LVU148
 639 000a 08BD     		pop	{r3, pc}
 640              		.cfi_endproc
 641              	.LFE136:
 643              		.section	.text.nRF24_SetAutoRetr,"ax",%progbits
 644              		.align	1
 645              		.global	nRF24_SetAutoRetr
 646              		.syntax unified
 647              		.thumb
 648              		.thumb_func
 650              	nRF24_SetAutoRetr:
 651              	.LVL73:
 652              	.LFB137:
 227:Core/Src/nrf24.c **** 
 228:Core/Src/nrf24.c **** // Set automatic retransmission parameters
 229:Core/Src/nrf24.c **** // input:
 230:Core/Src/nrf24.c **** //   ard - auto retransmit delay, one of nRF24_ARD_xx values
 231:Core/Src/nrf24.c **** //   arc - count of auto retransmits, value form 0 to 15
 232:Core/Src/nrf24.c **** // note: in order to disable automatic retransmission,
 233:Core/Src/nrf24.c **** //       the value of the variable XXX should be zero
 234:Core/Src/nrf24.c **** void nRF24_SetAutoRetr(uint8_t ard, uint8_t arc) {
 653              		.loc 1 234 50 is_stmt 1 view -0
 654              		.cfi_startproc
 655              		@ args = 0, pretend = 0, frame = 0
 656              		@ frame_needed = 0, uses_anonymous_args = 0
 657              		.loc 1 234 50 is_stmt 0 view .LVU150
ARM GAS  /run/user/1000/cciKd9sH.s 			page 32


 658 0000 08B5     		push	{r3, lr}
 659              	.LCFI12:
 660              		.cfi_def_cfa_offset 8
 661              		.cfi_offset 3, -8
 662              		.cfi_offset 14, -4
 235:Core/Src/nrf24.c **** 	nRF24_WriteReg(
 663              		.loc 1 235 2 is_stmt 1 view .LVU151
 664 0002 01F00F01 		and	r1, r1, #15
 665              	.LVL74:
 666              		.loc 1 235 2 is_stmt 0 view .LVU152
 667 0006 41EA0011 		orr	r1, r1, r0, lsl #4
 668 000a C9B2     		uxtb	r1, r1
 669 000c 0420     		movs	r0, #4
 670              	.LVL75:
 671              		.loc 1 235 2 view .LVU153
 672 000e FFF7FEFF 		bl	nRF24_WriteReg
 673              	.LVL76:
 236:Core/Src/nrf24.c **** 		nRF24_REG_SETUP_RETR,
 237:Core/Src/nrf24.c **** 		(uint8_t)((ard << 4) | (arc & nRF24_MASK_RETR_ARC))
 238:Core/Src/nrf24.c **** 	);
 239:Core/Src/nrf24.c **** }
 674              		.loc 1 239 1 view .LVU154
 675 0012 08BD     		pop	{r3, pc}
 676              		.cfi_endproc
 677              	.LFE137:
 679              		.section	.text.nRF24_SetAddrWidth,"ax",%progbits
 680              		.align	1
 681              		.global	nRF24_SetAddrWidth
 682              		.syntax unified
 683              		.thumb
 684              		.thumb_func
 686              	nRF24_SetAddrWidth:
 687              	.LVL77:
 688              	.LFB138:
 240:Core/Src/nrf24.c **** 
 241:Core/Src/nrf24.c **** // Set of address widths
 242:Core/Src/nrf24.c **** // input:
 243:Core/Src/nrf24.c **** //   addr_width - RX/TX address field width, value from 3 to 5
 244:Core/Src/nrf24.c **** // note: this setting is common for all pipes
 245:Core/Src/nrf24.c **** void nRF24_SetAddrWidth(uint8_t addr_width) {
 689              		.loc 1 245 45 is_stmt 1 view -0
 690              		.cfi_startproc
 691              		@ args = 0, pretend = 0, frame = 0
 692              		@ frame_needed = 0, uses_anonymous_args = 0
 693              		.loc 1 245 45 is_stmt 0 view .LVU156
 694 0000 08B5     		push	{r3, lr}
 695              	.LCFI13:
 696              		.cfi_def_cfa_offset 8
 697              		.cfi_offset 3, -8
 698              		.cfi_offset 14, -4
 246:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_REG_SETUP_AW, (uint8_t)(addr_width - 2U));
 699              		.loc 1 246 2 is_stmt 1 view .LVU157
 700 0002 811E     		subs	r1, r0, #2
 701 0004 C9B2     		uxtb	r1, r1
 702 0006 0320     		movs	r0, #3
 703              	.LVL78:
 704              		.loc 1 246 2 is_stmt 0 view .LVU158
ARM GAS  /run/user/1000/cciKd9sH.s 			page 33


 705 0008 FFF7FEFF 		bl	nRF24_WriteReg
 706              	.LVL79:
 247:Core/Src/nrf24.c **** }
 707              		.loc 1 247 1 view .LVU159
 708 000c 08BD     		pop	{r3, pc}
 709              		.cfi_endproc
 710              	.LFE138:
 712              		.section	.text.nRF24_SetTXPower,"ax",%progbits
 713              		.align	1
 714              		.global	nRF24_SetTXPower
 715              		.syntax unified
 716              		.thumb
 717              		.thumb_func
 719              	nRF24_SetTXPower:
 720              	.LVL80:
 721              	.LFB140:
 248:Core/Src/nrf24.c **** 
 249:Core/Src/nrf24.c **** // Set static RX address for a specified pipe
 250:Core/Src/nrf24.c **** // input:
 251:Core/Src/nrf24.c **** //   pipe - pipe to configure address, one of nRF24_PIPEx values
 252:Core/Src/nrf24.c **** //   addr - pointer to the buffer with address
 253:Core/Src/nrf24.c **** // note: pipe can be a number from 0 to 5 (RX pipes) and 6 (TX pipe)
 254:Core/Src/nrf24.c **** // note: the length of the buffer for pipes 0 and 1 must not be less
 255:Core/Src/nrf24.c **** //       of the actual address width configured in the transceiver
 256:Core/Src/nrf24.c **** // note: for the pipes[2..5] only the first byte from the addr buffer
 257:Core/Src/nrf24.c **** //       will be written since the pipes[1..5] share the four
 258:Core/Src/nrf24.c **** //       most significant address bytes
 259:Core/Src/nrf24.c **** // note: always ensure that none of the data pipes have the same address
 260:Core/Src/nrf24.c **** void nRF24_SetAddr(uint8_t pipe, const uint8_t *addr) {
 261:Core/Src/nrf24.c **** 	uint8_t addr_width;
 262:Core/Src/nrf24.c **** 
 263:Core/Src/nrf24.c **** 	// RX_ADDR_Px register
 264:Core/Src/nrf24.c **** 	switch (pipe) {
 265:Core/Src/nrf24.c **** 		case nRF24_PIPETX:
 266:Core/Src/nrf24.c **** 		case nRF24_PIPE0:
 267:Core/Src/nrf24.c **** 		case nRF24_PIPE1:
 268:Core/Src/nrf24.c **** 			// Get address width
 269:Core/Src/nrf24.c **** 			addr_width = nRF24_GetAddrWidth();
 270:Core/Src/nrf24.c **** #if (!nRF24_ADDR_REVERSE)
 271:Core/Src/nrf24.c **** 			nRF24_WriteMBReg(
 272:Core/Src/nrf24.c **** 				nRF24_CMD_W_REGISTER | nRF24_ADDR_REGS[pipe],
 273:Core/Src/nrf24.c **** 				(uint8_t *)addr,
 274:Core/Src/nrf24.c **** 				addr_width
 275:Core/Src/nrf24.c **** 			);
 276:Core/Src/nrf24.c **** #else
 277:Core/Src/nrf24.c **** 			// Write address in reverse order
 278:Core/Src/nrf24.c **** 			nRF24_CSN_L;
 279:Core/Src/nrf24.c **** 			nRF24_LL_RW(nRF24_CMD_W_REGISTER | nRF24_ADDR_REGS[pipe]);
 280:Core/Src/nrf24.c **** 			while (addr_width--) { nRF24_LL_RW(*(addr + addr_width)); }
 281:Core/Src/nrf24.c **** 			nRF24_CSN_H;
 282:Core/Src/nrf24.c **** #endif // nRF24_ADDR_REVERSE
 283:Core/Src/nrf24.c **** 			break;
 284:Core/Src/nrf24.c **** 		case nRF24_PIPE2:
 285:Core/Src/nrf24.c **** 		case nRF24_PIPE3:
 286:Core/Src/nrf24.c **** 		case nRF24_PIPE4:
 287:Core/Src/nrf24.c **** 		case nRF24_PIPE5:
 288:Core/Src/nrf24.c **** 			// Write first byte from the addr buffer,
ARM GAS  /run/user/1000/cciKd9sH.s 			page 34


 289:Core/Src/nrf24.c **** 			// it will be the LSByte of the pipe address
 290:Core/Src/nrf24.c **** 			nRF24_WriteReg(nRF24_ADDR_REGS[pipe], *addr);
 291:Core/Src/nrf24.c **** 			break;
 292:Core/Src/nrf24.c **** 		default:
 293:Core/Src/nrf24.c **** 			// Incorrect pipe number -> do nothing
 294:Core/Src/nrf24.c **** 			break;
 295:Core/Src/nrf24.c **** 	}
 296:Core/Src/nrf24.c **** }
 297:Core/Src/nrf24.c **** 
 298:Core/Src/nrf24.c **** // Configure RF output power in TX mode
 299:Core/Src/nrf24.c **** // input:
 300:Core/Src/nrf24.c **** //   tx_pwr - RF output power, one of nRF24_TXPWR_xx values
 301:Core/Src/nrf24.c **** void nRF24_SetTXPower(uint8_t tx_pwr) {
 722              		.loc 1 301 39 is_stmt 1 view -0
 723              		.cfi_startproc
 724              		@ args = 0, pretend = 0, frame = 0
 725              		@ frame_needed = 0, uses_anonymous_args = 0
 726              		.loc 1 301 39 is_stmt 0 view .LVU161
 727 0000 10B5     		push	{r4, lr}
 728              	.LCFI14:
 729              		.cfi_def_cfa_offset 8
 730              		.cfi_offset 4, -8
 731              		.cfi_offset 14, -4
 732 0002 0446     		mov	r4, r0
 302:Core/Src/nrf24.c **** 	uint8_t reg;
 733              		.loc 1 302 2 is_stmt 1 view .LVU162
 303:Core/Src/nrf24.c **** 
 304:Core/Src/nrf24.c **** 	// Configure RF_PWR[2:1] bits of the RF_SETUP register
 305:Core/Src/nrf24.c **** 	reg = nRF24_ReadReg(nRF24_REG_RF_SETUP);
 734              		.loc 1 305 2 view .LVU163
 735              		.loc 1 305 8 is_stmt 0 view .LVU164
 736 0004 0620     		movs	r0, #6
 737              	.LVL81:
 738              		.loc 1 305 8 view .LVU165
 739 0006 FFF7FEFF 		bl	nRF24_ReadReg
 740              	.LVL82:
 306:Core/Src/nrf24.c **** 	reg &= (uint8_t)(~nRF24_MASK_RF_PWR);
 741              		.loc 1 306 2 is_stmt 1 view .LVU166
 742              		.loc 1 306 6 is_stmt 0 view .LVU167
 743 000a 00F0F901 		and	r1, r0, #249
 744              	.LVL83:
 307:Core/Src/nrf24.c **** 	reg |= tx_pwr;
 745              		.loc 1 307 2 is_stmt 1 view .LVU168
 308:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_REG_RF_SETUP, reg);
 746              		.loc 1 308 2 view .LVU169
 747 000e 2143     		orrs	r1, r1, r4
 748              	.LVL84:
 749              		.loc 1 308 2 is_stmt 0 view .LVU170
 750 0010 0620     		movs	r0, #6
 751 0012 FFF7FEFF 		bl	nRF24_WriteReg
 752              	.LVL85:
 309:Core/Src/nrf24.c **** }
 753              		.loc 1 309 1 view .LVU171
 754 0016 10BD     		pop	{r4, pc}
 755              		.cfi_endproc
 756              	.LFE140:
 758              		.section	.text.nRF24_SetDataRate,"ax",%progbits
ARM GAS  /run/user/1000/cciKd9sH.s 			page 35


 759              		.align	1
 760              		.global	nRF24_SetDataRate
 761              		.syntax unified
 762              		.thumb
 763              		.thumb_func
 765              	nRF24_SetDataRate:
 766              	.LVL86:
 767              	.LFB141:
 310:Core/Src/nrf24.c **** 
 311:Core/Src/nrf24.c **** // Configure transceiver data rate
 312:Core/Src/nrf24.c **** // input:
 313:Core/Src/nrf24.c **** //   data_rate - data rate, one of nRF24_DR_xx values
 314:Core/Src/nrf24.c **** void nRF24_SetDataRate(uint8_t data_rate) {
 768              		.loc 1 314 43 is_stmt 1 view -0
 769              		.cfi_startproc
 770              		@ args = 0, pretend = 0, frame = 0
 771              		@ frame_needed = 0, uses_anonymous_args = 0
 772              		.loc 1 314 43 is_stmt 0 view .LVU173
 773 0000 10B5     		push	{r4, lr}
 774              	.LCFI15:
 775              		.cfi_def_cfa_offset 8
 776              		.cfi_offset 4, -8
 777              		.cfi_offset 14, -4
 778 0002 0446     		mov	r4, r0
 315:Core/Src/nrf24.c **** 	uint8_t reg;
 779              		.loc 1 315 2 is_stmt 1 view .LVU174
 316:Core/Src/nrf24.c **** 
 317:Core/Src/nrf24.c **** 	// Configure RF_DR_LOW[5] and RF_DR_HIGH[3] bits of the RF_SETUP register
 318:Core/Src/nrf24.c **** 	reg = nRF24_ReadReg(nRF24_REG_RF_SETUP);
 780              		.loc 1 318 2 view .LVU175
 781              		.loc 1 318 8 is_stmt 0 view .LVU176
 782 0004 0620     		movs	r0, #6
 783              	.LVL87:
 784              		.loc 1 318 8 view .LVU177
 785 0006 FFF7FEFF 		bl	nRF24_ReadReg
 786              	.LVL88:
 319:Core/Src/nrf24.c **** 	reg &= (uint8_t)(~nRF24_MASK_DATARATE);
 787              		.loc 1 319 2 is_stmt 1 view .LVU178
 788              		.loc 1 319 6 is_stmt 0 view .LVU179
 789 000a 00F0D701 		and	r1, r0, #215
 790              	.LVL89:
 320:Core/Src/nrf24.c **** 	reg |= data_rate;
 791              		.loc 1 320 2 is_stmt 1 view .LVU180
 321:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_REG_RF_SETUP, reg);
 792              		.loc 1 321 2 view .LVU181
 793 000e 2143     		orrs	r1, r1, r4
 794              	.LVL90:
 795              		.loc 1 321 2 is_stmt 0 view .LVU182
 796 0010 0620     		movs	r0, #6
 797 0012 FFF7FEFF 		bl	nRF24_WriteReg
 798              	.LVL91:
 322:Core/Src/nrf24.c **** }
 799              		.loc 1 322 1 view .LVU183
 800 0016 10BD     		pop	{r4, pc}
 801              		.cfi_endproc
 802              	.LFE141:
 804              		.section	.text.nRF24_SetRXPipe,"ax",%progbits
ARM GAS  /run/user/1000/cciKd9sH.s 			page 36


 805              		.align	1
 806              		.global	nRF24_SetRXPipe
 807              		.syntax unified
 808              		.thumb
 809              		.thumb_func
 811              	nRF24_SetRXPipe:
 812              	.LVL92:
 813              	.LFB142:
 323:Core/Src/nrf24.c **** 
 324:Core/Src/nrf24.c **** // Configure a specified RX pipe
 325:Core/Src/nrf24.c **** // input:
 326:Core/Src/nrf24.c **** //   pipe - number of the RX pipe, value from 0 to 5
 327:Core/Src/nrf24.c **** //   aa_state - state of auto acknowledgment, one of nRF24_AA_xx values
 328:Core/Src/nrf24.c **** //   payload_len - payload length in bytes
 329:Core/Src/nrf24.c **** void nRF24_SetRXPipe(uint8_t pipe, uint8_t aa_state, uint8_t payload_len) {
 814              		.loc 1 329 75 is_stmt 1 view -0
 815              		.cfi_startproc
 816              		@ args = 0, pretend = 0, frame = 0
 817              		@ frame_needed = 0, uses_anonymous_args = 0
 818              		.loc 1 329 75 is_stmt 0 view .LVU185
 819 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 820              	.LCFI16:
 821              		.cfi_def_cfa_offset 24
 822              		.cfi_offset 4, -24
 823              		.cfi_offset 5, -20
 824              		.cfi_offset 6, -16
 825              		.cfi_offset 7, -12
 826              		.cfi_offset 8, -8
 827              		.cfi_offset 14, -4
 828 0004 0546     		mov	r5, r0
 829 0006 0E46     		mov	r6, r1
 830 0008 1746     		mov	r7, r2
 330:Core/Src/nrf24.c **** 	uint8_t reg;
 831              		.loc 1 330 2 is_stmt 1 view .LVU186
 331:Core/Src/nrf24.c **** 
 332:Core/Src/nrf24.c **** 	// Enable the specified pipe (EN_RXADDR register)
 333:Core/Src/nrf24.c **** 	reg = (nRF24_ReadReg(nRF24_REG_EN_RXADDR) | (1U << pipe)) & nRF24_MASK_EN_RX;
 832              		.loc 1 333 2 view .LVU187
 833              		.loc 1 333 9 is_stmt 0 view .LVU188
 834 000a 0220     		movs	r0, #2
 835              	.LVL93:
 836              		.loc 1 333 9 view .LVU189
 837 000c FFF7FEFF 		bl	nRF24_ReadReg
 838              	.LVL94:
 839              		.loc 1 333 50 view .LVU190
 840 0010 4FF00108 		mov	r8, #1
 841 0014 08FA05F4 		lsl	r4, r8, r5
 842              		.loc 1 333 44 view .LVU191
 843 0018 E4B2     		uxtb	r4, r4
 844 001a 40EA0401 		orr	r1, r0, r4
 845              	.LVL95:
 334:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_REG_EN_RXADDR, reg);
 846              		.loc 1 334 2 is_stmt 1 view .LVU192
 847 001e 01F03F01 		and	r1, r1, #63
 848              	.LVL96:
 849              		.loc 1 334 2 is_stmt 0 view .LVU193
 850 0022 0220     		movs	r0, #2
ARM GAS  /run/user/1000/cciKd9sH.s 			page 37


 851              	.LVL97:
 852              		.loc 1 334 2 view .LVU194
 853 0024 FFF7FEFF 		bl	nRF24_WriteReg
 854              	.LVL98:
 335:Core/Src/nrf24.c **** 
 336:Core/Src/nrf24.c **** 	// Set RX payload length (RX_PW_Px register)
 337:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_REG_RX_PW_P0 + pipe, payload_len & nRF24_MASK_RX_PW);
 855              		.loc 1 337 2 is_stmt 1 view .LVU195
 856 0028 05F11100 		add	r0, r5, #17
 857 002c 07F03F01 		and	r1, r7, #63
 858 0030 C0B2     		uxtb	r0, r0
 859 0032 FFF7FEFF 		bl	nRF24_WriteReg
 860              	.LVL99:
 338:Core/Src/nrf24.c **** 
 339:Core/Src/nrf24.c **** 	// Set auto acknowledgment for a specified pipe (EN_AA register)
 340:Core/Src/nrf24.c **** 	reg = nRF24_ReadReg(nRF24_REG_EN_AA);
 861              		.loc 1 340 2 view .LVU196
 862              		.loc 1 340 8 is_stmt 0 view .LVU197
 863 0036 4046     		mov	r0, r8
 864 0038 FFF7FEFF 		bl	nRF24_ReadReg
 865              	.LVL100:
 341:Core/Src/nrf24.c **** 	if (aa_state == nRF24_AA_ON) {
 866              		.loc 1 341 2 is_stmt 1 view .LVU198
 867              		.loc 1 341 5 is_stmt 0 view .LVU199
 868 003c 4645     		cmp	r6, r8
 869 003e 07D0     		beq	.L55
 342:Core/Src/nrf24.c **** 		reg |= (uint8_t)(1U << pipe);
 343:Core/Src/nrf24.c **** 	} else {
 344:Core/Src/nrf24.c **** 		reg &= (uint8_t)~(1U << pipe);
 870              		.loc 1 344 3 is_stmt 1 view .LVU200
 871              		.loc 1 344 10 is_stmt 0 view .LVU201
 872 0040 E143     		mvns	r1, r4
 873 0042 C9B2     		uxtb	r1, r1
 874              		.loc 1 344 7 view .LVU202
 875 0044 0140     		ands	r1, r1, r0
 876              	.LVL101:
 877              	.L53:
 345:Core/Src/nrf24.c **** 	}
 346:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_REG_EN_AA, reg);
 878              		.loc 1 346 2 is_stmt 1 view .LVU203
 879 0046 0120     		movs	r0, #1
 880 0048 FFF7FEFF 		bl	nRF24_WriteReg
 881              	.LVL102:
 347:Core/Src/nrf24.c **** }
 882              		.loc 1 347 1 is_stmt 0 view .LVU204
 883 004c BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 884              	.LVL103:
 885              	.L55:
 342:Core/Src/nrf24.c **** 		reg |= (uint8_t)(1U << pipe);
 886              		.loc 1 342 3 is_stmt 1 view .LVU205
 342:Core/Src/nrf24.c **** 		reg |= (uint8_t)(1U << pipe);
 887              		.loc 1 342 7 is_stmt 0 view .LVU206
 888 0050 2043     		orrs	r0, r0, r4
 889              	.LVL104:
 342:Core/Src/nrf24.c **** 		reg |= (uint8_t)(1U << pipe);
 890              		.loc 1 342 7 view .LVU207
 891 0052 C1B2     		uxtb	r1, r0
ARM GAS  /run/user/1000/cciKd9sH.s 			page 38


 892              	.LVL105:
 342:Core/Src/nrf24.c **** 		reg |= (uint8_t)(1U << pipe);
 893              		.loc 1 342 7 view .LVU208
 894 0054 F7E7     		b	.L53
 895              		.cfi_endproc
 896              	.LFE142:
 898              		.section	.text.nRF24_ClosePipe,"ax",%progbits
 899              		.align	1
 900              		.global	nRF24_ClosePipe
 901              		.syntax unified
 902              		.thumb
 903              		.thumb_func
 905              	nRF24_ClosePipe:
 906              	.LVL106:
 907              	.LFB143:
 348:Core/Src/nrf24.c **** 
 349:Core/Src/nrf24.c **** // Disable specified RX pipe
 350:Core/Src/nrf24.c **** // input:
 351:Core/Src/nrf24.c **** //   PIPE - number of RX pipe, value from 0 to 5
 352:Core/Src/nrf24.c **** void nRF24_ClosePipe(uint8_t pipe) {
 908              		.loc 1 352 36 is_stmt 1 view -0
 909              		.cfi_startproc
 910              		@ args = 0, pretend = 0, frame = 0
 911              		@ frame_needed = 0, uses_anonymous_args = 0
 912              		.loc 1 352 36 is_stmt 0 view .LVU210
 913 0000 10B5     		push	{r4, lr}
 914              	.LCFI17:
 915              		.cfi_def_cfa_offset 8
 916              		.cfi_offset 4, -8
 917              		.cfi_offset 14, -4
 918 0002 0446     		mov	r4, r0
 353:Core/Src/nrf24.c **** 	uint8_t reg;
 919              		.loc 1 353 2 is_stmt 1 view .LVU211
 354:Core/Src/nrf24.c **** 
 355:Core/Src/nrf24.c **** 	reg = nRF24_ReadReg(nRF24_REG_EN_RXADDR);
 920              		.loc 1 355 2 view .LVU212
 921              		.loc 1 355 8 is_stmt 0 view .LVU213
 922 0004 0220     		movs	r0, #2
 923              	.LVL107:
 924              		.loc 1 355 8 view .LVU214
 925 0006 FFF7FEFF 		bl	nRF24_ReadReg
 926              	.LVL108:
 356:Core/Src/nrf24.c **** 	reg &= (uint8_t)~(1U << pipe);
 927              		.loc 1 356 2 is_stmt 1 view .LVU215
 928              		.loc 1 356 23 is_stmt 0 view .LVU216
 929 000a 0121     		movs	r1, #1
 930 000c A140     		lsls	r1, r1, r4
 931              		.loc 1 356 9 view .LVU217
 932 000e C943     		mvns	r1, r1
 933 0010 C9B2     		uxtb	r1, r1
 934              		.loc 1 356 6 view .LVU218
 935 0012 0140     		ands	r1, r1, r0
 936              	.LVL109:
 357:Core/Src/nrf24.c **** 	reg &= nRF24_MASK_EN_RX;
 937              		.loc 1 357 2 is_stmt 1 view .LVU219
 358:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_REG_EN_RXADDR, reg);
 938              		.loc 1 358 2 view .LVU220
ARM GAS  /run/user/1000/cciKd9sH.s 			page 39


 939 0014 01F03F01 		and	r1, r1, #63
 940              	.LVL110:
 941              		.loc 1 358 2 is_stmt 0 view .LVU221
 942 0018 0220     		movs	r0, #2
 943              	.LVL111:
 944              		.loc 1 358 2 view .LVU222
 945 001a FFF7FEFF 		bl	nRF24_WriteReg
 946              	.LVL112:
 359:Core/Src/nrf24.c **** }
 947              		.loc 1 359 1 view .LVU223
 948 001e 10BD     		pop	{r4, pc}
 949              		.loc 1 359 1 view .LVU224
 950              		.cfi_endproc
 951              	.LFE143:
 953              		.section	.text.nRF24_EnableAA,"ax",%progbits
 954              		.align	1
 955              		.global	nRF24_EnableAA
 956              		.syntax unified
 957              		.thumb
 958              		.thumb_func
 960              	nRF24_EnableAA:
 961              	.LVL113:
 962              	.LFB144:
 360:Core/Src/nrf24.c **** 
 361:Core/Src/nrf24.c **** // Enable the auto retransmit (a.k.a. enhanced ShockBurst) for the specified RX pipe
 362:Core/Src/nrf24.c **** // input:
 363:Core/Src/nrf24.c **** //   pipe - number of the RX pipe, value from 0 to 5
 364:Core/Src/nrf24.c **** void nRF24_EnableAA(uint8_t pipe) {
 963              		.loc 1 364 35 is_stmt 1 view -0
 964              		.cfi_startproc
 965              		@ args = 0, pretend = 0, frame = 0
 966              		@ frame_needed = 0, uses_anonymous_args = 0
 967              		.loc 1 364 35 is_stmt 0 view .LVU226
 968 0000 10B5     		push	{r4, lr}
 969              	.LCFI18:
 970              		.cfi_def_cfa_offset 8
 971              		.cfi_offset 4, -8
 972              		.cfi_offset 14, -4
 973 0002 0446     		mov	r4, r0
 365:Core/Src/nrf24.c **** 	uint8_t reg;
 974              		.loc 1 365 2 is_stmt 1 view .LVU227
 366:Core/Src/nrf24.c **** 
 367:Core/Src/nrf24.c **** 	// Set bit in EN_AA register
 368:Core/Src/nrf24.c **** 	reg = nRF24_ReadReg(nRF24_REG_EN_AA);
 975              		.loc 1 368 2 view .LVU228
 976              		.loc 1 368 8 is_stmt 0 view .LVU229
 977 0004 0120     		movs	r0, #1
 978              	.LVL114:
 979              		.loc 1 368 8 view .LVU230
 980 0006 FFF7FEFF 		bl	nRF24_ReadReg
 981              	.LVL115:
 369:Core/Src/nrf24.c **** 	reg = reg | (uint8_t)(1U << pipe);
 982              		.loc 1 369 2 is_stmt 1 view .LVU231
 983              		.loc 1 369 27 is_stmt 0 view .LVU232
 984 000a 0123     		movs	r3, #1
 985 000c 03FA04F4 		lsl	r4, r3, r4
 986              		.loc 1 369 14 view .LVU233
ARM GAS  /run/user/1000/cciKd9sH.s 			page 40


 987 0010 E4B2     		uxtb	r4, r4
 988              		.loc 1 369 6 view .LVU234
 989 0012 0443     		orrs	r4, r4, r0
 990              	.LVL116:
 370:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_REG_EN_AA, reg);
 991              		.loc 1 370 2 is_stmt 1 view .LVU235
 992 0014 E1B2     		uxtb	r1, r4
 993 0016 1846     		mov	r0, r3
 994 0018 FFF7FEFF 		bl	nRF24_WriteReg
 995              	.LVL117:
 371:Core/Src/nrf24.c **** }
 996              		.loc 1 371 1 is_stmt 0 view .LVU236
 997 001c 10BD     		pop	{r4, pc}
 998              		.loc 1 371 1 view .LVU237
 999              		.cfi_endproc
 1000              	.LFE144:
 1002              		.section	.text.nRF24_DisableAA,"ax",%progbits
 1003              		.align	1
 1004              		.global	nRF24_DisableAA
 1005              		.syntax unified
 1006              		.thumb
 1007              		.thumb_func
 1009              	nRF24_DisableAA:
 1010              	.LVL118:
 1011              	.LFB145:
 372:Core/Src/nrf24.c **** 
 373:Core/Src/nrf24.c **** // Disable the auto retransmit (a.k.a. enhanced ShockBurst) for one or all RX pipes
 374:Core/Src/nrf24.c **** // input:
 375:Core/Src/nrf24.c **** //   pipe - number of the RX pipe, value from 0 to 5, any other value will disable AA for all RX pi
 376:Core/Src/nrf24.c **** void nRF24_DisableAA(uint8_t pipe) {
 1012              		.loc 1 376 36 is_stmt 1 view -0
 1013              		.cfi_startproc
 1014              		@ args = 0, pretend = 0, frame = 0
 1015              		@ frame_needed = 0, uses_anonymous_args = 0
 1016              		.loc 1 376 36 is_stmt 0 view .LVU239
 1017 0000 10B5     		push	{r4, lr}
 1018              	.LCFI19:
 1019              		.cfi_def_cfa_offset 8
 1020              		.cfi_offset 4, -8
 1021              		.cfi_offset 14, -4
 377:Core/Src/nrf24.c **** 	if (pipe > 5U) {
 1022              		.loc 1 377 2 is_stmt 1 view .LVU240
 1023              		.loc 1 377 5 is_stmt 0 view .LVU241
 1024 0002 0528     		cmp	r0, #5
 1025 0004 04D9     		bls	.L61
 378:Core/Src/nrf24.c **** 		// Disable Auto-ACK for ALL pipes
 379:Core/Src/nrf24.c **** 		nRF24_WriteReg(nRF24_REG_EN_AA, 0x00);
 1026              		.loc 1 379 3 is_stmt 1 view .LVU242
 1027 0006 0021     		movs	r1, #0
 1028 0008 0120     		movs	r0, #1
 1029              	.LVL119:
 1030              		.loc 1 379 3 is_stmt 0 view .LVU243
 1031 000a FFF7FEFF 		bl	nRF24_WriteReg
 1032              	.LVL120:
 1033              	.L60:
 380:Core/Src/nrf24.c **** 	} else {
 381:Core/Src/nrf24.c **** 		// Clear bit in the EN_AA register
ARM GAS  /run/user/1000/cciKd9sH.s 			page 41


 382:Core/Src/nrf24.c **** 		uint8_t reg;
 383:Core/Src/nrf24.c **** 		reg = nRF24_ReadReg(nRF24_REG_EN_AA);
 384:Core/Src/nrf24.c **** 		reg &= (uint8_t)~(1U << pipe);
 385:Core/Src/nrf24.c **** 		nRF24_WriteReg(nRF24_REG_EN_AA, reg);
 386:Core/Src/nrf24.c **** 	}
 387:Core/Src/nrf24.c **** }
 1034              		.loc 1 387 1 view .LVU244
 1035 000e 10BD     		pop	{r4, pc}
 1036              	.LVL121:
 1037              	.L61:
 1038              		.loc 1 387 1 view .LVU245
 1039 0010 0446     		mov	r4, r0
 1040              	.LBB36:
 382:Core/Src/nrf24.c **** 		reg = nRF24_ReadReg(nRF24_REG_EN_AA);
 1041              		.loc 1 382 3 is_stmt 1 view .LVU246
 383:Core/Src/nrf24.c **** 		reg &= (uint8_t)~(1U << pipe);
 1042              		.loc 1 383 3 view .LVU247
 383:Core/Src/nrf24.c **** 		reg &= (uint8_t)~(1U << pipe);
 1043              		.loc 1 383 9 is_stmt 0 view .LVU248
 1044 0012 0120     		movs	r0, #1
 1045              	.LVL122:
 383:Core/Src/nrf24.c **** 		reg &= (uint8_t)~(1U << pipe);
 1046              		.loc 1 383 9 view .LVU249
 1047 0014 FFF7FEFF 		bl	nRF24_ReadReg
 1048              	.LVL123:
 384:Core/Src/nrf24.c **** 		nRF24_WriteReg(nRF24_REG_EN_AA, reg);
 1049              		.loc 1 384 3 is_stmt 1 view .LVU250
 384:Core/Src/nrf24.c **** 		nRF24_WriteReg(nRF24_REG_EN_AA, reg);
 1050              		.loc 1 384 24 is_stmt 0 view .LVU251
 1051 0018 0123     		movs	r3, #1
 1052 001a 03FA04F4 		lsl	r4, r3, r4
 384:Core/Src/nrf24.c **** 		nRF24_WriteReg(nRF24_REG_EN_AA, reg);
 1053              		.loc 1 384 10 view .LVU252
 1054 001e E443     		mvns	r4, r4
 1055 0020 E4B2     		uxtb	r4, r4
 1056              	.LVL124:
 385:Core/Src/nrf24.c **** 	}
 1057              		.loc 1 385 3 is_stmt 1 view .LVU253
 1058 0022 04EA0001 		and	r1, r4, r0
 1059              	.LVL125:
 385:Core/Src/nrf24.c **** 	}
 1060              		.loc 1 385 3 is_stmt 0 view .LVU254
 1061 0026 1846     		mov	r0, r3
 1062 0028 FFF7FEFF 		bl	nRF24_WriteReg
 1063              	.LVL126:
 385:Core/Src/nrf24.c **** 	}
 1064              		.loc 1 385 3 view .LVU255
 1065              	.LBE36:
 1066              		.loc 1 387 1 view .LVU256
 1067 002c EFE7     		b	.L60
 1068              		.cfi_endproc
 1069              	.LFE145:
 1071              		.section	.text.nRF24_GetAddrWidth,"ax",%progbits
 1072              		.align	1
 1073              		.global	nRF24_GetAddrWidth
 1074              		.syntax unified
 1075              		.thumb
ARM GAS  /run/user/1000/cciKd9sH.s 			page 42


 1076              		.thumb_func
 1078              	nRF24_GetAddrWidth:
 1079              	.LFB146:
 388:Core/Src/nrf24.c **** 
 389:Core/Src/nrf24.c **** // Get address length
 390:Core/Src/nrf24.c **** // return: the length of the address configured in the transceiver,
 391:Core/Src/nrf24.c **** //         value from 3 to 5
 392:Core/Src/nrf24.c **** uint8_t nRF24_GetAddrWidth(void) {
 1080              		.loc 1 392 34 is_stmt 1 view -0
 1081              		.cfi_startproc
 1082              		@ args = 0, pretend = 0, frame = 0
 1083              		@ frame_needed = 0, uses_anonymous_args = 0
 1084 0000 08B5     		push	{r3, lr}
 1085              	.LCFI20:
 1086              		.cfi_def_cfa_offset 8
 1087              		.cfi_offset 3, -8
 1088              		.cfi_offset 14, -4
 393:Core/Src/nrf24.c **** 	return nRF24_ReadReg(nRF24_REG_SETUP_AW) + 2U;
 1089              		.loc 1 393 2 view .LVU258
 1090              		.loc 1 393 9 is_stmt 0 view .LVU259
 1091 0002 0320     		movs	r0, #3
 1092 0004 FFF7FEFF 		bl	nRF24_ReadReg
 1093              	.LVL127:
 1094              		.loc 1 393 43 view .LVU260
 1095 0008 0230     		adds	r0, r0, #2
 394:Core/Src/nrf24.c **** }
 1096              		.loc 1 394 1 view .LVU261
 1097 000a C0B2     		uxtb	r0, r0
 1098 000c 08BD     		pop	{r3, pc}
 1099              		.cfi_endproc
 1100              	.LFE146:
 1102              		.section	.text.nRF24_SetAddr,"ax",%progbits
 1103              		.align	1
 1104              		.global	nRF24_SetAddr
 1105              		.syntax unified
 1106              		.thumb
 1107              		.thumb_func
 1109              	nRF24_SetAddr:
 1110              	.LVL128:
 1111              	.LFB139:
 260:Core/Src/nrf24.c **** 	uint8_t addr_width;
 1112              		.loc 1 260 55 is_stmt 1 view -0
 1113              		.cfi_startproc
 1114              		@ args = 0, pretend = 0, frame = 0
 1115              		@ frame_needed = 0, uses_anonymous_args = 0
 260:Core/Src/nrf24.c **** 	uint8_t addr_width;
 1116              		.loc 1 260 55 is_stmt 0 view .LVU263
 1117 0000 38B5     		push	{r3, r4, r5, lr}
 1118              	.LCFI21:
 1119              		.cfi_def_cfa_offset 16
 1120              		.cfi_offset 3, -16
 1121              		.cfi_offset 4, -12
 1122              		.cfi_offset 5, -8
 1123              		.cfi_offset 14, -4
 1124 0002 0446     		mov	r4, r0
 1125 0004 0D46     		mov	r5, r1
 261:Core/Src/nrf24.c **** 
ARM GAS  /run/user/1000/cciKd9sH.s 			page 43


 1126              		.loc 1 261 2 is_stmt 1 view .LVU264
 264:Core/Src/nrf24.c **** 		case nRF24_PIPETX:
 1127              		.loc 1 264 2 view .LVU265
 1128 0006 0528     		cmp	r0, #5
 1129 0008 0ED8     		bhi	.L67
 1130 000a 0228     		cmp	r0, #2
 1131 000c 0FD2     		bcs	.L68
 1132 000e 0128     		cmp	r0, #1
 1133 0010 0CD8     		bhi	.L66
 1134              	.L70:
 269:Core/Src/nrf24.c **** #if (!nRF24_ADDR_REVERSE)
 1135              		.loc 1 269 4 view .LVU266
 269:Core/Src/nrf24.c **** #if (!nRF24_ADDR_REVERSE)
 1136              		.loc 1 269 17 is_stmt 0 view .LVU267
 1137 0012 FFF7FEFF 		bl	nRF24_GetAddrWidth
 1138              	.LVL129:
 269:Core/Src/nrf24.c **** #if (!nRF24_ADDR_REVERSE)
 1139              		.loc 1 269 17 view .LVU268
 1140 0016 0246     		mov	r2, r0
 1141              	.LVL130:
 271:Core/Src/nrf24.c **** 				nRF24_CMD_W_REGISTER | nRF24_ADDR_REGS[pipe],
 1142              		.loc 1 271 4 is_stmt 1 view .LVU269
 272:Core/Src/nrf24.c **** 				(uint8_t *)addr,
 1143              		.loc 1 272 43 is_stmt 0 view .LVU270
 1144 0018 084B     		ldr	r3, .L72
 1145 001a 185D     		ldrb	r0, [r3, r4]	@ zero_extendqisi2
 271:Core/Src/nrf24.c **** 				nRF24_CMD_W_REGISTER | nRF24_ADDR_REGS[pipe],
 1146              		.loc 1 271 4 view .LVU271
 1147 001c 2946     		mov	r1, r5
 1148 001e 40F02000 		orr	r0, r0, #32
 1149 0022 FFF7FEFF 		bl	nRF24_WriteMBReg
 1150              	.LVL131:
 283:Core/Src/nrf24.c **** 		case nRF24_PIPE2:
 1151              		.loc 1 283 4 is_stmt 1 view .LVU272
 1152 0026 01E0     		b	.L66
 1153              	.LVL132:
 1154              	.L67:
 264:Core/Src/nrf24.c **** 		case nRF24_PIPETX:
 1155              		.loc 1 264 2 is_stmt 0 view .LVU273
 1156 0028 0628     		cmp	r0, #6
 1157 002a F2D0     		beq	.L70
 1158              	.LVL133:
 1159              	.L66:
 296:Core/Src/nrf24.c **** 
 1160              		.loc 1 296 1 view .LVU274
 1161 002c 38BD     		pop	{r3, r4, r5, pc}
 1162              	.LVL134:
 1163              	.L68:
 290:Core/Src/nrf24.c **** 			break;
 1164              		.loc 1 290 4 is_stmt 1 view .LVU275
 1165 002e 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
 1166              	.LVL135:
 290:Core/Src/nrf24.c **** 			break;
 1167              		.loc 1 290 4 is_stmt 0 view .LVU276
 1168 0030 024B     		ldr	r3, .L72
 1169 0032 185C     		ldrb	r0, [r3, r0]	@ zero_extendqisi2
 1170              	.LVL136:
ARM GAS  /run/user/1000/cciKd9sH.s 			page 44


 290:Core/Src/nrf24.c **** 			break;
 1171              		.loc 1 290 4 view .LVU277
 1172 0034 FFF7FEFF 		bl	nRF24_WriteReg
 1173              	.LVL137:
 291:Core/Src/nrf24.c **** 		default:
 1174              		.loc 1 291 4 is_stmt 1 view .LVU278
 296:Core/Src/nrf24.c **** 
 1175              		.loc 1 296 1 is_stmt 0 view .LVU279
 1176 0038 F8E7     		b	.L66
 1177              	.L73:
 1178 003a 00BF     		.align	2
 1179              	.L72:
 1180 003c 00000000 		.word	nRF24_ADDR_REGS
 1181              		.cfi_endproc
 1182              	.LFE139:
 1184              		.section	.text.nRF24_GetStatus,"ax",%progbits
 1185              		.align	1
 1186              		.global	nRF24_GetStatus
 1187              		.syntax unified
 1188              		.thumb
 1189              		.thumb_func
 1191              	nRF24_GetStatus:
 1192              	.LFB147:
 395:Core/Src/nrf24.c **** 
 396:Core/Src/nrf24.c **** // Get value of the STATUS register
 397:Core/Src/nrf24.c **** // return: value of STATUS register
 398:Core/Src/nrf24.c **** uint8_t nRF24_GetStatus(void) {
 1193              		.loc 1 398 31 is_stmt 1 view -0
 1194              		.cfi_startproc
 1195              		@ args = 0, pretend = 0, frame = 0
 1196              		@ frame_needed = 0, uses_anonymous_args = 0
 1197 0000 08B5     		push	{r3, lr}
 1198              	.LCFI22:
 1199              		.cfi_def_cfa_offset 8
 1200              		.cfi_offset 3, -8
 1201              		.cfi_offset 14, -4
 399:Core/Src/nrf24.c **** 	return nRF24_ReadReg(nRF24_REG_STATUS);
 1202              		.loc 1 399 2 view .LVU281
 1203              		.loc 1 399 9 is_stmt 0 view .LVU282
 1204 0002 0720     		movs	r0, #7
 1205 0004 FFF7FEFF 		bl	nRF24_ReadReg
 1206              	.LVL138:
 400:Core/Src/nrf24.c **** }
 1207              		.loc 1 400 1 view .LVU283
 1208 0008 08BD     		pop	{r3, pc}
 1209              		.cfi_endproc
 1210              	.LFE147:
 1212              		.section	.text.nRF24_GetIRQFlags,"ax",%progbits
 1213              		.align	1
 1214              		.global	nRF24_GetIRQFlags
 1215              		.syntax unified
 1216              		.thumb
 1217              		.thumb_func
 1219              	nRF24_GetIRQFlags:
 1220              	.LFB148:
 401:Core/Src/nrf24.c **** 
 402:Core/Src/nrf24.c **** // Get pending IRQ flags
ARM GAS  /run/user/1000/cciKd9sH.s 			page 45


 403:Core/Src/nrf24.c **** // return: current status of RX_DR, TX_DS and MAX_RT bits of the STATUS register
 404:Core/Src/nrf24.c **** uint8_t nRF24_GetIRQFlags(void) {
 1221              		.loc 1 404 33 is_stmt 1 view -0
 1222              		.cfi_startproc
 1223              		@ args = 0, pretend = 0, frame = 0
 1224              		@ frame_needed = 0, uses_anonymous_args = 0
 1225 0000 08B5     		push	{r3, lr}
 1226              	.LCFI23:
 1227              		.cfi_def_cfa_offset 8
 1228              		.cfi_offset 3, -8
 1229              		.cfi_offset 14, -4
 405:Core/Src/nrf24.c **** 	return (nRF24_ReadReg(nRF24_REG_STATUS) & nRF24_MASK_STATUS_IRQ);
 1230              		.loc 1 405 2 view .LVU285
 1231              		.loc 1 405 10 is_stmt 0 view .LVU286
 1232 0002 0720     		movs	r0, #7
 1233 0004 FFF7FEFF 		bl	nRF24_ReadReg
 1234              	.LVL139:
 406:Core/Src/nrf24.c **** }
 1235              		.loc 1 406 1 view .LVU287
 1236 0008 00F07000 		and	r0, r0, #112
 1237 000c 08BD     		pop	{r3, pc}
 1238              		.cfi_endproc
 1239              	.LFE148:
 1241              		.section	.text.nRF24_GetStatus_RXFIFO,"ax",%progbits
 1242              		.align	1
 1243              		.global	nRF24_GetStatus_RXFIFO
 1244              		.syntax unified
 1245              		.thumb
 1246              		.thumb_func
 1248              	nRF24_GetStatus_RXFIFO:
 1249              	.LFB149:
 407:Core/Src/nrf24.c **** 
 408:Core/Src/nrf24.c **** // Get status of the RX FIFO
 409:Core/Src/nrf24.c **** // return: one of the nRF24_STATUS_RXFIFO_xx values
 410:Core/Src/nrf24.c **** uint8_t nRF24_GetStatus_RXFIFO(void) {
 1250              		.loc 1 410 38 is_stmt 1 view -0
 1251              		.cfi_startproc
 1252              		@ args = 0, pretend = 0, frame = 0
 1253              		@ frame_needed = 0, uses_anonymous_args = 0
 1254 0000 08B5     		push	{r3, lr}
 1255              	.LCFI24:
 1256              		.cfi_def_cfa_offset 8
 1257              		.cfi_offset 3, -8
 1258              		.cfi_offset 14, -4
 411:Core/Src/nrf24.c **** 	return (nRF24_ReadReg(nRF24_REG_FIFO_STATUS) & nRF24_MASK_RXFIFO);
 1259              		.loc 1 411 2 view .LVU289
 1260              		.loc 1 411 10 is_stmt 0 view .LVU290
 1261 0002 1720     		movs	r0, #23
 1262 0004 FFF7FEFF 		bl	nRF24_ReadReg
 1263              	.LVL140:
 412:Core/Src/nrf24.c **** }
 1264              		.loc 1 412 1 view .LVU291
 1265 0008 00F00300 		and	r0, r0, #3
 1266 000c 08BD     		pop	{r3, pc}
 1267              		.cfi_endproc
 1268              	.LFE149:
 1270              		.section	.text.nRF24_GetStatus_TXFIFO,"ax",%progbits
ARM GAS  /run/user/1000/cciKd9sH.s 			page 46


 1271              		.align	1
 1272              		.global	nRF24_GetStatus_TXFIFO
 1273              		.syntax unified
 1274              		.thumb
 1275              		.thumb_func
 1277              	nRF24_GetStatus_TXFIFO:
 1278              	.LFB150:
 413:Core/Src/nrf24.c **** 
 414:Core/Src/nrf24.c **** // Get status of the TX FIFO
 415:Core/Src/nrf24.c **** // return: one of the nRF24_STATUS_TXFIFO_xx values
 416:Core/Src/nrf24.c **** // note: the TX_REUSE bit ignored
 417:Core/Src/nrf24.c **** uint8_t nRF24_GetStatus_TXFIFO(void) {
 1279              		.loc 1 417 38 is_stmt 1 view -0
 1280              		.cfi_startproc
 1281              		@ args = 0, pretend = 0, frame = 0
 1282              		@ frame_needed = 0, uses_anonymous_args = 0
 1283 0000 08B5     		push	{r3, lr}
 1284              	.LCFI25:
 1285              		.cfi_def_cfa_offset 8
 1286              		.cfi_offset 3, -8
 1287              		.cfi_offset 14, -4
 418:Core/Src/nrf24.c **** 	return ((nRF24_ReadReg(nRF24_REG_FIFO_STATUS) & nRF24_MASK_TXFIFO) >> 4);
 1288              		.loc 1 418 2 view .LVU293
 1289              		.loc 1 418 11 is_stmt 0 view .LVU294
 1290 0002 1720     		movs	r0, #23
 1291 0004 FFF7FEFF 		bl	nRF24_ReadReg
 1292              	.LVL141:
 419:Core/Src/nrf24.c **** }
 1293              		.loc 1 419 1 view .LVU295
 1294 0008 C0F30110 		ubfx	r0, r0, #4, #2
 1295 000c 08BD     		pop	{r3, pc}
 1296              		.cfi_endproc
 1297              	.LFE150:
 1299              		.section	.text.nRF24_GetRXSource,"ax",%progbits
 1300              		.align	1
 1301              		.global	nRF24_GetRXSource
 1302              		.syntax unified
 1303              		.thumb
 1304              		.thumb_func
 1306              	nRF24_GetRXSource:
 1307              	.LFB151:
 420:Core/Src/nrf24.c **** 
 421:Core/Src/nrf24.c **** // Get pipe number for the payload available for reading from RX FIFO
 422:Core/Src/nrf24.c **** // return: pipe number or 0x07 if the RX FIFO is empty
 423:Core/Src/nrf24.c **** uint8_t nRF24_GetRXSource(void) {
 1308              		.loc 1 423 33 is_stmt 1 view -0
 1309              		.cfi_startproc
 1310              		@ args = 0, pretend = 0, frame = 0
 1311              		@ frame_needed = 0, uses_anonymous_args = 0
 1312 0000 08B5     		push	{r3, lr}
 1313              	.LCFI26:
 1314              		.cfi_def_cfa_offset 8
 1315              		.cfi_offset 3, -8
 1316              		.cfi_offset 14, -4
 424:Core/Src/nrf24.c **** 	return ((nRF24_ReadReg(nRF24_REG_STATUS) & nRF24_MASK_RX_P_NO) >> 1);
 1317              		.loc 1 424 2 view .LVU297
 1318              		.loc 1 424 11 is_stmt 0 view .LVU298
ARM GAS  /run/user/1000/cciKd9sH.s 			page 47


 1319 0002 0720     		movs	r0, #7
 1320 0004 FFF7FEFF 		bl	nRF24_ReadReg
 1321              	.LVL142:
 425:Core/Src/nrf24.c **** }
 1322              		.loc 1 425 1 view .LVU299
 1323 0008 C0F34200 		ubfx	r0, r0, #1, #3
 1324 000c 08BD     		pop	{r3, pc}
 1325              		.cfi_endproc
 1326              	.LFE151:
 1328              		.section	.text.nRF24_GetRetransmitCounters,"ax",%progbits
 1329              		.align	1
 1330              		.global	nRF24_GetRetransmitCounters
 1331              		.syntax unified
 1332              		.thumb
 1333              		.thumb_func
 1335              	nRF24_GetRetransmitCounters:
 1336              	.LFB152:
 426:Core/Src/nrf24.c **** 
 427:Core/Src/nrf24.c **** // Get auto retransmit statistic
 428:Core/Src/nrf24.c **** // return: value of OBSERVE_TX register which contains two counters encoded in nibbles:
 429:Core/Src/nrf24.c **** //   high - lost packets count (max value 15, can be reseted by write to RF_CH register)
 430:Core/Src/nrf24.c **** //   low  - retransmitted packets count (max value 15, reseted when new transmission starts)
 431:Core/Src/nrf24.c **** uint8_t nRF24_GetRetransmitCounters(void) {
 1337              		.loc 1 431 43 is_stmt 1 view -0
 1338              		.cfi_startproc
 1339              		@ args = 0, pretend = 0, frame = 0
 1340              		@ frame_needed = 0, uses_anonymous_args = 0
 1341 0000 08B5     		push	{r3, lr}
 1342              	.LCFI27:
 1343              		.cfi_def_cfa_offset 8
 1344              		.cfi_offset 3, -8
 1345              		.cfi_offset 14, -4
 432:Core/Src/nrf24.c **** 	return (nRF24_ReadReg(nRF24_REG_OBSERVE_TX));
 1346              		.loc 1 432 2 view .LVU301
 1347              		.loc 1 432 10 is_stmt 0 view .LVU302
 1348 0002 0820     		movs	r0, #8
 1349 0004 FFF7FEFF 		bl	nRF24_ReadReg
 1350              	.LVL143:
 433:Core/Src/nrf24.c **** }
 1351              		.loc 1 433 1 view .LVU303
 1352 0008 08BD     		pop	{r3, pc}
 1353              		.cfi_endproc
 1354              	.LFE152:
 1356              		.section	.text.nRF24_ResetPLOS,"ax",%progbits
 1357              		.align	1
 1358              		.global	nRF24_ResetPLOS
 1359              		.syntax unified
 1360              		.thumb
 1361              		.thumb_func
 1363              	nRF24_ResetPLOS:
 1364              	.LFB153:
 434:Core/Src/nrf24.c **** 
 435:Core/Src/nrf24.c **** // Reset packet lost counter (PLOS_CNT bits in OBSERVER_TX register)
 436:Core/Src/nrf24.c **** void nRF24_ResetPLOS(void) {
 1365              		.loc 1 436 28 is_stmt 1 view -0
 1366              		.cfi_startproc
 1367              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /run/user/1000/cciKd9sH.s 			page 48


 1368              		@ frame_needed = 0, uses_anonymous_args = 0
 1369 0000 08B5     		push	{r3, lr}
 1370              	.LCFI28:
 1371              		.cfi_def_cfa_offset 8
 1372              		.cfi_offset 3, -8
 1373              		.cfi_offset 14, -4
 437:Core/Src/nrf24.c **** 	uint8_t reg;
 1374              		.loc 1 437 2 view .LVU305
 438:Core/Src/nrf24.c **** 
 439:Core/Src/nrf24.c **** 	// The PLOS counter is reset after write to RF_CH register
 440:Core/Src/nrf24.c **** 	reg = nRF24_ReadReg(nRF24_REG_RF_CH);
 1375              		.loc 1 440 2 view .LVU306
 1376              		.loc 1 440 8 is_stmt 0 view .LVU307
 1377 0002 0520     		movs	r0, #5
 1378 0004 FFF7FEFF 		bl	nRF24_ReadReg
 1379              	.LVL144:
 1380 0008 0146     		mov	r1, r0
 1381              	.LVL145:
 441:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_REG_RF_CH, reg);
 1382              		.loc 1 441 2 is_stmt 1 view .LVU308
 1383 000a 0520     		movs	r0, #5
 1384 000c FFF7FEFF 		bl	nRF24_WriteReg
 1385              	.LVL146:
 442:Core/Src/nrf24.c **** }
 1386              		.loc 1 442 1 is_stmt 0 view .LVU309
 1387 0010 08BD     		pop	{r3, pc}
 1388              		.cfi_endproc
 1389              	.LFE153:
 1391              		.section	.text.nRF24_FlushTX,"ax",%progbits
 1392              		.align	1
 1393              		.global	nRF24_FlushTX
 1394              		.syntax unified
 1395              		.thumb
 1396              		.thumb_func
 1398              	nRF24_FlushTX:
 1399              	.LFB154:
 443:Core/Src/nrf24.c **** 
 444:Core/Src/nrf24.c **** // Flush the TX FIFO
 445:Core/Src/nrf24.c **** void nRF24_FlushTX(void) {
 1400              		.loc 1 445 26 is_stmt 1 view -0
 1401              		.cfi_startproc
 1402              		@ args = 0, pretend = 0, frame = 0
 1403              		@ frame_needed = 0, uses_anonymous_args = 0
 1404 0000 08B5     		push	{r3, lr}
 1405              	.LCFI29:
 1406              		.cfi_def_cfa_offset 8
 1407              		.cfi_offset 3, -8
 1408              		.cfi_offset 14, -4
 446:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_CMD_FLUSH_TX, nRF24_CMD_NOP);
 1409              		.loc 1 446 2 view .LVU311
 1410 0002 FF21     		movs	r1, #255
 1411 0004 E120     		movs	r0, #225
 1412 0006 FFF7FEFF 		bl	nRF24_WriteReg
 1413              	.LVL147:
 447:Core/Src/nrf24.c **** }
 1414              		.loc 1 447 1 is_stmt 0 view .LVU312
 1415 000a 08BD     		pop	{r3, pc}
ARM GAS  /run/user/1000/cciKd9sH.s 			page 49


 1416              		.cfi_endproc
 1417              	.LFE154:
 1419              		.section	.text.nRF24_FlushRX,"ax",%progbits
 1420              		.align	1
 1421              		.global	nRF24_FlushRX
 1422              		.syntax unified
 1423              		.thumb
 1424              		.thumb_func
 1426              	nRF24_FlushRX:
 1427              	.LFB155:
 448:Core/Src/nrf24.c **** 
 449:Core/Src/nrf24.c **** // Flush the RX FIFO
 450:Core/Src/nrf24.c **** void nRF24_FlushRX(void) {
 1428              		.loc 1 450 26 is_stmt 1 view -0
 1429              		.cfi_startproc
 1430              		@ args = 0, pretend = 0, frame = 0
 1431              		@ frame_needed = 0, uses_anonymous_args = 0
 1432 0000 08B5     		push	{r3, lr}
 1433              	.LCFI30:
 1434              		.cfi_def_cfa_offset 8
 1435              		.cfi_offset 3, -8
 1436              		.cfi_offset 14, -4
 451:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_CMD_FLUSH_RX, nRF24_CMD_NOP);
 1437              		.loc 1 451 2 view .LVU314
 1438 0002 FF21     		movs	r1, #255
 1439 0004 E220     		movs	r0, #226
 1440 0006 FFF7FEFF 		bl	nRF24_WriteReg
 1441              	.LVL148:
 452:Core/Src/nrf24.c **** }
 1442              		.loc 1 452 1 is_stmt 0 view .LVU315
 1443 000a 08BD     		pop	{r3, pc}
 1444              		.cfi_endproc
 1445              	.LFE155:
 1447              		.section	.text.nRF24_ClearIRQFlags,"ax",%progbits
 1448              		.align	1
 1449              		.global	nRF24_ClearIRQFlags
 1450              		.syntax unified
 1451              		.thumb
 1452              		.thumb_func
 1454              	nRF24_ClearIRQFlags:
 1455              	.LFB156:
 453:Core/Src/nrf24.c **** 
 454:Core/Src/nrf24.c **** // Clear any pending IRQ flags
 455:Core/Src/nrf24.c **** void nRF24_ClearIRQFlags(void) {
 1456              		.loc 1 455 32 is_stmt 1 view -0
 1457              		.cfi_startproc
 1458              		@ args = 0, pretend = 0, frame = 0
 1459              		@ frame_needed = 0, uses_anonymous_args = 0
 1460 0000 08B5     		push	{r3, lr}
 1461              	.LCFI31:
 1462              		.cfi_def_cfa_offset 8
 1463              		.cfi_offset 3, -8
 1464              		.cfi_offset 14, -4
 456:Core/Src/nrf24.c **** 	uint8_t reg;
 1465              		.loc 1 456 2 view .LVU317
 457:Core/Src/nrf24.c **** 
 458:Core/Src/nrf24.c **** 	// Clear RX_DR, TX_DS and MAX_RT bits of the STATUS register
ARM GAS  /run/user/1000/cciKd9sH.s 			page 50


 459:Core/Src/nrf24.c **** 	reg = nRF24_ReadReg(nRF24_REG_STATUS);
 1466              		.loc 1 459 2 view .LVU318
 1467              		.loc 1 459 8 is_stmt 0 view .LVU319
 1468 0002 0720     		movs	r0, #7
 1469 0004 FFF7FEFF 		bl	nRF24_ReadReg
 1470              	.LVL149:
 460:Core/Src/nrf24.c **** 	reg |= nRF24_MASK_STATUS_IRQ;
 1471              		.loc 1 460 2 is_stmt 1 view .LVU320
 1472              		.loc 1 460 6 is_stmt 0 view .LVU321
 1473 0008 40F07001 		orr	r1, r0, #112
 1474              	.LVL150:
 461:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_REG_STATUS, reg);
 1475              		.loc 1 461 2 is_stmt 1 view .LVU322
 1476 000c C9B2     		uxtb	r1, r1
 1477              		.loc 1 461 2 is_stmt 0 view .LVU323
 1478 000e 0720     		movs	r0, #7
 1479 0010 FFF7FEFF 		bl	nRF24_WriteReg
 1480              	.LVL151:
 462:Core/Src/nrf24.c **** }
 1481              		.loc 1 462 1 view .LVU324
 1482 0014 08BD     		pop	{r3, pc}
 1483              		.cfi_endproc
 1484              	.LFE156:
 1486              		.section	.text.nRF24_Init,"ax",%progbits
 1487              		.align	1
 1488              		.global	nRF24_Init
 1489              		.syntax unified
 1490              		.thumb
 1491              		.thumb_func
 1493              	nRF24_Init:
 1494              	.LFB131:
  90:Core/Src/nrf24.c **** 	// Write to the registers their initial values
 1495              		.loc 1 90 23 is_stmt 1 view -0
 1496              		.cfi_startproc
 1497              		@ args = 0, pretend = 0, frame = 8
 1498              		@ frame_needed = 0, uses_anonymous_args = 0
 1499 0000 10B5     		push	{r4, lr}
 1500              	.LCFI32:
 1501              		.cfi_def_cfa_offset 8
 1502              		.cfi_offset 4, -8
 1503              		.cfi_offset 14, -4
 1504 0002 82B0     		sub	sp, sp, #8
 1505              	.LCFI33:
 1506              		.cfi_def_cfa_offset 16
  92:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_REG_EN_AA,      0x3F);
 1507              		.loc 1 92 2 view .LVU326
 1508 0004 0821     		movs	r1, #8
 1509 0006 0020     		movs	r0, #0
 1510 0008 FFF7FEFF 		bl	nRF24_WriteReg
 1511              	.LVL152:
  93:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_REG_EN_RXADDR,  0x03);
 1512              		.loc 1 93 2 view .LVU327
 1513 000c 3F21     		movs	r1, #63
 1514 000e 0120     		movs	r0, #1
 1515 0010 FFF7FEFF 		bl	nRF24_WriteReg
 1516              	.LVL153:
  94:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_REG_SETUP_AW,   0x03);
ARM GAS  /run/user/1000/cciKd9sH.s 			page 51


 1517              		.loc 1 94 2 view .LVU328
 1518 0014 0321     		movs	r1, #3
 1519 0016 0220     		movs	r0, #2
 1520 0018 FFF7FEFF 		bl	nRF24_WriteReg
 1521              	.LVL154:
  95:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_REG_SETUP_RETR, 0x03);
 1522              		.loc 1 95 2 view .LVU329
 1523 001c 0321     		movs	r1, #3
 1524 001e 0846     		mov	r0, r1
 1525 0020 FFF7FEFF 		bl	nRF24_WriteReg
 1526              	.LVL155:
  96:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_REG_RF_CH,      0x02);
 1527              		.loc 1 96 2 view .LVU330
 1528 0024 0321     		movs	r1, #3
 1529 0026 0420     		movs	r0, #4
 1530 0028 FFF7FEFF 		bl	nRF24_WriteReg
 1531              	.LVL156:
  97:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_REG_RF_SETUP,   0x0E);
 1532              		.loc 1 97 2 view .LVU331
 1533 002c 0221     		movs	r1, #2
 1534 002e 0520     		movs	r0, #5
 1535 0030 FFF7FEFF 		bl	nRF24_WriteReg
 1536              	.LVL157:
  98:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_REG_STATUS,     0x00);
 1537              		.loc 1 98 2 view .LVU332
 1538 0034 0E21     		movs	r1, #14
 1539 0036 0620     		movs	r0, #6
 1540 0038 FFF7FEFF 		bl	nRF24_WriteReg
 1541              	.LVL158:
  99:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_REG_RX_PW_P0,   0x00);
 1542              		.loc 1 99 2 view .LVU333
 1543 003c 0021     		movs	r1, #0
 1544 003e 0720     		movs	r0, #7
 1545 0040 FFF7FEFF 		bl	nRF24_WriteReg
 1546              	.LVL159:
 100:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_REG_RX_PW_P1,   0x00);
 1547              		.loc 1 100 2 view .LVU334
 1548 0044 0021     		movs	r1, #0
 1549 0046 1120     		movs	r0, #17
 1550 0048 FFF7FEFF 		bl	nRF24_WriteReg
 1551              	.LVL160:
 101:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_REG_RX_PW_P2,   0x00);
 1552              		.loc 1 101 2 view .LVU335
 1553 004c 0021     		movs	r1, #0
 1554 004e 1220     		movs	r0, #18
 1555 0050 FFF7FEFF 		bl	nRF24_WriteReg
 1556              	.LVL161:
 102:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_REG_RX_PW_P3,   0x00);
 1557              		.loc 1 102 2 view .LVU336
 1558 0054 0021     		movs	r1, #0
 1559 0056 1320     		movs	r0, #19
 1560 0058 FFF7FEFF 		bl	nRF24_WriteReg
 1561              	.LVL162:
 103:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_REG_RX_PW_P4,   0x00);
 1562              		.loc 1 103 2 view .LVU337
 1563 005c 0021     		movs	r1, #0
 1564 005e 1420     		movs	r0, #20
ARM GAS  /run/user/1000/cciKd9sH.s 			page 52


 1565 0060 FFF7FEFF 		bl	nRF24_WriteReg
 1566              	.LVL163:
 104:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_REG_RX_PW_P5,   0x00);
 1567              		.loc 1 104 2 view .LVU338
 1568 0064 0021     		movs	r1, #0
 1569 0066 1520     		movs	r0, #21
 1570 0068 FFF7FEFF 		bl	nRF24_WriteReg
 1571              	.LVL164:
 105:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_REG_DYNPD,      0x00);
 1572              		.loc 1 105 2 view .LVU339
 1573 006c 0021     		movs	r1, #0
 1574 006e 1620     		movs	r0, #22
 1575 0070 FFF7FEFF 		bl	nRF24_WriteReg
 1576              	.LVL165:
 106:Core/Src/nrf24.c **** 	nRF24_WriteReg(nRF24_REG_FEATURE,    0x00);
 1577              		.loc 1 106 2 view .LVU340
 1578 0074 0021     		movs	r1, #0
 1579 0076 1C20     		movs	r0, #28
 1580 0078 FFF7FEFF 		bl	nRF24_WriteReg
 1581              	.LVL166:
 107:Core/Src/nrf24.c **** 
 1582              		.loc 1 107 2 view .LVU341
 1583 007c 0021     		movs	r1, #0
 1584 007e 1D20     		movs	r0, #29
 1585 0080 FFF7FEFF 		bl	nRF24_WriteReg
 1586              	.LVL167:
 110:Core/Src/nrf24.c **** 	uint8_t idx;
 1587              		.loc 1 110 2 view .LVU342
 111:Core/Src/nrf24.c **** 	for (idx = 0U; idx < sizeof(addr); idx++) {
 1588              		.loc 1 111 2 view .LVU343
 112:Core/Src/nrf24.c **** 		addr[idx] = 0xE7;
 1589              		.loc 1 112 2 view .LVU344
 112:Core/Src/nrf24.c **** 		addr[idx] = 0xE7;
 1590              		.loc 1 112 11 is_stmt 0 view .LVU345
 1591 0084 0023     		movs	r3, #0
 112:Core/Src/nrf24.c **** 		addr[idx] = 0xE7;
 1592              		.loc 1 112 2 view .LVU346
 1593 0086 07E0     		b	.L95
 1594              	.LVL168:
 1595              	.L96:
 113:Core/Src/nrf24.c **** 	}
 1596              		.loc 1 113 3 is_stmt 1 discriminator 3 view .LVU347
 113:Core/Src/nrf24.c **** 	}
 1597              		.loc 1 113 13 is_stmt 0 discriminator 3 view .LVU348
 1598 0088 03F10802 		add	r2, r3, #8
 1599 008c 6A44     		add	r2, sp, r2
 1600 008e E721     		movs	r1, #231
 1601 0090 02F8081C 		strb	r1, [r2, #-8]
 112:Core/Src/nrf24.c **** 		addr[idx] = 0xE7;
 1602              		.loc 1 112 40 is_stmt 1 discriminator 3 view .LVU349
 1603 0094 0133     		adds	r3, r3, #1
 1604              	.LVL169:
 112:Core/Src/nrf24.c **** 		addr[idx] = 0xE7;
 1605              		.loc 1 112 40 is_stmt 0 discriminator 3 view .LVU350
 1606 0096 DBB2     		uxtb	r3, r3
 1607              	.LVL170:
 1608              	.L95:
ARM GAS  /run/user/1000/cciKd9sH.s 			page 53


 112:Core/Src/nrf24.c **** 		addr[idx] = 0xE7;
 1609              		.loc 1 112 21 is_stmt 1 discriminator 1 view .LVU351
 1610 0098 042B     		cmp	r3, #4
 1611 009a F5D9     		bls	.L96
 115:Core/Src/nrf24.c **** 	nRF24_SetAddr(nRF24_PIPE0, addr);
 1612              		.loc 1 115 2 view .LVU352
 1613 009c 6946     		mov	r1, sp
 1614 009e 0620     		movs	r0, #6
 1615 00a0 FFF7FEFF 		bl	nRF24_SetAddr
 1616              	.LVL171:
 116:Core/Src/nrf24.c **** 	for (idx = 0U; idx < sizeof(addr); idx++) {
 1617              		.loc 1 116 2 view .LVU353
 1618 00a4 6946     		mov	r1, sp
 1619 00a6 0020     		movs	r0, #0
 1620 00a8 FFF7FEFF 		bl	nRF24_SetAddr
 1621              	.LVL172:
 117:Core/Src/nrf24.c **** 		addr[idx] = 0xC2;
 1622              		.loc 1 117 2 view .LVU354
 117:Core/Src/nrf24.c **** 		addr[idx] = 0xC2;
 1623              		.loc 1 117 11 is_stmt 0 view .LVU355
 1624 00ac 0023     		movs	r3, #0
 117:Core/Src/nrf24.c **** 		addr[idx] = 0xC2;
 1625              		.loc 1 117 2 view .LVU356
 1626 00ae 07E0     		b	.L97
 1627              	.LVL173:
 1628              	.L98:
 118:Core/Src/nrf24.c **** 	}
 1629              		.loc 1 118 3 is_stmt 1 discriminator 3 view .LVU357
 118:Core/Src/nrf24.c **** 	}
 1630              		.loc 1 118 13 is_stmt 0 discriminator 3 view .LVU358
 1631 00b0 03F10802 		add	r2, r3, #8
 1632 00b4 6A44     		add	r2, sp, r2
 1633 00b6 C221     		movs	r1, #194
 1634 00b8 02F8081C 		strb	r1, [r2, #-8]
 117:Core/Src/nrf24.c **** 		addr[idx] = 0xC2;
 1635              		.loc 1 117 40 is_stmt 1 discriminator 3 view .LVU359
 1636 00bc 0133     		adds	r3, r3, #1
 1637              	.LVL174:
 117:Core/Src/nrf24.c **** 		addr[idx] = 0xC2;
 1638              		.loc 1 117 40 is_stmt 0 discriminator 3 view .LVU360
 1639 00be DBB2     		uxtb	r3, r3
 1640              	.LVL175:
 1641              	.L97:
 117:Core/Src/nrf24.c **** 		addr[idx] = 0xC2;
 1642              		.loc 1 117 21 is_stmt 1 discriminator 1 view .LVU361
 1643 00c0 042B     		cmp	r3, #4
 1644 00c2 F5D9     		bls	.L98
 120:Core/Src/nrf24.c **** 	for (idx = 2U; idx < 6U; idx++) {
 1645              		.loc 1 120 2 view .LVU362
 1646 00c4 6946     		mov	r1, sp
 1647 00c6 0120     		movs	r0, #1
 1648 00c8 FFF7FEFF 		bl	nRF24_SetAddr
 1649              	.LVL176:
 121:Core/Src/nrf24.c **** 		addr[0] = idx + 0xC1;
 1650              		.loc 1 121 2 view .LVU363
 121:Core/Src/nrf24.c **** 		addr[0] = idx + 0xC1;
 1651              		.loc 1 121 11 is_stmt 0 view .LVU364
ARM GAS  /run/user/1000/cciKd9sH.s 			page 54


 1652 00cc 0224     		movs	r4, #2
 121:Core/Src/nrf24.c **** 		addr[0] = idx + 0xC1;
 1653              		.loc 1 121 2 view .LVU365
 1654 00ce 09E0     		b	.L99
 1655              	.LVL177:
 1656              	.L100:
 122:Core/Src/nrf24.c **** 		nRF24_SetAddr(idx, addr);
 1657              		.loc 1 122 3 is_stmt 1 discriminator 3 view .LVU366
 122:Core/Src/nrf24.c **** 		nRF24_SetAddr(idx, addr);
 1658              		.loc 1 122 17 is_stmt 0 discriminator 3 view .LVU367
 1659 00d0 A4F13F03 		sub	r3, r4, #63
 122:Core/Src/nrf24.c **** 		nRF24_SetAddr(idx, addr);
 1660              		.loc 1 122 11 discriminator 3 view .LVU368
 1661 00d4 8DF80030 		strb	r3, [sp]
 123:Core/Src/nrf24.c **** 	}
 1662              		.loc 1 123 3 is_stmt 1 discriminator 3 view .LVU369
 1663 00d8 6946     		mov	r1, sp
 1664 00da 2046     		mov	r0, r4
 1665 00dc FFF7FEFF 		bl	nRF24_SetAddr
 1666              	.LVL178:
 121:Core/Src/nrf24.c **** 		addr[0] = idx + 0xC1;
 1667              		.loc 1 121 30 discriminator 3 view .LVU370
 1668 00e0 0134     		adds	r4, r4, #1
 1669              	.LVL179:
 121:Core/Src/nrf24.c **** 		addr[0] = idx + 0xC1;
 1670              		.loc 1 121 30 is_stmt 0 discriminator 3 view .LVU371
 1671 00e2 E4B2     		uxtb	r4, r4
 1672              	.LVL180:
 1673              	.L99:
 121:Core/Src/nrf24.c **** 		addr[0] = idx + 0xC1;
 1674              		.loc 1 121 21 is_stmt 1 discriminator 1 view .LVU372
 1675 00e4 052C     		cmp	r4, #5
 1676 00e6 F3D9     		bls	.L100
 127:Core/Src/nrf24.c **** 	nRF24_FlushTX();
 1677              		.loc 1 127 2 view .LVU373
 1678 00e8 FFF7FEFF 		bl	nRF24_FlushRX
 1679              	.LVL181:
 128:Core/Src/nrf24.c **** 
 1680              		.loc 1 128 2 view .LVU374
 1681 00ec FFF7FEFF 		bl	nRF24_FlushTX
 1682              	.LVL182:
 131:Core/Src/nrf24.c **** 
 1683              		.loc 1 131 2 view .LVU375
 1684 00f0 FFF7FEFF 		bl	nRF24_ClearIRQFlags
 1685              	.LVL183:
 134:Core/Src/nrf24.c **** }
 1686              		.loc 1 134 2 view .LVU376
 1687              	.LBB37:
 1688              	.LBI37:
 803:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** {
 1689              		.loc 2 803 22 view .LVU377
 1690              	.LBB38:
 805:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** }
 1691              		.loc 2 805 3 view .LVU378
 1692 00f4 024B     		ldr	r3, .L102
 1693 00f6 1022     		movs	r2, #16
 1694 00f8 1A61     		str	r2, [r3, #16]
ARM GAS  /run/user/1000/cciKd9sH.s 			page 55


 1695              	.LVL184:
 805:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h **** }
 1696              		.loc 2 805 3 is_stmt 0 view .LVU379
 1697              	.LBE38:
 1698              	.LBE37:
 135:Core/Src/nrf24.c **** 
 1699              		.loc 1 135 1 view .LVU380
 1700 00fa 02B0     		add	sp, sp, #8
 1701              	.LCFI34:
 1702              		.cfi_def_cfa_offset 8
 1703              		@ sp needed
 1704 00fc 10BD     		pop	{r4, pc}
 1705              	.LVL185:
 1706              	.L103:
 135:Core/Src/nrf24.c **** 
 1707              		.loc 1 135 1 view .LVU381
 1708 00fe 00BF     		.align	2
 1709              	.L102:
 1710 0100 00080140 		.word	1073809408
 1711              		.cfi_endproc
 1712              	.LFE131:
 1714              		.section	.text.nRF24_WritePayload,"ax",%progbits
 1715              		.align	1
 1716              		.global	nRF24_WritePayload
 1717              		.syntax unified
 1718              		.thumb
 1719              		.thumb_func
 1721              	nRF24_WritePayload:
 1722              	.LVL186:
 1723              	.LFB157:
 463:Core/Src/nrf24.c **** 
 464:Core/Src/nrf24.c **** // Write TX payload
 465:Core/Src/nrf24.c **** // input:
 466:Core/Src/nrf24.c **** //   pBuf - pointer to the buffer with payload data
 467:Core/Src/nrf24.c **** //   length - payload length in bytes
 468:Core/Src/nrf24.c **** void nRF24_WritePayload(uint8_t *pBuf, uint8_t length) {
 1724              		.loc 1 468 56 is_stmt 1 view -0
 1725              		.cfi_startproc
 1726              		@ args = 0, pretend = 0, frame = 0
 1727              		@ frame_needed = 0, uses_anonymous_args = 0
 1728              		.loc 1 468 56 is_stmt 0 view .LVU383
 1729 0000 08B5     		push	{r3, lr}
 1730              	.LCFI35:
 1731              		.cfi_def_cfa_offset 8
 1732              		.cfi_offset 3, -8
 1733              		.cfi_offset 14, -4
 1734 0002 0A46     		mov	r2, r1
 469:Core/Src/nrf24.c **** 	nRF24_WriteMBReg(nRF24_CMD_W_TX_PAYLOAD, pBuf, length);
 1735              		.loc 1 469 2 is_stmt 1 view .LVU384
 1736 0004 0146     		mov	r1, r0
 1737              	.LVL187:
 1738              		.loc 1 469 2 is_stmt 0 view .LVU385
 1739 0006 A020     		movs	r0, #160
 1740              	.LVL188:
 1741              		.loc 1 469 2 view .LVU386
 1742 0008 FFF7FEFF 		bl	nRF24_WriteMBReg
 1743              	.LVL189:
ARM GAS  /run/user/1000/cciKd9sH.s 			page 56


 470:Core/Src/nrf24.c **** }
 1744              		.loc 1 470 1 view .LVU387
 1745 000c 08BD     		pop	{r3, pc}
 1746              		.cfi_endproc
 1747              	.LFE157:
 1749              		.section	.text.nRF24_ReadPayload,"ax",%progbits
 1750              		.align	1
 1751              		.global	nRF24_ReadPayload
 1752              		.syntax unified
 1753              		.thumb
 1754              		.thumb_func
 1756              	nRF24_ReadPayload:
 1757              	.LVL190:
 1758              	.LFB158:
 471:Core/Src/nrf24.c **** 
 472:Core/Src/nrf24.c **** // Read top level payload available in the RX FIFO
 473:Core/Src/nrf24.c **** // input:
 474:Core/Src/nrf24.c **** //   pBuf - pointer to the buffer to store a payload data
 475:Core/Src/nrf24.c **** //   length - pointer to variable to store a payload length
 476:Core/Src/nrf24.c **** // return: one of nRF24_RX_xx values
 477:Core/Src/nrf24.c **** //   nRF24_RX_PIPEX - packet has been received from the pipe number X
 478:Core/Src/nrf24.c **** //   nRF24_RX_EMPTY - the RX FIFO is empty
 479:Core/Src/nrf24.c **** nRF24_RXResult nRF24_ReadPayload(uint8_t *pBuf, uint8_t *length) {
 1759              		.loc 1 479 66 is_stmt 1 view -0
 1760              		.cfi_startproc
 1761              		@ args = 0, pretend = 0, frame = 0
 1762              		@ frame_needed = 0, uses_anonymous_args = 0
 1763              		.loc 1 479 66 is_stmt 0 view .LVU389
 1764 0000 70B5     		push	{r4, r5, r6, lr}
 1765              	.LCFI36:
 1766              		.cfi_def_cfa_offset 16
 1767              		.cfi_offset 4, -16
 1768              		.cfi_offset 5, -12
 1769              		.cfi_offset 6, -8
 1770              		.cfi_offset 14, -4
 1771 0002 0646     		mov	r6, r0
 1772 0004 0D46     		mov	r5, r1
 480:Core/Src/nrf24.c **** 	uint8_t pipe;
 1773              		.loc 1 480 2 is_stmt 1 view .LVU390
 481:Core/Src/nrf24.c **** 
 482:Core/Src/nrf24.c **** 	// Extract a payload pipe number from the STATUS register
 483:Core/Src/nrf24.c **** 	pipe = (nRF24_ReadReg(nRF24_REG_STATUS) & nRF24_MASK_RX_P_NO) >> 1;
 1774              		.loc 1 483 2 view .LVU391
 1775              		.loc 1 483 10 is_stmt 0 view .LVU392
 1776 0006 0720     		movs	r0, #7
 1777              	.LVL191:
 1778              		.loc 1 483 10 view .LVU393
 1779 0008 FFF7FEFF 		bl	nRF24_ReadReg
 1780              	.LVL192:
 1781              		.loc 1 483 7 view .LVU394
 1782 000c C0F34204 		ubfx	r4, r0, #1, #3
 1783              	.LVL193:
 484:Core/Src/nrf24.c **** 
 485:Core/Src/nrf24.c **** 	// RX FIFO empty?
 486:Core/Src/nrf24.c **** 	if (pipe < 6U) {
 1784              		.loc 1 486 2 is_stmt 1 view .LVU395
 1785              		.loc 1 486 5 is_stmt 0 view .LVU396
ARM GAS  /run/user/1000/cciKd9sH.s 			page 57


 1786 0010 052C     		cmp	r4, #5
 1787 0012 04D9     		bls	.L111
 487:Core/Src/nrf24.c **** 		// Get payload length
 488:Core/Src/nrf24.c **** 		*length = nRF24_ReadReg(nRF24_REG_RX_PW_P0 + pipe);
 489:Core/Src/nrf24.c **** 
 490:Core/Src/nrf24.c **** 		// Read a payload from the RX FIFO
 491:Core/Src/nrf24.c **** 		if (*length) {
 492:Core/Src/nrf24.c **** 			nRF24_ReadMBReg(nRF24_CMD_R_RX_PAYLOAD, pBuf, *length);
 493:Core/Src/nrf24.c **** 		}
 494:Core/Src/nrf24.c **** 
 495:Core/Src/nrf24.c **** 		return ((nRF24_RXResult)pipe);
 496:Core/Src/nrf24.c **** 	}
 497:Core/Src/nrf24.c **** 
 498:Core/Src/nrf24.c **** 	// The RX FIFO is empty
 499:Core/Src/nrf24.c **** 	*length = 0U;
 1788              		.loc 1 499 2 is_stmt 1 view .LVU397
 1789              		.loc 1 499 10 is_stmt 0 view .LVU398
 1790 0014 0023     		movs	r3, #0
 1791 0016 2B70     		strb	r3, [r5]
 500:Core/Src/nrf24.c **** 
 501:Core/Src/nrf24.c **** 	return nRF24_RX_EMPTY;
 1792              		.loc 1 501 2 is_stmt 1 view .LVU399
 1793              		.loc 1 501 9 is_stmt 0 view .LVU400
 1794 0018 FF24     		movs	r4, #255
 1795              	.LVL194:
 1796              	.L109:
 502:Core/Src/nrf24.c **** }
 1797              		.loc 1 502 1 view .LVU401
 1798 001a 2046     		mov	r0, r4
 1799 001c 70BD     		pop	{r4, r5, r6, pc}
 1800              	.LVL195:
 1801              	.L111:
 488:Core/Src/nrf24.c **** 
 1802              		.loc 1 488 3 is_stmt 1 view .LVU402
 488:Core/Src/nrf24.c **** 
 1803              		.loc 1 488 13 is_stmt 0 view .LVU403
 1804 001e 04F11100 		add	r0, r4, #17
 1805 0022 FFF7FEFF 		bl	nRF24_ReadReg
 1806              	.LVL196:
 488:Core/Src/nrf24.c **** 
 1807              		.loc 1 488 11 view .LVU404
 1808 0026 2870     		strb	r0, [r5]
 491:Core/Src/nrf24.c **** 			nRF24_ReadMBReg(nRF24_CMD_R_RX_PAYLOAD, pBuf, *length);
 1809              		.loc 1 491 3 is_stmt 1 view .LVU405
 491:Core/Src/nrf24.c **** 			nRF24_ReadMBReg(nRF24_CMD_R_RX_PAYLOAD, pBuf, *length);
 1810              		.loc 1 491 6 is_stmt 0 view .LVU406
 1811 0028 0028     		cmp	r0, #0
 1812 002a F6D0     		beq	.L109
 492:Core/Src/nrf24.c **** 		}
 1813              		.loc 1 492 4 is_stmt 1 view .LVU407
 1814 002c 0246     		mov	r2, r0
 1815 002e 3146     		mov	r1, r6
 1816 0030 6120     		movs	r0, #97
 1817 0032 FFF7FEFF 		bl	nRF24_ReadMBReg
 1818              	.LVL197:
 495:Core/Src/nrf24.c **** 	}
 1819              		.loc 1 495 3 view .LVU408
ARM GAS  /run/user/1000/cciKd9sH.s 			page 58


 495:Core/Src/nrf24.c **** 	}
 1820              		.loc 1 495 11 is_stmt 0 view .LVU409
 1821 0036 F0E7     		b	.L109
 1822              		.cfi_endproc
 1823              	.LFE158:
 1825              		.section	.rodata.nRF24_ADDR_REGS,"a"
 1826              		.align	2
 1829              	nRF24_ADDR_REGS:
 1830 0000 0A0B0C0D 		.ascii	"\012\013\014\015\016\017\020"
 1830      0E0F10
 1831              		.text
 1832              	.Letext0:
 1833              		.file 3 "/nix/store/g29lld3lmg7r15jj0vsvlvyxcrw1fpmx-gcc-arm-embedded-12.2.rel1/arm-none-eabi/incl
 1834              		.file 4 "/nix/store/g29lld3lmg7r15jj0vsvlvyxcrw1fpmx-gcc-arm-embedded-12.2.rel1/arm-none-eabi/incl
 1835              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 1836              		.file 6 "Core/Inc/nrf24.h"
 1837              		.file 7 "Core/Inc/nrf24_hal.h"
ARM GAS  /run/user/1000/cciKd9sH.s 			page 59


DEFINED SYMBOLS
                            *ABS*:0000000000000000 nrf24.c
/run/user/1000/cciKd9sH.s:19     .text.nRF24_WriteReg:0000000000000000 $t
/run/user/1000/cciKd9sH.s:24     .text.nRF24_WriteReg:0000000000000000 nRF24_WriteReg
/run/user/1000/cciKd9sH.s:110    .text.nRF24_WriteReg:0000000000000044 $d
/run/user/1000/cciKd9sH.s:115    .text.nRF24_WriteMBReg:0000000000000000 $t
/run/user/1000/cciKd9sH.s:120    .text.nRF24_WriteMBReg:0000000000000000 nRF24_WriteMBReg
/run/user/1000/cciKd9sH.s:201    .text.nRF24_WriteMBReg:000000000000002c $d
/run/user/1000/cciKd9sH.s:206    .text.nRF24_ReadMBReg:0000000000000000 $t
/run/user/1000/cciKd9sH.s:211    .text.nRF24_ReadMBReg:0000000000000000 nRF24_ReadMBReg
/run/user/1000/cciKd9sH.s:293    .text.nRF24_ReadMBReg:0000000000000030 $d
/run/user/1000/cciKd9sH.s:298    .text.nRF24_ReadReg:0000000000000000 $t
/run/user/1000/cciKd9sH.s:303    .text.nRF24_ReadReg:0000000000000000 nRF24_ReadReg
/run/user/1000/cciKd9sH.s:361    .text.nRF24_ReadReg:000000000000001c $d
/run/user/1000/cciKd9sH.s:366    .rodata.nRF24_Check.str1.4:0000000000000000 $d
/run/user/1000/cciKd9sH.s:370    .text.nRF24_Check:0000000000000000 $t
/run/user/1000/cciKd9sH.s:376    .text.nRF24_Check:0000000000000000 nRF24_Check
/run/user/1000/cciKd9sH.s:457    .text.nRF24_Check:0000000000000044 $d
/run/user/1000/cciKd9sH.s:462    .text.nRF24_SetPowerMode:0000000000000000 $t
/run/user/1000/cciKd9sH.s:468    .text.nRF24_SetPowerMode:0000000000000000 nRF24_SetPowerMode
/run/user/1000/cciKd9sH.s:518    .text.nRF24_SetOperationalMode:0000000000000000 $t
/run/user/1000/cciKd9sH.s:524    .text.nRF24_SetOperationalMode:0000000000000000 nRF24_SetOperationalMode
/run/user/1000/cciKd9sH.s:565    .text.nRF24_SetCRCScheme:0000000000000000 $t
/run/user/1000/cciKd9sH.s:571    .text.nRF24_SetCRCScheme:0000000000000000 nRF24_SetCRCScheme
/run/user/1000/cciKd9sH.s:612    .text.nRF24_SetRFChannel:0000000000000000 $t
/run/user/1000/cciKd9sH.s:618    .text.nRF24_SetRFChannel:0000000000000000 nRF24_SetRFChannel
/run/user/1000/cciKd9sH.s:644    .text.nRF24_SetAutoRetr:0000000000000000 $t
/run/user/1000/cciKd9sH.s:650    .text.nRF24_SetAutoRetr:0000000000000000 nRF24_SetAutoRetr
/run/user/1000/cciKd9sH.s:680    .text.nRF24_SetAddrWidth:0000000000000000 $t
/run/user/1000/cciKd9sH.s:686    .text.nRF24_SetAddrWidth:0000000000000000 nRF24_SetAddrWidth
/run/user/1000/cciKd9sH.s:713    .text.nRF24_SetTXPower:0000000000000000 $t
/run/user/1000/cciKd9sH.s:719    .text.nRF24_SetTXPower:0000000000000000 nRF24_SetTXPower
/run/user/1000/cciKd9sH.s:759    .text.nRF24_SetDataRate:0000000000000000 $t
/run/user/1000/cciKd9sH.s:765    .text.nRF24_SetDataRate:0000000000000000 nRF24_SetDataRate
/run/user/1000/cciKd9sH.s:805    .text.nRF24_SetRXPipe:0000000000000000 $t
/run/user/1000/cciKd9sH.s:811    .text.nRF24_SetRXPipe:0000000000000000 nRF24_SetRXPipe
/run/user/1000/cciKd9sH.s:899    .text.nRF24_ClosePipe:0000000000000000 $t
/run/user/1000/cciKd9sH.s:905    .text.nRF24_ClosePipe:0000000000000000 nRF24_ClosePipe
/run/user/1000/cciKd9sH.s:954    .text.nRF24_EnableAA:0000000000000000 $t
/run/user/1000/cciKd9sH.s:960    .text.nRF24_EnableAA:0000000000000000 nRF24_EnableAA
/run/user/1000/cciKd9sH.s:1003   .text.nRF24_DisableAA:0000000000000000 $t
/run/user/1000/cciKd9sH.s:1009   .text.nRF24_DisableAA:0000000000000000 nRF24_DisableAA
/run/user/1000/cciKd9sH.s:1072   .text.nRF24_GetAddrWidth:0000000000000000 $t
/run/user/1000/cciKd9sH.s:1078   .text.nRF24_GetAddrWidth:0000000000000000 nRF24_GetAddrWidth
/run/user/1000/cciKd9sH.s:1103   .text.nRF24_SetAddr:0000000000000000 $t
/run/user/1000/cciKd9sH.s:1109   .text.nRF24_SetAddr:0000000000000000 nRF24_SetAddr
/run/user/1000/cciKd9sH.s:1180   .text.nRF24_SetAddr:000000000000003c $d
/run/user/1000/cciKd9sH.s:1829   .rodata.nRF24_ADDR_REGS:0000000000000000 nRF24_ADDR_REGS
/run/user/1000/cciKd9sH.s:1185   .text.nRF24_GetStatus:0000000000000000 $t
/run/user/1000/cciKd9sH.s:1191   .text.nRF24_GetStatus:0000000000000000 nRF24_GetStatus
/run/user/1000/cciKd9sH.s:1213   .text.nRF24_GetIRQFlags:0000000000000000 $t
/run/user/1000/cciKd9sH.s:1219   .text.nRF24_GetIRQFlags:0000000000000000 nRF24_GetIRQFlags
/run/user/1000/cciKd9sH.s:1242   .text.nRF24_GetStatus_RXFIFO:0000000000000000 $t
/run/user/1000/cciKd9sH.s:1248   .text.nRF24_GetStatus_RXFIFO:0000000000000000 nRF24_GetStatus_RXFIFO
/run/user/1000/cciKd9sH.s:1271   .text.nRF24_GetStatus_TXFIFO:0000000000000000 $t
/run/user/1000/cciKd9sH.s:1277   .text.nRF24_GetStatus_TXFIFO:0000000000000000 nRF24_GetStatus_TXFIFO
/run/user/1000/cciKd9sH.s:1300   .text.nRF24_GetRXSource:0000000000000000 $t
ARM GAS  /run/user/1000/cciKd9sH.s 			page 60


/run/user/1000/cciKd9sH.s:1306   .text.nRF24_GetRXSource:0000000000000000 nRF24_GetRXSource
/run/user/1000/cciKd9sH.s:1329   .text.nRF24_GetRetransmitCounters:0000000000000000 $t
/run/user/1000/cciKd9sH.s:1335   .text.nRF24_GetRetransmitCounters:0000000000000000 nRF24_GetRetransmitCounters
/run/user/1000/cciKd9sH.s:1357   .text.nRF24_ResetPLOS:0000000000000000 $t
/run/user/1000/cciKd9sH.s:1363   .text.nRF24_ResetPLOS:0000000000000000 nRF24_ResetPLOS
/run/user/1000/cciKd9sH.s:1392   .text.nRF24_FlushTX:0000000000000000 $t
/run/user/1000/cciKd9sH.s:1398   .text.nRF24_FlushTX:0000000000000000 nRF24_FlushTX
/run/user/1000/cciKd9sH.s:1420   .text.nRF24_FlushRX:0000000000000000 $t
/run/user/1000/cciKd9sH.s:1426   .text.nRF24_FlushRX:0000000000000000 nRF24_FlushRX
/run/user/1000/cciKd9sH.s:1448   .text.nRF24_ClearIRQFlags:0000000000000000 $t
/run/user/1000/cciKd9sH.s:1454   .text.nRF24_ClearIRQFlags:0000000000000000 nRF24_ClearIRQFlags
/run/user/1000/cciKd9sH.s:1487   .text.nRF24_Init:0000000000000000 $t
/run/user/1000/cciKd9sH.s:1493   .text.nRF24_Init:0000000000000000 nRF24_Init
/run/user/1000/cciKd9sH.s:1710   .text.nRF24_Init:0000000000000100 $d
/run/user/1000/cciKd9sH.s:1715   .text.nRF24_WritePayload:0000000000000000 $t
/run/user/1000/cciKd9sH.s:1721   .text.nRF24_WritePayload:0000000000000000 nRF24_WritePayload
/run/user/1000/cciKd9sH.s:1750   .text.nRF24_ReadPayload:0000000000000000 $t
/run/user/1000/cciKd9sH.s:1756   .text.nRF24_ReadPayload:0000000000000000 nRF24_ReadPayload
/run/user/1000/cciKd9sH.s:1826   .rodata.nRF24_ADDR_REGS:0000000000000000 $d

UNDEFINED SYMBOLS
nRF24_LL_RW
