// Seed: 2342255566
module module_0 (
    output tri0 id_0,
    input wor id_1,
    output tri id_2,
    input supply1 id_3
    , id_12,
    input wor id_4
    , id_13,
    input wor id_5,
    input supply1 id_6,
    input wire id_7,
    input supply1 id_8,
    input uwire id_9,
    output wor id_10
);
  time id_14;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    output wire  id_1,
    output tri   id_2
);
  wire id_4;
  supply1 id_5;
  assign id_1 = id_0;
  assign id_2 = id_5;
  tri id_6;
  assign id_2 = id_5;
  assign id_6 = 1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_5,
      id_0,
      id_0,
      id_5,
      id_5,
      id_5,
      id_0,
      id_5
  );
  wor id_7 = id_6;
endmodule
