Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Sat Mar 23 00:06:46 2024
| Host              : audacity running 64-bit Ubuntu 18.04.6 LTS
| Command           : report_timing_summary -file ./Impl/TopDown/top-post-link-timing-summary.txt
| Design            : mkPcieTop
| Device            : xcvu095-ffva2104
| Speed File        : -2  PRODUCTION 1.26 12-04-2018
| Temperature Grade : E
--------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.169        0.000                      0                46273       -0.459     -807.615                  17919                46273        0.000        0.000                       0                 20446  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                       Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                       ------------           ----------      --------------
pci_refclk                                  {0.000 5.000}          10.000          100.000         
  gtrefclkmonitor_out[0]                    {0.000 5.000}          10.000          100.000         
  gtrefclkmonitor_out[0]_1                  {0.000 5.000}          10.000          100.000         
  gtrefclkmonitor_out[1]                    {0.000 5.000}          10.000          100.000         
  gtrefclkmonitor_out[1]_1                  {0.000 5.000}          10.000          100.000         
  gtrefclkmonitor_out[2]                    {0.000 5.000}          10.000          100.000         
  gtrefclkmonitor_out[2]_1                  {0.000 5.000}          10.000          100.000         
  gtrefclkmonitor_out[3]                    {0.000 5.000}          10.000          100.000         
  gtrefclkmonitor_out[3]_1                  {0.000 5.000}          10.000          100.000         
  qpll1outclk_out[0]                        {0.000 0.100}          0.200           5000.001        
    rxoutclk_out[0]                         {0.000 2.000}          4.000           250.000         
    rxoutclk_out[1]                         {0.000 2.000}          4.000           250.000         
    rxoutclk_out[2]                         {0.000 2.000}          4.000           250.000         
    rxoutclk_out[3]                         {0.000 2.000}          4.000           250.000         
    rxoutclkpcs_out[0]                      {0.000 2.000}          4.000           250.000         
    rxoutclkpcs_out[1]                      {0.000 2.000}          4.000           250.000         
    rxoutclkpcs_out[2]                      {0.000 2.000}          4.000           250.000         
    rxoutclkpcs_out[3]                      {0.000 2.000}          4.000           250.000         
    txoutclkpcs_out[0]                      {0.000 2.000}          4.000           250.000         
    txoutclkpcs_out[1]                      {0.000 2.000}          4.000           250.000         
    txoutclkpcs_out[2]                      {0.000 2.000}          4.000           250.000         
    txoutclkpcs_out[3]                      {0.000 2.000}          4.000           250.000         
  qpll1outclk_out[0]_1                      {0.000 0.100}          0.200           5000.001        
    rxoutclk_out[0]_1                       {0.000 2.000}          4.000           250.000         
    rxoutclk_out[1]_1                       {0.000 2.000}          4.000           250.000         
    rxoutclk_out[2]_1                       {0.000 2.000}          4.000           250.000         
    rxoutclk_out[3]_1                       {0.000 2.000}          4.000           250.000         
    rxoutclkpcs_out[0]_1                    {0.000 2.000}          4.000           250.000         
    rxoutclkpcs_out[1]_1                    {0.000 2.000}          4.000           250.000         
    rxoutclkpcs_out[2]_1                    {0.000 2.000}          4.000           250.000         
    rxoutclkpcs_out[3]_1                    {0.000 2.000}          4.000           250.000         
    txoutclkpcs_out[0]_1                    {0.000 2.000}          4.000           250.000         
    txoutclkpcs_out[1]_1                    {0.000 2.000}          4.000           250.000         
    txoutclkpcs_out[2]_1                    {0.000 2.000}          4.000           250.000         
    txoutclkpcs_out[3]_1                    {0.000 2.000}          4.000           250.000         
  qpll1outrefclk_out[0]                     {0.000 5.000}          10.000          100.000         
  qpll1outrefclk_out[0]_1                   {0.000 5.000}          10.000          100.000         
  refclkoutmonitor1_out[0]                  {0.000 5.000}          10.000          100.000         
  refclkoutmonitor1_out[0]_1                {0.000 5.000}          10.000          100.000         
  txoutclk_out[3]                           {0.000 1.000}          2.000           500.000         
    host_pcieHostTop_ep7_CLK_epPortalClock  {0.000 2.000}          4.000           250.000         
      clkgen_pll_CLKFBOUT                   {0.000 2.000}          4.000           250.000         
      clkgen_pll_CLKOUT0                    {0.000 2.000}          4.000           250.000         
      clkgen_pll_CLKOUT0B                   {2.000 4.000}          4.000           250.000         
      clkgen_pll_CLKOUT1                    {0.000 2.000}          4.000           250.000         
      clkgen_pll_CLKOUT1B                   {2.000 4.000}          4.000           250.000         
      clkgen_pll_CLKOUT2                    {0.000 5.000}          10.000          100.000         
      clkgen_pll_CLKOUT2B                   {5.000 10.000}         10.000          100.000         
      clkgen_pll_CLKOUT3                    {0.000 5.000}          10.000          100.000         
      clkgen_pll_CLKOUT3B                   {5.000 10.000}         10.000          100.000         
      clkgen_pll_CLKOUT4                    {0.000 5.000}          10.000          100.000         
      clkgen_pll_CLKOUT5                    {0.000 5.000}          10.000          100.000         
      clkgen_pll_CLKOUT6                    {0.000 5.000}          10.000          100.000         
    mcap_clk                                {0.000 4.000}          8.000           125.000         
    pipe_clk                                {0.000 2.000}          4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pci_refclk                                        8.628        0.000                      0                  226       -0.062       -4.528                    212                  226        3.200        0.000                       0                   297  
  txoutclk_out[3]                                 0.169        0.000                      0                 1172       -0.292     -100.213                    991                 1172        0.000        0.000                       0                    37  
    host_pcieHostTop_ep7_CLK_epPortalClock        1.002        0.000                      0                39681       -0.313     -424.523                  14602                39681        0.000        0.000                       0                 17438  
      clkgen_pll_CLKFBOUT                                                                                                                                                                     2.621        0.000                       0                     3  
      clkgen_pll_CLKOUT0                                                                                                                                                                      1.725        0.000                       0                     3  
      clkgen_pll_CLKOUT0B                                                                                                                                                                     2.621        0.000                       0                     2  
      clkgen_pll_CLKOUT1                                                                                                                                                                      1.725        0.000                       0                     3  
      clkgen_pll_CLKOUT1B                                                                                                                                                                     2.621        0.000                       0                     2  
      clkgen_pll_CLKOUT2                                                                                                                                                                      8.621        0.000                       0                     2  
      clkgen_pll_CLKOUT2B                                                                                                                                                                     8.621        0.000                       0                     2  
      clkgen_pll_CLKOUT3                                                                                                                                                                      8.621        0.000                       0                     2  
      clkgen_pll_CLKOUT3B                                                                                                                                                                     8.621        0.000                       0                     2  
      clkgen_pll_CLKOUT4                                                                                                                                                                      8.621        0.000                       0                     2  
      clkgen_pll_CLKOUT5                                                                                                                                                                      8.621        0.000                       0                     2  
      clkgen_pll_CLKOUT6                                                                                                                                                                      8.621        0.000                       0                     2  
    mcap_clk                                                                                                                                                                                  0.000        0.000                       0                     1  
    pipe_clk                                      2.256        0.000                      0                 4026       -0.459     -277.824                   2112                 4026        0.000        0.000                       0                  2646  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
host_pcieHostTop_ep7_CLK_epPortalClock  clkgen_pll_CLKOUT0                            3.095        0.000                      0                    1       -0.263       -0.263                      1                    1  
host_pcieHostTop_ep7_CLK_epPortalClock  clkgen_pll_CLKOUT1                            3.095        0.000                      0                    1       -0.263       -0.263                      1                    1  
host_pcieHostTop_ep7_CLK_epPortalClock  pipe_clk                                      2.723        0.000                      0                 1078        0.315        0.000                      0                 1078  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                              From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              ----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                       host_pcieHostTop_ep7_CLK_epPortalClock  host_pcieHostTop_ep7_CLK_epPortalClock        2.640        0.000                      0                   60        0.018        0.000                      0                   60  
**async_default**                       pci_refclk                              pci_refclk                                    9.127        0.000                      0                   28        0.238        0.000                      0                   28  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pci_refclk
  To Clock:  pci_refclk

Setup :            0  Failing Endpoints,  Worst Slack        8.628ns,  Total Violation        0.000ns
Hold  :          212  Failing Endpoints,  Worst Slack       -0.062ns,  Total Violation       -4.528ns
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.628ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pci_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/fsm_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by pci_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pci_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pci_refclk rise@10.000ns - pci_refclk rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.457ns (31.561%)  route 0.991ns (68.439%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.918ns = ( 13.918 - 10.000 ) 
    Source Clock Delay      (SCD):    4.286ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pci_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  CLK_pci_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_pci_sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  host_pcieHostTop_clockGen/ODIV2
                         net (fo=2, unplaced)         0.082     0.445    host_pcieHostTop_ep7/pcie_ep/inst/sys_clk
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  host_pcieHostTop_ep7/pcie_ep/inst/bufg_gt_sysclk/O
                         net (fo=304, unplaced)       3.525     4.286    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/sync_reg[0]_0
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.115     4.401 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, unplaced)         0.241     4.642    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/sync[3]
                         LUT4 (Prop_LUT4_I0_O)        0.131     4.773 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/FSM_onehot_fsm[4]_i_3/O
                         net (fo=1, unplaced)         0.253     5.026    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/FSM_onehot_fsm[4]_i_3_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.131     5.157 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/FSM_onehot_fsm[4]_i_2/O
                         net (fo=3, unplaced)         0.240     5.397    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/resetdone_a__0
                         LUT6 (Prop_LUT6_I1_O)        0.040     5.437 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/fsm[0]_i_2/O
                         net (fo=1, unplaced)         0.234     5.671    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/fsm[0]_i_2_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.040     5.711 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/fsm[0]_i_1/O
                         net (fo=1, unplaced)         0.023     5.734    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/fsm[0]
                         FDPE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pci_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  CLK_pci_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    CLK_pci_sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.208    10.208 r  host_pcieHostTop_clockGen/ODIV2
                         net (fo=2, unplaced)         0.046    10.254    host_pcieHostTop_ep7/pcie_ep/inst/sys_clk
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.537 r  host_pcieHostTop_ep7/pcie_ep/inst/bufg_gt_sysclk/O
                         net (fo=304, unplaced)       3.380    13.918    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_reg[0]
                         FDPE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/fsm_reg[0]/C
                         clock pessimism              0.420    14.338    
                         clock uncertainty           -0.035    14.302    
                         FDPE (Setup_FDPE_C_D)        0.059    14.361    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         14.361    
                         arrival time                          -5.734    
  -------------------------------------------------------------------
                         slack                                  8.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.062ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/gtreset_reg/C
                            (rising edge-triggered cell FDPE clocked by pci_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/gtreset_r_reg[2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by pci_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pci_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pci_refclk rise@0.000ns - pci_refclk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.049ns (24.170%)  route 0.154ns (75.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pci_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  CLK_pci_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_pci_sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.165     0.165 r  host_pcieHostTop_clockGen/ODIV2
                         net (fo=2, unplaced)         0.018     0.183    host_pcieHostTop_ep7/pcie_ep/inst/sys_clk
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.283 r  host_pcieHostTop_ep7/pcie_ep/inst/bufg_gt_sysclk/O
                         net (fo=304, unplaced)       1.725     2.008    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_reg[0]
                         FDPE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/gtreset_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.049     2.057 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/gtreset_reg/Q
                         net (fo=1, unplaced)         0.154     2.211    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/gtreset__0
                         SRL16E                                       r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/gtreset_r_reg[2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock pci_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  CLK_pci_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_pci_sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  host_pcieHostTop_clockGen/ODIV2
                         net (fo=2, unplaced)         0.035     0.288    host_pcieHostTop_ep7/pcie_ep/inst/sys_clk
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  host_pcieHostTop_ep7/pcie_ep/inst/bufg_gt_sysclk/O
                         net (fo=304, unplaced)       1.870     2.288    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_reg[0]
                         SRL16E                                       r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/gtreset_r_reg[2]_srl3/CLK
                         clock pessimism             -0.135     2.153    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     2.273    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/gtreset_r_reg[2]_srl3
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                 -0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pci_refclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_pci_sys_clk_p }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y0  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y0  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y1  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[3]
  To Clock:  txoutclk_out[3]

Setup :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
Hold  :          991  Failing Endpoints,  Worst Slack       -0.292ns,  Total Violation     -100.213ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.336ns (42.424%)  route 0.456ns (57.576%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.577ns = ( 5.577 - 2.000 ) 
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.082     0.082    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
                         net (fo=33, unplaced)        3.609     4.006    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMREADADDRESSAL[0])
                                                      0.336     4.342 r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADADDRESSAL[0]
                         net (fo=2, estimated)        0.456     4.798    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/mi_cpl_raddr0_i[0]
    RAMB18_X16Y9         RAMB18E2                                     r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.046     2.046    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
                         net (fo=33, unplaced)        3.248     5.577    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y9         RAMB18E2                                     r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
                         clock pessimism              0.068     5.645    
                         clock uncertainty           -0.035     5.610    
    RAMB18_X16Y9         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.643     4.967    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst
  -------------------------------------------------------------------
                         required time                          4.967    
                         arrival time                          -4.798    
  -------------------------------------------------------------------
                         slack                                  0.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.292ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[23]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.293ns (47.346%)  route 0.326ns (52.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.999ns
    Source Clock Delay      (SCD):    3.577ns
    Clock Pessimism Removal (CPR):    0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.046     0.046    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
                         net (fo=33, unplaced)        3.248     3.577    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y9         RAMB18E2                                     r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X16Y9         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.293     3.870 r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/DOUTBDOUT[5]
                         net (fo=1, estimated)        0.326     4.196    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[23]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[23]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.082     0.082    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
                         net (fo=33, unplaced)        3.602     3.999    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.068     3.931    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[23])
                                                      0.557     4.488    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -4.488    
                         arrival time                           4.196    
  -------------------------------------------------------------------
                         slack                                 -0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[3]
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin             Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PCIE_3_1/CORECLK    n/a               2.000         2.000       0.000      PCIE_3_1_X0Y0  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a               0.980         1.000       0.020      RAMB36_X16Y10  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         1.000       0.020      RAMB36_X16Y10  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
Max Skew          Fast    PCIE_3_1/CORECLK    PCIE_3_1/PIPECLK  0.374         0.298       0.076      PCIE_3_1_X0Y0  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK



---------------------------------------------------------------------------------------------------
From Clock:  host_pcieHostTop_ep7_CLK_epPortalClock
  To Clock:  host_pcieHostTop_ep7_CLK_epPortalClock

Setup :            0  Failing Endpoints,  Worst Slack        1.002ns,  Total Violation        0.000ns
Hold  :        14602  Failing Endpoints,  Worst Slack       -0.313ns,  Total Violation     -424.523ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.002ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by host_pcieHostTop_ep7_CLK_epPortalClock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISCCTDATA[95]
                            (rising edge-triggered cell PCIE_3_1 clocked by host_pcieHostTop_ep7_CLK_epPortalClock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             host_pcieHostTop_ep7_CLK_epPortalClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (host_pcieHostTop_ep7_CLK_epPortalClock rise@4.000ns - host_pcieHostTop_ep7_CLK_epPortalClock rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.044ns (45.293%)  route 1.261ns (54.707%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.521ns = ( 7.521 - 4.000 ) 
    Source Clock Delay      (SCD):    4.004ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_pcieHostTop_ep7_CLK_epPortalClock rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.082     0.082    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=17438, unplaced)     3.607     4.004    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK_USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_SAXISCCTREADY[1])
                                                      0.778     4.782 r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISCCTREADY[1]
                         net (fo=2, unplaced)         0.436     5.218    host_pcieHostTop_ep7/fAxiCc/s_axis_cc_tready[1]
                         LUT5 (Prop_LUT5_I0_O)        0.173     5.391 r  host_pcieHostTop_ep7/fAxiCc/pcie_ep_i_141/O
                         net (fo=142, unplaced)       0.327     5.718    host_pcieHostTop_ep7/fAxiCc/WILL_FIRE_RL_drive_axi_cc
                         LUT2 (Prop_LUT2_I0_O)        0.093     5.811 r  host_pcieHostTop_ep7/fAxiCc/pcie_ep_i_34/O
                         net (fo=1, unplaced)         0.498     6.309    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/s_axis_cc_tdata[95]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISCCTDATA[95]
  -------------------------------------------------------------------    -------------------

                         (clock host_pcieHostTop_ep7_CLK_epPortalClock rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.046     4.046    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=17438, unplaced)     3.192     7.521    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK_USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                         clock pessimism              0.068     7.589    
                         clock uncertainty           -0.035     7.554    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_USERCLK_SAXISCCTDATA[95])
                                                     -0.243     7.311    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          7.311    
                         arrival time                          -6.309    
  -------------------------------------------------------------------
                         slack                                  1.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.313ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/intrFifo/data0_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by host_pcieHostTop_ep7_CLK_epPortalClock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CFGINTERRUPTMSIXDATA[20]
                            (rising edge-triggered cell PCIE_3_1 clocked by host_pcieHostTop_ep7_CLK_epPortalClock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             host_pcieHostTop_ep7_CLK_epPortalClock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (host_pcieHostTop_ep7_CLK_epPortalClock rise@0.000ns - host_pcieHostTop_ep7_CLK_epPortalClock rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.104ns (37.688%)  route 0.172ns (62.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.004ns
    Source Clock Delay      (SCD):    3.791ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_pcieHostTop_ep7_CLK_epPortalClock rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.046     0.046    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=17438, unplaced)     3.462     3.791    host_pcieHostTop_ep7/intrFifo/user_clk
                         FDRE                                         r  host_pcieHostTop_ep7/intrFifo/data0_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.104     3.895 r  host_pcieHostTop_ep7/intrFifo/data0_reg_reg[20]/Q
                         net (fo=2, unplaced)         0.172     4.067    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/cfg_interrupt_msix_data[20]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CFGINTERRUPTMSIXDATA[20]
  -------------------------------------------------------------------    -------------------

                         (clock host_pcieHostTop_ep7_CLK_epPortalClock rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.082     0.082    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=17438, unplaced)     3.607     4.004    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK_USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                         clock pessimism             -0.083     3.921    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_USERCLK_CFGINTERRUPTMSIXDATA[20])
                                                      0.459     4.380    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -4.380    
                         arrival time                           4.067    
  -------------------------------------------------------------------
                         slack                                 -0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         host_pcieHostTop_ep7_CLK_epPortalClock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O }

Check Type        Corner  Lib Pin            Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PCIE_3_1/USERCLK   n/a               4.000         4.000       0.000      PCIE_3_1_X0Y0  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a               1.400         2.000       0.600                     host_pcieHostTop_ep7/clkgen_pll/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a               1.400         2.000       0.600                     host_pcieHostTop_ep7/clkgen_pll/CLKIN1
Max Skew          Fast    PCIE_3_1/USERCLK   PCIE_3_1/PIPECLK  0.374         0.302       0.072      PCIE_3_1_X0Y0  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  clkgen_pll_CLKFBOUT
  To Clock:  clkgen_pll_CLKFBOUT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkgen_pll_CLKFBOUT
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { host_pcieHostTop_ep7/clkgen_pll/CLKFBOUT }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I  n/a            1.379         4.000       2.621                host_pcieHostTop_ep7/clkgen_pll_clkfbbuf/I



---------------------------------------------------------------------------------------------------
From Clock:  clkgen_pll_CLKOUT0
  To Clock:  clkgen_pll_CLKOUT0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkgen_pll_CLKOUT0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { host_pcieHostTop_ep7/clkgen_pll/CLKOUT0 }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFGCE/I  n/a            1.379         4.000       2.621                host_pcieHostTop_ep7/clkgen_clkout0buffer/I
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.000       1.725                host_pcieHostTop_ep7/derivedReset/reset_meta_reg/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.000       1.725                host_pcieHostTop_ep7/derivedReset/reset_meta_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkgen_pll_CLKOUT0B
  To Clock:  clkgen_pll_CLKOUT0B

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkgen_pll_CLKOUT0B
Waveform(ns):       { 2.000 4.000 }
Period(ns):         4.000
Sources:            { host_pcieHostTop_ep7/clkgen_pll/CLKOUT0B }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I  n/a            1.379         4.000       2.621                host_pcieHostTop_ep7/clkgen_clkout0nbuffer/I



---------------------------------------------------------------------------------------------------
From Clock:  clkgen_pll_CLKOUT1
  To Clock:  clkgen_pll_CLKOUT1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkgen_pll_CLKOUT1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { host_pcieHostTop_ep7/clkgen_pll/CLKOUT1 }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFGCE/I  n/a            1.379         4.000       2.621                host_pcieHostTop_ep7/clkgen_clkout1buffer/I
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.000       1.725                host_pcieHostTop_ep7/mainReset/reset_meta_reg/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.000       1.725                host_pcieHostTop_ep7/mainReset/reset_meta_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkgen_pll_CLKOUT1B
  To Clock:  clkgen_pll_CLKOUT1B

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkgen_pll_CLKOUT1B
Waveform(ns):       { 2.000 4.000 }
Period(ns):         4.000
Sources:            { host_pcieHostTop_ep7/clkgen_pll/CLKOUT1B }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I  n/a            1.379         4.000       2.621                host_pcieHostTop_ep7/clkgen_clkout1nbuffer/I



---------------------------------------------------------------------------------------------------
From Clock:  clkgen_pll_CLKOUT2
  To Clock:  clkgen_pll_CLKOUT2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkgen_pll_CLKOUT2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { host_pcieHostTop_ep7/clkgen_pll/CLKOUT2 }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I  n/a            1.379         10.000      8.621                host_pcieHostTop_ep7/clkgen_clkout2buffer/I



---------------------------------------------------------------------------------------------------
From Clock:  clkgen_pll_CLKOUT2B
  To Clock:  clkgen_pll_CLKOUT2B

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkgen_pll_CLKOUT2B
Waveform(ns):       { 5.000 10.000 }
Period(ns):         10.000
Sources:            { host_pcieHostTop_ep7/clkgen_pll/CLKOUT2B }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I  n/a            1.379         10.000      8.621                host_pcieHostTop_ep7/clkgen_clkout2nbuffer/I



---------------------------------------------------------------------------------------------------
From Clock:  clkgen_pll_CLKOUT3
  To Clock:  clkgen_pll_CLKOUT3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkgen_pll_CLKOUT3
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { host_pcieHostTop_ep7/clkgen_pll/CLKOUT3 }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I  n/a            1.379         10.000      8.621                host_pcieHostTop_ep7/clkgen_clkout3buffer/I



---------------------------------------------------------------------------------------------------
From Clock:  clkgen_pll_CLKOUT3B
  To Clock:  clkgen_pll_CLKOUT3B

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkgen_pll_CLKOUT3B
Waveform(ns):       { 5.000 10.000 }
Period(ns):         10.000
Sources:            { host_pcieHostTop_ep7/clkgen_pll/CLKOUT3B }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I  n/a            1.379         10.000      8.621                host_pcieHostTop_ep7/clkgen_clkout3nbuffer/I



---------------------------------------------------------------------------------------------------
From Clock:  clkgen_pll_CLKOUT4
  To Clock:  clkgen_pll_CLKOUT4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkgen_pll_CLKOUT4
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { host_pcieHostTop_ep7/clkgen_pll/CLKOUT4 }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I  n/a            1.379         10.000      8.621                host_pcieHostTop_ep7/clkgen_clkout4buffer/I



---------------------------------------------------------------------------------------------------
From Clock:  clkgen_pll_CLKOUT5
  To Clock:  clkgen_pll_CLKOUT5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkgen_pll_CLKOUT5
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { host_pcieHostTop_ep7/clkgen_pll/CLKOUT5 }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I  n/a            1.379         10.000      8.621                host_pcieHostTop_ep7/clkgen_clkout5buffer/I



---------------------------------------------------------------------------------------------------
From Clock:  clkgen_pll_CLKOUT6
  To Clock:  clkgen_pll_CLKOUT6

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkgen_pll_CLKOUT6
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { host_pcieHostTop_ep7/clkgen_pll/CLKOUT6 }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I  n/a            1.379         10.000      8.621                host_pcieHostTop_ep7/clkgen_clkout6buffer/I



---------------------------------------------------------------------------------------------------
From Clock:  mcap_clk
  To Clock:  mcap_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mcap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/bufg_mcap_clk/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     PCIE_3_1/MCAPCLK  n/a            8.000         8.000       0.000      PCIE_3_1_X0Y0  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MCAPCLK



---------------------------------------------------------------------------------------------------
From Clock:  pipe_clk
  To Clock:  pipe_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.256ns,  Total Violation        0.000ns
Hold  :         2112  Failing Endpoints,  Worst Slack       -0.459ns,  Total Violation     -277.824ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.256ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_valid_q_reg/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 1.224ns (70.998%)  route 0.500ns (29.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.713ns = ( 7.713 - 4.000 ) 
    Source Clock Delay      (SCD):    4.014ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.082     0.082    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
                         net (fo=2646, unplaced)      3.617     4.014    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk2_in[3]
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                                r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXVALID)
                                                      1.224     5.238 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXVALID
                         net (fo=1, unplaced)         0.500     5.738    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/gt_rxvalid[0]
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_valid_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.046     4.046    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
                         net (fo=2646, unplaced)      3.384     7.713    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/CLK
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_valid_q_reg/C
                         clock pessimism              0.258     7.971    
                         clock uncertainty           -0.035     7.935    
                         FDRE (Setup_FDRE_C_D)        0.059     7.994    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_valid_q_reg
  -------------------------------------------------------------------
                         required time                          7.994    
                         arrival time                          -5.738    
  -------------------------------------------------------------------
                         slack                                  2.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.459ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPETX2EQCOEFF[14]
                            (rising edge-triggered cell PCIE_3_1 clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.049ns (30.421%)  route 0.112ns (69.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.018     0.018    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
                         net (fo=2646, unplaced)      1.727     1.845    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/CLK
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     1.894 r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[14]/Q
                         net (fo=1, unplaced)         0.112     2.006    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/cfg_err_cor_out_1[13]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPETX2EQCOEFF[14]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.035     0.035    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
                         net (fo=2646, unplaced)      1.915     2.080    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
                         clock pessimism             -0.047     2.033    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_PIPECLK_PIPETX2EQCOEFF[14])
                                                      0.432     2.465    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -2.465    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                 -0.459    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pipe_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O }

Check Type        Corner  Lib Pin                 Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     PCIE_3_1/PIPECLK        n/a               4.000         4.000       0.000      PCIE_3_1_X0Y0       host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X0Y1  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    PCIE_3_1/PIPECLK        PCIE_3_1/USERCLK  0.374         0.294       0.080      PCIE_3_1_X0Y0       host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  host_pcieHostTop_ep7_CLK_epPortalClock
  To Clock:  clkgen_pll_CLKOUT0

Setup :            0  Failing Endpoints,  Worst Slack        3.095ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.263ns,  Total Violation       -0.263ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.095ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcieReset250/reset_hold_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by host_pcieHostTop_ep7_CLK_epPortalClock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_ep7/derivedReset/reset_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clkgen_pll_CLKOUT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clkgen_pll_CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkgen_pll_CLKOUT0 rise@4.000ns - host_pcieHostTop_ep7_CLK_epPortalClock rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.115ns (24.313%)  route 0.358ns (75.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.588ns = ( 7.588 - 4.000 ) 
    Source Clock Delay      (SCD):    4.004ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.086ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_pcieHostTop_ep7_CLK_epPortalClock rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.082     0.082    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=17438, unplaced)     3.607     4.004    host_pcieHostTop_ep7/pcieReset250/user_clk
                         FDRE                                         r  host_pcieHostTop_ep7/pcieReset250/reset_hold_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.115     4.119 r  host_pcieHostTop_ep7/pcieReset250/reset_hold_reg[4]/Q
                         net (fo=120, unplaced)       0.358     4.477    host_pcieHostTop_ep7/derivedReset/Q[0]
                         FDRE                                         r  host_pcieHostTop_ep7/derivedReset/reset_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkgen_pll_CLKOUT0 rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.046     4.046    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=17438, unplaced)     3.462     7.791    host_pcieHostTop_ep7/CLK_epPortalClock
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.025     4.766 r  host_pcieHostTop_ep7/clkgen_pll/CLKOUT0
                         net (fo=1, unplaced)         0.308     5.074    host_pcieHostTop_ep7/clkgen_pll_CLKOUT0
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     5.149 r  host_pcieHostTop_ep7/clkgen_clkout0buffer/O
                         net (fo=1, unplaced)         2.439     7.588    host_pcieHostTop_ep7/derivedReset/reset_meta_reg_0
                         FDRE                                         r  host_pcieHostTop_ep7/derivedReset/reset_meta_reg/C
                         clock pessimism              0.068     7.656    
                         clock uncertainty           -0.143     7.513    
                         FDRE (Setup_FDRE_C_D)        0.059     7.572    host_pcieHostTop_ep7/derivedReset/reset_meta_reg
  -------------------------------------------------------------------
                         required time                          7.572    
                         arrival time                          -4.477    
  -------------------------------------------------------------------
                         slack                                  3.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.263ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcieReset250/reset_hold_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by host_pcieHostTop_ep7_CLK_epPortalClock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_ep7/derivedReset/reset_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clkgen_pll_CLKOUT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clkgen_pll_CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkgen_pll_CLKOUT0 rise@0.000ns - host_pcieHostTop_ep7_CLK_epPortalClock rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.049ns (21.630%)  route 0.178ns (78.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.086ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_pcieHostTop_ep7_CLK_epPortalClock rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.018     0.018    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=17438, unplaced)     1.777     1.895    host_pcieHostTop_ep7/pcieReset250/user_clk
                         FDRE                                         r  host_pcieHostTop_ep7/pcieReset250/reset_hold_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     1.944 r  host_pcieHostTop_ep7/pcieReset250/reset_hold_reg[4]/Q
                         net (fo=120, unplaced)       0.178     2.122    host_pcieHostTop_ep7/derivedReset/Q[0]
                         FDRE                                         r  host_pcieHostTop_ep7/derivedReset/reset_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkgen_pll_CLKOUT0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.035     0.035    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=17438, unplaced)     1.922     2.087    host_pcieHostTop_ep7/CLK_epPortalClock
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.283     0.804 r  host_pcieHostTop_ep7/clkgen_pll/CLKOUT0
                         net (fo=1, unplaced)         0.176     0.980    host_pcieHostTop_ep7/clkgen_pll_CLKOUT0
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     1.011 r  host_pcieHostTop_ep7/clkgen_clkout0buffer/O
                         net (fo=1, unplaced)         1.259     2.270    host_pcieHostTop_ep7/derivedReset/reset_meta_reg_0
                         FDRE                                         r  host_pcieHostTop_ep7/derivedReset/reset_meta_reg/C
                         clock pessimism             -0.084     2.186    
                         clock uncertainty            0.143     2.329    
                         FDRE (Hold_FDRE_C_D)         0.056     2.385    host_pcieHostTop_ep7/derivedReset/reset_meta_reg
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                 -0.263    





---------------------------------------------------------------------------------------------------
From Clock:  host_pcieHostTop_ep7_CLK_epPortalClock
  To Clock:  clkgen_pll_CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack        3.095ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.263ns,  Total Violation       -0.263ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.095ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcieReset250/reset_hold_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by host_pcieHostTop_ep7_CLK_epPortalClock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_ep7/mainReset/reset_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clkgen_pll_CLKOUT1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clkgen_pll_CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkgen_pll_CLKOUT1 rise@4.000ns - host_pcieHostTop_ep7_CLK_epPortalClock rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.115ns (24.313%)  route 0.358ns (75.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.588ns = ( 7.588 - 4.000 ) 
    Source Clock Delay      (SCD):    4.004ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.086ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_pcieHostTop_ep7_CLK_epPortalClock rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.082     0.082    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=17438, unplaced)     3.607     4.004    host_pcieHostTop_ep7/pcieReset250/user_clk
                         FDRE                                         r  host_pcieHostTop_ep7/pcieReset250/reset_hold_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.115     4.119 r  host_pcieHostTop_ep7/pcieReset250/reset_hold_reg[4]/Q
                         net (fo=120, unplaced)       0.358     4.477    host_pcieHostTop_ep7/mainReset/Q[0]
                         FDRE                                         r  host_pcieHostTop_ep7/mainReset/reset_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkgen_pll_CLKOUT1 rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.046     4.046    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=17438, unplaced)     3.462     7.791    host_pcieHostTop_ep7/CLK_epPortalClock
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.025     4.766 r  host_pcieHostTop_ep7/clkgen_pll/CLKOUT1
                         net (fo=1, unplaced)         0.308     5.074    host_pcieHostTop_ep7/clkgen_pll_CLKOUT1
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     5.149 r  host_pcieHostTop_ep7/clkgen_clkout1buffer/O
                         net (fo=1, unplaced)         2.439     7.588    host_pcieHostTop_ep7/mainReset/clkgen_clkout1buffer_O
                         FDRE                                         r  host_pcieHostTop_ep7/mainReset/reset_meta_reg/C
                         clock pessimism              0.068     7.656    
                         clock uncertainty           -0.143     7.513    
                         FDRE (Setup_FDRE_C_D)        0.059     7.572    host_pcieHostTop_ep7/mainReset/reset_meta_reg
  -------------------------------------------------------------------
                         required time                          7.572    
                         arrival time                          -4.477    
  -------------------------------------------------------------------
                         slack                                  3.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.263ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcieReset250/reset_hold_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by host_pcieHostTop_ep7_CLK_epPortalClock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_ep7/mainReset/reset_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clkgen_pll_CLKOUT1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clkgen_pll_CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkgen_pll_CLKOUT1 rise@0.000ns - host_pcieHostTop_ep7_CLK_epPortalClock rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.049ns (21.630%)  route 0.178ns (78.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.086ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_pcieHostTop_ep7_CLK_epPortalClock rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.018     0.018    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=17438, unplaced)     1.777     1.895    host_pcieHostTop_ep7/pcieReset250/user_clk
                         FDRE                                         r  host_pcieHostTop_ep7/pcieReset250/reset_hold_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     1.944 r  host_pcieHostTop_ep7/pcieReset250/reset_hold_reg[4]/Q
                         net (fo=120, unplaced)       0.178     2.122    host_pcieHostTop_ep7/mainReset/Q[0]
                         FDRE                                         r  host_pcieHostTop_ep7/mainReset/reset_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkgen_pll_CLKOUT1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.035     0.035    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=17438, unplaced)     1.922     2.087    host_pcieHostTop_ep7/CLK_epPortalClock
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.283     0.804 r  host_pcieHostTop_ep7/clkgen_pll/CLKOUT1
                         net (fo=1, unplaced)         0.176     0.980    host_pcieHostTop_ep7/clkgen_pll_CLKOUT1
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     1.011 r  host_pcieHostTop_ep7/clkgen_clkout1buffer/O
                         net (fo=1, unplaced)         1.259     2.270    host_pcieHostTop_ep7/mainReset/clkgen_clkout1buffer_O
                         FDRE                                         r  host_pcieHostTop_ep7/mainReset/reset_meta_reg/C
                         clock pessimism             -0.084     2.186    
                         clock uncertainty            0.143     2.329    
                         FDRE (Hold_FDRE_C_D)         0.056     2.385    host_pcieHostTop_ep7/mainReset/reset_meta_reg
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                 -0.263    





---------------------------------------------------------------------------------------------------
From Clock:  host_pcieHostTop_ep7_CLK_epPortalClock
  To Clock:  pipe_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.723ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.315ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.723ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by host_pcieHostTop_ep7_CLK_epPortalClock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - host_pcieHostTop_ep7_CLK_epPortalClock rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.251ns (22.552%)  route 0.862ns (77.448%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.713ns = ( 7.713 - 4.000 ) 
    Source Clock Delay      (SCD):    4.004ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_pcieHostTop_ep7_CLK_epPortalClock rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.082     0.082    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=17438, unplaced)     3.607     4.004    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
                         FDCE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.115     4.119 f  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, unplaced)         0.266     4.385    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
                         LUT2 (Prop_LUT2_I0_O)        0.136     4.521 r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=1084, unplaced)      0.596     5.117    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/SR[0]
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.046     4.046    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
                         net (fo=2646, unplaced)      3.384     7.713    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/CLK
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
                         clock pessimism              0.247     7.960    
                         clock uncertainty           -0.035     7.924    
                         FDRE (Setup_FDRE_C_R)       -0.084     7.840    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]
  -------------------------------------------------------------------
                         required time                          7.840    
                         arrival time                          -5.117    
  -------------------------------------------------------------------
                         slack                                  2.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by host_pcieHostTop_ep7_CLK_epPortalClock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - host_pcieHostTop_ep7_CLK_epPortalClock rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.087ns (18.815%)  route 0.375ns (81.185%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_pcieHostTop_ep7_CLK_epPortalClock rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.018     0.018    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=17438, unplaced)     1.777     1.895    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
                         FDCE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.049     1.944 f  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, unplaced)         0.080     2.024    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
                         LUT2 (Prop_LUT2_I1_O)        0.038     2.062 r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=1084, unplaced)      0.296     2.357    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/SR[0]
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.035     0.035    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
                         net (fo=2646, unplaced)      1.872     2.037    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/CLK
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
                         clock pessimism              0.000     2.037    
                         FDRE (Hold_FDRE_C_R)         0.005     2.042    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.315    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  host_pcieHostTop_ep7_CLK_epPortalClock
  To Clock:  host_pcieHostTop_ep7_CLK_epPortalClock

Setup :            0  Failing Endpoints,  Worst Slack        2.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.640ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by host_pcieHostTop_ep7_CLK_epPortalClock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/CLR
                            (recovery check against rising-edge clock host_pcieHostTop_ep7_CLK_epPortalClock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (host_pcieHostTop_ep7_CLK_epPortalClock rise@4.000ns - host_pcieHostTop_ep7_CLK_epPortalClock rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.251ns (22.552%)  route 0.862ns (77.448%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.791ns = ( 7.791 - 4.000 ) 
    Source Clock Delay      (SCD):    4.004ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_pcieHostTop_ep7_CLK_epPortalClock rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.082     0.082    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=17438, unplaced)     3.607     4.004    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
                         FDCE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.115     4.119 r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, unplaced)         0.266     4.385    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
                         LUT2 (Prop_LUT2_I0_O)        0.136     4.521 f  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=1084, unplaced)      0.596     5.117    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/tph_tbl_inst/SR[0]
                         FDCE                                         f  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock host_pcieHostTop_ep7_CLK_epPortalClock rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.046     4.046    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=17438, unplaced)     3.462     7.791    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/tph_tbl_inst/CLK_USERCLK
                         FDCE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/C
                         clock pessimism              0.083     7.874    
                         clock uncertainty           -0.035     7.839    
                         FDCE (Recov_FDCE_C_CLR)     -0.082     7.757    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg
  -------------------------------------------------------------------
                         required time                          7.757    
                         arrival time                          -5.117    
  -------------------------------------------------------------------
                         slack                                  2.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by host_pcieHostTop_ep7_CLK_epPortalClock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/CLR
                            (removal check against rising-edge clock host_pcieHostTop_ep7_CLK_epPortalClock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_pcieHostTop_ep7_CLK_epPortalClock rise@0.000ns - host_pcieHostTop_ep7_CLK_epPortalClock rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.049ns (29.250%)  route 0.119ns (70.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_pcieHostTop_ep7_CLK_epPortalClock rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.018     0.018    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=17438, unplaced)     1.777     1.895    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
                         FDSE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_FDSE_C_Q)         0.049     1.944 f  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/Q
                         net (fo=3, unplaced)         0.119     2.063    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/p_0_in
                         FDCE                                         f  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock host_pcieHostTop_ep7_CLK_epPortalClock rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, unplaced)         0.035     0.035    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=17438, unplaced)     1.922     2.087    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
                         FDCE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                         clock pessimism             -0.047     2.040    
                         FDCE (Remov_FDCE_C_CLR)      0.005     2.045    host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.018    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pci_refclk
  To Clock:  pci_refclk

Setup :            0  Failing Endpoints,  Worst Slack        9.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.127ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pci_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/PRE
                            (recovery check against rising-edge clock pci_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pci_refclk rise@10.000ns - pci_refclk rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.155ns (19.183%)  route 0.653ns (80.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.918ns = ( 13.918 - 10.000 ) 
    Source Clock Delay      (SCD):    4.286ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pci_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  CLK_pci_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_pci_sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  host_pcieHostTop_clockGen/ODIV2
                         net (fo=2, unplaced)         0.082     0.445    host_pcieHostTop_ep7/pcie_ep/inst/sys_clk
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  host_pcieHostTop_ep7/pcie_ep/inst/bufg_gt_sysclk/O
                         net (fo=304, unplaced)       3.525     4.286    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_reg[0]
                         FDCE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.115     4.401 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=2, unplaced)         0.139     4.540    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/phy_rrst_n
                         LUT1 (Prop_LUT1_I0_O)        0.040     4.580 f  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/fsm[2]_i_2/O
                         net (fo=28, unplaced)        0.514     5.094    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/fsm[2]_i_2_n_0
                         FDPE                                         f  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pci_refclk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  CLK_pci_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    CLK_pci_sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.208    10.208 r  host_pcieHostTop_clockGen/ODIV2
                         net (fo=2, unplaced)         0.046    10.254    host_pcieHostTop_ep7/pcie_ep/inst/sys_clk
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.537 r  host_pcieHostTop_ep7/pcie_ep/inst/bufg_gt_sysclk/O
                         net (fo=304, unplaced)       3.380    13.918    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_reg[0]
                         FDPE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
                         clock pessimism              0.420    14.338    
                         clock uncertainty           -0.035    14.302    
                         FDPE (Recov_FDPE_C_PRE)     -0.082    14.220    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         14.220    
                         arrival time                          -5.094    
  -------------------------------------------------------------------
                         slack                                  9.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pci_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/PRE
                            (removal check against rising-edge clock pci_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pci_refclk rise@0.000ns - pci_refclk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.064ns (16.502%)  route 0.324ns (83.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pci_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  CLK_pci_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_pci_sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.165     0.165 r  host_pcieHostTop_clockGen/ODIV2
                         net (fo=2, unplaced)         0.018     0.183    host_pcieHostTop_ep7/pcie_ep/inst/sys_clk
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.283 r  host_pcieHostTop_ep7/pcie_ep/inst/bufg_gt_sysclk/O
                         net (fo=304, unplaced)       1.725     2.008    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_reg[0]
                         FDCE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.049     2.057 r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=2, unplaced)         0.069     2.126    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/phy_rrst_n
                         LUT1 (Prop_LUT1_I0_O)        0.015     2.141 f  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/fsm[2]_i_2/O
                         net (fo=28, unplaced)        0.255     2.396    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/fsm[2]_i_2_n_0
                         FDPE                                         f  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pci_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  CLK_pci_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_pci_sys_clk_p
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  host_pcieHostTop_clockGen/ODIV2
                         net (fo=2, unplaced)         0.035     0.288    host_pcieHostTop_ep7/pcie_ep/inst/sys_clk
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  host_pcieHostTop_ep7/pcie_ep/inst/bufg_gt_sysclk/O
                         net (fo=304, unplaced)       1.870     2.288    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_reg[0]
                         FDPE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
                         clock pessimism             -0.135     2.153    
                         FDPE (Remov_FDPE_C_PRE)      0.005     2.158    host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.238    





