$date
  Tue Apr  1 18:32:27 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module std_logic_arith $end
$upscope $end
$scope module std_logic_unsigned $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module deco_tb $end
$var reg 3 ! entrada[2:0] $end
$var reg 8 " salida[7:0] $end
$var integer 32 # input $end
$scope module uut $end
$var reg 3 $ entrada[2:0] $end
$var reg 8 % salida[7:0] $end
$var integer 32 & input $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b001 !
b00000010 "
b0 #
b001 $
b00000010 %
b1 &
#100000000
b000 !
b00000001 "
b000 $
b00000001 %
b0 &
#200000000
b011 !
b00001000 "
b011 $
b00001000 %
b11 &
#300000000
b010 !
b00000100 "
b010 $
b00000100 %
b10 &
#400000000
