// Seed: 3426235716
module module_0 (
    input  wand id_0,
    input  tri0 id_1,
    output tri  id_2,
    output tri  id_3
);
  wire id_5, id_6;
  assign module_1.id_7 = 0;
  integer id_7;
endmodule
module module_1 (
    output wor id_0,
    output wand id_1,
    input wire id_2,
    input wor id_3,
    input tri id_4,
    input supply0 id_5,
    input tri0 id_6,
    inout supply1 id_7,
    input tri0 id_8,
    input tri0 id_9
);
  assign id_7 = 1'b0;
  assign id_0 = id_2 | id_2;
  logic id_11;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_1,
      id_7
  );
  logic id_12;
endmodule
