<stg><name>memAccess</name>


<trans_list>

<trans id="85" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1">
<![CDATA[
entry:5  %memState_load = load i1* @memState, align 1

]]></Node>
<StgValue><ssdm name="memState_load"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="12" op_0_bw="12">
<![CDATA[
entry:6  %t_V_1 = load i12* @inputWord_address_V, align 2

]]></Node>
<StgValue><ssdm name="t_V_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8">
<![CDATA[
entry:7  %t_V = load i8* @inputWord_count_V, align 1

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1">
<![CDATA[
entry:8  %inputWord_rdOrWr_V_l = load i1* @inputWord_rdOrWr_V, align 1

]]></Node>
<StgValue><ssdm name="inputWord_rdOrWr_V_l"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:9  br i1 %memState_load, label %2, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
:0  %tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i21P(i21* @aggregateMemCmd_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp, label %1, label %._crit_edge3.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:0  %tmp_2 = call i21 @_ssdm_op_Read.ap_fifo.volatile.i21P(i21* @aggregateMemCmd_V)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="21">
<![CDATA[
:1  %tmp_3 = trunc i21 %tmp_2 to i12

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  store i12 %tmp_3, i12* @inputWord_address_V, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_count_V_load_new = call i8 @_ssdm_op_PartSelect.i8.i21.i32.i32(i21 %tmp_2, i32 12, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_count_V_load_new"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  store i8 %tmp_count_V_load_new, i8* @inputWord_count_V, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
:5  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %tmp_2, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  store i1 %tmp_4, i1* @inputWord_rdOrWr_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  store i1 true, i1* @memState, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %inputWord_rdOrWr_V_l, label %7, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="12">
<![CDATA[
:0  %tmp_6_i = zext i12 %t_V_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %memArray_V_addr = getelementptr [4096 x i512]* @memArray_V, i64 0, i64 %tmp_6_i

]]></Node>
<StgValue><ssdm name="memArray_V_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="512" op_0_bw="12">
<![CDATA[
:2  %tmp_V = load i512* %memArray_V_addr, align 64

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %tmp_8_i = icmp eq i8 %t_V, 1

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_8_i, label %4, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="0"/>
<literal name="tmp_8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_5_i = add i8 %t_V, -1

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="0"/>
<literal name="tmp_8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store i8 %tmp_5_i, i8* @inputWord_count_V, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="0"/>
<literal name="tmp_8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %tmp_7_i = add i12 %t_V_1, 1

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="0"/>
<literal name="tmp_8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  store i12 %tmp_7_i, i12* @inputWord_address_V, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="0"/>
<literal name="tmp_8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 false, i1* @memState, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:0  %tmp_1 = call i1 @_ssdm_op_NbReadReq.axis.i512P(i512* %wrDataIn_V_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_1, label %8, label %._crit_edge5.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="12">
<![CDATA[
:0  %tmp_9_i = zext i12 %t_V_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:1  %tmp_V_1 = call i512 @_ssdm_op_Read.axis.volatile.i512P(i512* %wrDataIn_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %memArray_V_addr_1 = getelementptr [4096 x i512]* @memArray_V, i64 0, i64 %tmp_9_i

]]></Node>
<StgValue><ssdm name="memArray_V_addr_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="512" op_1_bw="12">
<![CDATA[
:3  store i512 %tmp_V_1, i512* %memArray_V_addr_1, align 64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %tmp_i = icmp eq i8 %t_V, 1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_i, label %9, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_3_i = add i8 %t_V, -1

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store i8 %tmp_3_i, i8* @inputWord_count_V, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %tmp_4_i = add i12 %t_V_1, 1

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  store i12 %tmp_4_i, i12* @inputWord_address_V, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 false, i1* @memState, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="512" op_0_bw="12">
<![CDATA[
:2  %tmp_V = load i512* %memArray_V_addr, align 64

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
:3  call void @_ssdm_op_Write.axis.volatile.i512P(i512* %rdDataOut_V_V, i512 %tmp_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="512" op_1_bw="12">
<![CDATA[
:3  store i512 %tmp_V_1, i512* %memArray_V_addr_1, align 64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i21* @aggregateMemCmd_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i512* %wrDataIn_V_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecInterface(i512* %rdDataOut_V_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:4  call void (...)* @_ssdm_op_SpecLatency(i32 1, i32 2, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %._crit_edge3.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge3.i:0  br label %memAccess.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
:3  call void @_ssdm_op_Write.axis.volatile.i512P(i512* %rdDataOut_V_V, i512 %tmp_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="0"/>
<literal name="tmp_8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="0"/>
<literal name="tmp_8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge5.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge5.i:0  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %memAccess.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0">
<![CDATA[
memAccess.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="87" name="rdDataOut_V_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="rdDataOut_V_V"/></StgValue>
</port>
<port id="88" name="wrDataIn_V_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="wrDataIn_V_V"/></StgValue>
</port>
<port id="89" name="memState" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="memState"/></StgValue>
</port>
<port id="90" name="inputWord_address_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="inputWord_address_V"/></StgValue>
</port>
<port id="91" name="inputWord_count_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="inputWord_count_V"/></StgValue>
</port>
<port id="92" name="inputWord_rdOrWr_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="inputWord_rdOrWr_V"/></StgValue>
</port>
<port id="93" name="aggregateMemCmd_V" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="aggregateMemCmd_V"/></StgValue>
</port>
<port id="94" name="memArray_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="memArray_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="95" from="memState" to="memState_load" fromId="89" toId="4">
</dataflow>
<dataflow id="96" from="inputWord_address_V" to="t_V_1" fromId="90" toId="5">
</dataflow>
<dataflow id="97" from="inputWord_count_V" to="t_V" fromId="91" toId="6">
</dataflow>
<dataflow id="98" from="inputWord_rdOrWr_V" to="inputWord_rdOrWr_V_l" fromId="92" toId="7">
</dataflow>
<dataflow id="99" from="memState_load" to="StgValue_8" fromId="4" toId="8">
</dataflow>
<dataflow id="101" from="_ssdm_op_NbReadReq.ap_fifo.i21P" to="tmp" fromId="100" toId="9">
</dataflow>
<dataflow id="102" from="aggregateMemCmd_V" to="tmp" fromId="93" toId="9">
</dataflow>
<dataflow id="104" from="StgValue_103" to="tmp" fromId="103" toId="9">
</dataflow>
<dataflow id="105" from="tmp" to="StgValue_10" fromId="9" toId="10">
</dataflow>
<dataflow id="107" from="_ssdm_op_Read.ap_fifo.volatile.i21P" to="tmp_2" fromId="106" toId="11">
</dataflow>
<dataflow id="108" from="aggregateMemCmd_V" to="tmp_2" fromId="93" toId="11">
</dataflow>
<dataflow id="109" from="tmp_2" to="tmp_3" fromId="11" toId="12">
</dataflow>
<dataflow id="110" from="tmp_3" to="StgValue_13" fromId="12" toId="13">
</dataflow>
<dataflow id="111" from="inputWord_address_V" to="StgValue_13" fromId="90" toId="13">
</dataflow>
<dataflow id="113" from="_ssdm_op_PartSelect.i8.i21.i32.i32" to="tmp_count_V_load_new" fromId="112" toId="14">
</dataflow>
<dataflow id="114" from="tmp_2" to="tmp_count_V_load_new" fromId="11" toId="14">
</dataflow>
<dataflow id="116" from="StgValue_115" to="tmp_count_V_load_new" fromId="115" toId="14">
</dataflow>
<dataflow id="118" from="StgValue_117" to="tmp_count_V_load_new" fromId="117" toId="14">
</dataflow>
<dataflow id="119" from="tmp_count_V_load_new" to="StgValue_15" fromId="14" toId="15">
</dataflow>
<dataflow id="120" from="inputWord_count_V" to="StgValue_15" fromId="91" toId="15">
</dataflow>
<dataflow id="122" from="_ssdm_op_BitSelect.i1.i21.i32" to="tmp_4" fromId="121" toId="16">
</dataflow>
<dataflow id="123" from="tmp_2" to="tmp_4" fromId="11" toId="16">
</dataflow>
<dataflow id="125" from="StgValue_124" to="tmp_4" fromId="124" toId="16">
</dataflow>
<dataflow id="126" from="tmp_4" to="StgValue_17" fromId="16" toId="17">
</dataflow>
<dataflow id="127" from="inputWord_rdOrWr_V" to="StgValue_17" fromId="92" toId="17">
</dataflow>
<dataflow id="129" from="StgValue_128" to="StgValue_18" fromId="128" toId="18">
</dataflow>
<dataflow id="130" from="memState" to="StgValue_18" fromId="89" toId="18">
</dataflow>
<dataflow id="131" from="inputWord_rdOrWr_V_l" to="StgValue_19" fromId="7" toId="19">
</dataflow>
<dataflow id="132" from="t_V_1" to="tmp_6_i" fromId="5" toId="20">
</dataflow>
<dataflow id="133" from="memArray_V" to="memArray_V_addr" fromId="94" toId="21">
</dataflow>
<dataflow id="135" from="StgValue_134" to="memArray_V_addr" fromId="134" toId="21">
</dataflow>
<dataflow id="136" from="tmp_6_i" to="memArray_V_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="137" from="memArray_V_addr" to="tmp_V" fromId="21" toId="22">
</dataflow>
<dataflow id="138" from="t_V" to="tmp_8_i" fromId="6" toId="23">
</dataflow>
<dataflow id="140" from="StgValue_139" to="tmp_8_i" fromId="139" toId="23">
</dataflow>
<dataflow id="141" from="tmp_8_i" to="StgValue_24" fromId="23" toId="24">
</dataflow>
<dataflow id="142" from="t_V" to="tmp_5_i" fromId="6" toId="25">
</dataflow>
<dataflow id="144" from="StgValue_143" to="tmp_5_i" fromId="143" toId="25">
</dataflow>
<dataflow id="145" from="tmp_5_i" to="StgValue_26" fromId="25" toId="26">
</dataflow>
<dataflow id="146" from="inputWord_count_V" to="StgValue_26" fromId="91" toId="26">
</dataflow>
<dataflow id="147" from="t_V_1" to="tmp_7_i" fromId="5" toId="27">
</dataflow>
<dataflow id="149" from="StgValue_148" to="tmp_7_i" fromId="148" toId="27">
</dataflow>
<dataflow id="150" from="tmp_7_i" to="StgValue_28" fromId="27" toId="28">
</dataflow>
<dataflow id="151" from="inputWord_address_V" to="StgValue_28" fromId="90" toId="28">
</dataflow>
<dataflow id="153" from="StgValue_152" to="StgValue_29" fromId="152" toId="29">
</dataflow>
<dataflow id="154" from="memState" to="StgValue_29" fromId="89" toId="29">
</dataflow>
<dataflow id="156" from="_ssdm_op_NbReadReq.axis.i512P" to="tmp_1" fromId="155" toId="30">
</dataflow>
<dataflow id="157" from="wrDataIn_V_V" to="tmp_1" fromId="88" toId="30">
</dataflow>
<dataflow id="158" from="StgValue_103" to="tmp_1" fromId="103" toId="30">
</dataflow>
<dataflow id="159" from="tmp_1" to="StgValue_31" fromId="30" toId="31">
</dataflow>
<dataflow id="160" from="t_V_1" to="tmp_9_i" fromId="5" toId="32">
</dataflow>
<dataflow id="162" from="_ssdm_op_Read.axis.volatile.i512P" to="tmp_V_1" fromId="161" toId="33">
</dataflow>
<dataflow id="163" from="wrDataIn_V_V" to="tmp_V_1" fromId="88" toId="33">
</dataflow>
<dataflow id="164" from="memArray_V" to="memArray_V_addr_1" fromId="94" toId="34">
</dataflow>
<dataflow id="165" from="StgValue_134" to="memArray_V_addr_1" fromId="134" toId="34">
</dataflow>
<dataflow id="166" from="tmp_9_i" to="memArray_V_addr_1" fromId="32" toId="34">
</dataflow>
<dataflow id="167" from="tmp_V_1" to="StgValue_35" fromId="33" toId="35">
</dataflow>
<dataflow id="168" from="memArray_V_addr_1" to="StgValue_35" fromId="34" toId="35">
</dataflow>
<dataflow id="169" from="t_V" to="tmp_i" fromId="6" toId="36">
</dataflow>
<dataflow id="170" from="StgValue_139" to="tmp_i" fromId="139" toId="36">
</dataflow>
<dataflow id="171" from="tmp_i" to="StgValue_37" fromId="36" toId="37">
</dataflow>
<dataflow id="172" from="t_V" to="tmp_3_i" fromId="6" toId="38">
</dataflow>
<dataflow id="173" from="StgValue_143" to="tmp_3_i" fromId="143" toId="38">
</dataflow>
<dataflow id="174" from="tmp_3_i" to="StgValue_39" fromId="38" toId="39">
</dataflow>
<dataflow id="175" from="inputWord_count_V" to="StgValue_39" fromId="91" toId="39">
</dataflow>
<dataflow id="176" from="t_V_1" to="tmp_4_i" fromId="5" toId="40">
</dataflow>
<dataflow id="177" from="StgValue_148" to="tmp_4_i" fromId="148" toId="40">
</dataflow>
<dataflow id="178" from="tmp_4_i" to="StgValue_41" fromId="40" toId="41">
</dataflow>
<dataflow id="179" from="inputWord_address_V" to="StgValue_41" fromId="90" toId="41">
</dataflow>
<dataflow id="180" from="StgValue_152" to="StgValue_42" fromId="152" toId="42">
</dataflow>
<dataflow id="181" from="memState" to="StgValue_42" fromId="89" toId="42">
</dataflow>
<dataflow id="182" from="memArray_V_addr" to="tmp_V" fromId="21" toId="43">
</dataflow>
<dataflow id="184" from="_ssdm_op_Write.axis.volatile.i512P" to="StgValue_44" fromId="183" toId="44">
</dataflow>
<dataflow id="185" from="rdDataOut_V_V" to="StgValue_44" fromId="87" toId="44">
</dataflow>
<dataflow id="186" from="tmp_V" to="StgValue_44" fromId="43" toId="44">
</dataflow>
<dataflow id="187" from="tmp_V_1" to="StgValue_45" fromId="33" toId="45">
</dataflow>
<dataflow id="188" from="memArray_V_addr_1" to="StgValue_45" fromId="34" toId="45">
</dataflow>
<dataflow id="190" from="_ssdm_op_SpecInterface" to="StgValue_46" fromId="189" toId="46">
</dataflow>
<dataflow id="191" from="aggregateMemCmd_V" to="StgValue_46" fromId="93" toId="46">
</dataflow>
<dataflow id="193" from="ap_fifo_str" to="StgValue_46" fromId="192" toId="46">
</dataflow>
<dataflow id="195" from="StgValue_194" to="StgValue_46" fromId="194" toId="46">
</dataflow>
<dataflow id="196" from="StgValue_194" to="StgValue_46" fromId="194" toId="46">
</dataflow>
<dataflow id="198" from="p_str" to="StgValue_46" fromId="197" toId="46">
</dataflow>
<dataflow id="199" from="StgValue_194" to="StgValue_46" fromId="194" toId="46">
</dataflow>
<dataflow id="200" from="StgValue_194" to="StgValue_46" fromId="194" toId="46">
</dataflow>
<dataflow id="201" from="p_str" to="StgValue_46" fromId="197" toId="46">
</dataflow>
<dataflow id="202" from="p_str" to="StgValue_46" fromId="197" toId="46">
</dataflow>
<dataflow id="203" from="p_str" to="StgValue_46" fromId="197" toId="46">
</dataflow>
<dataflow id="205" from="StgValue_204" to="StgValue_46" fromId="204" toId="46">
</dataflow>
<dataflow id="206" from="StgValue_204" to="StgValue_46" fromId="204" toId="46">
</dataflow>
<dataflow id="208" from="StgValue_207" to="StgValue_46" fromId="207" toId="46">
</dataflow>
<dataflow id="209" from="StgValue_207" to="StgValue_46" fromId="207" toId="46">
</dataflow>
<dataflow id="210" from="p_str" to="StgValue_46" fromId="197" toId="46">
</dataflow>
<dataflow id="211" from="p_str" to="StgValue_46" fromId="197" toId="46">
</dataflow>
<dataflow id="212" from="_ssdm_op_SpecInterface" to="StgValue_47" fromId="189" toId="47">
</dataflow>
<dataflow id="213" from="wrDataIn_V_V" to="StgValue_47" fromId="88" toId="47">
</dataflow>
<dataflow id="215" from="p_str2" to="StgValue_47" fromId="214" toId="47">
</dataflow>
<dataflow id="216" from="StgValue_103" to="StgValue_47" fromId="103" toId="47">
</dataflow>
<dataflow id="217" from="StgValue_103" to="StgValue_47" fromId="103" toId="47">
</dataflow>
<dataflow id="219" from="p_str3" to="StgValue_47" fromId="218" toId="47">
</dataflow>
<dataflow id="220" from="StgValue_194" to="StgValue_47" fromId="194" toId="47">
</dataflow>
<dataflow id="221" from="StgValue_194" to="StgValue_47" fromId="194" toId="47">
</dataflow>
<dataflow id="222" from="p_str" to="StgValue_47" fromId="197" toId="47">
</dataflow>
<dataflow id="223" from="p_str" to="StgValue_47" fromId="197" toId="47">
</dataflow>
<dataflow id="224" from="p_str" to="StgValue_47" fromId="197" toId="47">
</dataflow>
<dataflow id="225" from="StgValue_194" to="StgValue_47" fromId="194" toId="47">
</dataflow>
<dataflow id="226" from="StgValue_194" to="StgValue_47" fromId="194" toId="47">
</dataflow>
<dataflow id="227" from="StgValue_194" to="StgValue_47" fromId="194" toId="47">
</dataflow>
<dataflow id="228" from="StgValue_194" to="StgValue_47" fromId="194" toId="47">
</dataflow>
<dataflow id="229" from="p_str" to="StgValue_47" fromId="197" toId="47">
</dataflow>
<dataflow id="230" from="p_str" to="StgValue_47" fromId="197" toId="47">
</dataflow>
<dataflow id="231" from="_ssdm_op_SpecInterface" to="StgValue_48" fromId="189" toId="48">
</dataflow>
<dataflow id="232" from="rdDataOut_V_V" to="StgValue_48" fromId="87" toId="48">
</dataflow>
<dataflow id="233" from="p_str2" to="StgValue_48" fromId="214" toId="48">
</dataflow>
<dataflow id="234" from="StgValue_103" to="StgValue_48" fromId="103" toId="48">
</dataflow>
<dataflow id="235" from="StgValue_103" to="StgValue_48" fromId="103" toId="48">
</dataflow>
<dataflow id="236" from="p_str3" to="StgValue_48" fromId="218" toId="48">
</dataflow>
<dataflow id="237" from="StgValue_194" to="StgValue_48" fromId="194" toId="48">
</dataflow>
<dataflow id="238" from="StgValue_194" to="StgValue_48" fromId="194" toId="48">
</dataflow>
<dataflow id="239" from="p_str" to="StgValue_48" fromId="197" toId="48">
</dataflow>
<dataflow id="240" from="p_str" to="StgValue_48" fromId="197" toId="48">
</dataflow>
<dataflow id="241" from="p_str" to="StgValue_48" fromId="197" toId="48">
</dataflow>
<dataflow id="242" from="StgValue_194" to="StgValue_48" fromId="194" toId="48">
</dataflow>
<dataflow id="243" from="StgValue_194" to="StgValue_48" fromId="194" toId="48">
</dataflow>
<dataflow id="244" from="StgValue_194" to="StgValue_48" fromId="194" toId="48">
</dataflow>
<dataflow id="245" from="StgValue_194" to="StgValue_48" fromId="194" toId="48">
</dataflow>
<dataflow id="246" from="p_str" to="StgValue_48" fromId="197" toId="48">
</dataflow>
<dataflow id="247" from="p_str" to="StgValue_48" fromId="197" toId="48">
</dataflow>
<dataflow id="249" from="_ssdm_op_SpecPipeline" to="StgValue_49" fromId="248" toId="49">
</dataflow>
<dataflow id="250" from="StgValue_103" to="StgValue_49" fromId="103" toId="49">
</dataflow>
<dataflow id="251" from="StgValue_204" to="StgValue_49" fromId="204" toId="49">
</dataflow>
<dataflow id="252" from="StgValue_103" to="StgValue_49" fromId="103" toId="49">
</dataflow>
<dataflow id="253" from="StgValue_194" to="StgValue_49" fromId="194" toId="49">
</dataflow>
<dataflow id="254" from="p_str" to="StgValue_49" fromId="197" toId="49">
</dataflow>
<dataflow id="256" from="_ssdm_op_SpecLatency" to="StgValue_50" fromId="255" toId="50">
</dataflow>
<dataflow id="257" from="StgValue_103" to="StgValue_50" fromId="103" toId="50">
</dataflow>
<dataflow id="258" from="StgValue_204" to="StgValue_50" fromId="204" toId="50">
</dataflow>
<dataflow id="259" from="p_str" to="StgValue_50" fromId="197" toId="50">
</dataflow>
<dataflow id="260" from="_ssdm_op_Write.axis.volatile.i512P" to="StgValue_53" fromId="183" toId="53">
</dataflow>
<dataflow id="261" from="rdDataOut_V_V" to="StgValue_53" fromId="87" toId="53">
</dataflow>
<dataflow id="262" from="tmp_V" to="StgValue_53" fromId="43" toId="53">
</dataflow>
<dataflow id="263" from="memState_load" to="StgValue_1" fromId="4" toId="1">
</dataflow>
<dataflow id="264" from="tmp" to="StgValue_1" fromId="9" toId="1">
</dataflow>
<dataflow id="265" from="inputWord_rdOrWr_V_l" to="StgValue_1" fromId="7" toId="1">
</dataflow>
<dataflow id="266" from="tmp_8_i" to="StgValue_1" fromId="23" toId="1">
</dataflow>
<dataflow id="267" from="tmp_1" to="StgValue_1" fromId="30" toId="1">
</dataflow>
<dataflow id="268" from="tmp_i" to="StgValue_1" fromId="36" toId="1">
</dataflow>
<dataflow id="269" from="memState_load" to="StgValue_2" fromId="4" toId="2">
</dataflow>
<dataflow id="270" from="inputWord_rdOrWr_V_l" to="StgValue_2" fromId="7" toId="2">
</dataflow>
<dataflow id="271" from="tmp_1" to="StgValue_2" fromId="30" toId="2">
</dataflow>
<dataflow id="272" from="memState_load" to="StgValue_3" fromId="4" toId="3">
</dataflow>
<dataflow id="273" from="tmp" to="StgValue_3" fromId="9" toId="3">
</dataflow>
<dataflow id="274" from="inputWord_rdOrWr_V_l" to="StgValue_3" fromId="7" toId="3">
</dataflow>
<dataflow id="275" from="tmp_8_i" to="StgValue_3" fromId="23" toId="3">
</dataflow>
<dataflow id="276" from="tmp_1" to="StgValue_3" fromId="30" toId="3">
</dataflow>
<dataflow id="277" from="tmp_i" to="StgValue_3" fromId="36" toId="3">
</dataflow>
</dataflows>


</stg>
