$ Start of Compile
#Wed Jun 26 15:30:34 2013

Synopsys VHDL Compiler, version comp550rcp1, Build 047R, built Apr 29 2011
@N|Running in 64-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\Program Files\Lattice\diamond\1.3\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\PROJ\jAER\trunk\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 26 15:30:34 2013

###########################################################]
$ Start of Compile
#Thu Jun 27 10:43:12 2013

Synopsys VHDL Compiler, version comp550rcp1, Build 047R, built Apr 29 2011
@N|Running in 64-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\Program Files\Lattice\diamond\1.3\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\PROJ\jAER\trunk\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jun 27 10:43:13 2013

###########################################################]
$ Start of Compile
#Thu Jun 27 16:39:24 2013

Synopsys VHDL Compiler, version comp550rcp1, Build 047R, built Apr 29 2011
@N|Running in 64-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\Program Files\Lattice\diamond\1.3\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\PROJ\jAER\trunk\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
@E: CD191 :"C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/ADCStateMachine_gs.vhd":209:2:209:3|Expecting | to separate choices or => to end choices
1 error parsing file C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/ADCStateMachine_gs.vhd
@END
1 error parsing file C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/AERfifo.vhd
@END
1 error parsing file C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/clockgen.vhd
@END
1 error parsing file C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/USBAER_top_level.vhd
@END
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jun 27 16:39:24 2013

###########################################################]
$ Start of Compile
#Thu Jun 27 16:40:31 2013

Synopsys VHDL Compiler, version comp550rcp1, Build 047R, built Apr 29 2011
@N|Running in 64-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\Program Files\Lattice\diamond\1.3\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\PROJ\jAER\trunk\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
@E: CD191 :"C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/ADCStateMachine_gs.vhd":209:2:209:3|Expecting | to separate choices or => to end choices
1 error parsing file C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/ADCStateMachine_gs.vhd
@END
1 error parsing file C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/AERfifo.vhd
@END
1 error parsing file C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/clockgen.vhd
@END
1 error parsing file C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/USBAER_top_level.vhd
@END
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jun 27 16:40:31 2013

###########################################################]
$ Start of Compile
#Thu Jun 27 16:41:08 2013

Synopsys VHDL Compiler, version comp550rcp1, Build 047R, built Apr 29 2011
@N|Running in 64-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\Program Files\Lattice\diamond\1.3\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\PROJ\jAER\trunk\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
@E: CD191 :"C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/ADCStateMachine_gs.vhd":219:2:219:12|Expecting | to separate choices or => to end choices
1 error parsing file C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/ADCStateMachine_gs.vhd
@END
1 error parsing file C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/AERfifo.vhd
@END
1 error parsing file C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/clockgen.vhd
@END
1 error parsing file C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/USBAER_top_level.vhd
@END
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jun 27 16:41:09 2013

###########################################################]
$ Start of Compile
#Thu Jun 27 16:41:25 2013

Synopsys VHDL Compiler, version comp550rcp1, Build 047R, built Apr 29 2011
@N|Running in 64-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\Program Files\Lattice\diamond\1.3\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\PROJ\jAER\trunk\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jun 27 16:41:25 2013

###########################################################]
$ Start of Compile
#Fri Jun 28 10:18:12 2013

Synopsys VHDL Compiler, version comp550rcp1, Build 047R, built Apr 29 2011
@N|Running in 64-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\Program Files\Lattice\diamond\1.3\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\PROJ\jAER\trunk\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jun 28 10:18:12 2013

###########################################################]
$ Start of Compile
#Fri Jun 28 11:01:35 2013

Synopsys VHDL Compiler, version comp550rcp1, Build 047R, built Apr 29 2011
@N|Running in 64-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\Program Files\Lattice\diamond\1.3\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\PROJ\jAER\trunk\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jun 28 11:01:36 2013

###########################################################]
$ Start of Compile
#Fri Jun 28 11:44:19 2013

Synopsys VHDL Compiler, version comp550rcp1, Build 047R, built Apr 29 2011
@N|Running in 64-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\Program Files\Lattice\diamond\1.3\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\PROJ\jAER\trunk\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jun 28 11:44:19 2013

###########################################################]
$ Start of Compile
#Fri Jun 28 12:09:38 2013

Synopsys VHDL Compiler, version comp550rcp1, Build 047R, built Apr 29 2011
@N|Running in 64-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\Program Files\Lattice\diamond\1.3\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\PROJ\jAER\trunk\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jun 28 12:09:38 2013

###########################################################]
$ Start of Compile
#Tue Jul 02 11:59:48 2013

Synopsys VHDL Compiler, version comp550rcp1, Build 047R, built Apr 29 2011
@N|Running in 64-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\Program Files\Lattice\diamond\1.3\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\PROJ\jAER\trunk\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 02 11:59:48 2013

###########################################################]
$ Start of Compile
#Tue Jul 02 19:50:54 2013

Synopsys VHDL Compiler, version comp550rcp1, Build 047R, built Apr 29 2011
@N|Running in 64-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\Program Files\Lattice\diamond\1.3\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\PROJ\jAER\trunk\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 02 19:50:55 2013

###########################################################]
$ Start of Compile
#Tue Jul 02 20:28:59 2013

Synopsys VHDL Compiler, version comp550rcp1, Build 047R, built Apr 29 2011
@N|Running in 64-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\Program Files\Lattice\diamond\1.3\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\PROJ\jAER\trunk\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 02 20:28:59 2013

###########################################################]
$ Start of Compile
#Tue Jul 02 20:32:05 2013

Synopsys VHDL Compiler, version comp550rcp1, Build 047R, built Apr 29 2011
@N|Running in 64-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\Program Files\Lattice\diamond\1.3\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\PROJ\jAER\trunk\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 02 20:32:05 2013

###########################################################]
$ Start of Compile
#Wed Jul 03 11:23:17 2013

Synopsys VHDL Compiler, version comp550rcp1, Build 047R, built Apr 29 2011
@N|Running in 64-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\Program Files\Lattice\diamond\1.3\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\PROJ\jAER\trunk\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 03 11:23:17 2013

###########################################################]
$ Start of Compile
#Wed Jul 03 11:35:13 2013

Synopsys VHDL Compiler, version comp550rcp1, Build 047R, built Apr 29 2011
@N|Running in 64-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\Program Files\Lattice\diamond\1.3\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\PROJ\jAER\trunk\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 03 11:35:13 2013

###########################################################]
$ Start of Compile
#Thu Jul 18 14:35:28 2013

Synopsys VHDL Compiler, version comp550rcp1, Build 047R, built Apr 29 2011
@N|Running in 64-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\Program Files\Lattice\diamond\1.3\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\PROJ\jAER\trunk\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jul 18 14:35:28 2013

###########################################################]
$ Start of Compile
#Thu Jul 18 16:56:09 2013

Synopsys VHDL Compiler, version comp550rcp1, Build 047R, built Apr 29 2011
@N|Running in 64-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\Program Files\Lattice\diamond\1.3\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\PROJ\jAER\trunk\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jul 18 16:56:09 2013

###########################################################]
$ Start of Compile
#Thu Jul 18 17:11:59 2013

Synopsys VHDL Compiler, version comp550rcp1, Build 047R, built Apr 29 2011
@N|Running in 64-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\Program Files\Lattice\diamond\1.3\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\PROJ\jAER\trunk\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jul 18 17:11:59 2013

###########################################################]
$ Start of Compile
#Thu Jul 18 17:34:09 2013

Synopsys VHDL Compiler, version comp550rcp1, Build 047R, built Apr 29 2011
@N|Running in 64-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\Program Files\Lattice\diamond\1.3\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\PROJ\jAER\trunk\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jul 18 17:34:09 2013

###########################################################]
$ Start of Compile
#Thu Jul 18 17:35:19 2013

Synopsys VHDL Compiler, version comp550rcp1, Build 047R, built Apr 29 2011
@N|Running in 64-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\Program Files\Lattice\diamond\1.3\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\PROJ\jAER\trunk\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jul 18 17:35:19 2013

###########################################################]
$ Start of Compile
#Thu Jul 18 17:58:45 2013

Synopsys VHDL Compiler, version comp550rcp1, Build 047R, built Apr 29 2011
@N|Running in 64-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\Program Files\Lattice\diamond\1.3\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\PROJ\jAER\trunk\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
@E: CD251 :"C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/ADCStateMachine.vhd":178:21:178:21|The comparison operator in VHDL is a single '='
@E: CD251 :"C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/ADCStateMachine.vhd":227:24:227:24|The comparison operator in VHDL is a single '='
2 errors parsing file C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/ADCStateMachine.vhd
@END
2 errors parsing file C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/AERfifo.vhd
@END
2 errors parsing file C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/clockgen.vhd
@END
2 errors parsing file C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/USBAER_top_level.vhd
@END
2 errors parsing file C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/ADCStateMachine_tb.vhd
@END
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jul 18 17:58:45 2013

###########################################################]
$ Start of Compile
#Thu Jul 18 17:59:07 2013

Synopsys VHDL Compiler, version comp550rcp1, Build 047R, built Apr 29 2011
@N|Running in 64-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\Program Files\Lattice\diamond\1.3\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\PROJ\jAER\trunk\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jul 18 17:59:07 2013

###########################################################]
$ Start of Compile
#Thu Jul 18 18:45:15 2013

Synopsys VHDL Compiler, version comp550rcp1, Build 047R, built Apr 29 2011
@N|Running in 64-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\Program Files\Lattice\diamond\1.3\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\PROJ\jAER\trunk\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jul 18 18:45:15 2013

###########################################################]
$ Start of Compile
#Thu Jul 18 19:37:49 2013

Synopsys VHDL Compiler, version comp550rcp1, Build 047R, built Apr 29 2011
@N|Running in 64-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\Program Files\Lattice\diamond\1.3\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\PROJ\jAER\trunk\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
@E: CD255 :"C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/ADCStateMachine.vhd":377:16:377:17|No identifier "countcoldp" in scope
1 error parsing file C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/ADCStateMachine.vhd
@END
1 error parsing file C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/AERfifo.vhd
@END
1 error parsing file C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/clockgen.vhd
@END
1 error parsing file C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/USBAER_top_level.vhd
@END
1 error parsing file C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/ADCStateMachine_tb.vhd
@END
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jul 18 19:37:50 2013

###########################################################]
$ Start of Compile
#Thu Jul 18 19:37:58 2013

Synopsys VHDL Compiler, version comp550rcp1, Build 047R, built Apr 29 2011
@N|Running in 64-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\Program Files\Lattice\diamond\1.3\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\PROJ\jAER\trunk\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
@E: CD255 :"C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/ADCStateMachine.vhd":377:16:377:17|No identifier "countcoldp" in scope
1 error parsing file C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/ADCStateMachine.vhd
@END
1 error parsing file C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/AERfifo.vhd
@END
1 error parsing file C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/clockgen.vhd
@END
1 error parsing file C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/USBAER_top_level.vhd
@END
1 error parsing file C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/ADCStateMachine_tb.vhd
@END
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jul 18 19:37:58 2013

###########################################################]
$ Start of Compile
#Thu Jul 18 19:38:18 2013

Synopsys VHDL Compiler, version comp550rcp1, Build 047R, built Apr 29 2011
@N|Running in 64-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\Program Files\Lattice\diamond\1.3\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\PROJ\jAER\trunk\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jul 18 19:38:18 2013

###########################################################]
$ Start of Compile
#Thu Jul 18 19:43:01 2013

Synopsys VHDL Compiler, version comp550rcp1, Build 047R, built Apr 29 2011
@N|Running in 64-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\Program Files\Lattice\diamond\1.3\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\PROJ\jAER\trunk\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jul 18 19:43:01 2013

###########################################################]
$ Start of Compile
#Thu Jul 18 19:51:39 2013

Synopsys VHDL Compiler, version comp550rcp1, Build 047R, built Apr 29 2011
@N|Running in 64-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\Program Files\Lattice\diamond\1.3\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\PROJ\jAER\trunk\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jul 18 19:51:39 2013

###########################################################]
$ Start of Compile
#Thu Jul 18 19:55:51 2013

Synopsys VHDL Compiler, version comp550rcp1, Build 047R, built Apr 29 2011
@N|Running in 64-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\Program Files\Lattice\diamond\1.3\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\PROJ\jAER\trunk\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jul 18 19:55:51 2013

###########################################################]
$ Start of Compile
#Thu Jul 18 19:56:31 2013

Synopsys VHDL Compiler, version comp550rcp1, Build 047R, built Apr 29 2011
@N|Running in 64-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\Program Files\Lattice\diamond\1.3\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\PROJ\jAER\trunk\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jul 18 19:56:31 2013

###########################################################]
$ Start of Compile
#Thu Jul 18 20:05:27 2013

Synopsys VHDL Compiler, version comp550rcp1, Build 047R, built Apr 29 2011
@N|Running in 64-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\Program Files\Lattice\diamond\1.3\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\PROJ\jAER\trunk\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jul 18 20:05:27 2013

###########################################################]
$ Start of Compile
#Thu Jul 18 21:01:40 2013

Synopsys VHDL Compiler, version comp550rcp1, Build 047R, built Apr 29 2011
@N|Running in 64-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\Program Files\Lattice\diamond\1.3\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\PROJ\jAER\trunk\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jul 18 21:01:40 2013

###########################################################]
$ Start of Compile
#Thu Jul 25 19:14:21 2013

Synopsys VHDL Compiler, version comp550rcp1, Build 047R, built Apr 29 2011
@N|Running in 64-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\Program Files\Lattice\diamond\1.3\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\PROJ\jAER\trunk\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jul 25 19:14:22 2013

###########################################################]
$ Start of Compile
#Thu Jul 25 19:21:17 2013

Synopsys VHDL Compiler, version comp550rcp1, Build 047R, built Apr 29 2011
@N|Running in 64-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\Program Files\Lattice\diamond\1.3\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\PROJ\jAER\trunk\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jul 25 19:21:17 2013

###########################################################]
$ Start of Compile
#Thu Jul 25 19:45:35 2013

Synopsys VHDL Compiler, version comp550rcp1, Build 047R, built Apr 29 2011
@N|Running in 64-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\Program Files\Lattice\diamond\1.3\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\PROJ\jAER\trunk\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
@E: CD255 :"C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/ADCStateMachine.vhd":117:72:117:72|No identifier "testpixelxei" in scope
1 error parsing file C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/ADCStateMachine.vhd
@END
1 error parsing file C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/AERfifo.vhd
@END
1 error parsing file C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/clockgen.vhd
@END
1 error parsing file C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/USBAER_top_level.vhd
@END
1 error parsing file C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/ADCStateMachine_tb.vhd
@END
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jul 25 19:45:35 2013

###########################################################]
$ Start of Compile
#Thu Jul 25 19:46:54 2013

Synopsys VHDL Compiler, version comp550rcp1, Build 047R, built Apr 29 2011
@N|Running in 64-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\Program Files\Lattice\diamond\1.3\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\PROJ\jAER\trunk\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
@E: CD255 :"C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/ADCStateMachine.vhd":129:137:129:137|No identifier "testpixelxei" in scope
1 error parsing file C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/ADCStateMachine.vhd
@END
1 error parsing file C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/AERfifo.vhd
@END
1 error parsing file C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/clockgen.vhd
@END
1 error parsing file C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/USBAER_top_level.vhd
@END
1 error parsing file C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/ADCStateMachine_tb.vhd
@END
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jul 25 19:46:54 2013

###########################################################]
$ Start of Compile
#Thu Jul 25 19:47:13 2013

Synopsys VHDL Compiler, version comp550rcp1, Build 047R, built Apr 29 2011
@N|Running in 64-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\Program Files\Lattice\diamond\1.3\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\PROJ\jAER\trunk\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jul 25 19:47:13 2013

###########################################################]
$ Start of Compile
#Thu Jul 25 19:47:44 2013

Synopsys VHDL Compiler, version comp550rcp1, Build 047R, built Apr 29 2011
@N|Running in 64-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\Program Files\Lattice\diamond\1.3\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\PROJ\jAER\trunk\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jul 25 19:47:44 2013

###########################################################]
$ Start of Compile
#Thu Jul 25 19:48:07 2013

Synopsys VHDL Compiler, version comp550rcp1, Build 047R, built Apr 29 2011
@N|Running in 64-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\Program Files\Lattice\diamond\1.3\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\PROJ\jAER\trunk\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jul 25 19:48:08 2013

###########################################################]
$ Start of Compile
#Thu Jul 25 20:01:52 2013

Synopsys VHDL Compiler, version comp550rcp1, Build 047R, built Apr 29 2011
@N|Running in 64-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\Program Files\Lattice\diamond\1.3\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\PROJ\jAER\trunk\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
@E: CD200 :"C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/ADCStateMachine.vhd":148:3:148:13|Misspelled variable, signal or procedure name?
1 error parsing file C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/ADCStateMachine.vhd
@END
1 error parsing file C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/AERfifo.vhd
@END
1 error parsing file C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/clockgen.vhd
@END
1 error parsing file C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/sourcecode/USBAER_top_level.vhd
@END
1 error parsing file C:/PROJ/jAER/trunk/deviceFirmwarePCBLayout/LatticeMachXO/SBret20/ADCStateMachine_tb.vhd
@END
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jul 25 20:01:52 2013

###########################################################]
$ Start of Compile
#Thu Jul 25 20:02:27 2013

Synopsys VHDL Compiler, version comp550rcp1, Build 047R, built Apr 29 2011
@N|Running in 64-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\Program Files\Lattice\diamond\1.3\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\PROJ\jAER\trunk\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jul 25 20:02:27 2013

###########################################################]
$ Start of Compile
#Thu Aug 29 14:23:08 2013

Synopsys VHDL Compiler, version comp550rcp1, Build 047R, built Apr 29 2011
@N|Running in 64-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\Program Files\Lattice\diamond\1.3\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\PROJ\jAER\trunk\deviceFirmwarePCBLayout\LatticeMachXO\SBret20\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Aug 29 14:23:09 2013

###########################################################]
