$date
	Tue Aug 21 17:08:55 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module demux_tb $end
$var wire 4 ! out [3:0] $end
$var reg 1 " data $end
$var reg 1 # enable $end
$var reg 2 $ sel [1:0] $end
$scope module dut $end
$var wire 1 " data $end
$var wire 1 # enable $end
$var wire 2 % sel [1:0] $end
$var reg 4 & out [3:0] $end
$var integer 32 ' k [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 '
b0 &
b0 %
b0 $
0#
0"
b0 !
$end
#10
b100 '
b1 $
b1 %
#20
b100 '
b10 $
b10 %
#30
b100 '
b11 $
b11 %
#40
b100 '
b0 $
b0 %
1"
#50
b100 '
b1 $
b1 %
#60
b100 '
b10 $
b10 %
#70
b100 '
b11 $
b11 %
#80
b100 '
b0 $
b0 %
0"
1#
#90
b100 '
b1 $
b1 %
#100
b100 '
b10 $
b10 %
#110
b100 '
b11 $
b11 %
#120
b1 !
b1 &
b100 '
b0 $
b0 %
1"
#130
b10 !
b10 &
b100 '
b1 $
b1 %
#140
b100 !
b100 &
b100 '
b10 $
b10 %
#150
b1000 !
b1000 &
b100 '
b11 $
b11 %
#160
