#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x207bd10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x207bb20 .scope module, "tb" "tb" 3 122;
 .timescale -12 -12;
L_0x207ea20 .functor NOT 1, L_0x20f47d0, C4<0>, C4<0>, C4<0>;
L_0x20f4650 .functor XOR 12, L_0x20f4510, L_0x20f45b0, C4<000000000000>, C4<000000000000>;
L_0x20f4760 .functor XOR 12, L_0x20f4650, L_0x20f46c0, C4<000000000000>, C4<000000000000>;
v0x20edfa0_0 .net *"_ivl_10", 11 0, L_0x20f46c0;  1 drivers
v0x20ee0a0_0 .net *"_ivl_12", 11 0, L_0x20f4760;  1 drivers
v0x20ee180_0 .net *"_ivl_2", 11 0, L_0x20f4470;  1 drivers
v0x20ee240_0 .net *"_ivl_4", 11 0, L_0x20f4510;  1 drivers
v0x20ee320_0 .net *"_ivl_6", 11 0, L_0x20f45b0;  1 drivers
v0x20ee450_0 .net *"_ivl_8", 11 0, L_0x20f4650;  1 drivers
v0x20ee530_0 .var "clk", 0 0;
v0x20ee5d0_0 .net "in", 0 0, v0x20eae80_0;  1 drivers
v0x20ee670_0 .net "next_state_dut", 9 0, L_0x20f3890;  1 drivers
v0x20ee710_0 .net "next_state_ref", 9 0, L_0x20f15b0;  1 drivers
v0x20ee820_0 .net "out1_dut", 0 0, L_0x20f34c0;  1 drivers
v0x20ee8c0_0 .net "out1_ref", 0 0, L_0x2081870;  1 drivers
v0x20ee960_0 .net "out2_dut", 0 0, L_0x20f4270;  1 drivers
v0x20eea00_0 .net "out2_ref", 0 0, L_0x2082710;  1 drivers
v0x20eead0_0 .net "state", 9 0, v0x20eb1b0_0;  1 drivers
v0x20eeb70_0 .var/2u "stats1", 287 0;
v0x20eec10_0 .var/2u "strobe", 0 0;
v0x20eecb0_0 .net "tb_match", 0 0, L_0x20f47d0;  1 drivers
v0x20eed80_0 .net "tb_mismatch", 0 0, L_0x207ea20;  1 drivers
v0x20eee20_0 .net "wavedrom_enable", 0 0, v0x20eb3f0_0;  1 drivers
v0x20eeef0_0 .net "wavedrom_title", 511 0, v0x20eb4b0_0;  1 drivers
L_0x20f4470 .concat [ 1 1 10 0], L_0x2082710, L_0x2081870, L_0x20f15b0;
L_0x20f4510 .concat [ 1 1 10 0], L_0x2082710, L_0x2081870, L_0x20f15b0;
L_0x20f45b0 .concat [ 1 1 10 0], L_0x20f4270, L_0x20f34c0, L_0x20f3890;
L_0x20f46c0 .concat [ 1 1 10 0], L_0x2082710, L_0x2081870, L_0x20f15b0;
L_0x20f47d0 .cmp/eeq 12, L_0x20f4470, L_0x20f4760;
S_0x207e590 .scope module, "good1" "reference_module" 3 171, 3 4 0, S_0x207bb20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 10 "state";
    .port_info 2 /OUTPUT 10 "next_state";
    .port_info 3 /OUTPUT 1 "out1";
    .port_info 4 /OUTPUT 1 "out2";
L_0x2081870 .functor OR 1, L_0x20ef040, L_0x20ef0e0, C4<0>, C4<0>;
L_0x2082710 .functor OR 1, L_0x20ef270, L_0x20ef310, C4<0>, C4<0>;
L_0x2082e60 .functor OR 1, L_0x20ef7f0, L_0x20ef890, C4<0>, C4<0>;
L_0x207f870 .functor OR 1, L_0x2082e60, L_0x20efa20, C4<0>, C4<0>;
L_0x209d620 .functor OR 1, L_0x207f870, L_0x20efb90, C4<0>, C4<0>;
L_0x20c2d30 .functor AND 1, L_0x20ef4d0, L_0x209d620, C4<1>, C4<1>;
L_0x20eff70 .functor OR 1, L_0x20efdc0, L_0x20efe60, C4<0>, C4<0>;
L_0x20f0120 .functor OR 1, L_0x20eff70, L_0x20f0080, C4<0>, C4<0>;
L_0x20f0280 .functor AND 1, v0x20eae80_0, L_0x20f0120, C4<1>, C4<1>;
L_0x20eff00 .functor AND 1, v0x20eae80_0, L_0x20f0340, C4<1>, C4<1>;
L_0x20f07c0 .functor AND 1, v0x20eae80_0, L_0x20f0510, C4<1>, C4<1>;
L_0x20f0960 .functor AND 1, v0x20eae80_0, L_0x20f0830, C4<1>, C4<1>;
L_0x20f0b30 .functor AND 1, v0x20eae80_0, L_0x20f0a90, C4<1>, C4<1>;
L_0x20f0d60 .functor AND 1, v0x20eae80_0, L_0x20f0c20, C4<1>, C4<1>;
L_0x20f0a20 .functor OR 1, L_0x20f0ed0, L_0x20f0f70, C4<0>, C4<0>;
L_0x20f11c0 .functor AND 1, v0x20eae80_0, L_0x20f0a20, C4<1>, C4<1>;
L_0x20f1470 .functor AND 1, L_0x20f0cc0, L_0x20f1310, C4<1>, C4<1>;
L_0x20f1b30 .functor AND 1, L_0x20f1920, L_0x20f1a90, C4<1>, C4<1>;
v0x2081a20_0 .net *"_ivl_1", 0 0, L_0x20ef040;  1 drivers
v0x2082820_0 .net *"_ivl_100", 0 0, L_0x20f1920;  1 drivers
v0x20828c0_0 .net *"_ivl_102", 0 0, L_0x20f1a90;  1 drivers
v0x20830d0_0 .net *"_ivl_104", 0 0, L_0x20f1b30;  1 drivers
v0x2083170_0 .net *"_ivl_15", 0 0, L_0x20ef4d0;  1 drivers
v0x207f9c0_0 .net *"_ivl_17", 4 0, L_0x20ef600;  1 drivers
v0x207fa60_0 .net *"_ivl_19", 0 0, L_0x20ef7f0;  1 drivers
v0x20e7980_0 .net *"_ivl_21", 0 0, L_0x20ef890;  1 drivers
v0x20e7a60_0 .net *"_ivl_22", 0 0, L_0x2082e60;  1 drivers
v0x20e7b40_0 .net *"_ivl_25", 0 0, L_0x20efa20;  1 drivers
v0x20e7c20_0 .net *"_ivl_26", 0 0, L_0x207f870;  1 drivers
v0x20e7d00_0 .net *"_ivl_29", 0 0, L_0x20efb90;  1 drivers
v0x20e7de0_0 .net *"_ivl_3", 0 0, L_0x20ef0e0;  1 drivers
v0x20e7ec0_0 .net *"_ivl_30", 0 0, L_0x209d620;  1 drivers
v0x20e7fa0_0 .net *"_ivl_33", 0 0, L_0x20c2d30;  1 drivers
v0x20e8060_0 .net *"_ivl_37", 0 0, L_0x20efdc0;  1 drivers
v0x20e8140_0 .net *"_ivl_39", 0 0, L_0x20efe60;  1 drivers
v0x20e8220_0 .net *"_ivl_40", 0 0, L_0x20eff70;  1 drivers
v0x20e8300_0 .net *"_ivl_43", 0 0, L_0x20f0080;  1 drivers
v0x20e83e0_0 .net *"_ivl_44", 0 0, L_0x20f0120;  1 drivers
v0x20e84c0_0 .net *"_ivl_47", 0 0, L_0x20f0280;  1 drivers
v0x20e8580_0 .net *"_ivl_51", 0 0, L_0x20f0340;  1 drivers
v0x20e8660_0 .net *"_ivl_53", 0 0, L_0x20eff00;  1 drivers
v0x20e8720_0 .net *"_ivl_57", 0 0, L_0x20f0510;  1 drivers
v0x20e8800_0 .net *"_ivl_59", 0 0, L_0x20f07c0;  1 drivers
v0x20e88c0_0 .net *"_ivl_63", 0 0, L_0x20f0830;  1 drivers
v0x20e89a0_0 .net *"_ivl_65", 0 0, L_0x20f0960;  1 drivers
v0x20e8a60_0 .net *"_ivl_69", 0 0, L_0x20f0a90;  1 drivers
v0x20e8b40_0 .net *"_ivl_7", 0 0, L_0x20ef270;  1 drivers
v0x20e8c20_0 .net *"_ivl_71", 0 0, L_0x20f0b30;  1 drivers
v0x20e8ce0_0 .net *"_ivl_75", 0 0, L_0x20f0c20;  1 drivers
v0x20e8dc0_0 .net *"_ivl_77", 0 0, L_0x20f0d60;  1 drivers
v0x20e8e80_0 .net *"_ivl_81", 0 0, L_0x20f0ed0;  1 drivers
v0x20e9170_0 .net *"_ivl_83", 0 0, L_0x20f0f70;  1 drivers
v0x20e9250_0 .net *"_ivl_84", 0 0, L_0x20f0a20;  1 drivers
v0x20e9330_0 .net *"_ivl_87", 0 0, L_0x20f11c0;  1 drivers
v0x20e93f0_0 .net *"_ivl_9", 0 0, L_0x20ef310;  1 drivers
v0x20e94d0_0 .net *"_ivl_91", 0 0, L_0x20f0cc0;  1 drivers
v0x20e9590_0 .net *"_ivl_93", 0 0, L_0x20f1310;  1 drivers
v0x20e9670_0 .net *"_ivl_95", 0 0, L_0x20f1470;  1 drivers
v0x20e9730_0 .net "in", 0 0, v0x20eae80_0;  alias, 1 drivers
v0x20e97f0_0 .net "next_state", 9 0, L_0x20f15b0;  alias, 1 drivers
v0x20e98d0_0 .net "out1", 0 0, L_0x2081870;  alias, 1 drivers
v0x20e9990_0 .net "out2", 0 0, L_0x2082710;  alias, 1 drivers
v0x20e9a50_0 .net "state", 9 0, v0x20eb1b0_0;  alias, 1 drivers
L_0x20ef040 .part v0x20eb1b0_0, 8, 1;
L_0x20ef0e0 .part v0x20eb1b0_0, 9, 1;
L_0x20ef270 .part v0x20eb1b0_0, 7, 1;
L_0x20ef310 .part v0x20eb1b0_0, 9, 1;
L_0x20ef4d0 .reduce/nor v0x20eae80_0;
L_0x20ef600 .part v0x20eb1b0_0, 0, 5;
L_0x20ef7f0 .reduce/or L_0x20ef600;
L_0x20ef890 .part v0x20eb1b0_0, 7, 1;
L_0x20efa20 .part v0x20eb1b0_0, 8, 1;
L_0x20efb90 .part v0x20eb1b0_0, 9, 1;
L_0x20efdc0 .part v0x20eb1b0_0, 0, 1;
L_0x20efe60 .part v0x20eb1b0_0, 8, 1;
L_0x20f0080 .part v0x20eb1b0_0, 9, 1;
L_0x20f0340 .part v0x20eb1b0_0, 1, 1;
L_0x20f0510 .part v0x20eb1b0_0, 2, 1;
L_0x20f0830 .part v0x20eb1b0_0, 3, 1;
L_0x20f0a90 .part v0x20eb1b0_0, 4, 1;
L_0x20f0c20 .part v0x20eb1b0_0, 5, 1;
L_0x20f0ed0 .part v0x20eb1b0_0, 6, 1;
L_0x20f0f70 .part v0x20eb1b0_0, 7, 1;
L_0x20f0cc0 .reduce/nor v0x20eae80_0;
L_0x20f1310 .part v0x20eb1b0_0, 5, 1;
LS_0x20f15b0_0_0 .concat8 [ 1 1 1 1], L_0x20c2d30, L_0x20f0280, L_0x20eff00, L_0x20f07c0;
LS_0x20f15b0_0_4 .concat8 [ 1 1 1 1], L_0x20f0960, L_0x20f0b30, L_0x20f0d60, L_0x20f11c0;
LS_0x20f15b0_0_8 .concat8 [ 1 1 0 0], L_0x20f1470, L_0x20f1b30;
L_0x20f15b0 .concat8 [ 4 4 2 0], LS_0x20f15b0_0_0, LS_0x20f15b0_0_4, LS_0x20f15b0_0_8;
L_0x20f1920 .reduce/nor v0x20eae80_0;
L_0x20f1a90 .part v0x20eb1b0_0, 6, 1;
S_0x20e9bd0 .scope module, "stim1" "stimulus_gen" 3 166, 3 29 0, S_0x207bb20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 10 "state";
    .port_info 3 /INPUT 1 "tb_match";
    .port_info 4 /INPUT 10 "next_state_ref";
    .port_info 5 /INPUT 10 "next_state_dut";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
v0x20eac00_0 .net "clk", 0 0, v0x20ee530_0;  1 drivers
v0x20eace0_0 .var/2s "errored1", 31 0;
v0x20eadc0_0 .var/2s "errored2", 31 0;
v0x20eae80_0 .var "in", 0 0;
v0x20eaf20_0 .net "next_state_dut", 9 0, L_0x20f3890;  alias, 1 drivers
v0x20eb030_0 .net "next_state_ref", 9 0, L_0x20f15b0;  alias, 1 drivers
v0x20eb0f0_0 .var/2s "onehot_error", 31 0;
v0x20eb1b0_0 .var "state", 9 0;
v0x20eb270_0 .var "state_error", 9 0;
v0x20eb330_0 .net "tb_match", 0 0, L_0x20f47d0;  alias, 1 drivers
v0x20eb3f0_0 .var "wavedrom_enable", 0 0;
v0x20eb4b0_0 .var "wavedrom_title", 511 0;
E_0x208b780 .event negedge, v0x20eac00_0;
E_0x208b9d0 .event posedge, v0x20eac00_0;
S_0x20e9e10 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 69, 3 69 0, S_0x20e9bd0;
 .timescale -12 -12;
v0x20ea050_0 .var/2s "i", 31 0;
E_0x208b050/0 .event negedge, v0x20eac00_0;
E_0x208b050/1 .event posedge, v0x20eac00_0;
E_0x208b050 .event/or E_0x208b050/0, E_0x208b050/1;
S_0x20ea150 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 74, 3 74 0, S_0x20e9bd0;
 .timescale -12 -12;
v0x20ea350_0 .var/2s "i", 31 0;
S_0x20ea430 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 114, 3 114 0, S_0x20e9bd0;
 .timescale -12 -12;
v0x20ea610_0 .var/2s "i", 31 0;
S_0x20ea6f0 .scope task, "wavedrom_start" "wavedrom_start" 3 45, 3 45 0, S_0x20e9bd0;
 .timescale -12 -12;
v0x20ea8d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x20ea9d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 48, 3 48 0, S_0x20e9bd0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x20eb690 .scope module, "top_module1" "top_module" 3 178, 4 1 0, S_0x207bb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 10 "state";
    .port_info 2 /OUTPUT 10 "next_state";
    .port_info 3 /OUTPUT 1 "out1";
    .port_info 4 /OUTPUT 1 "out2";
L_0x20f1f10 .functor OR 1, L_0x20f1dd0, L_0x20f1e70, C4<0>, C4<0>;
L_0x20f2020 .functor AND 1, L_0x20f1d30, L_0x20f1f10, C4<1>, C4<1>;
L_0x20f21d0 .functor NOT 1, v0x20eae80_0, C4<0>, C4<0>, C4<0>;
L_0x20f2240 .functor AND 1, L_0x20f2130, L_0x20f21d0, C4<1>, C4<1>;
L_0x20f23f0 .functor NOT 1, L_0x20f2350, C4<0>, C4<0>, C4<0>;
L_0x20f2630 .functor AND 1, L_0x20f2590, v0x20eae80_0, C4<1>, C4<1>;
L_0x20f2820 .functor NOT 1, v0x20eae80_0, C4<0>, C4<0>, C4<0>;
L_0x20f2aa0 .functor AND 1, L_0x20f2730, L_0x20f2820, C4<1>, C4<1>;
L_0x20f30b0 .functor AND 1, L_0x20f2c00, v0x20eae80_0, C4<1>, C4<1>;
L_0x20f3270 .functor NOT 1, v0x20eae80_0, C4<0>, C4<0>, C4<0>;
L_0x20f3340 .functor AND 1, L_0x20f3170, L_0x20f3270, C4<1>, C4<1>;
L_0x20f3450 .functor NOT 1, v0x20eae80_0, C4<0>, C4<0>, C4<0>;
L_0x20f3530 .functor AND 1, L_0x20f33b0, L_0x20f3450, C4<1>, C4<1>;
L_0x20f3750 .functor AND 1, L_0x20f3640, v0x20eae80_0, C4<1>, C4<1>;
L_0x20f36e0 .functor NOT 1, L_0x20f3d70, C4<0>, C4<0>, C4<0>;
L_0x20f34c0 .functor AND 1, L_0x20f3c50, L_0x20f36e0, C4<1>, C4<1>;
L_0x20f41b0 .functor NOT 1, L_0x20f4110, C4<0>, C4<0>, C4<0>;
L_0x20f4270 .functor AND 1, L_0x20f3fe0, L_0x20f41b0, C4<1>, C4<1>;
v0x20eb900_0 .net *"_ivl_1", 0 0, L_0x20f1d30;  1 drivers
v0x20eb9e0_0 .net *"_ivl_11", 0 0, L_0x20f2130;  1 drivers
v0x20ebac0_0 .net *"_ivl_12", 0 0, L_0x20f21d0;  1 drivers
v0x20ebbb0_0 .net *"_ivl_14", 0 0, L_0x20f2240;  1 drivers
v0x20ebc90_0 .net *"_ivl_17", 0 0, L_0x20f2350;  1 drivers
v0x20ebdc0_0 .net *"_ivl_18", 0 0, L_0x20f23f0;  1 drivers
v0x20ebea0_0 .net *"_ivl_21", 0 0, L_0x20f24b0;  1 drivers
v0x20ebf80_0 .net *"_ivl_23", 0 0, L_0x20f2590;  1 drivers
v0x20ec060_0 .net *"_ivl_24", 0 0, L_0x20f2630;  1 drivers
v0x20ec1d0_0 .net *"_ivl_27", 0 0, L_0x20f2730;  1 drivers
v0x20ec2b0_0 .net *"_ivl_28", 0 0, L_0x20f2820;  1 drivers
v0x20ec390_0 .net *"_ivl_3", 0 0, L_0x20f1dd0;  1 drivers
v0x20ec470_0 .net *"_ivl_30", 0 0, L_0x20f2aa0;  1 drivers
v0x20ec550_0 .net *"_ivl_33", 0 0, L_0x20f2c00;  1 drivers
v0x20ec630_0 .net *"_ivl_34", 0 0, L_0x20f30b0;  1 drivers
v0x20ec710_0 .net *"_ivl_37", 0 0, L_0x20f3170;  1 drivers
v0x20ec7f0_0 .net *"_ivl_38", 0 0, L_0x20f3270;  1 drivers
v0x20ec9e0_0 .net *"_ivl_40", 0 0, L_0x20f3340;  1 drivers
v0x20ecac0_0 .net *"_ivl_43", 0 0, L_0x20f33b0;  1 drivers
v0x20ecba0_0 .net *"_ivl_44", 0 0, L_0x20f3450;  1 drivers
v0x20ecc80_0 .net *"_ivl_46", 0 0, L_0x20f3530;  1 drivers
v0x20ecd60_0 .net *"_ivl_49", 0 0, L_0x20f3640;  1 drivers
v0x20ece40_0 .net *"_ivl_5", 0 0, L_0x20f1e70;  1 drivers
v0x20ecf20_0 .net *"_ivl_50", 0 0, L_0x20f3750;  1 drivers
v0x20ed000_0 .net *"_ivl_55", 0 0, L_0x20f3c50;  1 drivers
v0x20ed0e0_0 .net *"_ivl_57", 0 0, L_0x20f3d70;  1 drivers
v0x20ed1c0_0 .net *"_ivl_58", 0 0, L_0x20f36e0;  1 drivers
v0x20ed2a0_0 .net *"_ivl_6", 0 0, L_0x20f1f10;  1 drivers
v0x20ed380_0 .net *"_ivl_63", 0 0, L_0x20f3fe0;  1 drivers
v0x20ed460_0 .net *"_ivl_65", 0 0, L_0x20f4110;  1 drivers
v0x20ed540_0 .net *"_ivl_66", 0 0, L_0x20f41b0;  1 drivers
v0x20ed620_0 .net *"_ivl_8", 0 0, L_0x20f2020;  1 drivers
v0x20ed700_0 .net "in", 0 0, v0x20eae80_0;  alias, 1 drivers
v0x20ed9b0_0 .net "next_state", 9 0, L_0x20f3890;  alias, 1 drivers
v0x20eda70_0 .net "out1", 0 0, L_0x20f34c0;  alias, 1 drivers
v0x20edb10_0 .net "out2", 0 0, L_0x20f4270;  alias, 1 drivers
v0x20edbd0_0 .net "state", 9 0, v0x20eb1b0_0;  alias, 1 drivers
L_0x20f1d30 .part v0x20eb1b0_0, 8, 1;
L_0x20f1dd0 .part v0x20eb1b0_0, 0, 1;
L_0x20f1e70 .part v0x20eb1b0_0, 4, 1;
L_0x20f2130 .part v0x20eb1b0_0, 0, 1;
L_0x20f2350 .part v0x20eb1b0_0, 0, 1;
L_0x20f24b0 .part v0x20eb1b0_0, 1, 1;
L_0x20f2590 .part v0x20eb1b0_0, 2, 1;
L_0x20f2730 .part v0x20eb1b0_0, 3, 1;
L_0x20f2c00 .part v0x20eb1b0_0, 4, 1;
L_0x20f3170 .part v0x20eb1b0_0, 5, 1;
L_0x20f33b0 .part v0x20eb1b0_0, 6, 1;
L_0x20f3640 .part v0x20eb1b0_0, 7, 1;
LS_0x20f3890_0_0 .concat [ 1 1 1 1], L_0x20f3750, L_0x20f3530, L_0x20f3340, L_0x20f30b0;
LS_0x20f3890_0_4 .concat [ 1 1 1 1], L_0x20f2aa0, L_0x20f2630, L_0x20f24b0, L_0x20f23f0;
LS_0x20f3890_0_8 .concat [ 1 1 0 0], L_0x20f2240, L_0x20f2020;
L_0x20f3890 .concat [ 4 4 2 0], LS_0x20f3890_0_0, LS_0x20f3890_0_4, LS_0x20f3890_0_8;
L_0x20f3c50 .part v0x20eb1b0_0, 6, 1;
L_0x20f3d70 .part v0x20eb1b0_0, 5, 1;
L_0x20f3fe0 .part v0x20eb1b0_0, 7, 1;
L_0x20f4110 .part v0x20eb1b0_0, 6, 1;
S_0x20edd80 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 187, 3 187 0, S_0x207bb20;
 .timescale -12 -12;
E_0x2073a20 .event anyedge, v0x20eec10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20eec10_0;
    %nor/r;
    %assign/vec4 v0x20eec10_0, 0;
    %wait E_0x2073a20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x20e9bd0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20eace0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20eadc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20eb0f0_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x20eb270_0, 0, 10;
    %end;
    .thread T_3, $init;
    .scope S_0x20e9bd0;
T_4 ;
    %pushi/vec4 2, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x208b9d0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
T_4.2 ;
    %wait E_0x208b050;
    %load/vec4 v0x20eb270_0;
    %load/vec4 v0x20eb030_0;
    %load/vec4 v0x20eaf20_0;
    %xor;
    %or;
    %assign/vec4 v0x20eb270_0, 0;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .thread T_4;
    .scope S_0x20e9bd0;
T_5 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x20eb1b0_0, 0;
    %wait E_0x208b780;
    %fork t_1, S_0x20e9e10;
    %jmp t_0;
    .scope S_0x20e9e10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20ea050_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x20ea050_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x208b050;
    %pushi/vec4 1, 0, 10;
    %load/vec4 v0x20ea050_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x20eb1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20eae80_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20ea050_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x20ea050_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x20e9bd0;
t_0 %join;
    %fork t_3, S_0x20ea150;
    %jmp t_2;
    .scope S_0x20ea150;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20ea350_0, 0, 32;
T_5.3 ; Top of for-loop 
    %load/vec4 v0x20ea350_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.4, 5;
    %wait E_0x208b050;
    %pushi/vec4 1, 0, 10;
    %load/vec4 v0x20ea350_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x20eb1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20eae80_0, 0;
T_5.5 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20ea350_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x20ea350_0, 0, 32;
    %jmp T_5.3;
T_5.4 ; for-loop exit label
    %end;
    .scope S_0x20e9bd0;
t_2 %join;
    %wait E_0x208b780;
    %fork TD_tb.stim1.wavedrom_stop, S_0x20ea9d0;
    %join;
    %pushi/vec4 200, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x208b050;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 83 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x20eb1b0_0, 0;
    %vpi_func 3 84 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x20eae80_0, 0;
    %load/vec4 v0x20eb330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20eb0f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x20eb0f0_0, 0, 32;
T_5.8 ;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20eace0_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_5.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.11, 5;
    %jmp/1 T_5.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x208b050;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 91 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 91 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %assign/vec4 v0x20eb1b0_0, 0;
    %vpi_func 3 92 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x20eae80_0, 0;
    %load/vec4 v0x20eb330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20eace0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x20eace0_0, 0, 32;
T_5.12 ;
    %jmp T_5.10;
T_5.11 ;
    %pop/vec4 1;
    %load/vec4 v0x20eb0f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.16, 9;
    %load/vec4 v0x20eace0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %vpi_call/w 3 98 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with two-hot inputs." {0 0 0};
T_5.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20eadc0_0, 0, 32;
    %pushi/vec4 800, 0, 32;
T_5.17 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.18, 5;
    %jmp/1 T_5.18, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x208b050;
    %vpi_func 3 103 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x20eb1b0_0, 0;
    %vpi_func 3 104 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x20eae80_0, 0;
    %load/vec4 v0x20eb330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.19, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20eadc0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x20eadc0_0, 0, 32;
T_5.19 ;
    %jmp T_5.17;
T_5.18 ;
    %pop/vec4 1;
    %load/vec4 v0x20eb0f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.23, 9;
    %load/vec4 v0x20eadc0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.21, 8;
    %vpi_call/w 3 109 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
T_5.21 ;
    %load/vec4 v0x20eb0f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.26, 9;
    %load/vec4 v0x20eace0_0;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/1 T_5.27, 4;
    %load/vec4 v0x20eadc0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
T_5.27;
    %and;
T_5.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.24, 8;
    %vpi_call/w 3 112 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_5.24 ;
    %fork t_5, S_0x20ea430;
    %jmp t_4;
    .scope S_0x20ea430;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20ea610_0, 0, 32;
T_5.28 ; Top of for-loop 
    %load/vec4 v0x20ea610_0;
    %cmpi/u 10, 0, 32;
    %jmp/0xz T_5.29, 5;
    %load/vec4 v0x20eb270_0;
    %load/vec4 v0x20ea610_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 6;
    %jmp/0 T_5.31, 8;
    %pushi/vec4 25455, 0, 32; draw_string_vec4
    %pushi/vec4 1920099683, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_5.32, 8;
T_5.31 ; End of true expr.
    %pushi/vec4 1768842095, 0, 32; draw_string_vec4
    %pushi/vec4 1920099683, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_5.32, 8;
 ; End of false expr.
    %blend;
T_5.32;
    %vpi_call/w 3 115 "$display", "Hint: next_state[%0d] is %s.", v0x20ea610_0, S<0,vec4,u72> {1 0 0};
T_5.30 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20ea610_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x20ea610_0, 0, 32;
    %jmp T_5.28;
T_5.29 ; for-loop exit label
    %end;
    .scope S_0x20e9bd0;
t_4 %join;
    %delay 1, 0;
    %vpi_call/w 3 117 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x207bb20;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20ee530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20eec10_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x207bb20;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x20ee530_0;
    %inv;
    %store/vec4 v0x20ee530_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x207bb20;
T_8 ;
    %vpi_call/w 3 158 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 159 "$dumpvars", 32'sb00000000000000000000000000000001, v0x20eac00_0, v0x20eed80_0, v0x20ee5d0_0, v0x20eead0_0, v0x20ee710_0, v0x20ee670_0, v0x20ee8c0_0, v0x20ee820_0, v0x20eea00_0, v0x20ee960_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x207bb20;
T_9 ;
    %load/vec4 v0x20eeb70_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x20eeb70_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20eeb70_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "next_state", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has no mismatches.", "next_state" {0 0 0};
T_9.1 ;
    %load/vec4 v0x20eeb70_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x20eeb70_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20eeb70_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has no mismatches.", "out1" {0 0 0};
T_9.3 ;
    %load/vec4 v0x20eeb70_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0x20eeb70_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x20eeb70_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out2", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.5;
T_9.4 ;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has no mismatches.", "out2" {0 0 0};
T_9.5 ;
    %load/vec4 v0x20eeb70_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x20eeb70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 203 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 204 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x20eeb70_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x20eeb70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 205 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x207bb20;
T_10 ;
    %wait E_0x208b050;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20eeb70_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20eeb70_0, 4, 32;
    %load/vec4 v0x20eecb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x20eeb70_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 216 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20eeb70_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20eeb70_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20eeb70_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x20ee710_0;
    %load/vec4 v0x20ee710_0;
    %load/vec4 v0x20ee670_0;
    %xor;
    %load/vec4 v0x20ee710_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x20eeb70_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 220 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20eeb70_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x20eeb70_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20eeb70_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x20ee8c0_0;
    %load/vec4 v0x20ee8c0_0;
    %load/vec4 v0x20ee820_0;
    %xor;
    %load/vec4 v0x20ee8c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x20eeb70_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 223 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20eeb70_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x20eeb70_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20eeb70_0, 4, 32;
T_10.8 ;
    %load/vec4 v0x20eea00_0;
    %load/vec4 v0x20eea00_0;
    %load/vec4 v0x20ee960_0;
    %xor;
    %load/vec4 v0x20eea00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.12, 6;
    %load/vec4 v0x20eeb70_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.14, 4;
    %vpi_func 3 226 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20eeb70_0, 4, 32;
T_10.14 ;
    %load/vec4 v0x20eeb70_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20eeb70_0, 4, 32;
T_10.12 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fsm_onehot/fsm_onehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/fsm_onehot/iter2/response0/top_module.sv";
