
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//chgrp_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004016a0 <.init>:
  4016a0:	stp	x29, x30, [sp, #-16]!
  4016a4:	mov	x29, sp
  4016a8:	bl	401b60 <__fxstatat@plt+0x60>
  4016ac:	ldp	x29, x30, [sp], #16
  4016b0:	ret

Disassembly of section .plt:

00000000004016c0 <mbrtowc@plt-0x20>:
  4016c0:	stp	x16, x30, [sp, #-16]!
  4016c4:	adrp	x16, 41a000 <__fxstatat@plt+0x18500>
  4016c8:	ldr	x17, [x16, #4088]
  4016cc:	add	x16, x16, #0xff8
  4016d0:	br	x17
  4016d4:	nop
  4016d8:	nop
  4016dc:	nop

00000000004016e0 <mbrtowc@plt>:
  4016e0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  4016e4:	ldr	x17, [x16]
  4016e8:	add	x16, x16, #0x0
  4016ec:	br	x17

00000000004016f0 <memcpy@plt>:
  4016f0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  4016f4:	ldr	x17, [x16, #8]
  4016f8:	add	x16, x16, #0x8
  4016fc:	br	x17

0000000000401700 <memmove@plt>:
  401700:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401704:	ldr	x17, [x16, #16]
  401708:	add	x16, x16, #0x10
  40170c:	br	x17

0000000000401710 <_exit@plt>:
  401710:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401714:	ldr	x17, [x16, #24]
  401718:	add	x16, x16, #0x18
  40171c:	br	x17

0000000000401720 <strtoul@plt>:
  401720:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401724:	ldr	x17, [x16, #32]
  401728:	add	x16, x16, #0x20
  40172c:	br	x17

0000000000401730 <strlen@plt>:
  401730:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401734:	ldr	x17, [x16, #40]
  401738:	add	x16, x16, #0x28
  40173c:	br	x17

0000000000401740 <exit@plt>:
  401740:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401744:	ldr	x17, [x16, #48]
  401748:	add	x16, x16, #0x30
  40174c:	br	x17

0000000000401750 <error@plt>:
  401750:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401754:	ldr	x17, [x16, #56]
  401758:	add	x16, x16, #0x38
  40175c:	br	x17

0000000000401760 <fchdir@plt>:
  401760:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401764:	ldr	x17, [x16, #64]
  401768:	add	x16, x16, #0x40
  40176c:	br	x17

0000000000401770 <getgrnam@plt>:
  401770:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401774:	ldr	x17, [x16, #72]
  401778:	add	x16, x16, #0x48
  40177c:	br	x17

0000000000401780 <__cxa_atexit@plt>:
  401780:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401784:	ldr	x17, [x16, #80]
  401788:	add	x16, x16, #0x50
  40178c:	br	x17

0000000000401790 <qsort@plt>:
  401790:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401794:	ldr	x17, [x16, #88]
  401798:	add	x16, x16, #0x58
  40179c:	br	x17

00000000004017a0 <endgrent@plt>:
  4017a0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  4017a4:	ldr	x17, [x16, #96]
  4017a8:	add	x16, x16, #0x60
  4017ac:	br	x17

00000000004017b0 <lseek@plt>:
  4017b0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  4017b4:	ldr	x17, [x16, #104]
  4017b8:	add	x16, x16, #0x68
  4017bc:	br	x17

00000000004017c0 <__fpending@plt>:
  4017c0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  4017c4:	ldr	x17, [x16, #112]
  4017c8:	add	x16, x16, #0x70
  4017cc:	br	x17

00000000004017d0 <stpcpy@plt>:
  4017d0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  4017d4:	ldr	x17, [x16, #120]
  4017d8:	add	x16, x16, #0x78
  4017dc:	br	x17

00000000004017e0 <fileno@plt>:
  4017e0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  4017e4:	ldr	x17, [x16, #128]
  4017e8:	add	x16, x16, #0x80
  4017ec:	br	x17

00000000004017f0 <fclose@plt>:
  4017f0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  4017f4:	ldr	x17, [x16, #136]
  4017f8:	add	x16, x16, #0x88
  4017fc:	br	x17

0000000000401800 <nl_langinfo@plt>:
  401800:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401804:	ldr	x17, [x16, #144]
  401808:	add	x16, x16, #0x90
  40180c:	br	x17

0000000000401810 <malloc@plt>:
  401810:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401814:	ldr	x17, [x16, #152]
  401818:	add	x16, x16, #0x98
  40181c:	br	x17

0000000000401820 <open@plt>:
  401820:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401824:	ldr	x17, [x16, #160]
  401828:	add	x16, x16, #0xa0
  40182c:	br	x17

0000000000401830 <strncmp@plt>:
  401830:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401834:	ldr	x17, [x16, #168]
  401838:	add	x16, x16, #0xa8
  40183c:	br	x17

0000000000401840 <bindtextdomain@plt>:
  401840:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401844:	ldr	x17, [x16, #176]
  401848:	add	x16, x16, #0xb0
  40184c:	br	x17

0000000000401850 <__libc_start_main@plt>:
  401850:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401854:	ldr	x17, [x16, #184]
  401858:	add	x16, x16, #0xb8
  40185c:	br	x17

0000000000401860 <__printf_chk@plt>:
  401860:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401864:	ldr	x17, [x16, #192]
  401868:	add	x16, x16, #0xc0
  40186c:	br	x17

0000000000401870 <fstatfs@plt>:
  401870:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401874:	ldr	x17, [x16, #200]
  401878:	add	x16, x16, #0xc8
  40187c:	br	x17

0000000000401880 <memset@plt>:
  401880:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401884:	ldr	x17, [x16, #208]
  401888:	add	x16, x16, #0xd0
  40188c:	br	x17

0000000000401890 <calloc@plt>:
  401890:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401894:	ldr	x17, [x16, #216]
  401898:	add	x16, x16, #0xd8
  40189c:	br	x17

00000000004018a0 <bcmp@plt>:
  4018a0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  4018a4:	ldr	x17, [x16, #224]
  4018a8:	add	x16, x16, #0xe0
  4018ac:	br	x17

00000000004018b0 <readdir@plt>:
  4018b0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  4018b4:	ldr	x17, [x16, #232]
  4018b8:	add	x16, x16, #0xe8
  4018bc:	br	x17

00000000004018c0 <realloc@plt>:
  4018c0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  4018c4:	ldr	x17, [x16, #240]
  4018c8:	add	x16, x16, #0xf0
  4018cc:	br	x17

00000000004018d0 <closedir@plt>:
  4018d0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  4018d4:	ldr	x17, [x16, #248]
  4018d8:	add	x16, x16, #0xf8
  4018dc:	br	x17

00000000004018e0 <close@plt>:
  4018e0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  4018e4:	ldr	x17, [x16, #256]
  4018e8:	add	x16, x16, #0x100
  4018ec:	br	x17

00000000004018f0 <strrchr@plt>:
  4018f0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  4018f4:	ldr	x17, [x16, #264]
  4018f8:	add	x16, x16, #0x108
  4018fc:	br	x17

0000000000401900 <__gmon_start__@plt>:
  401900:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401904:	ldr	x17, [x16, #272]
  401908:	add	x16, x16, #0x110
  40190c:	br	x17

0000000000401910 <fdopendir@plt>:
  401910:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401914:	ldr	x17, [x16, #280]
  401918:	add	x16, x16, #0x118
  40191c:	br	x17

0000000000401920 <abort@plt>:
  401920:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401924:	ldr	x17, [x16, #288]
  401928:	add	x16, x16, #0x120
  40192c:	br	x17

0000000000401930 <mbsinit@plt>:
  401930:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401934:	ldr	x17, [x16, #296]
  401938:	add	x16, x16, #0x128
  40193c:	br	x17

0000000000401940 <textdomain@plt>:
  401940:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401944:	ldr	x17, [x16, #304]
  401948:	add	x16, x16, #0x130
  40194c:	br	x17

0000000000401950 <getopt_long@plt>:
  401950:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401954:	ldr	x17, [x16, #312]
  401958:	add	x16, x16, #0x138
  40195c:	br	x17

0000000000401960 <__fprintf_chk@plt>:
  401960:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401964:	ldr	x17, [x16, #320]
  401968:	add	x16, x16, #0x140
  40196c:	br	x17

0000000000401970 <strcmp@plt>:
  401970:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401974:	ldr	x17, [x16, #328]
  401978:	add	x16, x16, #0x148
  40197c:	br	x17

0000000000401980 <getpwuid@plt>:
  401980:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401984:	ldr	x17, [x16, #336]
  401988:	add	x16, x16, #0x150
  40198c:	br	x17

0000000000401990 <__ctype_b_loc@plt>:
  401990:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401994:	ldr	x17, [x16, #344]
  401998:	add	x16, x16, #0x158
  40199c:	br	x17

00000000004019a0 <fseeko@plt>:
  4019a0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  4019a4:	ldr	x17, [x16, #352]
  4019a8:	add	x16, x16, #0x160
  4019ac:	br	x17

00000000004019b0 <free@plt>:
  4019b0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  4019b4:	ldr	x17, [x16, #360]
  4019b8:	add	x16, x16, #0x168
  4019bc:	br	x17

00000000004019c0 <__ctype_get_mb_cur_max@plt>:
  4019c0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  4019c4:	ldr	x17, [x16, #368]
  4019c8:	add	x16, x16, #0x170
  4019cc:	br	x17

00000000004019d0 <fchownat@plt>:
  4019d0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  4019d4:	ldr	x17, [x16, #376]
  4019d8:	add	x16, x16, #0x178
  4019dc:	br	x17

00000000004019e0 <strchr@plt>:
  4019e0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  4019e4:	ldr	x17, [x16, #384]
  4019e8:	add	x16, x16, #0x180
  4019ec:	br	x17

00000000004019f0 <fwrite@plt>:
  4019f0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  4019f4:	ldr	x17, [x16, #392]
  4019f8:	add	x16, x16, #0x188
  4019fc:	br	x17

0000000000401a00 <fcntl@plt>:
  401a00:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401a04:	ldr	x17, [x16, #400]
  401a08:	add	x16, x16, #0x190
  401a0c:	br	x17

0000000000401a10 <fflush@plt>:
  401a10:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401a14:	ldr	x17, [x16, #408]
  401a18:	add	x16, x16, #0x198
  401a1c:	br	x17

0000000000401a20 <dirfd@plt>:
  401a20:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401a24:	ldr	x17, [x16, #416]
  401a28:	add	x16, x16, #0x1a0
  401a2c:	br	x17

0000000000401a30 <__lxstat@plt>:
  401a30:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401a34:	ldr	x17, [x16, #424]
  401a38:	add	x16, x16, #0x1a8
  401a3c:	br	x17

0000000000401a40 <__fxstat@plt>:
  401a40:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401a44:	ldr	x17, [x16, #432]
  401a48:	add	x16, x16, #0x1b0
  401a4c:	br	x17

0000000000401a50 <dcgettext@plt>:
  401a50:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401a54:	ldr	x17, [x16, #440]
  401a58:	add	x16, x16, #0x1b8
  401a5c:	br	x17

0000000000401a60 <fputs_unlocked@plt>:
  401a60:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401a64:	ldr	x17, [x16, #448]
  401a68:	add	x16, x16, #0x1c0
  401a6c:	br	x17

0000000000401a70 <__freading@plt>:
  401a70:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401a74:	ldr	x17, [x16, #456]
  401a78:	add	x16, x16, #0x1c8
  401a7c:	br	x17

0000000000401a80 <iswprint@plt>:
  401a80:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401a84:	ldr	x17, [x16, #464]
  401a88:	add	x16, x16, #0x1d0
  401a8c:	br	x17

0000000000401a90 <openat@plt>:
  401a90:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401a94:	ldr	x17, [x16, #472]
  401a98:	add	x16, x16, #0x1d8
  401a9c:	br	x17

0000000000401aa0 <__assert_fail@plt>:
  401aa0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401aa4:	ldr	x17, [x16, #480]
  401aa8:	add	x16, x16, #0x1e0
  401aac:	br	x17

0000000000401ab0 <__errno_location@plt>:
  401ab0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401ab4:	ldr	x17, [x16, #488]
  401ab8:	add	x16, x16, #0x1e8
  401abc:	br	x17

0000000000401ac0 <__xstat@plt>:
  401ac0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401ac4:	ldr	x17, [x16, #496]
  401ac8:	add	x16, x16, #0x1f0
  401acc:	br	x17

0000000000401ad0 <getgrgid@plt>:
  401ad0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401ad4:	ldr	x17, [x16, #504]
  401ad8:	add	x16, x16, #0x1f8
  401adc:	br	x17

0000000000401ae0 <fchown@plt>:
  401ae0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401ae4:	ldr	x17, [x16, #512]
  401ae8:	add	x16, x16, #0x200
  401aec:	br	x17

0000000000401af0 <setlocale@plt>:
  401af0:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401af4:	ldr	x17, [x16, #520]
  401af8:	add	x16, x16, #0x208
  401afc:	br	x17

0000000000401b00 <__fxstatat@plt>:
  401b00:	adrp	x16, 41b000 <__fxstatat@plt+0x19500>
  401b04:	ldr	x17, [x16, #528]
  401b08:	add	x16, x16, #0x210
  401b0c:	br	x17

Disassembly of section .text:

0000000000401b10 <.text>:
  401b10:	mov	x29, #0x0                   	// #0
  401b14:	mov	x30, #0x0                   	// #0
  401b18:	mov	x5, x0
  401b1c:	ldr	x1, [sp]
  401b20:	add	x2, sp, #0x8
  401b24:	mov	x6, sp
  401b28:	movz	x0, #0x0, lsl #48
  401b2c:	movk	x0, #0x0, lsl #32
  401b30:	movk	x0, #0x40, lsl #16
  401b34:	movk	x0, #0x1f24
  401b38:	movz	x3, #0x0, lsl #48
  401b3c:	movk	x3, #0x0, lsl #32
  401b40:	movk	x3, #0x40, lsl #16
  401b44:	movk	x3, #0x94e0
  401b48:	movz	x4, #0x0, lsl #48
  401b4c:	movk	x4, #0x0, lsl #32
  401b50:	movk	x4, #0x40, lsl #16
  401b54:	movk	x4, #0x9560
  401b58:	bl	401850 <__libc_start_main@plt>
  401b5c:	bl	401920 <abort@plt>
  401b60:	adrp	x0, 41a000 <__fxstatat@plt+0x18500>
  401b64:	ldr	x0, [x0, #4064]
  401b68:	cbz	x0, 401b70 <__fxstatat@plt+0x70>
  401b6c:	b	401900 <__gmon_start__@plt>
  401b70:	ret
  401b74:	nop
  401b78:	adrp	x0, 41b000 <__fxstatat@plt+0x19500>
  401b7c:	add	x0, x0, #0x290
  401b80:	adrp	x1, 41b000 <__fxstatat@plt+0x19500>
  401b84:	add	x1, x1, #0x290
  401b88:	cmp	x1, x0
  401b8c:	b.eq	401ba4 <__fxstatat@plt+0xa4>  // b.none
  401b90:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  401b94:	ldr	x1, [x1, #1424]
  401b98:	cbz	x1, 401ba4 <__fxstatat@plt+0xa4>
  401b9c:	mov	x16, x1
  401ba0:	br	x16
  401ba4:	ret
  401ba8:	adrp	x0, 41b000 <__fxstatat@plt+0x19500>
  401bac:	add	x0, x0, #0x290
  401bb0:	adrp	x1, 41b000 <__fxstatat@plt+0x19500>
  401bb4:	add	x1, x1, #0x290
  401bb8:	sub	x1, x1, x0
  401bbc:	lsr	x2, x1, #63
  401bc0:	add	x1, x2, x1, asr #3
  401bc4:	cmp	xzr, x1, asr #1
  401bc8:	asr	x1, x1, #1
  401bcc:	b.eq	401be4 <__fxstatat@plt+0xe4>  // b.none
  401bd0:	adrp	x2, 409000 <__fxstatat@plt+0x7500>
  401bd4:	ldr	x2, [x2, #1432]
  401bd8:	cbz	x2, 401be4 <__fxstatat@plt+0xe4>
  401bdc:	mov	x16, x2
  401be0:	br	x16
  401be4:	ret
  401be8:	stp	x29, x30, [sp, #-32]!
  401bec:	mov	x29, sp
  401bf0:	str	x19, [sp, #16]
  401bf4:	adrp	x19, 41b000 <__fxstatat@plt+0x19500>
  401bf8:	ldrb	w0, [x19, #704]
  401bfc:	cbnz	w0, 401c0c <__fxstatat@plt+0x10c>
  401c00:	bl	401b78 <__fxstatat@plt+0x78>
  401c04:	mov	w0, #0x1                   	// #1
  401c08:	strb	w0, [x19, #704]
  401c0c:	ldr	x19, [sp, #16]
  401c10:	ldp	x29, x30, [sp], #32
  401c14:	ret
  401c18:	b	401ba8 <__fxstatat@plt+0xa8>
  401c1c:	sub	sp, sp, #0xa0
  401c20:	stp	x20, x19, [sp, #144]
  401c24:	mov	w19, w0
  401c28:	stp	x29, x30, [sp, #112]
  401c2c:	stp	x22, x21, [sp, #128]
  401c30:	add	x29, sp, #0x70
  401c34:	cbnz	w0, 401ee8 <__fxstatat@plt+0x3e8>
  401c38:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  401c3c:	add	x1, x1, #0x80f
  401c40:	mov	w2, #0x5                   	// #5
  401c44:	mov	x0, xzr
  401c48:	bl	401a50 <dcgettext@plt>
  401c4c:	adrp	x20, 41b000 <__fxstatat@plt+0x19500>
  401c50:	ldr	x2, [x20, #752]
  401c54:	mov	x1, x0
  401c58:	mov	w0, #0x1                   	// #1
  401c5c:	mov	x3, x2
  401c60:	bl	401860 <__printf_chk@plt>
  401c64:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  401c68:	add	x1, x1, #0x864
  401c6c:	mov	w2, #0x5                   	// #5
  401c70:	mov	x0, xzr
  401c74:	bl	401a50 <dcgettext@plt>
  401c78:	adrp	x22, 41b000 <__fxstatat@plt+0x19500>
  401c7c:	ldr	x1, [x22, #688]
  401c80:	bl	401a60 <fputs_unlocked@plt>
  401c84:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  401c88:	add	x1, x1, #0x8d0
  401c8c:	mov	w2, #0x5                   	// #5
  401c90:	mov	x0, xzr
  401c94:	bl	401a50 <dcgettext@plt>
  401c98:	ldr	x1, [x22, #688]
  401c9c:	bl	401a60 <fputs_unlocked@plt>
  401ca0:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  401ca4:	add	x1, x1, #0x999
  401ca8:	mov	w2, #0x5                   	// #5
  401cac:	mov	x0, xzr
  401cb0:	bl	401a50 <dcgettext@plt>
  401cb4:	ldr	x1, [x22, #688]
  401cb8:	bl	401a60 <fputs_unlocked@plt>
  401cbc:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  401cc0:	add	x1, x1, #0xa80
  401cc4:	mov	w2, #0x5                   	// #5
  401cc8:	mov	x0, xzr
  401ccc:	bl	401a50 <dcgettext@plt>
  401cd0:	ldr	x1, [x22, #688]
  401cd4:	bl	401a60 <fputs_unlocked@plt>
  401cd8:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  401cdc:	add	x1, x1, #0xaf7
  401ce0:	mov	w2, #0x5                   	// #5
  401ce4:	mov	x0, xzr
  401ce8:	bl	401a50 <dcgettext@plt>
  401cec:	ldr	x1, [x22, #688]
  401cf0:	bl	401a60 <fputs_unlocked@plt>
  401cf4:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  401cf8:	add	x1, x1, #0xb77
  401cfc:	mov	w2, #0x5                   	// #5
  401d00:	mov	x0, xzr
  401d04:	bl	401a50 <dcgettext@plt>
  401d08:	ldr	x1, [x22, #688]
  401d0c:	bl	401a60 <fputs_unlocked@plt>
  401d10:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  401d14:	add	x1, x1, #0xbe1
  401d18:	mov	w2, #0x5                   	// #5
  401d1c:	mov	x0, xzr
  401d20:	bl	401a50 <dcgettext@plt>
  401d24:	ldr	x1, [x22, #688]
  401d28:	bl	401a60 <fputs_unlocked@plt>
  401d2c:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  401d30:	add	x1, x1, #0xc28
  401d34:	mov	w2, #0x5                   	// #5
  401d38:	mov	x0, xzr
  401d3c:	bl	401a50 <dcgettext@plt>
  401d40:	ldr	x1, [x22, #688]
  401d44:	bl	401a60 <fputs_unlocked@plt>
  401d48:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  401d4c:	add	x1, x1, #0xdf9
  401d50:	mov	w2, #0x5                   	// #5
  401d54:	mov	x0, xzr
  401d58:	bl	401a50 <dcgettext@plt>
  401d5c:	ldr	x1, [x22, #688]
  401d60:	bl	401a60 <fputs_unlocked@plt>
  401d64:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  401d68:	add	x1, x1, #0xe26
  401d6c:	mov	w2, #0x5                   	// #5
  401d70:	mov	x0, xzr
  401d74:	bl	401a50 <dcgettext@plt>
  401d78:	ldr	x1, [x22, #688]
  401d7c:	bl	401a60 <fputs_unlocked@plt>
  401d80:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  401d84:	add	x1, x1, #0xe5c
  401d88:	mov	w2, #0x5                   	// #5
  401d8c:	mov	x0, xzr
  401d90:	bl	401a50 <dcgettext@plt>
  401d94:	ldr	x2, [x20, #752]
  401d98:	mov	x1, x0
  401d9c:	mov	w0, #0x1                   	// #1
  401da0:	mov	x3, x2
  401da4:	bl	401860 <__printf_chk@plt>
  401da8:	adrp	x8, 409000 <__fxstatat@plt+0x7500>
  401dac:	add	x8, x8, #0x778
  401db0:	ldp	q0, q1, [x8, #48]
  401db4:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  401db8:	adrp	x20, 409000 <__fxstatat@plt+0x7500>
  401dbc:	add	x1, x1, #0xf9f
  401dc0:	str	q0, [sp, #48]
  401dc4:	ldp	q2, q0, [x8, #80]
  401dc8:	mov	x21, sp
  401dcc:	add	x20, x20, #0xee1
  401dd0:	stp	q1, q2, [sp, #64]
  401dd4:	ldr	q1, [x8]
  401dd8:	str	q0, [sp, #96]
  401ddc:	ldp	q0, q3, [x8, #16]
  401de0:	stp	q1, q0, [sp]
  401de4:	str	q3, [sp, #32]
  401de8:	mov	x0, x20
  401dec:	bl	401970 <strcmp@plt>
  401df0:	cbz	w0, 401dfc <__fxstatat@plt+0x2fc>
  401df4:	ldr	x1, [x21, #16]!
  401df8:	cbnz	x1, 401de8 <__fxstatat@plt+0x2e8>
  401dfc:	ldr	x8, [x21, #8]
  401e00:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  401e04:	add	x1, x1, #0xffe
  401e08:	mov	w2, #0x5                   	// #5
  401e0c:	cmp	x8, #0x0
  401e10:	mov	x0, xzr
  401e14:	csel	x21, x20, x8, eq  // eq = none
  401e18:	bl	401a50 <dcgettext@plt>
  401e1c:	adrp	x2, 409000 <__fxstatat@plt+0x7500>
  401e20:	adrp	x3, 40a000 <__fxstatat@plt+0x8500>
  401e24:	mov	x1, x0
  401e28:	add	x2, x2, #0xf02
  401e2c:	add	x3, x3, #0x15
  401e30:	mov	w0, #0x1                   	// #1
  401e34:	bl	401860 <__printf_chk@plt>
  401e38:	mov	w0, #0x5                   	// #5
  401e3c:	mov	x1, xzr
  401e40:	bl	401af0 <setlocale@plt>
  401e44:	cbz	x0, 401e78 <__fxstatat@plt+0x378>
  401e48:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  401e4c:	add	x1, x1, #0x3d
  401e50:	mov	w2, #0x3                   	// #3
  401e54:	bl	401830 <strncmp@plt>
  401e58:	cbz	w0, 401e78 <__fxstatat@plt+0x378>
  401e5c:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  401e60:	add	x1, x1, #0x41
  401e64:	mov	w2, #0x5                   	// #5
  401e68:	mov	x0, xzr
  401e6c:	bl	401a50 <dcgettext@plt>
  401e70:	ldr	x1, [x22, #688]
  401e74:	bl	401a60 <fputs_unlocked@plt>
  401e78:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  401e7c:	add	x1, x1, #0x88
  401e80:	mov	w2, #0x5                   	// #5
  401e84:	mov	x0, xzr
  401e88:	bl	401a50 <dcgettext@plt>
  401e8c:	adrp	x2, 40a000 <__fxstatat@plt+0x8500>
  401e90:	mov	x1, x0
  401e94:	add	x2, x2, #0x15
  401e98:	mov	w0, #0x1                   	// #1
  401e9c:	mov	x3, x20
  401ea0:	bl	401860 <__printf_chk@plt>
  401ea4:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  401ea8:	add	x1, x1, #0xa3
  401eac:	mov	w2, #0x5                   	// #5
  401eb0:	mov	x0, xzr
  401eb4:	bl	401a50 <dcgettext@plt>
  401eb8:	adrp	x8, 409000 <__fxstatat@plt+0x7500>
  401ebc:	adrp	x9, 409000 <__fxstatat@plt+0x7500>
  401ec0:	add	x8, x8, #0xdf8
  401ec4:	add	x9, x9, #0xfbb
  401ec8:	cmp	x21, x20
  401ecc:	mov	x1, x0
  401ed0:	csel	x3, x9, x8, eq  // eq = none
  401ed4:	mov	w0, #0x1                   	// #1
  401ed8:	mov	x2, x21
  401edc:	bl	401860 <__printf_chk@plt>
  401ee0:	mov	w0, w19
  401ee4:	bl	401740 <exit@plt>
  401ee8:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  401eec:	ldr	x20, [x8, #664]
  401ef0:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  401ef4:	add	x1, x1, #0x7e8
  401ef8:	mov	w2, #0x5                   	// #5
  401efc:	mov	x0, xzr
  401f00:	bl	401a50 <dcgettext@plt>
  401f04:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  401f08:	ldr	x3, [x8, #752]
  401f0c:	mov	x2, x0
  401f10:	mov	w1, #0x1                   	// #1
  401f14:	mov	x0, x20
  401f18:	bl	401960 <__fprintf_chk@plt>
  401f1c:	mov	w0, w19
  401f20:	bl	401740 <exit@plt>
  401f24:	sub	sp, sp, #0x110
  401f28:	stp	x29, x30, [sp, #176]
  401f2c:	stp	x28, x27, [sp, #192]
  401f30:	stp	x26, x25, [sp, #208]
  401f34:	stp	x24, x23, [sp, #224]
  401f38:	stp	x22, x21, [sp, #240]
  401f3c:	stp	x20, x19, [sp, #256]
  401f40:	ldr	x8, [x1]
  401f44:	mov	w20, w0
  401f48:	add	x29, sp, #0xb0
  401f4c:	mov	x19, x1
  401f50:	mov	x0, x8
  401f54:	bl	403220 <__fxstatat@plt+0x1720>
  401f58:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  401f5c:	add	x1, x1, #0xdf8
  401f60:	mov	w0, #0x6                   	// #6
  401f64:	bl	401af0 <setlocale@plt>
  401f68:	adrp	x21, 409000 <__fxstatat@plt+0x7500>
  401f6c:	add	x21, x21, #0xf06
  401f70:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  401f74:	add	x1, x1, #0xee7
  401f78:	mov	x0, x21
  401f7c:	bl	401840 <bindtextdomain@plt>
  401f80:	mov	x0, x21
  401f84:	bl	401940 <textdomain@plt>
  401f88:	adrp	x0, 403000 <__fxstatat@plt+0x1500>
  401f8c:	add	x0, x0, #0x114
  401f90:	bl	409568 <__fxstatat@plt+0x7a68>
  401f94:	sub	x0, x29, #0x30
  401f98:	bl	4023cc <__fxstatat@plt+0x8cc>
  401f9c:	adrp	x21, 409000 <__fxstatat@plt+0x7500>
  401fa0:	adrp	x22, 409000 <__fxstatat@plt+0x7500>
  401fa4:	adrp	x27, 409000 <__fxstatat@plt+0x7500>
  401fa8:	adrp	x28, 409000 <__fxstatat@plt+0x7500>
  401fac:	mov	w23, wzr
  401fb0:	mov	w26, #0xffffffff            	// #-1
  401fb4:	mov	w8, #0x10                  	// #16
  401fb8:	add	x21, x21, #0xef9
  401fbc:	add	x22, x22, #0x5d8
  401fc0:	add	x27, x27, #0x5cf
  401fc4:	adrp	x25, 41b000 <__fxstatat@plt+0x19500>
  401fc8:	add	x28, x28, #0x5a0
  401fcc:	mov	w0, w20
  401fd0:	mov	x1, x19
  401fd4:	mov	x2, x21
  401fd8:	mov	x3, x22
  401fdc:	mov	x4, xzr
  401fe0:	mov	w24, w8
  401fe4:	bl	401950 <getopt_long@plt>
  401fe8:	cmp	w0, #0x47
  401fec:	b.le	4020bc <__fxstatat@plt+0x5bc>
  401ff0:	sub	w8, w0, #0x48
  401ff4:	cmp	w8, #0x2e
  401ff8:	b.hi	402018 <__fxstatat@plt+0x518>  // b.pmore
  401ffc:	adr	x9, 401fcc <__fxstatat@plt+0x4cc>
  402000:	ldrb	w10, [x28, x8]
  402004:	add	x9, x9, x10, lsl #2
  402008:	mov	w8, #0x11                  	// #17
  40200c:	br	x9
  402010:	mov	w8, #0x2                   	// #2
  402014:	b	401fcc <__fxstatat@plt+0x4cc>
  402018:	sub	w8, w0, #0x100
  40201c:	cmp	w8, #0x3
  402020:	b.hi	4022d4 <__fxstatat@plt+0x7d4>  // b.pmore
  402024:	adr	x9, 402034 <__fxstatat@plt+0x534>
  402028:	ldrb	w10, [x27, x8]
  40202c:	add	x9, x9, x10, lsl #2
  402030:	br	x9
  402034:	mov	w26, #0x1                   	// #1
  402038:	mov	w8, w24
  40203c:	b	401fcc <__fxstatat@plt+0x4cc>
  402040:	mov	w8, #0x1                   	// #1
  402044:	stur	w8, [x29, #-48]
  402048:	mov	w8, w24
  40204c:	b	401fcc <__fxstatat@plt+0x4cc>
  402050:	mov	w23, #0x1                   	// #1
  402054:	mov	w8, w24
  402058:	b	401fcc <__fxstatat@plt+0x4cc>
  40205c:	mov	w23, wzr
  402060:	mov	w8, w24
  402064:	b	401fcc <__fxstatat@plt+0x4cc>
  402068:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  40206c:	ldr	x8, [x8, #672]
  402070:	str	x8, [x25, #712]
  402074:	mov	w8, w24
  402078:	b	401fcc <__fxstatat@plt+0x4cc>
  40207c:	mov	w8, #0x1                   	// #1
  402080:	sturb	w8, [x29, #-44]
  402084:	mov	w8, w24
  402088:	b	401fcc <__fxstatat@plt+0x4cc>
  40208c:	mov	w8, #0x10                  	// #16
  402090:	b	401fcc <__fxstatat@plt+0x4cc>
  402094:	mov	w26, wzr
  402098:	mov	w8, w24
  40209c:	b	401fcc <__fxstatat@plt+0x4cc>
  4020a0:	mov	w8, #0x1                   	// #1
  4020a4:	sturb	w8, [x29, #-31]
  4020a8:	mov	w8, w24
  4020ac:	b	401fcc <__fxstatat@plt+0x4cc>
  4020b0:	stur	wzr, [x29, #-48]
  4020b4:	mov	w8, w24
  4020b8:	b	401fcc <__fxstatat@plt+0x4cc>
  4020bc:	cmn	w0, #0x1
  4020c0:	b.ne	402238 <__fxstatat@plt+0x738>  // b.any
  4020c4:	ldurb	w8, [x29, #-44]
  4020c8:	cbz	w8, 4020e0 <__fxstatat@plt+0x5e0>
  4020cc:	cmp	w24, #0x10
  4020d0:	b.ne	4020e4 <__fxstatat@plt+0x5e4>  // b.any
  4020d4:	cmp	w26, #0x1
  4020d8:	b.eq	402374 <__fxstatat@plt+0x874>  // b.none
  4020dc:	mov	w26, wzr
  4020e0:	mov	w24, #0x10                  	// #16
  4020e4:	adrp	x22, 41b000 <__fxstatat@plt+0x19500>
  4020e8:	ldr	x1, [x25, #712]
  4020ec:	ldrsw	x8, [x22, #680]
  4020f0:	cmp	w26, #0x0
  4020f4:	mov	w9, #0x1                   	// #1
  4020f8:	cset	w10, ne  // ne = any
  4020fc:	cmp	x1, #0x0
  402100:	sub	w11, w20, w8
  402104:	cinc	w9, w9, eq  // eq = none
  402108:	cmp	w11, w9
  40210c:	sturb	w10, [x29, #-32]
  402110:	b.lt	402290 <__fxstatat@plt+0x790>  // b.tstop
  402114:	cbz	x1, 402144 <__fxstatat@plt+0x644>
  402118:	mov	x2, sp
  40211c:	mov	w0, wzr
  402120:	bl	401ac0 <__xstat@plt>
  402124:	cbnz	w0, 4022dc <__fxstatat@plt+0x7dc>
  402128:	ldr	w20, [sp, #28]
  40212c:	mov	w0, w20
  402130:	bl	402414 <__fxstatat@plt+0x914>
  402134:	stur	x0, [x29, #-16]
  402138:	ldurb	w8, [x29, #-44]
  40213c:	cbnz	w8, 4021d0 <__fxstatat@plt+0x6d0>
  402140:	b	4021ec <__fxstatat@plt+0x6ec>
  402144:	add	w9, w8, #0x1
  402148:	str	w9, [x22, #680]
  40214c:	ldr	x21, [x19, x8, lsl #3]
  402150:	ldrb	w8, [x21]
  402154:	cbz	w8, 402164 <__fxstatat@plt+0x664>
  402158:	mov	x0, x21
  40215c:	bl	405564 <__fxstatat@plt+0x3a64>
  402160:	b	402168 <__fxstatat@plt+0x668>
  402164:	mov	x0, xzr
  402168:	stur	x0, [x29, #-16]
  40216c:	ldrb	w8, [x21]
  402170:	cbz	w8, 402188 <__fxstatat@plt+0x688>
  402174:	mov	x0, x21
  402178:	bl	401770 <getgrnam@plt>
  40217c:	cbz	x0, 402198 <__fxstatat@plt+0x698>
  402180:	ldr	w20, [x0, #16]
  402184:	b	4021c4 <__fxstatat@plt+0x6c4>
  402188:	mov	w20, #0xffffffff            	// #-1
  40218c:	ldurb	w8, [x29, #-44]
  402190:	cbnz	w8, 4021d0 <__fxstatat@plt+0x6d0>
  402194:	b	4021ec <__fxstatat@plt+0x6ec>
  402198:	adrp	x4, 409000 <__fxstatat@plt+0x7500>
  40219c:	add	x4, x4, #0xdf8
  4021a0:	mov	x3, sp
  4021a4:	mov	w2, #0xa                   	// #10
  4021a8:	mov	x0, x21
  4021ac:	mov	x1, xzr
  4021b0:	bl	40568c <__fxstatat@plt+0x3b8c>
  4021b4:	cbnz	w0, 402398 <__fxstatat@plt+0x898>
  4021b8:	ldr	x20, [sp]
  4021bc:	lsr	x8, x20, #32
  4021c0:	cbnz	x8, 402398 <__fxstatat@plt+0x898>
  4021c4:	bl	4017a0 <endgrent@plt>
  4021c8:	ldurb	w8, [x29, #-44]
  4021cc:	cbz	w8, 4021ec <__fxstatat@plt+0x6ec>
  4021d0:	eor	w8, w23, #0x1
  4021d4:	tbnz	w8, #0, 4021ec <__fxstatat@plt+0x6ec>
  4021d8:	adrp	x0, 41b000 <__fxstatat@plt+0x19500>
  4021dc:	add	x0, x0, #0x2d0
  4021e0:	bl	404b3c <__fxstatat@plt+0x303c>
  4021e4:	stur	x0, [x29, #-40]
  4021e8:	cbz	x0, 402304 <__fxstatat@plt+0x804>
  4021ec:	ldrsw	x8, [x22, #680]
  4021f0:	orr	w1, w24, #0x400
  4021f4:	sub	x6, x29, #0x30
  4021f8:	mov	w2, #0xffffffff            	// #-1
  4021fc:	add	x0, x19, x8, lsl #3
  402200:	mov	w4, #0xffffffff            	// #-1
  402204:	mov	w5, #0xffffffff            	// #-1
  402208:	mov	w3, w20
  40220c:	bl	40249c <__fxstatat@plt+0x99c>
  402210:	ldp	x20, x19, [sp, #256]
  402214:	ldp	x22, x21, [sp, #240]
  402218:	ldp	x24, x23, [sp, #224]
  40221c:	ldp	x26, x25, [sp, #208]
  402220:	ldp	x28, x27, [sp, #192]
  402224:	ldp	x29, x30, [sp, #176]
  402228:	mvn	w8, w0
  40222c:	and	w0, w8, #0x1
  402230:	add	sp, sp, #0x110
  402234:	ret
  402238:	cmn	w0, #0x3
  40223c:	b.ne	402280 <__fxstatat@plt+0x780>  // b.any
  402240:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  402244:	adrp	x9, 41b000 <__fxstatat@plt+0x19500>
  402248:	ldr	x0, [x8, #688]
  40224c:	ldr	x3, [x9, #552]
  402250:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  402254:	adrp	x2, 409000 <__fxstatat@plt+0x7500>
  402258:	adrp	x4, 409000 <__fxstatat@plt+0x7500>
  40225c:	adrp	x5, 409000 <__fxstatat@plt+0x7500>
  402260:	add	x1, x1, #0xee1
  402264:	add	x2, x2, #0xf02
  402268:	add	x4, x4, #0xf10
  40226c:	add	x5, x5, #0xf20
  402270:	mov	x6, xzr
  402274:	bl	405180 <__fxstatat@plt+0x3680>
  402278:	mov	w0, wzr
  40227c:	bl	401740 <exit@plt>
  402280:	cmn	w0, #0x2
  402284:	b.ne	4022d4 <__fxstatat@plt+0x7d4>  // b.any
  402288:	mov	w0, wzr
  40228c:	bl	401c1c <__fxstatat@plt+0x11c>
  402290:	cmp	w8, w20
  402294:	b.ge	402348 <__fxstatat@plt+0x848>  // b.tcont
  402298:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  40229c:	add	x1, x1, #0xf67
  4022a0:	mov	w2, #0x5                   	// #5
  4022a4:	mov	x0, xzr
  4022a8:	bl	401a50 <dcgettext@plt>
  4022ac:	sub	w8, w20, #0x1
  4022b0:	ldr	x8, [x19, w8, sxtw #3]
  4022b4:	mov	x19, x0
  4022b8:	mov	x0, x8
  4022bc:	bl	4049ec <__fxstatat@plt+0x2eec>
  4022c0:	mov	x3, x0
  4022c4:	mov	w0, wzr
  4022c8:	mov	w1, wzr
  4022cc:	mov	x2, x19
  4022d0:	bl	401750 <error@plt>
  4022d4:	mov	w0, #0x1                   	// #1
  4022d8:	bl	401c1c <__fxstatat@plt+0x11c>
  4022dc:	bl	401ab0 <__errno_location@plt>
  4022e0:	ldr	w19, [x0]
  4022e4:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  4022e8:	add	x1, x1, #0xf80
  4022ec:	mov	w2, #0x5                   	// #5
  4022f0:	mov	x0, xzr
  4022f4:	bl	401a50 <dcgettext@plt>
  4022f8:	ldr	x1, [x25, #712]
  4022fc:	mov	x20, x0
  402300:	b	40232c <__fxstatat@plt+0x82c>
  402304:	bl	401ab0 <__errno_location@plt>
  402308:	ldr	w19, [x0]
  40230c:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  402310:	add	x1, x1, #0xf80
  402314:	mov	w2, #0x5                   	// #5
  402318:	mov	x0, xzr
  40231c:	bl	401a50 <dcgettext@plt>
  402320:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402324:	mov	x20, x0
  402328:	add	x1, x1, #0x53d
  40232c:	mov	w0, #0x4                   	// #4
  402330:	bl	404580 <__fxstatat@plt+0x2a80>
  402334:	mov	x3, x0
  402338:	mov	w0, #0x1                   	// #1
  40233c:	mov	w1, w19
  402340:	mov	x2, x20
  402344:	bl	401750 <error@plt>
  402348:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  40234c:	add	x1, x1, #0xf57
  402350:	mov	w2, #0x5                   	// #5
  402354:	mov	x0, xzr
  402358:	bl	401a50 <dcgettext@plt>
  40235c:	mov	x2, x0
  402360:	mov	w0, wzr
  402364:	mov	w1, wzr
  402368:	bl	401750 <error@plt>
  40236c:	mov	w0, #0x1                   	// #1
  402370:	bl	401c1c <__fxstatat@plt+0x11c>
  402374:	adrp	x1, 409000 <__fxstatat@plt+0x7500>
  402378:	add	x1, x1, #0xf2d
  40237c:	mov	w2, #0x5                   	// #5
  402380:	mov	x0, xzr
  402384:	bl	401a50 <dcgettext@plt>
  402388:	mov	x2, x0
  40238c:	mov	w0, #0x1                   	// #1
  402390:	mov	w1, wzr
  402394:	bl	401750 <error@plt>
  402398:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  40239c:	add	x1, x1, #0x12a
  4023a0:	mov	w2, #0x5                   	// #5
  4023a4:	mov	x0, xzr
  4023a8:	bl	401a50 <dcgettext@plt>
  4023ac:	mov	x19, x0
  4023b0:	mov	x0, x21
  4023b4:	bl	4049ec <__fxstatat@plt+0x2eec>
  4023b8:	mov	x3, x0
  4023bc:	mov	w0, #0x1                   	// #1
  4023c0:	mov	w1, wzr
  4023c4:	mov	x2, x19
  4023c8:	bl	401750 <error@plt>
  4023cc:	mov	w8, #0x2                   	// #2
  4023d0:	mov	w9, #0x1                   	// #1
  4023d4:	str	xzr, [x0, #8]
  4023d8:	strb	wzr, [x0, #4]
  4023dc:	str	w8, [x0]
  4023e0:	strh	w9, [x0, #16]
  4023e4:	stp	xzr, xzr, [x0, #24]
  4023e8:	ret
  4023ec:	stp	x29, x30, [sp, #-32]!
  4023f0:	str	x19, [sp, #16]
  4023f4:	mov	x19, x0
  4023f8:	ldr	x0, [x0, #24]
  4023fc:	mov	x29, sp
  402400:	bl	4019b0 <free@plt>
  402404:	ldr	x0, [x19, #32]
  402408:	ldr	x19, [sp, #16]
  40240c:	ldp	x29, x30, [sp], #32
  402410:	b	4019b0 <free@plt>
  402414:	sub	sp, sp, #0x40
  402418:	stp	x29, x30, [sp, #32]
  40241c:	str	x19, [sp, #48]
  402420:	add	x29, sp, #0x20
  402424:	mov	w19, w0
  402428:	bl	401ad0 <getgrgid@plt>
  40242c:	cbz	x0, 402438 <__fxstatat@plt+0x938>
  402430:	ldr	x0, [x0]
  402434:	b	402444 <__fxstatat@plt+0x944>
  402438:	mov	w0, w19
  40243c:	add	x1, sp, #0x8
  402440:	bl	4031e8 <__fxstatat@plt+0x16e8>
  402444:	bl	405564 <__fxstatat@plt+0x3a64>
  402448:	ldr	x19, [sp, #48]
  40244c:	ldp	x29, x30, [sp, #32]
  402450:	add	sp, sp, #0x40
  402454:	ret
  402458:	sub	sp, sp, #0x40
  40245c:	stp	x29, x30, [sp, #32]
  402460:	str	x19, [sp, #48]
  402464:	add	x29, sp, #0x20
  402468:	mov	w19, w0
  40246c:	bl	401980 <getpwuid@plt>
  402470:	cbz	x0, 40247c <__fxstatat@plt+0x97c>
  402474:	ldr	x0, [x0]
  402478:	b	402488 <__fxstatat@plt+0x988>
  40247c:	mov	w0, w19
  402480:	add	x1, sp, #0x8
  402484:	bl	4031e8 <__fxstatat@plt+0x16e8>
  402488:	bl	405564 <__fxstatat@plt+0x3a64>
  40248c:	ldr	x19, [sp, #48]
  402490:	ldp	x29, x30, [sp, #32]
  402494:	add	sp, sp, #0x40
  402498:	ret
  40249c:	sub	sp, sp, #0x1a0
  4024a0:	and	w8, w5, w4
  4024a4:	stp	x22, x21, [sp, #384]
  4024a8:	stp	x20, x19, [sp, #400]
  4024ac:	mov	x19, x6
  4024b0:	mov	w21, w4
  4024b4:	cmn	w8, #0x1
  4024b8:	stp	x29, x30, [sp, #320]
  4024bc:	stp	x28, x27, [sp, #336]
  4024c0:	stp	x26, x25, [sp, #352]
  4024c4:	stp	x24, x23, [sp, #368]
  4024c8:	add	x29, sp, #0x140
  4024cc:	str	w3, [sp, #28]
  4024d0:	stp	w2, w5, [sp, #36]
  4024d4:	str	w8, [sp, #44]
  4024d8:	b.ne	4024e4 <__fxstatat@plt+0x9e4>  // b.any
  4024dc:	ldrb	w8, [x19, #16]
  4024e0:	cbz	w8, 403048 <__fxstatat@plt+0x1548>
  4024e4:	mov	w8, wzr
  4024e8:	orr	w1, w8, w1
  4024ec:	mov	x2, xzr
  4024f0:	bl	405600 <__fxstatat@plt+0x3b00>
  4024f4:	mov	x22, x0
  4024f8:	bl	406294 <__fxstatat@plt+0x4794>
  4024fc:	cbz	x0, 402fa8 <__fxstatat@plt+0x14a8>
  402500:	ldr	w10, [sp, #36]
  402504:	adrp	x8, 40a000 <__fxstatat@plt+0x8500>
  402508:	adrp	x9, 40a000 <__fxstatat@plt+0x8500>
  40250c:	add	x8, x8, #0x2f9
  402510:	add	x9, x9, #0x312
  402514:	cmn	w10, #0x1
  402518:	adrp	x23, 40a000 <__fxstatat@plt+0x8500>
  40251c:	mov	x26, x0
  402520:	add	x23, x23, #0x13c
  402524:	csel	x8, x9, x8, eq  // eq = none
  402528:	mov	w25, #0x1                   	// #1
  40252c:	str	x8, [sp]
  402530:	str	x22, [sp, #16]
  402534:	str	w21, [sp, #32]
  402538:	b	4025a4 <__fxstatat@plt+0xaa4>
  40253c:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402540:	mov	w2, #0x5                   	// #5
  402544:	mov	x0, xzr
  402548:	add	x1, x1, #0x327
  40254c:	bl	401a50 <dcgettext@plt>
  402550:	ldr	x1, [sp, #48]
  402554:	mov	x20, x0
  402558:	mov	w0, #0x4                   	// #4
  40255c:	bl	404580 <__fxstatat@plt+0x2a80>
  402560:	mov	x2, x0
  402564:	mov	w0, #0x1                   	// #1
  402568:	mov	x1, x20
  40256c:	bl	401860 <__printf_chk@plt>
  402570:	mov	x0, x24
  402574:	bl	4019b0 <free@plt>
  402578:	mov	x0, x23
  40257c:	bl	4019b0 <free@plt>
  402580:	adrp	x23, 40a000 <__fxstatat@plt+0x8500>
  402584:	add	x23, x23, #0x13c
  402588:	ldrb	w8, [x19, #4]
  40258c:	cbz	w8, 40266c <__fxstatat@plt+0xb6c>
  402590:	mov	x0, x22
  402594:	and	w25, w25, w28
  402598:	bl	406294 <__fxstatat@plt+0x4794>
  40259c:	mov	x26, x0
  4025a0:	cbz	x0, 402fac <__fxstatat@plt+0x14ac>
  4025a4:	ldrh	w8, [x26, #108]
  4025a8:	ldp	x27, x28, [x26, #48]
  4025ac:	sub	w8, w8, #0x1
  4025b0:	cmp	w8, #0x9
  4025b4:	b.hi	402758 <__fxstatat@plt+0xc58>  // b.pmore
  4025b8:	adr	x9, 4025c8 <__fxstatat@plt+0xac8>
  4025bc:	ldrb	w10, [x23, x8]
  4025c0:	add	x9, x9, x10, lsl #2
  4025c4:	br	x9
  4025c8:	ldrb	w8, [x19, #4]
  4025cc:	cbz	w8, 402758 <__fxstatat@plt+0xc58>
  4025d0:	ldr	x8, [x19, #8]
  4025d4:	cbz	x8, 402890 <__fxstatat@plt+0xd90>
  4025d8:	ldr	x9, [x26, #128]
  4025dc:	ldr	x10, [x8]
  4025e0:	cmp	x9, x10
  4025e4:	b.ne	402890 <__fxstatat@plt+0xd90>  // b.any
  4025e8:	ldr	x9, [x26, #120]
  4025ec:	ldr	x8, [x8, #8]
  4025f0:	cmp	x9, x8
  4025f4:	b.ne	402890 <__fxstatat@plt+0xd90>  // b.any
  4025f8:	adrp	x23, 40a000 <__fxstatat@plt+0x8500>
  4025fc:	add	x23, x23, #0x53d
  402600:	mov	x0, x28
  402604:	mov	x1, x23
  402608:	bl	401970 <strcmp@plt>
  40260c:	mov	w2, #0x5                   	// #5
  402610:	cbz	w0, 402c80 <__fxstatat@plt+0x1180>
  402614:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402618:	mov	x0, xzr
  40261c:	add	x1, x1, #0x194
  402620:	bl	401a50 <dcgettext@plt>
  402624:	mov	x20, x0
  402628:	mov	w1, #0x4                   	// #4
  40262c:	mov	w0, wzr
  402630:	mov	x2, x28
  402634:	bl	4044e8 <__fxstatat@plt+0x29e8>
  402638:	mov	x21, x0
  40263c:	mov	w0, #0x1                   	// #1
  402640:	mov	w1, #0x4                   	// #4
  402644:	mov	x2, x23
  402648:	bl	4044e8 <__fxstatat@plt+0x29e8>
  40264c:	mov	x3, x21
  402650:	ldr	w21, [sp, #32]
  402654:	mov	x4, x0
  402658:	mov	w0, wzr
  40265c:	mov	w1, wzr
  402660:	mov	x2, x20
  402664:	bl	401750 <error@plt>
  402668:	b	402cb4 <__fxstatat@plt+0x11b4>
  40266c:	mov	w2, #0x4                   	// #4
  402670:	mov	x0, x22
  402674:	mov	x1, x26
  402678:	bl	4076f4 <__fxstatat@plt+0x5bf4>
  40267c:	b	402590 <__fxstatat@plt+0xa90>
  402680:	ldrb	w8, [x19, #17]
  402684:	str	x28, [sp, #48]
  402688:	cbnz	w8, 40287c <__fxstatat@plt+0xd7c>
  40268c:	ldr	w20, [x26, #64]
  402690:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402694:	mov	w2, #0x5                   	// #5
  402698:	mov	x0, xzr
  40269c:	add	x1, x1, #0x210
  4026a0:	b	4026d4 <__fxstatat@plt+0xbd4>
  4026a4:	ldr	x8, [x26, #88]
  4026a8:	cbnz	x8, 4026b4 <__fxstatat@plt+0xbb4>
  4026ac:	ldr	x8, [x26, #32]
  4026b0:	cbz	x8, 402a18 <__fxstatat@plt+0xf18>
  4026b4:	ldrb	w8, [x19, #17]
  4026b8:	str	x28, [sp, #48]
  4026bc:	cbnz	w8, 40287c <__fxstatat@plt+0xd7c>
  4026c0:	ldr	w20, [x26, #64]
  4026c4:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  4026c8:	mov	w2, #0x5                   	// #5
  4026cc:	mov	x0, xzr
  4026d0:	add	x1, x1, #0x1ff
  4026d4:	bl	401a50 <dcgettext@plt>
  4026d8:	mov	x21, x0
  4026dc:	mov	w0, #0x4                   	// #4
  4026e0:	mov	x1, x28
  4026e4:	bl	404580 <__fxstatat@plt+0x2a80>
  4026e8:	mov	x2, x21
  4026ec:	ldr	w21, [sp, #32]
  4026f0:	mov	x3, x0
  4026f4:	mov	w0, wzr
  4026f8:	mov	w1, w20
  4026fc:	b	402878 <__fxstatat@plt+0xd78>
  402700:	mov	x0, x22
  402704:	mov	x1, x26
  402708:	bl	405650 <__fxstatat@plt+0x3b50>
  40270c:	tbz	w0, #0, 402758 <__fxstatat@plt+0xc58>
  402710:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402714:	mov	w2, #0x5                   	// #5
  402718:	mov	x0, xzr
  40271c:	add	x1, x1, #0x229
  402720:	bl	401a50 <dcgettext@plt>
  402724:	mov	x20, x0
  402728:	mov	w1, #0x3                   	// #3
  40272c:	mov	w0, wzr
  402730:	mov	x2, x28
  402734:	bl	4047ac <__fxstatat@plt+0x2cac>
  402738:	mov	x3, x0
  40273c:	mov	w0, wzr
  402740:	mov	w1, wzr
  402744:	mov	x2, x20
  402748:	bl	401750 <error@plt>
  40274c:	b	402cf8 <__fxstatat@plt+0x11f8>
  402750:	ldrb	w8, [x19, #4]
  402754:	cbz	w8, 402890 <__fxstatat@plt+0xd90>
  402758:	ldr	w8, [sp, #44]
  40275c:	cmn	w8, #0x1
  402760:	b.ne	402778 <__fxstatat@plt+0xc78>  // b.any
  402764:	ldr	w8, [x19]
  402768:	cmp	w8, #0x2
  40276c:	b.ne	402778 <__fxstatat@plt+0xc78>  // b.any
  402770:	ldr	x8, [x19, #8]
  402774:	cbz	x8, 4028b8 <__fxstatat@plt+0xdb8>
  402778:	ldrb	w8, [x19, #16]
  40277c:	add	x24, x26, #0x78
  402780:	cbz	w8, 402818 <__fxstatat@plt+0xd18>
  402784:	ldr	w8, [x26, #136]
  402788:	and	w8, w8, #0xf000
  40278c:	cmp	w8, #0xa, lsl #12
  402790:	b.ne	402818 <__fxstatat@plt+0xd18>  // b.any
  402794:	ldr	w1, [x22, #44]
  402798:	add	x3, sp, #0x38
  40279c:	mov	w0, wzr
  4027a0:	mov	x2, x27
  4027a4:	mov	w4, wzr
  4027a8:	add	x24, sp, #0x38
  4027ac:	bl	401b00 <__fxstatat@plt>
  4027b0:	cbz	w0, 402818 <__fxstatat@plt+0xd18>
  4027b4:	ldrb	w8, [x19, #17]
  4027b8:	str	x28, [sp, #48]
  4027bc:	cbnz	w8, 402804 <__fxstatat@plt+0xd04>
  4027c0:	bl	401ab0 <__errno_location@plt>
  4027c4:	ldr	w20, [x0]
  4027c8:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  4027cc:	mov	w2, #0x5                   	// #5
  4027d0:	mov	x0, xzr
  4027d4:	add	x1, x1, #0x2e3
  4027d8:	bl	401a50 <dcgettext@plt>
  4027dc:	mov	x21, x0
  4027e0:	mov	w0, #0x4                   	// #4
  4027e4:	mov	x1, x28
  4027e8:	bl	404580 <__fxstatat@plt+0x2a80>
  4027ec:	mov	x2, x21
  4027f0:	ldr	w21, [sp, #32]
  4027f4:	mov	x3, x0
  4027f8:	mov	w0, wzr
  4027fc:	mov	w1, w20
  402800:	bl	401750 <error@plt>
  402804:	mov	w28, wzr
  402808:	mov	w8, #0x1                   	// #1
  40280c:	add	x24, sp, #0x38
  402810:	mov	w9, #0x1                   	// #1
  402814:	b	402d54 <__fxstatat@plt+0x1254>
  402818:	cmn	w21, #0x1
  40281c:	b.eq	402898 <__fxstatat@plt+0xd98>  // b.none
  402820:	ldr	w9, [x24, #24]
  402824:	ldr	w10, [sp, #40]
  402828:	cmp	w9, w21
  40282c:	cset	w8, eq  // eq = none
  402830:	cmn	w10, #0x1
  402834:	b.eq	4028c8 <__fxstatat@plt+0xdc8>  // b.none
  402838:	cmp	w9, w21
  40283c:	b.eq	4028a4 <__fxstatat@plt+0xda4>  // b.none
  402840:	b	4028c8 <__fxstatat@plt+0xdc8>
  402844:	ldrb	w8, [x19, #17]
  402848:	str	x28, [sp, #48]
  40284c:	cbnz	w8, 40287c <__fxstatat@plt+0xd7c>
  402850:	ldr	w20, [x26, #64]
  402854:	mov	w1, #0x3                   	// #3
  402858:	mov	w0, wzr
  40285c:	mov	x2, x28
  402860:	bl	4047ac <__fxstatat@plt+0x2cac>
  402864:	adrp	x2, 40a000 <__fxstatat@plt+0x8500>
  402868:	mov	x3, x0
  40286c:	mov	w0, wzr
  402870:	mov	w1, w20
  402874:	add	x2, x2, #0x139
  402878:	bl	401750 <error@plt>
  40287c:	mov	x24, xzr
  402880:	mov	w28, wzr
  402884:	mov	w8, #0x1                   	// #1
  402888:	mov	w9, #0x1                   	// #1
  40288c:	b	402d54 <__fxstatat@plt+0x1254>
  402890:	mov	w28, #0x1                   	// #1
  402894:	b	402590 <__fxstatat@plt+0xa90>
  402898:	ldr	w8, [sp, #40]
  40289c:	cmn	w8, #0x1
  4028a0:	b.eq	4028c4 <__fxstatat@plt+0xdc4>  // b.none
  4028a4:	ldr	w8, [x24, #28]
  4028a8:	ldr	w9, [sp, #40]
  4028ac:	cmp	w8, w9
  4028b0:	cset	w8, eq  // eq = none
  4028b4:	b	4028c8 <__fxstatat@plt+0xdc8>
  4028b8:	ldrb	w8, [x19, #16]
  4028bc:	add	x24, x26, #0x78
  4028c0:	cbnz	w8, 402784 <__fxstatat@plt+0xc84>
  4028c4:	mov	w8, #0x1                   	// #1
  4028c8:	ldrh	w9, [x26, #108]
  4028cc:	cmp	w9, #0x6
  4028d0:	b.hi	402984 <__fxstatat@plt+0xe84>  // b.pmore
  4028d4:	mov	w10, #0x1                   	// #1
  4028d8:	lsl	w9, w10, w9
  4028dc:	mov	w10, #0x56                  	// #86
  4028e0:	tst	w9, w10
  4028e4:	b.eq	402984 <__fxstatat@plt+0xe84>  // b.none
  4028e8:	ldr	x9, [x19, #8]
  4028ec:	cbz	x9, 402984 <__fxstatat@plt+0xe84>
  4028f0:	ldr	x10, [x24, #8]
  4028f4:	ldr	x11, [x9]
  4028f8:	cmp	x10, x11
  4028fc:	b.ne	402984 <__fxstatat@plt+0xe84>  // b.any
  402900:	ldr	x10, [x24]
  402904:	ldr	x9, [x9, #8]
  402908:	cmp	x10, x9
  40290c:	b.ne	402984 <__fxstatat@plt+0xe84>  // b.any
  402910:	adrp	x23, 40a000 <__fxstatat@plt+0x8500>
  402914:	add	x23, x23, #0x53d
  402918:	mov	x0, x28
  40291c:	mov	x1, x23
  402920:	bl	401970 <strcmp@plt>
  402924:	mov	w2, #0x5                   	// #5
  402928:	cbz	w0, 402a8c <__fxstatat@plt+0xf8c>
  40292c:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402930:	mov	x0, xzr
  402934:	add	x1, x1, #0x194
  402938:	bl	401a50 <dcgettext@plt>
  40293c:	mov	x20, x0
  402940:	mov	w1, #0x4                   	// #4
  402944:	mov	w0, wzr
  402948:	mov	x2, x28
  40294c:	bl	4044e8 <__fxstatat@plt+0x29e8>
  402950:	mov	x21, x0
  402954:	mov	w0, #0x1                   	// #1
  402958:	mov	w1, #0x4                   	// #4
  40295c:	mov	x2, x23
  402960:	bl	4044e8 <__fxstatat@plt+0x29e8>
  402964:	mov	x3, x21
  402968:	ldr	w21, [sp, #32]
  40296c:	mov	x4, x0
  402970:	mov	w0, wzr
  402974:	mov	w1, wzr
  402978:	mov	x2, x20
  40297c:	bl	401750 <error@plt>
  402980:	b	402ac0 <__fxstatat@plt+0xfc0>
  402984:	str	x28, [sp, #48]
  402988:	cbz	w8, 4029c4 <__fxstatat@plt+0xec4>
  40298c:	ldrb	w8, [x19, #16]
  402990:	ldr	w23, [x22, #44]
  402994:	cbz	w8, 4029d4 <__fxstatat@plt+0xed4>
  402998:	ldr	w8, [sp, #44]
  40299c:	cmn	w8, #0x1
  4029a0:	b.eq	402b40 <__fxstatat@plt+0x1040>  // b.none
  4029a4:	ldr	w8, [x24, #16]
  4029a8:	and	w8, w8, #0xf000
  4029ac:	cmp	w8, #0x8, lsl #12
  4029b0:	b.eq	402a28 <__fxstatat@plt+0xf28>  // b.none
  4029b4:	cmp	w8, #0x4, lsl #12
  4029b8:	b.ne	402b40 <__fxstatat@plt+0x1040>  // b.any
  4029bc:	mov	w20, #0x4900                	// #18688
  4029c0:	b	402a2c <__fxstatat@plt+0xf2c>
  4029c4:	mov	w8, #0x1                   	// #1
  4029c8:	mov	w9, #0x1                   	// #1
  4029cc:	mov	w28, #0x1                   	// #1
  4029d0:	b	402d54 <__fxstatat@plt+0x1254>
  4029d4:	ldr	w2, [sp, #36]
  4029d8:	ldr	w3, [sp, #28]
  4029dc:	mov	w4, #0x100                 	// #256
  4029e0:	mov	w0, w23
  4029e4:	mov	x1, x27
  4029e8:	bl	4019d0 <fchownat@plt>
  4029ec:	cbz	w0, 402d40 <__fxstatat@plt+0x1240>
  4029f0:	bl	401ab0 <__errno_location@plt>
  4029f4:	ldr	w8, [x0]
  4029f8:	adrp	x23, 40a000 <__fxstatat@plt+0x8500>
  4029fc:	add	x23, x23, #0x13c
  402a00:	cmp	w8, #0x5f
  402a04:	b.ne	402b68 <__fxstatat@plt+0x1068>  // b.any
  402a08:	mov	w8, wzr
  402a0c:	mov	w9, wzr
  402a10:	mov	w28, #0x1                   	// #1
  402a14:	b	402d54 <__fxstatat@plt+0x1254>
  402a18:	mov	w28, #0x1                   	// #1
  402a1c:	str	x28, [x26, #32]
  402a20:	mov	w2, #0x1                   	// #1
  402a24:	b	402670 <__fxstatat@plt+0xb70>
  402a28:	mov	w20, #0x900                 	// #2304
  402a2c:	mov	w0, w23
  402a30:	mov	x1, x27
  402a34:	mov	w2, w20
  402a38:	bl	401a90 <openat@plt>
  402a3c:	mov	w21, w0
  402a40:	tbnz	w0, #31, 402af0 <__fxstatat@plt+0xff0>
  402a44:	sub	x2, x29, #0x88
  402a48:	mov	w0, wzr
  402a4c:	mov	w1, w21
  402a50:	bl	401a40 <__fxstat@plt>
  402a54:	adrp	x23, 40a000 <__fxstatat@plt+0x8500>
  402a58:	add	x23, x23, #0x13c
  402a5c:	cbz	w0, 402bd0 <__fxstatat@plt+0x10d0>
  402a60:	bl	401ab0 <__errno_location@plt>
  402a64:	ldr	w22, [x0]
  402a68:	mov	x20, x0
  402a6c:	mov	w0, w21
  402a70:	bl	4018e0 <close@plt>
  402a74:	str	w22, [x20]
  402a78:	ldr	x22, [sp, #16]
  402a7c:	ldr	w21, [sp, #32]
  402a80:	ldrb	w8, [x19, #17]
  402a84:	cbnz	w8, 402bb0 <__fxstatat@plt+0x10b0>
  402a88:	b	402b70 <__fxstatat@plt+0x1070>
  402a8c:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402a90:	mov	x0, xzr
  402a94:	add	x1, x1, #0x167
  402a98:	bl	401a50 <dcgettext@plt>
  402a9c:	mov	x20, x0
  402aa0:	mov	w0, #0x4                   	// #4
  402aa4:	mov	x1, x28
  402aa8:	bl	404580 <__fxstatat@plt+0x2a80>
  402aac:	mov	x3, x0
  402ab0:	mov	w0, wzr
  402ab4:	mov	w1, wzr
  402ab8:	mov	x2, x20
  402abc:	bl	401750 <error@plt>
  402ac0:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402ac4:	adrp	x23, 40a000 <__fxstatat@plt+0x8500>
  402ac8:	mov	w2, #0x5                   	// #5
  402acc:	mov	x0, xzr
  402ad0:	add	x1, x1, #0x1ce
  402ad4:	add	x23, x23, #0x13c
  402ad8:	bl	401a50 <dcgettext@plt>
  402adc:	mov	x2, x0
  402ae0:	mov	w0, wzr
  402ae4:	mov	w1, wzr
  402ae8:	bl	401750 <error@plt>
  402aec:	b	402cf8 <__fxstatat@plt+0x11f8>
  402af0:	bl	401ab0 <__errno_location@plt>
  402af4:	ldr	w8, [x0]
  402af8:	ldr	w21, [sp, #32]
  402afc:	cmp	w8, #0xd
  402b00:	b.ne	402d24 <__fxstatat@plt+0x1224>  // b.any
  402b04:	ldr	w8, [x24, #16]
  402b08:	and	w8, w8, #0xf000
  402b0c:	cmp	w8, #0x8, lsl #12
  402b10:	b.ne	402b40 <__fxstatat@plt+0x1040>  // b.any
  402b14:	mov	x22, x0
  402b18:	orr	w2, w20, #0x1
  402b1c:	mov	w0, w23
  402b20:	mov	x1, x27
  402b24:	bl	401a90 <openat@plt>
  402b28:	mov	w21, w0
  402b2c:	tbz	w0, #31, 402a44 <__fxstatat@plt+0xf44>
  402b30:	ldr	w8, [x22]
  402b34:	ldr	w21, [sp, #32]
  402b38:	cmp	w8, #0xd
  402b3c:	b.ne	402d24 <__fxstatat@plt+0x1224>  // b.any
  402b40:	ldr	x22, [sp, #16]
  402b44:	ldr	w2, [sp, #36]
  402b48:	ldr	w3, [sp, #28]
  402b4c:	mov	x1, x27
  402b50:	ldr	w0, [x22, #44]
  402b54:	mov	w4, wzr
  402b58:	bl	4019d0 <fchownat@plt>
  402b5c:	adrp	x23, 40a000 <__fxstatat@plt+0x8500>
  402b60:	add	x23, x23, #0x13c
  402b64:	cbz	w0, 402bc0 <__fxstatat@plt+0x10c0>
  402b68:	ldrb	w8, [x19, #17]
  402b6c:	cbnz	w8, 402bb0 <__fxstatat@plt+0x10b0>
  402b70:	bl	401ab0 <__errno_location@plt>
  402b74:	ldr	x1, [sp]
  402b78:	ldr	w20, [x0]
  402b7c:	mov	w2, #0x5                   	// #5
  402b80:	mov	x0, xzr
  402b84:	bl	401a50 <dcgettext@plt>
  402b88:	mov	x21, x0
  402b8c:	mov	w0, #0x4                   	// #4
  402b90:	mov	x1, x28
  402b94:	bl	404580 <__fxstatat@plt+0x2a80>
  402b98:	mov	x2, x21
  402b9c:	ldr	w21, [sp, #32]
  402ba0:	mov	x3, x0
  402ba4:	mov	w0, wzr
  402ba8:	mov	w1, w20
  402bac:	bl	401750 <error@plt>
  402bb0:	mov	w9, wzr
  402bb4:	mov	w28, wzr
  402bb8:	mov	w8, #0x1                   	// #1
  402bbc:	b	402d54 <__fxstatat@plt+0x1254>
  402bc0:	mov	w9, wzr
  402bc4:	mov	w8, #0x1                   	// #1
  402bc8:	mov	w28, #0x1                   	// #1
  402bcc:	b	402d54 <__fxstatat@plt+0x1254>
  402bd0:	ldr	x8, [x24, #8]
  402bd4:	ldur	x9, [x29, #-128]
  402bd8:	cmp	x8, x9
  402bdc:	b.ne	402c50 <__fxstatat@plt+0x1150>  // b.any
  402be0:	ldr	x8, [x24]
  402be4:	ldur	x9, [x29, #-136]
  402be8:	cmp	x8, x9
  402bec:	b.ne	402c50 <__fxstatat@plt+0x1150>  // b.any
  402bf0:	ldr	w8, [sp, #32]
  402bf4:	cmn	w8, #0x1
  402bf8:	b.eq	402c0c <__fxstatat@plt+0x110c>  // b.none
  402bfc:	ldur	w8, [x29, #-112]
  402c00:	ldr	w9, [sp, #32]
  402c04:	cmp	w8, w9
  402c08:	b.ne	402c28 <__fxstatat@plt+0x1128>  // b.any
  402c0c:	ldr	w8, [sp, #40]
  402c10:	cmn	w8, #0x1
  402c14:	b.eq	402d00 <__fxstatat@plt+0x1200>  // b.none
  402c18:	ldur	w8, [x29, #-108]
  402c1c:	ldr	w9, [sp, #40]
  402c20:	cmp	w8, w9
  402c24:	b.eq	402d00 <__fxstatat@plt+0x1200>  // b.none
  402c28:	bl	401ab0 <__errno_location@plt>
  402c2c:	ldr	w22, [x0]
  402c30:	mov	x20, x0
  402c34:	mov	w0, w21
  402c38:	bl	4018e0 <close@plt>
  402c3c:	mov	w9, wzr
  402c40:	mov	w8, #0x1                   	// #1
  402c44:	mov	w28, #0x1                   	// #1
  402c48:	str	w22, [x20]
  402c4c:	b	402c74 <__fxstatat@plt+0x1174>
  402c50:	bl	401ab0 <__errno_location@plt>
  402c54:	ldr	w22, [x0]
  402c58:	mov	x20, x0
  402c5c:	mov	w0, w21
  402c60:	bl	4018e0 <close@plt>
  402c64:	mov	w28, wzr
  402c68:	str	w22, [x20]
  402c6c:	mov	w8, #0x1                   	// #1
  402c70:	mov	w9, #0x1                   	// #1
  402c74:	ldr	x22, [sp, #16]
  402c78:	ldr	w21, [sp, #32]
  402c7c:	b	402d54 <__fxstatat@plt+0x1254>
  402c80:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402c84:	mov	x0, xzr
  402c88:	add	x1, x1, #0x167
  402c8c:	bl	401a50 <dcgettext@plt>
  402c90:	mov	x20, x0
  402c94:	mov	w0, #0x4                   	// #4
  402c98:	mov	x1, x28
  402c9c:	bl	404580 <__fxstatat@plt+0x2a80>
  402ca0:	mov	x3, x0
  402ca4:	mov	w0, wzr
  402ca8:	mov	w1, wzr
  402cac:	mov	x2, x20
  402cb0:	bl	401750 <error@plt>
  402cb4:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402cb8:	adrp	x23, 40a000 <__fxstatat@plt+0x8500>
  402cbc:	mov	w2, #0x5                   	// #5
  402cc0:	mov	x0, xzr
  402cc4:	add	x1, x1, #0x1ce
  402cc8:	add	x23, x23, #0x13c
  402ccc:	bl	401a50 <dcgettext@plt>
  402cd0:	mov	x2, x0
  402cd4:	mov	w0, wzr
  402cd8:	mov	w1, wzr
  402cdc:	bl	401750 <error@plt>
  402ce0:	mov	w2, #0x4                   	// #4
  402ce4:	mov	x0, x22
  402ce8:	mov	x1, x26
  402cec:	bl	4076f4 <__fxstatat@plt+0x5bf4>
  402cf0:	mov	x0, x22
  402cf4:	bl	406294 <__fxstatat@plt+0x4794>
  402cf8:	mov	w28, wzr
  402cfc:	b	402590 <__fxstatat@plt+0xa90>
  402d00:	ldr	w1, [sp, #36]
  402d04:	ldr	w2, [sp, #28]
  402d08:	mov	w0, w21
  402d0c:	bl	401ae0 <fchown@plt>
  402d10:	cbnz	w0, 402a60 <__fxstatat@plt+0xf60>
  402d14:	mov	w0, w21
  402d18:	bl	4018e0 <close@plt>
  402d1c:	ldr	w21, [sp, #32]
  402d20:	cbz	w0, 402d3c <__fxstatat@plt+0x123c>
  402d24:	ldr	x22, [sp, #16]
  402d28:	adrp	x23, 40a000 <__fxstatat@plt+0x8500>
  402d2c:	add	x23, x23, #0x13c
  402d30:	ldrb	w8, [x19, #17]
  402d34:	cbnz	w8, 402bb0 <__fxstatat@plt+0x10b0>
  402d38:	b	402b70 <__fxstatat@plt+0x1070>
  402d3c:	ldr	x22, [sp, #16]
  402d40:	adrp	x23, 40a000 <__fxstatat@plt+0x8500>
  402d44:	mov	w9, wzr
  402d48:	mov	w8, #0x1                   	// #1
  402d4c:	mov	w28, #0x1                   	// #1
  402d50:	add	x23, x23, #0x13c
  402d54:	ldr	w10, [x19]
  402d58:	cmp	w10, #0x2
  402d5c:	b.eq	402588 <__fxstatat@plt+0xa88>  // b.none
  402d60:	eor	w11, w28, #0x1
  402d64:	orr	w9, w9, w11
  402d68:	tbnz	w9, #0, 402dac <__fxstatat@plt+0x12ac>
  402d6c:	eor	w9, w8, #0x1
  402d70:	tbnz	w9, #0, 402dac <__fxstatat@plt+0x12ac>
  402d74:	ldr	w9, [sp, #36]
  402d78:	cmn	w9, #0x1
  402d7c:	b.eq	402d90 <__fxstatat@plt+0x1290>  // b.none
  402d80:	ldr	w9, [x24, #24]
  402d84:	ldr	w11, [sp, #36]
  402d88:	cmp	w9, w11
  402d8c:	b.ne	402ddc <__fxstatat@plt+0x12dc>  // b.any
  402d90:	ldr	w9, [sp, #28]
  402d94:	cmn	w9, #0x1
  402d98:	b.eq	402dac <__fxstatat@plt+0x12ac>  // b.none
  402d9c:	ldr	w9, [x24, #28]
  402da0:	ldr	w11, [sp, #28]
  402da4:	cmp	w9, w11
  402da8:	b.ne	402ddc <__fxstatat@plt+0x12dc>  // b.any
  402dac:	cbnz	w10, 402588 <__fxstatat@plt+0xa88>
  402db0:	cmp	w8, #0x0
  402db4:	mov	w8, #0x4                   	// #4
  402db8:	csinc	w8, w8, wzr, ne  // ne = any
  402dbc:	cmp	w28, #0x0
  402dc0:	mov	w9, #0x3                   	// #3
  402dc4:	csel	w27, w8, w9, ne  // ne = any
  402dc8:	cbnz	x24, 402df4 <__fxstatat@plt+0x12f4>
  402dcc:	mov	x23, xzr
  402dd0:	cmp	w27, #0x1
  402dd4:	b.eq	40253c <__fxstatat@plt+0xa3c>  // b.none
  402dd8:	b	402e54 <__fxstatat@plt+0x1354>
  402ddc:	cmp	w8, #0x0
  402de0:	mov	w8, #0x1                   	// #1
  402de4:	cinc	w8, w8, ne  // ne = any
  402de8:	cmp	w28, #0x0
  402dec:	mov	w9, #0x3                   	// #3
  402df0:	csel	w27, w8, w9, ne  // ne = any
  402df4:	ldr	w20, [x24, #24]
  402df8:	mov	w0, w20
  402dfc:	bl	401980 <getpwuid@plt>
  402e00:	cbz	x0, 402e0c <__fxstatat@plt+0x130c>
  402e04:	ldr	x0, [x0]
  402e08:	b	402e18 <__fxstatat@plt+0x1318>
  402e0c:	sub	x1, x29, #0x88
  402e10:	mov	x0, x20
  402e14:	bl	4031e8 <__fxstatat@plt+0x16e8>
  402e18:	bl	405564 <__fxstatat@plt+0x3a64>
  402e1c:	ldr	w20, [x24, #28]
  402e20:	mov	x24, x0
  402e24:	mov	w0, w20
  402e28:	bl	401ad0 <getgrgid@plt>
  402e2c:	cbz	x0, 402e38 <__fxstatat@plt+0x1338>
  402e30:	ldr	x0, [x0]
  402e34:	b	402e44 <__fxstatat@plt+0x1344>
  402e38:	sub	x1, x29, #0x88
  402e3c:	mov	x0, x20
  402e40:	bl	4031e8 <__fxstatat@plt+0x16e8>
  402e44:	bl	405564 <__fxstatat@plt+0x3a64>
  402e48:	mov	x23, x0
  402e4c:	cmp	w27, #0x1
  402e50:	b.eq	40253c <__fxstatat@plt+0xa3c>  // b.none
  402e54:	ldp	x20, x22, [x19, #24]
  402e58:	mov	x0, x20
  402e5c:	mov	x1, x22
  402e60:	bl	403060 <__fxstatat@plt+0x1560>
  402e64:	cmp	x20, #0x0
  402e68:	mov	x21, x0
  402e6c:	csel	x0, x24, xzr, ne  // ne = any
  402e70:	cmp	x22, #0x0
  402e74:	csel	x1, x23, xzr, ne  // ne = any
  402e78:	str	x24, [sp, #8]
  402e7c:	bl	403060 <__fxstatat@plt+0x1560>
  402e80:	cmp	w27, #0x4
  402e84:	mov	x24, x0
  402e88:	b.eq	402ec0 <__fxstatat@plt+0x13c0>  // b.none
  402e8c:	cmp	w27, #0x3
  402e90:	b.eq	402eac <__fxstatat@plt+0x13ac>  // b.none
  402e94:	cmp	w27, #0x2
  402e98:	b.ne	40305c <__fxstatat@plt+0x155c>  // b.any
  402e9c:	cbz	x20, 402ed0 <__fxstatat@plt+0x13d0>
  402ea0:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402ea4:	add	x1, x1, #0x35f
  402ea8:	b	402f54 <__fxstatat@plt+0x1454>
  402eac:	cbz	x24, 402eec <__fxstatat@plt+0x13ec>
  402eb0:	cbz	x20, 402f18 <__fxstatat@plt+0x1418>
  402eb4:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402eb8:	add	x1, x1, #0x3c7
  402ebc:	b	402f54 <__fxstatat@plt+0x1454>
  402ec0:	cbz	x20, 402efc <__fxstatat@plt+0x13fc>
  402ec4:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402ec8:	add	x1, x1, #0x491
  402ecc:	b	402f54 <__fxstatat@plt+0x1454>
  402ed0:	adrp	x8, 40a000 <__fxstatat@plt+0x8500>
  402ed4:	adrp	x9, 40a000 <__fxstatat@plt+0x8500>
  402ed8:	cmp	x22, #0x0
  402edc:	add	x8, x8, #0x3a9
  402ee0:	add	x9, x9, #0x386
  402ee4:	csel	x1, x9, x8, ne  // ne = any
  402ee8:	b	402f54 <__fxstatat@plt+0x1454>
  402eec:	cbz	x20, 402f34 <__fxstatat@plt+0x1434>
  402ef0:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402ef4:	add	x1, x1, #0x445
  402ef8:	b	402f4c <__fxstatat@plt+0x144c>
  402efc:	adrp	x8, 40a000 <__fxstatat@plt+0x8500>
  402f00:	adrp	x9, 40a000 <__fxstatat@plt+0x8500>
  402f04:	cmp	x22, #0x0
  402f08:	add	x8, x8, #0x4cd
  402f0c:	add	x9, x9, #0x4b1
  402f10:	csel	x1, x9, x8, ne  // ne = any
  402f14:	b	402f54 <__fxstatat@plt+0x1454>
  402f18:	adrp	x8, 40a000 <__fxstatat@plt+0x8500>
  402f1c:	adrp	x9, 40a000 <__fxstatat@plt+0x8500>
  402f20:	cmp	x22, #0x0
  402f24:	add	x8, x8, #0x423
  402f28:	add	x9, x9, #0x3f7
  402f2c:	csel	x1, x9, x8, ne  // ne = any
  402f30:	b	402f54 <__fxstatat@plt+0x1454>
  402f34:	adrp	x8, 40a000 <__fxstatat@plt+0x8500>
  402f38:	adrp	x9, 40a000 <__fxstatat@plt+0x8500>
  402f3c:	cmp	x22, #0x0
  402f40:	add	x8, x8, #0x423
  402f44:	add	x9, x9, #0x46d
  402f48:	csel	x1, x9, x8, ne  // ne = any
  402f4c:	mov	x24, x21
  402f50:	mov	x21, xzr
  402f54:	ldr	x22, [sp, #16]
  402f58:	mov	w2, #0x5                   	// #5
  402f5c:	mov	x0, xzr
  402f60:	bl	401a50 <dcgettext@plt>
  402f64:	ldr	x1, [sp, #48]
  402f68:	mov	x20, x0
  402f6c:	mov	w0, #0x4                   	// #4
  402f70:	bl	404580 <__fxstatat@plt+0x2a80>
  402f74:	mov	x2, x0
  402f78:	mov	w0, #0x1                   	// #1
  402f7c:	mov	x1, x20
  402f80:	mov	x3, x24
  402f84:	mov	x4, x21
  402f88:	bl	401860 <__printf_chk@plt>
  402f8c:	mov	x0, x24
  402f90:	bl	4019b0 <free@plt>
  402f94:	mov	x0, x21
  402f98:	bl	4019b0 <free@plt>
  402f9c:	ldr	w21, [sp, #32]
  402fa0:	ldr	x24, [sp, #8]
  402fa4:	b	402570 <__fxstatat@plt+0xa70>
  402fa8:	mov	w25, #0x1                   	// #1
  402fac:	bl	401ab0 <__errno_location@plt>
  402fb0:	ldr	w20, [x0]
  402fb4:	mov	x21, x0
  402fb8:	cbz	w20, 402fec <__fxstatat@plt+0x14ec>
  402fbc:	ldrb	w8, [x19, #17]
  402fc0:	cbnz	w8, 402fe8 <__fxstatat@plt+0x14e8>
  402fc4:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  402fc8:	add	x1, x1, #0x146
  402fcc:	mov	w2, #0x5                   	// #5
  402fd0:	mov	x0, xzr
  402fd4:	bl	401a50 <dcgettext@plt>
  402fd8:	mov	x2, x0
  402fdc:	mov	w0, wzr
  402fe0:	mov	w1, w20
  402fe4:	bl	401750 <error@plt>
  402fe8:	mov	w25, wzr
  402fec:	mov	x0, x22
  402ff0:	bl	40612c <__fxstatat@plt+0x462c>
  402ff4:	cbz	w0, 403024 <__fxstatat@plt+0x1524>
  402ff8:	ldr	w19, [x21]
  402ffc:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  403000:	add	x1, x1, #0x156
  403004:	mov	w2, #0x5                   	// #5
  403008:	mov	x0, xzr
  40300c:	bl	401a50 <dcgettext@plt>
  403010:	mov	x2, x0
  403014:	mov	w0, wzr
  403018:	mov	w1, w19
  40301c:	bl	401750 <error@plt>
  403020:	mov	w25, wzr
  403024:	mov	w0, w25
  403028:	ldp	x20, x19, [sp, #400]
  40302c:	ldp	x22, x21, [sp, #384]
  403030:	ldp	x24, x23, [sp, #368]
  403034:	ldp	x26, x25, [sp, #352]
  403038:	ldp	x28, x27, [sp, #336]
  40303c:	ldp	x29, x30, [sp, #320]
  403040:	add	sp, sp, #0x1a0
  403044:	ret
  403048:	ldr	w8, [x19]
  40304c:	cmp	w8, #0x2
  403050:	cset	w8, eq  // eq = none
  403054:	lsl	w8, w8, #3
  403058:	b	4024e8 <__fxstatat@plt+0x9e8>
  40305c:	bl	401920 <abort@plt>
  403060:	stp	x29, x30, [sp, #-48]!
  403064:	stp	x20, x19, [sp, #32]
  403068:	mov	x19, x1
  40306c:	str	x21, [sp, #16]
  403070:	mov	x29, sp
  403074:	cbz	x0, 4030c0 <__fxstatat@plt+0x15c0>
  403078:	mov	x20, x0
  40307c:	cbz	x19, 4030cc <__fxstatat@plt+0x15cc>
  403080:	mov	x0, x20
  403084:	bl	401730 <strlen@plt>
  403088:	mov	x21, x0
  40308c:	mov	x0, x19
  403090:	bl	401730 <strlen@plt>
  403094:	add	x8, x21, x0
  403098:	add	x0, x8, #0x2
  40309c:	bl	4052a8 <__fxstatat@plt+0x37a8>
  4030a0:	mov	x1, x20
  4030a4:	mov	x21, x0
  4030a8:	bl	4017d0 <stpcpy@plt>
  4030ac:	mov	w8, #0x3a                  	// #58
  4030b0:	strh	w8, [x0], #1
  4030b4:	mov	x1, x19
  4030b8:	bl	4017d0 <stpcpy@plt>
  4030bc:	b	4030e4 <__fxstatat@plt+0x15e4>
  4030c0:	cbz	x19, 4030e0 <__fxstatat@plt+0x15e0>
  4030c4:	mov	x0, x19
  4030c8:	b	4030d0 <__fxstatat@plt+0x15d0>
  4030cc:	mov	x0, x20
  4030d0:	ldp	x20, x19, [sp, #32]
  4030d4:	ldr	x21, [sp, #16]
  4030d8:	ldp	x29, x30, [sp], #48
  4030dc:	b	405564 <__fxstatat@plt+0x3a64>
  4030e0:	mov	x21, xzr
  4030e4:	mov	x0, x21
  4030e8:	ldp	x20, x19, [sp, #32]
  4030ec:	ldr	x21, [sp, #16]
  4030f0:	ldp	x29, x30, [sp], #48
  4030f4:	ret
  4030f8:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  4030fc:	str	x0, [x8, #736]
  403100:	ret
  403104:	and	w8, w0, #0x1
  403108:	adrp	x9, 41b000 <__fxstatat@plt+0x19500>
  40310c:	strb	w8, [x9, #744]
  403110:	ret
  403114:	stp	x29, x30, [sp, #-48]!
  403118:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  40311c:	ldr	x0, [x8, #688]
  403120:	str	x21, [sp, #16]
  403124:	stp	x20, x19, [sp, #32]
  403128:	mov	x29, sp
  40312c:	bl	407afc <__fxstatat@plt+0x5ffc>
  403130:	cbz	w0, 403150 <__fxstatat@plt+0x1650>
  403134:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  403138:	ldrb	w8, [x8, #744]
  40313c:	cbz	w8, 403170 <__fxstatat@plt+0x1670>
  403140:	bl	401ab0 <__errno_location@plt>
  403144:	ldr	w8, [x0]
  403148:	cmp	w8, #0x20
  40314c:	b.ne	403170 <__fxstatat@plt+0x1670>  // b.any
  403150:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  403154:	ldr	x0, [x8, #664]
  403158:	bl	407afc <__fxstatat@plt+0x5ffc>
  40315c:	cbnz	w0, 4031dc <__fxstatat@plt+0x16dc>
  403160:	ldp	x20, x19, [sp, #32]
  403164:	ldr	x21, [sp, #16]
  403168:	ldp	x29, x30, [sp], #48
  40316c:	ret
  403170:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  403174:	add	x1, x1, #0x4ec
  403178:	mov	w2, #0x5                   	// #5
  40317c:	mov	x0, xzr
  403180:	bl	401a50 <dcgettext@plt>
  403184:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  403188:	ldr	x21, [x8, #736]
  40318c:	mov	x19, x0
  403190:	bl	401ab0 <__errno_location@plt>
  403194:	ldr	w20, [x0]
  403198:	cbnz	x21, 4031b8 <__fxstatat@plt+0x16b8>
  40319c:	adrp	x2, 40a000 <__fxstatat@plt+0x8500>
  4031a0:	add	x2, x2, #0x139
  4031a4:	mov	w0, wzr
  4031a8:	mov	w1, w20
  4031ac:	mov	x3, x19
  4031b0:	bl	401750 <error@plt>
  4031b4:	b	4031dc <__fxstatat@plt+0x16dc>
  4031b8:	mov	x0, x21
  4031bc:	bl	4046fc <__fxstatat@plt+0x2bfc>
  4031c0:	adrp	x2, 40a000 <__fxstatat@plt+0x8500>
  4031c4:	mov	x3, x0
  4031c8:	add	x2, x2, #0x4f8
  4031cc:	mov	w0, wzr
  4031d0:	mov	w1, w20
  4031d4:	mov	x4, x19
  4031d8:	bl	401750 <error@plt>
  4031dc:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  4031e0:	ldr	w0, [x8, #560]
  4031e4:	bl	401710 <_exit@plt>
  4031e8:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  4031ec:	movk	x8, #0xcccd
  4031f0:	strb	wzr, [x1, #20]!
  4031f4:	mov	w9, #0xa                   	// #10
  4031f8:	umulh	x10, x0, x8
  4031fc:	lsr	x10, x10, #3
  403200:	msub	w11, w10, w9, w0
  403204:	orr	w11, w11, #0x30
  403208:	cmp	x0, #0x9
  40320c:	strb	w11, [x1, #-1]!
  403210:	mov	x0, x10
  403214:	b.hi	4031f8 <__fxstatat@plt+0x16f8>  // b.pmore
  403218:	mov	x0, x1
  40321c:	ret
  403220:	stp	x29, x30, [sp, #-32]!
  403224:	stp	x20, x19, [sp, #16]
  403228:	mov	x29, sp
  40322c:	cbz	x0, 4032ac <__fxstatat@plt+0x17ac>
  403230:	mov	w1, #0x2f                  	// #47
  403234:	mov	x19, x0
  403238:	bl	4018f0 <strrchr@plt>
  40323c:	cmp	x0, #0x0
  403240:	csinc	x20, x19, x0, eq  // eq = none
  403244:	sub	x8, x20, x19
  403248:	cmp	x8, #0x7
  40324c:	b.lt	403290 <__fxstatat@plt+0x1790>  // b.tstop
  403250:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  403254:	sub	x0, x20, #0x7
  403258:	add	x1, x1, #0x537
  40325c:	mov	w2, #0x7                   	// #7
  403260:	bl	401830 <strncmp@plt>
  403264:	cbnz	w0, 403290 <__fxstatat@plt+0x1790>
  403268:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  40326c:	add	x1, x1, #0x53f
  403270:	mov	w2, #0x3                   	// #3
  403274:	mov	x0, x20
  403278:	bl	401830 <strncmp@plt>
  40327c:	mov	x19, x20
  403280:	cbnz	w0, 403290 <__fxstatat@plt+0x1790>
  403284:	add	x19, x20, #0x3
  403288:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  40328c:	str	x19, [x8, #696]
  403290:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  403294:	adrp	x9, 41b000 <__fxstatat@plt+0x19500>
  403298:	str	x19, [x8, #752]
  40329c:	str	x19, [x9, #656]
  4032a0:	ldp	x20, x19, [sp, #16]
  4032a4:	ldp	x29, x30, [sp], #32
  4032a8:	ret
  4032ac:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  4032b0:	ldr	x3, [x8, #664]
  4032b4:	adrp	x0, 40a000 <__fxstatat@plt+0x8500>
  4032b8:	add	x0, x0, #0x4ff
  4032bc:	mov	w1, #0x37                  	// #55
  4032c0:	mov	w2, #0x1                   	// #1
  4032c4:	bl	4019f0 <fwrite@plt>
  4032c8:	bl	401920 <abort@plt>
  4032cc:	stp	x29, x30, [sp, #-48]!
  4032d0:	str	x21, [sp, #16]
  4032d4:	stp	x20, x19, [sp, #32]
  4032d8:	mov	x29, sp
  4032dc:	mov	x19, x0
  4032e0:	bl	401ab0 <__errno_location@plt>
  4032e4:	ldr	w21, [x0]
  4032e8:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  4032ec:	add	x8, x8, #0x2f8
  4032f0:	cmp	x19, #0x0
  4032f4:	mov	x20, x0
  4032f8:	csel	x0, x8, x19, eq  // eq = none
  4032fc:	mov	w1, #0x38                  	// #56
  403300:	bl	405510 <__fxstatat@plt+0x3a10>
  403304:	str	w21, [x20]
  403308:	ldp	x20, x19, [sp, #32]
  40330c:	ldr	x21, [sp, #16]
  403310:	ldp	x29, x30, [sp], #48
  403314:	ret
  403318:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  40331c:	add	x8, x8, #0x2f8
  403320:	cmp	x0, #0x0
  403324:	csel	x8, x8, x0, eq  // eq = none
  403328:	ldr	w0, [x8]
  40332c:	ret
  403330:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  403334:	add	x8, x8, #0x2f8
  403338:	cmp	x0, #0x0
  40333c:	csel	x8, x8, x0, eq  // eq = none
  403340:	str	w1, [x8]
  403344:	ret
  403348:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  40334c:	add	x8, x8, #0x2f8
  403350:	cmp	x0, #0x0
  403354:	ubfx	w9, w1, #5, #3
  403358:	csel	x8, x8, x0, eq  // eq = none
  40335c:	add	x8, x8, w9, uxtw #2
  403360:	ldr	w9, [x8, #8]
  403364:	lsr	w10, w9, w1
  403368:	and	w0, w10, #0x1
  40336c:	and	w10, w2, #0x1
  403370:	eor	w10, w0, w10
  403374:	lsl	w10, w10, w1
  403378:	eor	w9, w10, w9
  40337c:	str	w9, [x8, #8]
  403380:	ret
  403384:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  403388:	add	x8, x8, #0x2f8
  40338c:	cmp	x0, #0x0
  403390:	csel	x8, x8, x0, eq  // eq = none
  403394:	ldr	w0, [x8, #4]
  403398:	str	w1, [x8, #4]
  40339c:	ret
  4033a0:	stp	x29, x30, [sp, #-16]!
  4033a4:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  4033a8:	add	x8, x8, #0x2f8
  4033ac:	cmp	x0, #0x0
  4033b0:	csel	x8, x8, x0, eq  // eq = none
  4033b4:	mov	w9, #0xa                   	// #10
  4033b8:	mov	x29, sp
  4033bc:	str	w9, [x8]
  4033c0:	cbz	x1, 4033d4 <__fxstatat@plt+0x18d4>
  4033c4:	cbz	x2, 4033d4 <__fxstatat@plt+0x18d4>
  4033c8:	stp	x1, x2, [x8, #40]
  4033cc:	ldp	x29, x30, [sp], #16
  4033d0:	ret
  4033d4:	bl	401920 <abort@plt>
  4033d8:	sub	sp, sp, #0x60
  4033dc:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  4033e0:	add	x8, x8, #0x2f8
  4033e4:	cmp	x4, #0x0
  4033e8:	stp	x29, x30, [sp, #16]
  4033ec:	str	x25, [sp, #32]
  4033f0:	stp	x24, x23, [sp, #48]
  4033f4:	stp	x22, x21, [sp, #64]
  4033f8:	stp	x20, x19, [sp, #80]
  4033fc:	add	x29, sp, #0x10
  403400:	mov	x19, x3
  403404:	mov	x20, x2
  403408:	mov	x21, x1
  40340c:	mov	x22, x0
  403410:	csel	x24, x8, x4, eq  // eq = none
  403414:	bl	401ab0 <__errno_location@plt>
  403418:	ldp	w4, w5, [x24]
  40341c:	ldp	x7, x8, [x24, #40]
  403420:	ldr	w25, [x0]
  403424:	mov	x23, x0
  403428:	add	x6, x24, #0x8
  40342c:	mov	x0, x22
  403430:	mov	x1, x21
  403434:	mov	x2, x20
  403438:	mov	x3, x19
  40343c:	str	x8, [sp]
  403440:	bl	403464 <__fxstatat@plt+0x1964>
  403444:	str	w25, [x23]
  403448:	ldp	x20, x19, [sp, #80]
  40344c:	ldp	x22, x21, [sp, #64]
  403450:	ldp	x24, x23, [sp, #48]
  403454:	ldr	x25, [sp, #32]
  403458:	ldp	x29, x30, [sp, #16]
  40345c:	add	sp, sp, #0x60
  403460:	ret
  403464:	sub	sp, sp, #0x120
  403468:	stp	x29, x30, [sp, #192]
  40346c:	add	x29, sp, #0xc0
  403470:	ldr	x8, [x29, #96]
  403474:	stp	x28, x27, [sp, #208]
  403478:	stp	x26, x25, [sp, #224]
  40347c:	stp	x24, x23, [sp, #240]
  403480:	stp	x22, x21, [sp, #256]
  403484:	stp	x20, x19, [sp, #272]
  403488:	str	x7, [sp, #88]
  40348c:	stur	x6, [x29, #-40]
  403490:	mov	w19, w5
  403494:	mov	w22, w4
  403498:	mov	x28, x3
  40349c:	mov	x20, x2
  4034a0:	mov	x24, x1
  4034a4:	stur	x8, [x29, #-88]
  4034a8:	mov	x21, x0
  4034ac:	bl	4019c0 <__ctype_get_mb_cur_max@plt>
  4034b0:	mov	w4, w22
  4034b4:	mov	w8, wzr
  4034b8:	mov	w14, wzr
  4034bc:	str	w19, [sp, #80]
  4034c0:	ubfx	w19, w19, #1, #1
  4034c4:	add	x9, x20, #0x1
  4034c8:	mov	w25, #0x1                   	// #1
  4034cc:	str	x0, [sp, #48]
  4034d0:	str	xzr, [sp, #64]
  4034d4:	stur	xzr, [x29, #-64]
  4034d8:	stur	xzr, [x29, #-32]
  4034dc:	str	wzr, [sp, #72]
  4034e0:	stur	x20, [x29, #-80]
  4034e4:	str	x9, [sp, #96]
  4034e8:	cmp	w4, #0xa
  4034ec:	b.hi	4040b8 <__fxstatat@plt+0x25b8>  // b.pmore
  4034f0:	adrp	x12, 40a000 <__fxstatat@plt+0x8500>
  4034f4:	mov	w9, w4
  4034f8:	add	x12, x12, #0x548
  4034fc:	mov	x22, x24
  403500:	adr	x10, 403520 <__fxstatat@plt+0x1a20>
  403504:	ldrb	w11, [x12, x9]
  403508:	add	x10, x10, x11, lsl #2
  40350c:	ldur	x24, [x29, #-80]
  403510:	mov	x20, xzr
  403514:	mov	w16, wzr
  403518:	mov	w9, #0x1                   	// #1
  40351c:	br	x10
  403520:	adrp	x0, 40a000 <__fxstatat@plt+0x8500>
  403524:	add	x0, x0, #0x6a6
  403528:	mov	w1, w4
  40352c:	mov	w20, w4
  403530:	mov	w23, w14
  403534:	bl	404a04 <__fxstatat@plt+0x2f04>
  403538:	str	x0, [sp, #88]
  40353c:	adrp	x0, 40a000 <__fxstatat@plt+0x8500>
  403540:	add	x0, x0, #0x6a8
  403544:	mov	w1, w20
  403548:	bl	404a04 <__fxstatat@plt+0x2f04>
  40354c:	mov	w14, w23
  403550:	mov	w4, w20
  403554:	stur	x0, [x29, #-88]
  403558:	tbnz	w19, #0, 40359c <__fxstatat@plt+0x1a9c>
  40355c:	ldr	x8, [sp, #88]
  403560:	ldrb	w9, [x8]
  403564:	cbz	w9, 40359c <__fxstatat@plt+0x1a9c>
  403568:	mov	w27, w14
  40356c:	mov	w26, w4
  403570:	mov	x10, xzr
  403574:	add	x8, x8, #0x1
  403578:	b	40358c <__fxstatat@plt+0x1a8c>
  40357c:	ldrb	w9, [x8, x10]
  403580:	add	x20, x10, #0x1
  403584:	mov	x10, x20
  403588:	cbz	w9, 4035a8 <__fxstatat@plt+0x1aa8>
  40358c:	cmp	x10, x22
  403590:	b.cs	40357c <__fxstatat@plt+0x1a7c>  // b.hs, b.nlast
  403594:	strb	w9, [x21, x10]
  403598:	b	40357c <__fxstatat@plt+0x1a7c>
  40359c:	mov	w27, w14
  4035a0:	mov	w26, w4
  4035a4:	mov	x20, xzr
  4035a8:	ldur	x23, [x29, #-88]
  4035ac:	mov	x0, x23
  4035b0:	bl	401730 <strlen@plt>
  4035b4:	stur	x0, [x29, #-32]
  4035b8:	stur	x23, [x29, #-64]
  4035bc:	mov	w9, #0x1                   	// #1
  4035c0:	mov	w16, w19
  4035c4:	mov	w4, w26
  4035c8:	mov	w14, w27
  4035cc:	b	403674 <__fxstatat@plt+0x1b74>
  4035d0:	mov	w8, #0x1                   	// #1
  4035d4:	b	403650 <__fxstatat@plt+0x1b50>
  4035d8:	mov	w4, wzr
  4035dc:	mov	x20, xzr
  4035e0:	mov	w16, wzr
  4035e4:	mov	w9, w8
  4035e8:	b	403674 <__fxstatat@plt+0x1b74>
  4035ec:	tbnz	w19, #0, 403650 <__fxstatat@plt+0x1b50>
  4035f0:	mov	w9, w8
  4035f4:	mov	w16, wzr
  4035f8:	cbz	x22, 403604 <__fxstatat@plt+0x1b04>
  4035fc:	mov	w8, #0x27                  	// #39
  403600:	strb	w8, [x21]
  403604:	adrp	x8, 40a000 <__fxstatat@plt+0x8500>
  403608:	add	x8, x8, #0x6a8
  40360c:	stur	x8, [x29, #-64]
  403610:	mov	w8, #0x1                   	// #1
  403614:	mov	w4, #0x2                   	// #2
  403618:	mov	w20, #0x1                   	// #1
  40361c:	stur	x8, [x29, #-32]
  403620:	b	403674 <__fxstatat@plt+0x1b74>
  403624:	tbz	w19, #0, 403f50 <__fxstatat@plt+0x2450>
  403628:	mov	w8, #0x1                   	// #1
  40362c:	stur	x8, [x29, #-32]
  403630:	adrp	x8, 40a000 <__fxstatat@plt+0x8500>
  403634:	add	x8, x8, #0x6a4
  403638:	mov	x20, xzr
  40363c:	mov	w4, #0x5                   	// #5
  403640:	stur	x8, [x29, #-64]
  403644:	mov	w9, #0x1                   	// #1
  403648:	b	403670 <__fxstatat@plt+0x1b70>
  40364c:	tbz	w19, #0, 403f84 <__fxstatat@plt+0x2484>
  403650:	mov	w9, #0x1                   	// #1
  403654:	stur	x9, [x29, #-32]
  403658:	adrp	x9, 40a000 <__fxstatat@plt+0x8500>
  40365c:	add	x9, x9, #0x6a8
  403660:	mov	x20, xzr
  403664:	mov	w4, #0x2                   	// #2
  403668:	stur	x9, [x29, #-64]
  40366c:	mov	w9, w8
  403670:	mov	w16, #0x1                   	// #1
  403674:	mov	w15, w9
  403678:	ldp	x8, x9, [x29, #-40]
  40367c:	eor	w17, w16, #0x1
  403680:	stur	w17, [x29, #-68]
  403684:	mov	x23, xzr
  403688:	cmp	x8, #0x0
  40368c:	cset	w8, eq  // eq = none
  403690:	cmp	x9, #0x0
  403694:	cset	w9, ne  // ne = any
  403698:	cmp	w4, #0x2
  40369c:	cset	w10, ne  // ne = any
  4036a0:	and	w13, w10, w15
  4036a4:	and	w12, w9, w16
  4036a8:	orr	w10, w10, w17
  4036ac:	and	w17, w9, w13
  4036b0:	orr	w9, w13, w16
  4036b4:	eor	w9, w9, #0x1
  4036b8:	cset	w11, eq  // eq = none
  4036bc:	orr	w8, w8, w9
  4036c0:	and	w12, w15, w12
  4036c4:	str	w10, [sp, #84]
  4036c8:	and	w10, w11, w16
  4036cc:	stur	w8, [x29, #-24]
  4036d0:	eor	w8, w15, #0x1
  4036d4:	str	w12, [sp, #56]
  4036d8:	str	w10, [sp, #76]
  4036dc:	stur	w15, [x29, #-72]
  4036e0:	str	w8, [sp, #60]
  4036e4:	stp	w16, w4, [x29, #-48]
  4036e8:	stur	w17, [x29, #-52]
  4036ec:	cmn	x28, #0x1
  4036f0:	b.eq	403700 <__fxstatat@plt+0x1c00>  // b.none
  4036f4:	cmp	x23, x28
  4036f8:	b.ne	403708 <__fxstatat@plt+0x1c08>  // b.any
  4036fc:	b	403ee0 <__fxstatat@plt+0x23e0>
  403700:	ldrb	w8, [x24, x23]
  403704:	cbz	w8, 403ee8 <__fxstatat@plt+0x23e8>
  403708:	cbz	w17, 403748 <__fxstatat@plt+0x1c48>
  40370c:	ldur	x8, [x29, #-32]
  403710:	cmp	x8, #0x2
  403714:	add	x19, x23, x8
  403718:	b.cc	403740 <__fxstatat@plt+0x1c40>  // b.lo, b.ul, b.last
  40371c:	cmn	x28, #0x1
  403720:	b.ne	403740 <__fxstatat@plt+0x1c40>  // b.any
  403724:	mov	x0, x24
  403728:	mov	w26, w14
  40372c:	bl	401730 <strlen@plt>
  403730:	ldp	w17, w16, [x29, #-52]
  403734:	ldur	w4, [x29, #-44]
  403738:	mov	w14, w26
  40373c:	mov	x28, x0
  403740:	cmp	x19, x28
  403744:	b.ls	403750 <__fxstatat@plt+0x1c50>  // b.plast
  403748:	mov	w27, wzr
  40374c:	b	403788 <__fxstatat@plt+0x1c88>
  403750:	ldur	x1, [x29, #-64]
  403754:	ldur	x2, [x29, #-32]
  403758:	add	x0, x24, x23
  40375c:	mov	w19, w14
  403760:	bl	4018a0 <bcmp@plt>
  403764:	ldur	w9, [x29, #-68]
  403768:	cmp	w0, #0x0
  40376c:	cset	w8, ne  // ne = any
  403770:	cset	w27, eq  // eq = none
  403774:	orr	w8, w8, w9
  403778:	tbz	w8, #0, 403fbc <__fxstatat@plt+0x24bc>
  40377c:	ldp	w16, w4, [x29, #-48]
  403780:	ldur	w17, [x29, #-52]
  403784:	mov	w14, w19
  403788:	ldrb	w19, [x24, x23]
  40378c:	cmp	w19, #0x7e
  403790:	b.hi	4039d0 <__fxstatat@plt+0x1ed0>  // b.pmore
  403794:	adrp	x13, 40a000 <__fxstatat@plt+0x8500>
  403798:	add	x13, x13, #0x553
  40379c:	adr	x12, 4037c0 <__fxstatat@plt+0x1cc0>
  4037a0:	ldrb	w9, [x13, x19]
  4037a4:	add	x12, x12, x9, lsl #2
  4037a8:	mov	w10, wzr
  4037ac:	mov	w8, wzr
  4037b0:	mov	w26, #0x1                   	// #1
  4037b4:	mov	w11, #0x6e                  	// #110
  4037b8:	mov	w9, #0x61                  	// #97
  4037bc:	br	x12
  4037c0:	ldur	w9, [x29, #-24]
  4037c4:	tbnz	w9, #0, 4037e4 <__fxstatat@plt+0x1ce4>
  4037c8:	ldur	x10, [x29, #-40]
  4037cc:	lsr	w9, w19, #5
  4037d0:	ldr	w9, [x10, w9, uxtw #2]
  4037d4:	lsr	w9, w9, w19
  4037d8:	tbz	w9, #0, 4037e4 <__fxstatat@plt+0x1ce4>
  4037dc:	mov	w9, w19
  4037e0:	b	4037ec <__fxstatat@plt+0x1cec>
  4037e4:	mov	w9, w19
  4037e8:	cbz	w27, 403a34 <__fxstatat@plt+0x1f34>
  4037ec:	tbnz	w16, #0, 403f94 <__fxstatat@plt+0x2494>
  4037f0:	cmp	w4, #0x2
  4037f4:	cset	w8, ne  // ne = any
  4037f8:	orr	w8, w8, w14
  4037fc:	tbnz	w8, #0, 403840 <__fxstatat@plt+0x1d40>
  403800:	cmp	x20, x22
  403804:	b.cs	403810 <__fxstatat@plt+0x1d10>  // b.hs, b.nlast
  403808:	mov	w8, #0x27                  	// #39
  40380c:	strb	w8, [x21, x20]
  403810:	add	x8, x20, #0x1
  403814:	cmp	x8, x22
  403818:	b.cs	403824 <__fxstatat@plt+0x1d24>  // b.hs, b.nlast
  40381c:	mov	w10, #0x24                  	// #36
  403820:	strb	w10, [x21, x8]
  403824:	add	x8, x20, #0x2
  403828:	cmp	x8, x22
  40382c:	b.cs	403838 <__fxstatat@plt+0x1d38>  // b.hs, b.nlast
  403830:	mov	w10, #0x27                  	// #39
  403834:	strb	w10, [x21, x8]
  403838:	add	x20, x20, #0x3
  40383c:	mov	w14, #0x1                   	// #1
  403840:	cmp	x20, x22
  403844:	b.cs	403850 <__fxstatat@plt+0x1d50>  // b.hs, b.nlast
  403848:	mov	w8, #0x5c                  	// #92
  40384c:	strb	w8, [x21, x20]
  403850:	add	x20, x20, #0x1
  403854:	cmp	x20, x22
  403858:	b.cs	403860 <__fxstatat@plt+0x1d60>  // b.hs, b.nlast
  40385c:	strb	w9, [x21, x20]
  403860:	add	x20, x20, #0x1
  403864:	and	w25, w25, w26
  403868:	add	x23, x23, #0x1
  40386c:	cmn	x28, #0x1
  403870:	b.ne	4036f4 <__fxstatat@plt+0x1bf4>  // b.any
  403874:	b	403700 <__fxstatat@plt+0x1c00>
  403878:	cmp	x28, #0x1
  40387c:	b.eq	4038a0 <__fxstatat@plt+0x1da0>  // b.none
  403880:	cmn	x28, #0x1
  403884:	b.ne	4038a4 <__fxstatat@plt+0x1da4>  // b.any
  403888:	ldrb	w8, [x24, #1]
  40388c:	cbz	w8, 4038a0 <__fxstatat@plt+0x1da0>
  403890:	mov	w8, wzr
  403894:	mov	w26, wzr
  403898:	mov	x28, #0xffffffffffffffff    	// #-1
  40389c:	b	4037c0 <__fxstatat@plt+0x1cc0>
  4038a0:	cbz	x23, 4038b0 <__fxstatat@plt+0x1db0>
  4038a4:	mov	w8, wzr
  4038a8:	mov	w26, wzr
  4038ac:	b	4037c0 <__fxstatat@plt+0x1cc0>
  4038b0:	mov	w10, #0x1                   	// #1
  4038b4:	cmp	w4, #0x2
  4038b8:	b.ne	4038c0 <__fxstatat@plt+0x1dc0>  // b.any
  4038bc:	tbnz	w16, #0, 403f94 <__fxstatat@plt+0x2494>
  4038c0:	mov	w8, wzr
  4038c4:	mov	w26, w10
  4038c8:	b	4037c0 <__fxstatat@plt+0x1cc0>
  4038cc:	cmp	w4, #0x2
  4038d0:	b.ne	403a1c <__fxstatat@plt+0x1f1c>  // b.any
  4038d4:	tbz	w16, #0, 403a28 <__fxstatat@plt+0x1f28>
  4038d8:	b	403f94 <__fxstatat@plt+0x2494>
  4038dc:	mov	w9, #0x66                  	// #102
  4038e0:	b	403a78 <__fxstatat@plt+0x1f78>
  4038e4:	mov	w11, #0x74                  	// #116
  4038e8:	b	4038f8 <__fxstatat@plt+0x1df8>
  4038ec:	mov	w9, #0x62                  	// #98
  4038f0:	b	403a78 <__fxstatat@plt+0x1f78>
  4038f4:	mov	w11, #0x72                  	// #114
  4038f8:	ldr	w8, [sp, #84]
  4038fc:	mov	w9, w11
  403900:	tbnz	w8, #0, 403a78 <__fxstatat@plt+0x1f78>
  403904:	b	403f94 <__fxstatat@plt+0x2494>
  403908:	ldur	w8, [x29, #-72]
  40390c:	tbz	w8, #0, 403a8c <__fxstatat@plt+0x1f8c>
  403910:	cmp	w4, #0x2
  403914:	tbnz	w16, #0, 4040ac <__fxstatat@plt+0x25ac>
  403918:	cset	w8, ne  // ne = any
  40391c:	orr	w8, w8, w14
  403920:	tbz	w8, #0, 403dbc <__fxstatat@plt+0x22bc>
  403924:	mov	x8, x20
  403928:	cmp	x8, x22
  40392c:	b.cc	403e04 <__fxstatat@plt+0x2304>  // b.lo, b.ul, b.last
  403930:	b	403e0c <__fxstatat@plt+0x230c>
  403934:	cmp	w4, #0x5
  403938:	b.eq	403bb8 <__fxstatat@plt+0x20b8>  // b.none
  40393c:	cmp	w4, #0x2
  403940:	b.ne	403c68 <__fxstatat@plt+0x2168>  // b.any
  403944:	tbz	w16, #0, 403c68 <__fxstatat@plt+0x2168>
  403948:	b	403f94 <__fxstatat@plt+0x2494>
  40394c:	mov	w9, #0x76                  	// #118
  403950:	b	403a78 <__fxstatat@plt+0x1f78>
  403954:	cmp	w4, #0x2
  403958:	b.ne	403a9c <__fxstatat@plt+0x1f9c>  // b.any
  40395c:	tbnz	w16, #0, 403f94 <__fxstatat@plt+0x2494>
  403960:	ldr	x10, [sp, #64]
  403964:	cmp	x22, #0x0
  403968:	cset	w8, eq  // eq = none
  40396c:	cmp	x10, #0x0
  403970:	cset	w9, ne  // ne = any
  403974:	orr	w8, w9, w8
  403978:	cmp	w8, #0x0
  40397c:	csel	x10, x10, x22, ne  // ne = any
  403980:	csel	x22, x22, xzr, ne  // ne = any
  403984:	cmp	x20, x22
  403988:	str	x10, [sp, #64]
  40398c:	b.cs	403998 <__fxstatat@plt+0x1e98>  // b.hs, b.nlast
  403990:	mov	w8, #0x27                  	// #39
  403994:	strb	w8, [x21, x20]
  403998:	add	x8, x20, #0x1
  40399c:	cmp	x8, x22
  4039a0:	b.cs	4039ac <__fxstatat@plt+0x1eac>  // b.hs, b.nlast
  4039a4:	mov	w9, #0x5c                  	// #92
  4039a8:	strb	w9, [x21, x8]
  4039ac:	add	x8, x20, #0x2
  4039b0:	cmp	x8, x22
  4039b4:	b.cs	4039c0 <__fxstatat@plt+0x1ec0>  // b.hs, b.nlast
  4039b8:	mov	w9, #0x27                  	// #39
  4039bc:	strb	w9, [x21, x8]
  4039c0:	mov	w14, wzr
  4039c4:	mov	w8, wzr
  4039c8:	add	x20, x20, #0x3
  4039cc:	b	403aa0 <__fxstatat@plt+0x1fa0>
  4039d0:	ldr	x8, [sp, #48]
  4039d4:	str	w14, [sp, #28]
  4039d8:	cmp	x8, #0x1
  4039dc:	b.ne	403ab4 <__fxstatat@plt+0x1fb4>  // b.any
  4039e0:	bl	401990 <__ctype_b_loc@plt>
  4039e4:	ldr	x8, [x0]
  4039e8:	mov	w11, #0x1                   	// #1
  4039ec:	ldrh	w8, [x8, x19, lsl #1]
  4039f0:	ubfx	w26, w8, #14, #1
  4039f4:	ldr	w8, [sp, #60]
  4039f8:	ldp	w16, w4, [x29, #-48]
  4039fc:	ldr	w14, [sp, #28]
  403a00:	ldur	w17, [x29, #-52]
  403a04:	cmp	x11, #0x1
  403a08:	orr	w8, w26, w8
  403a0c:	b.hi	403c78 <__fxstatat@plt+0x2178>  // b.pmore
  403a10:	tbz	w8, #0, 403c78 <__fxstatat@plt+0x2178>
  403a14:	mov	w8, wzr
  403a18:	b	4037c0 <__fxstatat@plt+0x1cc0>
  403a1c:	ldr	w8, [sp, #56]
  403a20:	mov	w9, #0x5c                  	// #92
  403a24:	tbz	w8, #0, 403a78 <__fxstatat@plt+0x1f78>
  403a28:	mov	w8, wzr
  403a2c:	mov	w26, wzr
  403a30:	mov	w19, #0x5c                  	// #92
  403a34:	tbnz	w8, #0, 403a68 <__fxstatat@plt+0x1f68>
  403a38:	tbz	w14, #0, 403a68 <__fxstatat@plt+0x1f68>
  403a3c:	cmp	x20, x22
  403a40:	b.cs	403a4c <__fxstatat@plt+0x1f4c>  // b.hs, b.nlast
  403a44:	mov	w8, #0x27                  	// #39
  403a48:	strb	w8, [x21, x20]
  403a4c:	add	x8, x20, #0x1
  403a50:	cmp	x8, x22
  403a54:	b.cs	403a60 <__fxstatat@plt+0x1f60>  // b.hs, b.nlast
  403a58:	mov	w9, #0x27                  	// #39
  403a5c:	strb	w9, [x21, x8]
  403a60:	mov	w14, wzr
  403a64:	add	x20, x20, #0x2
  403a68:	mov	w9, w19
  403a6c:	cmp	x20, x22
  403a70:	b.cc	40385c <__fxstatat@plt+0x1d5c>  // b.lo, b.ul, b.last
  403a74:	b	403860 <__fxstatat@plt+0x1d60>
  403a78:	ldur	w10, [x29, #-72]
  403a7c:	mov	w8, wzr
  403a80:	mov	w26, wzr
  403a84:	tbz	w10, #0, 4037c0 <__fxstatat@plt+0x1cc0>
  403a88:	b	4037ec <__fxstatat@plt+0x1cec>
  403a8c:	ldr	w8, [sp, #80]
  403a90:	tbnz	w8, #0, 403868 <__fxstatat@plt+0x1d68>
  403a94:	mov	w19, wzr
  403a98:	b	4038a4 <__fxstatat@plt+0x1da4>
  403a9c:	mov	w8, wzr
  403aa0:	mov	w9, #0x1                   	// #1
  403aa4:	mov	w19, #0x27                  	// #39
  403aa8:	str	w9, [sp, #72]
  403aac:	mov	w26, #0x1                   	// #1
  403ab0:	b	4037c0 <__fxstatat@plt+0x1cc0>
  403ab4:	cmn	x28, #0x1
  403ab8:	stur	xzr, [x29, #-16]
  403abc:	b.ne	403acc <__fxstatat@plt+0x1fcc>  // b.any
  403ac0:	mov	x0, x24
  403ac4:	bl	401730 <strlen@plt>
  403ac8:	mov	x28, x0
  403acc:	ldr	x8, [sp, #96]
  403ad0:	mov	x11, xzr
  403ad4:	mov	w26, #0x1                   	// #1
  403ad8:	str	x21, [sp, #32]
  403adc:	add	x8, x8, x23
  403ae0:	str	x8, [sp, #16]
  403ae4:	b	403b1c <__fxstatat@plt+0x201c>
  403ae8:	ldur	w0, [x29, #-20]
  403aec:	bl	401a80 <iswprint@plt>
  403af0:	ldr	x21, [sp, #40]
  403af4:	cmp	w0, #0x0
  403af8:	cset	w8, ne  // ne = any
  403afc:	sub	x0, x29, #0x10
  403b00:	and	w26, w26, w8
  403b04:	add	x21, x24, x21
  403b08:	bl	401930 <mbsinit@plt>
  403b0c:	mov	x11, x21
  403b10:	ldr	x21, [sp, #32]
  403b14:	ldur	x24, [x29, #-80]
  403b18:	cbnz	w0, 4039f4 <__fxstatat@plt+0x1ef4>
  403b1c:	add	x21, x11, x23
  403b20:	add	x1, x24, x21
  403b24:	sub	x2, x28, x21
  403b28:	sub	x0, x29, #0x14
  403b2c:	sub	x3, x29, #0x10
  403b30:	str	x11, [sp, #40]
  403b34:	bl	407a8c <__fxstatat@plt+0x5f8c>
  403b38:	cbz	x0, 403ec0 <__fxstatat@plt+0x23c0>
  403b3c:	mov	x24, x0
  403b40:	cmn	x0, #0x1
  403b44:	b.eq	403ebc <__fxstatat@plt+0x23bc>  // b.none
  403b48:	cmn	x24, #0x2
  403b4c:	b.eq	403e80 <__fxstatat@plt+0x2380>  // b.none
  403b50:	ldr	w9, [sp, #76]
  403b54:	ldr	x21, [sp, #32]
  403b58:	cmp	x24, #0x2
  403b5c:	cset	w8, cc  // cc = lo, ul, last
  403b60:	eor	w9, w9, #0x1
  403b64:	mov	x12, #0x2b                  	// #43
  403b68:	orr	w8, w9, w8
  403b6c:	mov	w11, #0x1                   	// #1
  403b70:	movk	x12, #0x2, lsl #32
  403b74:	tbnz	w8, #0, 403ae8 <__fxstatat@plt+0x1fe8>
  403b78:	ldr	x9, [sp, #40]
  403b7c:	ldr	x10, [sp, #16]
  403b80:	sub	x8, x24, #0x1
  403b84:	add	x9, x10, x9
  403b88:	b	403b98 <__fxstatat@plt+0x2098>
  403b8c:	subs	x8, x8, #0x1
  403b90:	add	x9, x9, #0x1
  403b94:	b.eq	403ae8 <__fxstatat@plt+0x1fe8>  // b.none
  403b98:	ldrb	w10, [x9]
  403b9c:	sub	w10, w10, #0x5b
  403ba0:	cmp	w10, #0x21
  403ba4:	b.hi	403b8c <__fxstatat@plt+0x208c>  // b.pmore
  403ba8:	lsl	x10, x11, x10
  403bac:	tst	x10, x12
  403bb0:	b.eq	403b8c <__fxstatat@plt+0x208c>  // b.none
  403bb4:	b	403fc8 <__fxstatat@plt+0x24c8>
  403bb8:	ldr	w8, [sp, #80]
  403bbc:	tbz	w8, #2, 403c68 <__fxstatat@plt+0x2168>
  403bc0:	add	x9, x23, #0x2
  403bc4:	cmp	x9, x28
  403bc8:	b.cs	403c68 <__fxstatat@plt+0x2168>  // b.hs, b.nlast
  403bcc:	add	x8, x23, x24
  403bd0:	ldrb	w8, [x8, #1]
  403bd4:	cmp	w8, #0x3f
  403bd8:	b.ne	403c68 <__fxstatat@plt+0x2168>  // b.any
  403bdc:	ldrb	w19, [x24, x9]
  403be0:	mov	w8, wzr
  403be4:	cmp	w19, #0x3e
  403be8:	b.hi	403ed4 <__fxstatat@plt+0x23d4>  // b.pmore
  403bec:	mov	w10, #0x1                   	// #1
  403bf0:	mov	x11, #0xa38200000000        	// #179778741075968
  403bf4:	lsl	x10, x10, x19
  403bf8:	movk	x11, #0x7000, lsl #48
  403bfc:	tst	x10, x11
  403c00:	b.eq	403ed4 <__fxstatat@plt+0x23d4>  // b.none
  403c04:	tbnz	w16, #0, 403f94 <__fxstatat@plt+0x2494>
  403c08:	cmp	x20, x22
  403c0c:	b.cs	403c18 <__fxstatat@plt+0x2118>  // b.hs, b.nlast
  403c10:	mov	w8, #0x3f                  	// #63
  403c14:	strb	w8, [x21, x20]
  403c18:	add	x8, x20, #0x1
  403c1c:	cmp	x8, x22
  403c20:	b.cs	403c2c <__fxstatat@plt+0x212c>  // b.hs, b.nlast
  403c24:	mov	w10, #0x22                  	// #34
  403c28:	strb	w10, [x21, x8]
  403c2c:	add	x8, x20, #0x2
  403c30:	cmp	x8, x22
  403c34:	b.cs	403c40 <__fxstatat@plt+0x2140>  // b.hs, b.nlast
  403c38:	mov	w10, #0x22                  	// #34
  403c3c:	strb	w10, [x21, x8]
  403c40:	add	x8, x20, #0x3
  403c44:	cmp	x8, x22
  403c48:	b.cs	403c54 <__fxstatat@plt+0x2154>  // b.hs, b.nlast
  403c4c:	mov	w10, #0x3f                  	// #63
  403c50:	strb	w10, [x21, x8]
  403c54:	mov	w8, wzr
  403c58:	mov	w26, wzr
  403c5c:	add	x20, x20, #0x4
  403c60:	mov	x23, x9
  403c64:	b	4037c0 <__fxstatat@plt+0x1cc0>
  403c68:	mov	w8, wzr
  403c6c:	mov	w26, wzr
  403c70:	mov	w19, #0x3f                  	// #63
  403c74:	b	4037c0 <__fxstatat@plt+0x1cc0>
  403c78:	mov	w10, wzr
  403c7c:	add	x9, x11, x23
  403c80:	b	403c94 <__fxstatat@plt+0x2194>
  403c84:	ldr	x12, [sp, #96]
  403c88:	add	x20, x20, #0x1
  403c8c:	ldrb	w19, [x12, x23]
  403c90:	mov	x23, x11
  403c94:	tbz	w8, #0, 403cb8 <__fxstatat@plt+0x21b8>
  403c98:	tbz	w27, #0, 403d64 <__fxstatat@plt+0x2264>
  403c9c:	cmp	x20, x22
  403ca0:	b.cs	403cac <__fxstatat@plt+0x21ac>  // b.hs, b.nlast
  403ca4:	mov	w11, #0x5c                  	// #92
  403ca8:	strb	w11, [x21, x20]
  403cac:	mov	w27, wzr
  403cb0:	add	x20, x20, #0x1
  403cb4:	b	403d68 <__fxstatat@plt+0x2268>
  403cb8:	tbnz	w16, #0, 403f94 <__fxstatat@plt+0x2494>
  403cbc:	cmp	w4, #0x2
  403cc0:	cset	w10, ne  // ne = any
  403cc4:	orr	w10, w10, w14
  403cc8:	tbnz	w10, #0, 403d0c <__fxstatat@plt+0x220c>
  403ccc:	cmp	x20, x22
  403cd0:	b.cs	403cdc <__fxstatat@plt+0x21dc>  // b.hs, b.nlast
  403cd4:	mov	w10, #0x27                  	// #39
  403cd8:	strb	w10, [x21, x20]
  403cdc:	add	x10, x20, #0x1
  403ce0:	cmp	x10, x22
  403ce4:	b.cs	403cf0 <__fxstatat@plt+0x21f0>  // b.hs, b.nlast
  403ce8:	mov	w11, #0x24                  	// #36
  403cec:	strb	w11, [x21, x10]
  403cf0:	add	x10, x20, #0x2
  403cf4:	cmp	x10, x22
  403cf8:	b.cs	403d04 <__fxstatat@plt+0x2204>  // b.hs, b.nlast
  403cfc:	mov	w11, #0x27                  	// #39
  403d00:	strb	w11, [x21, x10]
  403d04:	add	x20, x20, #0x3
  403d08:	mov	w14, #0x1                   	// #1
  403d0c:	cmp	x20, x22
  403d10:	b.cs	403d1c <__fxstatat@plt+0x221c>  // b.hs, b.nlast
  403d14:	mov	w10, #0x5c                  	// #92
  403d18:	strb	w10, [x21, x20]
  403d1c:	add	x10, x20, #0x1
  403d20:	cmp	x10, x22
  403d24:	b.cs	403d34 <__fxstatat@plt+0x2234>  // b.hs, b.nlast
  403d28:	mov	w11, #0x30                  	// #48
  403d2c:	bfxil	w11, w19, #6, #2
  403d30:	strb	w11, [x21, x10]
  403d34:	add	x10, x20, #0x2
  403d38:	cmp	x10, x22
  403d3c:	b.cs	403d4c <__fxstatat@plt+0x224c>  // b.hs, b.nlast
  403d40:	mov	w11, #0x30                  	// #48
  403d44:	bfxil	w11, w19, #3, #3
  403d48:	strb	w11, [x21, x10]
  403d4c:	mov	w11, #0x30                  	// #48
  403d50:	bfxil	w11, w19, #0, #3
  403d54:	add	x20, x20, #0x3
  403d58:	mov	w10, #0x1                   	// #1
  403d5c:	mov	w19, w11
  403d60:	b	403d68 <__fxstatat@plt+0x2268>
  403d64:	mov	w27, wzr
  403d68:	add	x11, x23, #0x1
  403d6c:	cmp	x9, x11
  403d70:	b.ls	403e74 <__fxstatat@plt+0x2374>  // b.plast
  403d74:	and	w12, w10, #0x1
  403d78:	orn	w12, w12, w14
  403d7c:	tbnz	w12, #0, 403dac <__fxstatat@plt+0x22ac>
  403d80:	cmp	x20, x22
  403d84:	b.cs	403d90 <__fxstatat@plt+0x2290>  // b.hs, b.nlast
  403d88:	mov	w12, #0x27                  	// #39
  403d8c:	strb	w12, [x21, x20]
  403d90:	add	x12, x20, #0x1
  403d94:	cmp	x12, x22
  403d98:	b.cs	403da4 <__fxstatat@plt+0x22a4>  // b.hs, b.nlast
  403d9c:	mov	w13, #0x27                  	// #39
  403da0:	strb	w13, [x21, x12]
  403da4:	mov	w14, wzr
  403da8:	add	x20, x20, #0x2
  403dac:	cmp	x20, x22
  403db0:	b.cs	403c84 <__fxstatat@plt+0x2184>  // b.hs, b.nlast
  403db4:	strb	w19, [x21, x20]
  403db8:	b	403c84 <__fxstatat@plt+0x2184>
  403dbc:	cmp	x20, x22
  403dc0:	b.cs	403dcc <__fxstatat@plt+0x22cc>  // b.hs, b.nlast
  403dc4:	mov	w8, #0x27                  	// #39
  403dc8:	strb	w8, [x21, x20]
  403dcc:	add	x8, x20, #0x1
  403dd0:	cmp	x8, x22
  403dd4:	b.cs	403de0 <__fxstatat@plt+0x22e0>  // b.hs, b.nlast
  403dd8:	mov	w9, #0x24                  	// #36
  403ddc:	strb	w9, [x21, x8]
  403de0:	add	x8, x20, #0x2
  403de4:	cmp	x8, x22
  403de8:	b.cs	403df4 <__fxstatat@plt+0x22f4>  // b.hs, b.nlast
  403dec:	mov	w9, #0x27                  	// #39
  403df0:	strb	w9, [x21, x8]
  403df4:	add	x8, x20, #0x3
  403df8:	mov	w14, #0x1                   	// #1
  403dfc:	cmp	x8, x22
  403e00:	b.cs	403e0c <__fxstatat@plt+0x230c>  // b.hs, b.nlast
  403e04:	mov	w9, #0x5c                  	// #92
  403e08:	strb	w9, [x21, x8]
  403e0c:	cmp	w4, #0x2
  403e10:	add	x20, x8, #0x1
  403e14:	b.eq	403e64 <__fxstatat@plt+0x2364>  // b.none
  403e18:	add	x9, x23, #0x1
  403e1c:	cmp	x9, x28
  403e20:	b.cs	403e64 <__fxstatat@plt+0x2364>  // b.hs, b.nlast
  403e24:	ldrb	w9, [x24, x9]
  403e28:	sub	w9, w9, #0x30
  403e2c:	cmp	w9, #0x9
  403e30:	b.hi	403e64 <__fxstatat@plt+0x2364>  // b.pmore
  403e34:	cmp	x20, x22
  403e38:	b.cs	403e44 <__fxstatat@plt+0x2344>  // b.hs, b.nlast
  403e3c:	mov	w9, #0x30                  	// #48
  403e40:	strb	w9, [x21, x20]
  403e44:	add	x9, x8, #0x2
  403e48:	cmp	x9, x22
  403e4c:	b.cs	403e58 <__fxstatat@plt+0x2358>  // b.hs, b.nlast
  403e50:	mov	w10, #0x30                  	// #48
  403e54:	strb	w10, [x21, x9]
  403e58:	mov	w26, wzr
  403e5c:	add	x20, x8, #0x3
  403e60:	b	403e68 <__fxstatat@plt+0x2368>
  403e64:	mov	w26, wzr
  403e68:	mov	w8, #0x1                   	// #1
  403e6c:	mov	w19, #0x30                  	// #48
  403e70:	b	4037c0 <__fxstatat@plt+0x1cc0>
  403e74:	and	w8, w10, #0x1
  403e78:	tbz	w8, #0, 403a38 <__fxstatat@plt+0x1f38>
  403e7c:	b	403a68 <__fxstatat@plt+0x1f68>
  403e80:	cmp	x28, x21
  403e84:	b.ls	403ebc <__fxstatat@plt+0x23bc>  // b.plast
  403e88:	ldur	x24, [x29, #-80]
  403e8c:	ldp	x21, x11, [sp, #32]
  403e90:	sub	x8, x28, x23
  403e94:	add	x9, x24, x23
  403e98:	ldrb	w10, [x9, x11]
  403e9c:	cbz	w10, 403ecc <__fxstatat@plt+0x23cc>
  403ea0:	add	x11, x11, #0x1
  403ea4:	add	x10, x23, x11
  403ea8:	cmp	x10, x28
  403eac:	b.cc	403e98 <__fxstatat@plt+0x2398>  // b.lo, b.ul, b.last
  403eb0:	mov	w26, wzr
  403eb4:	mov	x11, x8
  403eb8:	b	4039f4 <__fxstatat@plt+0x1ef4>
  403ebc:	mov	w26, wzr
  403ec0:	ldp	x21, x11, [sp, #32]
  403ec4:	ldur	x24, [x29, #-80]
  403ec8:	b	4039f4 <__fxstatat@plt+0x1ef4>
  403ecc:	mov	w26, wzr
  403ed0:	b	4039f4 <__fxstatat@plt+0x1ef4>
  403ed4:	mov	w19, #0x3f                  	// #63
  403ed8:	mov	w26, w8
  403edc:	b	4037c0 <__fxstatat@plt+0x1cc0>
  403ee0:	mov	x28, x23
  403ee4:	b	403eec <__fxstatat@plt+0x23ec>
  403ee8:	mov	x28, #0xffffffffffffffff    	// #-1
  403eec:	cmp	w4, #0x2
  403ef0:	ldur	w10, [x29, #-72]
  403ef4:	cset	w8, eq  // eq = none
  403ef8:	cmp	x20, #0x0
  403efc:	cset	w9, eq  // eq = none
  403f00:	and	w8, w8, w9
  403f04:	and	w8, w16, w8
  403f08:	tbnz	w8, #0, 403f98 <__fxstatat@plt+0x2498>
  403f0c:	cmp	w4, #0x2
  403f10:	cset	w8, ne  // ne = any
  403f14:	orr	w8, w16, w8
  403f18:	tbnz	w8, #0, 404064 <__fxstatat@plt+0x2564>
  403f1c:	ldr	w8, [sp, #72]
  403f20:	eor	w8, w8, #0x1
  403f24:	tbnz	w8, #0, 404064 <__fxstatat@plt+0x2564>
  403f28:	tbnz	w25, #0, 404034 <__fxstatat@plt+0x2534>
  403f2c:	ldr	x24, [sp, #64]
  403f30:	mov	w19, wzr
  403f34:	cbz	x24, 404060 <__fxstatat@plt+0x2560>
  403f38:	mov	w4, #0x2                   	// #2
  403f3c:	mov	w8, w10
  403f40:	mov	w25, w19
  403f44:	mov	w16, w19
  403f48:	cbz	x22, 4034e8 <__fxstatat@plt+0x19e8>
  403f4c:	b	404064 <__fxstatat@plt+0x2564>
  403f50:	mov	w16, wzr
  403f54:	cbz	x22, 403f60 <__fxstatat@plt+0x2460>
  403f58:	mov	w8, #0x22                  	// #34
  403f5c:	strb	w8, [x21]
  403f60:	adrp	x8, 40a000 <__fxstatat@plt+0x8500>
  403f64:	add	x8, x8, #0x6a4
  403f68:	stur	x8, [x29, #-64]
  403f6c:	mov	w8, #0x1                   	// #1
  403f70:	mov	w20, #0x1                   	// #1
  403f74:	mov	w4, #0x5                   	// #5
  403f78:	stur	x8, [x29, #-32]
  403f7c:	mov	w9, #0x1                   	// #1
  403f80:	b	403674 <__fxstatat@plt+0x1b74>
  403f84:	mov	w9, #0x1                   	// #1
  403f88:	mov	w16, wzr
  403f8c:	cbnz	x22, 4035fc <__fxstatat@plt+0x1afc>
  403f90:	b	403604 <__fxstatat@plt+0x1b04>
  403f94:	ldur	w10, [x29, #-72]
  403f98:	tst	w10, #0x1
  403f9c:	mov	w8, #0x2                   	// #2
  403fa0:	mov	w9, #0x4                   	// #4
  403fa4:	csel	w8, w9, w8, ne  // ne = any
  403fa8:	cmp	w4, #0x2
  403fac:	b.ne	403fb4 <__fxstatat@plt+0x24b4>  // b.any
  403fb0:	mov	w4, w8
  403fb4:	ldr	x7, [sp, #88]
  403fb8:	b	403fe4 <__fxstatat@plt+0x24e4>
  403fbc:	ldr	x7, [sp, #88]
  403fc0:	ldur	w4, [x29, #-44]
  403fc4:	b	403fe4 <__fxstatat@plt+0x24e4>
  403fc8:	ldur	w8, [x29, #-72]
  403fcc:	ldr	x7, [sp, #88]
  403fd0:	ldur	x24, [x29, #-80]
  403fd4:	mov	w9, #0x4                   	// #4
  403fd8:	tst	w8, #0x1
  403fdc:	mov	w8, #0x2                   	// #2
  403fe0:	csel	w4, w9, w8, ne  // ne = any
  403fe4:	ldr	w8, [sp, #80]
  403fe8:	mov	x0, x21
  403fec:	mov	x1, x22
  403ff0:	mov	x2, x24
  403ff4:	and	w5, w8, #0xfffffffd
  403ff8:	ldur	x8, [x29, #-88]
  403ffc:	mov	x3, x28
  404000:	mov	x6, xzr
  404004:	str	x8, [sp]
  404008:	bl	403464 <__fxstatat@plt+0x1964>
  40400c:	mov	x20, x0
  404010:	mov	x0, x20
  404014:	ldp	x20, x19, [sp, #272]
  404018:	ldp	x22, x21, [sp, #256]
  40401c:	ldp	x24, x23, [sp, #240]
  404020:	ldp	x26, x25, [sp, #224]
  404024:	ldp	x28, x27, [sp, #208]
  404028:	ldp	x29, x30, [sp, #192]
  40402c:	add	sp, sp, #0x120
  404030:	ret
  404034:	ldur	x8, [x29, #-88]
  404038:	ldr	x1, [sp, #64]
  40403c:	ldur	x2, [x29, #-80]
  404040:	ldr	w5, [sp, #80]
  404044:	ldur	x6, [x29, #-40]
  404048:	ldr	x7, [sp, #88]
  40404c:	mov	w4, #0x5                   	// #5
  404050:	str	x8, [sp]
  404054:	mov	x0, x21
  404058:	mov	x3, x28
  40405c:	b	404008 <__fxstatat@plt+0x2508>
  404060:	mov	w16, w19
  404064:	ldur	x8, [x29, #-64]
  404068:	cbz	x8, 40409c <__fxstatat@plt+0x259c>
  40406c:	tbnz	w16, #0, 40409c <__fxstatat@plt+0x259c>
  404070:	ldrb	w9, [x8]
  404074:	cbz	w9, 40409c <__fxstatat@plt+0x259c>
  404078:	add	x8, x8, #0x1
  40407c:	b	40408c <__fxstatat@plt+0x258c>
  404080:	ldrb	w9, [x8], #1
  404084:	add	x20, x20, #0x1
  404088:	cbz	w9, 40409c <__fxstatat@plt+0x259c>
  40408c:	cmp	x20, x22
  404090:	b.cs	404080 <__fxstatat@plt+0x2580>  // b.hs, b.nlast
  404094:	strb	w9, [x21, x20]
  404098:	b	404080 <__fxstatat@plt+0x2580>
  40409c:	cmp	x20, x22
  4040a0:	b.cs	404010 <__fxstatat@plt+0x2510>  // b.hs, b.nlast
  4040a4:	strb	wzr, [x21, x20]
  4040a8:	b	404010 <__fxstatat@plt+0x2510>
  4040ac:	b.ne	403fb4 <__fxstatat@plt+0x24b4>  // b.any
  4040b0:	mov	w4, #0x4                   	// #4
  4040b4:	b	403fb4 <__fxstatat@plt+0x24b4>
  4040b8:	bl	401920 <abort@plt>
  4040bc:	sub	sp, sp, #0x60
  4040c0:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  4040c4:	add	x8, x8, #0x2f8
  4040c8:	cmp	x2, #0x0
  4040cc:	stp	x29, x30, [sp, #16]
  4040d0:	stp	x26, x25, [sp, #32]
  4040d4:	stp	x24, x23, [sp, #48]
  4040d8:	stp	x22, x21, [sp, #64]
  4040dc:	stp	x20, x19, [sp, #80]
  4040e0:	add	x29, sp, #0x10
  4040e4:	mov	x19, x1
  4040e8:	mov	x20, x0
  4040ec:	csel	x25, x8, x2, eq  // eq = none
  4040f0:	bl	401ab0 <__errno_location@plt>
  4040f4:	ldp	w4, w8, [x25]
  4040f8:	ldp	x7, x9, [x25, #40]
  4040fc:	ldr	w26, [x0]
  404100:	add	x23, x25, #0x8
  404104:	orr	w22, w8, #0x1
  404108:	mov	x21, x0
  40410c:	mov	x0, xzr
  404110:	mov	x1, xzr
  404114:	mov	x2, x20
  404118:	mov	x3, x19
  40411c:	mov	w5, w22
  404120:	mov	x6, x23
  404124:	str	x9, [sp]
  404128:	bl	403464 <__fxstatat@plt+0x1964>
  40412c:	add	x24, x0, #0x1
  404130:	mov	x0, x24
  404134:	bl	4052a8 <__fxstatat@plt+0x37a8>
  404138:	ldr	w4, [x25]
  40413c:	ldp	x7, x8, [x25, #40]
  404140:	mov	x1, x24
  404144:	mov	x2, x20
  404148:	mov	x3, x19
  40414c:	mov	w5, w22
  404150:	mov	x6, x23
  404154:	mov	x25, x0
  404158:	str	x8, [sp]
  40415c:	bl	403464 <__fxstatat@plt+0x1964>
  404160:	str	w26, [x21]
  404164:	mov	x0, x25
  404168:	ldp	x20, x19, [sp, #80]
  40416c:	ldp	x22, x21, [sp, #64]
  404170:	ldp	x24, x23, [sp, #48]
  404174:	ldp	x26, x25, [sp, #32]
  404178:	ldp	x29, x30, [sp, #16]
  40417c:	add	sp, sp, #0x60
  404180:	ret
  404184:	sub	sp, sp, #0x70
  404188:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  40418c:	add	x8, x8, #0x2f8
  404190:	cmp	x3, #0x0
  404194:	stp	x29, x30, [sp, #16]
  404198:	stp	x28, x27, [sp, #32]
  40419c:	stp	x26, x25, [sp, #48]
  4041a0:	stp	x24, x23, [sp, #64]
  4041a4:	stp	x22, x21, [sp, #80]
  4041a8:	stp	x20, x19, [sp, #96]
  4041ac:	add	x29, sp, #0x10
  4041b0:	mov	x19, x2
  4041b4:	mov	x22, x1
  4041b8:	mov	x23, x0
  4041bc:	csel	x21, x8, x3, eq  // eq = none
  4041c0:	bl	401ab0 <__errno_location@plt>
  4041c4:	ldp	w4, w8, [x21]
  4041c8:	cmp	x19, #0x0
  4041cc:	ldp	x7, x9, [x21, #40]
  4041d0:	ldr	w28, [x0]
  4041d4:	cset	w10, eq  // eq = none
  4041d8:	orr	w25, w8, w10
  4041dc:	add	x26, x21, #0x8
  4041e0:	mov	x24, x0
  4041e4:	mov	x0, xzr
  4041e8:	mov	x1, xzr
  4041ec:	mov	x2, x23
  4041f0:	mov	x3, x22
  4041f4:	mov	w5, w25
  4041f8:	mov	x6, x26
  4041fc:	str	x9, [sp]
  404200:	bl	403464 <__fxstatat@plt+0x1964>
  404204:	add	x27, x0, #0x1
  404208:	mov	x20, x0
  40420c:	mov	x0, x27
  404210:	bl	4052a8 <__fxstatat@plt+0x37a8>
  404214:	ldr	w4, [x21]
  404218:	ldp	x7, x8, [x21, #40]
  40421c:	mov	x1, x27
  404220:	mov	x2, x23
  404224:	mov	x3, x22
  404228:	mov	w5, w25
  40422c:	mov	x6, x26
  404230:	mov	x21, x0
  404234:	str	x8, [sp]
  404238:	bl	403464 <__fxstatat@plt+0x1964>
  40423c:	str	w28, [x24]
  404240:	cbz	x19, 404248 <__fxstatat@plt+0x2748>
  404244:	str	x20, [x19]
  404248:	mov	x0, x21
  40424c:	ldp	x20, x19, [sp, #96]
  404250:	ldp	x22, x21, [sp, #80]
  404254:	ldp	x24, x23, [sp, #64]
  404258:	ldp	x26, x25, [sp, #48]
  40425c:	ldp	x28, x27, [sp, #32]
  404260:	ldp	x29, x30, [sp, #16]
  404264:	add	sp, sp, #0x70
  404268:	ret
  40426c:	stp	x29, x30, [sp, #-64]!
  404270:	stp	x20, x19, [sp, #48]
  404274:	adrp	x20, 41b000 <__fxstatat@plt+0x19500>
  404278:	stp	x22, x21, [sp, #32]
  40427c:	ldr	w8, [x20, #576]
  404280:	adrp	x21, 41b000 <__fxstatat@plt+0x19500>
  404284:	ldr	x19, [x21, #568]
  404288:	str	x23, [sp, #16]
  40428c:	cmp	w8, #0x2
  404290:	mov	x29, sp
  404294:	b.lt	4042b8 <__fxstatat@plt+0x27b8>  // b.tstop
  404298:	add	x22, x19, #0x18
  40429c:	mov	w23, #0x1                   	// #1
  4042a0:	ldr	x0, [x22], #16
  4042a4:	bl	4019b0 <free@plt>
  4042a8:	ldrsw	x8, [x20, #576]
  4042ac:	add	x23, x23, #0x1
  4042b0:	cmp	x23, x8
  4042b4:	b.lt	4042a0 <__fxstatat@plt+0x27a0>  // b.tstop
  4042b8:	ldr	x0, [x19, #8]
  4042bc:	adrp	x23, 41b000 <__fxstatat@plt+0x19500>
  4042c0:	add	x23, x23, #0x330
  4042c4:	adrp	x22, 41b000 <__fxstatat@plt+0x19500>
  4042c8:	cmp	x0, x23
  4042cc:	add	x22, x22, #0x248
  4042d0:	b.eq	4042e0 <__fxstatat@plt+0x27e0>  // b.none
  4042d4:	bl	4019b0 <free@plt>
  4042d8:	mov	w8, #0x100                 	// #256
  4042dc:	stp	x8, x23, [x22]
  4042e0:	cmp	x19, x22
  4042e4:	b.eq	4042f4 <__fxstatat@plt+0x27f4>  // b.none
  4042e8:	mov	x0, x19
  4042ec:	bl	4019b0 <free@plt>
  4042f0:	str	x22, [x21, #568]
  4042f4:	mov	w8, #0x1                   	// #1
  4042f8:	str	w8, [x20, #576]
  4042fc:	ldp	x20, x19, [sp, #48]
  404300:	ldp	x22, x21, [sp, #32]
  404304:	ldr	x23, [sp, #16]
  404308:	ldp	x29, x30, [sp], #64
  40430c:	ret
  404310:	adrp	x3, 41b000 <__fxstatat@plt+0x19500>
  404314:	add	x3, x3, #0x2f8
  404318:	mov	x2, #0xffffffffffffffff    	// #-1
  40431c:	b	404320 <__fxstatat@plt+0x2820>
  404320:	sub	sp, sp, #0x80
  404324:	stp	x29, x30, [sp, #32]
  404328:	add	x29, sp, #0x20
  40432c:	stp	x28, x27, [sp, #48]
  404330:	stp	x26, x25, [sp, #64]
  404334:	stp	x24, x23, [sp, #80]
  404338:	stp	x22, x21, [sp, #96]
  40433c:	stp	x20, x19, [sp, #112]
  404340:	mov	x22, x3
  404344:	stur	x2, [x29, #-8]
  404348:	mov	x21, x1
  40434c:	mov	w23, w0
  404350:	bl	401ab0 <__errno_location@plt>
  404354:	tbnz	w23, #31, 4044a4 <__fxstatat@plt+0x29a4>
  404358:	adrp	x25, 41b000 <__fxstatat@plt+0x19500>
  40435c:	ldr	w8, [x25, #576]
  404360:	adrp	x28, 41b000 <__fxstatat@plt+0x19500>
  404364:	ldr	w20, [x0]
  404368:	ldr	x27, [x28, #568]
  40436c:	mov	x19, x0
  404370:	cmp	w8, w23
  404374:	b.gt	4043e0 <__fxstatat@plt+0x28e0>
  404378:	mov	w8, #0x7fffffff            	// #2147483647
  40437c:	cmp	w23, w8
  404380:	stur	w20, [x29, #-12]
  404384:	b.eq	4044a8 <__fxstatat@plt+0x29a8>  // b.none
  404388:	adrp	x20, 41b000 <__fxstatat@plt+0x19500>
  40438c:	add	x20, x20, #0x248
  404390:	add	w26, w23, #0x1
  404394:	cmp	x27, x20
  404398:	csel	x0, xzr, x27, eq  // eq = none
  40439c:	sbfiz	x1, x26, #4, #32
  4043a0:	bl	405328 <__fxstatat@plt+0x3828>
  4043a4:	mov	x24, x0
  4043a8:	cmp	x27, x20
  4043ac:	str	x0, [x28, #568]
  4043b0:	b.ne	4043bc <__fxstatat@plt+0x28bc>  // b.any
  4043b4:	ldr	q0, [x20]
  4043b8:	str	q0, [x24]
  4043bc:	ldrsw	x8, [x25, #576]
  4043c0:	mov	w1, wzr
  4043c4:	add	x0, x24, x8, lsl #4
  4043c8:	sub	w8, w26, w8
  4043cc:	sbfiz	x2, x8, #4, #32
  4043d0:	bl	401880 <memset@plt>
  4043d4:	ldur	w20, [x29, #-12]
  4043d8:	mov	x27, x24
  4043dc:	str	w26, [x25, #576]
  4043e0:	add	x28, x27, w23, uxtw #4
  4043e4:	mov	x27, x28
  4043e8:	ldr	x26, [x28]
  4043ec:	ldr	x23, [x27, #8]!
  4043f0:	ldp	w4, w8, [x22]
  4043f4:	ldp	x7, x9, [x22, #40]
  4043f8:	ldur	x3, [x29, #-8]
  4043fc:	add	x24, x22, #0x8
  404400:	orr	w25, w8, #0x1
  404404:	mov	x0, x23
  404408:	mov	x1, x26
  40440c:	mov	x2, x21
  404410:	mov	w5, w25
  404414:	mov	x6, x24
  404418:	str	x9, [sp]
  40441c:	bl	403464 <__fxstatat@plt+0x1964>
  404420:	cmp	x26, x0
  404424:	b.hi	40447c <__fxstatat@plt+0x297c>  // b.pmore
  404428:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  40442c:	add	x8, x8, #0x330
  404430:	add	x26, x0, #0x1
  404434:	cmp	x23, x8
  404438:	str	x26, [x28]
  40443c:	b.eq	404448 <__fxstatat@plt+0x2948>  // b.none
  404440:	mov	x0, x23
  404444:	bl	4019b0 <free@plt>
  404448:	mov	x0, x26
  40444c:	bl	4052a8 <__fxstatat@plt+0x37a8>
  404450:	str	x0, [x27]
  404454:	ldr	w4, [x22]
  404458:	ldp	x7, x8, [x22, #40]
  40445c:	ldur	x3, [x29, #-8]
  404460:	mov	x1, x26
  404464:	mov	x2, x21
  404468:	mov	w5, w25
  40446c:	mov	x6, x24
  404470:	mov	x23, x0
  404474:	str	x8, [sp]
  404478:	bl	403464 <__fxstatat@plt+0x1964>
  40447c:	str	w20, [x19]
  404480:	mov	x0, x23
  404484:	ldp	x20, x19, [sp, #112]
  404488:	ldp	x22, x21, [sp, #96]
  40448c:	ldp	x24, x23, [sp, #80]
  404490:	ldp	x26, x25, [sp, #64]
  404494:	ldp	x28, x27, [sp, #48]
  404498:	ldp	x29, x30, [sp, #32]
  40449c:	add	sp, sp, #0x80
  4044a0:	ret
  4044a4:	bl	401920 <abort@plt>
  4044a8:	bl	4055bc <__fxstatat@plt+0x3abc>
  4044ac:	adrp	x3, 41b000 <__fxstatat@plt+0x19500>
  4044b0:	add	x3, x3, #0x2f8
  4044b4:	b	404320 <__fxstatat@plt+0x2820>
  4044b8:	adrp	x3, 41b000 <__fxstatat@plt+0x19500>
  4044bc:	add	x3, x3, #0x2f8
  4044c0:	mov	x2, #0xffffffffffffffff    	// #-1
  4044c4:	mov	x1, x0
  4044c8:	mov	w0, wzr
  4044cc:	b	404320 <__fxstatat@plt+0x2820>
  4044d0:	adrp	x3, 41b000 <__fxstatat@plt+0x19500>
  4044d4:	mov	x2, x1
  4044d8:	add	x3, x3, #0x2f8
  4044dc:	mov	x1, x0
  4044e0:	mov	w0, wzr
  4044e4:	b	404320 <__fxstatat@plt+0x2820>
  4044e8:	sub	sp, sp, #0x50
  4044ec:	movi	v0.2d, #0x0
  4044f0:	cmp	w1, #0xa
  4044f4:	stp	x29, x30, [sp, #64]
  4044f8:	add	x29, sp, #0x40
  4044fc:	str	xzr, [sp, #48]
  404500:	stp	q0, q0, [sp, #16]
  404504:	str	q0, [sp]
  404508:	b.eq	404530 <__fxstatat@plt+0x2a30>  // b.none
  40450c:	mov	x8, x2
  404510:	str	w1, [sp]
  404514:	mov	x3, sp
  404518:	mov	x2, #0xffffffffffffffff    	// #-1
  40451c:	mov	x1, x8
  404520:	bl	404320 <__fxstatat@plt+0x2820>
  404524:	ldp	x29, x30, [sp, #64]
  404528:	add	sp, sp, #0x50
  40452c:	ret
  404530:	bl	401920 <abort@plt>
  404534:	sub	sp, sp, #0x50
  404538:	movi	v0.2d, #0x0
  40453c:	cmp	w1, #0xa
  404540:	stp	x29, x30, [sp, #64]
  404544:	add	x29, sp, #0x40
  404548:	str	xzr, [sp, #48]
  40454c:	stp	q0, q0, [sp, #16]
  404550:	str	q0, [sp]
  404554:	b.eq	40457c <__fxstatat@plt+0x2a7c>  // b.none
  404558:	mov	x8, x3
  40455c:	str	w1, [sp]
  404560:	mov	x3, sp
  404564:	mov	x1, x2
  404568:	mov	x2, x8
  40456c:	bl	404320 <__fxstatat@plt+0x2820>
  404570:	ldp	x29, x30, [sp, #64]
  404574:	add	sp, sp, #0x50
  404578:	ret
  40457c:	bl	401920 <abort@plt>
  404580:	sub	sp, sp, #0x50
  404584:	movi	v0.2d, #0x0
  404588:	cmp	w0, #0xa
  40458c:	stp	x29, x30, [sp, #64]
  404590:	add	x29, sp, #0x40
  404594:	str	xzr, [sp, #48]
  404598:	stp	q0, q0, [sp, #16]
  40459c:	str	q0, [sp]
  4045a0:	b.eq	4045c4 <__fxstatat@plt+0x2ac4>  // b.none
  4045a4:	str	w0, [sp]
  4045a8:	mov	x3, sp
  4045ac:	mov	x2, #0xffffffffffffffff    	// #-1
  4045b0:	mov	w0, wzr
  4045b4:	bl	404320 <__fxstatat@plt+0x2820>
  4045b8:	ldp	x29, x30, [sp, #64]
  4045bc:	add	sp, sp, #0x50
  4045c0:	ret
  4045c4:	bl	401920 <abort@plt>
  4045c8:	sub	sp, sp, #0x50
  4045cc:	movi	v0.2d, #0x0
  4045d0:	cmp	w0, #0xa
  4045d4:	stp	x29, x30, [sp, #64]
  4045d8:	add	x29, sp, #0x40
  4045dc:	str	xzr, [sp, #48]
  4045e0:	stp	q0, q0, [sp, #16]
  4045e4:	str	q0, [sp]
  4045e8:	b.eq	404608 <__fxstatat@plt+0x2b08>  // b.none
  4045ec:	str	w0, [sp]
  4045f0:	mov	x3, sp
  4045f4:	mov	w0, wzr
  4045f8:	bl	404320 <__fxstatat@plt+0x2820>
  4045fc:	ldp	x29, x30, [sp, #64]
  404600:	add	sp, sp, #0x50
  404604:	ret
  404608:	bl	401920 <abort@plt>
  40460c:	sub	sp, sp, #0x50
  404610:	adrp	x9, 41b000 <__fxstatat@plt+0x19500>
  404614:	add	x9, x9, #0x2f8
  404618:	ldp	q0, q1, [x9]
  40461c:	ubfx	w10, w2, #5, #3
  404620:	mov	x11, sp
  404624:	mov	x8, x1
  404628:	stp	q0, q1, [sp]
  40462c:	ldr	q0, [x9, #32]
  404630:	ldr	x9, [x9, #48]
  404634:	mov	x1, x0
  404638:	mov	x3, sp
  40463c:	str	q0, [sp, #32]
  404640:	str	x9, [sp, #48]
  404644:	add	x9, x11, w10, uxtw #2
  404648:	ldr	w10, [x9, #8]
  40464c:	mov	w0, wzr
  404650:	stp	x29, x30, [sp, #64]
  404654:	add	x29, sp, #0x40
  404658:	lsr	w11, w10, w2
  40465c:	mvn	w11, w11
  404660:	and	w11, w11, #0x1
  404664:	lsl	w11, w11, w2
  404668:	eor	w10, w11, w10
  40466c:	mov	x2, x8
  404670:	str	w10, [x9, #8]
  404674:	bl	404320 <__fxstatat@plt+0x2820>
  404678:	ldp	x29, x30, [sp, #64]
  40467c:	add	sp, sp, #0x50
  404680:	ret
  404684:	sub	sp, sp, #0x50
  404688:	adrp	x9, 41b000 <__fxstatat@plt+0x19500>
  40468c:	add	x9, x9, #0x2f8
  404690:	ldp	q0, q1, [x9]
  404694:	ubfx	w10, w1, #5, #3
  404698:	mov	x11, sp
  40469c:	mov	x8, x0
  4046a0:	stp	q0, q1, [sp]
  4046a4:	ldr	q0, [x9, #32]
  4046a8:	ldr	x9, [x9, #48]
  4046ac:	mov	x3, sp
  4046b0:	mov	x2, #0xffffffffffffffff    	// #-1
  4046b4:	str	q0, [sp, #32]
  4046b8:	str	x9, [sp, #48]
  4046bc:	add	x9, x11, w10, uxtw #2
  4046c0:	ldr	w10, [x9, #8]
  4046c4:	mov	w0, wzr
  4046c8:	stp	x29, x30, [sp, #64]
  4046cc:	add	x29, sp, #0x40
  4046d0:	lsr	w11, w10, w1
  4046d4:	mvn	w11, w11
  4046d8:	and	w11, w11, #0x1
  4046dc:	lsl	w11, w11, w1
  4046e0:	eor	w10, w11, w10
  4046e4:	mov	x1, x8
  4046e8:	str	w10, [x9, #8]
  4046ec:	bl	404320 <__fxstatat@plt+0x2820>
  4046f0:	ldp	x29, x30, [sp, #64]
  4046f4:	add	sp, sp, #0x50
  4046f8:	ret
  4046fc:	sub	sp, sp, #0x50
  404700:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  404704:	add	x8, x8, #0x2f8
  404708:	ldp	q0, q1, [x8]
  40470c:	ldr	q2, [x8, #32]
  404710:	ldr	x8, [x8, #48]
  404714:	mov	x1, x0
  404718:	stp	q0, q1, [sp]
  40471c:	ldr	w9, [sp, #12]
  404720:	str	x8, [sp, #48]
  404724:	mov	x3, sp
  404728:	mov	x2, #0xffffffffffffffff    	// #-1
  40472c:	orr	w8, w9, #0x4000000
  404730:	mov	w0, wzr
  404734:	stp	x29, x30, [sp, #64]
  404738:	add	x29, sp, #0x40
  40473c:	str	q2, [sp, #32]
  404740:	str	w8, [sp, #12]
  404744:	bl	404320 <__fxstatat@plt+0x2820>
  404748:	ldp	x29, x30, [sp, #64]
  40474c:	add	sp, sp, #0x50
  404750:	ret
  404754:	sub	sp, sp, #0x50
  404758:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  40475c:	add	x8, x8, #0x2f8
  404760:	ldp	q0, q1, [x8]
  404764:	ldr	q2, [x8, #32]
  404768:	ldr	x8, [x8, #48]
  40476c:	mov	x2, x1
  404770:	stp	q0, q1, [sp]
  404774:	ldr	w9, [sp, #12]
  404778:	mov	x1, x0
  40477c:	str	x8, [sp, #48]
  404780:	mov	x3, sp
  404784:	orr	w8, w9, #0x4000000
  404788:	mov	w0, wzr
  40478c:	stp	x29, x30, [sp, #64]
  404790:	add	x29, sp, #0x40
  404794:	str	q2, [sp, #32]
  404798:	str	w8, [sp, #12]
  40479c:	bl	404320 <__fxstatat@plt+0x2820>
  4047a0:	ldp	x29, x30, [sp, #64]
  4047a4:	add	sp, sp, #0x50
  4047a8:	ret
  4047ac:	sub	sp, sp, #0x80
  4047b0:	movi	v0.2d, #0x0
  4047b4:	cmp	w1, #0xa
  4047b8:	stp	x29, x30, [sp, #112]
  4047bc:	add	x29, sp, #0x70
  4047c0:	str	wzr, [sp, #48]
  4047c4:	stp	q0, q0, [sp, #16]
  4047c8:	str	q0, [sp]
  4047cc:	b.eq	40481c <__fxstatat@plt+0x2d1c>  // b.none
  4047d0:	ldp	q0, q1, [sp]
  4047d4:	ldr	w9, [sp, #48]
  4047d8:	ldr	q2, [sp, #32]
  4047dc:	mov	x8, x2
  4047e0:	stur	q0, [sp, #60]
  4047e4:	ldr	w10, [sp, #68]
  4047e8:	str	w1, [sp, #56]
  4047ec:	str	w9, [sp, #108]
  4047f0:	add	x3, sp, #0x38
  4047f4:	orr	w9, w10, #0x4000000
  4047f8:	mov	x2, #0xffffffffffffffff    	// #-1
  4047fc:	mov	x1, x8
  404800:	stur	q1, [sp, #76]
  404804:	stur	q2, [sp, #92]
  404808:	str	w9, [sp, #68]
  40480c:	bl	404320 <__fxstatat@plt+0x2820>
  404810:	ldp	x29, x30, [sp, #112]
  404814:	add	sp, sp, #0x80
  404818:	ret
  40481c:	bl	401920 <abort@plt>
  404820:	sub	sp, sp, #0x50
  404824:	adrp	x9, 41b000 <__fxstatat@plt+0x19500>
  404828:	add	x9, x9, #0x2f8
  40482c:	ldp	q0, q1, [x9]
  404830:	ldr	q2, [x9, #32]
  404834:	ldr	x9, [x9, #48]
  404838:	mov	w10, #0xa                   	// #10
  40483c:	stp	x29, x30, [sp, #64]
  404840:	add	x29, sp, #0x40
  404844:	stp	q0, q1, [sp]
  404848:	str	q2, [sp, #32]
  40484c:	str	x9, [sp, #48]
  404850:	str	w10, [sp]
  404854:	cbz	x1, 404880 <__fxstatat@plt+0x2d80>
  404858:	cbz	x2, 404880 <__fxstatat@plt+0x2d80>
  40485c:	mov	x8, x3
  404860:	stp	x1, x2, [sp, #40]
  404864:	mov	x3, sp
  404868:	mov	x2, #0xffffffffffffffff    	// #-1
  40486c:	mov	x1, x8
  404870:	bl	404320 <__fxstatat@plt+0x2820>
  404874:	ldp	x29, x30, [sp, #64]
  404878:	add	sp, sp, #0x50
  40487c:	ret
  404880:	bl	401920 <abort@plt>
  404884:	sub	sp, sp, #0x50
  404888:	adrp	x9, 41b000 <__fxstatat@plt+0x19500>
  40488c:	add	x9, x9, #0x2f8
  404890:	ldp	q0, q1, [x9]
  404894:	ldr	x10, [x9, #48]
  404898:	stp	x29, x30, [sp, #64]
  40489c:	add	x29, sp, #0x40
  4048a0:	stp	q0, q1, [sp]
  4048a4:	ldr	q0, [x9, #32]
  4048a8:	mov	w9, #0xa                   	// #10
  4048ac:	str	x10, [sp, #48]
  4048b0:	str	w9, [sp]
  4048b4:	str	q0, [sp, #32]
  4048b8:	cbz	x1, 4048e4 <__fxstatat@plt+0x2de4>
  4048bc:	cbz	x2, 4048e4 <__fxstatat@plt+0x2de4>
  4048c0:	mov	x8, x3
  4048c4:	stp	x1, x2, [sp, #40]
  4048c8:	mov	x3, sp
  4048cc:	mov	x1, x8
  4048d0:	mov	x2, x4
  4048d4:	bl	404320 <__fxstatat@plt+0x2820>
  4048d8:	ldp	x29, x30, [sp, #64]
  4048dc:	add	sp, sp, #0x50
  4048e0:	ret
  4048e4:	bl	401920 <abort@plt>
  4048e8:	sub	sp, sp, #0x50
  4048ec:	adrp	x9, 41b000 <__fxstatat@plt+0x19500>
  4048f0:	add	x9, x9, #0x2f8
  4048f4:	ldp	q0, q1, [x9]
  4048f8:	ldr	q2, [x9, #32]
  4048fc:	ldr	x9, [x9, #48]
  404900:	mov	w10, #0xa                   	// #10
  404904:	stp	x29, x30, [sp, #64]
  404908:	add	x29, sp, #0x40
  40490c:	stp	q0, q1, [sp]
  404910:	str	q2, [sp, #32]
  404914:	str	x9, [sp, #48]
  404918:	str	w10, [sp]
  40491c:	cbz	x0, 40494c <__fxstatat@plt+0x2e4c>
  404920:	cbz	x1, 40494c <__fxstatat@plt+0x2e4c>
  404924:	mov	x8, x2
  404928:	stp	x0, x1, [sp, #40]
  40492c:	mov	x3, sp
  404930:	mov	x2, #0xffffffffffffffff    	// #-1
  404934:	mov	w0, wzr
  404938:	mov	x1, x8
  40493c:	bl	404320 <__fxstatat@plt+0x2820>
  404940:	ldp	x29, x30, [sp, #64]
  404944:	add	sp, sp, #0x50
  404948:	ret
  40494c:	bl	401920 <abort@plt>
  404950:	sub	sp, sp, #0x50
  404954:	adrp	x9, 41b000 <__fxstatat@plt+0x19500>
  404958:	add	x9, x9, #0x2f8
  40495c:	ldp	q0, q1, [x9]
  404960:	ldr	q2, [x9, #32]
  404964:	ldr	x9, [x9, #48]
  404968:	mov	w10, #0xa                   	// #10
  40496c:	stp	x29, x30, [sp, #64]
  404970:	add	x29, sp, #0x40
  404974:	stp	q0, q1, [sp]
  404978:	str	q2, [sp, #32]
  40497c:	str	x9, [sp, #48]
  404980:	str	w10, [sp]
  404984:	cbz	x0, 4049b4 <__fxstatat@plt+0x2eb4>
  404988:	cbz	x1, 4049b4 <__fxstatat@plt+0x2eb4>
  40498c:	mov	x8, x3
  404990:	stp	x0, x1, [sp, #40]
  404994:	mov	x3, sp
  404998:	mov	w0, wzr
  40499c:	mov	x1, x2
  4049a0:	mov	x2, x8
  4049a4:	bl	404320 <__fxstatat@plt+0x2820>
  4049a8:	ldp	x29, x30, [sp, #64]
  4049ac:	add	sp, sp, #0x50
  4049b0:	ret
  4049b4:	bl	401920 <abort@plt>
  4049b8:	adrp	x3, 41b000 <__fxstatat@plt+0x19500>
  4049bc:	add	x3, x3, #0x258
  4049c0:	b	404320 <__fxstatat@plt+0x2820>
  4049c4:	adrp	x3, 41b000 <__fxstatat@plt+0x19500>
  4049c8:	mov	x2, x1
  4049cc:	add	x3, x3, #0x258
  4049d0:	mov	x1, x0
  4049d4:	mov	w0, wzr
  4049d8:	b	404320 <__fxstatat@plt+0x2820>
  4049dc:	adrp	x3, 41b000 <__fxstatat@plt+0x19500>
  4049e0:	add	x3, x3, #0x258
  4049e4:	mov	x2, #0xffffffffffffffff    	// #-1
  4049e8:	b	404320 <__fxstatat@plt+0x2820>
  4049ec:	adrp	x3, 41b000 <__fxstatat@plt+0x19500>
  4049f0:	add	x3, x3, #0x258
  4049f4:	mov	x2, #0xffffffffffffffff    	// #-1
  4049f8:	mov	x1, x0
  4049fc:	mov	w0, wzr
  404a00:	b	404320 <__fxstatat@plt+0x2820>
  404a04:	stp	x29, x30, [sp, #-32]!
  404a08:	stp	x20, x19, [sp, #16]
  404a0c:	mov	x20, x0
  404a10:	mov	w19, w1
  404a14:	mov	w2, #0x5                   	// #5
  404a18:	mov	x0, xzr
  404a1c:	mov	x1, x20
  404a20:	mov	x29, sp
  404a24:	bl	401a50 <dcgettext@plt>
  404a28:	cmp	x0, x20
  404a2c:	b.ne	404b10 <__fxstatat@plt+0x3010>  // b.any
  404a30:	bl	408f00 <__fxstatat@plt+0x7400>
  404a34:	ldrb	w8, [x0]
  404a38:	and	w8, w8, #0xffffffdf
  404a3c:	cmp	w8, #0x47
  404a40:	b.eq	404aa4 <__fxstatat@plt+0x2fa4>  // b.none
  404a44:	cmp	w8, #0x55
  404a48:	b.ne	404af8 <__fxstatat@plt+0x2ff8>  // b.any
  404a4c:	ldrb	w8, [x0, #1]
  404a50:	and	w8, w8, #0xffffffdf
  404a54:	cmp	w8, #0x54
  404a58:	b.ne	404af8 <__fxstatat@plt+0x2ff8>  // b.any
  404a5c:	ldrb	w8, [x0, #2]
  404a60:	and	w8, w8, #0xffffffdf
  404a64:	cmp	w8, #0x46
  404a68:	b.ne	404af8 <__fxstatat@plt+0x2ff8>  // b.any
  404a6c:	ldrb	w8, [x0, #3]
  404a70:	cmp	w8, #0x2d
  404a74:	b.ne	404af8 <__fxstatat@plt+0x2ff8>  // b.any
  404a78:	ldrb	w8, [x0, #4]
  404a7c:	cmp	w8, #0x38
  404a80:	b.ne	404af8 <__fxstatat@plt+0x2ff8>  // b.any
  404a84:	ldrb	w8, [x0, #5]
  404a88:	cbnz	w8, 404af8 <__fxstatat@plt+0x2ff8>
  404a8c:	ldrb	w8, [x20]
  404a90:	adrp	x9, 40a000 <__fxstatat@plt+0x8500>
  404a94:	adrp	x10, 40a000 <__fxstatat@plt+0x8500>
  404a98:	add	x9, x9, #0x6ae
  404a9c:	add	x10, x10, #0x6aa
  404aa0:	b	404b30 <__fxstatat@plt+0x3030>
  404aa4:	ldrb	w8, [x0, #1]
  404aa8:	and	w8, w8, #0xffffffdf
  404aac:	cmp	w8, #0x42
  404ab0:	b.ne	404af8 <__fxstatat@plt+0x2ff8>  // b.any
  404ab4:	ldrb	w8, [x0, #2]
  404ab8:	cmp	w8, #0x31
  404abc:	b.ne	404af8 <__fxstatat@plt+0x2ff8>  // b.any
  404ac0:	ldrb	w8, [x0, #3]
  404ac4:	cmp	w8, #0x38
  404ac8:	b.ne	404af8 <__fxstatat@plt+0x2ff8>  // b.any
  404acc:	ldrb	w8, [x0, #4]
  404ad0:	cmp	w8, #0x30
  404ad4:	b.ne	404af8 <__fxstatat@plt+0x2ff8>  // b.any
  404ad8:	ldrb	w8, [x0, #5]
  404adc:	cmp	w8, #0x33
  404ae0:	b.ne	404af8 <__fxstatat@plt+0x2ff8>  // b.any
  404ae4:	ldrb	w8, [x0, #6]
  404ae8:	cmp	w8, #0x30
  404aec:	b.ne	404af8 <__fxstatat@plt+0x2ff8>  // b.any
  404af0:	ldrb	w8, [x0, #7]
  404af4:	cbz	w8, 404b1c <__fxstatat@plt+0x301c>
  404af8:	adrp	x8, 40a000 <__fxstatat@plt+0x8500>
  404afc:	adrp	x9, 40a000 <__fxstatat@plt+0x8500>
  404b00:	add	x8, x8, #0x6a8
  404b04:	add	x9, x9, #0x6a4
  404b08:	cmp	w19, #0x9
  404b0c:	csel	x0, x9, x8, eq  // eq = none
  404b10:	ldp	x20, x19, [sp, #16]
  404b14:	ldp	x29, x30, [sp], #32
  404b18:	ret
  404b1c:	ldrb	w8, [x20]
  404b20:	adrp	x9, 40a000 <__fxstatat@plt+0x8500>
  404b24:	adrp	x10, 40a000 <__fxstatat@plt+0x8500>
  404b28:	add	x9, x9, #0x6b6
  404b2c:	add	x10, x10, #0x6b2
  404b30:	cmp	w8, #0x60
  404b34:	csel	x0, x10, x9, eq  // eq = none
  404b38:	b	404b10 <__fxstatat@plt+0x3010>
  404b3c:	sub	sp, sp, #0xa0
  404b40:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  404b44:	str	x19, [sp, #144]
  404b48:	mov	x19, x0
  404b4c:	add	x1, x1, #0x53d
  404b50:	mov	x2, sp
  404b54:	mov	w0, wzr
  404b58:	stp	x29, x30, [sp, #128]
  404b5c:	add	x29, sp, #0x80
  404b60:	bl	401a30 <__lxstat@plt>
  404b64:	cbz	w0, 404b70 <__fxstatat@plt+0x3070>
  404b68:	mov	x19, xzr
  404b6c:	b	404b7c <__fxstatat@plt+0x307c>
  404b70:	ldr	q0, [sp]
  404b74:	ext	v0.16b, v0.16b, v0.16b, #8
  404b78:	str	q0, [x19]
  404b7c:	mov	x0, x19
  404b80:	ldr	x19, [sp, #144]
  404b84:	ldp	x29, x30, [sp, #128]
  404b88:	add	sp, sp, #0xa0
  404b8c:	ret
  404b90:	sub	sp, sp, #0x50
  404b94:	str	x21, [sp, #48]
  404b98:	stp	x20, x19, [sp, #64]
  404b9c:	mov	x21, x5
  404ba0:	mov	x20, x4
  404ba4:	mov	x5, x3
  404ba8:	mov	x4, x2
  404bac:	mov	x19, x0
  404bb0:	stp	x29, x30, [sp, #32]
  404bb4:	add	x29, sp, #0x20
  404bb8:	cbz	x1, 404bd8 <__fxstatat@plt+0x30d8>
  404bbc:	adrp	x2, 40a000 <__fxstatat@plt+0x8500>
  404bc0:	mov	x3, x1
  404bc4:	add	x2, x2, #0x6c3
  404bc8:	mov	w1, #0x1                   	// #1
  404bcc:	mov	x0, x19
  404bd0:	bl	401960 <__fprintf_chk@plt>
  404bd4:	b	404bf4 <__fxstatat@plt+0x30f4>
  404bd8:	adrp	x2, 40a000 <__fxstatat@plt+0x8500>
  404bdc:	add	x2, x2, #0x6cf
  404be0:	mov	w1, #0x1                   	// #1
  404be4:	mov	x0, x19
  404be8:	mov	x3, x4
  404bec:	mov	x4, x5
  404bf0:	bl	401960 <__fprintf_chk@plt>
  404bf4:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  404bf8:	add	x1, x1, #0x6d6
  404bfc:	mov	w2, #0x5                   	// #5
  404c00:	mov	x0, xzr
  404c04:	bl	401a50 <dcgettext@plt>
  404c08:	adrp	x2, 40a000 <__fxstatat@plt+0x8500>
  404c0c:	mov	x3, x0
  404c10:	add	x2, x2, #0x9a1
  404c14:	mov	w1, #0x1                   	// #1
  404c18:	mov	w4, #0x7e3                 	// #2019
  404c1c:	mov	x0, x19
  404c20:	bl	401960 <__fprintf_chk@plt>
  404c24:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  404c28:	add	x1, x1, #0x6da
  404c2c:	mov	w2, #0x5                   	// #5
  404c30:	mov	x0, xzr
  404c34:	bl	401a50 <dcgettext@plt>
  404c38:	mov	x1, x19
  404c3c:	bl	401a60 <fputs_unlocked@plt>
  404c40:	cmp	x21, #0x9
  404c44:	b.hi	404c98 <__fxstatat@plt+0x3198>  // b.pmore
  404c48:	adrp	x8, 40a000 <__fxstatat@plt+0x8500>
  404c4c:	add	x8, x8, #0x6b9
  404c50:	adr	x9, 404c60 <__fxstatat@plt+0x3160>
  404c54:	ldrb	w10, [x8, x21]
  404c58:	add	x9, x9, x10, lsl #2
  404c5c:	br	x9
  404c60:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  404c64:	add	x1, x1, #0x7a6
  404c68:	mov	w2, #0x5                   	// #5
  404c6c:	mov	x0, xzr
  404c70:	bl	401a50 <dcgettext@plt>
  404c74:	ldr	x3, [x20]
  404c78:	mov	x2, x0
  404c7c:	mov	x0, x19
  404c80:	ldp	x20, x19, [sp, #64]
  404c84:	ldr	x21, [sp, #48]
  404c88:	ldp	x29, x30, [sp, #32]
  404c8c:	mov	w1, #0x1                   	// #1
  404c90:	add	sp, sp, #0x50
  404c94:	b	401960 <__fprintf_chk@plt>
  404c98:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  404c9c:	add	x1, x1, #0x8e5
  404ca0:	b	404dfc <__fxstatat@plt+0x32fc>
  404ca4:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  404ca8:	add	x1, x1, #0x7b6
  404cac:	mov	w2, #0x5                   	// #5
  404cb0:	mov	x0, xzr
  404cb4:	bl	401a50 <dcgettext@plt>
  404cb8:	ldp	x3, x4, [x20]
  404cbc:	mov	x2, x0
  404cc0:	mov	x0, x19
  404cc4:	ldp	x20, x19, [sp, #64]
  404cc8:	ldr	x21, [sp, #48]
  404ccc:	ldp	x29, x30, [sp, #32]
  404cd0:	mov	w1, #0x1                   	// #1
  404cd4:	add	sp, sp, #0x50
  404cd8:	b	401960 <__fprintf_chk@plt>
  404cdc:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  404ce0:	add	x1, x1, #0x7cd
  404ce4:	mov	w2, #0x5                   	// #5
  404ce8:	mov	x0, xzr
  404cec:	bl	401a50 <dcgettext@plt>
  404cf0:	ldp	x3, x4, [x20]
  404cf4:	ldr	x5, [x20, #16]
  404cf8:	mov	x2, x0
  404cfc:	mov	x0, x19
  404d00:	ldp	x20, x19, [sp, #64]
  404d04:	ldr	x21, [sp, #48]
  404d08:	ldp	x29, x30, [sp, #32]
  404d0c:	mov	w1, #0x1                   	// #1
  404d10:	add	sp, sp, #0x50
  404d14:	b	401960 <__fprintf_chk@plt>
  404d18:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  404d1c:	add	x1, x1, #0x7e9
  404d20:	mov	w2, #0x5                   	// #5
  404d24:	mov	x0, xzr
  404d28:	bl	401a50 <dcgettext@plt>
  404d2c:	ldp	x3, x4, [x20]
  404d30:	ldp	x5, x6, [x20, #16]
  404d34:	mov	x2, x0
  404d38:	mov	x0, x19
  404d3c:	ldp	x20, x19, [sp, #64]
  404d40:	ldr	x21, [sp, #48]
  404d44:	ldp	x29, x30, [sp, #32]
  404d48:	mov	w1, #0x1                   	// #1
  404d4c:	add	sp, sp, #0x50
  404d50:	b	401960 <__fprintf_chk@plt>
  404d54:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  404d58:	add	x1, x1, #0x809
  404d5c:	mov	w2, #0x5                   	// #5
  404d60:	mov	x0, xzr
  404d64:	bl	401a50 <dcgettext@plt>
  404d68:	ldp	x3, x4, [x20]
  404d6c:	ldp	x5, x6, [x20, #16]
  404d70:	ldr	x7, [x20, #32]
  404d74:	mov	x2, x0
  404d78:	mov	x0, x19
  404d7c:	ldp	x20, x19, [sp, #64]
  404d80:	ldr	x21, [sp, #48]
  404d84:	ldp	x29, x30, [sp, #32]
  404d88:	mov	w1, #0x1                   	// #1
  404d8c:	add	sp, sp, #0x50
  404d90:	b	401960 <__fprintf_chk@plt>
  404d94:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  404d98:	add	x1, x1, #0x82d
  404d9c:	mov	w2, #0x5                   	// #5
  404da0:	mov	x0, xzr
  404da4:	bl	401a50 <dcgettext@plt>
  404da8:	ldp	x3, x4, [x20]
  404dac:	ldp	x5, x6, [x20, #16]
  404db0:	ldp	x7, x8, [x20, #32]
  404db4:	mov	x2, x0
  404db8:	b	404de8 <__fxstatat@plt+0x32e8>
  404dbc:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  404dc0:	add	x1, x1, #0x855
  404dc4:	mov	w2, #0x5                   	// #5
  404dc8:	mov	x0, xzr
  404dcc:	bl	401a50 <dcgettext@plt>
  404dd0:	ldr	x9, [x20, #48]
  404dd4:	ldp	x3, x4, [x20]
  404dd8:	ldp	x5, x6, [x20, #16]
  404ddc:	ldp	x7, x8, [x20, #32]
  404de0:	mov	x2, x0
  404de4:	str	x9, [sp, #8]
  404de8:	mov	w1, #0x1                   	// #1
  404dec:	str	x8, [sp]
  404df0:	b	404e60 <__fxstatat@plt+0x3360>
  404df4:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  404df8:	add	x1, x1, #0x8b1
  404dfc:	mov	w2, #0x5                   	// #5
  404e00:	mov	x0, xzr
  404e04:	bl	401a50 <dcgettext@plt>
  404e08:	ldp	x8, x9, [x20, #56]
  404e0c:	ldp	x3, x4, [x20]
  404e10:	ldp	x5, x6, [x20, #16]
  404e14:	ldr	x7, [x20, #32]
  404e18:	ldur	q0, [x20, #40]
  404e1c:	mov	x2, x0
  404e20:	str	x9, [sp, #24]
  404e24:	b	404e54 <__fxstatat@plt+0x3354>
  404e28:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  404e2c:	add	x1, x1, #0x881
  404e30:	mov	w2, #0x5                   	// #5
  404e34:	mov	x0, xzr
  404e38:	bl	401a50 <dcgettext@plt>
  404e3c:	ldp	x3, x4, [x20]
  404e40:	ldp	x5, x6, [x20, #16]
  404e44:	ldr	x7, [x20, #32]
  404e48:	ldur	q0, [x20, #40]
  404e4c:	ldr	x8, [x20, #56]
  404e50:	mov	x2, x0
  404e54:	str	x8, [sp, #16]
  404e58:	mov	w1, #0x1                   	// #1
  404e5c:	str	q0, [sp]
  404e60:	mov	x0, x19
  404e64:	bl	401960 <__fprintf_chk@plt>
  404e68:	ldp	x20, x19, [sp, #64]
  404e6c:	ldr	x21, [sp, #48]
  404e70:	ldp	x29, x30, [sp, #32]
  404e74:	add	sp, sp, #0x50
  404e78:	ret
  404e7c:	mov	x8, xzr
  404e80:	ldr	x9, [x4, x8, lsl #3]
  404e84:	add	x8, x8, #0x1
  404e88:	cbnz	x9, 404e80 <__fxstatat@plt+0x3380>
  404e8c:	sub	x5, x8, #0x1
  404e90:	b	404b90 <__fxstatat@plt+0x3090>
  404e94:	sub	sp, sp, #0x60
  404e98:	stp	x29, x30, [sp, #80]
  404e9c:	ldr	w9, [x4, #24]
  404ea0:	add	x29, sp, #0x50
  404ea4:	mov	w8, w9
  404ea8:	tbz	w9, #31, 404ecc <__fxstatat@plt+0x33cc>
  404eac:	add	w8, w9, #0x8
  404eb0:	cmn	w9, #0x8
  404eb4:	str	w8, [x4, #24]
  404eb8:	b.gt	404ecc <__fxstatat@plt+0x33cc>
  404ebc:	ldr	x10, [x4, #8]
  404ec0:	sxtw	x9, w9
  404ec4:	add	x9, x10, x9
  404ec8:	b	404ed8 <__fxstatat@plt+0x33d8>
  404ecc:	ldr	x9, [x4]
  404ed0:	add	x10, x9, #0x8
  404ed4:	str	x10, [x4]
  404ed8:	ldr	x9, [x9]
  404edc:	str	x9, [sp]
  404ee0:	cbz	x9, 404ef0 <__fxstatat@plt+0x33f0>
  404ee4:	tbnz	w8, #31, 404ef8 <__fxstatat@plt+0x33f8>
  404ee8:	mov	w9, w8
  404eec:	b	404f14 <__fxstatat@plt+0x3414>
  404ef0:	mov	x5, xzr
  404ef4:	b	40516c <__fxstatat@plt+0x366c>
  404ef8:	add	w9, w8, #0x8
  404efc:	cmn	w8, #0x8
  404f00:	str	w9, [x4, #24]
  404f04:	b.gt	404f14 <__fxstatat@plt+0x3414>
  404f08:	ldr	x10, [x4, #8]
  404f0c:	add	x8, x10, w8, sxtw
  404f10:	b	404f20 <__fxstatat@plt+0x3420>
  404f14:	ldr	x8, [x4]
  404f18:	add	x10, x8, #0x8
  404f1c:	str	x10, [x4]
  404f20:	ldr	x8, [x8]
  404f24:	str	x8, [sp, #8]
  404f28:	cbz	x8, 404f38 <__fxstatat@plt+0x3438>
  404f2c:	tbnz	w9, #31, 404f40 <__fxstatat@plt+0x3440>
  404f30:	mov	w8, w9
  404f34:	b	404f5c <__fxstatat@plt+0x345c>
  404f38:	mov	w5, #0x1                   	// #1
  404f3c:	b	40516c <__fxstatat@plt+0x366c>
  404f40:	add	w8, w9, #0x8
  404f44:	cmn	w9, #0x8
  404f48:	str	w8, [x4, #24]
  404f4c:	b.gt	404f5c <__fxstatat@plt+0x345c>
  404f50:	ldr	x10, [x4, #8]
  404f54:	add	x9, x10, w9, sxtw
  404f58:	b	404f68 <__fxstatat@plt+0x3468>
  404f5c:	ldr	x9, [x4]
  404f60:	add	x10, x9, #0x8
  404f64:	str	x10, [x4]
  404f68:	ldr	x9, [x9]
  404f6c:	str	x9, [sp, #16]
  404f70:	cbz	x9, 404f80 <__fxstatat@plt+0x3480>
  404f74:	tbnz	w8, #31, 404f88 <__fxstatat@plt+0x3488>
  404f78:	mov	w9, w8
  404f7c:	b	404fa4 <__fxstatat@plt+0x34a4>
  404f80:	mov	w5, #0x2                   	// #2
  404f84:	b	40516c <__fxstatat@plt+0x366c>
  404f88:	add	w9, w8, #0x8
  404f8c:	cmn	w8, #0x8
  404f90:	str	w9, [x4, #24]
  404f94:	b.gt	404fa4 <__fxstatat@plt+0x34a4>
  404f98:	ldr	x10, [x4, #8]
  404f9c:	add	x8, x10, w8, sxtw
  404fa0:	b	404fb0 <__fxstatat@plt+0x34b0>
  404fa4:	ldr	x8, [x4]
  404fa8:	add	x10, x8, #0x8
  404fac:	str	x10, [x4]
  404fb0:	ldr	x8, [x8]
  404fb4:	str	x8, [sp, #24]
  404fb8:	cbz	x8, 404fc8 <__fxstatat@plt+0x34c8>
  404fbc:	tbnz	w9, #31, 404fd0 <__fxstatat@plt+0x34d0>
  404fc0:	mov	w8, w9
  404fc4:	b	404fec <__fxstatat@plt+0x34ec>
  404fc8:	mov	w5, #0x3                   	// #3
  404fcc:	b	40516c <__fxstatat@plt+0x366c>
  404fd0:	add	w8, w9, #0x8
  404fd4:	cmn	w9, #0x8
  404fd8:	str	w8, [x4, #24]
  404fdc:	b.gt	404fec <__fxstatat@plt+0x34ec>
  404fe0:	ldr	x10, [x4, #8]
  404fe4:	add	x9, x10, w9, sxtw
  404fe8:	b	404ff8 <__fxstatat@plt+0x34f8>
  404fec:	ldr	x9, [x4]
  404ff0:	add	x10, x9, #0x8
  404ff4:	str	x10, [x4]
  404ff8:	ldr	x9, [x9]
  404ffc:	str	x9, [sp, #32]
  405000:	cbz	x9, 405010 <__fxstatat@plt+0x3510>
  405004:	tbnz	w8, #31, 405018 <__fxstatat@plt+0x3518>
  405008:	mov	w9, w8
  40500c:	b	405034 <__fxstatat@plt+0x3534>
  405010:	mov	w5, #0x4                   	// #4
  405014:	b	40516c <__fxstatat@plt+0x366c>
  405018:	add	w9, w8, #0x8
  40501c:	cmn	w8, #0x8
  405020:	str	w9, [x4, #24]
  405024:	b.gt	405034 <__fxstatat@plt+0x3534>
  405028:	ldr	x10, [x4, #8]
  40502c:	add	x8, x10, w8, sxtw
  405030:	b	405040 <__fxstatat@plt+0x3540>
  405034:	ldr	x8, [x4]
  405038:	add	x10, x8, #0x8
  40503c:	str	x10, [x4]
  405040:	ldr	x8, [x8]
  405044:	str	x8, [sp, #40]
  405048:	cbz	x8, 405058 <__fxstatat@plt+0x3558>
  40504c:	tbnz	w9, #31, 405060 <__fxstatat@plt+0x3560>
  405050:	mov	w8, w9
  405054:	b	40507c <__fxstatat@plt+0x357c>
  405058:	mov	w5, #0x5                   	// #5
  40505c:	b	40516c <__fxstatat@plt+0x366c>
  405060:	add	w8, w9, #0x8
  405064:	cmn	w9, #0x8
  405068:	str	w8, [x4, #24]
  40506c:	b.gt	40507c <__fxstatat@plt+0x357c>
  405070:	ldr	x10, [x4, #8]
  405074:	add	x9, x10, w9, sxtw
  405078:	b	405088 <__fxstatat@plt+0x3588>
  40507c:	ldr	x9, [x4]
  405080:	add	x10, x9, #0x8
  405084:	str	x10, [x4]
  405088:	ldr	x9, [x9]
  40508c:	str	x9, [sp, #48]
  405090:	cbz	x9, 4050a0 <__fxstatat@plt+0x35a0>
  405094:	tbnz	w8, #31, 4050a8 <__fxstatat@plt+0x35a8>
  405098:	mov	w9, w8
  40509c:	b	4050c4 <__fxstatat@plt+0x35c4>
  4050a0:	mov	w5, #0x6                   	// #6
  4050a4:	b	40516c <__fxstatat@plt+0x366c>
  4050a8:	add	w9, w8, #0x8
  4050ac:	cmn	w8, #0x8
  4050b0:	str	w9, [x4, #24]
  4050b4:	b.gt	4050c4 <__fxstatat@plt+0x35c4>
  4050b8:	ldr	x10, [x4, #8]
  4050bc:	add	x8, x10, w8, sxtw
  4050c0:	b	4050d0 <__fxstatat@plt+0x35d0>
  4050c4:	ldr	x8, [x4]
  4050c8:	add	x10, x8, #0x8
  4050cc:	str	x10, [x4]
  4050d0:	ldr	x8, [x8]
  4050d4:	str	x8, [sp, #56]
  4050d8:	cbz	x8, 4050e8 <__fxstatat@plt+0x35e8>
  4050dc:	tbnz	w9, #31, 4050f0 <__fxstatat@plt+0x35f0>
  4050e0:	mov	w8, w9
  4050e4:	b	40510c <__fxstatat@plt+0x360c>
  4050e8:	mov	w5, #0x7                   	// #7
  4050ec:	b	40516c <__fxstatat@plt+0x366c>
  4050f0:	add	w8, w9, #0x8
  4050f4:	cmn	w9, #0x8
  4050f8:	str	w8, [x4, #24]
  4050fc:	b.gt	40510c <__fxstatat@plt+0x360c>
  405100:	ldr	x10, [x4, #8]
  405104:	add	x9, x10, w9, sxtw
  405108:	b	405118 <__fxstatat@plt+0x3618>
  40510c:	ldr	x9, [x4]
  405110:	add	x10, x9, #0x8
  405114:	str	x10, [x4]
  405118:	ldr	x9, [x9]
  40511c:	str	x9, [sp, #64]
  405120:	cbz	x9, 405168 <__fxstatat@plt+0x3668>
  405124:	tbz	w8, #31, 405144 <__fxstatat@plt+0x3644>
  405128:	add	w9, w8, #0x8
  40512c:	cmn	w8, #0x8
  405130:	str	w9, [x4, #24]
  405134:	b.gt	405144 <__fxstatat@plt+0x3644>
  405138:	ldr	x9, [x4, #8]
  40513c:	add	x8, x9, w8, sxtw
  405140:	b	405150 <__fxstatat@plt+0x3650>
  405144:	ldr	x8, [x4]
  405148:	add	x9, x8, #0x8
  40514c:	str	x9, [x4]
  405150:	ldr	x8, [x8]
  405154:	str	x8, [sp, #72]
  405158:	cmp	x8, #0x0
  40515c:	mov	w8, #0x9                   	// #9
  405160:	cinc	x5, x8, ne  // ne = any
  405164:	b	40516c <__fxstatat@plt+0x366c>
  405168:	mov	w5, #0x8                   	// #8
  40516c:	mov	x4, sp
  405170:	bl	404b90 <__fxstatat@plt+0x3090>
  405174:	ldp	x29, x30, [sp, #80]
  405178:	add	sp, sp, #0x60
  40517c:	ret
  405180:	sub	sp, sp, #0xf0
  405184:	stp	x29, x30, [sp, #224]
  405188:	add	x29, sp, #0xe0
  40518c:	mov	x8, #0xffffffffffffffe0    	// #-32
  405190:	mov	x9, sp
  405194:	sub	x10, x29, #0x60
  405198:	movk	x8, #0xff80, lsl #32
  40519c:	add	x11, x29, #0x10
  4051a0:	add	x9, x9, #0x80
  4051a4:	add	x10, x10, #0x20
  4051a8:	stp	x9, x8, [x29, #-16]
  4051ac:	stp	x11, x10, [x29, #-32]
  4051b0:	stp	x4, x5, [x29, #-96]
  4051b4:	stp	x6, x7, [x29, #-80]
  4051b8:	stp	q0, q1, [sp]
  4051bc:	ldp	q0, q1, [x29, #-32]
  4051c0:	sub	x4, x29, #0x40
  4051c4:	stp	q2, q3, [sp, #32]
  4051c8:	stp	q4, q5, [sp, #64]
  4051cc:	stp	q6, q7, [sp, #96]
  4051d0:	stp	q0, q1, [x29, #-64]
  4051d4:	bl	404e94 <__fxstatat@plt+0x3394>
  4051d8:	ldp	x29, x30, [sp, #224]
  4051dc:	add	sp, sp, #0xf0
  4051e0:	ret
  4051e4:	stp	x29, x30, [sp, #-16]!
  4051e8:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  4051ec:	add	x1, x1, #0x921
  4051f0:	mov	w2, #0x5                   	// #5
  4051f4:	mov	x0, xzr
  4051f8:	mov	x29, sp
  4051fc:	bl	401a50 <dcgettext@plt>
  405200:	adrp	x2, 40a000 <__fxstatat@plt+0x8500>
  405204:	mov	x1, x0
  405208:	add	x2, x2, #0x936
  40520c:	mov	w0, #0x1                   	// #1
  405210:	bl	401860 <__printf_chk@plt>
  405214:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  405218:	add	x1, x1, #0x94c
  40521c:	mov	w2, #0x5                   	// #5
  405220:	mov	x0, xzr
  405224:	bl	401a50 <dcgettext@plt>
  405228:	adrp	x2, 409000 <__fxstatat@plt+0x7500>
  40522c:	adrp	x3, 40a000 <__fxstatat@plt+0x8500>
  405230:	mov	x1, x0
  405234:	add	x2, x2, #0xf02
  405238:	add	x3, x3, #0x15
  40523c:	mov	w0, #0x1                   	// #1
  405240:	bl	401860 <__printf_chk@plt>
  405244:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  405248:	add	x1, x1, #0x960
  40524c:	mov	w2, #0x5                   	// #5
  405250:	mov	x0, xzr
  405254:	bl	401a50 <dcgettext@plt>
  405258:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  40525c:	ldr	x1, [x8, #688]
  405260:	ldp	x29, x30, [sp], #16
  405264:	b	401a60 <fputs_unlocked@plt>
  405268:	stp	x29, x30, [sp, #-32]!
  40526c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  405270:	udiv	x8, x8, x1
  405274:	cmp	x8, x0
  405278:	str	x19, [sp, #16]
  40527c:	mov	x29, sp
  405280:	b.cc	4052a4 <__fxstatat@plt+0x37a4>  // b.lo, b.ul, b.last
  405284:	mul	x19, x1, x0
  405288:	mov	x0, x19
  40528c:	bl	401810 <malloc@plt>
  405290:	cbz	x19, 405298 <__fxstatat@plt+0x3798>
  405294:	cbz	x0, 4052a4 <__fxstatat@plt+0x37a4>
  405298:	ldr	x19, [sp, #16]
  40529c:	ldp	x29, x30, [sp], #32
  4052a0:	ret
  4052a4:	bl	4055bc <__fxstatat@plt+0x3abc>
  4052a8:	stp	x29, x30, [sp, #-32]!
  4052ac:	str	x19, [sp, #16]
  4052b0:	mov	x29, sp
  4052b4:	mov	x19, x0
  4052b8:	bl	401810 <malloc@plt>
  4052bc:	cbz	x19, 4052c4 <__fxstatat@plt+0x37c4>
  4052c0:	cbz	x0, 4052d0 <__fxstatat@plt+0x37d0>
  4052c4:	ldr	x19, [sp, #16]
  4052c8:	ldp	x29, x30, [sp], #32
  4052cc:	ret
  4052d0:	bl	4055bc <__fxstatat@plt+0x3abc>
  4052d4:	stp	x29, x30, [sp, #-32]!
  4052d8:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4052dc:	udiv	x8, x8, x2
  4052e0:	cmp	x8, x1
  4052e4:	str	x19, [sp, #16]
  4052e8:	mov	x29, sp
  4052ec:	b.cc	405324 <__fxstatat@plt+0x3824>  // b.lo, b.ul, b.last
  4052f0:	mul	x19, x2, x1
  4052f4:	cbz	x0, 405308 <__fxstatat@plt+0x3808>
  4052f8:	cbnz	x19, 405308 <__fxstatat@plt+0x3808>
  4052fc:	bl	4019b0 <free@plt>
  405300:	mov	x0, xzr
  405304:	b	405318 <__fxstatat@plt+0x3818>
  405308:	mov	x1, x19
  40530c:	bl	4018c0 <realloc@plt>
  405310:	cbz	x19, 405318 <__fxstatat@plt+0x3818>
  405314:	cbz	x0, 405324 <__fxstatat@plt+0x3824>
  405318:	ldr	x19, [sp, #16]
  40531c:	ldp	x29, x30, [sp], #32
  405320:	ret
  405324:	bl	4055bc <__fxstatat@plt+0x3abc>
  405328:	stp	x29, x30, [sp, #-32]!
  40532c:	str	x19, [sp, #16]
  405330:	mov	x19, x1
  405334:	mov	x29, sp
  405338:	cbz	x0, 40534c <__fxstatat@plt+0x384c>
  40533c:	cbnz	x19, 40534c <__fxstatat@plt+0x384c>
  405340:	bl	4019b0 <free@plt>
  405344:	mov	x0, xzr
  405348:	b	40535c <__fxstatat@plt+0x385c>
  40534c:	mov	x1, x19
  405350:	bl	4018c0 <realloc@plt>
  405354:	cbz	x19, 40535c <__fxstatat@plt+0x385c>
  405358:	cbz	x0, 405368 <__fxstatat@plt+0x3868>
  40535c:	ldr	x19, [sp, #16]
  405360:	ldp	x29, x30, [sp], #32
  405364:	ret
  405368:	bl	4055bc <__fxstatat@plt+0x3abc>
  40536c:	stp	x29, x30, [sp, #-32]!
  405370:	ldr	x8, [x1]
  405374:	str	x19, [sp, #16]
  405378:	mov	x29, sp
  40537c:	cbz	x0, 4053b4 <__fxstatat@plt+0x38b4>
  405380:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  405384:	movk	x9, #0x5554
  405388:	udiv	x9, x9, x2
  40538c:	cmp	x9, x8
  405390:	b.ls	4053fc <__fxstatat@plt+0x38fc>  // b.plast
  405394:	add	x8, x8, x8, lsr #1
  405398:	add	x8, x8, #0x1
  40539c:	mul	x19, x8, x2
  4053a0:	str	x8, [x1]
  4053a4:	cbnz	x19, 4053e0 <__fxstatat@plt+0x38e0>
  4053a8:	bl	4019b0 <free@plt>
  4053ac:	mov	x0, xzr
  4053b0:	b	4053f0 <__fxstatat@plt+0x38f0>
  4053b4:	cbnz	x8, 4053c8 <__fxstatat@plt+0x38c8>
  4053b8:	mov	w8, #0x80                  	// #128
  4053bc:	udiv	x8, x8, x2
  4053c0:	cmp	x2, #0x80
  4053c4:	cinc	x8, x8, hi  // hi = pmore
  4053c8:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  4053cc:	udiv	x9, x9, x2
  4053d0:	cmp	x9, x8
  4053d4:	b.cc	4053fc <__fxstatat@plt+0x38fc>  // b.lo, b.ul, b.last
  4053d8:	mul	x19, x8, x2
  4053dc:	str	x8, [x1]
  4053e0:	mov	x1, x19
  4053e4:	bl	4018c0 <realloc@plt>
  4053e8:	cbz	x19, 4053f0 <__fxstatat@plt+0x38f0>
  4053ec:	cbz	x0, 4053fc <__fxstatat@plt+0x38fc>
  4053f0:	ldr	x19, [sp, #16]
  4053f4:	ldp	x29, x30, [sp], #32
  4053f8:	ret
  4053fc:	bl	4055bc <__fxstatat@plt+0x3abc>
  405400:	stp	x29, x30, [sp, #-32]!
  405404:	str	x19, [sp, #16]
  405408:	mov	x29, sp
  40540c:	mov	x19, x0
  405410:	bl	401810 <malloc@plt>
  405414:	cbz	x19, 40541c <__fxstatat@plt+0x391c>
  405418:	cbz	x0, 405428 <__fxstatat@plt+0x3928>
  40541c:	ldr	x19, [sp, #16]
  405420:	ldp	x29, x30, [sp], #32
  405424:	ret
  405428:	bl	4055bc <__fxstatat@plt+0x3abc>
  40542c:	stp	x29, x30, [sp, #-32]!
  405430:	str	x19, [sp, #16]
  405434:	ldr	x19, [x1]
  405438:	mov	x29, sp
  40543c:	cbz	x0, 40546c <__fxstatat@plt+0x396c>
  405440:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  405444:	movk	x8, #0x5554
  405448:	cmp	x19, x8
  40544c:	b.cs	40549c <__fxstatat@plt+0x399c>  // b.hs, b.nlast
  405450:	add	x8, x19, x19, lsr #1
  405454:	adds	x19, x8, #0x1
  405458:	str	x19, [x1]
  40545c:	b.ne	405480 <__fxstatat@plt+0x3980>  // b.any
  405460:	bl	4019b0 <free@plt>
  405464:	mov	x0, xzr
  405468:	b	405490 <__fxstatat@plt+0x3990>
  40546c:	cbz	x19, 405478 <__fxstatat@plt+0x3978>
  405470:	tbz	x19, #63, 40547c <__fxstatat@plt+0x397c>
  405474:	b	40549c <__fxstatat@plt+0x399c>
  405478:	mov	w19, #0x80                  	// #128
  40547c:	str	x19, [x1]
  405480:	mov	x1, x19
  405484:	bl	4018c0 <realloc@plt>
  405488:	cbz	x19, 405490 <__fxstatat@plt+0x3990>
  40548c:	cbz	x0, 40549c <__fxstatat@plt+0x399c>
  405490:	ldr	x19, [sp, #16]
  405494:	ldp	x29, x30, [sp], #32
  405498:	ret
  40549c:	bl	4055bc <__fxstatat@plt+0x3abc>
  4054a0:	stp	x29, x30, [sp, #-32]!
  4054a4:	stp	x20, x19, [sp, #16]
  4054a8:	mov	x29, sp
  4054ac:	mov	x19, x0
  4054b0:	bl	401810 <malloc@plt>
  4054b4:	mov	x20, x0
  4054b8:	cbz	x19, 4054c0 <__fxstatat@plt+0x39c0>
  4054bc:	cbz	x20, 4054e0 <__fxstatat@plt+0x39e0>
  4054c0:	mov	x0, x20
  4054c4:	mov	w1, wzr
  4054c8:	mov	x2, x19
  4054cc:	bl	401880 <memset@plt>
  4054d0:	mov	x0, x20
  4054d4:	ldp	x20, x19, [sp, #16]
  4054d8:	ldp	x29, x30, [sp], #32
  4054dc:	ret
  4054e0:	bl	4055bc <__fxstatat@plt+0x3abc>
  4054e4:	stp	x29, x30, [sp, #-16]!
  4054e8:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4054ec:	udiv	x8, x8, x1
  4054f0:	cmp	x8, x0
  4054f4:	mov	x29, sp
  4054f8:	b.cc	40550c <__fxstatat@plt+0x3a0c>  // b.lo, b.ul, b.last
  4054fc:	bl	405a28 <__fxstatat@plt+0x3f28>
  405500:	cbz	x0, 40550c <__fxstatat@plt+0x3a0c>
  405504:	ldp	x29, x30, [sp], #16
  405508:	ret
  40550c:	bl	4055bc <__fxstatat@plt+0x3abc>
  405510:	stp	x29, x30, [sp, #-48]!
  405514:	stp	x20, x19, [sp, #32]
  405518:	mov	x20, x0
  40551c:	mov	x0, x1
  405520:	str	x21, [sp, #16]
  405524:	mov	x29, sp
  405528:	mov	x19, x1
  40552c:	bl	401810 <malloc@plt>
  405530:	mov	x21, x0
  405534:	cbz	x19, 40553c <__fxstatat@plt+0x3a3c>
  405538:	cbz	x21, 405560 <__fxstatat@plt+0x3a60>
  40553c:	mov	x0, x21
  405540:	mov	x1, x20
  405544:	mov	x2, x19
  405548:	bl	4016f0 <memcpy@plt>
  40554c:	mov	x0, x21
  405550:	ldp	x20, x19, [sp, #32]
  405554:	ldr	x21, [sp, #16]
  405558:	ldp	x29, x30, [sp], #48
  40555c:	ret
  405560:	bl	4055bc <__fxstatat@plt+0x3abc>
  405564:	stp	x29, x30, [sp, #-48]!
  405568:	str	x21, [sp, #16]
  40556c:	stp	x20, x19, [sp, #32]
  405570:	mov	x29, sp
  405574:	mov	x19, x0
  405578:	bl	401730 <strlen@plt>
  40557c:	add	x20, x0, #0x1
  405580:	mov	x0, x20
  405584:	bl	401810 <malloc@plt>
  405588:	mov	x21, x0
  40558c:	cbz	x20, 405594 <__fxstatat@plt+0x3a94>
  405590:	cbz	x21, 4055b8 <__fxstatat@plt+0x3ab8>
  405594:	mov	x0, x21
  405598:	mov	x1, x19
  40559c:	mov	x2, x20
  4055a0:	bl	4016f0 <memcpy@plt>
  4055a4:	mov	x0, x21
  4055a8:	ldp	x20, x19, [sp, #32]
  4055ac:	ldr	x21, [sp, #16]
  4055b0:	ldp	x29, x30, [sp], #48
  4055b4:	ret
  4055b8:	bl	4055bc <__fxstatat@plt+0x3abc>
  4055bc:	stp	x29, x30, [sp, #-32]!
  4055c0:	str	x19, [sp, #16]
  4055c4:	adrp	x8, 41b000 <__fxstatat@plt+0x19500>
  4055c8:	ldr	w19, [x8, #560]
  4055cc:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  4055d0:	add	x1, x1, #0x9d0
  4055d4:	mov	w2, #0x5                   	// #5
  4055d8:	mov	x0, xzr
  4055dc:	mov	x29, sp
  4055e0:	bl	401a50 <dcgettext@plt>
  4055e4:	adrp	x2, 40a000 <__fxstatat@plt+0x8500>
  4055e8:	mov	x3, x0
  4055ec:	add	x2, x2, #0x139
  4055f0:	mov	w0, w19
  4055f4:	mov	w1, wzr
  4055f8:	bl	401750 <error@plt>
  4055fc:	bl	401920 <abort@plt>
  405600:	stp	x29, x30, [sp, #-16]!
  405604:	orr	w1, w1, #0x200
  405608:	mov	x29, sp
  40560c:	bl	405a74 <__fxstatat@plt+0x3f74>
  405610:	cbz	x0, 40561c <__fxstatat@plt+0x3b1c>
  405614:	ldp	x29, x30, [sp], #16
  405618:	ret
  40561c:	bl	401ab0 <__errno_location@plt>
  405620:	ldr	w8, [x0]
  405624:	cmp	w8, #0x16
  405628:	b.ne	40564c <__fxstatat@plt+0x3b4c>  // b.any
  40562c:	adrp	x0, 40a000 <__fxstatat@plt+0x8500>
  405630:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  405634:	adrp	x3, 40a000 <__fxstatat@plt+0x8500>
  405638:	add	x0, x0, #0x9e1
  40563c:	add	x1, x1, #0x9f1
  405640:	add	x3, x3, #0x9fc
  405644:	mov	w2, #0x29                  	// #41
  405648:	bl	401aa0 <__assert_fail@plt>
  40564c:	bl	4055bc <__fxstatat@plt+0x3abc>
  405650:	ldr	w8, [x0, #72]
  405654:	mov	w9, #0x11                  	// #17
  405658:	and	w8, w8, w9
  40565c:	cmp	w8, #0x10
  405660:	b.eq	40567c <__fxstatat@plt+0x3b7c>  // b.none
  405664:	cmp	w8, #0x11
  405668:	b.ne	405684 <__fxstatat@plt+0x3b84>  // b.any
  40566c:	ldr	x8, [x1, #88]
  405670:	cmp	x8, #0x0
  405674:	cset	w0, ne  // ne = any
  405678:	ret
  40567c:	mov	w0, #0x1                   	// #1
  405680:	ret
  405684:	mov	w0, wzr
  405688:	ret
  40568c:	stp	x29, x30, [sp, #-80]!
  405690:	cmp	w2, #0x25
  405694:	str	x25, [sp, #16]
  405698:	stp	x24, x23, [sp, #32]
  40569c:	stp	x22, x21, [sp, #48]
  4056a0:	stp	x20, x19, [sp, #64]
  4056a4:	mov	x29, sp
  4056a8:	b.cs	405a08 <__fxstatat@plt+0x3f08>  // b.hs, b.nlast
  4056ac:	mov	x23, x4
  4056b0:	mov	x19, x3
  4056b4:	mov	w22, w2
  4056b8:	mov	x21, x1
  4056bc:	mov	x20, x0
  4056c0:	bl	401ab0 <__errno_location@plt>
  4056c4:	mov	x24, x0
  4056c8:	str	wzr, [x0]
  4056cc:	bl	401990 <__ctype_b_loc@plt>
  4056d0:	ldr	x8, [x0]
  4056d4:	mov	x10, x20
  4056d8:	ldrb	w9, [x10], #1
  4056dc:	ldrh	w11, [x8, x9, lsl #1]
  4056e0:	tbnz	w11, #13, 4056d8 <__fxstatat@plt+0x3bd8>
  4056e4:	cmp	x21, #0x0
  4056e8:	add	x8, x29, #0x18
  4056ec:	csel	x21, x8, x21, eq  // eq = none
  4056f0:	cmp	w9, #0x2d
  4056f4:	b.ne	405700 <__fxstatat@plt+0x3c00>  // b.any
  4056f8:	mov	w20, #0x4                   	// #4
  4056fc:	b	4059d8 <__fxstatat@plt+0x3ed8>
  405700:	mov	x0, x20
  405704:	mov	x1, x21
  405708:	mov	w2, w22
  40570c:	bl	401720 <strtoul@plt>
  405710:	ldr	x25, [x21]
  405714:	cmp	x25, x20
  405718:	b.eq	405744 <__fxstatat@plt+0x3c44>  // b.none
  40571c:	ldr	w20, [x24]
  405720:	mov	x22, x0
  405724:	cbz	w20, 405734 <__fxstatat@plt+0x3c34>
  405728:	cmp	w20, #0x22
  40572c:	b.ne	4056f8 <__fxstatat@plt+0x3bf8>  // b.any
  405730:	mov	w20, #0x1                   	// #1
  405734:	cbz	x23, 4059d4 <__fxstatat@plt+0x3ed4>
  405738:	ldrb	w24, [x25]
  40573c:	cbnz	w24, 40576c <__fxstatat@plt+0x3c6c>
  405740:	b	4059d4 <__fxstatat@plt+0x3ed4>
  405744:	cbz	x23, 4056f8 <__fxstatat@plt+0x3bf8>
  405748:	ldrb	w1, [x20]
  40574c:	cbz	w1, 4056f8 <__fxstatat@plt+0x3bf8>
  405750:	mov	x0, x23
  405754:	bl	4019e0 <strchr@plt>
  405758:	cbz	x0, 4056f8 <__fxstatat@plt+0x3bf8>
  40575c:	mov	w20, wzr
  405760:	mov	w22, #0x1                   	// #1
  405764:	ldrb	w24, [x25]
  405768:	cbz	w24, 4059d4 <__fxstatat@plt+0x3ed4>
  40576c:	mov	x0, x23
  405770:	mov	w1, w24
  405774:	bl	4019e0 <strchr@plt>
  405778:	cbz	x0, 405844 <__fxstatat@plt+0x3d44>
  40577c:	sub	w10, w24, #0x45
  405780:	mov	w8, #0x1                   	// #1
  405784:	cmp	w10, #0x2f
  405788:	mov	w9, #0x400                 	// #1024
  40578c:	b.hi	405804 <__fxstatat@plt+0x3d04>  // b.pmore
  405790:	mov	w11, #0x1                   	// #1
  405794:	lsl	x10, x11, x10
  405798:	mov	x11, #0x8945                	// #35141
  40579c:	movk	x11, #0x30, lsl #16
  4057a0:	movk	x11, #0x8144, lsl #32
  4057a4:	tst	x10, x11
  4057a8:	b.eq	405804 <__fxstatat@plt+0x3d04>  // b.none
  4057ac:	mov	w1, #0x30                  	// #48
  4057b0:	mov	x0, x23
  4057b4:	bl	4019e0 <strchr@plt>
  4057b8:	cbz	x0, 4057f0 <__fxstatat@plt+0x3cf0>
  4057bc:	ldrb	w8, [x25, #1]
  4057c0:	cmp	w8, #0x42
  4057c4:	b.eq	4057fc <__fxstatat@plt+0x3cfc>  // b.none
  4057c8:	cmp	w8, #0x44
  4057cc:	b.eq	4057fc <__fxstatat@plt+0x3cfc>  // b.none
  4057d0:	cmp	w8, #0x69
  4057d4:	b.ne	4057f0 <__fxstatat@plt+0x3cf0>  // b.any
  4057d8:	ldrb	w8, [x25, #2]
  4057dc:	mov	w9, #0x3                   	// #3
  4057e0:	cmp	w8, #0x42
  4057e4:	csinc	x8, x9, xzr, eq  // eq = none
  4057e8:	mov	w9, #0x400                 	// #1024
  4057ec:	b	405804 <__fxstatat@plt+0x3d04>
  4057f0:	mov	w8, #0x1                   	// #1
  4057f4:	mov	w9, #0x400                 	// #1024
  4057f8:	b	405804 <__fxstatat@plt+0x3d04>
  4057fc:	mov	w8, #0x2                   	// #2
  405800:	mov	w9, #0x3e8                 	// #1000
  405804:	sub	w10, w24, #0x42
  405808:	cmp	w10, #0x35
  40580c:	b.hi	405844 <__fxstatat@plt+0x3d44>  // b.pmore
  405810:	adrp	x11, 40a000 <__fxstatat@plt+0x8500>
  405814:	add	x11, x11, #0xa4a
  405818:	adr	x12, 40582c <__fxstatat@plt+0x3d2c>
  40581c:	ldrb	w13, [x11, x10]
  405820:	add	x12, x12, x13, lsl #2
  405824:	mov	w10, wzr
  405828:	br	x12
  40582c:	umulh	x10, x9, x22
  405830:	mul	x11, x22, x9
  405834:	cmp	xzr, x10
  405838:	cset	w10, ne  // ne = any
  40583c:	csinv	x11, x11, xzr, eq  // eq = none
  405840:	b	405970 <__fxstatat@plt+0x3e70>
  405844:	str	x22, [x19]
  405848:	orr	w20, w20, #0x2
  40584c:	b	4059d8 <__fxstatat@plt+0x3ed8>
  405850:	umulh	x10, x9, x22
  405854:	mul	x9, x22, x9
  405858:	cmp	xzr, x10
  40585c:	b	4059ac <__fxstatat@plt+0x3eac>
  405860:	umulh	x10, x9, x22
  405864:	mul	x11, x22, x9
  405868:	cmp	xzr, x10
  40586c:	cset	w10, ne  // ne = any
  405870:	csinv	x11, x11, xzr, eq  // eq = none
  405874:	b	405988 <__fxstatat@plt+0x3e88>
  405878:	umulh	x10, x9, x22
  40587c:	mul	x11, x22, x9
  405880:	cmp	xzr, x10
  405884:	cset	w10, ne  // ne = any
  405888:	csinv	x11, x11, xzr, eq  // eq = none
  40588c:	b	405958 <__fxstatat@plt+0x3e58>
  405890:	umulh	x10, x9, x22
  405894:	mul	x11, x22, x9
  405898:	cmp	xzr, x10
  40589c:	cset	w10, ne  // ne = any
  4058a0:	csinv	x11, x11, xzr, eq  // eq = none
  4058a4:	b	405910 <__fxstatat@plt+0x3e10>
  4058a8:	cmp	xzr, x22, lsr #54
  4058ac:	lsl	x9, x22, #10
  4058b0:	b	4059ac <__fxstatat@plt+0x3eac>
  4058b4:	umulh	x10, x9, x22
  4058b8:	mul	x11, x22, x9
  4058bc:	cmp	xzr, x10
  4058c0:	cset	w10, ne  // ne = any
  4058c4:	csinv	x11, x11, xzr, eq  // eq = none
  4058c8:	b	405928 <__fxstatat@plt+0x3e28>
  4058cc:	umulh	x10, x9, x22
  4058d0:	mul	x11, x22, x9
  4058d4:	cmp	xzr, x10
  4058d8:	cset	w10, ne  // ne = any
  4058dc:	csinv	x11, x11, xzr, eq  // eq = none
  4058e0:	b	405940 <__fxstatat@plt+0x3e40>
  4058e4:	umulh	x10, x9, x22
  4058e8:	mul	x11, x22, x9
  4058ec:	cmp	xzr, x10
  4058f0:	csinv	x11, x11, xzr, eq  // eq = none
  4058f4:	umulh	x12, x9, x11
  4058f8:	cset	w10, ne  // ne = any
  4058fc:	cmp	xzr, x12
  405900:	mul	x11, x11, x9
  405904:	cset	w12, ne  // ne = any
  405908:	csinv	x11, x11, xzr, eq  // eq = none
  40590c:	orr	w10, w10, w12
  405910:	umulh	x12, x9, x11
  405914:	cmp	xzr, x12
  405918:	mul	x11, x11, x9
  40591c:	cset	w12, ne  // ne = any
  405920:	csinv	x11, x11, xzr, eq  // eq = none
  405924:	orr	w10, w10, w12
  405928:	umulh	x12, x9, x11
  40592c:	cmp	xzr, x12
  405930:	mul	x11, x11, x9
  405934:	cset	w12, ne  // ne = any
  405938:	csinv	x11, x11, xzr, eq  // eq = none
  40593c:	orr	w10, w10, w12
  405940:	umulh	x12, x9, x11
  405944:	cmp	xzr, x12
  405948:	mul	x11, x11, x9
  40594c:	cset	w12, ne  // ne = any
  405950:	csinv	x11, x11, xzr, eq  // eq = none
  405954:	orr	w10, w10, w12
  405958:	umulh	x12, x9, x11
  40595c:	cmp	xzr, x12
  405960:	mul	x11, x11, x9
  405964:	cset	w12, ne  // ne = any
  405968:	csinv	x11, x11, xzr, eq  // eq = none
  40596c:	orr	w10, w10, w12
  405970:	umulh	x12, x9, x11
  405974:	cmp	xzr, x12
  405978:	mul	x11, x11, x9
  40597c:	cset	w12, ne  // ne = any
  405980:	csinv	x11, x11, xzr, eq  // eq = none
  405984:	orr	w10, w10, w12
  405988:	umulh	x12, x9, x11
  40598c:	cmp	xzr, x12
  405990:	mul	x9, x11, x9
  405994:	cset	w11, ne  // ne = any
  405998:	csinv	x22, x9, xzr, eq  // eq = none
  40599c:	orr	w10, w10, w11
  4059a0:	b	4059b4 <__fxstatat@plt+0x3eb4>
  4059a4:	cmp	xzr, x22, lsr #55
  4059a8:	lsl	x9, x22, #9
  4059ac:	cset	w10, ne  // ne = any
  4059b0:	csinv	x22, x9, xzr, eq  // eq = none
  4059b4:	add	x9, x25, x8
  4059b8:	str	x9, [x21]
  4059bc:	ldrb	w8, [x25, x8]
  4059c0:	and	w9, w10, #0x1
  4059c4:	orr	w9, w20, w9
  4059c8:	orr	w10, w9, #0x2
  4059cc:	cmp	w8, #0x0
  4059d0:	csel	w20, w9, w10, eq  // eq = none
  4059d4:	str	x22, [x19]
  4059d8:	mov	w0, w20
  4059dc:	ldp	x20, x19, [sp, #64]
  4059e0:	ldp	x22, x21, [sp, #48]
  4059e4:	ldp	x24, x23, [sp, #32]
  4059e8:	ldr	x25, [sp, #16]
  4059ec:	ldp	x29, x30, [sp], #80
  4059f0:	ret
  4059f4:	cmn	x22, x22
  4059f8:	lsl	x9, x22, #1
  4059fc:	cset	w10, cs  // cs = hs, nlast
  405a00:	csinv	x22, x9, xzr, cc  // cc = lo, ul, last
  405a04:	b	4059b4 <__fxstatat@plt+0x3eb4>
  405a08:	adrp	x0, 40a000 <__fxstatat@plt+0x8500>
  405a0c:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  405a10:	adrp	x3, 40a000 <__fxstatat@plt+0x8500>
  405a14:	add	x0, x0, #0xa80
  405a18:	add	x1, x1, #0xaa6
  405a1c:	add	x3, x3, #0xab6
  405a20:	mov	w2, #0x54                  	// #84
  405a24:	bl	401aa0 <__assert_fail@plt>
  405a28:	mov	x8, x1
  405a2c:	mov	w1, #0x1                   	// #1
  405a30:	mov	w9, #0x1                   	// #1
  405a34:	cbz	x0, 405a6c <__fxstatat@plt+0x3f6c>
  405a38:	cbz	x8, 405a6c <__fxstatat@plt+0x3f6c>
  405a3c:	umulh	x10, x8, x0
  405a40:	mov	x1, x8
  405a44:	mov	x9, x0
  405a48:	cbz	x10, 405a6c <__fxstatat@plt+0x3f6c>
  405a4c:	stp	x29, x30, [sp, #-16]!
  405a50:	mov	x29, sp
  405a54:	bl	401ab0 <__errno_location@plt>
  405a58:	mov	w8, #0xc                   	// #12
  405a5c:	str	w8, [x0]
  405a60:	mov	x0, xzr
  405a64:	ldp	x29, x30, [sp], #16
  405a68:	ret
  405a6c:	mov	x0, x9
  405a70:	b	401890 <calloc@plt>
  405a74:	sub	sp, sp, #0x80
  405a78:	cmp	w1, #0x1, lsl #12
  405a7c:	stp	x29, x30, [sp, #32]
  405a80:	stp	x28, x27, [sp, #48]
  405a84:	stp	x26, x25, [sp, #64]
  405a88:	stp	x24, x23, [sp, #80]
  405a8c:	stp	x22, x21, [sp, #96]
  405a90:	stp	x20, x19, [sp, #112]
  405a94:	add	x29, sp, #0x20
  405a98:	b.cs	405b44 <__fxstatat@plt+0x4044>  // b.hs, b.nlast
  405a9c:	mov	w8, #0x204                 	// #516
  405aa0:	mov	w22, w1
  405aa4:	bics	wzr, w8, w1
  405aa8:	b.eq	405b44 <__fxstatat@plt+0x4044>  // b.none
  405aac:	mov	w8, #0x12                  	// #18
  405ab0:	tst	w22, w8
  405ab4:	b.eq	405b44 <__fxstatat@plt+0x4044>  // b.none
  405ab8:	mov	x23, x0
  405abc:	mov	w0, #0x80                  	// #128
  405ac0:	mov	x21, x2
  405ac4:	bl	401810 <malloc@plt>
  405ac8:	mov	x19, x0
  405acc:	cbz	x0, 405b54 <__fxstatat@plt+0x4054>
  405ad0:	and	w8, w22, #0xfffffdff
  405ad4:	tst	w22, #0x2
  405ad8:	orr	w8, w8, #0x4
  405adc:	movi	v0.2d, #0x0
  405ae0:	csel	w8, w22, w8, eq  // eq = none
  405ae4:	stp	q0, q0, [x19, #64]
  405ae8:	str	w8, [x19, #72]
  405aec:	mov	w8, #0xffffff9c            	// #-100
  405af0:	stp	q0, q0, [x19, #96]
  405af4:	stp	q0, q0, [x19, #32]
  405af8:	stp	q0, q0, [x19]
  405afc:	str	x21, [x19, #64]
  405b00:	str	w8, [x19, #44]
  405b04:	ldr	x8, [x23]
  405b08:	cbz	x8, 405b78 <__fxstatat@plt+0x4078>
  405b0c:	mov	x20, xzr
  405b10:	add	x24, x23, #0x8
  405b14:	mov	x0, x8
  405b18:	bl	401730 <strlen@plt>
  405b1c:	ldr	x8, [x24], #8
  405b20:	cmp	x0, x20
  405b24:	csel	x20, x0, x20, hi  // hi = pmore
  405b28:	cbnz	x8, 405b14 <__fxstatat@plt+0x4014>
  405b2c:	add	x8, x20, #0x1
  405b30:	cmp	x8, #0x1, lsl #12
  405b34:	mov	w8, #0x1000                	// #4096
  405b38:	csinc	x8, x8, x20, ls  // ls = plast
  405b3c:	add	x0, x8, #0x100
  405b40:	b	405b7c <__fxstatat@plt+0x407c>
  405b44:	bl	401ab0 <__errno_location@plt>
  405b48:	mov	w8, #0x16                  	// #22
  405b4c:	mov	x19, xzr
  405b50:	str	w8, [x0]
  405b54:	mov	x0, x19
  405b58:	ldp	x20, x19, [sp, #112]
  405b5c:	ldp	x22, x21, [sp, #96]
  405b60:	ldp	x24, x23, [sp, #80]
  405b64:	ldp	x26, x25, [sp, #64]
  405b68:	ldp	x28, x27, [sp, #48]
  405b6c:	ldp	x29, x30, [sp, #32]
  405b70:	add	sp, sp, #0x80
  405b74:	ret
  405b78:	mov	w0, #0x1100                	// #4352
  405b7c:	str	x0, [x19, #48]
  405b80:	bl	401810 <malloc@plt>
  405b84:	cbz	x0, 405dfc <__fxstatat@plt+0x42fc>
  405b88:	str	x0, [x19, #32]
  405b8c:	ldr	x26, [x23]
  405b90:	mov	x24, x0
  405b94:	cbz	x26, 405bdc <__fxstatat@plt+0x40dc>
  405b98:	mov	w0, #0x100                 	// #256
  405b9c:	bl	401810 <malloc@plt>
  405ba0:	cbz	x0, 405e00 <__fxstatat@plt+0x4300>
  405ba4:	mov	x28, x0
  405ba8:	mov	w8, #0x30000               	// #196608
  405bac:	mov	x9, #0xffffffffffffffff    	// #-1
  405bb0:	mov	w10, #0xffffffff            	// #-1
  405bb4:	strb	wzr, [x0, #248]
  405bb8:	str	x24, [x0, #56]
  405bbc:	str	wzr, [x0, #64]
  405bc0:	stp	xzr, xzr, [x0, #32]
  405bc4:	str	xzr, [x0, #24]
  405bc8:	stur	w8, [x0, #110]
  405bcc:	str	x19, [x0, #80]
  405bd0:	stp	x9, xzr, [x0, #88]
  405bd4:	str	w10, [x0, #104]
  405bd8:	b	405be0 <__fxstatat@plt+0x40e0>
  405bdc:	mov	x28, xzr
  405be0:	cbz	x21, 405bf8 <__fxstatat@plt+0x40f8>
  405be4:	ldrb	w8, [x19, #73]
  405be8:	ubfx	w8, w8, #2, #1
  405bec:	mov	x24, xzr
  405bf0:	cbnz	x26, 405c04 <__fxstatat@plt+0x4104>
  405bf4:	b	405d68 <__fxstatat@plt+0x4268>
  405bf8:	mov	w8, #0x1                   	// #1
  405bfc:	mov	x24, xzr
  405c00:	cbz	x26, 405d68 <__fxstatat@plt+0x4268>
  405c04:	mov	x25, xzr
  405c08:	eor	w8, w8, #0x1
  405c0c:	str	xzr, [sp, #8]
  405c10:	stur	w8, [x29, #-4]
  405c14:	str	x21, [sp, #16]
  405c18:	b	405c3c <__fxstatat@plt+0x413c>
  405c1c:	str	xzr, [x27, #16]
  405c20:	cbz	x24, 405d38 <__fxstatat@plt+0x4238>
  405c24:	ldr	x8, [sp, #8]
  405c28:	str	x27, [sp, #8]
  405c2c:	str	x27, [x8, #16]
  405c30:	ldr	x26, [x23, #8]!
  405c34:	add	x25, x25, #0x1
  405c38:	cbz	x26, 405d48 <__fxstatat@plt+0x4248>
  405c3c:	mov	x0, x26
  405c40:	mov	x21, x28
  405c44:	bl	401730 <strlen@plt>
  405c48:	mov	x28, x0
  405c4c:	tbnz	w22, #11, 405c88 <__fxstatat@plt+0x4188>
  405c50:	cmp	x28, #0x3
  405c54:	b.cc	405c88 <__fxstatat@plt+0x4188>  // b.lo, b.ul, b.last
  405c58:	add	x8, x28, x26
  405c5c:	ldurb	w8, [x8, #-1]
  405c60:	cmp	w8, #0x2f
  405c64:	b.ne	405c88 <__fxstatat@plt+0x4188>  // b.any
  405c68:	sub	x8, x26, #0x2
  405c6c:	ldrb	w9, [x8, x28]
  405c70:	cmp	w9, #0x2f
  405c74:	b.ne	405c88 <__fxstatat@plt+0x4188>  // b.any
  405c78:	sub	x28, x28, #0x1
  405c7c:	cmp	x28, #0x1
  405c80:	b.hi	405c6c <__fxstatat@plt+0x416c>  // b.pmore
  405c84:	mov	w28, #0x1                   	// #1
  405c88:	add	x8, x28, #0x100
  405c8c:	and	x0, x8, #0xfffffffffffffff8
  405c90:	bl	401810 <malloc@plt>
  405c94:	cbz	x0, 405d40 <__fxstatat@plt+0x4240>
  405c98:	add	x20, x0, #0xf8
  405c9c:	mov	x27, x0
  405ca0:	mov	x0, x20
  405ca4:	mov	x1, x26
  405ca8:	mov	x2, x28
  405cac:	bl	4016f0 <memcpy@plt>
  405cb0:	ldr	x8, [x19, #32]
  405cb4:	mov	w9, #0x30000               	// #196608
  405cb8:	strb	wzr, [x20, x28]
  405cbc:	stur	w9, [x27, #110]
  405cc0:	ldur	w9, [x29, #-4]
  405cc4:	cmp	x24, #0x0
  405cc8:	stp	x20, x8, [x27, #48]
  405ccc:	cset	w8, eq  // eq = none
  405cd0:	stp	xzr, x28, [x27, #88]
  405cd4:	mov	x28, x21
  405cd8:	orr	w8, w9, w8
  405cdc:	str	wzr, [x27, #64]
  405ce0:	stp	xzr, xzr, [x27, #24]
  405ce4:	str	x19, [x27, #80]
  405ce8:	str	x21, [x27, #8]
  405cec:	str	xzr, [x27, #40]
  405cf0:	tbnz	w8, #0, 405d10 <__fxstatat@plt+0x4210>
  405cf4:	mov	w8, #0xb                   	// #11
  405cf8:	strh	w8, [x27, #108]
  405cfc:	mov	w8, #0x2                   	// #2
  405d00:	str	x8, [x27, #168]
  405d04:	ldr	x21, [sp, #16]
  405d08:	cbnz	x21, 405d2c <__fxstatat@plt+0x422c>
  405d0c:	b	405c1c <__fxstatat@plt+0x411c>
  405d10:	mov	x0, x19
  405d14:	mov	x1, x27
  405d18:	mov	w2, wzr
  405d1c:	bl	405eb8 <__fxstatat@plt+0x43b8>
  405d20:	strh	w0, [x27, #108]
  405d24:	ldr	x21, [sp, #16]
  405d28:	cbz	x21, 405c1c <__fxstatat@plt+0x411c>
  405d2c:	str	x24, [x27, #16]
  405d30:	mov	x24, x27
  405d34:	b	405c30 <__fxstatat@plt+0x4130>
  405d38:	str	x27, [sp, #8]
  405d3c:	b	405d30 <__fxstatat@plt+0x4230>
  405d40:	mov	x28, x21
  405d44:	b	405df0 <__fxstatat@plt+0x42f0>
  405d48:	cbz	x21, 405d68 <__fxstatat@plt+0x4268>
  405d4c:	cmp	x25, #0x2
  405d50:	b.cc	405d68 <__fxstatat@plt+0x4268>  // b.lo, b.ul, b.last
  405d54:	mov	x0, x19
  405d58:	mov	x1, x24
  405d5c:	mov	x2, x25
  405d60:	bl	406048 <__fxstatat@plt+0x4548>
  405d64:	mov	x24, x0
  405d68:	mov	w0, #0x100                 	// #256
  405d6c:	bl	401810 <malloc@plt>
  405d70:	cbz	x0, 405dec <__fxstatat@plt+0x42ec>
  405d74:	ldrh	w8, [x19, #72]
  405d78:	mov	w9, #0x102                 	// #258
  405d7c:	strb	wzr, [x0, #248]
  405d80:	str	wzr, [x0, #64]
  405d84:	tst	w8, w9
  405d88:	mov	w8, #0x30000               	// #196608
  405d8c:	stur	w8, [x0, #110]
  405d90:	mov	w8, #0x9                   	// #9
  405d94:	strh	w8, [x0, #108]
  405d98:	ldr	x8, [x19, #32]
  405d9c:	stp	xzr, xzr, [x0, #32]
  405da0:	str	x0, [x19]
  405da4:	stp	x24, xzr, [x0, #16]
  405da8:	str	x8, [x0, #56]
  405dac:	mov	w8, #0x1                   	// #1
  405db0:	str	x19, [x0, #80]
  405db4:	stp	x8, xzr, [x0, #88]
  405db8:	b.eq	405e38 <__fxstatat@plt+0x4338>  // b.none
  405dbc:	adrp	x2, 407000 <__fxstatat@plt+0x5500>
  405dc0:	adrp	x3, 407000 <__fxstatat@plt+0x5500>
  405dc4:	adrp	x4, 401000 <mbrtowc@plt-0x6e0>
  405dc8:	add	x2, x2, #0x900
  405dcc:	add	x3, x3, #0x910
  405dd0:	add	x4, x4, #0x9b0
  405dd4:	mov	w0, #0x1f                  	// #31
  405dd8:	mov	x1, xzr
  405ddc:	bl	4081b8 <__fxstatat@plt+0x66b8>
  405de0:	str	x0, [x19, #88]
  405de4:	cbnz	x0, 405e4c <__fxstatat@plt+0x434c>
  405de8:	b	405df0 <__fxstatat@plt+0x42f0>
  405dec:	str	xzr, [x19]
  405df0:	cbnz	x24, 405e28 <__fxstatat@plt+0x4328>
  405df4:	mov	x0, x28
  405df8:	bl	4019b0 <free@plt>
  405dfc:	ldr	x24, [x19, #32]
  405e00:	mov	x0, x24
  405e04:	bl	4019b0 <free@plt>
  405e08:	mov	x0, x19
  405e0c:	bl	4019b0 <free@plt>
  405e10:	mov	x19, xzr
  405e14:	b	405b54 <__fxstatat@plt+0x4054>
  405e18:	mov	x0, x24
  405e1c:	bl	4019b0 <free@plt>
  405e20:	mov	x24, x20
  405e24:	cbz	x20, 405df4 <__fxstatat@plt+0x42f4>
  405e28:	ldp	x20, x0, [x24, #16]
  405e2c:	cbz	x0, 405e18 <__fxstatat@plt+0x4318>
  405e30:	bl	4018d0 <closedir@plt>
  405e34:	b	405e18 <__fxstatat@plt+0x4318>
  405e38:	mov	w0, #0x20                  	// #32
  405e3c:	bl	401810 <malloc@plt>
  405e40:	str	x0, [x19, #88]
  405e44:	cbz	x0, 405df0 <__fxstatat@plt+0x42f0>
  405e48:	bl	407b70 <__fxstatat@plt+0x6070>
  405e4c:	ldr	w8, [x19, #72]
  405e50:	mov	w9, #0x204                 	// #516
  405e54:	tst	w8, w9
  405e58:	b.ne	405ea8 <__fxstatat@plt+0x43a8>  // b.any
  405e5c:	mov	w2, #0x4900                	// #18688
  405e60:	lsr	w9, w8, #4
  405e64:	movk	w2, #0x8, lsl #16
  405e68:	bfi	w2, w9, #15, #1
  405e6c:	tbnz	w8, #9, 405e84 <__fxstatat@plt+0x4384>
  405e70:	adrp	x0, 40a000 <__fxstatat@plt+0x8500>
  405e74:	add	x0, x0, #0xb08
  405e78:	mov	w1, w2
  405e7c:	bl	407c28 <__fxstatat@plt+0x6128>
  405e80:	b	405e94 <__fxstatat@plt+0x4394>
  405e84:	ldr	w0, [x19, #44]
  405e88:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  405e8c:	add	x1, x1, #0xb08
  405e90:	bl	408f3c <__fxstatat@plt+0x743c>
  405e94:	str	w0, [x19, #40]
  405e98:	tbz	w0, #31, 405ea8 <__fxstatat@plt+0x43a8>
  405e9c:	ldr	w8, [x19, #72]
  405ea0:	orr	w8, w8, #0x4
  405ea4:	str	w8, [x19, #72]
  405ea8:	add	x0, x19, #0x60
  405eac:	mov	w1, #0xffffffff            	// #-1
  405eb0:	bl	408e40 <__fxstatat@plt+0x7340>
  405eb4:	b	405b54 <__fxstatat@plt+0x4054>
  405eb8:	stp	x29, x30, [sp, #-48]!
  405ebc:	stp	x20, x19, [sp, #32]
  405ec0:	ldr	x9, [x1, #88]
  405ec4:	ldr	w8, [x0, #72]
  405ec8:	str	x21, [sp, #16]
  405ecc:	mov	x19, x1
  405ed0:	mov	x21, x0
  405ed4:	mov	x29, sp
  405ed8:	cbz	x9, 405ee8 <__fxstatat@plt+0x43e8>
  405edc:	add	x20, x19, #0x78
  405ee0:	tbz	w2, #0, 405ef8 <__fxstatat@plt+0x43f8>
  405ee4:	b	405f24 <__fxstatat@plt+0x4424>
  405ee8:	and	w9, w8, #0x1
  405eec:	orr	w2, w9, w2
  405ef0:	add	x20, x19, #0x78
  405ef4:	tbnz	w2, #0, 405f24 <__fxstatat@plt+0x4424>
  405ef8:	tbnz	w8, #1, 405f24 <__fxstatat@plt+0x4424>
  405efc:	ldr	w1, [x21, #44]
  405f00:	ldr	x2, [x19, #48]
  405f04:	mov	w4, #0x100                 	// #256
  405f08:	mov	w0, wzr
  405f0c:	mov	x3, x20
  405f10:	bl	401b00 <__fxstatat@plt>
  405f14:	cbz	w0, 405f90 <__fxstatat@plt+0x4490>
  405f18:	bl	401ab0 <__errno_location@plt>
  405f1c:	mov	x21, x0
  405f20:	b	405f60 <__fxstatat@plt+0x4460>
  405f24:	ldr	x1, [x19, #48]
  405f28:	mov	w0, wzr
  405f2c:	mov	x2, x20
  405f30:	bl	401ac0 <__xstat@plt>
  405f34:	cbz	w0, 405f90 <__fxstatat@plt+0x4490>
  405f38:	bl	401ab0 <__errno_location@plt>
  405f3c:	ldr	w8, [x0]
  405f40:	cmp	w8, #0x2
  405f44:	b.ne	405f64 <__fxstatat@plt+0x4464>  // b.any
  405f48:	ldr	x1, [x19, #48]
  405f4c:	mov	x21, x0
  405f50:	mov	w0, wzr
  405f54:	mov	x2, x20
  405f58:	bl	401a30 <__lxstat@plt>
  405f5c:	cbz	w0, 406028 <__fxstatat@plt+0x4528>
  405f60:	ldr	w8, [x21]
  405f64:	movi	v0.2d, #0x0
  405f68:	str	w8, [x19, #64]
  405f6c:	stp	q0, q0, [x20, #96]
  405f70:	stp	q0, q0, [x20, #64]
  405f74:	stp	q0, q0, [x20, #32]
  405f78:	stp	q0, q0, [x20]
  405f7c:	mov	w0, #0xa                   	// #10
  405f80:	ldp	x20, x19, [sp, #32]
  405f84:	ldr	x21, [sp, #16]
  405f88:	ldp	x29, x30, [sp], #48
  405f8c:	ret
  405f90:	ldr	w8, [x19, #136]
  405f94:	and	w8, w8, #0xf000
  405f98:	cmp	w8, #0xa, lsl #12
  405f9c:	b.eq	405fdc <__fxstatat@plt+0x44dc>  // b.none
  405fa0:	cmp	w8, #0x8, lsl #12
  405fa4:	b.eq	405fe4 <__fxstatat@plt+0x44e4>  // b.none
  405fa8:	cmp	w8, #0x4, lsl #12
  405fac:	b.ne	405fec <__fxstatat@plt+0x44ec>  // b.any
  405fb0:	ldr	w8, [x19, #140]
  405fb4:	cmp	w8, #0x2
  405fb8:	b.cc	405ff4 <__fxstatat@plt+0x44f4>  // b.lo, b.ul, b.last
  405fbc:	ldr	x9, [x19, #88]
  405fc0:	cmp	x9, #0x1
  405fc4:	b.lt	405ff4 <__fxstatat@plt+0x44f4>  // b.tstop
  405fc8:	ldr	w9, [x21, #72]
  405fcc:	mov	w10, #0x2                   	// #2
  405fd0:	bic	w9, w10, w9, lsr #4
  405fd4:	sub	w8, w8, w9
  405fd8:	b	405ff8 <__fxstatat@plt+0x44f8>
  405fdc:	mov	w0, #0xc                   	// #12
  405fe0:	b	405f80 <__fxstatat@plt+0x4480>
  405fe4:	mov	w0, #0x8                   	// #8
  405fe8:	b	405f80 <__fxstatat@plt+0x4480>
  405fec:	mov	w0, #0x3                   	// #3
  405ff0:	b	405f80 <__fxstatat@plt+0x4480>
  405ff4:	mov	w8, #0xffffffff            	// #-1
  405ff8:	ldrb	w9, [x19, #248]
  405ffc:	str	w8, [x19, #104]
  406000:	cmp	w9, #0x2e
  406004:	b.ne	406020 <__fxstatat@plt+0x4520>  // b.any
  406008:	ldrb	w8, [x19, #249]
  40600c:	cbz	w8, 406034 <__fxstatat@plt+0x4534>
  406010:	cmp	w8, #0x2e
  406014:	b.ne	406020 <__fxstatat@plt+0x4520>  // b.any
  406018:	ldrb	w8, [x19, #250]
  40601c:	cbz	w8, 406034 <__fxstatat@plt+0x4534>
  406020:	mov	w0, #0x1                   	// #1
  406024:	b	405f80 <__fxstatat@plt+0x4480>
  406028:	str	wzr, [x21]
  40602c:	mov	w0, #0xd                   	// #13
  406030:	b	405f80 <__fxstatat@plt+0x4480>
  406034:	ldr	x8, [x19, #88]
  406038:	cmp	x8, #0x0
  40603c:	mov	w8, #0x5                   	// #5
  406040:	csinc	w0, w8, wzr, ne  // ne = any
  406044:	b	405f80 <__fxstatat@plt+0x4480>
  406048:	stp	x29, x30, [sp, #-48]!
  40604c:	stp	x22, x21, [sp, #16]
  406050:	stp	x20, x19, [sp, #32]
  406054:	ldp	x8, x22, [x0, #56]
  406058:	mov	x21, x0
  40605c:	mov	x20, x2
  406060:	mov	x19, x1
  406064:	cmp	x8, x2
  406068:	mov	x29, sp
  40606c:	b.cs	40609c <__fxstatat@plt+0x459c>  // b.hs, b.nlast
  406070:	add	x8, x20, #0x28
  406074:	lsr	x9, x8, #61
  406078:	str	x8, [x21, #56]
  40607c:	cbnz	x9, 406108 <__fxstatat@plt+0x4608>
  406080:	ldr	x0, [x21, #16]
  406084:	lsl	x1, x8, #3
  406088:	bl	4018c0 <realloc@plt>
  40608c:	cbz	x0, 406108 <__fxstatat@plt+0x4608>
  406090:	str	x0, [x21, #16]
  406094:	cbnz	x19, 4060a4 <__fxstatat@plt+0x45a4>
  406098:	b	4060b4 <__fxstatat@plt+0x45b4>
  40609c:	ldr	x0, [x21, #16]
  4060a0:	cbz	x19, 4060b4 <__fxstatat@plt+0x45b4>
  4060a4:	str	x19, [x0], #8
  4060a8:	ldr	x19, [x19, #16]
  4060ac:	cbnz	x19, 4060a4 <__fxstatat@plt+0x45a4>
  4060b0:	ldr	x0, [x21, #16]
  4060b4:	mov	w2, #0x8                   	// #8
  4060b8:	mov	x1, x20
  4060bc:	mov	x3, x22
  4060c0:	bl	401790 <qsort@plt>
  4060c4:	ldr	x8, [x21, #16]
  4060c8:	cmp	x20, #0x1
  4060cc:	ldr	x19, [x8]
  4060d0:	mov	x9, x19
  4060d4:	b.eq	406100 <__fxstatat@plt+0x4600>  // b.none
  4060d8:	ldr	x10, [x8, #8]!
  4060dc:	subs	x9, x20, #0x2
  4060e0:	str	x10, [x19, #16]
  4060e4:	b.eq	4060fc <__fxstatat@plt+0x45fc>  // b.none
  4060e8:	ldr	x10, [x8]
  4060ec:	ldr	x11, [x8, #8]!
  4060f0:	subs	x9, x9, #0x1
  4060f4:	str	x11, [x10, #16]
  4060f8:	b.ne	4060e8 <__fxstatat@plt+0x45e8>  // b.any
  4060fc:	ldr	x9, [x8]
  406100:	str	xzr, [x9, #16]
  406104:	b	406118 <__fxstatat@plt+0x4618>
  406108:	ldr	x0, [x21, #16]
  40610c:	bl	4019b0 <free@plt>
  406110:	str	xzr, [x21, #16]
  406114:	str	xzr, [x21, #56]
  406118:	mov	x0, x19
  40611c:	ldp	x20, x19, [sp, #32]
  406120:	ldp	x22, x21, [sp, #16]
  406124:	ldp	x29, x30, [sp], #48
  406128:	ret
  40612c:	stp	x29, x30, [sp, #-48]!
  406130:	stp	x20, x19, [sp, #32]
  406134:	mov	x19, x0
  406138:	ldr	x0, [x0]
  40613c:	str	x21, [sp, #16]
  406140:	mov	x29, sp
  406144:	cbz	x0, 40615c <__fxstatat@plt+0x465c>
  406148:	ldr	x8, [x0, #88]
  40614c:	tbz	x8, #63, 4061c8 <__fxstatat@plt+0x46c8>
  406150:	mov	x20, x0
  406154:	mov	x0, x20
  406158:	bl	4019b0 <free@plt>
  40615c:	ldr	x20, [x19, #8]
  406160:	cbnz	x20, 4061a8 <__fxstatat@plt+0x46a8>
  406164:	ldr	x0, [x19, #16]
  406168:	bl	4019b0 <free@plt>
  40616c:	ldr	x0, [x19, #32]
  406170:	bl	4019b0 <free@plt>
  406174:	ldr	w8, [x19, #72]
  406178:	tbnz	w8, #9, 4061d8 <__fxstatat@plt+0x46d8>
  40617c:	tbnz	w8, #2, 4061e8 <__fxstatat@plt+0x46e8>
  406180:	ldr	w0, [x19, #40]
  406184:	bl	401760 <fchdir@plt>
  406188:	cbz	w0, 4061f0 <__fxstatat@plt+0x46f0>
  40618c:	bl	401ab0 <__errno_location@plt>
  406190:	ldr	w21, [x0]
  406194:	b	4061f4 <__fxstatat@plt+0x46f4>
  406198:	mov	x0, x20
  40619c:	bl	4019b0 <free@plt>
  4061a0:	mov	x20, x21
  4061a4:	cbz	x21, 406164 <__fxstatat@plt+0x4664>
  4061a8:	ldp	x21, x0, [x20, #16]
  4061ac:	cbz	x0, 406198 <__fxstatat@plt+0x4698>
  4061b0:	bl	4018d0 <closedir@plt>
  4061b4:	b	406198 <__fxstatat@plt+0x4698>
  4061b8:	bl	4019b0 <free@plt>
  4061bc:	ldr	x8, [x20, #88]
  4061c0:	mov	x0, x20
  4061c4:	tbnz	x8, #63, 406154 <__fxstatat@plt+0x4654>
  4061c8:	ldr	x20, [x0, #16]
  4061cc:	cbnz	x20, 4061b8 <__fxstatat@plt+0x46b8>
  4061d0:	ldr	x20, [x0, #8]
  4061d4:	b	4061b8 <__fxstatat@plt+0x46b8>
  4061d8:	ldr	w0, [x19, #44]
  4061dc:	tbnz	w0, #31, 4061e8 <__fxstatat@plt+0x46e8>
  4061e0:	bl	4018e0 <close@plt>
  4061e4:	cbnz	w0, 406204 <__fxstatat@plt+0x4704>
  4061e8:	mov	w21, wzr
  4061ec:	b	40620c <__fxstatat@plt+0x470c>
  4061f0:	mov	w21, wzr
  4061f4:	ldr	w0, [x19, #40]
  4061f8:	bl	4018e0 <close@plt>
  4061fc:	cbnz	w21, 40620c <__fxstatat@plt+0x470c>
  406200:	cbz	w0, 40620c <__fxstatat@plt+0x470c>
  406204:	bl	401ab0 <__errno_location@plt>
  406208:	ldr	w21, [x0]
  40620c:	add	x20, x19, #0x60
  406210:	mov	x0, x20
  406214:	bl	408e5c <__fxstatat@plt+0x735c>
  406218:	tbnz	w0, #0, 406230 <__fxstatat@plt+0x4730>
  40621c:	mov	x0, x20
  406220:	bl	408eac <__fxstatat@plt+0x73ac>
  406224:	tbnz	w0, #31, 406210 <__fxstatat@plt+0x4710>
  406228:	bl	4018e0 <close@plt>
  40622c:	b	406210 <__fxstatat@plt+0x4710>
  406230:	ldr	x0, [x19, #80]
  406234:	cbz	x0, 40623c <__fxstatat@plt+0x473c>
  406238:	bl	408464 <__fxstatat@plt+0x6964>
  40623c:	ldrh	w8, [x19, #72]
  406240:	mov	w9, #0x102                 	// #258
  406244:	tst	w8, w9
  406248:	b.eq	40625c <__fxstatat@plt+0x475c>  // b.none
  40624c:	ldr	x0, [x19, #88]
  406250:	cbz	x0, 406264 <__fxstatat@plt+0x4764>
  406254:	bl	408464 <__fxstatat@plt+0x6964>
  406258:	b	406264 <__fxstatat@plt+0x4764>
  40625c:	ldr	x0, [x19, #88]
  406260:	bl	4019b0 <free@plt>
  406264:	mov	x0, x19
  406268:	bl	4019b0 <free@plt>
  40626c:	cbz	w21, 406280 <__fxstatat@plt+0x4780>
  406270:	bl	401ab0 <__errno_location@plt>
  406274:	str	w21, [x0]
  406278:	mov	w0, #0xffffffff            	// #-1
  40627c:	b	406284 <__fxstatat@plt+0x4784>
  406280:	mov	w0, wzr
  406284:	ldp	x20, x19, [sp, #32]
  406288:	ldr	x21, [sp, #16]
  40628c:	ldp	x29, x30, [sp], #48
  406290:	ret
  406294:	stp	x29, x30, [sp, #-64]!
  406298:	stp	x22, x21, [sp, #32]
  40629c:	stp	x20, x19, [sp, #48]
  4062a0:	ldr	x20, [x0]
  4062a4:	str	x23, [sp, #16]
  4062a8:	mov	x29, sp
  4062ac:	cbz	x20, 406638 <__fxstatat@plt+0x4b38>
  4062b0:	ldr	w8, [x0, #72]
  4062b4:	mov	x19, x0
  4062b8:	tbnz	w8, #13, 406634 <__fxstatat@plt+0x4b34>
  4062bc:	ldrh	w9, [x20, #112]
  4062c0:	mov	w10, #0x3                   	// #3
  4062c4:	strh	w10, [x20, #112]
  4062c8:	cmp	w9, #0x1
  4062cc:	b.eq	406338 <__fxstatat@plt+0x4838>  // b.none
  4062d0:	cmp	w9, #0x2
  4062d4:	b.ne	406350 <__fxstatat@plt+0x4850>  // b.any
  4062d8:	ldrh	w10, [x20, #108]
  4062dc:	and	w11, w10, #0xfffe
  4062e0:	cmp	w11, #0xc
  4062e4:	b.ne	406354 <__fxstatat@plt+0x4854>  // b.any
  4062e8:	mov	w2, #0x1                   	// #1
  4062ec:	mov	x0, x19
  4062f0:	mov	x1, x20
  4062f4:	bl	405eb8 <__fxstatat@plt+0x43b8>
  4062f8:	and	w8, w0, #0xffff
  4062fc:	cmp	w8, #0x1
  406300:	strh	w0, [x20, #108]
  406304:	b.ne	40682c <__fxstatat@plt+0x4d2c>  // b.any
  406308:	ldr	w8, [x19, #72]
  40630c:	tbnz	w8, #2, 40682c <__fxstatat@plt+0x4d2c>
  406310:	mov	w2, #0x4900                	// #18688
  406314:	lsr	w9, w8, #4
  406318:	movk	w2, #0x8, lsl #16
  40631c:	bfi	w2, w9, #15, #1
  406320:	tbnz	w8, #9, 40659c <__fxstatat@plt+0x4a9c>
  406324:	adrp	x0, 40a000 <__fxstatat@plt+0x8500>
  406328:	add	x0, x0, #0xb08
  40632c:	mov	w1, w2
  406330:	bl	407c28 <__fxstatat@plt+0x6128>
  406334:	b	4065ac <__fxstatat@plt+0x4aac>
  406338:	mov	x0, x19
  40633c:	mov	x1, x20
  406340:	mov	w2, wzr
  406344:	bl	405eb8 <__fxstatat@plt+0x43b8>
  406348:	strh	w0, [x20, #108]
  40634c:	b	406638 <__fxstatat@plt+0x4b38>
  406350:	ldrh	w10, [x20, #108]
  406354:	cmp	w10, #0x1
  406358:	b.ne	4063a0 <__fxstatat@plt+0x48a0>  // b.any
  40635c:	cmp	w9, #0x4
  406360:	b.ne	406424 <__fxstatat@plt+0x4924>  // b.any
  406364:	ldrb	w8, [x20, #110]
  406368:	tbz	w8, #1, 406374 <__fxstatat@plt+0x4874>
  40636c:	ldr	w0, [x20, #68]
  406370:	bl	4018e0 <close@plt>
  406374:	ldr	x21, [x19, #8]
  406378:	cbnz	x21, 406390 <__fxstatat@plt+0x4890>
  40637c:	b	406498 <__fxstatat@plt+0x4998>
  406380:	mov	x0, x21
  406384:	bl	4019b0 <free@plt>
  406388:	mov	x21, x22
  40638c:	cbz	x22, 406494 <__fxstatat@plt+0x4994>
  406390:	ldp	x22, x0, [x21, #16]
  406394:	cbz	x0, 406380 <__fxstatat@plt+0x4880>
  406398:	bl	4018d0 <closedir@plt>
  40639c:	b	406380 <__fxstatat@plt+0x4880>
  4063a0:	ldr	x21, [x20, #16]
  4063a4:	cbz	x21, 4064b0 <__fxstatat@plt+0x49b0>
  4063a8:	mov	x0, x20
  4063ac:	str	x21, [x19]
  4063b0:	bl	4019b0 <free@plt>
  4063b4:	ldr	x8, [x21, #88]
  4063b8:	cbz	x8, 4064ec <__fxstatat@plt+0x49ec>
  4063bc:	ldrh	w8, [x21, #112]
  4063c0:	mov	x20, x21
  4063c4:	cmp	w8, #0x4
  4063c8:	b.eq	4063a0 <__fxstatat@plt+0x48a0>  // b.none
  4063cc:	cmp	w8, #0x2
  4063d0:	b.ne	4067ec <__fxstatat@plt+0x4cec>  // b.any
  4063d4:	mov	w2, #0x1                   	// #1
  4063d8:	mov	x0, x19
  4063dc:	mov	x1, x21
  4063e0:	bl	405eb8 <__fxstatat@plt+0x43b8>
  4063e4:	and	w8, w0, #0xffff
  4063e8:	cmp	w8, #0x1
  4063ec:	strh	w0, [x21, #108]
  4063f0:	b.ne	4067e4 <__fxstatat@plt+0x4ce4>  // b.any
  4063f4:	ldr	w8, [x19, #72]
  4063f8:	tbnz	w8, #2, 4067e4 <__fxstatat@plt+0x4ce4>
  4063fc:	mov	w2, #0x4900                	// #18688
  406400:	lsr	w9, w8, #4
  406404:	movk	w2, #0x8, lsl #16
  406408:	bfi	w2, w9, #15, #1
  40640c:	tbnz	w8, #9, 4067a8 <__fxstatat@plt+0x4ca8>
  406410:	adrp	x0, 40a000 <__fxstatat@plt+0x8500>
  406414:	add	x0, x0, #0xb08
  406418:	mov	w1, w2
  40641c:	bl	407c28 <__fxstatat@plt+0x6128>
  406420:	b	4067b8 <__fxstatat@plt+0x4cb8>
  406424:	tbz	w8, #6, 406438 <__fxstatat@plt+0x4938>
  406428:	ldr	x9, [x20, #120]
  40642c:	ldr	x10, [x19, #24]
  406430:	cmp	x9, x10
  406434:	b.ne	406364 <__fxstatat@plt+0x4864>  // b.any
  406438:	ldr	x21, [x19, #8]
  40643c:	cbz	x21, 406558 <__fxstatat@plt+0x4a58>
  406440:	tbnz	w8, #12, 406528 <__fxstatat@plt+0x4a28>
  406444:	ldr	x3, [x20, #48]
  406448:	mov	w2, #0xffffffff            	// #-1
  40644c:	mov	x0, x19
  406450:	mov	x1, x20
  406454:	bl	406a30 <__fxstatat@plt+0x4f30>
  406458:	cbz	w0, 40656c <__fxstatat@plt+0x4a6c>
  40645c:	bl	401ab0 <__errno_location@plt>
  406460:	ldr	w8, [x0]
  406464:	ldrh	w9, [x20, #110]
  406468:	str	w8, [x20, #64]
  40646c:	orr	w8, w9, #0x1
  406470:	strh	w8, [x20, #110]
  406474:	ldr	x8, [x19, #8]
  406478:	cbz	x8, 40656c <__fxstatat@plt+0x4a6c>
  40647c:	ldr	x9, [x8, #8]
  406480:	ldr	x9, [x9, #48]
  406484:	str	x9, [x8, #48]
  406488:	ldr	x8, [x8, #16]
  40648c:	cbnz	x8, 40647c <__fxstatat@plt+0x497c>
  406490:	b	40656c <__fxstatat@plt+0x4a6c>
  406494:	str	xzr, [x19, #8]
  406498:	mov	w8, #0x6                   	// #6
  40649c:	strh	w8, [x20, #108]
  4064a0:	mov	x0, x19
  4064a4:	mov	x1, x20
  4064a8:	bl	406994 <__fxstatat@plt+0x4e94>
  4064ac:	b	406638 <__fxstatat@plt+0x4b38>
  4064b0:	ldr	x21, [x20, #8]
  4064b4:	ldr	x8, [x21, #24]
  4064b8:	cbz	x8, 4065d0 <__fxstatat@plt+0x4ad0>
  4064bc:	str	x21, [x19]
  4064c0:	ldr	x8, [x19, #32]
  4064c4:	ldr	x9, [x21, #72]
  4064c8:	mov	w1, #0x3                   	// #3
  4064cc:	mov	x0, x19
  4064d0:	strb	wzr, [x8, x9]
  4064d4:	bl	406c64 <__fxstatat@plt+0x5164>
  4064d8:	cbz	x0, 4065c4 <__fxstatat@plt+0x4ac4>
  4064dc:	mov	x21, x0
  4064e0:	mov	x0, x20
  4064e4:	bl	4019b0 <free@plt>
  4064e8:	b	4067ec <__fxstatat@plt+0x4cec>
  4064ec:	mov	x0, x19
  4064f0:	bl	4075b4 <__fxstatat@plt+0x5ab4>
  4064f4:	ldr	w8, [x19, #72]
  4064f8:	cbz	w0, 40650c <__fxstatat@plt+0x4a0c>
  4064fc:	orr	w8, w8, #0x2000
  406500:	mov	x20, xzr
  406504:	str	w8, [x19, #72]
  406508:	b	406638 <__fxstatat@plt+0x4b38>
  40650c:	mov	w9, #0x102                 	// #258
  406510:	tst	w8, w9
  406514:	b.eq	406684 <__fxstatat@plt+0x4b84>  // b.none
  406518:	ldr	x0, [x19, #88]
  40651c:	cbz	x0, 40668c <__fxstatat@plt+0x4b8c>
  406520:	bl	408464 <__fxstatat@plt+0x6964>
  406524:	b	40668c <__fxstatat@plt+0x4b8c>
  406528:	and	w8, w8, #0xffffefff
  40652c:	str	w8, [x19, #72]
  406530:	b	406544 <__fxstatat@plt+0x4a44>
  406534:	mov	x0, x21
  406538:	bl	4019b0 <free@plt>
  40653c:	mov	x21, x22
  406540:	cbz	x22, 406554 <__fxstatat@plt+0x4a54>
  406544:	ldp	x22, x0, [x21, #16]
  406548:	cbz	x0, 406534 <__fxstatat@plt+0x4a34>
  40654c:	bl	4018d0 <closedir@plt>
  406550:	b	406534 <__fxstatat@plt+0x4a34>
  406554:	str	xzr, [x19, #8]
  406558:	mov	w1, #0x3                   	// #3
  40655c:	mov	x0, x19
  406560:	bl	406c64 <__fxstatat@plt+0x5164>
  406564:	str	x0, [x19, #8]
  406568:	cbz	x0, 406578 <__fxstatat@plt+0x4a78>
  40656c:	ldr	x21, [x19, #8]
  406570:	str	xzr, [x19, #8]
  406574:	b	4067ec <__fxstatat@plt+0x4cec>
  406578:	ldrb	w8, [x19, #73]
  40657c:	tbnz	w8, #5, 406634 <__fxstatat@plt+0x4b34>
  406580:	ldr	w8, [x20, #64]
  406584:	cbz	w8, 4064a0 <__fxstatat@plt+0x49a0>
  406588:	ldrh	w8, [x20, #108]
  40658c:	cmp	w8, #0x4
  406590:	b.eq	4064a0 <__fxstatat@plt+0x49a0>  // b.none
  406594:	mov	w8, #0x7                   	// #7
  406598:	b	40649c <__fxstatat@plt+0x499c>
  40659c:	ldr	w0, [x19, #44]
  4065a0:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  4065a4:	add	x1, x1, #0xb08
  4065a8:	bl	408f3c <__fxstatat@plt+0x743c>
  4065ac:	str	w0, [x20, #68]
  4065b0:	tbnz	w0, #31, 40666c <__fxstatat@plt+0x4b6c>
  4065b4:	ldrh	w8, [x20, #110]
  4065b8:	orr	w8, w8, #0x2
  4065bc:	strh	w8, [x20, #110]
  4065c0:	b	40682c <__fxstatat@plt+0x4d2c>
  4065c4:	ldrb	w8, [x19, #73]
  4065c8:	tbnz	w8, #5, 406634 <__fxstatat@plt+0x4b34>
  4065cc:	ldr	x21, [x20, #8]
  4065d0:	mov	x0, x20
  4065d4:	str	x21, [x19]
  4065d8:	bl	4019b0 <free@plt>
  4065dc:	ldr	x8, [x21, #88]
  4065e0:	cmn	x8, #0x1
  4065e4:	b.eq	406650 <__fxstatat@plt+0x4b50>  // b.none
  4065e8:	ldrh	w8, [x21, #108]
  4065ec:	cmp	w8, #0xb
  4065f0:	b.eq	406990 <__fxstatat@plt+0x4e90>  // b.none
  4065f4:	ldr	x8, [x19, #32]
  4065f8:	ldr	x9, [x21, #72]
  4065fc:	strb	wzr, [x8, x9]
  406600:	ldr	x8, [x21, #88]
  406604:	cbz	x8, 406748 <__fxstatat@plt+0x4c48>
  406608:	ldrh	w8, [x21, #110]
  40660c:	tbnz	w8, #1, 406770 <__fxstatat@plt+0x4c70>
  406610:	tbnz	w8, #0, 406950 <__fxstatat@plt+0x4e50>
  406614:	ldr	x1, [x21, #8]
  406618:	adrp	x3, 40a000 <__fxstatat@plt+0x8500>
  40661c:	add	x3, x3, #0xb07
  406620:	mov	w2, #0xffffffff            	// #-1
  406624:	mov	x0, x19
  406628:	bl	406a30 <__fxstatat@plt+0x4f30>
  40662c:	cbnz	w0, 406754 <__fxstatat@plt+0x4c54>
  406630:	b	406950 <__fxstatat@plt+0x4e50>
  406634:	mov	x20, xzr
  406638:	mov	x0, x20
  40663c:	ldp	x20, x19, [sp, #48]
  406640:	ldp	x22, x21, [sp, #32]
  406644:	ldr	x23, [sp, #16]
  406648:	ldp	x29, x30, [sp], #64
  40664c:	ret
  406650:	mov	x0, x21
  406654:	bl	4019b0 <free@plt>
  406658:	bl	401ab0 <__errno_location@plt>
  40665c:	mov	x20, xzr
  406660:	str	wzr, [x0]
  406664:	str	xzr, [x19]
  406668:	b	406638 <__fxstatat@plt+0x4b38>
  40666c:	bl	401ab0 <__errno_location@plt>
  406670:	ldr	w8, [x0]
  406674:	mov	w9, #0x7                   	// #7
  406678:	strh	w9, [x20, #108]
  40667c:	str	w8, [x20, #64]
  406680:	b	40682c <__fxstatat@plt+0x4d2c>
  406684:	ldr	x0, [x19, #88]
  406688:	bl	4019b0 <free@plt>
  40668c:	ldr	x8, [x21, #96]
  406690:	add	x20, x21, #0xf8
  406694:	mov	x1, x20
  406698:	str	x8, [x21, #72]
  40669c:	ldr	x0, [x19, #32]
  4066a0:	add	x2, x8, #0x1
  4066a4:	bl	401700 <memmove@plt>
  4066a8:	mov	w1, #0x2f                  	// #47
  4066ac:	mov	x0, x20
  4066b0:	bl	4018f0 <strrchr@plt>
  4066b4:	cbz	x0, 4066ec <__fxstatat@plt+0x4bec>
  4066b8:	cmp	x0, x20
  4066bc:	b.ne	4066c8 <__fxstatat@plt+0x4bc8>  // b.any
  4066c0:	ldrb	w8, [x21, #249]
  4066c4:	cbz	w8, 4066ec <__fxstatat@plt+0x4bec>
  4066c8:	add	x22, x0, #0x1
  4066cc:	mov	x0, x22
  4066d0:	bl	401730 <strlen@plt>
  4066d4:	mov	x23, x0
  4066d8:	add	x2, x0, #0x1
  4066dc:	mov	x0, x20
  4066e0:	mov	x1, x22
  4066e4:	bl	401700 <memmove@plt>
  4066e8:	str	x23, [x21, #96]
  4066ec:	ldr	x8, [x19, #32]
  4066f0:	mov	w9, #0x102                 	// #258
  4066f4:	stp	x8, x8, [x21, #48]
  4066f8:	ldrh	w8, [x19, #72]
  4066fc:	tst	w8, w9
  406700:	b.eq	406730 <__fxstatat@plt+0x4c30>  // b.none
  406704:	adrp	x2, 407000 <__fxstatat@plt+0x5500>
  406708:	adrp	x3, 407000 <__fxstatat@plt+0x5500>
  40670c:	adrp	x4, 401000 <mbrtowc@plt-0x6e0>
  406710:	add	x2, x2, #0x900
  406714:	add	x3, x3, #0x910
  406718:	add	x4, x4, #0x9b0
  40671c:	mov	w0, #0x1f                  	// #31
  406720:	mov	x1, xzr
  406724:	bl	4081b8 <__fxstatat@plt+0x66b8>
  406728:	str	x0, [x19, #88]
  40672c:	b	406828 <__fxstatat@plt+0x4d28>
  406730:	mov	w0, #0x20                  	// #32
  406734:	bl	401810 <malloc@plt>
  406738:	str	x0, [x19, #88]
  40673c:	cbz	x0, 406828 <__fxstatat@plt+0x4d28>
  406740:	bl	407b70 <__fxstatat@plt+0x6070>
  406744:	b	406828 <__fxstatat@plt+0x4d28>
  406748:	mov	x0, x19
  40674c:	bl	4075b4 <__fxstatat@plt+0x5ab4>
  406750:	cbz	w0, 406950 <__fxstatat@plt+0x4e50>
  406754:	bl	401ab0 <__errno_location@plt>
  406758:	ldr	w8, [x0]
  40675c:	str	w8, [x21, #64]
  406760:	ldr	w8, [x19, #72]
  406764:	orr	w8, w8, #0x2000
  406768:	str	w8, [x19, #72]
  40676c:	b	406950 <__fxstatat@plt+0x4e50>
  406770:	ldr	w8, [x19, #72]
  406774:	tbnz	w8, #2, 406948 <__fxstatat@plt+0x4e48>
  406778:	ldr	w20, [x21, #68]
  40677c:	tbnz	w8, #9, 406920 <__fxstatat@plt+0x4e20>
  406780:	mov	w0, w20
  406784:	bl	401760 <fchdir@plt>
  406788:	cbz	w0, 406948 <__fxstatat@plt+0x4e48>
  40678c:	bl	401ab0 <__errno_location@plt>
  406790:	ldr	w8, [x0]
  406794:	str	w8, [x21, #64]
  406798:	ldr	w8, [x19, #72]
  40679c:	orr	w8, w8, #0x2000
  4067a0:	str	w8, [x19, #72]
  4067a4:	b	406948 <__fxstatat@plt+0x4e48>
  4067a8:	ldr	w0, [x19, #44]
  4067ac:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  4067b0:	add	x1, x1, #0xb08
  4067b4:	bl	408f3c <__fxstatat@plt+0x743c>
  4067b8:	str	w0, [x21, #68]
  4067bc:	tbnz	w0, #31, 4067d0 <__fxstatat@plt+0x4cd0>
  4067c0:	ldrh	w8, [x21, #110]
  4067c4:	orr	w8, w8, #0x2
  4067c8:	strh	w8, [x21, #110]
  4067cc:	b	4067e4 <__fxstatat@plt+0x4ce4>
  4067d0:	bl	401ab0 <__errno_location@plt>
  4067d4:	ldr	w8, [x0]
  4067d8:	mov	w9, #0x7                   	// #7
  4067dc:	strh	w9, [x21, #108]
  4067e0:	str	w8, [x21, #64]
  4067e4:	mov	w8, #0x3                   	// #3
  4067e8:	strh	w8, [x21, #112]
  4067ec:	ldr	x8, [x21, #8]
  4067f0:	ldr	x11, [x19, #32]
  4067f4:	add	x1, x21, #0xf8
  4067f8:	ldr	x9, [x8, #72]
  4067fc:	ldr	x8, [x8, #56]
  406800:	sub	x10, x9, #0x1
  406804:	ldrb	w8, [x8, x10]
  406808:	cmp	w8, #0x2f
  40680c:	csel	x8, x10, x9, eq  // eq = none
  406810:	add	x0, x11, x8
  406814:	mov	w8, #0x2f                  	// #47
  406818:	strb	w8, [x0], #1
  40681c:	ldr	x8, [x21, #96]
  406820:	add	x2, x8, #0x1
  406824:	bl	401700 <memmove@plt>
  406828:	mov	x20, x21
  40682c:	str	x20, [x19]
  406830:	ldrh	w0, [x20, #108]
  406834:	cmp	w0, #0xb
  406838:	b.ne	4068e0 <__fxstatat@plt+0x4de0>  // b.any
  40683c:	ldr	x8, [x20, #168]
  406840:	cmp	x8, #0x1
  406844:	b.eq	406638 <__fxstatat@plt+0x4b38>  // b.none
  406848:	cmp	x8, #0x2
  40684c:	b.ne	406990 <__fxstatat@plt+0x4e90>  // b.any
  406850:	ldr	x21, [x20, #8]
  406854:	ldr	w8, [x21, #104]
  406858:	cbnz	w8, 406898 <__fxstatat@plt+0x4d98>
  40685c:	ldr	w8, [x19, #72]
  406860:	mvn	w8, w8
  406864:	tst	w8, #0x18
  406868:	b.ne	406898 <__fxstatat@plt+0x4d98>  // b.any
  40686c:	ldr	w1, [x19, #44]
  406870:	mov	x0, x21
  406874:	bl	40793c <__fxstatat@plt+0x5e3c>
  406878:	mov	w8, #0x4973                	// #18803
  40687c:	movk	w8, #0x5265, lsl #16
  406880:	cmp	x0, x8
  406884:	b.eq	4068dc <__fxstatat@plt+0x4ddc>  // b.none
  406888:	mov	w8, #0x5342                	// #21314
  40688c:	movk	w8, #0x5846, lsl #16
  406890:	cmp	x0, x8
  406894:	b.eq	4068dc <__fxstatat@plt+0x4ddc>  // b.none
  406898:	mov	x0, x19
  40689c:	mov	x1, x20
  4068a0:	mov	w2, wzr
  4068a4:	bl	405eb8 <__fxstatat@plt+0x43b8>
  4068a8:	ldr	w8, [x20, #136]
  4068ac:	strh	w0, [x20, #108]
  4068b0:	and	w8, w8, #0xf000
  4068b4:	cmp	w8, #0x4, lsl #12
  4068b8:	b.ne	4068e0 <__fxstatat@plt+0x4de0>  // b.any
  4068bc:	ldr	x8, [x20, #88]
  4068c0:	cbz	x8, 4068dc <__fxstatat@plt+0x4ddc>
  4068c4:	ldr	w8, [x21, #104]
  4068c8:	add	w9, w8, #0x1
  4068cc:	cmp	w9, #0x2
  4068d0:	b.cc	4068dc <__fxstatat@plt+0x4ddc>  // b.lo, b.ul, b.last
  4068d4:	sub	w8, w8, #0x1
  4068d8:	str	w8, [x21, #104]
  4068dc:	ldrh	w0, [x20, #108]
  4068e0:	and	w8, w0, #0xffff
  4068e4:	cmp	w8, #0x1
  4068e8:	b.ne	406638 <__fxstatat@plt+0x4b38>  // b.any
  4068ec:	ldr	x8, [x20, #88]
  4068f0:	cbnz	x8, 4068fc <__fxstatat@plt+0x4dfc>
  4068f4:	ldr	x8, [x20, #120]
  4068f8:	str	x8, [x19, #24]
  4068fc:	mov	x0, x19
  406900:	mov	x1, x20
  406904:	bl	407640 <__fxstatat@plt+0x5b40>
  406908:	tbnz	w0, #0, 406638 <__fxstatat@plt+0x4b38>
  40690c:	bl	401ab0 <__errno_location@plt>
  406910:	mov	w8, #0xc                   	// #12
  406914:	mov	x20, xzr
  406918:	str	w8, [x0]
  40691c:	b	406638 <__fxstatat@plt+0x4b38>
  406920:	ldr	w1, [x19, #44]
  406924:	cmp	w1, w20
  406928:	b.ne	406934 <__fxstatat@plt+0x4e34>  // b.any
  40692c:	cmn	w1, #0x64
  406930:	b.ne	406990 <__fxstatat@plt+0x4e90>  // b.any
  406934:	add	x0, x19, #0x60
  406938:	bl	408e64 <__fxstatat@plt+0x7364>
  40693c:	tbnz	w0, #31, 406944 <__fxstatat@plt+0x4e44>
  406940:	bl	4018e0 <close@plt>
  406944:	str	w20, [x19, #44]
  406948:	ldr	w0, [x21, #68]
  40694c:	bl	4018e0 <close@plt>
  406950:	ldrh	w8, [x21, #108]
  406954:	cmp	w8, #0x2
  406958:	b.eq	406980 <__fxstatat@plt+0x4e80>  // b.none
  40695c:	ldr	w8, [x21, #64]
  406960:	mov	w9, #0x6                   	// #6
  406964:	cmp	w8, #0x0
  406968:	cinc	w9, w9, ne  // ne = any
  40696c:	strh	w9, [x21, #108]
  406970:	cbnz	w8, 406980 <__fxstatat@plt+0x4e80>
  406974:	mov	x0, x19
  406978:	mov	x1, x21
  40697c:	bl	406994 <__fxstatat@plt+0x4e94>
  406980:	ldrb	w8, [x19, #73]
  406984:	tst	w8, #0x20
  406988:	csel	x20, x21, xzr, eq  // eq = none
  40698c:	b	406638 <__fxstatat@plt+0x4b38>
  406990:	bl	401920 <abort@plt>
  406994:	sub	sp, sp, #0x30
  406998:	stp	x29, x30, [sp, #32]
  40699c:	ldrh	w8, [x0, #72]
  4069a0:	mov	w9, #0x102                 	// #258
  4069a4:	add	x29, sp, #0x20
  4069a8:	tst	w8, w9
  4069ac:	b.eq	4069d8 <__fxstatat@plt+0x4ed8>  // b.none
  4069b0:	ldur	q0, [x1, #120]
  4069b4:	mov	x1, sp
  4069b8:	str	q0, [sp]
  4069bc:	ldr	x0, [x0, #88]
  4069c0:	bl	408c08 <__fxstatat@plt+0x7108>
  4069c4:	cbz	x0, 406a2c <__fxstatat@plt+0x4f2c>
  4069c8:	bl	4019b0 <free@plt>
  4069cc:	ldp	x29, x30, [sp, #32]
  4069d0:	add	sp, sp, #0x30
  4069d4:	ret
  4069d8:	ldr	x8, [x1, #8]
  4069dc:	cbz	x8, 4069cc <__fxstatat@plt+0x4ecc>
  4069e0:	ldr	x9, [x8, #88]
  4069e4:	tbnz	x9, #63, 4069cc <__fxstatat@plt+0x4ecc>
  4069e8:	ldr	x9, [x0, #88]
  4069ec:	ldr	x10, [x9, #16]
  4069f0:	cbz	x10, 406a2c <__fxstatat@plt+0x4f2c>
  4069f4:	ldr	x10, [x9]
  4069f8:	ldr	x11, [x1, #128]
  4069fc:	cmp	x10, x11
  406a00:	b.ne	4069cc <__fxstatat@plt+0x4ecc>  // b.any
  406a04:	ldr	x10, [x9, #8]
  406a08:	ldr	x11, [x1, #120]
  406a0c:	cmp	x10, x11
  406a10:	b.ne	4069cc <__fxstatat@plt+0x4ecc>  // b.any
  406a14:	ldr	x10, [x8, #120]
  406a18:	str	x10, [x9, #8]
  406a1c:	ldr	x8, [x8, #128]
  406a20:	ldr	x9, [x0, #88]
  406a24:	str	x8, [x9]
  406a28:	b	4069cc <__fxstatat@plt+0x4ecc>
  406a2c:	bl	401920 <abort@plt>
  406a30:	sub	sp, sp, #0xd0
  406a34:	stp	x22, x21, [sp, #176]
  406a38:	stp	x20, x19, [sp, #192]
  406a3c:	mov	x22, x3
  406a40:	mov	w20, w2
  406a44:	mov	x21, x1
  406a48:	mov	x19, x0
  406a4c:	stp	x29, x30, [sp, #128]
  406a50:	str	x25, [sp, #144]
  406a54:	stp	x24, x23, [sp, #160]
  406a58:	add	x29, sp, #0x80
  406a5c:	cbz	x3, 406ac8 <__fxstatat@plt+0x4fc8>
  406a60:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  406a64:	add	x1, x1, #0xb07
  406a68:	mov	x0, x22
  406a6c:	bl	401970 <strcmp@plt>
  406a70:	cmp	w0, #0x0
  406a74:	cset	w23, eq  // eq = none
  406a78:	ldr	w8, [x19, #72]
  406a7c:	tbnz	w8, #2, 406ad4 <__fxstatat@plt+0x4fd4>
  406a80:	tbz	w20, #31, 406af0 <__fxstatat@plt+0x4ff0>
  406a84:	eor	w9, w23, #0x1
  406a88:	tbnz	w9, #0, 406af0 <__fxstatat@plt+0x4ff0>
  406a8c:	tbz	w8, #9, 406af0 <__fxstatat@plt+0x4ff0>
  406a90:	add	x20, x19, #0x60
  406a94:	mov	x0, x20
  406a98:	bl	408e5c <__fxstatat@plt+0x735c>
  406a9c:	tbnz	w0, #0, 406b04 <__fxstatat@plt+0x5004>
  406aa0:	mov	x0, x20
  406aa4:	bl	408eac <__fxstatat@plt+0x73ac>
  406aa8:	mov	w23, #0x1                   	// #1
  406aac:	tbnz	w0, #31, 406b04 <__fxstatat@plt+0x5004>
  406ab0:	mov	w20, w0
  406ab4:	mov	w24, wzr
  406ab8:	mov	x22, xzr
  406abc:	ldr	w25, [x19, #72]
  406ac0:	tbz	w25, #1, 406b3c <__fxstatat@plt+0x503c>
  406ac4:	b	406b6c <__fxstatat@plt+0x506c>
  406ac8:	mov	w23, wzr
  406acc:	ldr	w8, [x19, #72]
  406ad0:	tbz	w8, #2, 406a80 <__fxstatat@plt+0x4f80>
  406ad4:	mov	w21, wzr
  406ad8:	tbnz	w20, #31, 406c40 <__fxstatat@plt+0x5140>
  406adc:	tbz	w8, #9, 406c40 <__fxstatat@plt+0x5140>
  406ae0:	mov	w0, w20
  406ae4:	bl	4018e0 <close@plt>
  406ae8:	mov	w21, wzr
  406aec:	b	406c40 <__fxstatat@plt+0x5140>
  406af0:	tbnz	w20, #31, 406b04 <__fxstatat@plt+0x5004>
  406af4:	mov	w24, wzr
  406af8:	ldr	w25, [x19, #72]
  406afc:	tbz	w25, #1, 406b3c <__fxstatat@plt+0x503c>
  406b00:	b	406b6c <__fxstatat@plt+0x506c>
  406b04:	ldr	w8, [x19, #72]
  406b08:	mov	w2, #0x4900                	// #18688
  406b0c:	movk	w2, #0x8, lsl #16
  406b10:	lsr	w9, w8, #4
  406b14:	bfi	w2, w9, #15, #1
  406b18:	tbnz	w8, #9, 406b8c <__fxstatat@plt+0x508c>
  406b1c:	mov	x0, x22
  406b20:	mov	w1, w2
  406b24:	bl	407c28 <__fxstatat@plt+0x6128>
  406b28:	mov	w20, w0
  406b2c:	tbnz	w0, #31, 406ba0 <__fxstatat@plt+0x50a0>
  406b30:	mov	w24, #0x1                   	// #1
  406b34:	ldr	w25, [x19, #72]
  406b38:	tbnz	w25, #1, 406b6c <__fxstatat@plt+0x506c>
  406b3c:	cbz	x22, 406b54 <__fxstatat@plt+0x5054>
  406b40:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  406b44:	add	x1, x1, #0xb07
  406b48:	mov	x0, x22
  406b4c:	bl	401970 <strcmp@plt>
  406b50:	cbz	w0, 406b6c <__fxstatat@plt+0x506c>
  406b54:	tbnz	w25, #9, 406bd0 <__fxstatat@plt+0x50d0>
  406b58:	mov	w0, w20
  406b5c:	bl	401760 <fchdir@plt>
  406b60:	mov	w21, w0
  406b64:	cbnz	w24, 406c0c <__fxstatat@plt+0x510c>
  406b68:	b	406c40 <__fxstatat@plt+0x5140>
  406b6c:	mov	x2, sp
  406b70:	mov	w0, wzr
  406b74:	mov	w1, w20
  406b78:	bl	401a40 <__fxstat@plt>
  406b7c:	cbz	w0, 406ba8 <__fxstatat@plt+0x50a8>
  406b80:	mov	w21, #0xffffffff            	// #-1
  406b84:	cbnz	w24, 406c0c <__fxstatat@plt+0x510c>
  406b88:	b	406c40 <__fxstatat@plt+0x5140>
  406b8c:	ldr	w0, [x19, #44]
  406b90:	mov	x1, x22
  406b94:	bl	408f3c <__fxstatat@plt+0x743c>
  406b98:	mov	w20, w0
  406b9c:	tbz	w0, #31, 406b30 <__fxstatat@plt+0x5030>
  406ba0:	mov	w21, #0xffffffff            	// #-1
  406ba4:	b	406c40 <__fxstatat@plt+0x5140>
  406ba8:	ldr	x8, [x21, #120]
  406bac:	ldr	x9, [sp]
  406bb0:	cmp	x8, x9
  406bb4:	b.ne	406bf8 <__fxstatat@plt+0x50f8>  // b.any
  406bb8:	ldr	x8, [x21, #128]
  406bbc:	ldr	x9, [sp, #8]
  406bc0:	cmp	x8, x9
  406bc4:	b.ne	406bf8 <__fxstatat@plt+0x50f8>  // b.any
  406bc8:	ldr	w25, [x19, #72]
  406bcc:	tbz	w25, #9, 406b58 <__fxstatat@plt+0x5058>
  406bd0:	ldr	w1, [x19, #44]
  406bd4:	cmp	w1, w20
  406bd8:	b.ne	406be4 <__fxstatat@plt+0x50e4>  // b.any
  406bdc:	cmn	w1, #0x64
  406be0:	b.ne	406c60 <__fxstatat@plt+0x5160>  // b.any
  406be4:	tbz	w23, #0, 406c28 <__fxstatat@plt+0x5128>
  406be8:	tbnz	w25, #2, 406c38 <__fxstatat@plt+0x5138>
  406bec:	tbnz	w1, #31, 406c38 <__fxstatat@plt+0x5138>
  406bf0:	mov	w0, w1
  406bf4:	b	406c34 <__fxstatat@plt+0x5134>
  406bf8:	bl	401ab0 <__errno_location@plt>
  406bfc:	mov	w8, #0x2                   	// #2
  406c00:	str	w8, [x0]
  406c04:	mov	w21, #0xffffffff            	// #-1
  406c08:	cbz	w24, 406c40 <__fxstatat@plt+0x5140>
  406c0c:	bl	401ab0 <__errno_location@plt>
  406c10:	ldr	w22, [x0]
  406c14:	mov	x19, x0
  406c18:	mov	w0, w20
  406c1c:	bl	4018e0 <close@plt>
  406c20:	str	w22, [x19]
  406c24:	b	406c40 <__fxstatat@plt+0x5140>
  406c28:	add	x0, x19, #0x60
  406c2c:	bl	408e64 <__fxstatat@plt+0x7364>
  406c30:	tbnz	w0, #31, 406c38 <__fxstatat@plt+0x5138>
  406c34:	bl	4018e0 <close@plt>
  406c38:	mov	w21, wzr
  406c3c:	str	w20, [x19, #44]
  406c40:	mov	w0, w21
  406c44:	ldp	x20, x19, [sp, #192]
  406c48:	ldp	x22, x21, [sp, #176]
  406c4c:	ldp	x24, x23, [sp, #160]
  406c50:	ldr	x25, [sp, #144]
  406c54:	ldp	x29, x30, [sp, #128]
  406c58:	add	sp, sp, #0xd0
  406c5c:	ret
  406c60:	bl	401920 <abort@plt>
  406c64:	sub	sp, sp, #0xc0
  406c68:	stp	x29, x30, [sp, #96]
  406c6c:	stp	x28, x27, [sp, #112]
  406c70:	stp	x26, x25, [sp, #128]
  406c74:	stp	x24, x23, [sp, #144]
  406c78:	stp	x22, x21, [sp, #160]
  406c7c:	stp	x20, x19, [sp, #176]
  406c80:	ldr	x22, [x0]
  406c84:	mov	x20, x0
  406c88:	mov	w24, w1
  406c8c:	add	x29, sp, #0x60
  406c90:	ldr	x23, [x22, #24]
  406c94:	cbz	x23, 406cd0 <__fxstatat@plt+0x51d0>
  406c98:	mov	x0, x23
  406c9c:	bl	401a20 <dirfd@plt>
  406ca0:	stur	w0, [x29, #-4]
  406ca4:	tbnz	w0, #31, 406cf4 <__fxstatat@plt+0x51f4>
  406ca8:	str	wzr, [sp]
  406cac:	mov	x9, x20
  406cb0:	ldr	x8, [x9, #64]!
  406cb4:	cmp	x8, #0x0
  406cb8:	mov	w8, #0x86a0                	// #34464
  406cbc:	movk	w8, #0x1, lsl #16
  406cc0:	csinv	x8, x8, xzr, eq  // eq = none
  406cc4:	str	x9, [sp, #24]
  406cc8:	str	x8, [sp, #48]
  406ccc:	b	406f24 <__fxstatat@plt+0x5424>
  406cd0:	ldr	w8, [x20, #72]
  406cd4:	mov	w9, #0x204                 	// #516
  406cd8:	and	w9, w8, w9
  406cdc:	cmp	w9, #0x200
  406ce0:	b.ne	406d14 <__fxstatat@plt+0x5214>  // b.any
  406ce4:	ldr	w0, [x20, #44]
  406ce8:	ldr	x1, [x22, #48]
  406cec:	tbz	w8, #4, 406d34 <__fxstatat@plt+0x5234>
  406cf0:	b	406d20 <__fxstatat@plt+0x5220>
  406cf4:	ldr	x0, [x22, #24]
  406cf8:	bl	4018d0 <closedir@plt>
  406cfc:	mov	x8, xzr
  406d00:	cmp	w24, #0x3
  406d04:	mov	x24, x8
  406d08:	str	xzr, [x22, #24]
  406d0c:	b.eq	406d74 <__fxstatat@plt+0x5274>  // b.none
  406d10:	b	407570 <__fxstatat@plt+0x5a70>
  406d14:	mov	w0, #0xffffff9c            	// #-100
  406d18:	ldr	x1, [x22, #48]
  406d1c:	tbz	w8, #4, 406d34 <__fxstatat@plt+0x5234>
  406d20:	tbz	w8, #0, 406d2c <__fxstatat@plt+0x522c>
  406d24:	ldr	x8, [x22, #88]
  406d28:	cbz	x8, 406d34 <__fxstatat@plt+0x5234>
  406d2c:	mov	w2, #0x8000                	// #32768
  406d30:	b	406d38 <__fxstatat@plt+0x5238>
  406d34:	mov	w2, wzr
  406d38:	sub	x3, x29, #0x4
  406d3c:	bl	408fe0 <__fxstatat@plt+0x74e0>
  406d40:	str	x0, [x22, #24]
  406d44:	cbz	x0, 406d6c <__fxstatat@plt+0x526c>
  406d48:	ldrh	w8, [x22, #108]
  406d4c:	cmp	w8, #0xb
  406d50:	b.ne	406d90 <__fxstatat@plt+0x5290>  // b.any
  406d54:	mov	x0, x20
  406d58:	mov	x1, x22
  406d5c:	mov	w2, wzr
  406d60:	bl	405eb8 <__fxstatat@plt+0x43b8>
  406d64:	strh	w0, [x22, #108]
  406d68:	b	406dc4 <__fxstatat@plt+0x52c4>
  406d6c:	cmp	w24, #0x3
  406d70:	b.ne	406e5c <__fxstatat@plt+0x535c>  // b.any
  406d74:	mov	w8, #0x4                   	// #4
  406d78:	strh	w8, [x22, #108]
  406d7c:	bl	401ab0 <__errno_location@plt>
  406d80:	ldr	w8, [x0]
  406d84:	mov	x24, xzr
  406d88:	str	w8, [x22, #64]
  406d8c:	b	407570 <__fxstatat@plt+0x5a70>
  406d90:	ldrb	w8, [x20, #73]
  406d94:	tbz	w8, #0, 406dc4 <__fxstatat@plt+0x52c4>
  406d98:	mov	x0, x20
  406d9c:	mov	x1, x22
  406da0:	bl	406994 <__fxstatat@plt+0x4e94>
  406da4:	mov	x0, x20
  406da8:	mov	x1, x22
  406dac:	mov	w2, wzr
  406db0:	bl	405eb8 <__fxstatat@plt+0x43b8>
  406db4:	mov	x0, x20
  406db8:	mov	x1, x22
  406dbc:	bl	407640 <__fxstatat@plt+0x5b40>
  406dc0:	tbz	w0, #0, 406e64 <__fxstatat@plt+0x5364>
  406dc4:	mov	x9, x20
  406dc8:	ldr	x8, [x9, #64]!
  406dcc:	str	x9, [sp, #24]
  406dd0:	mov	w9, #0x86a0                	// #34464
  406dd4:	movk	w9, #0x1, lsl #16
  406dd8:	cmp	x8, #0x0
  406ddc:	csinv	x8, x9, xzr, eq  // eq = none
  406de0:	cmp	w24, #0x2
  406de4:	str	x8, [sp, #48]
  406de8:	b.ne	406e00 <__fxstatat@plt+0x5300>  // b.any
  406dec:	cmp	w24, #0x3
  406df0:	cset	w19, eq  // eq = none
  406df4:	b.ne	406f1c <__fxstatat@plt+0x541c>  // b.any
  406df8:	mov	w21, wzr
  406dfc:	b	406e94 <__fxstatat@plt+0x5394>
  406e00:	ldr	w8, [x20, #72]
  406e04:	and	w8, w8, #0x38
  406e08:	cmp	w8, #0x18
  406e0c:	b.ne	406e88 <__fxstatat@plt+0x5388>  // b.any
  406e10:	ldr	w8, [x22, #140]
  406e14:	cmp	w8, #0x2
  406e18:	b.ne	406e88 <__fxstatat@plt+0x5388>  // b.any
  406e1c:	ldur	w1, [x29, #-4]
  406e20:	mov	x0, x22
  406e24:	bl	40793c <__fxstatat@plt+0x5e3c>
  406e28:	mov	w8, #0x9f9f                	// #40863
  406e2c:	cmp	x0, x8
  406e30:	b.le	406e78 <__fxstatat@plt+0x5378>
  406e34:	mov	w8, #0x9fa0                	// #40864
  406e38:	cmp	x0, x8
  406e3c:	b.eq	406e88 <__fxstatat@plt+0x5388>  // b.none
  406e40:	mov	w8, #0x4d42                	// #19778
  406e44:	movk	w8, #0xff53, lsl #16
  406e48:	cmp	x0, x8
  406e4c:	b.eq	406e88 <__fxstatat@plt+0x5388>  // b.none
  406e50:	mov	w8, #0x414f                	// #16719
  406e54:	movk	w8, #0x5346, lsl #16
  406e58:	b	406e80 <__fxstatat@plt+0x5380>
  406e5c:	mov	x24, xzr
  406e60:	b	407570 <__fxstatat@plt+0x5a70>
  406e64:	bl	401ab0 <__errno_location@plt>
  406e68:	mov	w8, #0xc                   	// #12
  406e6c:	mov	x24, xzr
  406e70:	str	w8, [x0]
  406e74:	b	407570 <__fxstatat@plt+0x5a70>
  406e78:	cbz	x0, 406e88 <__fxstatat@plt+0x5388>
  406e7c:	mov	w8, #0x6969                	// #26985
  406e80:	cmp	x0, x8
  406e84:	b.ne	406dec <__fxstatat@plt+0x52ec>  // b.any
  406e88:	cmp	w24, #0x3
  406e8c:	cset	w19, eq  // eq = none
  406e90:	mov	w21, #0x1                   	// #1
  406e94:	ldrb	w9, [x20, #73]
  406e98:	ldur	w8, [x29, #-4]
  406e9c:	tbz	w9, #1, 406eb8 <__fxstatat@plt+0x53b8>
  406ea0:	mov	w1, #0x406                 	// #1030
  406ea4:	mov	w2, #0x3                   	// #3
  406ea8:	mov	w0, w8
  406eac:	bl	409140 <__fxstatat@plt+0x7640>
  406eb0:	mov	w8, w0
  406eb4:	stur	w0, [x29, #-4]
  406eb8:	tbnz	w8, #31, 406ed4 <__fxstatat@plt+0x53d4>
  406ebc:	mov	x0, x20
  406ec0:	mov	x1, x22
  406ec4:	mov	w2, w8
  406ec8:	mov	x3, xzr
  406ecc:	bl	406a30 <__fxstatat@plt+0x4f30>
  406ed0:	cbz	w0, 4074f4 <__fxstatat@plt+0x59f4>
  406ed4:	and	w8, w19, w21
  406ed8:	cmp	w8, #0x1
  406edc:	b.ne	406eec <__fxstatat@plt+0x53ec>  // b.any
  406ee0:	bl	401ab0 <__errno_location@plt>
  406ee4:	ldr	w8, [x0]
  406ee8:	str	w8, [x22, #64]
  406eec:	ldrh	w8, [x22, #110]
  406ef0:	ldr	x0, [x22, #24]
  406ef4:	orr	w8, w8, #0x1
  406ef8:	strh	w8, [x22, #110]
  406efc:	bl	4018d0 <closedir@plt>
  406f00:	str	xzr, [x22, #24]
  406f04:	ldrb	w8, [x20, #73]
  406f08:	tbz	w8, #1, 406f18 <__fxstatat@plt+0x5418>
  406f0c:	ldur	w0, [x29, #-4]
  406f10:	tbnz	w0, #31, 406f18 <__fxstatat@plt+0x5418>
  406f14:	bl	4018e0 <close@plt>
  406f18:	str	xzr, [x22, #24]
  406f1c:	mov	w8, #0x1                   	// #1
  406f20:	str	w8, [sp]
  406f24:	ldr	x8, [x22, #72]
  406f28:	ldr	x9, [x22, #56]
  406f2c:	ldrb	w11, [x20, #72]
  406f30:	str	w24, [sp, #4]
  406f34:	sub	x10, x8, #0x1
  406f38:	ldrb	w9, [x9, x10]
  406f3c:	cmp	w9, #0x2f
  406f40:	csel	x8, x10, x8, eq  // eq = none
  406f44:	tbnz	w11, #2, 406f50 <__fxstatat@plt+0x5450>
  406f48:	stur	xzr, [x29, #-40]
  406f4c:	b	406f64 <__fxstatat@plt+0x5464>
  406f50:	ldr	x9, [x20, #32]
  406f54:	add	x10, x9, x8
  406f58:	mov	w9, #0x2f                  	// #47
  406f5c:	strb	w9, [x10], #1
  406f60:	stur	x10, [x29, #-40]
  406f64:	ldr	x21, [x22, #24]
  406f68:	add	x25, x8, #0x1
  406f6c:	str	x23, [sp, #8]
  406f70:	cbz	x21, 40724c <__fxstatat@plt+0x574c>
  406f74:	ldr	x8, [x22, #88]
  406f78:	ldr	x9, [x20, #48]
  406f7c:	add	x8, x8, #0x1
  406f80:	str	x8, [sp, #32]
  406f84:	sub	x26, x9, x25
  406f88:	bl	401ab0 <__errno_location@plt>
  406f8c:	mov	x24, xzr
  406f90:	mov	x23, xzr
  406f94:	mov	x27, xzr
  406f98:	stur	x0, [x29, #-32]
  406f9c:	str	xzr, [sp, #16]
  406fa0:	str	x22, [sp, #40]
  406fa4:	ldur	x8, [x29, #-32]
  406fa8:	mov	x0, x21
  406fac:	str	wzr, [x8]
  406fb0:	bl	4018b0 <readdir@plt>
  406fb4:	cbz	x0, 40725c <__fxstatat@plt+0x575c>
  406fb8:	ldrb	w8, [x20, #72]
  406fbc:	mov	x28, x0
  406fc0:	tbnz	w8, #5, 406fe8 <__fxstatat@plt+0x54e8>
  406fc4:	ldrb	w8, [x28, #19]
  406fc8:	cmp	w8, #0x2e
  406fcc:	b.ne	406fe8 <__fxstatat@plt+0x54e8>  // b.any
  406fd0:	ldrb	w8, [x28, #20]
  406fd4:	cbz	w8, 4071f8 <__fxstatat@plt+0x56f8>
  406fd8:	cmp	w8, #0x2e
  406fdc:	b.ne	406fe8 <__fxstatat@plt+0x54e8>  // b.any
  406fe0:	ldrb	w8, [x28, #21]
  406fe4:	cbz	w8, 4071f8 <__fxstatat@plt+0x56f8>
  406fe8:	mov	x21, x20
  406fec:	mov	x20, x25
  406ff0:	add	x25, x28, #0x13
  406ff4:	mov	x0, x25
  406ff8:	stur	x27, [x29, #-24]
  406ffc:	bl	401730 <strlen@plt>
  407000:	add	x8, x0, #0x100
  407004:	mov	x22, x0
  407008:	and	x0, x8, #0xfffffffffffffff8
  40700c:	bl	401810 <malloc@plt>
  407010:	mov	x27, x0
  407014:	cbz	x0, 407528 <__fxstatat@plt+0x5a28>
  407018:	add	x19, x27, #0xf8
  40701c:	mov	x0, x19
  407020:	mov	x1, x25
  407024:	mov	x2, x22
  407028:	stur	x24, [x29, #-16]
  40702c:	bl	4016f0 <memcpy@plt>
  407030:	strb	wzr, [x19, x22]
  407034:	str	x22, [x27, #96]
  407038:	str	x21, [x27, #80]
  40703c:	ldr	x25, [x21, #32]
  407040:	mov	x24, x21
  407044:	cmp	x22, x26
  407048:	mov	w8, #0x30000               	// #196608
  40704c:	add	x22, x22, x20
  407050:	str	wzr, [x27, #64]
  407054:	stur	w8, [x27, #110]
  407058:	stp	xzr, xzr, [x27, #24]
  40705c:	str	xzr, [x27, #40]
  407060:	str	x25, [x27, #56]
  407064:	b.cs	407070 <__fxstatat@plt+0x5570>  // b.hs, b.nlast
  407068:	mov	x25, x20
  40706c:	b	4070d0 <__fxstatat@plt+0x55d0>
  407070:	ldr	x8, [x24, #48]
  407074:	add	x9, x22, #0x101
  407078:	adds	x1, x9, x8
  40707c:	b.cs	4074fc <__fxstatat@plt+0x59fc>  // b.hs, b.nlast
  407080:	mov	x0, x25
  407084:	str	x1, [x24, #48]
  407088:	bl	4018c0 <realloc@plt>
  40708c:	cbz	x0, 407518 <__fxstatat@plt+0x5a18>
  407090:	cmp	x0, x25
  407094:	str	x0, [x24, #32]
  407098:	b.eq	4070c4 <__fxstatat@plt+0x55c4>  // b.none
  40709c:	ldrb	w8, [x24, #72]
  4070a0:	add	x9, x0, x20
  4070a4:	mov	x25, x20
  4070a8:	tst	w8, #0x4
  4070ac:	ldur	x8, [x29, #-40]
  4070b0:	csel	x8, x8, x9, eq  // eq = none
  4070b4:	stur	x8, [x29, #-40]
  4070b8:	mov	w8, #0x1                   	// #1
  4070bc:	str	w8, [sp, #16]
  4070c0:	b	4070c8 <__fxstatat@plt+0x55c8>
  4070c4:	mov	x25, x20
  4070c8:	ldr	x8, [x24, #48]
  4070cc:	sub	x26, x8, x25
  4070d0:	mov	x20, x24
  4070d4:	ldur	x24, [x29, #-16]
  4070d8:	cmp	x22, x25
  4070dc:	b.cc	407448 <__fxstatat@plt+0x5948>  // b.lo, b.ul, b.last
  4070e0:	ldr	x8, [sp, #32]
  4070e4:	str	x8, [x27, #88]
  4070e8:	ldr	x8, [x20]
  4070ec:	str	x22, [x27, #72]
  4070f0:	str	x8, [x27, #8]
  4070f4:	ldr	x8, [x28]
  4070f8:	str	x8, [x27, #128]
  4070fc:	ldrb	w8, [x20, #72]
  407100:	tbnz	w8, #2, 40710c <__fxstatat@plt+0x560c>
  407104:	str	x19, [x27, #48]
  407108:	b	407128 <__fxstatat@plt+0x5628>
  40710c:	ldr	x9, [x27, #96]
  407110:	ldr	x8, [x27, #56]
  407114:	ldur	x0, [x29, #-40]
  407118:	mov	x1, x19
  40711c:	add	x2, x9, #0x1
  407120:	str	x8, [x27, #48]
  407124:	bl	401700 <memmove@plt>
  407128:	ldr	x9, [x20, #64]
  40712c:	ldr	w8, [x20, #72]
  407130:	ldr	x22, [sp, #40]
  407134:	cbz	x9, 407164 <__fxstatat@plt+0x5664>
  407138:	tbnz	w8, #10, 407164 <__fxstatat@plt+0x5664>
  40713c:	mov	x0, x20
  407140:	mov	x1, x27
  407144:	mov	w2, wzr
  407148:	bl	405eb8 <__fxstatat@plt+0x43b8>
  40714c:	strh	w0, [x27, #108]
  407150:	str	xzr, [x27, #16]
  407154:	cbz	x24, 4071cc <__fxstatat@plt+0x56cc>
  407158:	ldur	x8, [x29, #-24]
  40715c:	str	x27, [x8, #16]
  407160:	b	4071d0 <__fxstatat@plt+0x56d0>
  407164:	ldrb	w9, [x28, #18]
  407168:	mov	w10, #0x18                  	// #24
  40716c:	bics	wzr, w10, w8
  407170:	mov	w10, #0xfb                  	// #251
  407174:	cset	w8, eq  // eq = none
  407178:	tst	w9, w10
  40717c:	sub	w9, w9, #0x1
  407180:	cset	w10, ne  // ne = any
  407184:	cmp	w9, #0xb
  407188:	and	w8, w8, w10
  40718c:	mov	w10, #0xb                   	// #11
  407190:	strh	w10, [x27, #108]
  407194:	b.hi	4071ac <__fxstatat@plt+0x56ac>  // b.pmore
  407198:	adrp	x10, 40a000 <__fxstatat@plt+0x8500>
  40719c:	sxtb	x9, w9
  4071a0:	add	x10, x10, #0xb0c
  4071a4:	ldr	w9, [x10, x9, lsl #2]
  4071a8:	b	4071b0 <__fxstatat@plt+0x56b0>
  4071ac:	mov	w9, wzr
  4071b0:	cmp	w8, #0x0
  4071b4:	mov	w8, #0x1                   	// #1
  4071b8:	cinc	x8, x8, eq  // eq = none
  4071bc:	str	w9, [x27, #136]
  4071c0:	str	x8, [x27, #168]
  4071c4:	str	xzr, [x27, #16]
  4071c8:	cbnz	x24, 407158 <__fxstatat@plt+0x5658>
  4071cc:	mov	x24, x27
  4071d0:	mov	w8, #0x2710                	// #10000
  4071d4:	cmp	x23, x8
  4071d8:	b.ne	4071e8 <__fxstatat@plt+0x56e8>  // b.any
  4071dc:	ldr	x8, [sp, #24]
  4071e0:	ldr	x8, [x8]
  4071e4:	cbz	x8, 407204 <__fxstatat@plt+0x5704>
  4071e8:	ldr	x8, [sp, #48]
  4071ec:	add	x23, x23, #0x1
  4071f0:	cmp	x8, x23
  4071f4:	b.ls	407298 <__fxstatat@plt+0x5798>  // b.plast
  4071f8:	ldr	x21, [x22, #24]
  4071fc:	cbnz	x21, 406fa4 <__fxstatat@plt+0x54a4>
  407200:	b	407298 <__fxstatat@plt+0x5798>
  407204:	ldur	w1, [x29, #-4]
  407208:	mov	x0, x22
  40720c:	bl	40793c <__fxstatat@plt+0x5e3c>
  407210:	mov	w8, #0x6969                	// #26985
  407214:	cmp	x0, x8
  407218:	str	wzr, [sp, #20]
  40721c:	b.eq	4071e8 <__fxstatat@plt+0x56e8>  // b.none
  407220:	mov	w8, #0x1994                	// #6548
  407224:	movk	w8, #0x102, lsl #16
  407228:	cmp	x0, x8
  40722c:	b.eq	4071e8 <__fxstatat@plt+0x56e8>  // b.none
  407230:	mov	w8, #0x4d42                	// #19778
  407234:	movk	w8, #0xff53, lsl #16
  407238:	cmp	x0, x8
  40723c:	b.eq	4071e8 <__fxstatat@plt+0x56e8>  // b.none
  407240:	mov	w8, #0x1                   	// #1
  407244:	str	w8, [sp, #20]
  407248:	b	4071e8 <__fxstatat@plt+0x56e8>
  40724c:	mov	x24, xzr
  407250:	mov	x23, xzr
  407254:	str	wzr, [sp, #20]
  407258:	b	40732c <__fxstatat@plt+0x582c>
  40725c:	ldur	x8, [x29, #-32]
  407260:	ldr	w8, [x8]
  407264:	cbz	w8, 407288 <__fxstatat@plt+0x5788>
  407268:	ldr	x9, [sp, #8]
  40726c:	str	w8, [x22, #64]
  407270:	mov	w8, #0x4                   	// #4
  407274:	orr	x9, x9, x23
  407278:	cmp	x9, #0x0
  40727c:	mov	w9, #0x7                   	// #7
  407280:	csel	w8, w9, w8, ne  // ne = any
  407284:	strh	w8, [x22, #108]
  407288:	ldr	x0, [x22, #24]
  40728c:	cbz	x0, 407298 <__fxstatat@plt+0x5798>
  407290:	bl	4018d0 <closedir@plt>
  407294:	str	xzr, [x22, #24]
  407298:	ldr	w8, [sp, #16]
  40729c:	tbz	w8, #0, 40732c <__fxstatat@plt+0x582c>
  4072a0:	ldr	x9, [x20, #8]
  4072a4:	ldr	x8, [x20, #32]
  4072a8:	cbnz	x9, 4072c8 <__fxstatat@plt+0x57c8>
  4072ac:	ldr	x9, [x24, #88]
  4072b0:	tbnz	x9, #63, 40732c <__fxstatat@plt+0x582c>
  4072b4:	mov	x9, x24
  4072b8:	b	4072f8 <__fxstatat@plt+0x57f8>
  4072bc:	str	x8, [x9, #56]
  4072c0:	ldr	x9, [x9, #16]
  4072c4:	cbz	x9, 4072ac <__fxstatat@plt+0x57ac>
  4072c8:	ldr	x10, [x9, #48]
  4072cc:	add	x11, x9, #0xf8
  4072d0:	cmp	x10, x11
  4072d4:	b.eq	4072bc <__fxstatat@plt+0x57bc>  // b.none
  4072d8:	ldr	x11, [x9, #56]
  4072dc:	sub	x10, x10, x11
  4072e0:	add	x10, x8, x10
  4072e4:	str	x10, [x9, #48]
  4072e8:	b	4072bc <__fxstatat@plt+0x57bc>
  4072ec:	ldr	x11, [x10, #88]
  4072f0:	mov	x9, x10
  4072f4:	tbnz	x11, #63, 40732c <__fxstatat@plt+0x582c>
  4072f8:	ldr	x10, [x9, #48]
  4072fc:	add	x11, x9, #0xf8
  407300:	cmp	x10, x11
  407304:	b.eq	407318 <__fxstatat@plt+0x5818>  // b.none
  407308:	ldr	x11, [x9, #56]
  40730c:	sub	x10, x10, x11
  407310:	add	x10, x8, x10
  407314:	str	x10, [x9, #48]
  407318:	ldr	x10, [x9, #16]
  40731c:	str	x8, [x9, #56]
  407320:	cbnz	x10, 4072ec <__fxstatat@plt+0x57ec>
  407324:	ldr	x10, [x9, #8]
  407328:	b	4072ec <__fxstatat@plt+0x57ec>
  40732c:	ldrb	w8, [x20, #72]
  407330:	tbz	w8, #2, 407350 <__fxstatat@plt+0x5850>
  407334:	ldr	x8, [x20, #48]
  407338:	ldur	x10, [x29, #-40]
  40733c:	cmp	x25, x8
  407340:	sub	x9, x10, #0x1
  407344:	ccmp	x23, #0x0, #0x4, ne  // ne = any
  407348:	csel	x8, x9, x10, eq  // eq = none
  40734c:	strb	wzr, [x8]
  407350:	ldr	x8, [sp, #8]
  407354:	ldp	w9, w19, [sp]
  407358:	cmp	x8, #0x0
  40735c:	cset	w8, ne  // ne = any
  407360:	orr	w8, w8, w9
  407364:	tbz	w8, #0, 4073b8 <__fxstatat@plt+0x58b8>
  407368:	cbnz	x23, 4073c4 <__fxstatat@plt+0x58c4>
  40736c:	cmp	w19, #0x3
  407370:	b.ne	407390 <__fxstatat@plt+0x5890>  // b.any
  407374:	ldrh	w8, [x22, #108]
  407378:	cmp	w8, #0x4
  40737c:	b.eq	407390 <__fxstatat@plt+0x5890>  // b.none
  407380:	cmp	w8, #0x7
  407384:	b.eq	407390 <__fxstatat@plt+0x5890>  // b.none
  407388:	mov	w8, #0x6                   	// #6
  40738c:	strh	w8, [x22, #108]
  407390:	cbnz	x24, 4073a8 <__fxstatat@plt+0x58a8>
  407394:	b	407570 <__fxstatat@plt+0x5a70>
  407398:	mov	x0, x24
  40739c:	bl	4019b0 <free@plt>
  4073a0:	mov	x24, x19
  4073a4:	cbz	x19, 407570 <__fxstatat@plt+0x5a70>
  4073a8:	ldp	x19, x0, [x24, #16]
  4073ac:	cbz	x0, 407398 <__fxstatat@plt+0x5898>
  4073b0:	bl	4018d0 <closedir@plt>
  4073b4:	b	407398 <__fxstatat@plt+0x5898>
  4073b8:	cmp	w19, #0x1
  4073bc:	b.eq	407420 <__fxstatat@plt+0x5920>  // b.none
  4073c0:	cbz	x23, 407420 <__fxstatat@plt+0x5920>
  4073c4:	ldr	w8, [sp, #20]
  4073c8:	tbz	w8, #0, 4073f4 <__fxstatat@plt+0x58f4>
  4073cc:	adrp	x8, 407000 <__fxstatat@plt+0x5500>
  4073d0:	add	x8, x8, #0xa68
  4073d4:	mov	x0, x20
  4073d8:	mov	x1, x24
  4073dc:	mov	x2, x23
  4073e0:	str	x8, [x20, #64]
  4073e4:	bl	406048 <__fxstatat@plt+0x4548>
  4073e8:	mov	x24, x0
  4073ec:	str	xzr, [x20, #64]
  4073f0:	b	407570 <__fxstatat@plt+0x5a70>
  4073f4:	cmp	x23, #0x2
  4073f8:	b.cc	407570 <__fxstatat@plt+0x5a70>  // b.lo, b.ul, b.last
  4073fc:	ldr	x8, [sp, #24]
  407400:	ldr	x8, [x8]
  407404:	cbz	x8, 407570 <__fxstatat@plt+0x5a70>
  407408:	mov	x0, x20
  40740c:	mov	x1, x24
  407410:	mov	x2, x23
  407414:	bl	406048 <__fxstatat@plt+0x4548>
  407418:	mov	x24, x0
  40741c:	b	407570 <__fxstatat@plt+0x5a70>
  407420:	ldr	x8, [x22, #88]
  407424:	cbz	x8, 4074ac <__fxstatat@plt+0x59ac>
  407428:	ldr	x1, [x22, #8]
  40742c:	adrp	x3, 40a000 <__fxstatat@plt+0x8500>
  407430:	add	x3, x3, #0xb07
  407434:	mov	w2, #0xffffffff            	// #-1
  407438:	mov	x0, x20
  40743c:	bl	406a30 <__fxstatat@plt+0x4f30>
  407440:	cbnz	w0, 4074b8 <__fxstatat@plt+0x59b8>
  407444:	b	407368 <__fxstatat@plt+0x5868>
  407448:	mov	x0, x27
  40744c:	bl	4019b0 <free@plt>
  407450:	ldr	x21, [sp, #40]
  407454:	cbnz	x24, 40749c <__fxstatat@plt+0x599c>
  407458:	ldr	x0, [x21, #24]
  40745c:	bl	4018d0 <closedir@plt>
  407460:	mov	w8, #0x7                   	// #7
  407464:	str	xzr, [x21, #24]
  407468:	strh	w8, [x21, #108]
  40746c:	ldr	w8, [x20, #72]
  407470:	mov	w9, #0x24                  	// #36
  407474:	mov	x24, xzr
  407478:	orr	w8, w8, #0x2000
  40747c:	str	w8, [x20, #72]
  407480:	ldur	x8, [x29, #-32]
  407484:	str	w9, [x8]
  407488:	b	407570 <__fxstatat@plt+0x5a70>
  40748c:	mov	x0, x24
  407490:	bl	4019b0 <free@plt>
  407494:	mov	x24, x19
  407498:	cbz	x19, 407458 <__fxstatat@plt+0x5958>
  40749c:	ldp	x19, x0, [x24, #16]
  4074a0:	cbz	x0, 40748c <__fxstatat@plt+0x598c>
  4074a4:	bl	4018d0 <closedir@plt>
  4074a8:	b	40748c <__fxstatat@plt+0x598c>
  4074ac:	mov	x0, x20
  4074b0:	bl	4075b4 <__fxstatat@plt+0x5ab4>
  4074b4:	cbz	w0, 407368 <__fxstatat@plt+0x5868>
  4074b8:	mov	w8, #0x7                   	// #7
  4074bc:	strh	w8, [x22, #108]
  4074c0:	ldr	w8, [x20, #72]
  4074c4:	orr	w8, w8, #0x2000
  4074c8:	str	w8, [x20, #72]
  4074cc:	cbnz	x24, 4074e4 <__fxstatat@plt+0x59e4>
  4074d0:	b	407570 <__fxstatat@plt+0x5a70>
  4074d4:	mov	x0, x24
  4074d8:	bl	4019b0 <free@plt>
  4074dc:	mov	x24, x19
  4074e0:	cbz	x19, 407570 <__fxstatat@plt+0x5a70>
  4074e4:	ldp	x19, x0, [x24, #16]
  4074e8:	cbz	x0, 4074d4 <__fxstatat@plt+0x59d4>
  4074ec:	bl	4018d0 <closedir@plt>
  4074f0:	b	4074d4 <__fxstatat@plt+0x59d4>
  4074f4:	str	wzr, [sp]
  4074f8:	b	406f24 <__fxstatat@plt+0x5424>
  4074fc:	mov	x0, x25
  407500:	bl	4019b0 <free@plt>
  407504:	ldur	x9, [x29, #-32]
  407508:	mov	w8, #0x24                  	// #36
  40750c:	str	xzr, [x24, #32]
  407510:	str	w8, [x9]
  407514:	b	407524 <__fxstatat@plt+0x5a24>
  407518:	ldr	x0, [x24, #32]
  40751c:	bl	4019b0 <free@plt>
  407520:	str	xzr, [x24, #32]
  407524:	ldur	x24, [x29, #-16]
  407528:	ldur	x8, [x29, #-32]
  40752c:	mov	x0, x27
  407530:	ldr	w22, [x8]
  407534:	bl	4019b0 <free@plt>
  407538:	ldr	x19, [sp, #40]
  40753c:	mov	x23, x21
  407540:	cbnz	x24, 4075a4 <__fxstatat@plt+0x5aa4>
  407544:	ldr	x0, [x19, #24]
  407548:	bl	4018d0 <closedir@plt>
  40754c:	mov	w8, #0x7                   	// #7
  407550:	str	xzr, [x19, #24]
  407554:	strh	w8, [x19, #108]
  407558:	ldr	w8, [x23, #72]
  40755c:	mov	x24, xzr
  407560:	orr	w8, w8, #0x2000
  407564:	str	w8, [x23, #72]
  407568:	ldur	x8, [x29, #-32]
  40756c:	str	w22, [x8]
  407570:	mov	x0, x24
  407574:	ldp	x20, x19, [sp, #176]
  407578:	ldp	x22, x21, [sp, #160]
  40757c:	ldp	x24, x23, [sp, #144]
  407580:	ldp	x26, x25, [sp, #128]
  407584:	ldp	x28, x27, [sp, #112]
  407588:	ldp	x29, x30, [sp, #96]
  40758c:	add	sp, sp, #0xc0
  407590:	ret
  407594:	mov	x0, x24
  407598:	bl	4019b0 <free@plt>
  40759c:	mov	x24, x21
  4075a0:	cbz	x21, 407544 <__fxstatat@plt+0x5a44>
  4075a4:	ldp	x21, x0, [x24, #16]
  4075a8:	cbz	x0, 407594 <__fxstatat@plt+0x5a94>
  4075ac:	bl	4018d0 <closedir@plt>
  4075b0:	b	407594 <__fxstatat@plt+0x5a94>
  4075b4:	stp	x29, x30, [sp, #-32]!
  4075b8:	stp	x20, x19, [sp, #16]
  4075bc:	ldr	w8, [x0, #72]
  4075c0:	mov	x19, x0
  4075c4:	mov	x29, sp
  4075c8:	tbnz	w8, #2, 4075e4 <__fxstatat@plt+0x5ae4>
  4075cc:	tbnz	w8, #9, 4075ec <__fxstatat@plt+0x5aec>
  4075d0:	ldr	w0, [x19, #40]
  4075d4:	bl	401760 <fchdir@plt>
  4075d8:	cmp	w0, #0x0
  4075dc:	cset	w20, ne  // ne = any
  4075e0:	b	40760c <__fxstatat@plt+0x5b0c>
  4075e4:	mov	w20, wzr
  4075e8:	b	40760c <__fxstatat@plt+0x5b0c>
  4075ec:	ldr	w1, [x19, #44]
  4075f0:	add	x0, x19, #0x60
  4075f4:	bl	408e64 <__fxstatat@plt+0x7364>
  4075f8:	tbnz	w0, #31, 407600 <__fxstatat@plt+0x5b00>
  4075fc:	bl	4018e0 <close@plt>
  407600:	mov	w8, #0xffffff9c            	// #-100
  407604:	mov	w20, wzr
  407608:	str	w8, [x19, #44]
  40760c:	add	x19, x19, #0x60
  407610:	mov	x0, x19
  407614:	bl	408e5c <__fxstatat@plt+0x735c>
  407618:	tbnz	w0, #0, 407630 <__fxstatat@plt+0x5b30>
  40761c:	mov	x0, x19
  407620:	bl	408eac <__fxstatat@plt+0x73ac>
  407624:	tbnz	w0, #31, 407610 <__fxstatat@plt+0x5b10>
  407628:	bl	4018e0 <close@plt>
  40762c:	b	407610 <__fxstatat@plt+0x5b10>
  407630:	mov	w0, w20
  407634:	ldp	x20, x19, [sp, #16]
  407638:	ldp	x29, x30, [sp], #32
  40763c:	ret
  407640:	stp	x29, x30, [sp, #-48]!
  407644:	stp	x20, x19, [sp, #32]
  407648:	ldrh	w8, [x0, #72]
  40764c:	mov	w9, #0x102                 	// #258
  407650:	mov	x20, x0
  407654:	mov	x19, x1
  407658:	tst	w8, w9
  40765c:	str	x21, [sp, #16]
  407660:	mov	x29, sp
  407664:	b.eq	4076bc <__fxstatat@plt+0x5bbc>  // b.none
  407668:	mov	w0, #0x18                  	// #24
  40766c:	bl	401810 <malloc@plt>
  407670:	cbz	x0, 4076dc <__fxstatat@plt+0x5bdc>
  407674:	ldur	q0, [x19, #120]
  407678:	str	x19, [x0, #16]
  40767c:	mov	x21, x0
  407680:	mov	x1, x21
  407684:	str	q0, [x0]
  407688:	ldr	x0, [x20, #88]
  40768c:	bl	408bd0 <__fxstatat@plt+0x70d0>
  407690:	cmp	x0, x21
  407694:	b.eq	4076d8 <__fxstatat@plt+0x5bd8>  // b.none
  407698:	mov	x20, x0
  40769c:	mov	x0, x21
  4076a0:	bl	4019b0 <free@plt>
  4076a4:	cbz	x20, 4076ec <__fxstatat@plt+0x5bec>
  4076a8:	ldr	x8, [x20, #16]
  4076ac:	mov	w9, #0x2                   	// #2
  4076b0:	strh	w9, [x19, #108]
  4076b4:	str	x8, [x19]
  4076b8:	b	4076d8 <__fxstatat@plt+0x5bd8>
  4076bc:	ldr	x0, [x20, #88]
  4076c0:	add	x1, x19, #0x78
  4076c4:	bl	407b84 <__fxstatat@plt+0x6084>
  4076c8:	tbz	w0, #0, 4076d8 <__fxstatat@plt+0x5bd8>
  4076cc:	mov	w8, #0x2                   	// #2
  4076d0:	str	x19, [x19]
  4076d4:	strh	w8, [x19, #108]
  4076d8:	mov	w0, #0x1                   	// #1
  4076dc:	ldp	x20, x19, [sp, #32]
  4076e0:	ldr	x21, [sp, #16]
  4076e4:	ldp	x29, x30, [sp], #48
  4076e8:	ret
  4076ec:	mov	w0, wzr
  4076f0:	b	4076dc <__fxstatat@plt+0x5bdc>
  4076f4:	stp	x29, x30, [sp, #-16]!
  4076f8:	cmp	w2, #0x5
  4076fc:	mov	x29, sp
  407700:	b.cc	40771c <__fxstatat@plt+0x5c1c>  // b.lo, b.ul, b.last
  407704:	bl	401ab0 <__errno_location@plt>
  407708:	mov	w8, #0x16                  	// #22
  40770c:	str	w8, [x0]
  407710:	mov	w0, #0x1                   	// #1
  407714:	ldp	x29, x30, [sp], #16
  407718:	ret
  40771c:	mov	w0, wzr
  407720:	strh	w2, [x1, #112]
  407724:	ldp	x29, x30, [sp], #16
  407728:	ret
  40772c:	stp	x29, x30, [sp, #-64]!
  407730:	tst	w1, #0xffffefff
  407734:	stp	x24, x23, [sp, #16]
  407738:	stp	x22, x21, [sp, #32]
  40773c:	stp	x20, x19, [sp, #48]
  407740:	mov	x29, sp
  407744:	b.eq	407760 <__fxstatat@plt+0x5c60>  // b.none
  407748:	bl	401ab0 <__errno_location@plt>
  40774c:	mov	x8, x0
  407750:	mov	w9, #0x16                  	// #22
  407754:	mov	x0, xzr
  407758:	str	w9, [x8]
  40775c:	b	40779c <__fxstatat@plt+0x5c9c>
  407760:	ldr	x23, [x0]
  407764:	mov	w21, w1
  407768:	mov	x19, x0
  40776c:	bl	401ab0 <__errno_location@plt>
  407770:	str	wzr, [x0]
  407774:	ldrb	w8, [x19, #73]
  407778:	tbnz	w8, #5, 407798 <__fxstatat@plt+0x5c98>
  40777c:	ldrh	w8, [x23, #108]
  407780:	cmp	w8, #0x1
  407784:	b.eq	4077b0 <__fxstatat@plt+0x5cb0>  // b.none
  407788:	cmp	w8, #0x9
  40778c:	b.ne	407798 <__fxstatat@plt+0x5c98>  // b.any
  407790:	ldr	x0, [x23, #16]
  407794:	b	40779c <__fxstatat@plt+0x5c9c>
  407798:	mov	x0, xzr
  40779c:	ldp	x20, x19, [sp, #48]
  4077a0:	ldp	x22, x21, [sp, #32]
  4077a4:	ldp	x24, x23, [sp, #16]
  4077a8:	ldp	x29, x30, [sp], #64
  4077ac:	ret
  4077b0:	ldr	x22, [x19, #8]
  4077b4:	mov	x20, x0
  4077b8:	cbnz	x22, 4077f0 <__fxstatat@plt+0x5cf0>
  4077bc:	cmp	w21, #0x1, lsl #12
  4077c0:	b.ne	407800 <__fxstatat@plt+0x5d00>  // b.any
  4077c4:	ldr	w8, [x19, #72]
  4077c8:	mov	w21, #0x2                   	// #2
  4077cc:	orr	w8, w8, #0x1000
  4077d0:	str	w8, [x19, #72]
  4077d4:	ldr	x8, [x23, #88]
  4077d8:	cbnz	x8, 40784c <__fxstatat@plt+0x5d4c>
  4077dc:	b	40780c <__fxstatat@plt+0x5d0c>
  4077e0:	mov	x0, x22
  4077e4:	bl	4019b0 <free@plt>
  4077e8:	mov	x22, x24
  4077ec:	cbz	x24, 4077bc <__fxstatat@plt+0x5cbc>
  4077f0:	ldp	x24, x0, [x22, #16]
  4077f4:	cbz	x0, 4077e0 <__fxstatat@plt+0x5ce0>
  4077f8:	bl	4018d0 <closedir@plt>
  4077fc:	b	4077e0 <__fxstatat@plt+0x5ce0>
  407800:	mov	w21, #0x1                   	// #1
  407804:	ldr	x8, [x23, #88]
  407808:	cbnz	x8, 40784c <__fxstatat@plt+0x5d4c>
  40780c:	ldr	x8, [x23, #48]
  407810:	ldrb	w8, [x8]
  407814:	cmp	w8, #0x2f
  407818:	b.eq	40784c <__fxstatat@plt+0x5d4c>  // b.none
  40781c:	ldr	w8, [x19, #72]
  407820:	tbnz	w8, #2, 40784c <__fxstatat@plt+0x5d4c>
  407824:	mov	w2, #0x4900                	// #18688
  407828:	lsr	w9, w8, #4
  40782c:	movk	w2, #0x8, lsl #16
  407830:	bfi	w2, w9, #15, #1
  407834:	tbnz	w8, #9, 407860 <__fxstatat@plt+0x5d60>
  407838:	adrp	x0, 40a000 <__fxstatat@plt+0x8500>
  40783c:	add	x0, x0, #0xb08
  407840:	mov	w1, w2
  407844:	bl	407c28 <__fxstatat@plt+0x6128>
  407848:	b	407870 <__fxstatat@plt+0x5d70>
  40784c:	mov	x0, x19
  407850:	mov	w1, w21
  407854:	bl	406c64 <__fxstatat@plt+0x5164>
  407858:	str	x0, [x19, #8]
  40785c:	b	40779c <__fxstatat@plt+0x5c9c>
  407860:	ldr	w0, [x19, #44]
  407864:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  407868:	add	x1, x1, #0xb08
  40786c:	bl	408f3c <__fxstatat@plt+0x743c>
  407870:	mov	w22, w0
  407874:	tbnz	w0, #31, 4078b4 <__fxstatat@plt+0x5db4>
  407878:	mov	x0, x19
  40787c:	mov	w1, w21
  407880:	bl	406c64 <__fxstatat@plt+0x5164>
  407884:	ldrb	w8, [x19, #73]
  407888:	str	x0, [x19, #8]
  40788c:	tbnz	w8, #1, 4078c0 <__fxstatat@plt+0x5dc0>
  407890:	mov	w0, w22
  407894:	bl	401760 <fchdir@plt>
  407898:	cbz	w0, 4078ec <__fxstatat@plt+0x5dec>
  40789c:	ldr	w19, [x20]
  4078a0:	mov	w0, w22
  4078a4:	bl	4018e0 <close@plt>
  4078a8:	mov	x0, xzr
  4078ac:	str	w19, [x20]
  4078b0:	b	40779c <__fxstatat@plt+0x5c9c>
  4078b4:	mov	x0, xzr
  4078b8:	str	xzr, [x19, #8]
  4078bc:	b	40779c <__fxstatat@plt+0x5c9c>
  4078c0:	ldr	w1, [x19, #44]
  4078c4:	cmp	w1, w22
  4078c8:	b.ne	4078d4 <__fxstatat@plt+0x5dd4>  // b.any
  4078cc:	cmn	w1, #0x64
  4078d0:	b.ne	4078fc <__fxstatat@plt+0x5dfc>  // b.any
  4078d4:	add	x0, x19, #0x60
  4078d8:	bl	408e64 <__fxstatat@plt+0x7364>
  4078dc:	tbnz	w0, #31, 4078e4 <__fxstatat@plt+0x5de4>
  4078e0:	bl	4018e0 <close@plt>
  4078e4:	str	w22, [x19, #44]
  4078e8:	b	4078f4 <__fxstatat@plt+0x5df4>
  4078ec:	mov	w0, w22
  4078f0:	bl	4018e0 <close@plt>
  4078f4:	ldr	x0, [x19, #8]
  4078f8:	b	40779c <__fxstatat@plt+0x5c9c>
  4078fc:	bl	401920 <abort@plt>
  407900:	ldr	x8, [x0, #8]
  407904:	udiv	x9, x8, x1
  407908:	msub	x0, x9, x1, x8
  40790c:	ret
  407910:	ldr	x8, [x0, #8]
  407914:	ldr	x9, [x1, #8]
  407918:	cmp	x8, x9
  40791c:	b.ne	407934 <__fxstatat@plt+0x5e34>  // b.any
  407920:	ldr	x8, [x0]
  407924:	ldr	x9, [x1]
  407928:	cmp	x8, x9
  40792c:	cset	w0, eq  // eq = none
  407930:	ret
  407934:	mov	w0, wzr
  407938:	ret
  40793c:	sub	sp, sp, #0xb0
  407940:	stp	x29, x30, [sp, #128]
  407944:	stp	x22, x21, [sp, #144]
  407948:	stp	x20, x19, [sp, #160]
  40794c:	ldr	x22, [x0, #80]
  407950:	add	x29, sp, #0x80
  407954:	ldrb	w8, [x22, #73]
  407958:	tbnz	w8, #1, 407964 <__fxstatat@plt+0x5e64>
  40795c:	mov	x0, xzr
  407960:	b	4079c0 <__fxstatat@plt+0x5ec0>
  407964:	ldr	x20, [x22, #80]
  407968:	mov	x19, x0
  40796c:	mov	w21, w1
  407970:	cbnz	x20, 4079a4 <__fxstatat@plt+0x5ea4>
  407974:	adrp	x2, 407000 <__fxstatat@plt+0x5500>
  407978:	adrp	x3, 407000 <__fxstatat@plt+0x5500>
  40797c:	adrp	x4, 401000 <mbrtowc@plt-0x6e0>
  407980:	add	x2, x2, #0xa44
  407984:	add	x3, x3, #0xa54
  407988:	add	x4, x4, #0x9b0
  40798c:	mov	w0, #0xd                   	// #13
  407990:	mov	x1, xzr
  407994:	bl	4081b8 <__fxstatat@plt+0x66b8>
  407998:	mov	x20, x0
  40799c:	str	x0, [x22, #80]
  4079a0:	cbz	x0, 4079e0 <__fxstatat@plt+0x5ee0>
  4079a4:	ldr	x8, [x19, #120]
  4079a8:	add	x1, sp, #0x8
  4079ac:	mov	x0, x20
  4079b0:	str	x8, [sp, #8]
  4079b4:	bl	407ee0 <__fxstatat@plt+0x63e0>
  4079b8:	cbz	x0, 4079d4 <__fxstatat@plt+0x5ed4>
  4079bc:	ldr	x0, [x0, #8]
  4079c0:	ldp	x20, x19, [sp, #160]
  4079c4:	ldp	x22, x21, [sp, #144]
  4079c8:	ldp	x29, x30, [sp, #128]
  4079cc:	add	sp, sp, #0xb0
  4079d0:	ret
  4079d4:	mov	w22, #0x1                   	// #1
  4079d8:	tbz	w21, #31, 4079e8 <__fxstatat@plt+0x5ee8>
  4079dc:	b	40795c <__fxstatat@plt+0x5e5c>
  4079e0:	mov	w22, wzr
  4079e4:	tbnz	w21, #31, 40795c <__fxstatat@plt+0x5e5c>
  4079e8:	add	x1, sp, #0x8
  4079ec:	mov	w0, w21
  4079f0:	bl	401870 <fstatfs@plt>
  4079f4:	cbnz	w0, 40795c <__fxstatat@plt+0x5e5c>
  4079f8:	cbz	w22, 407a3c <__fxstatat@plt+0x5f3c>
  4079fc:	mov	w0, #0x10                  	// #16
  407a00:	bl	401810 <malloc@plt>
  407a04:	cbz	x0, 407a3c <__fxstatat@plt+0x5f3c>
  407a08:	ldr	x8, [x19, #120]
  407a0c:	ldr	x9, [sp, #8]
  407a10:	mov	x21, x0
  407a14:	mov	x1, x21
  407a18:	stp	x8, x9, [x0]
  407a1c:	mov	x0, x20
  407a20:	bl	408bd0 <__fxstatat@plt+0x70d0>
  407a24:	cbz	x0, 407a34 <__fxstatat@plt+0x5f34>
  407a28:	cmp	x0, x21
  407a2c:	b.eq	407a3c <__fxstatat@plt+0x5f3c>  // b.none
  407a30:	bl	401920 <abort@plt>
  407a34:	mov	x0, x21
  407a38:	bl	4019b0 <free@plt>
  407a3c:	ldr	x0, [sp, #8]
  407a40:	b	4079c0 <__fxstatat@plt+0x5ec0>
  407a44:	ldr	x8, [x0]
  407a48:	udiv	x9, x8, x1
  407a4c:	msub	x0, x9, x1, x8
  407a50:	ret
  407a54:	ldr	x8, [x0]
  407a58:	ldr	x9, [x1]
  407a5c:	cmp	x8, x9
  407a60:	cset	w0, eq  // eq = none
  407a64:	ret
  407a68:	ldr	x8, [x0]
  407a6c:	ldr	x9, [x1]
  407a70:	ldr	x8, [x8, #128]
  407a74:	ldr	x9, [x9, #128]
  407a78:	cmp	x9, x8
  407a7c:	cset	w10, cc  // cc = lo, ul, last
  407a80:	cmp	x8, x9
  407a84:	csinv	w0, w10, wzr, cs  // cs = hs, nlast
  407a88:	ret
  407a8c:	sub	sp, sp, #0x40
  407a90:	stp	x29, x30, [sp, #16]
  407a94:	add	x29, sp, #0x10
  407a98:	cmp	x0, #0x0
  407a9c:	sub	x8, x29, #0x4
  407aa0:	stp	x20, x19, [sp, #48]
  407aa4:	csel	x20, x8, x0, eq  // eq = none
  407aa8:	mov	x0, x20
  407aac:	stp	x22, x21, [sp, #32]
  407ab0:	mov	x22, x2
  407ab4:	mov	x19, x1
  407ab8:	bl	4016e0 <mbrtowc@plt>
  407abc:	mov	x21, x0
  407ac0:	cbz	x22, 407ae4 <__fxstatat@plt+0x5fe4>
  407ac4:	cmn	x21, #0x2
  407ac8:	b.cc	407ae4 <__fxstatat@plt+0x5fe4>  // b.lo, b.ul, b.last
  407acc:	mov	w0, wzr
  407ad0:	bl	407ccc <__fxstatat@plt+0x61cc>
  407ad4:	tbnz	w0, #0, 407ae4 <__fxstatat@plt+0x5fe4>
  407ad8:	ldrb	w8, [x19]
  407adc:	mov	w21, #0x1                   	// #1
  407ae0:	str	w8, [x20]
  407ae4:	mov	x0, x21
  407ae8:	ldp	x20, x19, [sp, #48]
  407aec:	ldp	x22, x21, [sp, #32]
  407af0:	ldp	x29, x30, [sp, #16]
  407af4:	add	sp, sp, #0x40
  407af8:	ret
  407afc:	stp	x29, x30, [sp, #-48]!
  407b00:	str	x21, [sp, #16]
  407b04:	stp	x20, x19, [sp, #32]
  407b08:	mov	x29, sp
  407b0c:	mov	x20, x0
  407b10:	bl	4017c0 <__fpending@plt>
  407b14:	ldr	w21, [x20]
  407b18:	mov	x19, x0
  407b1c:	mov	x0, x20
  407b20:	bl	4090ac <__fxstatat@plt+0x75ac>
  407b24:	mov	w8, w0
  407b28:	tbnz	w21, #5, 407b50 <__fxstatat@plt+0x6050>
  407b2c:	cmp	w8, #0x0
  407b30:	csetm	w0, ne  // ne = any
  407b34:	cbnz	x19, 407b60 <__fxstatat@plt+0x6060>
  407b38:	cbz	w8, 407b60 <__fxstatat@plt+0x6060>
  407b3c:	bl	401ab0 <__errno_location@plt>
  407b40:	ldr	w8, [x0]
  407b44:	cmp	w8, #0x9
  407b48:	csetm	w0, ne  // ne = any
  407b4c:	b	407b60 <__fxstatat@plt+0x6060>
  407b50:	cbnz	w8, 407b5c <__fxstatat@plt+0x605c>
  407b54:	bl	401ab0 <__errno_location@plt>
  407b58:	str	wzr, [x0]
  407b5c:	mov	w0, #0xffffffff            	// #-1
  407b60:	ldp	x20, x19, [sp, #32]
  407b64:	ldr	x21, [sp, #16]
  407b68:	ldp	x29, x30, [sp], #48
  407b6c:	ret
  407b70:	mov	w8, #0xf616                	// #62998
  407b74:	movk	w8, #0x95, lsl #16
  407b78:	str	xzr, [x0, #16]
  407b7c:	str	w8, [x0, #24]
  407b80:	ret
  407b84:	stp	x29, x30, [sp, #-16]!
  407b88:	ldr	w8, [x0, #24]
  407b8c:	mov	w9, #0xf616                	// #62998
  407b90:	movk	w9, #0x95, lsl #16
  407b94:	mov	x29, sp
  407b98:	cmp	w8, w9
  407b9c:	b.ne	407c08 <__fxstatat@plt+0x6108>  // b.any
  407ba0:	ldr	x8, [x0, #16]
  407ba4:	cbz	x8, 407bc8 <__fxstatat@plt+0x60c8>
  407ba8:	ldr	x9, [x1, #8]
  407bac:	ldr	x10, [x0]
  407bb0:	cmp	x9, x10
  407bb4:	b.ne	407bc8 <__fxstatat@plt+0x60c8>  // b.any
  407bb8:	ldr	x9, [x1]
  407bbc:	ldr	x10, [x0, #8]
  407bc0:	cmp	x9, x10
  407bc4:	b.eq	407bf8 <__fxstatat@plt+0x60f8>  // b.none
  407bc8:	add	x9, x8, #0x1
  407bcc:	tst	x9, x8
  407bd0:	str	x9, [x0, #16]
  407bd4:	b.ne	407bf0 <__fxstatat@plt+0x60f0>  // b.any
  407bd8:	cbz	x9, 407bf8 <__fxstatat@plt+0x60f8>
  407bdc:	ldr	q0, [x1]
  407be0:	mov	w8, wzr
  407be4:	ext	v0.16b, v0.16b, v0.16b, #8
  407be8:	str	q0, [x0]
  407bec:	b	407bfc <__fxstatat@plt+0x60fc>
  407bf0:	mov	w8, wzr
  407bf4:	b	407bfc <__fxstatat@plt+0x60fc>
  407bf8:	mov	w8, #0x1                   	// #1
  407bfc:	mov	w0, w8
  407c00:	ldp	x29, x30, [sp], #16
  407c04:	ret
  407c08:	adrp	x0, 40a000 <__fxstatat@plt+0x8500>
  407c0c:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  407c10:	adrp	x3, 40a000 <__fxstatat@plt+0x8500>
  407c14:	add	x0, x0, #0xb3c
  407c18:	add	x1, x1, #0xb54
  407c1c:	add	x3, x3, #0xb66
  407c20:	mov	w2, #0x3c                  	// #60
  407c24:	bl	401aa0 <__assert_fail@plt>
  407c28:	sub	sp, sp, #0xe0
  407c2c:	stp	x29, x30, [sp, #208]
  407c30:	add	x29, sp, #0xd0
  407c34:	stp	x2, x3, [x29, #-80]
  407c38:	stp	x4, x5, [x29, #-64]
  407c3c:	stp	x6, x7, [x29, #-48]
  407c40:	stp	q1, q2, [sp, #16]
  407c44:	stp	q3, q4, [sp, #48]
  407c48:	str	q0, [sp]
  407c4c:	stp	q5, q6, [sp, #80]
  407c50:	str	q7, [sp, #112]
  407c54:	tbnz	w1, #6, 407c60 <__fxstatat@plt+0x6160>
  407c58:	mov	w2, wzr
  407c5c:	b	407cb8 <__fxstatat@plt+0x61b8>
  407c60:	mov	x9, #0xffffffffffffffd0    	// #-48
  407c64:	mov	x11, sp
  407c68:	sub	x12, x29, #0x50
  407c6c:	movk	x9, #0xff80, lsl #32
  407c70:	add	x10, x29, #0x10
  407c74:	mov	x8, #0xffffffffffffffd0    	// #-48
  407c78:	add	x11, x11, #0x80
  407c7c:	add	x12, x12, #0x30
  407c80:	stp	x11, x9, [x29, #-16]
  407c84:	stp	x10, x12, [x29, #-32]
  407c88:	tbz	w8, #31, 407ca8 <__fxstatat@plt+0x61a8>
  407c8c:	add	w9, w8, #0x8
  407c90:	cmn	w8, #0x8
  407c94:	stur	w9, [x29, #-8]
  407c98:	b.gt	407ca8 <__fxstatat@plt+0x61a8>
  407c9c:	ldur	x9, [x29, #-24]
  407ca0:	add	x8, x9, x8
  407ca4:	b	407cb4 <__fxstatat@plt+0x61b4>
  407ca8:	ldur	x8, [x29, #-32]
  407cac:	add	x9, x8, #0x8
  407cb0:	stur	x9, [x29, #-32]
  407cb4:	ldr	w2, [x8]
  407cb8:	bl	401820 <open@plt>
  407cbc:	bl	409050 <__fxstatat@plt+0x7550>
  407cc0:	ldp	x29, x30, [sp, #208]
  407cc4:	add	sp, sp, #0xe0
  407cc8:	ret
  407ccc:	stp	x29, x30, [sp, #-32]!
  407cd0:	mov	x1, xzr
  407cd4:	str	x19, [sp, #16]
  407cd8:	mov	x29, sp
  407cdc:	bl	401af0 <setlocale@plt>
  407ce0:	cbz	x0, 407d0c <__fxstatat@plt+0x620c>
  407ce4:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  407ce8:	add	x1, x1, #0xba9
  407cec:	mov	x19, x0
  407cf0:	bl	401970 <strcmp@plt>
  407cf4:	cbz	w0, 407d14 <__fxstatat@plt+0x6214>
  407cf8:	adrp	x1, 40a000 <__fxstatat@plt+0x8500>
  407cfc:	add	x1, x1, #0xbab
  407d00:	mov	x0, x19
  407d04:	bl	401970 <strcmp@plt>
  407d08:	cbz	w0, 407d14 <__fxstatat@plt+0x6214>
  407d0c:	mov	w0, #0x1                   	// #1
  407d10:	b	407d18 <__fxstatat@plt+0x6218>
  407d14:	mov	w0, wzr
  407d18:	ldr	x19, [sp, #16]
  407d1c:	ldp	x29, x30, [sp], #32
  407d20:	ret
  407d24:	ldr	x0, [x0, #16]
  407d28:	ret
  407d2c:	ldr	x0, [x0, #24]
  407d30:	ret
  407d34:	ldr	x0, [x0, #32]
  407d38:	ret
  407d3c:	ldp	x8, x9, [x0]
  407d40:	cmp	x8, x9
  407d44:	b.cs	407d84 <__fxstatat@plt+0x6284>  // b.hs, b.nlast
  407d48:	mov	x0, xzr
  407d4c:	b	407d5c <__fxstatat@plt+0x625c>
  407d50:	add	x8, x8, #0x10
  407d54:	cmp	x8, x9
  407d58:	b.cs	407d88 <__fxstatat@plt+0x6288>  // b.hs, b.nlast
  407d5c:	ldr	x10, [x8]
  407d60:	cbz	x10, 407d50 <__fxstatat@plt+0x6250>
  407d64:	mov	x10, xzr
  407d68:	mov	x11, x8
  407d6c:	ldr	x11, [x11, #8]
  407d70:	add	x10, x10, #0x1
  407d74:	cbnz	x11, 407d6c <__fxstatat@plt+0x626c>
  407d78:	cmp	x10, x0
  407d7c:	csel	x0, x10, x0, hi  // hi = pmore
  407d80:	b	407d50 <__fxstatat@plt+0x6250>
  407d84:	mov	x0, xzr
  407d88:	ret
  407d8c:	ldp	x9, x10, [x0]
  407d90:	cmp	x9, x10
  407d94:	b.cs	407dd0 <__fxstatat@plt+0x62d0>  // b.hs, b.nlast
  407d98:	mov	x8, xzr
  407d9c:	mov	x11, xzr
  407da0:	b	407db0 <__fxstatat@plt+0x62b0>
  407da4:	add	x9, x9, #0x10
  407da8:	cmp	x9, x10
  407dac:	b.cs	407dd8 <__fxstatat@plt+0x62d8>  // b.hs, b.nlast
  407db0:	ldr	x12, [x9]
  407db4:	cbz	x12, 407da4 <__fxstatat@plt+0x62a4>
  407db8:	mov	x12, x9
  407dbc:	ldr	x12, [x12, #8]
  407dc0:	add	x8, x8, #0x1
  407dc4:	cbnz	x12, 407dbc <__fxstatat@plt+0x62bc>
  407dc8:	add	x11, x11, #0x1
  407dcc:	b	407da4 <__fxstatat@plt+0x62a4>
  407dd0:	mov	x11, xzr
  407dd4:	mov	x8, xzr
  407dd8:	ldr	x9, [x0, #24]
  407ddc:	cmp	x11, x9
  407de0:	b.ne	407df8 <__fxstatat@plt+0x62f8>  // b.any
  407de4:	ldr	x9, [x0, #32]
  407de8:	cmp	x8, x9
  407dec:	b.ne	407df8 <__fxstatat@plt+0x62f8>  // b.any
  407df0:	mov	w0, #0x1                   	// #1
  407df4:	ret
  407df8:	mov	w0, wzr
  407dfc:	ret
  407e00:	stp	x29, x30, [sp, #-48]!
  407e04:	stp	x22, x21, [sp, #16]
  407e08:	stp	x20, x19, [sp, #32]
  407e0c:	ldp	x8, x9, [x0]
  407e10:	ldp	x20, x3, [x0, #24]
  407e14:	ldr	x22, [x0, #16]
  407e18:	mov	x19, x1
  407e1c:	cmp	x8, x9
  407e20:	mov	x21, xzr
  407e24:	mov	x29, sp
  407e28:	b.cc	407eb8 <__fxstatat@plt+0x63b8>  // b.lo, b.ul, b.last
  407e2c:	adrp	x2, 40a000 <__fxstatat@plt+0x8500>
  407e30:	add	x2, x2, #0xbb1
  407e34:	mov	w1, #0x1                   	// #1
  407e38:	mov	x0, x19
  407e3c:	bl	401960 <__fprintf_chk@plt>
  407e40:	adrp	x2, 40a000 <__fxstatat@plt+0x8500>
  407e44:	add	x2, x2, #0xbc9
  407e48:	mov	w1, #0x1                   	// #1
  407e4c:	mov	x0, x19
  407e50:	mov	x3, x22
  407e54:	bl	401960 <__fprintf_chk@plt>
  407e58:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  407e5c:	ucvtf	d0, x20
  407e60:	fmov	d1, x8
  407e64:	fmul	d0, d0, d1
  407e68:	ucvtf	d1, x22
  407e6c:	adrp	x2, 40a000 <__fxstatat@plt+0x8500>
  407e70:	fdiv	d0, d0, d1
  407e74:	add	x2, x2, #0xbe1
  407e78:	mov	w1, #0x1                   	// #1
  407e7c:	mov	x0, x19
  407e80:	mov	x3, x20
  407e84:	bl	401960 <__fprintf_chk@plt>
  407e88:	mov	x0, x19
  407e8c:	mov	x3, x21
  407e90:	ldp	x20, x19, [sp, #32]
  407e94:	ldp	x22, x21, [sp, #16]
  407e98:	adrp	x2, 40a000 <__fxstatat@plt+0x8500>
  407e9c:	add	x2, x2, #0xc02
  407ea0:	mov	w1, #0x1                   	// #1
  407ea4:	ldp	x29, x30, [sp], #48
  407ea8:	b	401960 <__fprintf_chk@plt>
  407eac:	add	x8, x8, #0x10
  407eb0:	cmp	x8, x9
  407eb4:	b.cs	407e2c <__fxstatat@plt+0x632c>  // b.hs, b.nlast
  407eb8:	ldr	x10, [x8]
  407ebc:	cbz	x10, 407eac <__fxstatat@plt+0x63ac>
  407ec0:	mov	x10, xzr
  407ec4:	mov	x11, x8
  407ec8:	ldr	x11, [x11, #8]
  407ecc:	add	x10, x10, #0x1
  407ed0:	cbnz	x11, 407ec8 <__fxstatat@plt+0x63c8>
  407ed4:	cmp	x10, x21
  407ed8:	csel	x21, x10, x21, hi  // hi = pmore
  407edc:	b	407eac <__fxstatat@plt+0x63ac>
  407ee0:	stp	x29, x30, [sp, #-48]!
  407ee4:	stp	x20, x19, [sp, #32]
  407ee8:	ldr	x8, [x0, #16]
  407eec:	ldr	x9, [x0, #48]
  407ef0:	mov	x19, x0
  407ef4:	mov	x20, x1
  407ef8:	mov	x0, x1
  407efc:	mov	x1, x8
  407f00:	str	x21, [sp, #16]
  407f04:	mov	x29, sp
  407f08:	blr	x9
  407f0c:	ldr	x8, [x19, #16]
  407f10:	cmp	x0, x8
  407f14:	b.cs	407f80 <__fxstatat@plt+0x6480>  // b.hs, b.nlast
  407f18:	ldr	x8, [x19]
  407f1c:	add	x21, x8, x0, lsl #4
  407f20:	ldr	x1, [x21]
  407f24:	mov	x0, xzr
  407f28:	cbz	x1, 407f70 <__fxstatat@plt+0x6470>
  407f2c:	cbz	x8, 407f70 <__fxstatat@plt+0x6470>
  407f30:	cmp	x1, x20
  407f34:	b.eq	407f5c <__fxstatat@plt+0x645c>  // b.none
  407f38:	ldr	x8, [x19, #56]
  407f3c:	mov	x0, x20
  407f40:	blr	x8
  407f44:	tbnz	w0, #0, 407f64 <__fxstatat@plt+0x6464>
  407f48:	ldr	x21, [x21, #8]
  407f4c:	cbz	x21, 407f6c <__fxstatat@plt+0x646c>
  407f50:	ldr	x1, [x21]
  407f54:	cmp	x1, x20
  407f58:	b.ne	407f38 <__fxstatat@plt+0x6438>  // b.any
  407f5c:	mov	x0, x20
  407f60:	b	407f70 <__fxstatat@plt+0x6470>
  407f64:	ldr	x0, [x21]
  407f68:	b	407f70 <__fxstatat@plt+0x6470>
  407f6c:	mov	x0, xzr
  407f70:	ldp	x20, x19, [sp, #32]
  407f74:	ldr	x21, [sp, #16]
  407f78:	ldp	x29, x30, [sp], #48
  407f7c:	ret
  407f80:	bl	401920 <abort@plt>
  407f84:	stp	x29, x30, [sp, #-16]!
  407f88:	ldr	x8, [x0, #32]
  407f8c:	mov	x29, sp
  407f90:	cbz	x8, 407fb0 <__fxstatat@plt+0x64b0>
  407f94:	ldp	x8, x9, [x0]
  407f98:	cmp	x8, x9
  407f9c:	b.cs	407fbc <__fxstatat@plt+0x64bc>  // b.hs, b.nlast
  407fa0:	ldr	x0, [x8], #16
  407fa4:	cbz	x0, 407f98 <__fxstatat@plt+0x6498>
  407fa8:	ldp	x29, x30, [sp], #16
  407fac:	ret
  407fb0:	mov	x0, xzr
  407fb4:	ldp	x29, x30, [sp], #16
  407fb8:	ret
  407fbc:	bl	401920 <abort@plt>
  407fc0:	stp	x29, x30, [sp, #-32]!
  407fc4:	stp	x20, x19, [sp, #16]
  407fc8:	ldr	x8, [x0, #16]
  407fcc:	ldr	x9, [x0, #48]
  407fd0:	mov	x19, x0
  407fd4:	mov	x20, x1
  407fd8:	mov	x0, x1
  407fdc:	mov	x1, x8
  407fe0:	mov	x29, sp
  407fe4:	blr	x9
  407fe8:	ldr	x8, [x19, #16]
  407fec:	cmp	x0, x8
  407ff0:	b.cs	40804c <__fxstatat@plt+0x654c>  // b.hs, b.nlast
  407ff4:	ldr	x8, [x19]
  407ff8:	add	x9, x8, x0, lsl #4
  407ffc:	ldp	x10, x9, [x9]
  408000:	cmp	x10, x20
  408004:	b.eq	408010 <__fxstatat@plt+0x6510>  // b.none
  408008:	cbnz	x9, 407ffc <__fxstatat@plt+0x64fc>
  40800c:	b	40801c <__fxstatat@plt+0x651c>
  408010:	cbz	x9, 40801c <__fxstatat@plt+0x651c>
  408014:	ldr	x0, [x9]
  408018:	b	408040 <__fxstatat@plt+0x6540>
  40801c:	ldr	x9, [x19, #8]
  408020:	add	x8, x8, x0, lsl #4
  408024:	add	x8, x8, #0x10
  408028:	cmp	x8, x9
  40802c:	b.cs	40803c <__fxstatat@plt+0x653c>  // b.hs, b.nlast
  408030:	ldr	x0, [x8], #16
  408034:	cbz	x0, 408028 <__fxstatat@plt+0x6528>
  408038:	b	408040 <__fxstatat@plt+0x6540>
  40803c:	mov	x0, xzr
  408040:	ldp	x20, x19, [sp, #16]
  408044:	ldp	x29, x30, [sp], #32
  408048:	ret
  40804c:	bl	401920 <abort@plt>
  408050:	ldp	x9, x10, [x0]
  408054:	cmp	x9, x10
  408058:	b.cs	4080b4 <__fxstatat@plt+0x65b4>  // b.hs, b.nlast
  40805c:	mov	x11, xzr
  408060:	ldr	x8, [x9]
  408064:	cbz	x8, 408098 <__fxstatat@plt+0x6598>
  408068:	cbz	x9, 408098 <__fxstatat@plt+0x6598>
  40806c:	mov	x10, x9
  408070:	cmp	x11, x2
  408074:	b.cs	4080bc <__fxstatat@plt+0x65bc>  // b.hs, b.nlast
  408078:	ldr	x8, [x10]
  40807c:	str	x8, [x1, x11, lsl #3]
  408080:	ldr	x10, [x10, #8]
  408084:	add	x8, x11, #0x1
  408088:	mov	x11, x8
  40808c:	cbnz	x10, 408070 <__fxstatat@plt+0x6570>
  408090:	ldr	x10, [x0, #8]
  408094:	b	40809c <__fxstatat@plt+0x659c>
  408098:	mov	x8, x11
  40809c:	add	x9, x9, #0x10
  4080a0:	cmp	x9, x10
  4080a4:	mov	x11, x8
  4080a8:	b.cc	408060 <__fxstatat@plt+0x6560>  // b.lo, b.ul, b.last
  4080ac:	mov	x0, x8
  4080b0:	ret
  4080b4:	mov	x0, xzr
  4080b8:	ret
  4080bc:	mov	x0, x11
  4080c0:	ret
  4080c4:	stp	x29, x30, [sp, #-64]!
  4080c8:	stp	x24, x23, [sp, #16]
  4080cc:	stp	x22, x21, [sp, #32]
  4080d0:	stp	x20, x19, [sp, #48]
  4080d4:	ldp	x23, x8, [x0]
  4080d8:	mov	x29, sp
  4080dc:	cmp	x23, x8
  4080e0:	b.cs	4080f8 <__fxstatat@plt+0x65f8>  // b.hs, b.nlast
  4080e4:	mov	x19, x2
  4080e8:	mov	x20, x0
  4080ec:	mov	x21, x1
  4080f0:	mov	x22, xzr
  4080f4:	b	408110 <__fxstatat@plt+0x6610>
  4080f8:	mov	x22, xzr
  4080fc:	b	408148 <__fxstatat@plt+0x6648>
  408100:	ldr	x8, [x20, #8]
  408104:	add	x23, x23, #0x10
  408108:	cmp	x23, x8
  40810c:	b.cs	408148 <__fxstatat@plt+0x6648>  // b.hs, b.nlast
  408110:	ldr	x0, [x23]
  408114:	cbz	x0, 408104 <__fxstatat@plt+0x6604>
  408118:	cbz	x23, 408104 <__fxstatat@plt+0x6604>
  40811c:	mov	x1, x19
  408120:	blr	x21
  408124:	tbz	w0, #0, 408148 <__fxstatat@plt+0x6648>
  408128:	mov	x24, x23
  40812c:	ldr	x24, [x24, #8]
  408130:	add	x22, x22, #0x1
  408134:	cbz	x24, 408100 <__fxstatat@plt+0x6600>
  408138:	ldr	x0, [x24]
  40813c:	mov	x1, x19
  408140:	blr	x21
  408144:	tbnz	w0, #0, 40812c <__fxstatat@plt+0x662c>
  408148:	mov	x0, x22
  40814c:	ldp	x20, x19, [sp, #48]
  408150:	ldp	x22, x21, [sp, #32]
  408154:	ldp	x24, x23, [sp, #16]
  408158:	ldp	x29, x30, [sp], #64
  40815c:	ret
  408160:	ldrb	w9, [x0]
  408164:	cbz	w9, 408194 <__fxstatat@plt+0x6694>
  408168:	mov	x8, x0
  40816c:	mov	x0, xzr
  408170:	add	x8, x8, #0x1
  408174:	lsl	x10, x0, #5
  408178:	sub	x10, x10, x0
  40817c:	add	x10, x10, w9, uxtb
  408180:	ldrb	w9, [x8], #1
  408184:	udiv	x11, x10, x1
  408188:	msub	x0, x11, x1, x10
  40818c:	cbnz	w9, 408174 <__fxstatat@plt+0x6674>
  408190:	ret
  408194:	mov	x0, xzr
  408198:	ret
  40819c:	adrp	x8, 40a000 <__fxstatat@plt+0x8500>
  4081a0:	add	x8, x8, #0xc1c
  4081a4:	ldr	w9, [x8, #16]
  4081a8:	ldr	q0, [x8]
  4081ac:	str	w9, [x0, #16]
  4081b0:	str	q0, [x0]
  4081b4:	ret
  4081b8:	stp	x29, x30, [sp, #-64]!
  4081bc:	adrp	x8, 408000 <__fxstatat@plt+0x6500>
  4081c0:	add	x8, x8, #0x3a0
  4081c4:	cmp	x2, #0x0
  4081c8:	adrp	x9, 408000 <__fxstatat@plt+0x6500>
  4081cc:	stp	x24, x23, [sp, #16]
  4081d0:	stp	x22, x21, [sp, #32]
  4081d4:	mov	x21, x0
  4081d8:	add	x9, x9, #0x3b0
  4081dc:	csel	x23, x8, x2, eq  // eq = none
  4081e0:	cmp	x3, #0x0
  4081e4:	mov	w0, #0x50                  	// #80
  4081e8:	stp	x20, x19, [sp, #48]
  4081ec:	mov	x29, sp
  4081f0:	mov	x19, x4
  4081f4:	mov	x22, x1
  4081f8:	csel	x24, x9, x3, eq  // eq = none
  4081fc:	bl	401810 <malloc@plt>
  408200:	mov	x20, x0
  408204:	cbz	x0, 408388 <__fxstatat@plt+0x6888>
  408208:	adrp	x9, 40a000 <__fxstatat@plt+0x8500>
  40820c:	add	x9, x9, #0xc1c
  408210:	cmp	x22, #0x0
  408214:	csel	x8, x9, x22, eq  // eq = none
  408218:	cmp	x8, x9
  40821c:	str	x8, [x20, #40]
  408220:	b.eq	4082a4 <__fxstatat@plt+0x67a4>  // b.none
  408224:	ldr	s0, [x8, #8]
  408228:	mov	w9, #0xcccd                	// #52429
  40822c:	movk	w9, #0x3dcc, lsl #16
  408230:	fmov	s1, w9
  408234:	fcmp	s0, s1
  408238:	b.le	40837c <__fxstatat@plt+0x687c>
  40823c:	mov	w9, #0x6666                	// #26214
  408240:	movk	w9, #0x3f66, lsl #16
  408244:	fmov	s1, w9
  408248:	fcmp	s0, s1
  40824c:	b.pl	40837c <__fxstatat@plt+0x687c>  // b.nfrst
  408250:	ldr	s1, [x8, #12]
  408254:	mov	w9, #0xcccd                	// #52429
  408258:	movk	w9, #0x3f8c, lsl #16
  40825c:	fmov	s2, w9
  408260:	fcmp	s1, s2
  408264:	b.le	40837c <__fxstatat@plt+0x687c>
  408268:	ldr	s1, [x8]
  40826c:	fcmp	s1, #0.0
  408270:	b.lt	40837c <__fxstatat@plt+0x687c>  // b.tstop
  408274:	mov	w9, #0xcccd                	// #52429
  408278:	movk	w9, #0x3dcc, lsl #16
  40827c:	fmov	s2, w9
  408280:	fadd	s1, s1, s2
  408284:	fcmp	s1, s0
  408288:	b.pl	40837c <__fxstatat@plt+0x687c>  // b.nfrst
  40828c:	ldr	s0, [x8, #4]
  408290:	fmov	s2, #1.000000000000000000e+00
  408294:	fcmp	s0, s2
  408298:	b.hi	40837c <__fxstatat@plt+0x687c>  // b.pmore
  40829c:	fcmp	s1, s0
  4082a0:	b.pl	40837c <__fxstatat@plt+0x687c>  // b.nfrst
  4082a4:	ldrb	w9, [x8, #16]
  4082a8:	cbnz	w9, 4082cc <__fxstatat@plt+0x67cc>
  4082ac:	ldr	s0, [x8, #8]
  4082b0:	ucvtf	s1, x21
  4082b4:	mov	w8, #0x5f800000            	// #1602224128
  4082b8:	fdiv	s0, s1, s0
  4082bc:	fmov	s1, w8
  4082c0:	fcmp	s0, s1
  4082c4:	b.ge	40837c <__fxstatat@plt+0x687c>  // b.tcont
  4082c8:	fcvtzu	x21, s0
  4082cc:	cmp	x21, #0xa
  4082d0:	mov	w8, #0xa                   	// #10
  4082d4:	csel	x8, x21, x8, hi  // hi = pmore
  4082d8:	orr	x21, x8, #0x1
  4082dc:	cmn	x21, #0x1
  4082e0:	b.eq	40837c <__fxstatat@plt+0x687c>  // b.none
  4082e4:	cmp	x21, #0xa
  4082e8:	b.cc	408320 <__fxstatat@plt+0x6820>  // b.lo, b.ul, b.last
  4082ec:	mov	w9, #0xc                   	// #12
  4082f0:	mov	w10, #0x9                   	// #9
  4082f4:	mov	w8, #0x3                   	// #3
  4082f8:	udiv	x11, x21, x8
  4082fc:	msub	x11, x11, x8, x21
  408300:	cbz	x11, 408324 <__fxstatat@plt+0x6824>
  408304:	add	x10, x10, x9
  408308:	add	x10, x10, #0x4
  40830c:	add	x8, x8, #0x2
  408310:	cmp	x10, x21
  408314:	add	x9, x9, #0x8
  408318:	b.cc	4082f8 <__fxstatat@plt+0x67f8>  // b.lo, b.ul, b.last
  40831c:	b	408324 <__fxstatat@plt+0x6824>
  408320:	mov	w8, #0x3                   	// #3
  408324:	udiv	x9, x21, x8
  408328:	msub	x8, x9, x8, x21
  40832c:	cbnz	x8, 408340 <__fxstatat@plt+0x6840>
  408330:	add	x21, x21, #0x2
  408334:	cmn	x21, #0x1
  408338:	b.ne	4082e4 <__fxstatat@plt+0x67e4>  // b.any
  40833c:	b	40837c <__fxstatat@plt+0x687c>
  408340:	lsr	x8, x21, #60
  408344:	cbnz	x8, 40837c <__fxstatat@plt+0x687c>
  408348:	str	x21, [x20, #16]
  40834c:	cbz	x21, 40837c <__fxstatat@plt+0x687c>
  408350:	mov	w1, #0x10                  	// #16
  408354:	mov	x0, x21
  408358:	bl	405a28 <__fxstatat@plt+0x3f28>
  40835c:	str	x0, [x20]
  408360:	cbz	x0, 40837c <__fxstatat@plt+0x687c>
  408364:	add	x8, x0, x21, lsl #4
  408368:	stp	xzr, xzr, [x20, #24]
  40836c:	stp	x23, x24, [x20, #48]
  408370:	str	x8, [x20, #8]
  408374:	stp	x19, xzr, [x20, #64]
  408378:	b	408388 <__fxstatat@plt+0x6888>
  40837c:	mov	x0, x20
  408380:	bl	4019b0 <free@plt>
  408384:	mov	x20, xzr
  408388:	mov	x0, x20
  40838c:	ldp	x20, x19, [sp, #48]
  408390:	ldp	x22, x21, [sp, #32]
  408394:	ldp	x24, x23, [sp, #16]
  408398:	ldp	x29, x30, [sp], #64
  40839c:	ret
  4083a0:	ror	x8, x0, #3
  4083a4:	udiv	x9, x8, x1
  4083a8:	msub	x0, x9, x1, x8
  4083ac:	ret
  4083b0:	cmp	x0, x1
  4083b4:	cset	w0, eq  // eq = none
  4083b8:	ret
  4083bc:	stp	x29, x30, [sp, #-48]!
  4083c0:	str	x21, [sp, #16]
  4083c4:	stp	x20, x19, [sp, #32]
  4083c8:	ldp	x20, x8, [x0]
  4083cc:	mov	x19, x0
  4083d0:	mov	x29, sp
  4083d4:	b	4083e4 <__fxstatat@plt+0x68e4>
  4083d8:	stp	xzr, xzr, [x20]
  4083dc:	ldr	x8, [x19, #8]
  4083e0:	add	x20, x20, #0x10
  4083e4:	cmp	x20, x8
  4083e8:	b.cs	408450 <__fxstatat@plt+0x6950>  // b.hs, b.nlast
  4083ec:	ldr	x9, [x20]
  4083f0:	cbz	x9, 4083e0 <__fxstatat@plt+0x68e0>
  4083f4:	ldr	x8, [x19, #64]
  4083f8:	ldr	x21, [x20, #8]
  4083fc:	cmp	x8, #0x0
  408400:	cset	w9, ne  // ne = any
  408404:	cbnz	x21, 40843c <__fxstatat@plt+0x693c>
  408408:	cbz	w9, 4083d8 <__fxstatat@plt+0x68d8>
  40840c:	ldr	x0, [x20]
  408410:	blr	x8
  408414:	b	4083d8 <__fxstatat@plt+0x68d8>
  408418:	str	xzr, [x21]
  40841c:	ldr	x9, [x19, #72]
  408420:	ldr	x10, [x21, #8]
  408424:	cmp	x8, #0x0
  408428:	str	x9, [x21, #8]
  40842c:	str	x21, [x19, #72]
  408430:	cset	w9, ne  // ne = any
  408434:	mov	x21, x10
  408438:	cbz	x10, 408408 <__fxstatat@plt+0x6908>
  40843c:	tbz	w9, #0, 408418 <__fxstatat@plt+0x6918>
  408440:	ldr	x0, [x21]
  408444:	blr	x8
  408448:	ldr	x8, [x19, #64]
  40844c:	b	408418 <__fxstatat@plt+0x6918>
  408450:	stp	xzr, xzr, [x19, #24]
  408454:	ldp	x20, x19, [sp, #32]
  408458:	ldr	x21, [sp, #16]
  40845c:	ldp	x29, x30, [sp], #48
  408460:	ret
  408464:	stp	x29, x30, [sp, #-48]!
  408468:	stp	x20, x19, [sp, #32]
  40846c:	ldr	x8, [x0, #64]
  408470:	mov	x19, x0
  408474:	str	x21, [sp, #16]
  408478:	mov	x29, sp
  40847c:	cbz	x8, 4084d4 <__fxstatat@plt+0x69d4>
  408480:	ldr	x8, [x19, #32]
  408484:	cbz	x8, 4084d4 <__fxstatat@plt+0x69d4>
  408488:	ldp	x20, x8, [x19]
  40848c:	b	408498 <__fxstatat@plt+0x6998>
  408490:	ldr	x8, [x19, #8]
  408494:	add	x20, x20, #0x10
  408498:	cmp	x20, x8
  40849c:	b.cs	4084d4 <__fxstatat@plt+0x69d4>  // b.hs, b.nlast
  4084a0:	ldr	x0, [x20]
  4084a4:	cbz	x0, 408494 <__fxstatat@plt+0x6994>
  4084a8:	cbz	x20, 408494 <__fxstatat@plt+0x6994>
  4084ac:	ldr	x8, [x19, #64]
  4084b0:	blr	x8
  4084b4:	ldr	x21, [x20, #8]
  4084b8:	cbz	x21, 408490 <__fxstatat@plt+0x6990>
  4084bc:	ldr	x0, [x21]
  4084c0:	ldr	x8, [x19, #64]
  4084c4:	blr	x8
  4084c8:	ldr	x21, [x21, #8]
  4084cc:	cbnz	x21, 4084bc <__fxstatat@plt+0x69bc>
  4084d0:	b	408490 <__fxstatat@plt+0x6990>
  4084d4:	ldp	x20, x8, [x19]
  4084d8:	b	4084e0 <__fxstatat@plt+0x69e0>
  4084dc:	add	x20, x20, #0x10
  4084e0:	cmp	x20, x8
  4084e4:	b.cs	408508 <__fxstatat@plt+0x6a08>  // b.hs, b.nlast
  4084e8:	ldr	x0, [x20, #8]
  4084ec:	cbz	x0, 4084dc <__fxstatat@plt+0x69dc>
  4084f0:	ldr	x21, [x0, #8]
  4084f4:	bl	4019b0 <free@plt>
  4084f8:	mov	x0, x21
  4084fc:	cbnz	x21, 4084f0 <__fxstatat@plt+0x69f0>
  408500:	ldr	x8, [x19, #8]
  408504:	b	4084dc <__fxstatat@plt+0x69dc>
  408508:	ldr	x0, [x19, #72]
  40850c:	cbz	x0, 408520 <__fxstatat@plt+0x6a20>
  408510:	ldr	x20, [x0, #8]
  408514:	bl	4019b0 <free@plt>
  408518:	mov	x0, x20
  40851c:	cbnz	x20, 408510 <__fxstatat@plt+0x6a10>
  408520:	ldr	x0, [x19]
  408524:	bl	4019b0 <free@plt>
  408528:	mov	x0, x19
  40852c:	ldp	x20, x19, [sp, #32]
  408530:	ldr	x21, [sp, #16]
  408534:	ldp	x29, x30, [sp], #48
  408538:	b	4019b0 <free@plt>
  40853c:	sub	sp, sp, #0x90
  408540:	stp	x29, x30, [sp, #80]
  408544:	stp	x24, x23, [sp, #96]
  408548:	stp	x22, x21, [sp, #112]
  40854c:	stp	x20, x19, [sp, #128]
  408550:	ldr	x8, [x0, #40]
  408554:	mov	x19, x0
  408558:	add	x29, sp, #0x50
  40855c:	ldrb	w9, [x8, #16]
  408560:	cbnz	w9, 408584 <__fxstatat@plt+0x6a84>
  408564:	ldr	s0, [x8, #8]
  408568:	ucvtf	s1, x1
  40856c:	mov	w8, #0x5f800000            	// #1602224128
  408570:	fdiv	s0, s1, s0
  408574:	fmov	s1, w8
  408578:	fcmp	s0, s1
  40857c:	b.ge	408608 <__fxstatat@plt+0x6b08>  // b.tcont
  408580:	fcvtzu	x1, s0
  408584:	cmp	x1, #0xa
  408588:	mov	w8, #0xa                   	// #10
  40858c:	csel	x8, x1, x8, hi  // hi = pmore
  408590:	orr	x20, x8, #0x1
  408594:	cmn	x20, #0x1
  408598:	b.eq	408608 <__fxstatat@plt+0x6b08>  // b.none
  40859c:	cmp	x20, #0xa
  4085a0:	b.cc	4085d8 <__fxstatat@plt+0x6ad8>  // b.lo, b.ul, b.last
  4085a4:	mov	w9, #0xc                   	// #12
  4085a8:	mov	w10, #0x9                   	// #9
  4085ac:	mov	w8, #0x3                   	// #3
  4085b0:	udiv	x11, x20, x8
  4085b4:	msub	x11, x11, x8, x20
  4085b8:	cbz	x11, 4085dc <__fxstatat@plt+0x6adc>
  4085bc:	add	x10, x10, x9
  4085c0:	add	x10, x10, #0x4
  4085c4:	add	x8, x8, #0x2
  4085c8:	cmp	x10, x20
  4085cc:	add	x9, x9, #0x8
  4085d0:	b.cc	4085b0 <__fxstatat@plt+0x6ab0>  // b.lo, b.ul, b.last
  4085d4:	b	4085dc <__fxstatat@plt+0x6adc>
  4085d8:	mov	w8, #0x3                   	// #3
  4085dc:	udiv	x9, x20, x8
  4085e0:	msub	x8, x9, x8, x20
  4085e4:	cbnz	x8, 4085f8 <__fxstatat@plt+0x6af8>
  4085e8:	add	x20, x20, #0x2
  4085ec:	cmn	x20, #0x1
  4085f0:	b.ne	40859c <__fxstatat@plt+0x6a9c>  // b.any
  4085f4:	b	408608 <__fxstatat@plt+0x6b08>
  4085f8:	sub	x8, x20, #0x1
  4085fc:	mov	x9, #0xffffffffffffffe     	// #1152921504606846974
  408600:	cmp	x8, x9
  408604:	b.ls	408624 <__fxstatat@plt+0x6b24>  // b.plast
  408608:	mov	w0, wzr
  40860c:	ldp	x20, x19, [sp, #128]
  408610:	ldp	x22, x21, [sp, #112]
  408614:	ldp	x24, x23, [sp, #96]
  408618:	ldp	x29, x30, [sp, #80]
  40861c:	add	sp, sp, #0x90
  408620:	ret
  408624:	ldr	x8, [x19, #16]
  408628:	cmp	x20, x8
  40862c:	b.ne	408638 <__fxstatat@plt+0x6b38>  // b.any
  408630:	mov	w0, #0x1                   	// #1
  408634:	b	40860c <__fxstatat@plt+0x6b0c>
  408638:	mov	w1, #0x10                  	// #16
  40863c:	mov	x0, x20
  408640:	bl	405a28 <__fxstatat@plt+0x3f28>
  408644:	str	x0, [sp]
  408648:	cbz	x0, 40860c <__fxstatat@plt+0x6b0c>
  40864c:	add	x8, x0, x20, lsl #4
  408650:	stp	x8, x20, [sp, #8]
  408654:	stp	xzr, xzr, [sp, #24]
  408658:	ldur	q0, [x19, #40]
  40865c:	mov	x21, x19
  408660:	mov	x0, sp
  408664:	mov	x1, x19
  408668:	stur	q0, [sp, #40]
  40866c:	ldur	q0, [x19, #56]
  408670:	mov	w2, wzr
  408674:	stur	q0, [sp, #56]
  408678:	ldr	x8, [x21, #72]!
  40867c:	str	x8, [sp, #72]
  408680:	bl	408770 <__fxstatat@plt+0x6c70>
  408684:	tbz	w0, #0, 4086b0 <__fxstatat@plt+0x6bb0>
  408688:	ldr	x0, [x19]
  40868c:	bl	4019b0 <free@plt>
  408690:	ldr	q0, [sp]
  408694:	mov	w0, #0x1                   	// #1
  408698:	str	q0, [x19]
  40869c:	ldr	q0, [sp, #16]
  4086a0:	str	q0, [x19, #16]
  4086a4:	ldr	x8, [sp, #72]
  4086a8:	str	x8, [x19, #72]
  4086ac:	b	40860c <__fxstatat@plt+0x6b0c>
  4086b0:	ldr	x8, [sp, #72]
  4086b4:	str	x8, [x21]
  4086b8:	ldp	x22, x23, [sp]
  4086bc:	b	4086c8 <__fxstatat@plt+0x6bc8>
  4086c0:	str	xzr, [x22, #8]
  4086c4:	add	x22, x22, #0x10
  4086c8:	cmp	x22, x23
  4086cc:	b.cs	40874c <__fxstatat@plt+0x6c4c>  // b.hs, b.nlast
  4086d0:	ldr	x8, [x22]
  4086d4:	cbz	x8, 4086c4 <__fxstatat@plt+0x6bc4>
  4086d8:	ldr	x24, [x22, #8]
  4086dc:	cbz	x24, 4086c0 <__fxstatat@plt+0x6bc0>
  4086e0:	ldr	x1, [x19, #16]
  4086e4:	b	408714 <__fxstatat@plt+0x6c14>
  4086e8:	str	x20, [x9]
  4086ec:	ldr	x9, [x19, #24]
  4086f0:	add	x9, x9, #0x1
  4086f4:	str	x9, [x19, #24]
  4086f8:	mov	x9, x21
  4086fc:	str	xzr, [x24]
  408700:	ldr	x10, [x9]
  408704:	str	x10, [x24, #8]
  408708:	str	x24, [x9]
  40870c:	mov	x24, x8
  408710:	cbz	x8, 4086c0 <__fxstatat@plt+0x6bc0>
  408714:	ldr	x20, [x24]
  408718:	ldr	x8, [x19, #48]
  40871c:	mov	x0, x20
  408720:	blr	x8
  408724:	ldr	x1, [x19, #16]
  408728:	cmp	x0, x1
  40872c:	b.cs	40876c <__fxstatat@plt+0x6c6c>  // b.hs, b.nlast
  408730:	ldr	x8, [x19]
  408734:	add	x9, x8, x0, lsl #4
  408738:	ldr	x10, [x9]
  40873c:	ldr	x8, [x24, #8]
  408740:	cbz	x10, 4086e8 <__fxstatat@plt+0x6be8>
  408744:	add	x9, x9, #0x8
  408748:	b	408700 <__fxstatat@plt+0x6c00>
  40874c:	mov	x1, sp
  408750:	mov	x0, x19
  408754:	mov	w2, wzr
  408758:	bl	408770 <__fxstatat@plt+0x6c70>
  40875c:	tbz	w0, #0, 40876c <__fxstatat@plt+0x6c6c>
  408760:	ldr	x0, [sp]
  408764:	bl	4019b0 <free@plt>
  408768:	b	408608 <__fxstatat@plt+0x6b08>
  40876c:	bl	401920 <abort@plt>
  408770:	stp	x29, x30, [sp, #-80]!
  408774:	stp	x26, x25, [sp, #16]
  408778:	stp	x24, x23, [sp, #32]
  40877c:	stp	x22, x21, [sp, #48]
  408780:	stp	x20, x19, [sp, #64]
  408784:	ldp	x24, x8, [x1]
  408788:	mov	x29, sp
  40878c:	cmp	x24, x8
  408790:	b.cs	4088c8 <__fxstatat@plt+0x6dc8>  // b.hs, b.nlast
  408794:	mov	w19, w2
  408798:	mov	x20, x1
  40879c:	mov	x21, x0
  4087a0:	add	x25, x0, #0x48
  4087a4:	b	4087d8 <__fxstatat@plt+0x6cd8>
  4087a8:	str	x22, [x8]
  4087ac:	ldr	x8, [x21, #24]
  4087b0:	add	x8, x8, #0x1
  4087b4:	str	x8, [x21, #24]
  4087b8:	str	xzr, [x24]
  4087bc:	ldr	x8, [x20, #24]
  4087c0:	sub	x8, x8, #0x1
  4087c4:	str	x8, [x20, #24]
  4087c8:	ldr	x8, [x20, #8]
  4087cc:	add	x24, x24, #0x10
  4087d0:	cmp	x24, x8
  4087d4:	b.cs	4088c8 <__fxstatat@plt+0x6dc8>  // b.hs, b.nlast
  4087d8:	ldr	x22, [x24]
  4087dc:	cbz	x22, 4087c8 <__fxstatat@plt+0x6cc8>
  4087e0:	ldr	x23, [x24, #8]
  4087e4:	cbz	x23, 408858 <__fxstatat@plt+0x6d58>
  4087e8:	ldr	x1, [x21, #16]
  4087ec:	b	40881c <__fxstatat@plt+0x6d1c>
  4087f0:	str	x22, [x9]
  4087f4:	ldr	x9, [x21, #24]
  4087f8:	add	x9, x9, #0x1
  4087fc:	str	x9, [x21, #24]
  408800:	mov	x9, x25
  408804:	str	xzr, [x23]
  408808:	ldr	x10, [x9]
  40880c:	str	x10, [x23, #8]
  408810:	str	x23, [x9]
  408814:	mov	x23, x8
  408818:	cbz	x8, 408854 <__fxstatat@plt+0x6d54>
  40881c:	ldr	x22, [x23]
  408820:	ldr	x8, [x21, #48]
  408824:	mov	x0, x22
  408828:	blr	x8
  40882c:	ldr	x1, [x21, #16]
  408830:	cmp	x0, x1
  408834:	b.cs	4088e4 <__fxstatat@plt+0x6de4>  // b.hs, b.nlast
  408838:	ldr	x8, [x21]
  40883c:	add	x9, x8, x0, lsl #4
  408840:	ldr	x10, [x9]
  408844:	ldr	x8, [x23, #8]
  408848:	cbz	x10, 4087f0 <__fxstatat@plt+0x6cf0>
  40884c:	add	x9, x9, #0x8
  408850:	b	408808 <__fxstatat@plt+0x6d08>
  408854:	ldr	x22, [x24]
  408858:	str	xzr, [x24, #8]
  40885c:	tbnz	w19, #0, 4087c8 <__fxstatat@plt+0x6cc8>
  408860:	ldr	x8, [x21, #48]
  408864:	ldr	x1, [x21, #16]
  408868:	mov	x0, x22
  40886c:	blr	x8
  408870:	ldr	x8, [x21, #16]
  408874:	cmp	x0, x8
  408878:	b.cs	4088e4 <__fxstatat@plt+0x6de4>  // b.hs, b.nlast
  40887c:	ldr	x26, [x21]
  408880:	mov	x23, x0
  408884:	add	x8, x26, x0, lsl #4
  408888:	ldr	x9, [x8]
  40888c:	cbz	x9, 4087a8 <__fxstatat@plt+0x6ca8>
  408890:	ldr	x0, [x25]
  408894:	cbz	x0, 4088a4 <__fxstatat@plt+0x6da4>
  408898:	ldr	x8, [x0, #8]
  40889c:	str	x8, [x25]
  4088a0:	b	4088b0 <__fxstatat@plt+0x6db0>
  4088a4:	mov	w0, #0x10                  	// #16
  4088a8:	bl	401810 <malloc@plt>
  4088ac:	cbz	x0, 4088cc <__fxstatat@plt+0x6dcc>
  4088b0:	str	x22, [x0]
  4088b4:	add	x8, x26, x23, lsl #4
  4088b8:	ldr	x9, [x8, #8]
  4088bc:	str	x9, [x0, #8]
  4088c0:	str	x0, [x8, #8]
  4088c4:	b	4087b8 <__fxstatat@plt+0x6cb8>
  4088c8:	mov	w0, #0x1                   	// #1
  4088cc:	ldp	x20, x19, [sp, #64]
  4088d0:	ldp	x22, x21, [sp, #48]
  4088d4:	ldp	x24, x23, [sp, #32]
  4088d8:	ldp	x26, x25, [sp, #16]
  4088dc:	ldp	x29, x30, [sp], #80
  4088e0:	ret
  4088e4:	bl	401920 <abort@plt>
  4088e8:	stp	x29, x30, [sp, #-80]!
  4088ec:	str	x25, [sp, #16]
  4088f0:	stp	x24, x23, [sp, #32]
  4088f4:	stp	x22, x21, [sp, #48]
  4088f8:	stp	x20, x19, [sp, #64]
  4088fc:	mov	x29, sp
  408900:	cbz	x1, 408bcc <__fxstatat@plt+0x70cc>
  408904:	mov	x20, x1
  408908:	ldr	x8, [x0, #48]
  40890c:	ldr	x1, [x0, #16]
  408910:	mov	x19, x0
  408914:	mov	x0, x20
  408918:	mov	x21, x2
  40891c:	blr	x8
  408920:	ldr	x8, [x19, #16]
  408924:	cmp	x0, x8
  408928:	b.cs	408bcc <__fxstatat@plt+0x70cc>  // b.hs, b.nlast
  40892c:	ldr	x25, [x19]
  408930:	mov	x22, x0
  408934:	add	x23, x25, x0, lsl #4
  408938:	ldr	x1, [x23]
  40893c:	cbz	x1, 408964 <__fxstatat@plt+0x6e64>
  408940:	cmp	x1, x20
  408944:	b.eq	408ad8 <__fxstatat@plt+0x6fd8>  // b.none
  408948:	ldr	x8, [x19, #56]
  40894c:	mov	x0, x20
  408950:	blr	x8
  408954:	mov	x24, x23
  408958:	tbz	w0, #0, 408aec <__fxstatat@plt+0x6fec>
  40895c:	ldr	x8, [x24]
  408960:	cbnz	x8, 408adc <__fxstatat@plt+0x6fdc>
  408964:	ldr	x8, [x19, #40]
  408968:	ldp	x10, x9, [x19, #16]
  40896c:	ldr	s1, [x8, #8]
  408970:	ucvtf	s0, x10
  408974:	ucvtf	s2, x9
  408978:	fmul	s3, s1, s0
  40897c:	fcmp	s3, s2
  408980:	b.pl	408abc <__fxstatat@plt+0x6fbc>  // b.nfrst
  408984:	adrp	x9, 40a000 <__fxstatat@plt+0x8500>
  408988:	add	x9, x9, #0xc1c
  40898c:	cmp	x8, x9
  408990:	b.eq	408a20 <__fxstatat@plt+0x6f20>  // b.none
  408994:	mov	w10, #0xcccd                	// #52429
  408998:	movk	w10, #0x3dcc, lsl #16
  40899c:	fmov	s3, w10
  4089a0:	fcmp	s1, s3
  4089a4:	b.le	408a10 <__fxstatat@plt+0x6f10>
  4089a8:	mov	w10, #0x6666                	// #26214
  4089ac:	movk	w10, #0x3f66, lsl #16
  4089b0:	fmov	s3, w10
  4089b4:	fcmp	s1, s3
  4089b8:	b.pl	408a10 <__fxstatat@plt+0x6f10>  // b.nfrst
  4089bc:	ldr	s3, [x8, #12]
  4089c0:	mov	w10, #0xcccd                	// #52429
  4089c4:	movk	w10, #0x3f8c, lsl #16
  4089c8:	fmov	s4, w10
  4089cc:	fcmp	s3, s4
  4089d0:	b.le	408a10 <__fxstatat@plt+0x6f10>
  4089d4:	ldr	s3, [x8]
  4089d8:	fcmp	s3, #0.0
  4089dc:	b.lt	408a10 <__fxstatat@plt+0x6f10>  // b.tstop
  4089e0:	mov	w10, #0xcccd                	// #52429
  4089e4:	movk	w10, #0x3dcc, lsl #16
  4089e8:	fmov	s4, w10
  4089ec:	fadd	s3, s3, s4
  4089f0:	fcmp	s3, s1
  4089f4:	b.pl	408a10 <__fxstatat@plt+0x6f10>  // b.nfrst
  4089f8:	ldr	s4, [x8, #4]
  4089fc:	fmov	s5, #1.000000000000000000e+00
  408a00:	fcmp	s4, s5
  408a04:	b.hi	408a10 <__fxstatat@plt+0x6f10>  // b.pmore
  408a08:	fcmp	s3, s4
  408a0c:	b.mi	408a24 <__fxstatat@plt+0x6f24>  // b.first
  408a10:	mov	w8, #0xcccd                	// #52429
  408a14:	movk	w8, #0x3f4c, lsl #16
  408a18:	fmov	s1, w8
  408a1c:	str	x9, [x19, #40]
  408a20:	mov	x8, x9
  408a24:	fmul	s3, s1, s0
  408a28:	fcmp	s3, s2
  408a2c:	b.pl	408abc <__fxstatat@plt+0x6fbc>  // b.nfrst
  408a30:	ldr	s2, [x8, #12]
  408a34:	ldrb	w8, [x8, #16]
  408a38:	fmul	s0, s2, s0
  408a3c:	cmp	w8, #0x0
  408a40:	fmul	s1, s1, s0
  408a44:	mov	w8, #0x5f800000            	// #1602224128
  408a48:	fcsel	s0, s1, s0, eq  // eq = none
  408a4c:	fmov	s1, w8
  408a50:	fcmp	s0, s1
  408a54:	b.ge	408b68 <__fxstatat@plt+0x7068>  // b.tcont
  408a58:	fcvtzu	x1, s0
  408a5c:	mov	x0, x19
  408a60:	bl	40853c <__fxstatat@plt+0x6a3c>
  408a64:	tbz	w0, #0, 408b68 <__fxstatat@plt+0x7068>
  408a68:	ldr	x8, [x19, #48]
  408a6c:	ldr	x1, [x19, #16]
  408a70:	mov	x0, x20
  408a74:	blr	x8
  408a78:	ldr	x8, [x19, #16]
  408a7c:	cmp	x0, x8
  408a80:	b.cs	408bcc <__fxstatat@plt+0x70cc>  // b.hs, b.nlast
  408a84:	ldr	x22, [x19]
  408a88:	mov	x21, x0
  408a8c:	add	x23, x22, x0, lsl #4
  408a90:	ldr	x1, [x23]
  408a94:	cbz	x1, 408abc <__fxstatat@plt+0x6fbc>
  408a98:	cmp	x1, x20
  408a9c:	mov	x8, x20
  408aa0:	b.eq	408ab8 <__fxstatat@plt+0x6fb8>  // b.none
  408aa4:	ldr	x8, [x19, #56]
  408aa8:	mov	x0, x20
  408aac:	blr	x8
  408ab0:	tbz	w0, #0, 408b90 <__fxstatat@plt+0x7090>
  408ab4:	ldr	x8, [x23]
  408ab8:	cbnz	x8, 408bcc <__fxstatat@plt+0x70cc>
  408abc:	ldr	x8, [x23]
  408ac0:	cbz	x8, 408b1c <__fxstatat@plt+0x701c>
  408ac4:	ldr	x0, [x19, #72]
  408ac8:	cbz	x0, 408b38 <__fxstatat@plt+0x7038>
  408acc:	ldr	x8, [x0, #8]
  408ad0:	str	x8, [x19, #72]
  408ad4:	b	408b44 <__fxstatat@plt+0x7044>
  408ad8:	mov	x8, x20
  408adc:	mov	w0, wzr
  408ae0:	cbz	x21, 408b6c <__fxstatat@plt+0x706c>
  408ae4:	str	x8, [x21]
  408ae8:	b	408b6c <__fxstatat@plt+0x706c>
  408aec:	add	x24, x25, x22, lsl #4
  408af0:	ldr	x8, [x24, #8]!
  408af4:	cbz	x8, 408964 <__fxstatat@plt+0x6e64>
  408af8:	ldr	x1, [x8]
  408afc:	cmp	x1, x20
  408b00:	b.eq	408b84 <__fxstatat@plt+0x7084>  // b.none
  408b04:	ldr	x8, [x19, #56]
  408b08:	mov	x0, x20
  408b0c:	blr	x8
  408b10:	ldr	x24, [x24]
  408b14:	tbz	w0, #0, 408af0 <__fxstatat@plt+0x6ff0>
  408b18:	b	40895c <__fxstatat@plt+0x6e5c>
  408b1c:	str	x20, [x23]
  408b20:	ldur	q0, [x19, #24]
  408b24:	mov	w0, #0x1                   	// #1
  408b28:	dup	v1.2d, x0
  408b2c:	add	v0.2d, v0.2d, v1.2d
  408b30:	stur	q0, [x19, #24]
  408b34:	b	408b6c <__fxstatat@plt+0x706c>
  408b38:	mov	w0, #0x10                  	// #16
  408b3c:	bl	401810 <malloc@plt>
  408b40:	cbz	x0, 408b68 <__fxstatat@plt+0x7068>
  408b44:	str	x20, [x0]
  408b48:	ldr	x8, [x23, #8]
  408b4c:	str	x8, [x0, #8]
  408b50:	str	x0, [x23, #8]
  408b54:	ldr	x8, [x19, #32]
  408b58:	mov	w0, #0x1                   	// #1
  408b5c:	add	x8, x8, #0x1
  408b60:	str	x8, [x19, #32]
  408b64:	b	408b6c <__fxstatat@plt+0x706c>
  408b68:	mov	w0, #0xffffffff            	// #-1
  408b6c:	ldp	x20, x19, [sp, #64]
  408b70:	ldp	x22, x21, [sp, #48]
  408b74:	ldp	x24, x23, [sp, #32]
  408b78:	ldr	x25, [sp, #16]
  408b7c:	ldp	x29, x30, [sp], #80
  408b80:	ret
  408b84:	mov	x8, x20
  408b88:	cbnz	x8, 408adc <__fxstatat@plt+0x6fdc>
  408b8c:	b	408964 <__fxstatat@plt+0x6e64>
  408b90:	add	x21, x22, x21, lsl #4
  408b94:	ldr	x8, [x21, #8]!
  408b98:	cbz	x8, 408abc <__fxstatat@plt+0x6fbc>
  408b9c:	ldr	x1, [x8]
  408ba0:	cmp	x1, x20
  408ba4:	b.eq	408bc4 <__fxstatat@plt+0x70c4>  // b.none
  408ba8:	ldr	x8, [x19, #56]
  408bac:	mov	x0, x20
  408bb0:	blr	x8
  408bb4:	ldr	x21, [x21]
  408bb8:	tbz	w0, #0, 408b94 <__fxstatat@plt+0x7094>
  408bbc:	ldr	x8, [x21]
  408bc0:	b	408ab8 <__fxstatat@plt+0x6fb8>
  408bc4:	mov	x8, x20
  408bc8:	b	408ab8 <__fxstatat@plt+0x6fb8>
  408bcc:	bl	401920 <abort@plt>
  408bd0:	stp	x29, x30, [sp, #-32]!
  408bd4:	mov	x29, sp
  408bd8:	add	x2, x29, #0x18
  408bdc:	str	x19, [sp, #16]
  408be0:	mov	x19, x1
  408be4:	bl	4088e8 <__fxstatat@plt+0x6de8>
  408be8:	ldr	x8, [x29, #24]
  408bec:	cmp	w0, #0x0
  408bf0:	csel	x8, x8, x19, eq  // eq = none
  408bf4:	ldr	x19, [sp, #16]
  408bf8:	cmn	w0, #0x1
  408bfc:	csel	x0, xzr, x8, eq  // eq = none
  408c00:	ldp	x29, x30, [sp], #32
  408c04:	ret
  408c08:	stp	x29, x30, [sp, #-64]!
  408c0c:	stp	x22, x21, [sp, #32]
  408c10:	stp	x20, x19, [sp, #48]
  408c14:	ldr	x8, [x0, #16]
  408c18:	ldr	x9, [x0, #48]
  408c1c:	mov	x20, x0
  408c20:	mov	x19, x1
  408c24:	mov	x0, x1
  408c28:	mov	x1, x8
  408c2c:	str	x23, [sp, #16]
  408c30:	mov	x29, sp
  408c34:	blr	x9
  408c38:	ldr	x8, [x20, #16]
  408c3c:	cmp	x0, x8
  408c40:	b.cs	408e3c <__fxstatat@plt+0x733c>  // b.hs, b.nlast
  408c44:	ldr	x23, [x20]
  408c48:	mov	x21, x0
  408c4c:	add	x22, x23, x0, lsl #4
  408c50:	ldr	x1, [x22]
  408c54:	cbz	x1, 408cc4 <__fxstatat@plt+0x71c4>
  408c58:	cmp	x1, x19
  408c5c:	b.eq	408c74 <__fxstatat@plt+0x7174>  // b.none
  408c60:	ldr	x8, [x20, #56]
  408c64:	mov	x0, x19
  408c68:	blr	x8
  408c6c:	tbz	w0, #0, 408c8c <__fxstatat@plt+0x718c>
  408c70:	ldr	x19, [x22]
  408c74:	add	x8, x23, x21, lsl #4
  408c78:	ldr	x8, [x8, #8]
  408c7c:	cbz	x8, 408ccc <__fxstatat@plt+0x71cc>
  408c80:	ldr	q0, [x8]
  408c84:	str	q0, [x22]
  408c88:	b	408cec <__fxstatat@plt+0x71ec>
  408c8c:	add	x21, x23, x21, lsl #4
  408c90:	ldr	x9, [x21, #8]!
  408c94:	cbz	x9, 408cc4 <__fxstatat@plt+0x71c4>
  408c98:	ldr	x1, [x9]
  408c9c:	cmp	x1, x19
  408ca0:	b.eq	408cd8 <__fxstatat@plt+0x71d8>  // b.none
  408ca4:	ldr	x8, [x20, #56]
  408ca8:	mov	x0, x19
  408cac:	blr	x8
  408cb0:	ldr	x8, [x21]
  408cb4:	tbnz	w0, #0, 408ce0 <__fxstatat@plt+0x71e0>
  408cb8:	ldr	x9, [x8, #8]!
  408cbc:	mov	x21, x8
  408cc0:	cbnz	x9, 408c98 <__fxstatat@plt+0x7198>
  408cc4:	mov	x19, xzr
  408cc8:	b	408e24 <__fxstatat@plt+0x7324>
  408ccc:	str	xzr, [x22]
  408cd0:	cbnz	x19, 408d00 <__fxstatat@plt+0x7200>
  408cd4:	b	408e24 <__fxstatat@plt+0x7324>
  408cd8:	mov	x8, x9
  408cdc:	b	408ce4 <__fxstatat@plt+0x71e4>
  408ce0:	ldr	x19, [x8]
  408ce4:	ldr	x9, [x8, #8]
  408ce8:	str	x9, [x21]
  408cec:	str	xzr, [x8]
  408cf0:	ldr	x9, [x20, #72]
  408cf4:	str	x9, [x8, #8]
  408cf8:	str	x8, [x20, #72]
  408cfc:	cbz	x19, 408e24 <__fxstatat@plt+0x7324>
  408d00:	ldr	x8, [x20, #32]
  408d04:	sub	x8, x8, #0x1
  408d08:	str	x8, [x20, #32]
  408d0c:	ldr	x8, [x22]
  408d10:	cbnz	x8, 408e24 <__fxstatat@plt+0x7324>
  408d14:	ldp	x10, x9, [x20, #16]
  408d18:	ldr	x8, [x20, #40]
  408d1c:	sub	x9, x9, #0x1
  408d20:	str	x9, [x20, #24]
  408d24:	ldr	s2, [x8]
  408d28:	ucvtf	s0, x10
  408d2c:	ucvtf	s1, x9
  408d30:	fmul	s3, s2, s0
  408d34:	fcmp	s3, s1
  408d38:	b.le	408e24 <__fxstatat@plt+0x7324>
  408d3c:	adrp	x9, 40a000 <__fxstatat@plt+0x8500>
  408d40:	add	x9, x9, #0xc1c
  408d44:	cmp	x8, x9
  408d48:	b.eq	408dd0 <__fxstatat@plt+0x72d0>  // b.none
  408d4c:	ldr	s3, [x8, #8]
  408d50:	mov	w10, #0xcccd                	// #52429
  408d54:	movk	w10, #0x3dcc, lsl #16
  408d58:	fmov	s4, w10
  408d5c:	fcmp	s3, s4
  408d60:	b.le	408dc8 <__fxstatat@plt+0x72c8>
  408d64:	mov	w10, #0x6666                	// #26214
  408d68:	movk	w10, #0x3f66, lsl #16
  408d6c:	fmov	s4, w10
  408d70:	fcmp	s3, s4
  408d74:	b.pl	408dc8 <__fxstatat@plt+0x72c8>  // b.nfrst
  408d78:	fcmp	s2, #0.0
  408d7c:	b.lt	408dc8 <__fxstatat@plt+0x72c8>  // b.tstop
  408d80:	ldr	s4, [x8, #12]
  408d84:	mov	w10, #0xcccd                	// #52429
  408d88:	movk	w10, #0x3f8c, lsl #16
  408d8c:	fmov	s5, w10
  408d90:	fcmp	s4, s5
  408d94:	b.le	408dc8 <__fxstatat@plt+0x72c8>
  408d98:	mov	w10, #0xcccd                	// #52429
  408d9c:	movk	w10, #0x3dcc, lsl #16
  408da0:	fmov	s4, w10
  408da4:	fadd	s4, s2, s4
  408da8:	fcmp	s4, s3
  408dac:	b.pl	408dc8 <__fxstatat@plt+0x72c8>  // b.nfrst
  408db0:	ldr	s3, [x8, #4]
  408db4:	fmov	s5, #1.000000000000000000e+00
  408db8:	fcmp	s3, s5
  408dbc:	b.hi	408dc8 <__fxstatat@plt+0x72c8>  // b.pmore
  408dc0:	fcmp	s4, s3
  408dc4:	b.mi	408dd4 <__fxstatat@plt+0x72d4>  // b.first
  408dc8:	fmov	s2, wzr
  408dcc:	str	x9, [x20, #40]
  408dd0:	mov	x8, x9
  408dd4:	fmul	s2, s2, s0
  408dd8:	fcmp	s2, s1
  408ddc:	b.le	408e24 <__fxstatat@plt+0x7324>
  408de0:	ldr	s1, [x8, #4]
  408de4:	ldrb	w9, [x8, #16]
  408de8:	fmul	s0, s1, s0
  408dec:	cbnz	w9, 408df8 <__fxstatat@plt+0x72f8>
  408df0:	ldr	s1, [x8, #8]
  408df4:	fmul	s0, s0, s1
  408df8:	fcvtzu	x1, s0
  408dfc:	mov	x0, x20
  408e00:	bl	40853c <__fxstatat@plt+0x6a3c>
  408e04:	tbnz	w0, #0, 408e24 <__fxstatat@plt+0x7324>
  408e08:	ldr	x0, [x20, #72]
  408e0c:	cbz	x0, 408e20 <__fxstatat@plt+0x7320>
  408e10:	ldr	x21, [x0, #8]
  408e14:	bl	4019b0 <free@plt>
  408e18:	mov	x0, x21
  408e1c:	cbnz	x21, 408e10 <__fxstatat@plt+0x7310>
  408e20:	str	xzr, [x20, #72]
  408e24:	mov	x0, x19
  408e28:	ldp	x20, x19, [sp, #48]
  408e2c:	ldp	x22, x21, [sp, #32]
  408e30:	ldr	x23, [sp, #16]
  408e34:	ldp	x29, x30, [sp], #64
  408e38:	ret
  408e3c:	bl	401920 <abort@plt>
  408e40:	mov	w8, #0x1                   	// #1
  408e44:	dup	v0.4s, w1
  408e48:	stp	wzr, wzr, [x0, #20]
  408e4c:	strb	w8, [x0, #28]
  408e50:	str	q0, [x0]
  408e54:	str	w1, [x0, #16]
  408e58:	ret
  408e5c:	ldrb	w0, [x0, #28]
  408e60:	ret
  408e64:	ldrb	w8, [x0, #28]
  408e68:	ldr	w10, [x0, #20]
  408e6c:	eor	w9, w8, #0x1
  408e70:	add	w10, w10, w9
  408e74:	and	w11, w10, #0x3
  408e78:	lsl	x12, x11, #2
  408e7c:	ldr	w8, [x0, x12]
  408e80:	str	w1, [x0, x12]
  408e84:	ldr	w12, [x0, #24]
  408e88:	str	w11, [x0, #20]
  408e8c:	cmp	w11, w12
  408e90:	b.ne	408ea0 <__fxstatat@plt+0x73a0>  // b.any
  408e94:	add	w9, w10, w9
  408e98:	and	w9, w9, #0x3
  408e9c:	str	w9, [x0, #24]
  408ea0:	strb	wzr, [x0, #28]
  408ea4:	mov	w0, w8
  408ea8:	ret
  408eac:	stp	x29, x30, [sp, #-16]!
  408eb0:	ldrb	w8, [x0, #28]
  408eb4:	mov	x29, sp
  408eb8:	cbnz	w8, 408efc <__fxstatat@plt+0x73fc>
  408ebc:	ldp	w9, w8, [x0, #16]
  408ec0:	lsl	x10, x8, #2
  408ec4:	ldr	w8, [x0, x10]
  408ec8:	str	w9, [x0, x10]
  408ecc:	ldp	w9, w10, [x0, #20]
  408ed0:	cmp	w9, w10
  408ed4:	b.ne	408ee4 <__fxstatat@plt+0x73e4>  // b.any
  408ed8:	mov	w9, #0x1                   	// #1
  408edc:	strb	w9, [x0, #28]
  408ee0:	b	408ef0 <__fxstatat@plt+0x73f0>
  408ee4:	sub	w9, w9, #0x1
  408ee8:	and	w9, w9, #0x3
  408eec:	str	w9, [x0, #20]
  408ef0:	mov	w0, w8
  408ef4:	ldp	x29, x30, [sp], #16
  408ef8:	ret
  408efc:	bl	401920 <abort@plt>
  408f00:	stp	x29, x30, [sp, #-16]!
  408f04:	mov	w0, #0xe                   	// #14
  408f08:	mov	x29, sp
  408f0c:	bl	401800 <nl_langinfo@plt>
  408f10:	adrp	x8, 409000 <__fxstatat@plt+0x7500>
  408f14:	add	x8, x8, #0xdf8
  408f18:	cmp	x0, #0x0
  408f1c:	csel	x8, x8, x0, eq  // eq = none
  408f20:	ldrb	w9, [x8]
  408f24:	adrp	x10, 40a000 <__fxstatat@plt+0x8500>
  408f28:	add	x10, x10, #0xc30
  408f2c:	cmp	w9, #0x0
  408f30:	csel	x0, x10, x8, eq  // eq = none
  408f34:	ldp	x29, x30, [sp], #16
  408f38:	ret
  408f3c:	sub	sp, sp, #0xe0
  408f40:	stp	x29, x30, [sp, #208]
  408f44:	add	x29, sp, #0xd0
  408f48:	stp	x3, x4, [x29, #-72]
  408f4c:	stp	x5, x6, [x29, #-56]
  408f50:	stur	x7, [x29, #-40]
  408f54:	stp	q1, q2, [sp, #16]
  408f58:	stp	q3, q4, [sp, #48]
  408f5c:	str	q0, [sp]
  408f60:	stp	q5, q6, [sp, #80]
  408f64:	str	q7, [sp, #112]
  408f68:	tbnz	w2, #6, 408f74 <__fxstatat@plt+0x7474>
  408f6c:	mov	w3, wzr
  408f70:	b	408fcc <__fxstatat@plt+0x74cc>
  408f74:	mov	x9, #0xffffffffffffffd8    	// #-40
  408f78:	mov	x11, sp
  408f7c:	sub	x12, x29, #0x48
  408f80:	movk	x9, #0xff80, lsl #32
  408f84:	add	x10, x29, #0x10
  408f88:	mov	x8, #0xffffffffffffffd8    	// #-40
  408f8c:	add	x11, x11, #0x80
  408f90:	add	x12, x12, #0x28
  408f94:	stp	x11, x9, [x29, #-16]
  408f98:	stp	x10, x12, [x29, #-32]
  408f9c:	tbz	w8, #31, 408fbc <__fxstatat@plt+0x74bc>
  408fa0:	add	w9, w8, #0x8
  408fa4:	cmn	w8, #0x8
  408fa8:	stur	w9, [x29, #-8]
  408fac:	b.gt	408fbc <__fxstatat@plt+0x74bc>
  408fb0:	ldur	x9, [x29, #-24]
  408fb4:	add	x8, x9, x8
  408fb8:	b	408fc8 <__fxstatat@plt+0x74c8>
  408fbc:	ldur	x8, [x29, #-32]
  408fc0:	add	x9, x8, #0x8
  408fc4:	stur	x9, [x29, #-32]
  408fc8:	ldr	w3, [x8]
  408fcc:	bl	401a90 <openat@plt>
  408fd0:	bl	409050 <__fxstatat@plt+0x7550>
  408fd4:	ldp	x29, x30, [sp, #208]
  408fd8:	add	sp, sp, #0xe0
  408fdc:	ret
  408fe0:	stp	x29, x30, [sp, #-48]!
  408fe4:	mov	w8, #0x4900                	// #18688
  408fe8:	movk	w8, #0x8, lsl #16
  408fec:	orr	w2, w2, w8
  408ff0:	str	x21, [sp, #16]
  408ff4:	stp	x20, x19, [sp, #32]
  408ff8:	mov	x29, sp
  408ffc:	mov	x19, x3
  409000:	bl	408f3c <__fxstatat@plt+0x743c>
  409004:	tbnz	w0, #31, 40901c <__fxstatat@plt+0x751c>
  409008:	mov	w20, w0
  40900c:	bl	401910 <fdopendir@plt>
  409010:	cbz	x0, 409024 <__fxstatat@plt+0x7524>
  409014:	str	w20, [x19]
  409018:	b	409040 <__fxstatat@plt+0x7540>
  40901c:	mov	x0, xzr
  409020:	b	409040 <__fxstatat@plt+0x7540>
  409024:	bl	401ab0 <__errno_location@plt>
  409028:	ldr	w21, [x0]
  40902c:	mov	x19, x0
  409030:	mov	w0, w20
  409034:	bl	4018e0 <close@plt>
  409038:	mov	x0, xzr
  40903c:	str	w21, [x19]
  409040:	ldp	x20, x19, [sp, #32]
  409044:	ldr	x21, [sp, #16]
  409048:	ldp	x29, x30, [sp], #48
  40904c:	ret
  409050:	stp	x29, x30, [sp, #-48]!
  409054:	stp	x20, x19, [sp, #32]
  409058:	mov	w19, w0
  40905c:	cmp	w0, #0x2
  409060:	stp	x22, x21, [sp, #16]
  409064:	mov	x29, sp
  409068:	b.hi	409098 <__fxstatat@plt+0x7598>  // b.pmore
  40906c:	mov	w0, w19
  409070:	bl	4094d0 <__fxstatat@plt+0x79d0>
  409074:	mov	w20, w0
  409078:	bl	401ab0 <__errno_location@plt>
  40907c:	ldr	w22, [x0]
  409080:	mov	x21, x0
  409084:	mov	w0, w19
  409088:	bl	4018e0 <close@plt>
  40908c:	str	w22, [x21]
  409090:	mov	w0, w20
  409094:	b	40909c <__fxstatat@plt+0x759c>
  409098:	mov	w0, w19
  40909c:	ldp	x20, x19, [sp, #32]
  4090a0:	ldp	x22, x21, [sp, #16]
  4090a4:	ldp	x29, x30, [sp], #48
  4090a8:	ret
  4090ac:	stp	x29, x30, [sp, #-48]!
  4090b0:	str	x21, [sp, #16]
  4090b4:	stp	x20, x19, [sp, #32]
  4090b8:	mov	x29, sp
  4090bc:	mov	x19, x0
  4090c0:	bl	4017e0 <fileno@plt>
  4090c4:	tbnz	w0, #31, 40912c <__fxstatat@plt+0x762c>
  4090c8:	mov	x0, x19
  4090cc:	bl	401a70 <__freading@plt>
  4090d0:	cbz	w0, 4090f0 <__fxstatat@plt+0x75f0>
  4090d4:	mov	x0, x19
  4090d8:	bl	4017e0 <fileno@plt>
  4090dc:	mov	w2, #0x1                   	// #1
  4090e0:	mov	x1, xzr
  4090e4:	bl	4017b0 <lseek@plt>
  4090e8:	cmn	x0, #0x1
  4090ec:	b.eq	40912c <__fxstatat@plt+0x762c>  // b.none
  4090f0:	mov	x0, x19
  4090f4:	bl	4093ec <__fxstatat@plt+0x78ec>
  4090f8:	cbz	w0, 40912c <__fxstatat@plt+0x762c>
  4090fc:	bl	401ab0 <__errno_location@plt>
  409100:	ldr	w21, [x0]
  409104:	mov	x20, x0
  409108:	mov	x0, x19
  40910c:	bl	4017f0 <fclose@plt>
  409110:	cbz	w21, 40911c <__fxstatat@plt+0x761c>
  409114:	mov	w0, #0xffffffff            	// #-1
  409118:	str	w21, [x20]
  40911c:	ldp	x20, x19, [sp, #32]
  409120:	ldr	x21, [sp, #16]
  409124:	ldp	x29, x30, [sp], #48
  409128:	ret
  40912c:	mov	x0, x19
  409130:	ldp	x20, x19, [sp, #32]
  409134:	ldr	x21, [sp, #16]
  409138:	ldp	x29, x30, [sp], #48
  40913c:	b	4017f0 <fclose@plt>
  409140:	sub	sp, sp, #0x100
  409144:	stp	x29, x30, [sp, #208]
  409148:	add	x29, sp, #0xd0
  40914c:	mov	x8, #0xffffffffffffffd0    	// #-48
  409150:	mov	x9, sp
  409154:	sub	x10, x29, #0x50
  409158:	stp	x20, x19, [sp, #240]
  40915c:	mov	w19, w0
  409160:	movk	x8, #0xff80, lsl #32
  409164:	add	x11, x29, #0x30
  409168:	cmp	w1, #0xb
  40916c:	add	x9, x9, #0x80
  409170:	add	x10, x10, #0x30
  409174:	stp	x22, x21, [sp, #224]
  409178:	stp	x2, x3, [x29, #-80]
  40917c:	stp	x4, x5, [x29, #-64]
  409180:	stp	x6, x7, [x29, #-48]
  409184:	stp	q1, q2, [sp, #16]
  409188:	stp	q3, q4, [sp, #48]
  40918c:	str	q0, [sp]
  409190:	stp	q5, q6, [sp, #80]
  409194:	str	q7, [sp, #112]
  409198:	stp	x9, x8, [x29, #-16]
  40919c:	stp	x11, x10, [x29, #-32]
  4091a0:	b.hi	4091ec <__fxstatat@plt+0x76ec>  // b.pmore
  4091a4:	mov	w8, #0x1                   	// #1
  4091a8:	lsl	w8, w8, w1
  4091ac:	mov	w9, #0x514                 	// #1300
  4091b0:	tst	w8, w9
  4091b4:	b.ne	409224 <__fxstatat@plt+0x7724>  // b.any
  4091b8:	mov	w9, #0xa0a                 	// #2570
  4091bc:	tst	w8, w9
  4091c0:	b.ne	409218 <__fxstatat@plt+0x7718>  // b.any
  4091c4:	cbnz	w1, 4091ec <__fxstatat@plt+0x76ec>
  4091c8:	ldursw	x8, [x29, #-8]
  4091cc:	tbz	w8, #31, 4092cc <__fxstatat@plt+0x77cc>
  4091d0:	add	w9, w8, #0x8
  4091d4:	cmn	w8, #0x8
  4091d8:	stur	w9, [x29, #-8]
  4091dc:	b.gt	4092cc <__fxstatat@plt+0x77cc>
  4091e0:	ldur	x9, [x29, #-24]
  4091e4:	add	x8, x9, x8
  4091e8:	b	4092d8 <__fxstatat@plt+0x77d8>
  4091ec:	sub	w8, w1, #0x400
  4091f0:	cmp	w8, #0xa
  4091f4:	b.hi	4092a8 <__fxstatat@plt+0x77a8>  // b.pmore
  4091f8:	mov	w9, #0x1                   	// #1
  4091fc:	lsl	w9, w9, w8
  409200:	mov	w10, #0x285                 	// #645
  409204:	tst	w9, w10
  409208:	b.ne	409224 <__fxstatat@plt+0x7724>  // b.any
  40920c:	mov	w10, #0x502                 	// #1282
  409210:	tst	w9, w10
  409214:	b.eq	40927c <__fxstatat@plt+0x777c>  // b.none
  409218:	mov	w0, w19
  40921c:	bl	401a00 <fcntl@plt>
  409220:	b	409260 <__fxstatat@plt+0x7760>
  409224:	ldursw	x8, [x29, #-8]
  409228:	tbz	w8, #31, 409248 <__fxstatat@plt+0x7748>
  40922c:	add	w9, w8, #0x8
  409230:	cmn	w8, #0x8
  409234:	stur	w9, [x29, #-8]
  409238:	b.gt	409248 <__fxstatat@plt+0x7748>
  40923c:	ldur	x9, [x29, #-24]
  409240:	add	x8, x9, x8
  409244:	b	409254 <__fxstatat@plt+0x7754>
  409248:	ldur	x8, [x29, #-32]
  40924c:	add	x9, x8, #0x8
  409250:	stur	x9, [x29, #-32]
  409254:	ldr	w2, [x8]
  409258:	mov	w0, w19
  40925c:	bl	401a00 <fcntl@plt>
  409260:	mov	w20, w0
  409264:	mov	w0, w20
  409268:	ldp	x20, x19, [sp, #240]
  40926c:	ldp	x22, x21, [sp, #224]
  409270:	ldp	x29, x30, [sp, #208]
  409274:	add	sp, sp, #0x100
  409278:	ret
  40927c:	cmp	w8, #0x6
  409280:	b.ne	4092a8 <__fxstatat@plt+0x77a8>  // b.any
  409284:	ldursw	x8, [x29, #-8]
  409288:	tbz	w8, #31, 4092e8 <__fxstatat@plt+0x77e8>
  40928c:	add	w9, w8, #0x8
  409290:	cmn	w8, #0x8
  409294:	stur	w9, [x29, #-8]
  409298:	b.gt	4092e8 <__fxstatat@plt+0x77e8>
  40929c:	ldur	x9, [x29, #-24]
  4092a0:	add	x8, x9, x8
  4092a4:	b	4092f4 <__fxstatat@plt+0x77f4>
  4092a8:	ldursw	x8, [x29, #-8]
  4092ac:	tbz	w8, #31, 409354 <__fxstatat@plt+0x7854>
  4092b0:	add	w9, w8, #0x8
  4092b4:	cmn	w8, #0x8
  4092b8:	stur	w9, [x29, #-8]
  4092bc:	b.gt	409354 <__fxstatat@plt+0x7854>
  4092c0:	ldur	x9, [x29, #-24]
  4092c4:	add	x8, x9, x8
  4092c8:	b	409360 <__fxstatat@plt+0x7860>
  4092cc:	ldur	x8, [x29, #-32]
  4092d0:	add	x9, x8, #0x8
  4092d4:	stur	x9, [x29, #-32]
  4092d8:	ldr	w2, [x8]
  4092dc:	mov	w0, w19
  4092e0:	mov	w1, wzr
  4092e4:	b	40925c <__fxstatat@plt+0x775c>
  4092e8:	ldur	x8, [x29, #-32]
  4092ec:	add	x9, x8, #0x8
  4092f0:	stur	x9, [x29, #-32]
  4092f4:	adrp	x22, 41b000 <__fxstatat@plt+0x19500>
  4092f8:	ldr	w9, [x22, #1072]
  4092fc:	ldr	w21, [x8]
  409300:	tbnz	w9, #31, 40937c <__fxstatat@plt+0x787c>
  409304:	mov	w1, #0x406                 	// #1030
  409308:	mov	w0, w19
  40930c:	mov	w2, w21
  409310:	bl	401a00 <fcntl@plt>
  409314:	mov	w20, w0
  409318:	tbz	w0, #31, 409370 <__fxstatat@plt+0x7870>
  40931c:	bl	401ab0 <__errno_location@plt>
  409320:	ldr	w8, [x0]
  409324:	cmp	w8, #0x16
  409328:	b.ne	409370 <__fxstatat@plt+0x7870>  // b.any
  40932c:	mov	w0, w19
  409330:	mov	w1, wzr
  409334:	mov	w2, w21
  409338:	bl	401a00 <fcntl@plt>
  40933c:	mov	w20, w0
  409340:	tbnz	w0, #31, 409264 <__fxstatat@plt+0x7764>
  409344:	mov	w8, #0xffffffff            	// #-1
  409348:	str	w8, [x22, #1072]
  40934c:	mov	w8, #0x1                   	// #1
  409350:	b	40939c <__fxstatat@plt+0x789c>
  409354:	ldur	x8, [x29, #-32]
  409358:	add	x9, x8, #0x8
  40935c:	stur	x9, [x29, #-32]
  409360:	ldr	x2, [x8]
  409364:	mov	w0, w19
  409368:	bl	401a00 <fcntl@plt>
  40936c:	b	409260 <__fxstatat@plt+0x7760>
  409370:	mov	w8, #0x1                   	// #1
  409374:	str	w8, [x22, #1072]
  409378:	b	409264 <__fxstatat@plt+0x7764>
  40937c:	mov	w0, w19
  409380:	mov	w1, wzr
  409384:	mov	w2, w21
  409388:	bl	401a00 <fcntl@plt>
  40938c:	ldr	w8, [x22, #1072]
  409390:	mov	w20, w0
  409394:	cmn	w8, #0x1
  409398:	cset	w8, eq  // eq = none
  40939c:	cbz	w8, 409264 <__fxstatat@plt+0x7764>
  4093a0:	tbnz	w20, #31, 409264 <__fxstatat@plt+0x7764>
  4093a4:	mov	w1, #0x1                   	// #1
  4093a8:	mov	w0, w20
  4093ac:	bl	401a00 <fcntl@plt>
  4093b0:	tbnz	w0, #31, 4093cc <__fxstatat@plt+0x78cc>
  4093b4:	orr	w2, w0, #0x1
  4093b8:	mov	w1, #0x2                   	// #2
  4093bc:	mov	w0, w20
  4093c0:	bl	401a00 <fcntl@plt>
  4093c4:	cmn	w0, #0x1
  4093c8:	b.ne	409264 <__fxstatat@plt+0x7764>  // b.any
  4093cc:	bl	401ab0 <__errno_location@plt>
  4093d0:	ldr	w21, [x0]
  4093d4:	mov	x19, x0
  4093d8:	mov	w0, w20
  4093dc:	bl	4018e0 <close@plt>
  4093e0:	str	w21, [x19]
  4093e4:	mov	w20, #0xffffffff            	// #-1
  4093e8:	b	409264 <__fxstatat@plt+0x7764>
  4093ec:	stp	x29, x30, [sp, #-32]!
  4093f0:	str	x19, [sp, #16]
  4093f4:	mov	x19, x0
  4093f8:	mov	x29, sp
  4093fc:	cbz	x0, 409424 <__fxstatat@plt+0x7924>
  409400:	mov	x0, x19
  409404:	bl	401a70 <__freading@plt>
  409408:	cbz	w0, 409424 <__fxstatat@plt+0x7924>
  40940c:	ldrb	w8, [x19, #1]
  409410:	tbz	w8, #0, 409424 <__fxstatat@plt+0x7924>
  409414:	mov	w2, #0x1                   	// #1
  409418:	mov	x0, x19
  40941c:	mov	x1, xzr
  409420:	bl	409434 <__fxstatat@plt+0x7934>
  409424:	mov	x0, x19
  409428:	ldr	x19, [sp, #16]
  40942c:	ldp	x29, x30, [sp], #32
  409430:	b	401a10 <fflush@plt>
  409434:	stp	x29, x30, [sp, #-48]!
  409438:	str	x21, [sp, #16]
  40943c:	stp	x20, x19, [sp, #32]
  409440:	ldp	x9, x8, [x0, #8]
  409444:	mov	w20, w2
  409448:	mov	x19, x0
  40944c:	mov	x21, x1
  409450:	cmp	x8, x9
  409454:	mov	x29, sp
  409458:	b.ne	409470 <__fxstatat@plt+0x7970>  // b.any
  40945c:	ldp	x9, x8, [x19, #32]
  409460:	cmp	x8, x9
  409464:	b.ne	409470 <__fxstatat@plt+0x7970>  // b.any
  409468:	ldr	x8, [x19, #72]
  40946c:	cbz	x8, 40948c <__fxstatat@plt+0x798c>
  409470:	mov	x0, x19
  409474:	mov	x1, x21
  409478:	mov	w2, w20
  40947c:	ldp	x20, x19, [sp, #32]
  409480:	ldr	x21, [sp, #16]
  409484:	ldp	x29, x30, [sp], #48
  409488:	b	4019a0 <fseeko@plt>
  40948c:	mov	x0, x19
  409490:	bl	4017e0 <fileno@plt>
  409494:	mov	x1, x21
  409498:	mov	w2, w20
  40949c:	bl	4017b0 <lseek@plt>
  4094a0:	cmn	x0, #0x1
  4094a4:	b.eq	4094c0 <__fxstatat@plt+0x79c0>  // b.none
  4094a8:	ldr	w9, [x19]
  4094ac:	mov	x8, x0
  4094b0:	mov	w0, wzr
  4094b4:	str	x8, [x19, #144]
  4094b8:	and	w9, w9, #0xffffffef
  4094bc:	str	w9, [x19]
  4094c0:	ldp	x20, x19, [sp, #32]
  4094c4:	ldr	x21, [sp, #16]
  4094c8:	ldp	x29, x30, [sp], #48
  4094cc:	ret
  4094d0:	mov	w2, #0x3                   	// #3
  4094d4:	mov	w1, wzr
  4094d8:	b	409140 <__fxstatat@plt+0x7640>
  4094dc:	nop
  4094e0:	stp	x29, x30, [sp, #-64]!
  4094e4:	mov	x29, sp
  4094e8:	stp	x19, x20, [sp, #16]
  4094ec:	adrp	x20, 41a000 <__fxstatat@plt+0x18500>
  4094f0:	add	x20, x20, #0xdf0
  4094f4:	stp	x21, x22, [sp, #32]
  4094f8:	adrp	x21, 41a000 <__fxstatat@plt+0x18500>
  4094fc:	add	x21, x21, #0xde8
  409500:	sub	x20, x20, x21
  409504:	mov	w22, w0
  409508:	stp	x23, x24, [sp, #48]
  40950c:	mov	x23, x1
  409510:	mov	x24, x2
  409514:	bl	4016a0 <mbrtowc@plt-0x40>
  409518:	cmp	xzr, x20, asr #3
  40951c:	b.eq	409548 <__fxstatat@plt+0x7a48>  // b.none
  409520:	asr	x20, x20, #3
  409524:	mov	x19, #0x0                   	// #0
  409528:	ldr	x3, [x21, x19, lsl #3]
  40952c:	mov	x2, x24
  409530:	add	x19, x19, #0x1
  409534:	mov	x1, x23
  409538:	mov	w0, w22
  40953c:	blr	x3
  409540:	cmp	x20, x19
  409544:	b.ne	409528 <__fxstatat@plt+0x7a28>  // b.any
  409548:	ldp	x19, x20, [sp, #16]
  40954c:	ldp	x21, x22, [sp, #32]
  409550:	ldp	x23, x24, [sp, #48]
  409554:	ldp	x29, x30, [sp], #64
  409558:	ret
  40955c:	nop
  409560:	ret
  409564:	nop
  409568:	adrp	x2, 41b000 <__fxstatat@plt+0x19500>
  40956c:	mov	x1, #0x0                   	// #0
  409570:	ldr	x2, [x2, #544]
  409574:	b	401780 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000409578 <.fini>:
  409578:	stp	x29, x30, [sp, #-16]!
  40957c:	mov	x29, sp
  409580:	ldp	x29, x30, [sp], #16
  409584:	ret
