<h3 id=x41><a href=PreExecution_IR.html#x41>x41</a> = ArgInNew(init=0)</h3>
<text><strong>Name</strong>: in<br></text>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:10:19<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x1<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x51>x51</a>, <a href=PreExecution_IR.html#x58>x58</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x41>x41</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x58>x58</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x51>x51</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x51><a href=PreExecution_IR.html#x51>x51</a> = SetReg(mem=<a href=PreExecution_IR.html#x41>x41</a>,data=<a href=PreExecution_IR.html#x46>x46</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:19:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x11<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x41}, writes={x41})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x51>x51</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x51>x51</a>,matrix=SparseMatrix(rows=[],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x58><a href=PreExecution_IR.html#x58>x58</a> = RegRead(mem=<a href=PreExecution_IR.html#x41>x41</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:25:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x18<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x59>x59</a>, <a href=PreExecution_IR.html#x61>x61</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x41})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x58>x58</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x58>x58</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x58>x58</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x61>x61</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x61>x61</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 4<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x61>x61</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x42><a href=PreExecution_IR.html#x42>x42</a> = ArgOutNew(init=0)</h3>
<text><strong>Name</strong>: out<br></text>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:11:21<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x2<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x60>x60</a>, <a href=PreExecution_IR.html#x62>x62</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x42>x42</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x62>x62</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x60>x60</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x60><a href=PreExecution_IR.html#x60>x60</a> = RegWrite(mem=<a href=PreExecution_IR.html#x42>x42</a>,data=<a href=PreExecution_IR.html#x59>x59</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:26:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x20<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x61>x61</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x42}, writes={x42})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x60>x60</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x60>x60</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x57>x57</a>, <a href=PreExecution_IR.html#x55>x55</a>, <a href=PreExecution_IR.html#x56>x56</a>, <a href=PreExecution_IR.html#x58>x58</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x61>x61</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x61>x61</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 6<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x61>x61</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 2.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x62><a href=PreExecution_IR.html#x62>x62</a> = GetReg(mem=<a href=PreExecution_IR.html#x42>x42</a>)</h3>
<text><strong>Name</strong>: result<br></text>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:29:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x22<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x71>x71</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x42})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x62>x62</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x62>x62</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x62>x62</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x43><a href=PreExecution_IR.html#x43>x43</a> = ArgInNew(init=0)</h3>
<text><strong>Name</strong>: i<br></text>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:12:18<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x3<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x52>x52</a>, <a href=PreExecution_IR.html#x55>x55</a>, <a href=PreExecution_IR.html#x65>x65</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x43>x43</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x55>x55</a>, <a href=PreExecution_IR.html#x65>x65</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x52>x52</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x52><a href=PreExecution_IR.html#x52>x52</a> = SetReg(mem=<a href=PreExecution_IR.html#x43>x43</a>,data=<a href=PreExecution_IR.html#x48>x48</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:20:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x12<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x43}, writes={x43})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x52>x52</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x52>x52</a>,matrix=SparseMatrix(rows=[],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x55><a href=PreExecution_IR.html#x55>x55</a> = RegRead(mem=<a href=PreExecution_IR.html#x43>x43</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:25:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x15<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x57>x57</a>, <a href=PreExecution_IR.html#x61>x61</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x43})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x55>x55</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x55>x55</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>Domain</strong>: ConstraintMatrix(rows=[],hasDomain=false)<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x55>x55</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x61>x61</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x61>x61</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 1<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x61>x61</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x65><a href=PreExecution_IR.html#x65>x65</a> = RegRead(mem=<a href=PreExecution_IR.html#x43>x43</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:31:34<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x26<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x66>x66</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x43})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x65>x65</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x65>x65</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x65>x65</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1, 2]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x44><a href=PreExecution_IR.html#x44>x44</a> = ArgInNew(init=0)</h3>
<text><strong>Name</strong>: j<br></text>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:13:18<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x4<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x53>x53</a>, <a href=PreExecution_IR.html#x56>x56</a>, <a href=PreExecution_IR.html#x67>x67</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x44>x44</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x56>x56</a>, <a href=PreExecution_IR.html#x67>x67</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x53>x53</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x53><a href=PreExecution_IR.html#x53>x53</a> = SetReg(mem=<a href=PreExecution_IR.html#x44>x44</a>,data=<a href=PreExecution_IR.html#x50>x50</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:21:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x13<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x44}, writes={x44})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x53>x53</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x53>x53</a>,matrix=SparseMatrix(rows=[],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x56><a href=PreExecution_IR.html#x56>x56</a> = RegRead(mem=<a href=PreExecution_IR.html#x44>x44</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:25:27<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x16<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x57>x57</a>, <a href=PreExecution_IR.html#x61>x61</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x44})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x56>x56</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x56>x56</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>Domain</strong>: ConstraintMatrix(rows=[],hasDomain=false)<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x56>x56</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x61>x61</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x61>x61</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 2<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x61>x61</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x67><a href=PreExecution_IR.html#x67>x67</a> = RegRead(mem=<a href=PreExecution_IR.html#x44>x44</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:31:40<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x28<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x68>x68</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x44})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x67>x67</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x67>x67</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x67>x67</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1, 2]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x54><a href=PreExecution_IR.html#x54>x54</a> = LUTNew(dims=[3, 3],elems=[1, 2, 3, 4, 5, 6, 7, 8, 9],evidence$1=LUT2[Fix[TRUE,_32,_0]])</h3>
<text><strong>Name</strong>: lut<br></text>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:24:31<br></text>
<text><strong>Type</strong>: LUT2[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x14<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x57>x57</a>, <a href=PreExecution_IR.html#x61>x61</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x54>x54</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x61>x61</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x61>x61</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x61>x61</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=3, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
<li>Dims {1}: Cyclic: N=3, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x57>x57</a>]<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x57><a href=PreExecution_IR.html#x57>x57</a> = LUTRead(mem=<a href=PreExecution_IR.html#x54>x54</a>,addr=[<a href=PreExecution_IR.html#x55>x55</a>, <a href=PreExecution_IR.html#x56>x56</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:25:23<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x17<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x59>x59</a>, <a href=PreExecution_IR.html#x61>x61</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x54})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x57>x57</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x55>x55</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x55>x55</a>:[]},iterStarts={}), AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x56>x56</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x56>x56</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x57>x57</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:1},c=0,allIters={<a href=PreExecution_IR.html#b84>b84</a>:[]}), SparseVector(cols={<a href=PreExecution_IR.html#b85>b85</a>:1},c=0,allIters={<a href=PreExecution_IR.html#b85>b85</a>:[]})],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x57>x57</a>, <a href=PreExecution_IR.html#x55>x55</a>, <a href=PreExecution_IR.html#x56>x56</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x61>x61</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x61>x61</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 3<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x61>x61</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x41><a href=PostExecution_IR.html#x41>x41</a> = ArgInNew(init=0)</h3>
<text><strong>Name</strong>: in<br></text>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:10:19<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x1<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x51>x51</a>, <a href=PostExecution_IR.html#x58>x58</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x41>x41</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x58>x58</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x51>x51</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x51><a href=PostExecution_IR.html#x51>x51</a> = SetReg(mem=<a href=PostExecution_IR.html#x41>x41</a>,data=<a href=PostExecution_IR.html#x46>x46</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:19:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x11<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x41}, writes={x41})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x51>x51</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x51>x51</a>,matrix=SparseMatrix(rows=[],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x58><a href=PostExecution_IR.html#x58>x58</a> = RegRead(mem=<a href=PostExecution_IR.html#x41>x41</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:25:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x18<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x59>x59</a>, <a href=PostExecution_IR.html#x61>x61</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x41})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x58>x58</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x58>x58</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x58>x58</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x61>x61</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x61>x61</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 4<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x61>x61</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x42><a href=PostExecution_IR.html#x42>x42</a> = ArgOutNew(init=0)</h3>
<text><strong>Name</strong>: out<br></text>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:11:21<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x2<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x60>x60</a>, <a href=PostExecution_IR.html#x62>x62</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x42>x42</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x62>x62</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x60>x60</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x60><a href=PostExecution_IR.html#x60>x60</a> = RegWrite(mem=<a href=PostExecution_IR.html#x42>x42</a>,data=<a href=PostExecution_IR.html#x59>x59</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:26:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x20<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x61>x61</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x42}, writes={x42})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x60>x60</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x60>x60</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x57>x57</a>, <a href=PostExecution_IR.html#x55>x55</a>, <a href=PostExecution_IR.html#x56>x56</a>, <a href=PostExecution_IR.html#x58>x58</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x61>x61</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x61>x61</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 6<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x61>x61</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 2.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x62><a href=PostExecution_IR.html#x62>x62</a> = GetReg(mem=<a href=PostExecution_IR.html#x42>x42</a>)</h3>
<text><strong>Name</strong>: result<br></text>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:29:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x22<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x71>x71</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x42})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x62>x62</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x62>x62</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x62>x62</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x43><a href=PostExecution_IR.html#x43>x43</a> = ArgInNew(init=0)</h3>
<text><strong>Name</strong>: i<br></text>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:12:18<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x3<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x52>x52</a>, <a href=PostExecution_IR.html#x55>x55</a>, <a href=PostExecution_IR.html#x65>x65</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x43>x43</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x55>x55</a>, <a href=PostExecution_IR.html#x65>x65</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x52>x52</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x52><a href=PostExecution_IR.html#x52>x52</a> = SetReg(mem=<a href=PostExecution_IR.html#x43>x43</a>,data=<a href=PostExecution_IR.html#x48>x48</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:20:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x12<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x43}, writes={x43})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x52>x52</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x52>x52</a>,matrix=SparseMatrix(rows=[],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x55><a href=PostExecution_IR.html#x55>x55</a> = RegRead(mem=<a href=PostExecution_IR.html#x43>x43</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:25:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x15<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x57>x57</a>, <a href=PostExecution_IR.html#x61>x61</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x43})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x55>x55</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x55>x55</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>Domain</strong>: ConstraintMatrix(rows=[],hasDomain=false)<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x55>x55</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x61>x61</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x61>x61</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 1<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x61>x61</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x65><a href=PostExecution_IR.html#x65>x65</a> = RegRead(mem=<a href=PostExecution_IR.html#x43>x43</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:31:34<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x26<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x66>x66</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x43})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x65>x65</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x65>x65</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x65>x65</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1, 2]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x44><a href=PostExecution_IR.html#x44>x44</a> = ArgInNew(init=0)</h3>
<text><strong>Name</strong>: j<br></text>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:13:18<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x4<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x53>x53</a>, <a href=PostExecution_IR.html#x56>x56</a>, <a href=PostExecution_IR.html#x67>x67</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x44>x44</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x56>x56</a>, <a href=PostExecution_IR.html#x67>x67</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x53>x53</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x53><a href=PostExecution_IR.html#x53>x53</a> = SetReg(mem=<a href=PostExecution_IR.html#x44>x44</a>,data=<a href=PostExecution_IR.html#x50>x50</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:21:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x13<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x44}, writes={x44})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x53>x53</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x53>x53</a>,matrix=SparseMatrix(rows=[],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x56><a href=PostExecution_IR.html#x56>x56</a> = RegRead(mem=<a href=PostExecution_IR.html#x44>x44</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:25:27<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x16<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x57>x57</a>, <a href=PostExecution_IR.html#x61>x61</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x44})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x56>x56</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x56>x56</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>Domain</strong>: ConstraintMatrix(rows=[],hasDomain=false)<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x56>x56</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x61>x61</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x61>x61</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 2<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x61>x61</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x67><a href=PostExecution_IR.html#x67>x67</a> = RegRead(mem=<a href=PostExecution_IR.html#x44>x44</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:31:40<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x28<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x68>x68</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x44})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x67>x67</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x67>x67</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x67>x67</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1, 2]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x54><a href=PostExecution_IR.html#x54>x54</a> = LUTNew(dims=[3, 3],elems=[1, 2, 3, 4, 5, 6, 7, 8, 9],evidence$1=LUT2[Fix[TRUE,_32,_0]])</h3>
<text><strong>Name</strong>: lut<br></text>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:24:31<br></text>
<text><strong>Type</strong>: LUT2[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x14<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x57>x57</a>, <a href=PostExecution_IR.html#x61>x61</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x54>x54</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x61>x61</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x61>x61</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x61>x61</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=3, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
<li>Dims {1}: Cyclic: N=3, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x57>x57</a>]<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x57><a href=PostExecution_IR.html#x57>x57</a> = LUTRead(mem=<a href=PostExecution_IR.html#x54>x54</a>,addr=[<a href=PostExecution_IR.html#x55>x55</a>, <a href=PostExecution_IR.html#x56>x56</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:25:23<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x17<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x59>x59</a>, <a href=PostExecution_IR.html#x61>x61</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x54})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x57>x57</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x55>x55</a>],m=1)],b=0),allIters={<a href=PostExecution_IR.html#x55>x55</a>:[]},iterStarts={}), AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x56>x56</a>],m=1)],b=0),allIters={<a href=PostExecution_IR.html#x56>x56</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x57>x57</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:1},c=0,allIters={<a href=PostExecution_IR.html#b84>b84</a>:[]}), SparseVector(cols={<a href=PostExecution_IR.html#b85>b85</a>:1},c=0,allIters={<a href=PostExecution_IR.html#b85>b85</a>:[]})],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x57>x57</a>, <a href=PostExecution_IR.html#x55>x55</a>, <a href=PostExecution_IR.html#x56>x56</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x61>x61</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x61>x61</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 3<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x61>x61</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x87><a href=IR.html#x87>x87</a> = ArgInNew(init=0)</h3>
<text><strong>Name</strong>: in<br></text>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:10:19<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x41, 0035: x1<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x97>x97</a>, <a href=IR.html#x107>x107</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x87>x87</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x107>x107</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x97>x97</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x97><a href=IR.html#x97>x97</a> = SetReg(mem=<a href=IR.html#x87>x87</a>,data=<a href=IR.html#x92>x92</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:19:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x87}, writes={x87})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x97>x97</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x51>x51</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x107><a href=IR.html#x107>x107</a> = RegRead(mem=<a href=IR.html#x87>x87</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:25:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x127>x127</a>, <a href=IR.html#x61>x61</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x87})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x107>x107</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x107>x107</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x61>x61</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x61>x61</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 4<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x61>x61</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x58>x58</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x88><a href=IR.html#x88>x88</a> = ArgOutNew(init=0)</h3>
<text><strong>Name</strong>: out<br></text>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:11:21<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x42, 0035: x2<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x109>x109</a>, <a href=IR.html#x110>x110</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x88>x88</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x110>x110</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x109>x109</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x109><a href=IR.html#x109>x109</a> = RegWrite(mem=<a href=IR.html#x88>x88</a>,data=<a href=IR.html#x108>x108</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:26:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x61>x61</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x88}, writes={x88})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x109>x109</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x105>x105</a>, <a href=IR.html#x101>x101</a>, <a href=IR.html#x102>x102</a>, <a href=IR.html#x107>x107</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x61>x61</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x61>x61</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 6<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x61>x61</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x60>x60</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 2.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x110><a href=IR.html#x110>x110</a> = GetReg(mem=<a href=IR.html#x88>x88</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:29:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x119>x119</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x88})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x110>x110</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x110>x110</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x62>x62</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x89><a href=IR.html#x89>x89</a> = ArgInNew(init=0)</h3>
<text><strong>Name</strong>: i<br></text>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:12:18<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x43, 0035: x3<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x98>x98</a>, <a href=IR.html#x101>x101</a>, <a href=IR.html#x113>x113</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x89>x89</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x101>x101</a>, <a href=IR.html#x113>x113</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x98>x98</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x98><a href=IR.html#x98>x98</a> = SetReg(mem=<a href=IR.html#x89>x89</a>,data=<a href=IR.html#x94>x94</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:20:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x89}, writes={x89})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x98>x98</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x52>x52</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x101><a href=IR.html#x101>x101</a> = RegRead(mem=<a href=IR.html#x89>x89</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:25:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x105>x105</a>, <a href=IR.html#x61>x61</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x89})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x101>x101</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x101>x101</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x61>x61</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x61>x61</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 1<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x61>x61</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x55>x55</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x113><a href=IR.html#x113>x113</a> = RegRead(mem=<a href=IR.html#x89>x89</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:31:34<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x114>x114</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x89})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x113>x113</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x113>x113</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1, 2]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x65>x65</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x90><a href=IR.html#x90>x90</a> = ArgInNew(init=0)</h3>
<text><strong>Name</strong>: j<br></text>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:13:18<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x44, 0035: x4<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x99>x99</a>, <a href=IR.html#x102>x102</a>, <a href=IR.html#x115>x115</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x90>x90</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x102>x102</a>, <a href=IR.html#x115>x115</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x99>x99</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x99><a href=IR.html#x99>x99</a> = SetReg(mem=<a href=IR.html#x90>x90</a>,data=<a href=IR.html#x96>x96</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:21:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x90}, writes={x90})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x99>x99</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x53>x53</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x102><a href=IR.html#x102>x102</a> = RegRead(mem=<a href=IR.html#x90>x90</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:25:27<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x105>x105</a>, <a href=IR.html#x61>x61</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x90})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x102>x102</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x102>x102</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x61>x61</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x61>x61</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 2<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x61>x61</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x56>x56</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x115><a href=IR.html#x115>x115</a> = RegRead(mem=<a href=IR.html#x90>x90</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:31:40<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x116>x116</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x90})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x115>x115</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x115>x115</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1, 2]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x67>x67</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x100><a href=IR.html#x100>x100</a> = LUTNew(dims=[3, 3],elems=[1, 2, 3, 4, 5, 6, 7, 8, 9],evidence$1=LUT2[Fix[TRUE,_32,_0]])</h3>
<text><strong>Name</strong>: lut_0<br></text>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:24:31<br></text>
<text><strong>Type</strong>: LUT2[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x54, 0035: x14<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x105>x105</a>, <a href=IR.html#x61>x61</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x100>x100</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x61>x61</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x61>x61</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x61>x61</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=3, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
<li>Dims {1}: Cyclic: N=3, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x54>x54</a><br></text>
<text><strong>Padding</strong>: [0, 0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x105>x105</a>]<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x105><a href=IR.html#x105>x105</a> = LUTBankedRead(mem=<a href=IR.html#x100>x100</a>,bank=[[<a href=IR.html#x101>x101</a>, <a href=IR.html#x102>x102</a>]],ofs=[0],enss=[[]],evidence$4=Vec[Fix[TRUE,_32,_0]])</h3>
<text><strong>SrcCtx</strong>: Lab2Part4.scala:25:23<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x126>x126</a>, <a href=IR.html#x61>x61</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x100})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x105>x105</a>, <a href=IR.html#x126>x126</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x105>x105</a>, <a href=IR.html#x101>x101</a>, <a href=IR.html#x102>x102</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x61>x61</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x61>x61</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 3<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x61>x61</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x57>x57</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
