$date
	Tue Dec  5 17:46:17 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Testbench_PriorityArbiter_3to3 $end
$var wire 3 ! grants [2:0] $end
$var reg 1 " clk $end
$var reg 3 # request [2:0] $end
$scope module uut $end
$var wire 3 $ request [2:0] $end
$var reg 3 % grants [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
b0 #
0"
b0 !
$end
#5
1"
#10
b1 !
b1 %
0"
b1 #
b1 $
#15
1"
#20
b10 !
b10 %
0"
b10 #
b10 $
#25
1"
#30
b1 !
b1 %
0"
b11 #
b11 $
#35
1"
#40
b100 !
b100 %
0"
b100 #
b100 $
#45
1"
#50
b1 !
b1 %
0"
b101 #
b101 $
#55
1"
#60
b10 !
b10 %
0"
b110 #
b110 $
#65
1"
#70
b1 !
b1 %
0"
b111 #
b111 $
#75
1"
#80
b0 !
b0 %
0"
b0 #
b0 $
#85
1"
#90
0"
