module HW1(clk, clk5, SW, KEY1, KEY3, LEDR);
    input clk, clk5;
    input [1:0]SW;
    input KEY1, KEY3;
    output reg [17:0] LEDR;
    reg flag;
    reg [9:0] counter, counter2, count;
    reg _KEY, _KEY3;

    always @(posedge clk) begin
        if(counter2 == 1_000_000)begin
            counter2 <= 1;
            clk5 <= ~clk5;
        end else begin
            counter2 = counter2 + 1;
        end
    end

    always @(posedge clk) begin
        if(count >= 1000)begin
            count <= 0;
            _KEY <= KEY1;
            _KEY3 <= KEY3;
        end else if(_KEY ^ KEY1 || _KEY3 ^ KEY3) count <= count + 1;
        else count <= 0;
    end
    /// RESET START
    always @(negedge _KEY)begin
        
    end

    /// Stop, Continue
    always @(negedge _KEY3) begin
        flag <= ~flag;
    end

    always @(posedge clk5) begin
        if(flag == 1) begin
            case(SW)
                2'b00:begin
                    LEDR = counter;
                end
                2'b01:begin
                end
                2'b10:begin

                end
                2'b11:begin

                end
            endcase
        counter = counter + 1;
        end
    end
endmodule