<div id="pf32" class="pf w0 h0" data-page-no="32"><div class="pc pc32 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg32.png"/><div class="t m0 x92 h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">Table 3-4.<span class="_ _1a"> </span>Table 3. ARM Cortex-M0+ parameter settings (continued)</div><div class="t m0 x8e h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws0">Parameter<span class="_ _6e"> </span>Verilog Name<span class="_ _6f"> </span>Value<span class="_ _70"> </span>Description</div><div class="t m0 x8e h7 y1a7 ff2 fs4 fc0 sc0 ls0 ws0">Endianess<span class="_ _74"> </span>BE<span class="_ _75"> </span>0<span class="_ _76"> </span>Little endian control for data</div><div class="t m0 x93 h7 y1a8 ff2 fs4 fc0 sc0 ls0">transfers</div><div class="t m0 x37 h7 y2b4 ff2 fs4 fc0 sc0 ls0 ws0">Breakpoints<span class="_ _77"> </span>BKPT<span class="_ _78"> </span>2<span class="_ _79"> </span>Implements 2 breakpoints</div><div class="t m0 x94 h7 y2b5 ff2 fs4 fc0 sc0 ls0 ws0">Debug Support<span class="_ _1f"> </span>DBG<span class="_ _1c"> </span>1 = Present</div><div class="t m0 x95 h7 y2b6 ff2 fs4 fc0 sc0 ls0 ws0">Halt Event Support<span class="_ _7a"> </span>HALTEV<span class="_ _6f"> </span>1 = Present</div><div class="t m0 x3d h7 y2b7 ff2 fs4 fc0 sc0 ls0 ws0">I/O Port<span class="_ _7b"> </span>IOP<span class="_ _7c"> </span>1 = Present<span class="_ _44"> </span>Implements single-cycle ld/st</div><div class="t m0 x6e h7 y2b8 ff2 fs4 fc0 sc0 ls0 ws0">accesses to special addr</div><div class="t m0 x8f h7 y2b9 ff2 fs4 fc0 sc0 ls0">space</div><div class="t m0 x3a h7 y2ba ff2 fs4 fc0 sc0 ls0 ws0">IRQ Mask Enable<span class="_ _6e"> </span>IRQDIS<span class="_ _1f"> </span>0x00000000<span class="_ _52"> </span>Assume (for now) all 32 IRQs</div><div class="t m0 x96 h7 y2bb ff2 fs4 fc0 sc0 ls0 ws0">are used (set if IRQ is</div><div class="t m0 x93 h7 y2bc ff2 fs4 fc0 sc0 ls0">disabled)</div><div class="t m0 x4f h7 y2bd ff2 fs4 fc0 sc0 ls0 ws0">Debug Port Protocol<span class="_ _7d"> </span>JTAGnSW<span class="_ _7e"> </span>0 = SWD<span class="_ _37"> </span>SWD protocol, not JTAG</div><div class="t m0 x52 h7 y2be ff2 fs4 fc0 sc0 ls0 ws0">Core Memory Protection<span class="_ _7f"> </span>MPU<span class="_ _80"> </span>0 = Absent<span class="_ _2e"> </span>No MPU</div><div class="t m0 x8b h7 y2bf ff2 fs4 fc0 sc0 ls0 ws0">Number of IRQs<span class="_ _6e"> </span>NUMIRQ<span class="_ _7b"> </span>32<span class="_ _81"> </span>Assume full NVIC request</div><div class="t m0 x8f h7 y2c0 ff2 fs4 fc0 sc0 ls0">vector</div><div class="t m0 x97 h7 y2c1 ff2 fs4 fc0 sc0 ls0 ws0">Reset all regs<span class="_ _82"> </span>RAR<span class="_ _77"> </span>0 = Standard<span class="_ _49"> </span>Do not force all registers to be</div><div class="t m0 x98 h7 y2c2 ff2 fs4 fc0 sc0 ls0 ws0">async reset</div><div class="t m0 x2e h7 y2c3 ff2 fs4 fc0 sc0 ls0 ws0">Multiplier<span class="_ _83"> </span>SMUL<span class="_ _f"> </span>0 = Fast Mul<span class="_ _84"> </span>Implements single-cycle</div><div class="t m0 x93 h7 y2c4 ff2 fs4 fc0 sc0 ls0">multiplier</div><div class="t m0 x95 h7 y2c5 ff2 fs4 fc0 sc0 ls0 ws0">Multi-drop Support<span class="_ _73"> </span>SWMD<span class="_ _85"> </span>0 = Absent<span class="_ _48"> </span>Do not include serial wire</div><div class="t m0 x96 h7 y2c6 ff2 fs4 fc0 sc0 ls0 ws0">support for multi-drop</div><div class="t m0 x95 h7 y2c7 ff2 fs4 fc0 sc0 ls0 ws0">System Tick Timer<span class="_ _86"> </span>SYST<span class="_ _87"> </span>1 = Present<span class="_ _5a"> </span>Implements system tick timer</div><div class="t m0 x99 h7 y2c8 ff2 fs4 fc0 sc0 ls0 ws0">(for CM4 compatibility)</div><div class="t m0 x39 h7 y2c9 ff2 fs4 fc0 sc0 ls0 ws0">DAP Target ID<span class="_ _88"> </span>TARGETID<span class="_ _89"> </span>0</div><div class="t m0 x94 h7 y2ca ff2 fs4 fc0 sc0 ls0 ws0">User/Privileged<span class="_ _8a"> </span>USER<span class="_ _77"> </span>1 = Present<span class="_ _37"> </span>Implements processor</div><div class="t m0 x3f h7 y2cb ff2 fs4 fc0 sc0 ls0 ws0">operating modes</div><div class="t m0 x9a h7 y2cc ff2 fs4 fc0 sc0 ls0 ws0">Vector Table Offset Register<span class="_ _5f"> </span>VTOR<span class="_ _77"> </span>1 = Present<span class="_ _27"> </span>Implements relocation of</div><div class="t m0 x96 h7 y2cd ff2 fs4 fc0 sc0 ls0 ws0">exception vector table</div><div class="t m0 x2 h7 y2ce ff2 fs4 fc0 sc0 ls0 ws0">WIC Support<span class="_ _8b"> </span>WIC<span class="_ _8c"> </span>1 = Present<span class="_ _4e"> </span>Implements WIC interface</div><div class="t m0 x39 h7 y2cf ff2 fs4 fc0 sc0 ls0 ws0">WIC Requests<span class="_ _6e"> </span>WICLINES<span class="_ _26"> </span>34<span class="_ _17"> </span>Exact number of wakeup</div><div class="t m0 x9b h7 y2d0 ff2 fs4 fc0 sc0 ls0 ws0">IRQs is 34</div><div class="t m0 x37 h7 y2d1 ff2 fs4 fc0 sc0 ls0 ws0">Watchpoints<span class="_ _87"> </span>WPT<span class="_ _66"> </span>2<span class="_ _2a"> </span>Implements 2 watchpoints</div><div class="t m0 x9 hf y2d2 ff3 fs5 fc0 sc0 ls0 ws0">For details on the ARM Cortex-M0+ processor core see the ARM website: arm.com.</div><div class="t m0 x9 h1b y2d3 ff1 fsc fc0 sc0 ls0 ws0">3.3.1.2<span class="_ _b"> </span>Buses, Interconnects, and Interfaces</div><div class="t m0 x9 hf y2d4 ff3 fs5 fc0 sc0 ls0 ws0">The ARM Cortex-M0+ core has two bus interfaces:</div><div class="t m0 x33 hf y2d5 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>single 32-bit AMBA-3 AHB-Lite system interface that provides connections to</div><div class="t m0 x34 hf y2d6 ff3 fs5 fc0 sc0 ls0 ws0">peripherals and all system memory, which includes flash and RAM.</div><div class="t m0 x33 hf y4b ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>single 32-bit I/O port bus interfacing to the GPIO with 1-cycle loads and stores.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Core Modules</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">50<span class="_ _9"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
