#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jun  1 22:57:56 2023
# Process ID: 24052
# Current directory: D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5044 D:\Study in SUSTech\Second semester of junior year\Digital system design\lab\project\VGA_display\VGA_display.xpr
# Log file: D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/vivado.log
# Journal file: D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.xpr}
update_compile_order -fileset sources_1
generate_target Simulation [get_files {D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}]
export_ip_user_files -of_objects [get_files {D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -directory {D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.ip_user_files/sim_scripts} -ip_user_files_dir {D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.ip_user_files} -ipstatic_source_dir {D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.cache/compile_simlib/modelsim} {questa=D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.cache/compile_simlib/questa} {riviera=D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.cache/compile_simlib/riviera} {activehdl=D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config {D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/test_VGA_drive_behav.wcfg}
source test_VGA_drive.tcl
reset_run blk_mem_gen_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_simulation -mode post-synthesis -type functional
open_wave_config {D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/test_VGA_drive_behav.wcfg}
source test_VGA_drive.tcl
current_sim simulation_1
relaunch_sim
current_sim simulation_2
close_sim
relaunch_sim
close_sim
launch_simulation
open_wave_config {D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/test_VGA_drive_behav.wcfg}
source test_VGA_drive.tcl
relaunch_sim
close_sim
launch_simulation
open_wave_config {D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/test_VGA_drive_behav.wcfg}
source test_VGA_drive.tcl
relaunch_sim
close_sim
launch_simulation
open_wave_config {D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/test_VGA_drive_behav.wcfg}
source test_VGA_drive.tcl
close_sim
launch_simulation
open_wave_config {D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/test_VGA_drive_behav.wcfg}
source test_VGA_drive.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
open_wave_config {D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/test_VGA_drive_behav.wcfg}
relaunch_sim
launch_simulation -mode post-synthesis -type functional
open_wave_config {D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/test_VGA_drive_behav.wcfg}
source test_VGA_drive.tcl
launch_simulation -mode post-synthesis -type timing
open_wave_config {D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/test_VGA_drive_behav.wcfg}
source test_VGA_drive.tcl
launch_simulation -mode post-implementation -type functional
open_wave_config {D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/test_VGA_drive_behav.wcfg}
source test_VGA_drive.tcl
launch_simulation -mode post-implementation -type timing
open_wave_config {D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/test_VGA_drive_behav.wcfg}
source test_VGA_drive.tcl
close_sim
current_sim simulation_9
close_sim
current_sim simulation_8
close_sim
current_sim simulation_7
close_sim
close_sim
