Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (lin64) Build 3605665 Fri Aug  5 22:52:02 MDT 2022
| Date         : Wed Nov 15 16:46:18 2023
| Host         : zhang-24.ece.cornell.edu running 64-bit unknown
| Command      : report_design_analysis -file ./report/kernel_atax_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcu280
| Design State : Routed
----------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Router Initial Congestion
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+--------------------------------------------+
|      Characteristics      |                   Path #1                  |
+---------------------------+--------------------------------------------+
| Requirement               | 2.500                                      |
| Path Delay                | 2.413                                      |
| Logic Delay               | 0.374(16%)                                 |
| Net Delay                 | 2.039(84%)                                 |
| Clock Skew                | -0.009                                     |
| Slack                     | 0.068                                      |
| Clock Uncertainty         | 0.035                                      |
| Clock Relationship        | Safely Timed                               |
| Clock Delay Group         | Same Clock                                 |
| Logic Levels              | 3                                          |
| Routes                    | 1                                          |
| Logical Path              | FDRE/C-(287)-LUT2-(1)-CARRY8-CARRY8-FDRE/D |
| Start Point Clock         | ap_clk                                     |
| End Point Clock           | ap_clk                                     |
| DSP Block                 | None                                       |
| RAM Registers             |                                            |
| IO Crossings              | 0                                          |
| SLR Crossings             | 0                                          |
| PBlocks                   | 0                                          |
| High Fanout               | 287                                        |
| Dont Touch                | 0                                          |
| Mark Debug                | 0                                          |
| Start Point Pin Primitive | FDRE/C                                     |
| End Point Pin Primitive   | FDRE/D                                     |
| Start Point Pin           | din1_buf1_reg[30]/C                        |
| End Point Pin             | CARRYS_Q_DEL.FAST_DEL.CARRY_FD/D           |
+---------------------------+--------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (5130, 1566)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+---+----+-----+---+
| End Point Clock | Requirement | 1 |  2 |  3  | 4 |
+-----------------+-------------+---+----+-----+---+
| ap_clk          | 2.500ns     | 5 | 27 | 965 | 3 |
+-----------------+-------------+---+----+-----+---+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Router Initial Congestion
----------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names | Sub Windows |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
* No effective congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


