<sld_project_info>
  <project>
    <hash md5_digest_80b="04688cf30e7b418ae64e"/>
  </project>
  <file_info>
    <file device="EP4CGX15BF14C6" path="Homework2Verilog.sof" usercode="0xFFFFFFFF"/>
  </file_info>
</sld_project_info>
