INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DEEKSHITH/Desktop/Study/5th Sem/VHDL/Lab/cnt/cnt.srcs/sources_1/new/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
WARNING: [VRFC 10-1315] redeclaration of ansi port q is not allowed [C:/Users/DEEKSHITH/Desktop/Study/5th Sem/VHDL/Lab/cnt/cnt.srcs/sources_1/new/cnt.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DEEKSHITH/Desktop/Study/5th Sem/VHDL/Lab/cnt/cnt.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
