TimeQuest Timing Analyzer report for top
Thu Aug  3 12:19:11 2017
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 16. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 25. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 26. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 27. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 35. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 36. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 37. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; top                                                     ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.75        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  25.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; top.sdc       ; OK     ; Thu Aug  3 12:19:08 2017 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 5.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 53.33 MHz ; 53.33 MHz       ; CLOCK_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+-------+------------------+
; Clock    ; Slack ; End Point TNS    ;
+----------+-------+------------------+
; CLOCK_50 ; 0.312 ; 0.000            ;
+----------+-------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.126 ; 0.000           ;
+----------+-------+-----------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; 10.118 ; 0.000              ;
+----------+--------+--------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; CLOCK_50 ; 0.999 ; 0.000              ;
+----------+-------+--------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+-------+--------------------------------+
; Clock    ; Slack ; End Point TNS                  ;
+----------+-------+--------------------------------+
; CLOCK_50 ; 4.071 ; 0.000                          ;
+----------+-------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.312 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|altsyncram:altsyncram4|altsyncram_5lv:auto_generated|ram_block1a0~porta_we_reg ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.558     ; 6.342      ;
; 1.378 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C1_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.202     ; 5.632      ;
; 1.387 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C3_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.202     ; 5.623      ;
; 1.568 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C2_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.202     ; 5.442      ;
; 1.824 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.202     ; 5.186      ;
; 2.110 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C4_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.202     ; 4.900      ;
; 2.762 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state                                                        ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.195     ; 4.255      ;
; 2.770 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                            ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.195     ; 4.247      ;
; 2.871 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[1]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.203     ; 4.138      ;
; 2.880 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[2]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.203     ; 4.129      ;
; 3.039 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[3]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.203     ; 3.970      ;
; 3.055 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[4]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.203     ; 3.954      ;
; 3.257 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[0]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.203     ; 3.752      ;
; 4.059 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|configupdate2_state                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|configupdate3_state                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.008      ; 0.967      ;
; 5.624 ; ram_top:memories[1].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.131     ; 14.263     ;
; 5.634 ; ram_top:memories[1].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.131     ; 14.253     ;
; 5.661 ; ram_top:memories[4].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 14.285     ;
; 5.671 ; ram_top:memories[4].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 14.275     ;
; 5.691 ; ram_top:memories[1].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 14.214     ;
; 5.728 ; ram_top:memories[4].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 14.236     ;
; 5.804 ; ram_top:memories[1].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.131     ; 14.083     ;
; 5.841 ; ram_top:memories[4].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 14.105     ;
; 6.079 ; ram_top:memories[7].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 13.867     ;
; 6.089 ; ram_top:memories[7].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 13.857     ;
; 6.110 ; ram_top:memories[2].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.150     ; 13.758     ;
; 6.115 ; ram_top:memories[5].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 13.803     ;
; 6.120 ; ram_top:memories[2].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.150     ; 13.748     ;
; 6.125 ; ram_top:memories[5].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 13.793     ;
; 6.146 ; ram_top:memories[7].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 13.818     ;
; 6.160 ; ram_top:memories[3].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.131     ; 13.727     ;
; 6.170 ; ram_top:memories[3].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.131     ; 13.717     ;
; 6.177 ; ram_top:memories[2].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 13.709     ;
; 6.182 ; ram_top:memories[5].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 13.754     ;
; 6.227 ; ram_top:memories[3].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 13.678     ;
; 6.259 ; ram_top:memories[7].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 13.687     ;
; 6.290 ; ram_top:memories[2].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.150     ; 13.578     ;
; 6.295 ; ram_top:memories[5].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 13.623     ;
; 6.340 ; ram_top:memories[3].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.131     ; 13.547     ;
; 6.881 ; ram_top:memories[19].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 13.035     ;
; 6.930 ; ram_top:memories[19].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 12.986     ;
; 6.961 ; ram_top:memories[19].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 12.973     ;
; 7.104 ; ram_top:memories[19].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 12.812     ;
; 7.254 ; ram_top:memories[6].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 12.652     ;
; 7.264 ; ram_top:memories[6].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 12.642     ;
; 7.305 ; ram_top:memories[16].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 12.615     ;
; 7.305 ; ram_top:memories[16].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 12.615     ;
; 7.321 ; ram_top:memories[6].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 12.603     ;
; 7.372 ; ram_top:memories[16].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 12.566     ;
; 7.434 ; ram_top:memories[6].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 12.472     ;
; 7.463 ; ram_top:memories[18].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.123     ; 12.432     ;
; 7.463 ; ram_top:memories[18].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.123     ; 12.432     ;
; 7.485 ; ram_top:memories[16].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 12.435     ;
; 7.530 ; ram_top:memories[18].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 12.383     ;
; 7.558 ; ram_top:memories[8].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 12.348     ;
; 7.559 ; ram_top:memories[8].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 12.347     ;
; 7.625 ; ram_top:memories[8].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 12.299     ;
; 7.643 ; ram_top:memories[18].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.123     ; 12.252     ;
; 7.691 ; ram_top:memories[10].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 12.206     ;
; 7.701 ; ram_top:memories[10].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 12.196     ;
; 7.738 ; ram_top:memories[8].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 12.168     ;
; 7.758 ; ram_top:memories[10].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 12.157     ;
; 7.782 ; ram_top:memories[12].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.134     ; 12.102     ;
; 7.831 ; ram_top:memories[12].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.134     ; 12.053     ;
; 7.862 ; ram_top:memories[12].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 12.040     ;
; 7.871 ; ram_top:memories[10].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 12.026     ;
; 8.005 ; ram_top:memories[12].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.134     ; 11.879     ;
; 8.082 ; ram_top:memories[0].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 11.840     ;
; 8.097 ; ram_top:memories[17].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.143     ; 11.778     ;
; 8.131 ; ram_top:memories[0].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 11.791     ;
; 8.146 ; ram_top:memories[17].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.143     ; 11.729     ;
; 8.162 ; ram_top:memories[0].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 11.778     ;
; 8.177 ; ram_top:memories[17].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 11.716     ;
; 8.240 ; ram_top:memories[11].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 11.646     ;
; 8.250 ; ram_top:memories[11].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 11.636     ;
; 8.305 ; ram_top:memories[0].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 11.617     ;
; 8.307 ; ram_top:memories[11].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 11.597     ;
; 8.320 ; ram_top:memories[17].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.143     ; 11.555     ;
; 8.395 ; ram_top:memories[21].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 11.476     ;
; 8.415 ; ram_top:memories[15].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.138     ; 11.465     ;
; 8.416 ; ram_top:memories[23].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 11.484     ;
; 8.420 ; ram_top:memories[11].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 11.466     ;
; 8.444 ; ram_top:memories[21].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 11.427     ;
; 8.464 ; ram_top:memories[15].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.138     ; 11.416     ;
; 8.465 ; ram_top:memories[23].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 11.435     ;
; 8.475 ; ram_top:memories[21].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.129     ; 11.414     ;
; 8.495 ; ram_top:memories[15].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 11.403     ;
; 8.496 ; ram_top:memories[23].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 11.422     ;
; 8.517 ; ram_top:memories[14].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.138     ; 11.363     ;
; 8.566 ; ram_top:memories[14].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.138     ; 11.314     ;
; 8.597 ; ram_top:memories[14].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 11.301     ;
; 8.618 ; ram_top:memories[21].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 11.253     ;
; 8.638 ; ram_top:memories[15].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.138     ; 11.242     ;
; 8.639 ; ram_top:memories[23].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 11.261     ;
; 8.723 ; ram_top:memories[22].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.129     ; 11.166     ;
; 8.740 ; ram_top:memories[14].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.138     ; 11.140     ;
; 8.772 ; ram_top:memories[22].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.129     ; 11.117     ;
; 8.803 ; ram_top:memories[22].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 11.104     ;
; 8.871 ; ram_top:memories[20].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.128     ; 11.019     ;
; 8.920 ; ram_top:memories[20].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.128     ; 10.970     ;
; 8.945 ; ram_top:memories[4].ram_top_i|UART_data[3]~reg0                                                                                                                                      ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.312      ; 11.425     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.126 ; ram_top:memories[16].ram_top_i|state.test                                                                                                                                                                        ; ram_top:memories[16].ram_top_i|latch_errors                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.627      ; 1.939      ;
; 0.180 ; ram_top:memories[20].ram_top_i|state.test                                                                                                                                                                        ; ram_top:memories[20].ram_top_i|latch_errors                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.937      ; 2.303      ;
; 0.213 ; ram_top:memories[19].ram_top_i|state.test                                                                                                                                                                        ; ram_top:memories[19].ram_top_i|latch_errors                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.632      ; 2.031      ;
; 0.233 ; ram_top:memories[8].ram_top_i|state.test                                                                                                                                                                         ; ram_top:memories[8].ram_top_i|latch_errors                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.036      ; 1.455      ;
; 0.320 ; ram_top:memories[21].ram_top_i|state.test                                                                                                                                                                        ; ram_top:memories[21].ram_top_i|latch_errors                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.497      ; 2.003      ;
; 0.326 ; ram_top:memories[4].ram_top_i|state.test                                                                                                                                                                         ; ram_top:memories[4].ram_top_i|latch_errors                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.797      ; 1.309      ;
; 0.336 ; ram_top:memories[18].ram_top_i|state.test                                                                                                                                                                        ; ram_top:memories[18].ram_top_i|latch_errors                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.089      ; 1.611      ;
; 0.356 ; ram_top:memories[15].ram_top_i|state.test                                                                                                                                                                        ; ram_top:memories[15].ram_top_i|latch_errors                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.136      ; 1.678      ;
; 0.362 ; ram_top:memories[7].ram_top_i|state.test                                                                                                                                                                         ; ram_top:memories[7].ram_top_i|latch_errors                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.596      ; 1.144      ;
; 0.381 ; ram_top:memories[12].ram_top_i|state.test                                                                                                                                                                        ; ram_top:memories[12].ram_top_i|latch_errors                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.038      ; 1.605      ;
; 0.391 ; ram_top:memories[11].ram_top_i|state.test                                                                                                                                                                        ; ram_top:memories[11].ram_top_i|latch_errors                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.113      ; 1.690      ;
; 0.401 ; ram_top:memories[12].ram_top_i|state.wait_freq                                                                                                                                                                   ; ram_top:memories[12].ram_top_i|state.wait_freq                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ram_top:memories[12].ram_top_i|state.test                                                                                                                                                                        ; ram_top:memories[12].ram_top_i|state.test                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ram_top:memories[12].ram_top_i|state.wait_align                                                                                                                                                                  ; ram_top:memories[12].ram_top_i|state.wait_align                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ram_top:memories[12].ram_top_i|state.wait_write                                                                                                                                                                  ; ram_top:memories[12].ram_top_i|state.wait_write                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ram_top:memories[12].ram_top_i|state.wait_1_uart                                                                                                                                                                 ; ram_top:memories[12].ram_top_i|state.wait_1_uart                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ram_top:memories[12].ram_top_i|state.finish_state                                                                                                                                                                ; ram_top:memories[12].ram_top_i|state.finish_state                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ram_top:memories[2].ram_top_i|state.finish_state                                                                                                                                                                 ; ram_top:memories[2].ram_top_i|state.finish_state                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ram_top:memories[2].ram_top_i|state.test                                                                                                                                                                         ; ram_top:memories[2].ram_top_i|state.test                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ram_top:memories[2].ram_top_i|state.wait_align                                                                                                                                                                   ; ram_top:memories[2].ram_top_i|state.wait_align                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ram_top:memories[2].ram_top_i|state.wait_write                                                                                                                                                                   ; ram_top:memories[2].ram_top_i|state.wait_write                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff        ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|usedw_is_2_dff  ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|usedw_is_2_dff  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; ram_top:memories[12].ram_top_i|state.wait_3_uart                                                                                                                                                                 ; ram_top:memories[12].ram_top_i|state.wait_3_uart                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[12].ram_top_i|state.wait_2_uart                                                                                                                                                                 ; ram_top:memories[12].ram_top_i|state.wait_2_uart                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[13].ram_top_i|state.wait_freq                                                                                                                                                                   ; ram_top:memories[13].ram_top_i|state.wait_freq                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[13].ram_top_i|state.finish_state                                                                                                                                                                ; ram_top:memories[13].ram_top_i|state.finish_state                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[13].ram_top_i|state.wait_align                                                                                                                                                                  ; ram_top:memories[13].ram_top_i|state.wait_align                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[13].ram_top_i|state.wait_write                                                                                                                                                                  ; ram_top:memories[13].ram_top_i|state.wait_write                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[13].ram_top_i|state.test                                                                                                                                                                        ; ram_top:memories[13].ram_top_i|state.test                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[13].ram_top_i|state.wait_3_uart                                                                                                                                                                 ; ram_top:memories[13].ram_top_i|state.wait_3_uart                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[13].ram_top_i|state.wait_2_uart                                                                                                                                                                 ; ram_top:memories[13].ram_top_i|state.wait_2_uart                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[13].ram_top_i|state.wait_1_uart                                                                                                                                                                 ; ram_top:memories[13].ram_top_i|state.wait_1_uart                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[20].ram_top_i|state.wait_freq                                                                                                                                                                   ; ram_top:memories[20].ram_top_i|state.wait_freq                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[20].ram_top_i|state.test                                                                                                                                                                        ; ram_top:memories[20].ram_top_i|state.test                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[20].ram_top_i|state.wait_align                                                                                                                                                                  ; ram_top:memories[20].ram_top_i|state.wait_align                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[20].ram_top_i|state.wait_write                                                                                                                                                                  ; ram_top:memories[20].ram_top_i|state.wait_write                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[20].ram_top_i|state.wait_1_uart                                                                                                                                                                 ; ram_top:memories[20].ram_top_i|state.wait_1_uart                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[20].ram_top_i|state.wait_2_uart                                                                                                                                                                 ; ram_top:memories[20].ram_top_i|state.wait_2_uart                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[20].ram_top_i|state.wait_3_uart                                                                                                                                                                 ; ram_top:memories[20].ram_top_i|state.wait_3_uart                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[21].ram_top_i|state.wait_freq                                                                                                                                                                   ; ram_top:memories[21].ram_top_i|state.wait_freq                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[21].ram_top_i|state.test                                                                                                                                                                        ; ram_top:memories[21].ram_top_i|state.test                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[21].ram_top_i|state.wait_align                                                                                                                                                                  ; ram_top:memories[21].ram_top_i|state.wait_align                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[21].ram_top_i|state.wait_write                                                                                                                                                                  ; ram_top:memories[21].ram_top_i|state.wait_write                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[21].ram_top_i|state.finish_state                                                                                                                                                                ; ram_top:memories[21].ram_top_i|state.finish_state                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[21].ram_top_i|state.wait_1_uart                                                                                                                                                                 ; ram_top:memories[21].ram_top_i|state.wait_1_uart                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[17].ram_top_i|state.wait_freq                                                                                                                                                                   ; ram_top:memories[17].ram_top_i|state.wait_freq                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[17].ram_top_i|state.finish_state                                                                                                                                                                ; ram_top:memories[17].ram_top_i|state.finish_state                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[17].ram_top_i|state.wait_3_uart                                                                                                                                                                 ; ram_top:memories[17].ram_top_i|state.wait_3_uart                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[17].ram_top_i|state.wait_write                                                                                                                                                                  ; ram_top:memories[17].ram_top_i|state.wait_write                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[17].ram_top_i|state.wait_align                                                                                                                                                                  ; ram_top:memories[17].ram_top_i|state.wait_align                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[17].ram_top_i|state.test                                                                                                                                                                        ; ram_top:memories[17].ram_top_i|state.test                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[17].ram_top_i|state.wait_1_uart                                                                                                                                                                 ; ram_top:memories[17].ram_top_i|state.wait_1_uart                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[17].ram_top_i|state.wait_2_uart                                                                                                                                                                 ; ram_top:memories[17].ram_top_i|state.wait_2_uart                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[15].ram_top_i|state.wait_3_uart                                                                                                                                                                 ; ram_top:memories[15].ram_top_i|state.wait_3_uart                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[15].ram_top_i|state.wait_2_uart                                                                                                                                                                 ; ram_top:memories[15].ram_top_i|state.wait_2_uart                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[22].ram_top_i|state.wait_1_uart                                                                                                                                                                 ; ram_top:memories[22].ram_top_i|state.wait_1_uart                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[22].ram_top_i|state.finish_state                                                                                                                                                                ; ram_top:memories[22].ram_top_i|state.finish_state                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[2].ram_top_i|state.wait_freq                                                                                                                                                                    ; ram_top:memories[2].ram_top_i|state.wait_freq                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[2].ram_top_i|state.wait_3_uart                                                                                                                                                                  ; ram_top:memories[2].ram_top_i|state.wait_3_uart                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[2].ram_top_i|state.wait_2_uart                                                                                                                                                                  ; ram_top:memories[2].ram_top_i|state.wait_2_uart                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[2].ram_top_i|state.wait_1_uart                                                                                                                                                                  ; ram_top:memories[2].ram_top_i|state.wait_1_uart                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[0]                                                                                               ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[8]                                                                                               ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[8]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[0] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[1] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[2] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[3] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[4] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[5] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[6] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                          ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                   ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[8].ram_top_i|state.wait_freq                                                                                                                                                                    ; ram_top:memories[8].ram_top_i|state.wait_freq                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[8].ram_top_i|state.test                                                                                                                                                                         ; ram_top:memories[8].ram_top_i|state.test                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[8].ram_top_i|state.wait_align                                                                                                                                                                   ; ram_top:memories[8].ram_top_i|state.wait_align                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[8].ram_top_i|state.wait_write                                                                                                                                                                   ; ram_top:memories[8].ram_top_i|state.wait_write                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[9].ram_top_i|state.wait_freq                                                                                                                                                                    ; ram_top:memories[9].ram_top_i|state.wait_freq                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[9].ram_top_i|state.test                                                                                                                                                                         ; ram_top:memories[9].ram_top_i|state.test                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[9].ram_top_i|state.wait_align                                                                                                                                                                   ; ram_top:memories[9].ram_top_i|state.wait_align                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[9].ram_top_i|state.wait_write                                                                                                                                                                   ; ram_top:memories[9].ram_top_i|state.wait_write                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[9].ram_top_i|state.wait_3_uart                                                                                                                                                                  ; ram_top:memories[9].ram_top_i|state.wait_3_uart                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[9].ram_top_i|state.wait_2_uart                                                                                                                                                                  ; ram_top:memories[9].ram_top_i|state.wait_2_uart                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[9].ram_top_i|state.wait_1_uart                                                                                                                                                                  ; ram_top:memories[9].ram_top_i|state.wait_1_uart                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[9].ram_top_i|state.finish_state                                                                                                                                                                 ; ram_top:memories[9].ram_top_i|state.finish_state                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[1].ram_top_i|state.wait_freq                                                                                                                                                                    ; ram_top:memories[1].ram_top_i|state.wait_freq                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[1].ram_top_i|state.finish_state                                                                                                                                                                 ; ram_top:memories[1].ram_top_i|state.finish_state                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[1].ram_top_i|state.wait_1_uart                                                                                                                                                                  ; ram_top:memories[1].ram_top_i|state.wait_1_uart                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[1].ram_top_i|state.wait_3_uart                                                                                                                                                                  ; ram_top:memories[1].ram_top_i|state.wait_3_uart                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[1].ram_top_i|state.wait_2_uart                                                                                                                                                                  ; ram_top:memories[1].ram_top_i|state.wait_2_uart                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[1].ram_top_i|state.test                                                                                                                                                                         ; ram_top:memories[1].ram_top_i|state.test                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[1].ram_top_i|state.wait_align                                                                                                                                                                   ; ram_top:memories[1].ram_top_i|state.wait_align                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[1].ram_top_i|state.wait_write                                                                                                                                                                   ; ram_top:memories[1].ram_top_i|state.wait_write                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; ram_top:memories[20].ram_top_i|state.finish_state                                                                                                                                                                ; ram_top:memories[20].ram_top_i|state.finish_state                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ram_top:memories[21].ram_top_i|state.wait_3_uart                                                                                                                                                                 ; ram_top:memories[21].ram_top_i|state.wait_3_uart                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ram_top:memories[21].ram_top_i|state.wait_2_uart                                                                                                                                                                 ; ram_top:memories[21].ram_top_i|state.wait_2_uart                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ram_top:memories[15].ram_top_i|state.wait_freq                                                                                                                                                                   ; ram_top:memories[15].ram_top_i|state.wait_freq                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ram_top:memories[15].ram_top_i|state.wait_write                                                                                                                                                                  ; ram_top:memories[15].ram_top_i|state.wait_write                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ram_top:memories[15].ram_top_i|state.test                                                                                                                                                                        ; ram_top:memories[15].ram_top_i|state.test                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ram_top:memories[15].ram_top_i|state.wait_align                                                                                                                                                                  ; ram_top:memories[15].ram_top_i|state.wait_align                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                 ;
+--------+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.118 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 9.774      ;
; 10.118 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 9.774      ;
; 10.118 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 9.774      ;
; 10.118 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 9.774      ;
; 10.118 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 9.774      ;
; 10.118 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 9.774      ;
; 10.118 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 9.774      ;
; 10.118 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 9.774      ;
; 10.155 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 9.796      ;
; 10.155 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 9.796      ;
; 10.155 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 9.796      ;
; 10.155 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 9.796      ;
; 10.155 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 9.796      ;
; 10.155 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 9.796      ;
; 10.155 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 9.796      ;
; 10.155 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 9.796      ;
; 10.305 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.131     ; 9.582      ;
; 10.305 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.131     ; 9.582      ;
; 10.305 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.131     ; 9.582      ;
; 10.305 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.131     ; 9.582      ;
; 10.305 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.131     ; 9.582      ;
; 10.305 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.131     ; 9.582      ;
; 10.326 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 9.567      ;
; 10.326 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data9[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 9.567      ;
; 10.326 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data8[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 9.567      ;
; 10.326 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 9.567      ;
; 10.326 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 9.567      ;
; 10.337 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 9.562      ;
; 10.337 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg6[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 9.562      ;
; 10.337 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 9.562      ;
; 10.337 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 9.562      ;
; 10.337 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 9.562      ;
; 10.337 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 9.562      ;
; 10.337 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 9.562      ;
; 10.337 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 9.562      ;
; 10.337 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 9.562      ;
; 10.337 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 9.562      ;
; 10.337 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data17[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 9.562      ;
; 10.337 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 9.562      ;
; 10.337 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 9.562      ;
; 10.337 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 9.562      ;
; 10.337 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 9.562      ;
; 10.342 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 9.604      ;
; 10.342 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 9.604      ;
; 10.342 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 9.604      ;
; 10.342 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 9.604      ;
; 10.342 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 9.604      ;
; 10.342 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 9.604      ;
; 10.360 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 9.534      ;
; 10.360 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 9.534      ;
; 10.360 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 9.534      ;
; 10.360 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 9.534      ;
; 10.360 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 9.534      ;
; 10.360 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 9.534      ;
; 10.360 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 9.534      ;
; 10.360 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 9.534      ;
; 10.360 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 9.534      ;
; 10.360 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 9.534      ;
; 10.360 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reset_state                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 9.534      ;
; 10.360 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_init_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 9.534      ;
; 10.363 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 9.589      ;
; 10.363 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data9[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 9.589      ;
; 10.363 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data8[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 9.589      ;
; 10.363 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 9.589      ;
; 10.363 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 9.589      ;
; 10.374 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 9.584      ;
; 10.374 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg6[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 9.584      ;
; 10.374 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 9.584      ;
; 10.374 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 9.584      ;
; 10.374 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 9.584      ;
; 10.374 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 9.584      ;
; 10.374 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 9.584      ;
; 10.374 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 9.584      ;
; 10.374 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 9.584      ;
; 10.374 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 9.584      ;
; 10.374 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data17[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 9.584      ;
; 10.374 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 9.584      ;
; 10.374 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 9.584      ;
; 10.374 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 9.584      ;
; 10.374 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 9.584      ;
; 10.376 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 9.518      ;
; 10.376 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 9.518      ;
; 10.397 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 9.556      ;
; 10.397 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 9.556      ;
; 10.397 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 9.556      ;
; 10.397 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 9.556      ;
; 10.397 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 9.556      ;
; 10.397 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 9.556      ;
; 10.397 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 9.556      ;
; 10.397 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 9.556      ;
; 10.397 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 9.556      ;
; 10.397 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 9.556      ;
; 10.397 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reset_state                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 9.556      ;
; 10.397 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_init_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 9.556      ;
; 10.413 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 9.540      ;
; 10.413 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 9.540      ;
; 10.421 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.129     ; 9.468      ;
; 10.421 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.129     ; 9.468      ;
; 10.421 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.129     ; 9.468      ;
; 10.421 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.129     ; 9.468      ;
+--------+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                               ;
+-------+----------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.999 ; ram_top:memories[13].ram_top_i|reset_counter ; ram_top:memories[13].ram_top_i|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.267      ;
; 0.999 ; ram_top:memories[9].ram_top_i|reset_counter  ; ram_top:memories[9].ram_top_i|counter[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.267      ;
; 1.000 ; ram_top:memories[15].ram_top_i|reset_counter ; ram_top:memories[15].ram_top_i|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.267      ;
; 1.000 ; ram_top:memories[22].ram_top_i|reset_counter ; ram_top:memories[22].ram_top_i|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.267      ;
; 1.000 ; ram_top:memories[12].ram_top_i|reset_counter ; ram_top:memories[12].ram_top_i|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.267      ;
; 1.001 ; ram_top:memories[0].ram_top_i|reset_counter  ; ram_top:memories[0].ram_top_i|counter[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.267      ;
; 1.001 ; ram_top:memories[8].ram_top_i|reset_counter  ; ram_top:memories[8].ram_top_i|counter[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.267      ;
; 1.002 ; ram_top:memories[16].ram_top_i|reset_counter ; ram_top:memories[16].ram_top_i|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.267      ;
; 1.002 ; ram_top:memories[7].ram_top_i|reset_counter  ; ram_top:memories[7].ram_top_i|counter[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.267      ;
; 1.004 ; ram_top:memories[18].ram_top_i|reset_counter ; ram_top:memories[18].ram_top_i|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.270      ;
; 1.004 ; ram_top:memories[5].ram_top_i|reset_counter  ; ram_top:memories[5].ram_top_i|counter[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.270      ;
; 1.025 ; ram_top:memories[19].ram_top_i|reset_counter ; ram_top:memories[19].ram_top_i|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.290      ;
; 1.141 ; ram_top:memories[4].ram_top_i|reset_counter  ; ram_top:memories[4].ram_top_i|counter[14]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.408      ;
; 1.141 ; ram_top:memories[4].ram_top_i|reset_counter  ; ram_top:memories[4].ram_top_i|counter[13]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.408      ;
; 1.141 ; ram_top:memories[4].ram_top_i|reset_counter  ; ram_top:memories[4].ram_top_i|counter[12]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.408      ;
; 1.141 ; ram_top:memories[4].ram_top_i|reset_counter  ; ram_top:memories[4].ram_top_i|counter[11]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.408      ;
; 1.141 ; ram_top:memories[4].ram_top_i|reset_counter  ; ram_top:memories[4].ram_top_i|counter[10]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.408      ;
; 1.141 ; ram_top:memories[4].ram_top_i|reset_counter  ; ram_top:memories[4].ram_top_i|counter[9]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.408      ;
; 1.141 ; ram_top:memories[4].ram_top_i|reset_counter  ; ram_top:memories[4].ram_top_i|counter[8]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.408      ;
; 1.141 ; ram_top:memories[4].ram_top_i|reset_counter  ; ram_top:memories[4].ram_top_i|counter[7]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.408      ;
; 1.141 ; ram_top:memories[4].ram_top_i|reset_counter  ; ram_top:memories[4].ram_top_i|counter[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.408      ;
; 1.141 ; ram_top:memories[4].ram_top_i|reset_counter  ; ram_top:memories[4].ram_top_i|counter[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.408      ;
; 1.141 ; ram_top:memories[4].ram_top_i|reset_counter  ; ram_top:memories[4].ram_top_i|counter[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.408      ;
; 1.141 ; ram_top:memories[4].ram_top_i|reset_counter  ; ram_top:memories[4].ram_top_i|counter[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.408      ;
; 1.141 ; ram_top:memories[4].ram_top_i|reset_counter  ; ram_top:memories[4].ram_top_i|counter[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.408      ;
; 1.141 ; ram_top:memories[4].ram_top_i|reset_counter  ; ram_top:memories[4].ram_top_i|counter[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.408      ;
; 1.172 ; ram_top:memories[16].ram_top_i|reset_counter ; ram_top:memories[16].ram_top_i|counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.439      ;
; 1.172 ; ram_top:memories[16].ram_top_i|reset_counter ; ram_top:memories[16].ram_top_i|counter[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.439      ;
; 1.172 ; ram_top:memories[16].ram_top_i|reset_counter ; ram_top:memories[16].ram_top_i|counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.439      ;
; 1.172 ; ram_top:memories[16].ram_top_i|reset_counter ; ram_top:memories[16].ram_top_i|counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.439      ;
; 1.172 ; ram_top:memories[16].ram_top_i|reset_counter ; ram_top:memories[16].ram_top_i|counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.439      ;
; 1.172 ; ram_top:memories[16].ram_top_i|reset_counter ; ram_top:memories[16].ram_top_i|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.439      ;
; 1.172 ; ram_top:memories[16].ram_top_i|reset_counter ; ram_top:memories[16].ram_top_i|counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.439      ;
; 1.172 ; ram_top:memories[16].ram_top_i|reset_counter ; ram_top:memories[16].ram_top_i|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.439      ;
; 1.172 ; ram_top:memories[16].ram_top_i|reset_counter ; ram_top:memories[16].ram_top_i|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.439      ;
; 1.172 ; ram_top:memories[16].ram_top_i|reset_counter ; ram_top:memories[16].ram_top_i|counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.439      ;
; 1.172 ; ram_top:memories[16].ram_top_i|reset_counter ; ram_top:memories[16].ram_top_i|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.439      ;
; 1.172 ; ram_top:memories[16].ram_top_i|reset_counter ; ram_top:memories[16].ram_top_i|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.439      ;
; 1.172 ; ram_top:memories[16].ram_top_i|reset_counter ; ram_top:memories[16].ram_top_i|counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.439      ;
; 1.172 ; ram_top:memories[16].ram_top_i|reset_counter ; ram_top:memories[16].ram_top_i|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.439      ;
; 1.173 ; ram_top:memories[17].ram_top_i|reset_counter ; ram_top:memories[17].ram_top_i|counter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.439      ;
; 1.173 ; ram_top:memories[17].ram_top_i|reset_counter ; ram_top:memories[17].ram_top_i|counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.439      ;
; 1.173 ; ram_top:memories[17].ram_top_i|reset_counter ; ram_top:memories[17].ram_top_i|counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.439      ;
; 1.173 ; ram_top:memories[17].ram_top_i|reset_counter ; ram_top:memories[17].ram_top_i|counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.439      ;
; 1.173 ; ram_top:memories[17].ram_top_i|reset_counter ; ram_top:memories[17].ram_top_i|counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.439      ;
; 1.173 ; ram_top:memories[17].ram_top_i|reset_counter ; ram_top:memories[17].ram_top_i|counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.439      ;
; 1.173 ; ram_top:memories[17].ram_top_i|reset_counter ; ram_top:memories[17].ram_top_i|counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.439      ;
; 1.173 ; ram_top:memories[17].ram_top_i|reset_counter ; ram_top:memories[17].ram_top_i|counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.439      ;
; 1.173 ; ram_top:memories[17].ram_top_i|reset_counter ; ram_top:memories[17].ram_top_i|counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.439      ;
; 1.173 ; ram_top:memories[17].ram_top_i|reset_counter ; ram_top:memories[17].ram_top_i|counter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.439      ;
; 1.173 ; ram_top:memories[17].ram_top_i|reset_counter ; ram_top:memories[17].ram_top_i|counter[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.439      ;
; 1.173 ; ram_top:memories[17].ram_top_i|reset_counter ; ram_top:memories[17].ram_top_i|counter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.439      ;
; 1.173 ; ram_top:memories[17].ram_top_i|reset_counter ; ram_top:memories[17].ram_top_i|counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.439      ;
; 1.173 ; ram_top:memories[17].ram_top_i|reset_counter ; ram_top:memories[17].ram_top_i|counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.439      ;
; 1.173 ; ram_top:memories[17].ram_top_i|reset_counter ; ram_top:memories[17].ram_top_i|counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.439      ;
; 1.174 ; ram_top:memories[12].ram_top_i|reset_counter ; ram_top:memories[12].ram_top_i|counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.441      ;
; 1.174 ; ram_top:memories[12].ram_top_i|reset_counter ; ram_top:memories[12].ram_top_i|counter[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.441      ;
; 1.174 ; ram_top:memories[12].ram_top_i|reset_counter ; ram_top:memories[12].ram_top_i|counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.441      ;
; 1.174 ; ram_top:memories[12].ram_top_i|reset_counter ; ram_top:memories[12].ram_top_i|counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.441      ;
; 1.174 ; ram_top:memories[12].ram_top_i|reset_counter ; ram_top:memories[12].ram_top_i|counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.441      ;
; 1.174 ; ram_top:memories[12].ram_top_i|reset_counter ; ram_top:memories[12].ram_top_i|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.441      ;
; 1.174 ; ram_top:memories[12].ram_top_i|reset_counter ; ram_top:memories[12].ram_top_i|counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.441      ;
; 1.174 ; ram_top:memories[12].ram_top_i|reset_counter ; ram_top:memories[12].ram_top_i|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.441      ;
; 1.174 ; ram_top:memories[12].ram_top_i|reset_counter ; ram_top:memories[12].ram_top_i|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.441      ;
; 1.174 ; ram_top:memories[12].ram_top_i|reset_counter ; ram_top:memories[12].ram_top_i|counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.441      ;
; 1.174 ; ram_top:memories[12].ram_top_i|reset_counter ; ram_top:memories[12].ram_top_i|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.441      ;
; 1.174 ; ram_top:memories[12].ram_top_i|reset_counter ; ram_top:memories[12].ram_top_i|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.441      ;
; 1.174 ; ram_top:memories[12].ram_top_i|reset_counter ; ram_top:memories[12].ram_top_i|counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.441      ;
; 1.174 ; ram_top:memories[12].ram_top_i|reset_counter ; ram_top:memories[12].ram_top_i|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.441      ;
; 1.181 ; ram_top:memories[10].ram_top_i|reset_counter ; ram_top:memories[10].ram_top_i|counter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.447      ;
; 1.181 ; ram_top:memories[10].ram_top_i|reset_counter ; ram_top:memories[10].ram_top_i|counter[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.447      ;
; 1.181 ; ram_top:memories[10].ram_top_i|reset_counter ; ram_top:memories[10].ram_top_i|counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.447      ;
; 1.181 ; ram_top:memories[10].ram_top_i|reset_counter ; ram_top:memories[10].ram_top_i|counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.447      ;
; 1.181 ; ram_top:memories[10].ram_top_i|reset_counter ; ram_top:memories[10].ram_top_i|counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.447      ;
; 1.181 ; ram_top:memories[10].ram_top_i|reset_counter ; ram_top:memories[10].ram_top_i|counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.447      ;
; 1.181 ; ram_top:memories[10].ram_top_i|reset_counter ; ram_top:memories[10].ram_top_i|counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.447      ;
; 1.181 ; ram_top:memories[10].ram_top_i|reset_counter ; ram_top:memories[10].ram_top_i|counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.447      ;
; 1.181 ; ram_top:memories[10].ram_top_i|reset_counter ; ram_top:memories[10].ram_top_i|counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.447      ;
; 1.181 ; ram_top:memories[10].ram_top_i|reset_counter ; ram_top:memories[10].ram_top_i|counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.447      ;
; 1.181 ; ram_top:memories[10].ram_top_i|reset_counter ; ram_top:memories[10].ram_top_i|counter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.447      ;
; 1.181 ; ram_top:memories[10].ram_top_i|reset_counter ; ram_top:memories[10].ram_top_i|counter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.447      ;
; 1.181 ; ram_top:memories[10].ram_top_i|reset_counter ; ram_top:memories[10].ram_top_i|counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.447      ;
; 1.181 ; ram_top:memories[10].ram_top_i|reset_counter ; ram_top:memories[10].ram_top_i|counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.447      ;
; 1.181 ; ram_top:memories[10].ram_top_i|reset_counter ; ram_top:memories[10].ram_top_i|counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.447      ;
; 1.188 ; ram_top:memories[21].ram_top_i|reset_counter ; ram_top:memories[21].ram_top_i|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.455      ;
; 1.191 ; ram_top:memories[23].ram_top_i|reset_counter ; ram_top:memories[23].ram_top_i|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.456      ;
; 1.364 ; ram_top:memories[6].ram_top_i|reset_counter  ; ram_top:memories[6].ram_top_i|counter[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 1.634      ;
; 1.370 ; ram_top:memories[3].ram_top_i|reset_counter  ; ram_top:memories[3].ram_top_i|counter[14]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.636      ;
; 1.370 ; ram_top:memories[3].ram_top_i|reset_counter  ; ram_top:memories[3].ram_top_i|counter[13]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.636      ;
; 1.370 ; ram_top:memories[3].ram_top_i|reset_counter  ; ram_top:memories[3].ram_top_i|counter[12]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.636      ;
; 1.370 ; ram_top:memories[3].ram_top_i|reset_counter  ; ram_top:memories[3].ram_top_i|counter[11]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.636      ;
; 1.370 ; ram_top:memories[3].ram_top_i|reset_counter  ; ram_top:memories[3].ram_top_i|counter[10]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.636      ;
; 1.370 ; ram_top:memories[3].ram_top_i|reset_counter  ; ram_top:memories[3].ram_top_i|counter[9]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.636      ;
; 1.370 ; ram_top:memories[3].ram_top_i|reset_counter  ; ram_top:memories[3].ram_top_i|counter[8]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.636      ;
; 1.370 ; ram_top:memories[3].ram_top_i|reset_counter  ; ram_top:memories[3].ram_top_i|counter[7]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.636      ;
; 1.370 ; ram_top:memories[3].ram_top_i|reset_counter  ; ram_top:memories[3].ram_top_i|counter[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.636      ;
; 1.370 ; ram_top:memories[3].ram_top_i|reset_counter  ; ram_top:memories[3].ram_top_i|counter[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.636      ;
; 1.370 ; ram_top:memories[3].ram_top_i|reset_counter  ; ram_top:memories[3].ram_top_i|counter[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.636      ;
; 1.370 ; ram_top:memories[3].ram_top_i|reset_counter  ; ram_top:memories[3].ram_top_i|counter[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.636      ;
; 1.370 ; ram_top:memories[3].ram_top_i|reset_counter  ; ram_top:memories[3].ram_top_i|counter[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.636      ;
+-------+----------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 58.89 MHz ; 58.89 MHz       ; CLOCK_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.755 ; 0.000           ;
+----------+-------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.058 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; 10.864 ; 0.000             ;
+----------+--------+-------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 0.905 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+-------+-------------------------------+
; Clock    ; Slack ; End Point TNS                 ;
+----------+-------+-------------------------------+
; CLOCK_50 ; 4.055 ; 0.000                         ;
+----------+-------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.755 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|altsyncram:altsyncram4|altsyncram_5lv:auto_generated|ram_block1a0~porta_we_reg ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.516     ; 5.776      ;
; 1.729 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C1_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.198     ; 5.120      ;
; 1.736 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C3_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.198     ; 5.113      ;
; 1.890 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C2_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.198     ; 4.959      ;
; 2.118 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.198     ; 4.731      ;
; 2.400 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C4_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.198     ; 4.449      ;
; 2.994 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                            ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.190     ; 3.863      ;
; 3.004 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state                                                        ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.190     ; 3.853      ;
; 3.117 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[1]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.199     ; 3.731      ;
; 3.124 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[2]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.199     ; 3.724      ;
; 3.263 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[3]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.199     ; 3.585      ;
; 3.278 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[4]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.199     ; 3.570      ;
; 3.463 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[0]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.199     ; 3.385      ;
; 4.129 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|configupdate2_state                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|configupdate3_state ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.007     ; 0.883      ;
; 6.737 ; ram_top:memories[1].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 13.161     ;
; 6.754 ; ram_top:memories[1].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 13.144     ;
; 6.788 ; ram_top:memories[1].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 13.127     ;
; 6.895 ; ram_top:memories[4].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 13.062     ;
; 6.902 ; ram_top:memories[1].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 12.996     ;
; 6.912 ; ram_top:memories[4].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 13.045     ;
; 6.946 ; ram_top:memories[4].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 13.028     ;
; 7.060 ; ram_top:memories[4].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 12.897     ;
; 7.188 ; ram_top:memories[2].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 12.692     ;
; 7.205 ; ram_top:memories[2].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 12.675     ;
; 7.239 ; ram_top:memories[2].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 12.658     ;
; 7.258 ; ram_top:memories[7].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 12.702     ;
; 7.275 ; ram_top:memories[7].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 12.685     ;
; 7.308 ; ram_top:memories[5].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 12.622     ;
; 7.309 ; ram_top:memories[7].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 12.668     ;
; 7.325 ; ram_top:memories[5].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 12.605     ;
; 7.353 ; ram_top:memories[2].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 12.527     ;
; 7.359 ; ram_top:memories[5].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 12.588     ;
; 7.371 ; ram_top:memories[3].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 12.530     ;
; 7.388 ; ram_top:memories[3].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 12.513     ;
; 7.422 ; ram_top:memories[3].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 12.496     ;
; 7.423 ; ram_top:memories[7].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 12.537     ;
; 7.473 ; ram_top:memories[5].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 12.457     ;
; 7.536 ; ram_top:memories[3].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 12.365     ;
; 7.942 ; ram_top:memories[19].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 11.988     ;
; 7.959 ; ram_top:memories[19].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 11.971     ;
; 7.993 ; ram_top:memories[19].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.954     ;
; 8.107 ; ram_top:memories[19].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 11.823     ;
; 8.316 ; ram_top:memories[16].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 11.619     ;
; 8.333 ; ram_top:memories[16].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 11.602     ;
; 8.352 ; ram_top:memories[6].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 11.567     ;
; 8.367 ; ram_top:memories[16].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 11.585     ;
; 8.369 ; ram_top:memories[6].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 11.550     ;
; 8.401 ; ram_top:memories[18].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 11.509     ;
; 8.403 ; ram_top:memories[6].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 11.533     ;
; 8.418 ; ram_top:memories[18].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 11.492     ;
; 8.452 ; ram_top:memories[18].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 11.475     ;
; 8.481 ; ram_top:memories[16].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 11.454     ;
; 8.517 ; ram_top:memories[6].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 11.402     ;
; 8.566 ; ram_top:memories[18].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 11.344     ;
; 8.576 ; ram_top:memories[8].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 11.341     ;
; 8.593 ; ram_top:memories[8].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 11.324     ;
; 8.627 ; ram_top:memories[8].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 11.307     ;
; 8.671 ; ram_top:memories[10].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 11.238     ;
; 8.688 ; ram_top:memories[10].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 11.221     ;
; 8.722 ; ram_top:memories[10].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 11.204     ;
; 8.741 ; ram_top:memories[8].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 11.176     ;
; 8.780 ; ram_top:memories[12].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 11.118     ;
; 8.797 ; ram_top:memories[12].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 11.101     ;
; 8.831 ; ram_top:memories[12].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 11.084     ;
; 8.836 ; ram_top:memories[10].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 11.073     ;
; 8.945 ; ram_top:memories[12].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 10.953     ;
; 9.072 ; ram_top:memories[17].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.130     ; 10.817     ;
; 9.089 ; ram_top:memories[17].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.130     ; 10.800     ;
; 9.123 ; ram_top:memories[17].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 10.783     ;
; 9.126 ; ram_top:memories[0].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 10.807     ;
; 9.143 ; ram_top:memories[0].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 10.790     ;
; 9.144 ; ram_top:memories[11].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 10.756     ;
; 9.161 ; ram_top:memories[11].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 10.739     ;
; 9.177 ; ram_top:memories[0].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 10.773     ;
; 9.195 ; ram_top:memories[11].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 10.722     ;
; 9.237 ; ram_top:memories[17].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.130     ; 10.652     ;
; 9.291 ; ram_top:memories[0].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 10.642     ;
; 9.309 ; ram_top:memories[11].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 10.591     ;
; 9.363 ; ram_top:memories[21].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.135     ; 10.521     ;
; 9.380 ; ram_top:memories[21].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.135     ; 10.504     ;
; 9.408 ; ram_top:memories[15].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 10.485     ;
; 9.414 ; ram_top:memories[21].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 10.487     ;
; 9.422 ; ram_top:memories[23].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 10.491     ;
; 9.425 ; ram_top:memories[15].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 10.468     ;
; 9.439 ; ram_top:memories[23].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 10.474     ;
; 9.459 ; ram_top:memories[15].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 10.451     ;
; 9.473 ; ram_top:memories[23].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 10.457     ;
; 9.499 ; ram_top:memories[14].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 10.394     ;
; 9.516 ; ram_top:memories[14].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 10.377     ;
; 9.528 ; ram_top:memories[21].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.135     ; 10.356     ;
; 9.550 ; ram_top:memories[14].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 10.360     ;
; 9.573 ; ram_top:memories[15].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 10.320     ;
; 9.587 ; ram_top:memories[23].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 10.326     ;
; 9.643 ; ram_top:memories[22].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 10.258     ;
; 9.660 ; ram_top:memories[22].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 10.241     ;
; 9.664 ; ram_top:memories[14].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 10.229     ;
; 9.694 ; ram_top:memories[22].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 10.224     ;
; 9.727 ; ram_top:memories[20].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 10.174     ;
; 9.744 ; ram_top:memories[20].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 10.157     ;
; 9.778 ; ram_top:memories[20].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 10.140     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.058 ; ram_top:memories[16].ram_top_i|state.test                                                                                                                                                                        ; ram_top:memories[16].ram_top_i|latch_errors                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.500      ; 1.729      ;
; 0.131 ; ram_top:memories[20].ram_top_i|state.test                                                                                                                                                                        ; ram_top:memories[20].ram_top_i|latch_errors                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.766      ; 2.068      ;
; 0.177 ; ram_top:memories[19].ram_top_i|state.test                                                                                                                                                                        ; ram_top:memories[19].ram_top_i|latch_errors                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.499      ; 1.847      ;
; 0.207 ; ram_top:memories[8].ram_top_i|state.test                                                                                                                                                                         ; ram_top:memories[8].ram_top_i|latch_errors                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.962      ; 1.340      ;
; 0.255 ; ram_top:memories[18].ram_top_i|state.test                                                                                                                                                                        ; ram_top:memories[18].ram_top_i|latch_errors                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.018      ; 1.444      ;
; 0.261 ; ram_top:memories[21].ram_top_i|state.test                                                                                                                                                                        ; ram_top:memories[21].ram_top_i|latch_errors                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.380      ; 1.812      ;
; 0.281 ; ram_top:memories[4].ram_top_i|state.test                                                                                                                                                                         ; ram_top:memories[4].ram_top_i|latch_errors                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.756      ; 1.208      ;
; 0.297 ; ram_top:memories[15].ram_top_i|state.test                                                                                                                                                                        ; ram_top:memories[15].ram_top_i|latch_errors                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.044      ; 1.512      ;
; 0.300 ; ram_top:memories[7].ram_top_i|state.test                                                                                                                                                                         ; ram_top:memories[7].ram_top_i|latch_errors                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.571      ; 1.042      ;
; 0.303 ; ram_top:memories[11].ram_top_i|state.test                                                                                                                                                                        ; ram_top:memories[11].ram_top_i|latch_errors                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.033      ; 1.507      ;
; 0.335 ; ram_top:memories[12].ram_top_i|state.test                                                                                                                                                                        ; ram_top:memories[12].ram_top_i|latch_errors                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.955      ; 1.461      ;
; 0.350 ; ram_top:memories[17].ram_top_i|state.test                                                                                                                                                                        ; ram_top:memories[17].ram_top_i|latch_errors                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.762      ; 1.283      ;
; 0.353 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[0]                                                                                               ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[8]                                                                                               ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[8]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[0] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[1] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[2] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[3] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[4] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[5] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[9].ram_top_i|state.wait_1_uart                                                                                                                                                                  ; ram_top:memories[9].ram_top_i|state.wait_1_uart                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[9].ram_top_i|state.finish_state                                                                                                                                                                 ; ram_top:memories[9].ram_top_i|state.finish_state                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[1].ram_top_i|state.wait_freq                                                                                                                                                                    ; ram_top:memories[1].ram_top_i|state.wait_freq                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[1].ram_top_i|state.test                                                                                                                                                                         ; ram_top:memories[1].ram_top_i|state.test                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[1].ram_top_i|state.wait_align                                                                                                                                                                   ; ram_top:memories[1].ram_top_i|state.wait_align                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[1].ram_top_i|state.wait_write                                                                                                                                                                   ; ram_top:memories[1].ram_top_i|state.wait_write                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[12].ram_top_i|state.wait_freq                                                                                                                                                                   ; ram_top:memories[12].ram_top_i|state.wait_freq                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[12].ram_top_i|state.test                                                                                                                                                                        ; ram_top:memories[12].ram_top_i|state.test                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[12].ram_top_i|state.wait_align                                                                                                                                                                  ; ram_top:memories[12].ram_top_i|state.wait_align                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[12].ram_top_i|state.wait_write                                                                                                                                                                  ; ram_top:memories[12].ram_top_i|state.wait_write                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[12].ram_top_i|state.wait_1_uart                                                                                                                                                                 ; ram_top:memories[12].ram_top_i|state.wait_1_uart                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[12].ram_top_i|state.finish_state                                                                                                                                                                ; ram_top:memories[12].ram_top_i|state.finish_state                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[13].ram_top_i|state.wait_3_uart                                                                                                                                                                 ; ram_top:memories[13].ram_top_i|state.wait_3_uart                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[13].ram_top_i|state.wait_2_uart                                                                                                                                                                 ; ram_top:memories[13].ram_top_i|state.wait_2_uart                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[13].ram_top_i|state.wait_1_uart                                                                                                                                                                 ; ram_top:memories[13].ram_top_i|state.wait_1_uart                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[21].ram_top_i|state.finish_state                                                                                                                                                                ; ram_top:memories[21].ram_top_i|state.finish_state                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[17].ram_top_i|state.finish_state                                                                                                                                                                ; ram_top:memories[17].ram_top_i|state.finish_state                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                   ; ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[2].ram_top_i|state.wait_3_uart                                                                                                                                                                  ; ram_top:memories[2].ram_top_i|state.wait_3_uart                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[2].ram_top_i|state.wait_2_uart                                                                                                                                                                  ; ram_top:memories[2].ram_top_i|state.wait_2_uart                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[2].ram_top_i|state.wait_1_uart                                                                                                                                                                  ; ram_top:memories[2].ram_top_i|state.wait_1_uart                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[2].ram_top_i|state.finish_state                                                                                                                                                                 ; ram_top:memories[2].ram_top_i|state.finish_state                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[2].ram_top_i|state.test                                                                                                                                                                         ; ram_top:memories[2].ram_top_i|state.test                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[2].ram_top_i|state.wait_align                                                                                                                                                                   ; ram_top:memories[2].ram_top_i|state.wait_align                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[2].ram_top_i|state.wait_write                                                                                                                                                                   ; ram_top:memories[2].ram_top_i|state.wait_write                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[6] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                          ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                   ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff        ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|usedw_is_2_dff  ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|usedw_is_2_dff  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; pll:pll1|state.wait_busy_C2_low                                                                                                                                                                                  ; pll:pll1|state.wait_busy_C2_low                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; pll:pll1|state.wait_busy_N                                                                                                                                                                                       ; pll:pll1|state.wait_busy_N                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; pll:pll1|state.wait_busy_C_high                                                                                                                                                                                  ; pll:pll1|state.wait_busy_C_high                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; pll:pll1|state.wait_busy_C_low                                                                                                                                                                                   ; pll:pll1|state.wait_busy_C_low                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; pll:pll1|state.wait_busy_C1_high                                                                                                                                                                                 ; pll:pll1|state.wait_busy_C1_high                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; pll:pll1|state.wait_busy_C1_low                                                                                                                                                                                  ; pll:pll1|state.wait_busy_C1_low                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; pll:pll1|state.wait_busy_C2_high                                                                                                                                                                                 ; pll:pll1|state.wait_busy_C2_high                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; pll:pll1|state.hold_C1_high                                                                                                                                                                                      ; pll:pll1|state.hold_C1_high                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; pll:pll1|state.hold_C_high                                                                                                                                                                                       ; pll:pll1|state.hold_C_high                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; pll:pll1|state.hold_N                                                                                                                                                                                            ; pll:pll1|state.hold_N                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; pll:pll1|state.hold_C_low                                                                                                                                                                                        ; pll:pll1|state.hold_C_low                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; pll:pll1|state.hold_C1_low                                                                                                                                                                                       ; pll:pll1|state.hold_C1_low                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; pll:pll1|state.hold_C2_high                                                                                                                                                                                      ; pll:pll1|state.hold_C2_high                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; pll:pll1|state.hold_C2_low                                                                                                                                                                                       ; pll:pll1|state.hold_C2_low                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ram_top:memories[0].ram_top_i|state.wait_3_uart                                                                                                                                                                  ; ram_top:memories[0].ram_top_i|state.wait_3_uart                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ram_top:memories[0].ram_top_i|state.wait_2_uart                                                                                                                                                                  ; ram_top:memories[0].ram_top_i|state.wait_2_uart                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ram_top:memories[0].ram_top_i|state.wait_1_uart                                                                                                                                                                  ; ram_top:memories[0].ram_top_i|state.wait_1_uart                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ram_top:memories[0].ram_top_i|state.finish_state                                                                                                                                                                 ; ram_top:memories[0].ram_top_i|state.finish_state                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ram_top:memories[8].ram_top_i|state.wait_freq                                                                                                                                                                    ; ram_top:memories[8].ram_top_i|state.wait_freq                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ram_top:memories[8].ram_top_i|state.finish_state                                                                                                                                                                 ; ram_top:memories[8].ram_top_i|state.finish_state                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ram_top:memories[8].ram_top_i|state.wait_3_uart                                                                                                                                                                  ; ram_top:memories[8].ram_top_i|state.wait_3_uart                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ram_top:memories[8].ram_top_i|state.wait_1_uart                                                                                                                                                                  ; ram_top:memories[8].ram_top_i|state.wait_1_uart                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ram_top:memories[8].ram_top_i|state.wait_2_uart                                                                                                                                                                  ; ram_top:memories[8].ram_top_i|state.wait_2_uart                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ram_top:memories[8].ram_top_i|state.test                                                                                                                                                                         ; ram_top:memories[8].ram_top_i|state.test                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ram_top:memories[8].ram_top_i|state.wait_align                                                                                                                                                                   ; ram_top:memories[8].ram_top_i|state.wait_align                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ram_top:memories[8].ram_top_i|state.wait_write                                                                                                                                                                   ; ram_top:memories[8].ram_top_i|state.wait_write                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ram_top:memories[9].ram_top_i|state.wait_freq                                                                                                                                                                    ; ram_top:memories[9].ram_top_i|state.wait_freq                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ram_top:memories[9].ram_top_i|state.test                                                                                                                                                                         ; ram_top:memories[9].ram_top_i|state.test                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ram_top:memories[9].ram_top_i|state.wait_align                                                                                                                                                                   ; ram_top:memories[9].ram_top_i|state.wait_align                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ram_top:memories[9].ram_top_i|state.wait_write                                                                                                                                                                   ; ram_top:memories[9].ram_top_i|state.wait_write                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ram_top:memories[9].ram_top_i|state.wait_3_uart                                                                                                                                                                  ; ram_top:memories[9].ram_top_i|state.wait_3_uart                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ram_top:memories[9].ram_top_i|state.wait_2_uart                                                                                                                                                                  ; ram_top:memories[9].ram_top_i|state.wait_2_uart                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ram_top:memories[1].ram_top_i|state.finish_state                                                                                                                                                                 ; ram_top:memories[1].ram_top_i|state.finish_state                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ram_top:memories[1].ram_top_i|state.wait_1_uart                                                                                                                                                                  ; ram_top:memories[1].ram_top_i|state.wait_1_uart                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ram_top:memories[1].ram_top_i|state.wait_3_uart                                                                                                                                                                  ; ram_top:memories[1].ram_top_i|state.wait_3_uart                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ram_top:memories[1].ram_top_i|state.wait_2_uart                                                                                                                                                                  ; ram_top:memories[1].ram_top_i|state.wait_2_uart                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ram_top:memories[5].ram_top_i|state.wait_1_uart                                                                                                                                                                  ; ram_top:memories[5].ram_top_i|state.wait_1_uart                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ram_top:memories[5].ram_top_i|state.wait_2_uart                                                                                                                                                                  ; ram_top:memories[5].ram_top_i|state.wait_2_uart                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ram_top:memories[5].ram_top_i|state.wait_3_uart                                                                                                                                                                  ; ram_top:memories[5].ram_top_i|state.wait_3_uart                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; pll:pll1|frequency[4]                                                                                                                                                                                            ; pll:pll1|frequency[4]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; pll:pll1|frequency[3]                                                                                                                                                                                            ; pll:pll1|frequency[3]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; pll:pll1|frequency[1]                                                                                                                                                                                            ; pll:pll1|frequency[1]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; pll:pll1|frequency[0]                                                                                                                                                                                            ; pll:pll1|frequency[0]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; pll:pll1|frequency[8]                                                                                                                                                                                            ; pll:pll1|frequency[8]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; pll:pll1|frequency[7]                                                                                                                                                                                            ; pll:pll1|frequency[7]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ram_top:memories[12].ram_top_i|state.wait_3_uart                                                                                                                                                                 ; ram_top:memories[12].ram_top_i|state.wait_3_uart                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ram_top:memories[12].ram_top_i|state.wait_2_uart                                                                                                                                                                 ; ram_top:memories[12].ram_top_i|state.wait_2_uart                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ram_top:memories[13].ram_top_i|state.wait_freq                                                                                                                                                                   ; ram_top:memories[13].ram_top_i|state.wait_freq                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ram_top:memories[13].ram_top_i|state.finish_state                                                                                                                                                                ; ram_top:memories[13].ram_top_i|state.finish_state                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ram_top:memories[13].ram_top_i|state.wait_align                                                                                                                                                                  ; ram_top:memories[13].ram_top_i|state.wait_align                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                  ;
+--------+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.864 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 9.039      ;
; 10.864 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 9.039      ;
; 10.864 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 9.039      ;
; 10.864 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 9.039      ;
; 10.864 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 9.039      ;
; 10.864 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 9.039      ;
; 10.864 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 9.039      ;
; 10.864 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 9.039      ;
; 11.022 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 8.940      ;
; 11.022 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 8.940      ;
; 11.022 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 8.940      ;
; 11.022 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 8.940      ;
; 11.022 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 8.940      ;
; 11.022 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 8.940      ;
; 11.022 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 8.940      ;
; 11.022 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 8.940      ;
; 11.064 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 8.834      ;
; 11.064 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 8.834      ;
; 11.064 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 8.834      ;
; 11.064 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 8.834      ;
; 11.064 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 8.834      ;
; 11.064 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 8.834      ;
; 11.079 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 8.825      ;
; 11.079 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data9[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 8.825      ;
; 11.079 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data8[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 8.825      ;
; 11.079 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 8.825      ;
; 11.079 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 8.825      ;
; 11.093 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 8.817      ;
; 11.093 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg6[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 8.817      ;
; 11.093 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 8.817      ;
; 11.093 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 8.817      ;
; 11.093 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 8.817      ;
; 11.093 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 8.817      ;
; 11.093 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 8.817      ;
; 11.093 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 8.817      ;
; 11.093 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 8.817      ;
; 11.093 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 8.817      ;
; 11.093 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data17[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 8.817      ;
; 11.093 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 8.817      ;
; 11.093 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 8.817      ;
; 11.093 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 8.817      ;
; 11.093 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 8.817      ;
; 11.112 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 8.792      ;
; 11.112 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 8.792      ;
; 11.112 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 8.792      ;
; 11.112 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 8.792      ;
; 11.112 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 8.792      ;
; 11.112 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 8.792      ;
; 11.112 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 8.792      ;
; 11.112 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 8.792      ;
; 11.112 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 8.792      ;
; 11.112 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 8.792      ;
; 11.112 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reset_state                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 8.792      ;
; 11.112 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_init_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 8.792      ;
; 11.122 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 8.783      ;
; 11.122 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 8.783      ;
; 11.153 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 8.746      ;
; 11.153 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 8.746      ;
; 11.153 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 8.746      ;
; 11.153 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 8.746      ;
; 11.153 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 8.746      ;
; 11.222 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.735      ;
; 11.222 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.735      ;
; 11.222 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.735      ;
; 11.222 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.735      ;
; 11.222 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.735      ;
; 11.222 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.735      ;
; 11.237 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 8.726      ;
; 11.237 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data9[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 8.726      ;
; 11.237 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data8[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 8.726      ;
; 11.237 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 8.726      ;
; 11.237 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 8.726      ;
; 11.251 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 8.718      ;
; 11.251 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg6[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 8.718      ;
; 11.251 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 8.718      ;
; 11.251 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 8.718      ;
; 11.251 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 8.718      ;
; 11.251 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 8.718      ;
; 11.251 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 8.718      ;
; 11.251 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 8.718      ;
; 11.251 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 8.718      ;
; 11.251 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 8.718      ;
; 11.251 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data17[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 8.718      ;
; 11.251 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 8.718      ;
; 11.251 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 8.718      ;
; 11.251 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 8.718      ;
; 11.251 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 8.718      ;
; 11.270 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 8.693      ;
; 11.270 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 8.693      ;
; 11.270 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 8.693      ;
; 11.270 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 8.693      ;
; 11.270 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 8.693      ;
; 11.270 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 8.693      ;
; 11.270 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 8.693      ;
; 11.270 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 8.693      ;
; 11.270 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 8.693      ;
; 11.270 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 8.693      ;
; 11.270 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reset_state                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 8.693      ;
; 11.270 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_init_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 8.693      ;
; 11.280 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 8.684      ;
+--------+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                ;
+-------+----------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.905 ; ram_top:memories[15].ram_top_i|reset_counter ; ram_top:memories[15].ram_top_i|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.148      ;
; 0.905 ; ram_top:memories[22].ram_top_i|reset_counter ; ram_top:memories[22].ram_top_i|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.148      ;
; 0.905 ; ram_top:memories[13].ram_top_i|reset_counter ; ram_top:memories[13].ram_top_i|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.148      ;
; 0.905 ; ram_top:memories[8].ram_top_i|reset_counter  ; ram_top:memories[8].ram_top_i|counter[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.148      ;
; 0.905 ; ram_top:memories[9].ram_top_i|reset_counter  ; ram_top:memories[9].ram_top_i|counter[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.148      ;
; 0.906 ; ram_top:memories[12].ram_top_i|reset_counter ; ram_top:memories[12].ram_top_i|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.148      ;
; 0.906 ; ram_top:memories[0].ram_top_i|reset_counter  ; ram_top:memories[0].ram_top_i|counter[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.148      ;
; 0.907 ; ram_top:memories[16].ram_top_i|reset_counter ; ram_top:memories[16].ram_top_i|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.148      ;
; 0.907 ; ram_top:memories[7].ram_top_i|reset_counter  ; ram_top:memories[7].ram_top_i|counter[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.148      ;
; 0.908 ; ram_top:memories[18].ram_top_i|reset_counter ; ram_top:memories[18].ram_top_i|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.151      ;
; 0.909 ; ram_top:memories[5].ram_top_i|reset_counter  ; ram_top:memories[5].ram_top_i|counter[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.151      ;
; 0.925 ; ram_top:memories[19].ram_top_i|reset_counter ; ram_top:memories[19].ram_top_i|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.167      ;
; 1.042 ; ram_top:memories[4].ram_top_i|reset_counter  ; ram_top:memories[4].ram_top_i|counter[14]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.285      ;
; 1.042 ; ram_top:memories[4].ram_top_i|reset_counter  ; ram_top:memories[4].ram_top_i|counter[13]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.285      ;
; 1.042 ; ram_top:memories[4].ram_top_i|reset_counter  ; ram_top:memories[4].ram_top_i|counter[12]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.285      ;
; 1.042 ; ram_top:memories[4].ram_top_i|reset_counter  ; ram_top:memories[4].ram_top_i|counter[11]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.285      ;
; 1.042 ; ram_top:memories[4].ram_top_i|reset_counter  ; ram_top:memories[4].ram_top_i|counter[10]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.285      ;
; 1.042 ; ram_top:memories[4].ram_top_i|reset_counter  ; ram_top:memories[4].ram_top_i|counter[9]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.285      ;
; 1.042 ; ram_top:memories[4].ram_top_i|reset_counter  ; ram_top:memories[4].ram_top_i|counter[8]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.285      ;
; 1.042 ; ram_top:memories[4].ram_top_i|reset_counter  ; ram_top:memories[4].ram_top_i|counter[7]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.285      ;
; 1.042 ; ram_top:memories[4].ram_top_i|reset_counter  ; ram_top:memories[4].ram_top_i|counter[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.285      ;
; 1.042 ; ram_top:memories[4].ram_top_i|reset_counter  ; ram_top:memories[4].ram_top_i|counter[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.285      ;
; 1.042 ; ram_top:memories[4].ram_top_i|reset_counter  ; ram_top:memories[4].ram_top_i|counter[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.285      ;
; 1.042 ; ram_top:memories[4].ram_top_i|reset_counter  ; ram_top:memories[4].ram_top_i|counter[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.285      ;
; 1.042 ; ram_top:memories[4].ram_top_i|reset_counter  ; ram_top:memories[4].ram_top_i|counter[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.285      ;
; 1.042 ; ram_top:memories[4].ram_top_i|reset_counter  ; ram_top:memories[4].ram_top_i|counter[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.285      ;
; 1.072 ; ram_top:memories[16].ram_top_i|reset_counter ; ram_top:memories[16].ram_top_i|counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.315      ;
; 1.072 ; ram_top:memories[16].ram_top_i|reset_counter ; ram_top:memories[16].ram_top_i|counter[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.315      ;
; 1.072 ; ram_top:memories[16].ram_top_i|reset_counter ; ram_top:memories[16].ram_top_i|counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.315      ;
; 1.072 ; ram_top:memories[16].ram_top_i|reset_counter ; ram_top:memories[16].ram_top_i|counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.315      ;
; 1.072 ; ram_top:memories[16].ram_top_i|reset_counter ; ram_top:memories[16].ram_top_i|counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.315      ;
; 1.072 ; ram_top:memories[16].ram_top_i|reset_counter ; ram_top:memories[16].ram_top_i|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.315      ;
; 1.072 ; ram_top:memories[16].ram_top_i|reset_counter ; ram_top:memories[16].ram_top_i|counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.315      ;
; 1.072 ; ram_top:memories[16].ram_top_i|reset_counter ; ram_top:memories[16].ram_top_i|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.315      ;
; 1.072 ; ram_top:memories[16].ram_top_i|reset_counter ; ram_top:memories[16].ram_top_i|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.315      ;
; 1.072 ; ram_top:memories[16].ram_top_i|reset_counter ; ram_top:memories[16].ram_top_i|counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.315      ;
; 1.072 ; ram_top:memories[16].ram_top_i|reset_counter ; ram_top:memories[16].ram_top_i|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.315      ;
; 1.072 ; ram_top:memories[16].ram_top_i|reset_counter ; ram_top:memories[16].ram_top_i|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.315      ;
; 1.072 ; ram_top:memories[16].ram_top_i|reset_counter ; ram_top:memories[16].ram_top_i|counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.315      ;
; 1.072 ; ram_top:memories[16].ram_top_i|reset_counter ; ram_top:memories[16].ram_top_i|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.315      ;
; 1.074 ; ram_top:memories[12].ram_top_i|reset_counter ; ram_top:memories[12].ram_top_i|counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.317      ;
; 1.074 ; ram_top:memories[12].ram_top_i|reset_counter ; ram_top:memories[12].ram_top_i|counter[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.317      ;
; 1.074 ; ram_top:memories[12].ram_top_i|reset_counter ; ram_top:memories[12].ram_top_i|counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.317      ;
; 1.074 ; ram_top:memories[12].ram_top_i|reset_counter ; ram_top:memories[12].ram_top_i|counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.317      ;
; 1.074 ; ram_top:memories[12].ram_top_i|reset_counter ; ram_top:memories[12].ram_top_i|counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.317      ;
; 1.074 ; ram_top:memories[12].ram_top_i|reset_counter ; ram_top:memories[12].ram_top_i|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.317      ;
; 1.074 ; ram_top:memories[12].ram_top_i|reset_counter ; ram_top:memories[12].ram_top_i|counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.317      ;
; 1.074 ; ram_top:memories[12].ram_top_i|reset_counter ; ram_top:memories[12].ram_top_i|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.317      ;
; 1.074 ; ram_top:memories[12].ram_top_i|reset_counter ; ram_top:memories[12].ram_top_i|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.317      ;
; 1.074 ; ram_top:memories[12].ram_top_i|reset_counter ; ram_top:memories[12].ram_top_i|counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.317      ;
; 1.074 ; ram_top:memories[12].ram_top_i|reset_counter ; ram_top:memories[12].ram_top_i|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.317      ;
; 1.074 ; ram_top:memories[12].ram_top_i|reset_counter ; ram_top:memories[12].ram_top_i|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.317      ;
; 1.074 ; ram_top:memories[12].ram_top_i|reset_counter ; ram_top:memories[12].ram_top_i|counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.317      ;
; 1.074 ; ram_top:memories[12].ram_top_i|reset_counter ; ram_top:memories[12].ram_top_i|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.317      ;
; 1.074 ; ram_top:memories[17].ram_top_i|reset_counter ; ram_top:memories[17].ram_top_i|counter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.317      ;
; 1.074 ; ram_top:memories[17].ram_top_i|reset_counter ; ram_top:memories[17].ram_top_i|counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.317      ;
; 1.074 ; ram_top:memories[17].ram_top_i|reset_counter ; ram_top:memories[17].ram_top_i|counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.317      ;
; 1.074 ; ram_top:memories[17].ram_top_i|reset_counter ; ram_top:memories[17].ram_top_i|counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.317      ;
; 1.074 ; ram_top:memories[17].ram_top_i|reset_counter ; ram_top:memories[17].ram_top_i|counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.317      ;
; 1.074 ; ram_top:memories[17].ram_top_i|reset_counter ; ram_top:memories[17].ram_top_i|counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.317      ;
; 1.074 ; ram_top:memories[17].ram_top_i|reset_counter ; ram_top:memories[17].ram_top_i|counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.317      ;
; 1.074 ; ram_top:memories[17].ram_top_i|reset_counter ; ram_top:memories[17].ram_top_i|counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.317      ;
; 1.074 ; ram_top:memories[17].ram_top_i|reset_counter ; ram_top:memories[17].ram_top_i|counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.317      ;
; 1.074 ; ram_top:memories[17].ram_top_i|reset_counter ; ram_top:memories[17].ram_top_i|counter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.317      ;
; 1.074 ; ram_top:memories[17].ram_top_i|reset_counter ; ram_top:memories[17].ram_top_i|counter[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.317      ;
; 1.074 ; ram_top:memories[17].ram_top_i|reset_counter ; ram_top:memories[17].ram_top_i|counter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.317      ;
; 1.074 ; ram_top:memories[17].ram_top_i|reset_counter ; ram_top:memories[17].ram_top_i|counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.317      ;
; 1.074 ; ram_top:memories[17].ram_top_i|reset_counter ; ram_top:memories[17].ram_top_i|counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.317      ;
; 1.074 ; ram_top:memories[17].ram_top_i|reset_counter ; ram_top:memories[17].ram_top_i|counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.317      ;
; 1.080 ; ram_top:memories[10].ram_top_i|reset_counter ; ram_top:memories[10].ram_top_i|counter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.323      ;
; 1.080 ; ram_top:memories[10].ram_top_i|reset_counter ; ram_top:memories[10].ram_top_i|counter[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.323      ;
; 1.080 ; ram_top:memories[10].ram_top_i|reset_counter ; ram_top:memories[10].ram_top_i|counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.323      ;
; 1.080 ; ram_top:memories[10].ram_top_i|reset_counter ; ram_top:memories[10].ram_top_i|counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.323      ;
; 1.080 ; ram_top:memories[10].ram_top_i|reset_counter ; ram_top:memories[10].ram_top_i|counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.323      ;
; 1.080 ; ram_top:memories[10].ram_top_i|reset_counter ; ram_top:memories[10].ram_top_i|counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.323      ;
; 1.080 ; ram_top:memories[10].ram_top_i|reset_counter ; ram_top:memories[10].ram_top_i|counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.323      ;
; 1.080 ; ram_top:memories[10].ram_top_i|reset_counter ; ram_top:memories[10].ram_top_i|counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.323      ;
; 1.080 ; ram_top:memories[10].ram_top_i|reset_counter ; ram_top:memories[10].ram_top_i|counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.323      ;
; 1.080 ; ram_top:memories[10].ram_top_i|reset_counter ; ram_top:memories[10].ram_top_i|counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.323      ;
; 1.080 ; ram_top:memories[10].ram_top_i|reset_counter ; ram_top:memories[10].ram_top_i|counter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.323      ;
; 1.080 ; ram_top:memories[10].ram_top_i|reset_counter ; ram_top:memories[10].ram_top_i|counter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.323      ;
; 1.080 ; ram_top:memories[10].ram_top_i|reset_counter ; ram_top:memories[10].ram_top_i|counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.323      ;
; 1.080 ; ram_top:memories[10].ram_top_i|reset_counter ; ram_top:memories[10].ram_top_i|counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.323      ;
; 1.080 ; ram_top:memories[10].ram_top_i|reset_counter ; ram_top:memories[10].ram_top_i|counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.323      ;
; 1.089 ; ram_top:memories[21].ram_top_i|reset_counter ; ram_top:memories[21].ram_top_i|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.332      ;
; 1.094 ; ram_top:memories[23].ram_top_i|reset_counter ; ram_top:memories[23].ram_top_i|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.335      ;
; 1.251 ; ram_top:memories[6].ram_top_i|reset_counter  ; ram_top:memories[6].ram_top_i|counter[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.497      ;
; 1.261 ; ram_top:memories[3].ram_top_i|reset_counter  ; ram_top:memories[3].ram_top_i|counter[14]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.503      ;
; 1.261 ; ram_top:memories[3].ram_top_i|reset_counter  ; ram_top:memories[3].ram_top_i|counter[13]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.503      ;
; 1.261 ; ram_top:memories[3].ram_top_i|reset_counter  ; ram_top:memories[3].ram_top_i|counter[12]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.503      ;
; 1.261 ; ram_top:memories[3].ram_top_i|reset_counter  ; ram_top:memories[3].ram_top_i|counter[11]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.503      ;
; 1.261 ; ram_top:memories[3].ram_top_i|reset_counter  ; ram_top:memories[3].ram_top_i|counter[10]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.503      ;
; 1.261 ; ram_top:memories[3].ram_top_i|reset_counter  ; ram_top:memories[3].ram_top_i|counter[9]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.503      ;
; 1.261 ; ram_top:memories[3].ram_top_i|reset_counter  ; ram_top:memories[3].ram_top_i|counter[8]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.503      ;
; 1.261 ; ram_top:memories[3].ram_top_i|reset_counter  ; ram_top:memories[3].ram_top_i|counter[7]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.503      ;
; 1.261 ; ram_top:memories[3].ram_top_i|reset_counter  ; ram_top:memories[3].ram_top_i|counter[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.503      ;
; 1.261 ; ram_top:memories[3].ram_top_i|reset_counter  ; ram_top:memories[3].ram_top_i|counter[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.503      ;
; 1.261 ; ram_top:memories[3].ram_top_i|reset_counter  ; ram_top:memories[3].ram_top_i|counter[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.503      ;
; 1.261 ; ram_top:memories[3].ram_top_i|reset_counter  ; ram_top:memories[3].ram_top_i|counter[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.503      ;
; 1.261 ; ram_top:memories[3].ram_top_i|reset_counter  ; ram_top:memories[3].ram_top_i|counter[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.503      ;
+-------+----------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 3.256 ; 0.000           ;
+----------+-------+-----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -0.138 ; -0.345        ;
+----------+--------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; 14.766 ; 0.000             ;
+----------+--------+-------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 0.486 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+-------+-------------------------------+
; Clock    ; Slack ; End Point TNS                 ;
+----------+-------+-------------------------------+
; CLOCK_50 ; 4.390 ; 0.000                         ;
+----------+-------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                            ; To Node                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.256  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|altsyncram:altsyncram4|altsyncram_5lv:auto_generated|ram_block1a0~porta_we_reg ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.086      ; 3.036      ;
; 3.611  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C1_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.267      ; 2.862      ;
; 3.616  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C3_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.267      ; 2.857      ;
; 3.714  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C2_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.267      ; 2.759      ;
; 3.838  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.267      ; 2.635      ;
; 3.950  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C4_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.267      ; 2.523      ;
; 4.182  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state                                                        ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.275      ; 2.299      ;
; 4.220  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                            ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.275      ; 2.261      ;
; 4.272  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[1]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.266      ; 2.200      ;
; 4.277  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[2]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.266      ; 2.195      ;
; 4.352  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[4]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.266      ; 2.120      ;
; 4.355  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[3]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.266      ; 2.117      ;
; 4.462  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[0]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.266      ; 2.010      ;
; 4.921  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|configupdate2_state                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|configupdate3_state ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.351      ; 0.437      ;
; 12.414 ; ram_top:memories[1].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 7.509      ;
; 12.425 ; ram_top:memories[4].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 7.553      ;
; 12.443 ; ram_top:memories[1].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 7.480      ;
; 12.452 ; ram_top:memories[1].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 7.487      ;
; 12.454 ; ram_top:memories[4].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 7.524      ;
; 12.463 ; ram_top:memories[4].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.013     ; 7.531      ;
; 12.534 ; ram_top:memories[1].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 7.389      ;
; 12.545 ; ram_top:memories[4].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 7.433      ;
; 12.638 ; ram_top:memories[3].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 7.289      ;
; 12.641 ; ram_top:memories[7].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.341      ;
; 12.667 ; ram_top:memories[3].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 7.260      ;
; 12.670 ; ram_top:memories[7].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.312      ;
; 12.676 ; ram_top:memories[3].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 7.267      ;
; 12.679 ; ram_top:memories[7].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 7.319      ;
; 12.708 ; ram_top:memories[2].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 7.199      ;
; 12.711 ; ram_top:memories[5].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 7.247      ;
; 12.737 ; ram_top:memories[2].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 7.170      ;
; 12.740 ; ram_top:memories[5].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 7.218      ;
; 12.746 ; ram_top:memories[2].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 7.177      ;
; 12.749 ; ram_top:memories[5].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 7.225      ;
; 12.758 ; ram_top:memories[3].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 7.169      ;
; 12.761 ; ram_top:memories[7].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.221      ;
; 12.812 ; CLOCK_50                                                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 15.000       ; 1.546      ; 3.741      ;
; 12.828 ; ram_top:memories[2].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 7.079      ;
; 12.831 ; ram_top:memories[5].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 7.127      ;
; 12.841 ; CLOCK_50                                                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 15.000       ; 1.546      ; 3.712      ;
; 12.850 ; CLOCK_50                                                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 15.000       ; 1.562      ; 3.719      ;
; 12.932 ; CLOCK_50                                                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 15.000       ; 1.546      ; 3.621      ;
; 13.047 ; ram_top:memories[19].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 6.914      ;
; 13.076 ; ram_top:memories[19].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 6.885      ;
; 13.085 ; ram_top:memories[19].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 6.892      ;
; 13.167 ; ram_top:memories[19].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 6.794      ;
; 13.307 ; ram_top:memories[16].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 6.659      ;
; 13.317 ; ram_top:memories[6].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 6.630      ;
; 13.336 ; ram_top:memories[16].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 6.630      ;
; 13.345 ; ram_top:memories[16].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 6.637      ;
; 13.346 ; ram_top:memories[6].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 6.601      ;
; 13.353 ; ram_top:memories[18].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 6.587      ;
; 13.355 ; ram_top:memories[6].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.608      ;
; 13.382 ; ram_top:memories[18].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 6.558      ;
; 13.391 ; ram_top:memories[18].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 6.565      ;
; 13.427 ; ram_top:memories[16].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 6.539      ;
; 13.437 ; ram_top:memories[6].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 6.510      ;
; 13.455 ; ram_top:memories[10].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.474      ;
; 13.465 ; ram_top:memories[8].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 6.478      ;
; 13.473 ; ram_top:memories[18].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 6.467      ;
; 13.484 ; ram_top:memories[10].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.445      ;
; 13.493 ; ram_top:memories[10].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 6.452      ;
; 13.494 ; ram_top:memories[8].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 6.449      ;
; 13.503 ; ram_top:memories[8].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 6.456      ;
; 13.568 ; ram_top:memories[12].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.361      ;
; 13.575 ; ram_top:memories[10].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.354      ;
; 13.585 ; ram_top:memories[8].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 6.358      ;
; 13.597 ; ram_top:memories[12].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.332      ;
; 13.606 ; ram_top:memories[12].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 6.339      ;
; 13.688 ; ram_top:memories[12].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.241      ;
; 13.703 ; ram_top:memories[0].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 6.258      ;
; 13.712 ; ram_top:memories[17].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 6.211      ;
; 13.732 ; ram_top:memories[0].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 6.229      ;
; 13.741 ; ram_top:memories[17].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 6.182      ;
; 13.741 ; ram_top:memories[0].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 6.236      ;
; 13.750 ; ram_top:memories[17].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 6.189      ;
; 13.788 ; ram_top:memories[11].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.139      ;
; 13.817 ; ram_top:memories[11].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.110      ;
; 13.823 ; ram_top:memories[23].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.115      ;
; 13.823 ; ram_top:memories[0].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 6.138      ;
; 13.826 ; ram_top:memories[11].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 6.117      ;
; 13.832 ; ram_top:memories[17].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 6.091      ;
; 13.852 ; ram_top:memories[23].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.086      ;
; 13.853 ; ram_top:memories[21].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 6.061      ;
; 13.861 ; ram_top:memories[23].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 6.093      ;
; 13.870 ; ram_top:memories[15].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 6.049      ;
; 13.882 ; ram_top:memories[21].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 6.032      ;
; 13.891 ; ram_top:memories[21].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 6.039      ;
; 13.899 ; ram_top:memories[15].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 6.020      ;
; 13.908 ; ram_top:memories[11].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.019      ;
; 13.908 ; ram_top:memories[15].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 6.027      ;
; 13.943 ; ram_top:memories[23].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.995      ;
; 13.973 ; ram_top:memories[21].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 5.941      ;
; 13.977 ; ram_top:memories[14].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 5.942      ;
; 13.990 ; ram_top:memories[15].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 5.929      ;
; 14.000 ; ram_top:memories[22].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.928      ;
; 14.006 ; ram_top:memories[14].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 5.913      ;
; 14.015 ; ram_top:memories[14].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 5.920      ;
; 14.029 ; ram_top:memories[22].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.899      ;
; 14.038 ; ram_top:memories[22].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 5.906      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.138 ; ram_top:memories[16].ram_top_i|state.test                                                                                                                                                                        ; ram_top:memories[16].ram_top_i|latch_errors                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.947      ; 0.893      ;
; -0.092 ; ram_top:memories[20].ram_top_i|state.test                                                                                                                                                                        ; ram_top:memories[20].ram_top_i|latch_errors                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.089      ; 1.081      ;
; -0.085 ; ram_top:memories[19].ram_top_i|state.test                                                                                                                                                                        ; ram_top:memories[19].ram_top_i|latch_errors                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.942      ; 0.941      ;
; -0.028 ; ram_top:memories[23].ram_top_i|state.test                                                                                                                                                                        ; ram_top:memories[23].ram_top_i|latch_errors                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.103      ; 1.159      ;
; -0.002 ; ram_top:memories[8].ram_top_i|state.test                                                                                                                                                                         ; ram_top:memories[8].ram_top_i|latch_errors                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.591      ; 0.673      ;
; 0.004  ; ram_top:memories[18].ram_top_i|state.test                                                                                                                                                                        ; ram_top:memories[18].ram_top_i|latch_errors                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.641      ; 0.729      ;
; 0.004  ; ram_top:memories[21].ram_top_i|state.test                                                                                                                                                                        ; ram_top:memories[21].ram_top_i|latch_errors                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.858      ; 0.946      ;
; 0.039  ; ram_top:memories[4].ram_top_i|state.test                                                                                                                                                                         ; ram_top:memories[4].ram_top_i|latch_errors                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.474      ; 0.597      ;
; 0.053  ; ram_top:memories[15].ram_top_i|state.test                                                                                                                                                                        ; ram_top:memories[15].ram_top_i|latch_errors                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.639      ; 0.776      ;
; 0.054  ; ram_top:memories[11].ram_top_i|state.test                                                                                                                                                                        ; ram_top:memories[11].ram_top_i|latch_errors                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.637      ; 0.775      ;
; 0.076  ; ram_top:memories[12].ram_top_i|state.test                                                                                                                                                                        ; ram_top:memories[12].ram_top_i|latch_errors                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.582      ; 0.742      ;
; 0.079  ; ram_top:memories[7].ram_top_i|state.test                                                                                                                                                                         ; ram_top:memories[7].ram_top_i|latch_errors                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.350      ; 0.513      ;
; 0.107  ; ram_top:memories[22].ram_top_i|state.test                                                                                                                                                                        ; ram_top:memories[22].ram_top_i|latch_errors                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.732      ; 0.923      ;
; 0.115  ; ram_top:memories[17].ram_top_i|state.test                                                                                                                                                                        ; ram_top:memories[17].ram_top_i|latch_errors                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.462      ; 0.661      ;
; 0.181  ; ram_top:memories[15].ram_top_i|state.wait_3_uart                                                                                                                                                                 ; ram_top:memories[15].ram_top_i|state.wait_3_uart                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[15].ram_top_i|state.wait_2_uart                                                                                                                                                                 ; ram_top:memories[15].ram_top_i|state.wait_2_uart                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[12].ram_top_i|state.wait_freq                                                                                                                                                                   ; ram_top:memories[12].ram_top_i|state.wait_freq                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[12].ram_top_i|state.test                                                                                                                                                                        ; ram_top:memories[12].ram_top_i|state.test                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[12].ram_top_i|state.wait_align                                                                                                                                                                  ; ram_top:memories[12].ram_top_i|state.wait_align                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[12].ram_top_i|state.wait_write                                                                                                                                                                  ; ram_top:memories[12].ram_top_i|state.wait_write                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[12].ram_top_i|state.wait_3_uart                                                                                                                                                                 ; ram_top:memories[12].ram_top_i|state.wait_3_uart                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[12].ram_top_i|state.wait_2_uart                                                                                                                                                                 ; ram_top:memories[12].ram_top_i|state.wait_2_uart                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[12].ram_top_i|state.wait_1_uart                                                                                                                                                                 ; ram_top:memories[12].ram_top_i|state.wait_1_uart                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[12].ram_top_i|state.finish_state                                                                                                                                                                ; ram_top:memories[12].ram_top_i|state.finish_state                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[13].ram_top_i|state.wait_freq                                                                                                                                                                   ; ram_top:memories[13].ram_top_i|state.wait_freq                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[13].ram_top_i|state.finish_state                                                                                                                                                                ; ram_top:memories[13].ram_top_i|state.finish_state                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[13].ram_top_i|state.wait_align                                                                                                                                                                  ; ram_top:memories[13].ram_top_i|state.wait_align                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[13].ram_top_i|state.wait_write                                                                                                                                                                  ; ram_top:memories[13].ram_top_i|state.wait_write                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[13].ram_top_i|state.test                                                                                                                                                                        ; ram_top:memories[13].ram_top_i|state.test                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[20].ram_top_i|state.wait_freq                                                                                                                                                                   ; ram_top:memories[20].ram_top_i|state.wait_freq                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[20].ram_top_i|state.test                                                                                                                                                                        ; ram_top:memories[20].ram_top_i|state.test                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[20].ram_top_i|state.wait_align                                                                                                                                                                  ; ram_top:memories[20].ram_top_i|state.wait_align                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[20].ram_top_i|state.wait_write                                                                                                                                                                  ; ram_top:memories[20].ram_top_i|state.wait_write                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[20].ram_top_i|state.wait_1_uart                                                                                                                                                                 ; ram_top:memories[20].ram_top_i|state.wait_1_uart                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[20].ram_top_i|state.wait_2_uart                                                                                                                                                                 ; ram_top:memories[20].ram_top_i|state.wait_2_uart                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[20].ram_top_i|state.wait_3_uart                                                                                                                                                                 ; ram_top:memories[20].ram_top_i|state.wait_3_uart                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[21].ram_top_i|state.finish_state                                                                                                                                                                ; ram_top:memories[21].ram_top_i|state.finish_state                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[17].ram_top_i|state.finish_state                                                                                                                                                                ; ram_top:memories[17].ram_top_i|state.finish_state                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[0]                                                                                               ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[8]                                                                                               ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[8]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[0] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[1] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[2] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[3] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[4] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[5] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[6] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                          ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                   ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff        ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|usedw_is_2_dff  ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|usedw_is_2_dff  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[8].ram_top_i|state.wait_freq                                                                                                                                                                    ; ram_top:memories[8].ram_top_i|state.wait_freq                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[8].ram_top_i|state.test                                                                                                                                                                         ; ram_top:memories[8].ram_top_i|state.test                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[8].ram_top_i|state.wait_align                                                                                                                                                                   ; ram_top:memories[8].ram_top_i|state.wait_align                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[8].ram_top_i|state.wait_write                                                                                                                                                                   ; ram_top:memories[8].ram_top_i|state.wait_write                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[9].ram_top_i|state.wait_freq                                                                                                                                                                    ; ram_top:memories[9].ram_top_i|state.wait_freq                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[9].ram_top_i|state.test                                                                                                                                                                         ; ram_top:memories[9].ram_top_i|state.test                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[9].ram_top_i|state.wait_align                                                                                                                                                                   ; ram_top:memories[9].ram_top_i|state.wait_align                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[9].ram_top_i|state.wait_write                                                                                                                                                                   ; ram_top:memories[9].ram_top_i|state.wait_write                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[9].ram_top_i|state.wait_3_uart                                                                                                                                                                  ; ram_top:memories[9].ram_top_i|state.wait_3_uart                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[9].ram_top_i|state.wait_2_uart                                                                                                                                                                  ; ram_top:memories[9].ram_top_i|state.wait_2_uart                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[1].ram_top_i|state.wait_freq                                                                                                                                                                    ; ram_top:memories[1].ram_top_i|state.wait_freq                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[1].ram_top_i|state.finish_state                                                                                                                                                                 ; ram_top:memories[1].ram_top_i|state.finish_state                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[1].ram_top_i|state.wait_1_uart                                                                                                                                                                  ; ram_top:memories[1].ram_top_i|state.wait_1_uart                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[1].ram_top_i|state.wait_3_uart                                                                                                                                                                  ; ram_top:memories[1].ram_top_i|state.wait_3_uart                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[1].ram_top_i|state.wait_2_uart                                                                                                                                                                  ; ram_top:memories[1].ram_top_i|state.wait_2_uart                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[1].ram_top_i|state.test                                                                                                                                                                         ; ram_top:memories[1].ram_top_i|state.test                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[1].ram_top_i|state.wait_align                                                                                                                                                                   ; ram_top:memories[1].ram_top_i|state.wait_align                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[1].ram_top_i|state.wait_write                                                                                                                                                                   ; ram_top:memories[1].ram_top_i|state.wait_write                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[2].ram_top_i|state.wait_freq                                                                                                                                                                    ; ram_top:memories[2].ram_top_i|state.wait_freq                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[2].ram_top_i|state.wait_3_uart                                                                                                                                                                  ; ram_top:memories[2].ram_top_i|state.wait_3_uart                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[2].ram_top_i|state.wait_2_uart                                                                                                                                                                  ; ram_top:memories[2].ram_top_i|state.wait_2_uart                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[2].ram_top_i|state.wait_1_uart                                                                                                                                                                  ; ram_top:memories[2].ram_top_i|state.wait_1_uart                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[2].ram_top_i|state.finish_state                                                                                                                                                                 ; ram_top:memories[2].ram_top_i|state.finish_state                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[2].ram_top_i|state.test                                                                                                                                                                         ; ram_top:memories[2].ram_top_i|state.test                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[2].ram_top_i|state.wait_align                                                                                                                                                                   ; ram_top:memories[2].ram_top_i|state.wait_align                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[2].ram_top_i|state.wait_write                                                                                                                                                                   ; ram_top:memories[2].ram_top_i|state.wait_write                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                    ; ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                   ; ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                   ; ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                   ; ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                   ; ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                   ; ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                    ; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                   ; ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.182  ; ram_top:memories[15].ram_top_i|state.wait_freq                                                                                                                                                                   ; ram_top:memories[15].ram_top_i|state.wait_freq                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; ram_top:memories[15].ram_top_i|state.wait_write                                                                                                                                                                  ; ram_top:memories[15].ram_top_i|state.wait_write                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; ram_top:memories[15].ram_top_i|state.test                                                                                                                                                                        ; ram_top:memories[15].ram_top_i|state.test                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; ram_top:memories[15].ram_top_i|state.wait_align                                                                                                                                                                  ; ram_top:memories[15].ram_top_i|state.wait_align                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; ram_top:memories[15].ram_top_i|state.finish_state                                                                                                                                                                ; ram_top:memories[15].ram_top_i|state.finish_state                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; ram_top:memories[15].ram_top_i|state.wait_1_uart                                                                                                                                                                 ; ram_top:memories[15].ram_top_i|state.wait_1_uart                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; ram_top:memories[14].ram_top_i|state.finish_state                                                                                                                                                                ; ram_top:memories[14].ram_top_i|state.finish_state                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; ram_top:memories[14].ram_top_i|state.wait_3_uart                                                                                                                                                                 ; ram_top:memories[14].ram_top_i|state.wait_3_uart                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; ram_top:memories[23].ram_top_i|state.finish_state                                                                                                                                                                ; ram_top:memories[23].ram_top_i|state.finish_state                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; ram_top:memories[23].ram_top_i|state.wait_3_uart                                                                                                                                                                 ; ram_top:memories[23].ram_top_i|state.wait_3_uart                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; ram_top:memories[23].ram_top_i|state.wait_1_uart                                                                                                                                                                 ; ram_top:memories[23].ram_top_i|state.wait_1_uart                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; ram_top:memories[23].ram_top_i|state.wait_2_uart                                                                                                                                                                 ; ram_top:memories[23].ram_top_i|state.wait_2_uart                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; ram_top:memories[22].ram_top_i|state.wait_freq                                                                                                                                                                   ; ram_top:memories[22].ram_top_i|state.wait_freq                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; ram_top:memories[22].ram_top_i|state.test                                                                                                                                                                        ; ram_top:memories[22].ram_top_i|state.test                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; ram_top:memories[22].ram_top_i|state.wait_align                                                                                                                                                                  ; ram_top:memories[22].ram_top_i|state.wait_align                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                  ;
+--------+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.766 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.161      ;
; 14.766 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.161      ;
; 14.766 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.161      ;
; 14.766 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.161      ;
; 14.766 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.161      ;
; 14.766 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.161      ;
; 14.766 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.161      ;
; 14.766 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.161      ;
; 14.777 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 5.205      ;
; 14.777 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 5.205      ;
; 14.777 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 5.205      ;
; 14.777 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 5.205      ;
; 14.777 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 5.205      ;
; 14.777 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 5.205      ;
; 14.777 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 5.205      ;
; 14.777 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 5.205      ;
; 14.863 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 5.060      ;
; 14.863 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 5.060      ;
; 14.863 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 5.060      ;
; 14.863 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 5.060      ;
; 14.863 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 5.060      ;
; 14.863 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 5.060      ;
; 14.874 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 5.104      ;
; 14.874 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 5.104      ;
; 14.874 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 5.104      ;
; 14.874 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 5.104      ;
; 14.874 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 5.104      ;
; 14.874 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 5.104      ;
; 14.878 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.050      ;
; 14.878 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data9[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.050      ;
; 14.878 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data8[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.050      ;
; 14.878 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.050      ;
; 14.878 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.050      ;
; 14.889 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.094      ;
; 14.889 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data9[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.094      ;
; 14.889 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data8[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.094      ;
; 14.889 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.094      ;
; 14.889 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.094      ;
; 14.891 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.042      ;
; 14.891 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg6[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.042      ;
; 14.891 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.042      ;
; 14.891 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.042      ;
; 14.891 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.042      ;
; 14.891 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.042      ;
; 14.891 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.042      ;
; 14.891 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.042      ;
; 14.891 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.042      ;
; 14.891 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.042      ;
; 14.891 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data17[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.042      ;
; 14.891 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.042      ;
; 14.891 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.042      ;
; 14.891 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.042      ;
; 14.891 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.042      ;
; 14.898 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.031      ;
; 14.898 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.031      ;
; 14.898 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.031      ;
; 14.898 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.031      ;
; 14.898 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.031      ;
; 14.898 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.031      ;
; 14.898 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.031      ;
; 14.898 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.031      ;
; 14.898 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.031      ;
; 14.898 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.031      ;
; 14.898 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reset_state                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.031      ;
; 14.898 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_init_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.031      ;
; 14.902 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 5.086      ;
; 14.902 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg6[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 5.086      ;
; 14.902 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 5.086      ;
; 14.902 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 5.086      ;
; 14.902 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 5.086      ;
; 14.902 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 5.086      ;
; 14.902 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 5.086      ;
; 14.902 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 5.086      ;
; 14.902 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 5.086      ;
; 14.902 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 5.086      ;
; 14.902 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data17[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 5.086      ;
; 14.902 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 5.086      ;
; 14.902 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 5.086      ;
; 14.902 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 5.086      ;
; 14.902 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 5.086      ;
; 14.909 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 5.021      ;
; 14.909 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 5.021      ;
; 14.909 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 5.075      ;
; 14.909 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 5.075      ;
; 14.909 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 5.075      ;
; 14.909 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 5.075      ;
; 14.909 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 5.075      ;
; 14.909 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 5.075      ;
; 14.909 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 5.075      ;
; 14.909 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 5.075      ;
; 14.909 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 5.075      ;
; 14.909 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 5.075      ;
; 14.909 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reset_state                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 5.075      ;
; 14.909 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_init_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 5.075      ;
; 14.920 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 5.065      ;
; 14.920 ; ram_top:memories[4].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 5.065      ;
; 14.928 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.997      ;
; 14.928 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.997      ;
; 14.928 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.997      ;
; 14.928 ; ram_top:memories[1].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.997      ;
+--------+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                ;
+-------+----------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.486 ; ram_top:memories[8].ram_top_i|reset_counter  ; ram_top:memories[8].ram_top_i|counter[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.612      ;
; 0.487 ; ram_top:memories[13].ram_top_i|reset_counter ; ram_top:memories[13].ram_top_i|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.613      ;
; 0.488 ; ram_top:memories[15].ram_top_i|reset_counter ; ram_top:memories[15].ram_top_i|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.614      ;
; 0.488 ; ram_top:memories[22].ram_top_i|reset_counter ; ram_top:memories[22].ram_top_i|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.614      ;
; 0.488 ; ram_top:memories[0].ram_top_i|reset_counter  ; ram_top:memories[0].ram_top_i|counter[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.613      ;
; 0.488 ; ram_top:memories[9].ram_top_i|reset_counter  ; ram_top:memories[9].ram_top_i|counter[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.614      ;
; 0.489 ; ram_top:memories[12].ram_top_i|reset_counter ; ram_top:memories[12].ram_top_i|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.614      ;
; 0.489 ; ram_top:memories[16].ram_top_i|reset_counter ; ram_top:memories[16].ram_top_i|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.612      ;
; 0.490 ; ram_top:memories[18].ram_top_i|reset_counter ; ram_top:memories[18].ram_top_i|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.614      ;
; 0.490 ; ram_top:memories[5].ram_top_i|reset_counter  ; ram_top:memories[5].ram_top_i|counter[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.614      ;
; 0.490 ; ram_top:memories[7].ram_top_i|reset_counter  ; ram_top:memories[7].ram_top_i|counter[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.613      ;
; 0.502 ; ram_top:memories[19].ram_top_i|reset_counter ; ram_top:memories[19].ram_top_i|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.626      ;
; 0.545 ; ram_top:memories[4].ram_top_i|reset_counter  ; ram_top:memories[4].ram_top_i|counter[14]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.671      ;
; 0.545 ; ram_top:memories[4].ram_top_i|reset_counter  ; ram_top:memories[4].ram_top_i|counter[13]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.671      ;
; 0.545 ; ram_top:memories[4].ram_top_i|reset_counter  ; ram_top:memories[4].ram_top_i|counter[12]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.671      ;
; 0.545 ; ram_top:memories[4].ram_top_i|reset_counter  ; ram_top:memories[4].ram_top_i|counter[11]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.671      ;
; 0.545 ; ram_top:memories[4].ram_top_i|reset_counter  ; ram_top:memories[4].ram_top_i|counter[10]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.671      ;
; 0.545 ; ram_top:memories[4].ram_top_i|reset_counter  ; ram_top:memories[4].ram_top_i|counter[9]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.671      ;
; 0.545 ; ram_top:memories[4].ram_top_i|reset_counter  ; ram_top:memories[4].ram_top_i|counter[8]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.671      ;
; 0.545 ; ram_top:memories[4].ram_top_i|reset_counter  ; ram_top:memories[4].ram_top_i|counter[7]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.671      ;
; 0.545 ; ram_top:memories[4].ram_top_i|reset_counter  ; ram_top:memories[4].ram_top_i|counter[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.671      ;
; 0.545 ; ram_top:memories[4].ram_top_i|reset_counter  ; ram_top:memories[4].ram_top_i|counter[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.671      ;
; 0.545 ; ram_top:memories[4].ram_top_i|reset_counter  ; ram_top:memories[4].ram_top_i|counter[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.671      ;
; 0.545 ; ram_top:memories[4].ram_top_i|reset_counter  ; ram_top:memories[4].ram_top_i|counter[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.671      ;
; 0.545 ; ram_top:memories[4].ram_top_i|reset_counter  ; ram_top:memories[4].ram_top_i|counter[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.671      ;
; 0.545 ; ram_top:memories[4].ram_top_i|reset_counter  ; ram_top:memories[4].ram_top_i|counter[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.671      ;
; 0.556 ; ram_top:memories[17].ram_top_i|reset_counter ; ram_top:memories[17].ram_top_i|counter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.681      ;
; 0.556 ; ram_top:memories[17].ram_top_i|reset_counter ; ram_top:memories[17].ram_top_i|counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.681      ;
; 0.556 ; ram_top:memories[17].ram_top_i|reset_counter ; ram_top:memories[17].ram_top_i|counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.681      ;
; 0.556 ; ram_top:memories[17].ram_top_i|reset_counter ; ram_top:memories[17].ram_top_i|counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.681      ;
; 0.556 ; ram_top:memories[17].ram_top_i|reset_counter ; ram_top:memories[17].ram_top_i|counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.681      ;
; 0.556 ; ram_top:memories[17].ram_top_i|reset_counter ; ram_top:memories[17].ram_top_i|counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.681      ;
; 0.556 ; ram_top:memories[17].ram_top_i|reset_counter ; ram_top:memories[17].ram_top_i|counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.681      ;
; 0.556 ; ram_top:memories[17].ram_top_i|reset_counter ; ram_top:memories[17].ram_top_i|counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.681      ;
; 0.556 ; ram_top:memories[17].ram_top_i|reset_counter ; ram_top:memories[17].ram_top_i|counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.681      ;
; 0.556 ; ram_top:memories[17].ram_top_i|reset_counter ; ram_top:memories[17].ram_top_i|counter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.681      ;
; 0.556 ; ram_top:memories[17].ram_top_i|reset_counter ; ram_top:memories[17].ram_top_i|counter[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.681      ;
; 0.556 ; ram_top:memories[17].ram_top_i|reset_counter ; ram_top:memories[17].ram_top_i|counter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.681      ;
; 0.556 ; ram_top:memories[17].ram_top_i|reset_counter ; ram_top:memories[17].ram_top_i|counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.681      ;
; 0.556 ; ram_top:memories[17].ram_top_i|reset_counter ; ram_top:memories[17].ram_top_i|counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.681      ;
; 0.556 ; ram_top:memories[17].ram_top_i|reset_counter ; ram_top:memories[17].ram_top_i|counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.681      ;
; 0.561 ; ram_top:memories[12].ram_top_i|reset_counter ; ram_top:memories[12].ram_top_i|counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.687      ;
; 0.561 ; ram_top:memories[12].ram_top_i|reset_counter ; ram_top:memories[12].ram_top_i|counter[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.687      ;
; 0.561 ; ram_top:memories[12].ram_top_i|reset_counter ; ram_top:memories[12].ram_top_i|counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.687      ;
; 0.561 ; ram_top:memories[12].ram_top_i|reset_counter ; ram_top:memories[12].ram_top_i|counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.687      ;
; 0.561 ; ram_top:memories[12].ram_top_i|reset_counter ; ram_top:memories[12].ram_top_i|counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.687      ;
; 0.561 ; ram_top:memories[12].ram_top_i|reset_counter ; ram_top:memories[12].ram_top_i|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.687      ;
; 0.561 ; ram_top:memories[12].ram_top_i|reset_counter ; ram_top:memories[12].ram_top_i|counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.687      ;
; 0.561 ; ram_top:memories[12].ram_top_i|reset_counter ; ram_top:memories[12].ram_top_i|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.687      ;
; 0.561 ; ram_top:memories[12].ram_top_i|reset_counter ; ram_top:memories[12].ram_top_i|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.687      ;
; 0.561 ; ram_top:memories[12].ram_top_i|reset_counter ; ram_top:memories[12].ram_top_i|counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.687      ;
; 0.561 ; ram_top:memories[12].ram_top_i|reset_counter ; ram_top:memories[12].ram_top_i|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.687      ;
; 0.561 ; ram_top:memories[12].ram_top_i|reset_counter ; ram_top:memories[12].ram_top_i|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.687      ;
; 0.561 ; ram_top:memories[12].ram_top_i|reset_counter ; ram_top:memories[12].ram_top_i|counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.687      ;
; 0.561 ; ram_top:memories[12].ram_top_i|reset_counter ; ram_top:memories[12].ram_top_i|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.687      ;
; 0.561 ; ram_top:memories[16].ram_top_i|reset_counter ; ram_top:memories[16].ram_top_i|counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.686      ;
; 0.561 ; ram_top:memories[16].ram_top_i|reset_counter ; ram_top:memories[16].ram_top_i|counter[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.686      ;
; 0.561 ; ram_top:memories[16].ram_top_i|reset_counter ; ram_top:memories[16].ram_top_i|counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.686      ;
; 0.561 ; ram_top:memories[16].ram_top_i|reset_counter ; ram_top:memories[16].ram_top_i|counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.686      ;
; 0.561 ; ram_top:memories[16].ram_top_i|reset_counter ; ram_top:memories[16].ram_top_i|counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.686      ;
; 0.561 ; ram_top:memories[16].ram_top_i|reset_counter ; ram_top:memories[16].ram_top_i|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.686      ;
; 0.561 ; ram_top:memories[16].ram_top_i|reset_counter ; ram_top:memories[16].ram_top_i|counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.686      ;
; 0.561 ; ram_top:memories[16].ram_top_i|reset_counter ; ram_top:memories[16].ram_top_i|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.686      ;
; 0.561 ; ram_top:memories[16].ram_top_i|reset_counter ; ram_top:memories[16].ram_top_i|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.686      ;
; 0.561 ; ram_top:memories[16].ram_top_i|reset_counter ; ram_top:memories[16].ram_top_i|counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.686      ;
; 0.561 ; ram_top:memories[16].ram_top_i|reset_counter ; ram_top:memories[16].ram_top_i|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.686      ;
; 0.561 ; ram_top:memories[16].ram_top_i|reset_counter ; ram_top:memories[16].ram_top_i|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.686      ;
; 0.561 ; ram_top:memories[16].ram_top_i|reset_counter ; ram_top:memories[16].ram_top_i|counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.686      ;
; 0.561 ; ram_top:memories[16].ram_top_i|reset_counter ; ram_top:memories[16].ram_top_i|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.686      ;
; 0.562 ; ram_top:memories[10].ram_top_i|reset_counter ; ram_top:memories[10].ram_top_i|counter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.688      ;
; 0.562 ; ram_top:memories[10].ram_top_i|reset_counter ; ram_top:memories[10].ram_top_i|counter[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.688      ;
; 0.562 ; ram_top:memories[10].ram_top_i|reset_counter ; ram_top:memories[10].ram_top_i|counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.688      ;
; 0.562 ; ram_top:memories[10].ram_top_i|reset_counter ; ram_top:memories[10].ram_top_i|counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.688      ;
; 0.562 ; ram_top:memories[10].ram_top_i|reset_counter ; ram_top:memories[10].ram_top_i|counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.688      ;
; 0.562 ; ram_top:memories[10].ram_top_i|reset_counter ; ram_top:memories[10].ram_top_i|counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.688      ;
; 0.562 ; ram_top:memories[10].ram_top_i|reset_counter ; ram_top:memories[10].ram_top_i|counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.688      ;
; 0.562 ; ram_top:memories[10].ram_top_i|reset_counter ; ram_top:memories[10].ram_top_i|counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.688      ;
; 0.562 ; ram_top:memories[10].ram_top_i|reset_counter ; ram_top:memories[10].ram_top_i|counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.688      ;
; 0.562 ; ram_top:memories[10].ram_top_i|reset_counter ; ram_top:memories[10].ram_top_i|counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.688      ;
; 0.562 ; ram_top:memories[10].ram_top_i|reset_counter ; ram_top:memories[10].ram_top_i|counter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.688      ;
; 0.562 ; ram_top:memories[10].ram_top_i|reset_counter ; ram_top:memories[10].ram_top_i|counter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.688      ;
; 0.562 ; ram_top:memories[10].ram_top_i|reset_counter ; ram_top:memories[10].ram_top_i|counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.688      ;
; 0.562 ; ram_top:memories[10].ram_top_i|reset_counter ; ram_top:memories[10].ram_top_i|counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.688      ;
; 0.562 ; ram_top:memories[10].ram_top_i|reset_counter ; ram_top:memories[10].ram_top_i|counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.688      ;
; 0.565 ; ram_top:memories[21].ram_top_i|reset_counter ; ram_top:memories[21].ram_top_i|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.691      ;
; 0.567 ; ram_top:memories[23].ram_top_i|reset_counter ; ram_top:memories[23].ram_top_i|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.690      ;
; 0.647 ; ram_top:memories[6].ram_top_i|reset_counter  ; ram_top:memories[6].ram_top_i|counter[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.775      ;
; 0.650 ; ram_top:memories[11].ram_top_i|reset_counter ; ram_top:memories[11].ram_top_i|counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.777      ;
; 0.650 ; ram_top:memories[11].ram_top_i|reset_counter ; ram_top:memories[11].ram_top_i|counter[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.777      ;
; 0.650 ; ram_top:memories[11].ram_top_i|reset_counter ; ram_top:memories[11].ram_top_i|counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.777      ;
; 0.650 ; ram_top:memories[11].ram_top_i|reset_counter ; ram_top:memories[11].ram_top_i|counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.777      ;
; 0.650 ; ram_top:memories[11].ram_top_i|reset_counter ; ram_top:memories[11].ram_top_i|counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.777      ;
; 0.650 ; ram_top:memories[11].ram_top_i|reset_counter ; ram_top:memories[11].ram_top_i|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.777      ;
; 0.650 ; ram_top:memories[11].ram_top_i|reset_counter ; ram_top:memories[11].ram_top_i|counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.777      ;
; 0.650 ; ram_top:memories[11].ram_top_i|reset_counter ; ram_top:memories[11].ram_top_i|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.777      ;
; 0.650 ; ram_top:memories[11].ram_top_i|reset_counter ; ram_top:memories[11].ram_top_i|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.777      ;
; 0.650 ; ram_top:memories[11].ram_top_i|reset_counter ; ram_top:memories[11].ram_top_i|counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.777      ;
; 0.650 ; ram_top:memories[11].ram_top_i|reset_counter ; ram_top:memories[11].ram_top_i|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.777      ;
; 0.650 ; ram_top:memories[11].ram_top_i|reset_counter ; ram_top:memories[11].ram_top_i|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.777      ;
; 0.650 ; ram_top:memories[11].ram_top_i|reset_counter ; ram_top:memories[11].ram_top_i|counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.777      ;
+-------+----------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+-------+--------+----------+---------+---------------------+
; Clock            ; Setup ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+--------+----------+---------+---------------------+
; Worst-case Slack ; 0.312 ; -0.138 ; 10.118   ; 0.486   ; 4.055               ;
;  CLOCK_50        ; 0.312 ; -0.138 ; 10.118   ; 0.486   ; 4.055               ;
; Design-wide TNS  ; 0.0   ; -0.345 ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50        ; 0.000 ; -0.345 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+-------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[4]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; UART_TXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 57194    ; 4        ; 20       ; 1        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 57194    ; 4        ; 20       ; 1        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 1992     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 1992     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 24    ; 24   ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 2048  ; 2048 ;
; Unconstrained Output Ports      ; 43    ; 43   ;
; Unconstrained Output Port Paths ; 1711  ; 1711 ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------+
; Clock Status Summary                                                           ;
+----------------------------------------------+----------+------+---------------+
; Target                                       ; Clock    ; Type ; Status        ;
+----------------------------------------------+----------+------+---------------+
; CLOCK_50                                     ; CLOCK_50 ; Base ; Constrained   ;
; ram_top:memories[0].ram_top_i|freq_latch[0]  ;          ; Base ; Unconstrained ;
; ram_top:memories[1].ram_top_i|freq_latch[0]  ;          ; Base ; Unconstrained ;
; ram_top:memories[2].ram_top_i|freq_latch[0]  ;          ; Base ; Unconstrained ;
; ram_top:memories[3].ram_top_i|freq_latch[0]  ;          ; Base ; Unconstrained ;
; ram_top:memories[4].ram_top_i|freq_latch[0]  ;          ; Base ; Unconstrained ;
; ram_top:memories[5].ram_top_i|freq_latch[0]  ;          ; Base ; Unconstrained ;
; ram_top:memories[6].ram_top_i|freq_latch[0]  ;          ; Base ; Unconstrained ;
; ram_top:memories[7].ram_top_i|freq_latch[0]  ;          ; Base ; Unconstrained ;
; ram_top:memories[8].ram_top_i|freq_latch[0]  ;          ; Base ; Unconstrained ;
; ram_top:memories[9].ram_top_i|freq_latch[0]  ;          ; Base ; Unconstrained ;
; ram_top:memories[10].ram_top_i|freq_latch[0] ;          ; Base ; Unconstrained ;
; ram_top:memories[11].ram_top_i|freq_latch[0] ;          ; Base ; Unconstrained ;
; ram_top:memories[12].ram_top_i|freq_latch[0] ;          ; Base ; Unconstrained ;
; ram_top:memories[13].ram_top_i|freq_latch[0] ;          ; Base ; Unconstrained ;
; ram_top:memories[14].ram_top_i|freq_latch[0] ;          ; Base ; Unconstrained ;
; ram_top:memories[15].ram_top_i|freq_latch[0] ;          ; Base ; Unconstrained ;
; ram_top:memories[16].ram_top_i|freq_latch[0] ;          ; Base ; Unconstrained ;
; ram_top:memories[17].ram_top_i|freq_latch[0] ;          ; Base ; Unconstrained ;
; ram_top:memories[18].ram_top_i|freq_latch[0] ;          ; Base ; Unconstrained ;
; ram_top:memories[19].ram_top_i|freq_latch[0] ;          ; Base ; Unconstrained ;
; ram_top:memories[20].ram_top_i|freq_latch[0] ;          ; Base ; Unconstrained ;
; ram_top:memories[21].ram_top_i|freq_latch[0] ;          ; Base ; Unconstrained ;
; ram_top:memories[22].ram_top_i|freq_latch[0] ;          ; Base ; Unconstrained ;
; ram_top:memories[23].ram_top_i|freq_latch[0] ;          ; Base ; Unconstrained ;
+----------------------------------------------+----------+------+---------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[14]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[15]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[16]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[17]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; HEX0[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[14]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[15]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[16]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[17]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; HEX0[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Thu Aug  3 12:19:06 2017
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 216 combinational loops as latches.
Info (332104): Reading SDC File: 'top.sdc'
Warning (332174): Ignored filter at top.sdc(4): clk_fast could not be matched with a port File: /home/jmeijers/Documents/BRAM/Individual_Tests/num_failures_multi/top.sdc Line: 4
Critical Warning (332049): Ignored create_generated_clock at top.sdc(4): Argument <targets> is an empty collection File: /home/jmeijers/Documents/BRAM/Individual_Tests/num_failures_multi/top.sdc Line: 4
    Info (332050): create_generated_clock -name clk_fast -source [get_ports {CLOCK_50}] -divide_by 40 -multiply_by 480  [get_ports clk_fast] File: /home/jmeijers/Documents/BRAM/Individual_Tests/num_failures_multi/top.sdc Line: 4
Warning (332174): Ignored filter at top.sdc(5): clk_slow_even could not be matched with a port File: /home/jmeijers/Documents/BRAM/Individual_Tests/num_failures_multi/top.sdc Line: 5
Critical Warning (332049): Ignored create_generated_clock at top.sdc(5): Argument <targets> is an empty collection File: /home/jmeijers/Documents/BRAM/Individual_Tests/num_failures_multi/top.sdc Line: 5
    Info (332050): create_generated_clock -name clk_slow_even -source [get_ports {clk_fast}] -divide_by 2  [get_ports clk_slow_even] File: /home/jmeijers/Documents/BRAM/Individual_Tests/num_failures_multi/top.sdc Line: 5
Warning (332049): Ignored create_generated_clock at top.sdc(5): Argument -source is an empty collection File: /home/jmeijers/Documents/BRAM/Individual_Tests/num_failures_multi/top.sdc Line: 5
Warning (332174): Ignored filter at top.sdc(6): clk_slow_odd could not be matched with a port File: /home/jmeijers/Documents/BRAM/Individual_Tests/num_failures_multi/top.sdc Line: 6
Critical Warning (332049): Ignored create_generated_clock at top.sdc(6): Argument <targets> is an empty collection File: /home/jmeijers/Documents/BRAM/Individual_Tests/num_failures_multi/top.sdc Line: 6
    Info (332050): create_generated_clock -name clk_slow_odd -source [get_ports {clk_slow_even}] -divide_by 1  -phase 180 [get_ports clk_slow_odd] File: /home/jmeijers/Documents/BRAM/Individual_Tests/num_failures_multi/top.sdc Line: 6
Warning (332049): Ignored create_generated_clock at top.sdc(6): Argument -source is an empty collection File: /home/jmeijers/Documents/BRAM/Individual_Tests/num_failures_multi/top.sdc Line: 6
Warning (332060): Node: ram_top:memories[10].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[10].ram_top_i|freq_latch[0] is being clocked by ram_top:memories[10].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[8].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[8].ram_top_i|freq_latch[0] is being clocked by ram_top:memories[8].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[11].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[11].ram_top_i|freq_latch[0] is being clocked by ram_top:memories[11].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[9].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[9].ram_top_i|freq_latch[3] is being clocked by ram_top:memories[9].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[16].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[16].ram_top_i|freq_latch[1] is being clocked by ram_top:memories[16].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[17].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[17].ram_top_i|freq_latch[1] is being clocked by ram_top:memories[17].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[19].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[19].ram_top_i|freq_latch[1] is being clocked by ram_top:memories[19].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[18].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[18].ram_top_i|freq_latch[0] is being clocked by ram_top:memories[18].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[4].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[4].ram_top_i|freq_latch[0] is being clocked by ram_top:memories[4].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[6].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[6].ram_top_i|freq_latch[0] is being clocked by ram_top:memories[6].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[5].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[5].ram_top_i|freq_latch[1] is being clocked by ram_top:memories[5].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[7].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[7].ram_top_i|freq_latch[3] is being clocked by ram_top:memories[7].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[1].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[1].ram_top_i|freq_latch[1] is being clocked by ram_top:memories[1].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[3].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[3].ram_top_i|freq_latch[1] is being clocked by ram_top:memories[3].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[2].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[2].ram_top_i|freq_latch[1] is being clocked by ram_top:memories[2].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[12].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[12].ram_top_i|freq_latch[1] is being clocked by ram_top:memories[12].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[13].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[13].ram_top_i|freq_latch[0] is being clocked by ram_top:memories[13].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[14].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[14].ram_top_i|freq_latch[0] is being clocked by ram_top:memories[14].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[15].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[15].ram_top_i|freq_latch[1] is being clocked by ram_top:memories[15].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[20].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[20].ram_top_i|freq_latch[2] is being clocked by ram_top:memories[20].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[22].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[22].ram_top_i|freq_latch[1] is being clocked by ram_top:memories[22].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[23].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[23].ram_top_i|freq_latch[1] is being clocked by ram_top:memories[23].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[21].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[21].ram_top_i|freq_latch[1] is being clocked by ram_top:memories[21].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[0].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[0].ram_top_i|freq_latch[0] is being clocked by ram_top:memories[0].ram_top_i|freq_latch[0]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll1|pll1|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll1|pll1|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll1|pll1|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Fall) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Fall) to CLOCK_50 (Fall) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.312
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.312               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.126
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.126               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 10.118
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.118               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 0.999
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.999               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 4.071
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.071               0.000 CLOCK_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: ram_top:memories[10].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[10].ram_top_i|freq_latch[0] is being clocked by ram_top:memories[10].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[8].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[8].ram_top_i|freq_latch[0] is being clocked by ram_top:memories[8].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[11].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[11].ram_top_i|freq_latch[0] is being clocked by ram_top:memories[11].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[9].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[9].ram_top_i|freq_latch[3] is being clocked by ram_top:memories[9].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[16].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[16].ram_top_i|freq_latch[1] is being clocked by ram_top:memories[16].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[17].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[17].ram_top_i|freq_latch[1] is being clocked by ram_top:memories[17].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[19].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[19].ram_top_i|freq_latch[1] is being clocked by ram_top:memories[19].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[18].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[18].ram_top_i|freq_latch[0] is being clocked by ram_top:memories[18].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[4].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[4].ram_top_i|freq_latch[0] is being clocked by ram_top:memories[4].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[6].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[6].ram_top_i|freq_latch[0] is being clocked by ram_top:memories[6].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[5].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[5].ram_top_i|freq_latch[1] is being clocked by ram_top:memories[5].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[7].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[7].ram_top_i|freq_latch[3] is being clocked by ram_top:memories[7].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[1].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[1].ram_top_i|freq_latch[1] is being clocked by ram_top:memories[1].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[3].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[3].ram_top_i|freq_latch[1] is being clocked by ram_top:memories[3].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[2].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[2].ram_top_i|freq_latch[1] is being clocked by ram_top:memories[2].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[12].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[12].ram_top_i|freq_latch[1] is being clocked by ram_top:memories[12].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[13].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[13].ram_top_i|freq_latch[0] is being clocked by ram_top:memories[13].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[14].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[14].ram_top_i|freq_latch[0] is being clocked by ram_top:memories[14].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[15].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[15].ram_top_i|freq_latch[1] is being clocked by ram_top:memories[15].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[20].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[20].ram_top_i|freq_latch[2] is being clocked by ram_top:memories[20].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[22].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[22].ram_top_i|freq_latch[1] is being clocked by ram_top:memories[22].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[23].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[23].ram_top_i|freq_latch[1] is being clocked by ram_top:memories[23].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[21].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[21].ram_top_i|freq_latch[1] is being clocked by ram_top:memories[21].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[0].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[0].ram_top_i|freq_latch[0] is being clocked by ram_top:memories[0].ram_top_i|freq_latch[0]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll1|pll1|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll1|pll1|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll1|pll1|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Fall) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Fall) to CLOCK_50 (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 0.755
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.755               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.058
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.058               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 10.864
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.864               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 0.905
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.905               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 4.055
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.055               0.000 CLOCK_50 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: ram_top:memories[10].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[10].ram_top_i|freq_latch[0] is being clocked by ram_top:memories[10].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[8].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[8].ram_top_i|freq_latch[0] is being clocked by ram_top:memories[8].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[11].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[11].ram_top_i|freq_latch[0] is being clocked by ram_top:memories[11].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[9].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[9].ram_top_i|freq_latch[3] is being clocked by ram_top:memories[9].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[16].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[16].ram_top_i|freq_latch[1] is being clocked by ram_top:memories[16].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[17].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[17].ram_top_i|freq_latch[1] is being clocked by ram_top:memories[17].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[19].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[19].ram_top_i|freq_latch[1] is being clocked by ram_top:memories[19].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[18].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[18].ram_top_i|freq_latch[0] is being clocked by ram_top:memories[18].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[4].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[4].ram_top_i|freq_latch[0] is being clocked by ram_top:memories[4].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[6].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[6].ram_top_i|freq_latch[0] is being clocked by ram_top:memories[6].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[5].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[5].ram_top_i|freq_latch[1] is being clocked by ram_top:memories[5].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[7].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[7].ram_top_i|freq_latch[3] is being clocked by ram_top:memories[7].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[1].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[1].ram_top_i|freq_latch[1] is being clocked by ram_top:memories[1].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[3].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[3].ram_top_i|freq_latch[1] is being clocked by ram_top:memories[3].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[2].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[2].ram_top_i|freq_latch[1] is being clocked by ram_top:memories[2].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[12].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[12].ram_top_i|freq_latch[1] is being clocked by ram_top:memories[12].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[13].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[13].ram_top_i|freq_latch[0] is being clocked by ram_top:memories[13].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[14].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[14].ram_top_i|freq_latch[0] is being clocked by ram_top:memories[14].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[15].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[15].ram_top_i|freq_latch[1] is being clocked by ram_top:memories[15].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[20].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[20].ram_top_i|freq_latch[2] is being clocked by ram_top:memories[20].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[22].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[22].ram_top_i|freq_latch[1] is being clocked by ram_top:memories[22].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[23].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[23].ram_top_i|freq_latch[1] is being clocked by ram_top:memories[23].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[21].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[21].ram_top_i|freq_latch[1] is being clocked by ram_top:memories[21].ram_top_i|freq_latch[0]
Warning (332060): Node: ram_top:memories[0].ram_top_i|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[0].ram_top_i|freq_latch[0] is being clocked by ram_top:memories[0].ram_top_i|freq_latch[0]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll1|pll1|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll1|pll1|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll1|pll1|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Fall) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Fall) to CLOCK_50 (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 3.256
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.256               0.000 CLOCK_50 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -0.138
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.138              -0.345 CLOCK_50 
Info (332146): Worst-case recovery slack is 14.766
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.766               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 0.486
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.486               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 4.390
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.390               0.000 CLOCK_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 109 warnings
    Info: Peak virtual memory: 1241 megabytes
    Info: Processing ended: Thu Aug  3 12:19:11 2017
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:06


