// Seed: 1497091032
module module_0 (
    output tri id_0,
    input supply1 id_1,
    input tri id_2,
    output tri0 id_3,
    input tri id_4,
    input tri1 id_5
    , id_10,
    input wire id_6,
    input wire id_7,
    output uwire id_8
);
  initial id_8 = 1'h0;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1
    , id_27,
    input tri0 id_2,
    input tri id_3,
    output tri1 id_4,
    output tri1 id_5,
    output wire id_6,
    input wor id_7,
    output tri id_8,
    output uwire id_9,
    input tri1 id_10,
    input wor id_11,
    output tri id_12,
    input tri1 id_13,
    input uwire id_14,
    input wor id_15,
    input supply1 id_16,
    input tri1 id_17,
    input wor id_18,
    output supply0 id_19,
    input wand id_20,
    output wor id_21,
    input tri1 id_22,
    input tri1 id_23,
    input wand id_24,
    output tri0 id_25
    , id_28
);
  always id_4 = 1'b0;
  wire id_29, id_30, id_31, id_32;
  assign id_19 = !1;
  always $display;
  wire id_33 = id_31;
  module_0(
      id_4, id_22, id_7, id_8, id_17, id_10, id_24, id_14, id_4
  );
endmodule
