/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [28:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [7:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_32z;
  wire [7:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [18:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [16:0] celloutsig_0_3z;
  wire [12:0] celloutsig_0_40z;
  wire [2:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_46z;
  wire [9:0] celloutsig_0_47z;
  wire [2:0] celloutsig_0_48z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [2:0] celloutsig_0_53z;
  wire [4:0] celloutsig_0_54z;
  wire [8:0] celloutsig_0_56z;
  wire [6:0] celloutsig_0_5z;
  wire [9:0] celloutsig_0_61z;
  wire [9:0] celloutsig_0_62z;
  wire celloutsig_0_6z;
  reg [24:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  reg [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [17:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_24z = ~(celloutsig_0_21z[2] | celloutsig_0_7z[6]);
  assign celloutsig_0_20z = celloutsig_0_13z | ~(celloutsig_0_3z[1]);
  assign celloutsig_0_6z = celloutsig_0_3z[12] ^ celloutsig_0_4z[2];
  assign celloutsig_1_8z = celloutsig_1_7z ^ celloutsig_1_5z;
  assign celloutsig_1_18z = in_data[119] ^ celloutsig_1_8z;
  assign celloutsig_0_16z = celloutsig_0_8z[0] ^ celloutsig_0_10z;
  assign celloutsig_0_34z = ~(celloutsig_0_15z[3] ^ celloutsig_0_20z);
  assign celloutsig_0_19z = ~(celloutsig_0_13z ^ in_data[39]);
  assign celloutsig_0_25z = ~(celloutsig_0_13z ^ celloutsig_0_6z);
  assign celloutsig_0_4z = { celloutsig_0_3z[15:14], celloutsig_0_2z, celloutsig_0_2z } + { celloutsig_0_3z[3:1], celloutsig_0_0z };
  assign celloutsig_1_4z = in_data[187:178] + { celloutsig_1_3z[7:2], celloutsig_1_2z };
  assign celloutsig_0_15z = celloutsig_0_7z[22:19] + celloutsig_0_14z[8:5];
  assign celloutsig_1_6z = { in_data[120:113], celloutsig_1_5z } >= { in_data[124:121], celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_7z = { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z } >= celloutsig_1_2z[3:1];
  assign celloutsig_0_13z = { celloutsig_0_4z[3:2], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_1z } >= { celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_0_17z = { celloutsig_0_11z[28:25], celloutsig_0_8z } >= { celloutsig_0_5z[3:1], celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_27z = { celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_25z, celloutsig_0_25z } >= celloutsig_0_3z[6:3];
  assign celloutsig_0_0z = in_data[73:63] <= in_data[72:62];
  assign celloutsig_1_5z = { celloutsig_1_4z[6:4], celloutsig_1_0z } <= { in_data[166:164], celloutsig_1_0z };
  assign celloutsig_0_12z = celloutsig_0_3z[13:10] && { in_data[78:76], celloutsig_0_0z };
  assign celloutsig_0_36z = { celloutsig_0_8z, celloutsig_0_34z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_20z } || { celloutsig_0_14z[8:3], celloutsig_0_29z[7:1], celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_19z };
  assign celloutsig_0_46z = { in_data[77], celloutsig_0_15z, celloutsig_0_36z } || celloutsig_0_40z[7:2];
  assign celloutsig_1_9z = { celloutsig_1_2z[1], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_0z } || { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_1_19z = celloutsig_1_1z || celloutsig_1_12z[17:10];
  assign celloutsig_0_35z = { celloutsig_0_29z[3], celloutsig_0_26z, celloutsig_0_21z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_9z } % { 1'h1, celloutsig_0_3z, celloutsig_0_24z };
  assign celloutsig_0_5z = { in_data[74:70], celloutsig_0_0z, celloutsig_0_1z } % { 1'h1, in_data[34:29] };
  assign celloutsig_1_12z = { celloutsig_1_2z[0], celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_9z } % { 1'h1, celloutsig_1_1z[6:1], celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_0_14z = { celloutsig_0_3z[10:5], celloutsig_0_1z, celloutsig_0_8z } % { 1'h1, in_data[57:49] };
  assign celloutsig_0_32z = celloutsig_0_21z[5] ? celloutsig_0_11z[20:16] : { celloutsig_0_7z[7:4], celloutsig_0_0z };
  assign celloutsig_0_41z = celloutsig_0_16z ? celloutsig_0_14z[9:7] : celloutsig_0_11z[28:26];
  assign celloutsig_0_62z = celloutsig_0_42z ? { celloutsig_0_33z[6:0], celloutsig_0_53z } : celloutsig_0_11z[23:14];
  assign celloutsig_0_1z = in_data[62:61] != { celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_1z = - { in_data[131:129], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_42z = { celloutsig_0_40z[12:6], celloutsig_0_1z } !== { celloutsig_0_35z[11:8], celloutsig_0_15z };
  assign celloutsig_0_50z = { celloutsig_0_9z[3:0], celloutsig_0_21z } !== { celloutsig_0_3z[13:5], celloutsig_0_17z };
  assign celloutsig_0_53z = celloutsig_0_29z[6:4] | celloutsig_0_41z;
  assign celloutsig_0_11z = { celloutsig_0_3z[13:2], celloutsig_0_3z } | { in_data[52], celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_10z = celloutsig_0_0z & celloutsig_0_2z;
  assign celloutsig_0_2z = celloutsig_0_0z & celloutsig_0_1z;
  assign celloutsig_0_26z = celloutsig_0_12z & celloutsig_0_17z;
  assign celloutsig_1_0z = ^ in_data[139:131];
  assign celloutsig_0_33z = { celloutsig_0_29z[7:1], 1'h0 } >>> { celloutsig_0_15z[3:1], celloutsig_0_32z };
  assign celloutsig_0_61z = { celloutsig_0_48z[0], celloutsig_0_56z } >>> { celloutsig_0_40z[5:0], celloutsig_0_50z, celloutsig_0_41z };
  assign celloutsig_0_40z = { celloutsig_0_35z[10:0], celloutsig_0_26z, celloutsig_0_25z } ~^ celloutsig_0_11z[20:8];
  assign celloutsig_0_48z = celloutsig_0_15z[2:0] ~^ celloutsig_0_7z[4:2];
  assign celloutsig_1_2z = { celloutsig_1_1z[7:6], celloutsig_1_0z, celloutsig_1_0z } ~^ in_data[123:120];
  assign celloutsig_0_3z = in_data[35:19] ^ in_data[57:41];
  assign celloutsig_0_47z = { celloutsig_0_14z[8:1], celloutsig_0_6z, celloutsig_0_17z } ^ { celloutsig_0_7z[20:13], celloutsig_0_17z, celloutsig_0_10z };
  assign celloutsig_0_54z = { celloutsig_0_21z[5:4], celloutsig_0_23z } ^ { in_data[95:92], celloutsig_0_27z };
  assign celloutsig_0_56z = { celloutsig_0_47z[7:3], celloutsig_0_53z, celloutsig_0_2z } ^ { celloutsig_0_46z, celloutsig_0_54z, celloutsig_0_23z };
  assign celloutsig_1_3z = in_data[173:165] ^ in_data[178:170];
  assign celloutsig_0_8z = celloutsig_0_7z[5:3] ^ { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_21z = { celloutsig_0_9z[4:0], celloutsig_0_16z } ^ { celloutsig_0_7z[19:17], celloutsig_0_8z };
  assign celloutsig_0_23z = { celloutsig_0_3z[14], celloutsig_0_19z, celloutsig_0_2z } ^ { celloutsig_0_4z[3:2], celloutsig_0_17z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_7z = 25'h0000000;
    else if (clkin_data[0]) celloutsig_0_7z = { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_3z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_9z = 6'h00;
    else if (!clkin_data[32]) celloutsig_0_9z = in_data[22:17];
  assign celloutsig_0_29z[7:1] = { celloutsig_0_14z[8:3], celloutsig_0_0z } ^ { celloutsig_0_5z[6:1], celloutsig_0_16z };
  assign celloutsig_0_29z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[41:32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_61z, celloutsig_0_62z };
endmodule
