/home/edocit/quartus_lite_workspace/clock_divider/clock_divider.vhdl {1 {vcom -work work -2002 -explicit -stats=none /home/edocit/quartus_lite_workspace/clock_divider/clock_divider.vhdl
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity CLOCK_DIVIDER
-- Compiling architecture BHV of CLOCK_DIVIDER

} {} {}} /home/edocit/quartus_lite_workspace/clock_divider/clock_divider_tb.vhdl {1 {vcom -work work -2002 -explicit -stats=none /home/edocit/quartus_lite_workspace/clock_divider/clock_divider_tb.vhdl
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity CLOCK_DIVIDER_TB
-- Compiling architecture BHV of CLOCK_DIVIDER_TB

} {} {}}
