// Seed: 4055751891
macromodule module_0 (
    input  wire  id_0,
    output tri0  id_1,
    input  tri   id_2,
    input  wand  id_3,
    output uwire id_4,
    output tri1  id_5,
    output tri1  id_6
);
  assign id_5 = -1'b0;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_1  = 32'd8,
    parameter id_11 = 32'd69,
    parameter id_4  = 32'd45,
    parameter id_7  = 32'd95
) (
    output supply0 id_0,
    input uwire _id_1,
    input supply1 id_2,
    output supply1 id_3,
    input uwire _id_4,
    input tri0 id_5,
    output supply1 id_6,
    output tri0 _id_7,
    output supply1 id_8,
    input tri id_9,
    output supply0 id_10,
    input uwire _id_11
);
  assign id_6 = -1;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_5,
      id_2,
      id_8,
      id_8,
      id_6
  );
  wire [id_11 : 1] id_13;
  wire [id_1 : -1  ?  id_4 : id_4  ?  1  ==  -1 : -1 'h0] id_14;
  logic id_15[-1 : id_7];
endmodule
