
CM530.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000134  08003000  08003000  00003000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000031f0  08003134  08003134  00003134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .data         00000008  20000000  08006324  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          0000004c  20000008  0800632c  00008008  2**2
                  ALLOC
  4 ._usrstack    00000100  20000054  08006378  00008008  2**0
                  ALLOC
  5 .comment      00000340  00000000  00000000  00008008  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000370  00000000  00000000  00008348  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00002446  00000000  00000000  000086b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00009f6b  00000000  00000000  0000aafe  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002211  00000000  00000000  00014a69  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00002195  00000000  00000000  00016c7a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00001c1c  00000000  00000000  00018e10  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    000036cd  00000000  00000000  0001aa2c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00003094  00000000  00000000  0001e0f9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .ARM.attributes 00000031  00000000  00000000  0002118d  2**0
                  CONTENTS, READONLY
 15 .debug_ranges 00000248  00000000  00000000  000211c0  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .isr_vector:

08003000 <g_pfnVectors>:
 8003000:	20010000 	.word	0x20010000
 8003004:	08006279 	.word	0x08006279
 8003008:	0800328d 	.word	0x0800328d
 800300c:	08003291 	.word	0x08003291
 8003010:	08003295 	.word	0x08003295
 8003014:	08003299 	.word	0x08003299
 8003018:	0800329d 	.word	0x0800329d
	...
 800302c:	080032a5 	.word	0x080032a5
 8003030:	080032a1 	.word	0x080032a1
 8003034:	00000000 	.word	0x00000000
 8003038:	080032a9 	.word	0x080032a9
 800303c:	080033b5 	.word	0x080033b5
 8003040:	080032ad 	.word	0x080032ad
 8003044:	080032b1 	.word	0x080032b1
 8003048:	080032b5 	.word	0x080032b5
 800304c:	080032b9 	.word	0x080032b9
 8003050:	080032bd 	.word	0x080032bd
 8003054:	080032c1 	.word	0x080032c1
 8003058:	080032c5 	.word	0x080032c5
 800305c:	080032c9 	.word	0x080032c9
 8003060:	080032cd 	.word	0x080032cd
 8003064:	080032d1 	.word	0x080032d1
 8003068:	080032d5 	.word	0x080032d5
	...
 8003088:	080032f5 	.word	0x080032f5
 800308c:	080032f9 	.word	0x080032f9
 8003090:	080032fd 	.word	0x080032fd
 8003094:	08003301 	.word	0x08003301
 8003098:	08003305 	.word	0x08003305
 800309c:	08003309 	.word	0x08003309
 80030a0:	0800330d 	.word	0x0800330d
 80030a4:	08003311 	.word	0x08003311
 80030a8:	08003315 	.word	0x08003315
 80030ac:	08003319 	.word	0x08003319
 80030b0:	080033a9 	.word	0x080033a9
 80030b4:	0800331d 	.word	0x0800331d
 80030b8:	08003321 	.word	0x08003321
 80030bc:	08003325 	.word	0x08003325
 80030c0:	08003329 	.word	0x08003329
 80030c4:	0800332d 	.word	0x0800332d
 80030c8:	08003331 	.word	0x08003331
 80030cc:	08003335 	.word	0x08003335
 80030d0:	08003339 	.word	0x08003339
 80030d4:	0800339d 	.word	0x0800339d
 80030d8:	0800333d 	.word	0x0800333d
 80030dc:	08003391 	.word	0x08003391
 80030e0:	08003341 	.word	0x08003341
 80030e4:	08003345 	.word	0x08003345
 80030e8:	08003349 	.word	0x08003349
 80030ec:	0800334d 	.word	0x0800334d
 80030f0:	08003351 	.word	0x08003351
 80030f4:	08003355 	.word	0x08003355
 80030f8:	08003359 	.word	0x08003359
 80030fc:	0800335d 	.word	0x0800335d
 8003100:	08003361 	.word	0x08003361
 8003104:	08003365 	.word	0x08003365
 8003108:	08003369 	.word	0x08003369
 800310c:	0800336d 	.word	0x0800336d
 8003110:	08003371 	.word	0x08003371
 8003114:	08003375 	.word	0x08003375
 8003118:	08003379 	.word	0x08003379
 800311c:	0800337d 	.word	0x0800337d
 8003120:	08003381 	.word	0x08003381
 8003124:	08003385 	.word	0x08003385
 8003128:	08003389 	.word	0x08003389
 800312c:	0800338d 	.word	0x0800338d
 8003130:	0000f85f 	.word	0x0000f85f

Disassembly of section .text:

08003134 <__ISR_DELAY>:
}


void __ISR_DELAY(void)
{
	if (gwTimingDelay != 0x00)
 8003134:	4a03      	ldr	r2, [pc, #12]	(8003144 <__ISR_DELAY+0x10>)
 8003136:	6813      	ldr	r3, [r2, #0]
 8003138:	b113      	cbz	r3, 8003140 <__ISR_DELAY+0xc>
		gwTimingDelay--;
 800313a:	6813      	ldr	r3, [r2, #0]
 800313c:	3b01      	subs	r3, #1
 800313e:	6013      	str	r3, [r2, #0]
}
 8003140:	4770      	bx	lr
 8003142:	46c0      	nop			(mov r8, r8)
 8003144:	20000010 	.word	0x20000010

08003148 <__TIM2_ISR>:
	return 0;
}


void __TIM2_ISR()
{
 8003148:	b510      	push	{r4, lr}
	if(TIM_GetITStatus(TIM2, TIM_IT_CC1) != RESET)
 800314a:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 800314e:	4620      	mov	r0, r4
 8003150:	2102      	movs	r1, #2
 8003152:	f002 fe03 	bl	8005d5c <TIM_GetITStatus>
 8003156:	b140      	cbz	r0, 800316a <__TIM2_ISR+0x22>
	{
		TxDString("TIM2 ISR\n \r");
 8003158:	4804      	ldr	r0, [pc, #16]	(800316c <__TIM2_ISR+0x24>)
 800315a:	f000 fa93 	bl	8003684 <TxDString>
		TIM2->SR &= ~TIM_IT_CC1;
 800315e:	8a23      	ldrh	r3, [r4, #16]
 8003160:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 8003164:	041b      	lsls	r3, r3, #16
 8003166:	0c1b      	lsrs	r3, r3, #16
 8003168:	8223      	strh	r3, [r4, #16]
	}
}
 800316a:	bd10      	pop	{r4, pc}
 800316c:	080062e0 	.word	0x080062e0

08003170 <main>:




int main(void)
{
 8003170:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003172:	b081      	sub	sp, #4
	s16 i = 0;
	u16 tempADCres, j;
    /* System Clocks Configuration */
	RCC_Configuration();
 8003174:	f000 f9ea 	bl	800354c <RCC_Configuration>

	/* NVIC configuration */
	NVIC_Configuration();
 8003178:	f000 f9be 	bl	80034f8 <NVIC_Configuration>

	/* GPIO configuration */
	GPIO_Configuration(); // Setup of IOs
 800317c:	f000 f942 	bl	8003404 <GPIO_Configuration>
	//GPIO_Start();

	SysTick_Configuration(); // used for delay function (PC_Com.c)
 8003180:	f000 f936 	bl	80033f0 <SysTick_Configuration>

	DXL_init(1000000);
 8003184:	4839      	ldr	r0, [pc, #228]	(800326c <main+0xfc>)
 8003186:	f000 fb01 	bl	800378c <DXL_init>

	USART_Configuration(USART_PC, Baudrate_PC);
 800318a:	4b39      	ldr	r3, [pc, #228]	(8003270 <main+0x100>)
 800318c:	2002      	movs	r0, #2
 800318e:	6819      	ldr	r1, [r3, #0]
 8003190:	f000 fa86 	bl	80036a0 <USART_Configuration>

	Init_Timer2();
 8003194:	f000 f914 	bl	80033c0 <Init_Timer2>

	TxDString(" HELLO :)\n\r");
 8003198:	4836      	ldr	r0, [pc, #216]	(8003274 <main+0x104>)
 800319a:	f000 fa73 	bl	8003684 <TxDString>
	DXL_RX_com_buf[14] = 0;
 800319e:	4b36      	ldr	r3, [pc, #216]	(8003278 <main+0x108>)
 80031a0:	2200      	movs	r2, #0
 80031a2:	739a      	strb	r2, [r3, #14]

	init_ADC();
 80031a4:	f000 fc2c 	bl	8003a00 <init_ADC>

	while(1)
	{
		TxDString("starting wait\n\r");
 80031a8:	4834      	ldr	r0, [pc, #208]	(800327c <main+0x10c>)
 80031aa:	f000 fa6b 	bl	8003684 <TxDString>

		mDelay(5000);
 80031ae:	f241 3088 	movw	r0, #5000	; 0x1388
 80031b2:	f000 fa3f 	bl	8003634 <mDelay>
 80031b6:	2000      	movs	r0, #0
 80031b8:	b287      	uxth	r7, r0
		i = 0;
		while(i <= 410)
		{
			set_IR_position(i);
 80031ba:	4638      	mov	r0, r7
 80031bc:	f000 fc12 	bl	80039e4 <set_IR_position>
 80031c0:	2600      	movs	r6, #0
 80031c2:	b2f5      	uxtb	r5, r6
			for (j = 0; j<6; j++)
			{
				tempADCres = sampleADC(NUM_ADC1+j);
 80031c4:	4628      	mov	r0, r5
 80031c6:	f000 fc5b 	bl	8003a80 <sampleADC>
 80031ca:	4604      	mov	r4, r0
				TxDString("ADC data ");
 80031cc:	482c      	ldr	r0, [pc, #176]	(8003280 <main+0x110>)
 80031ce:	f000 fa59 	bl	8003684 <TxDString>
				TxDByte_PC(j);
 80031d2:	4628      	mov	r0, r5
 80031d4:	f000 fa3a 	bl	800364c <TxDByte_PC>
				TxDString(": ");
 80031d8:	482a      	ldr	r0, [pc, #168]	(8003284 <main+0x114>)
 80031da:	f000 fa53 	bl	8003684 <TxDString>
				TxDByte_PC((tempADCres&0xFF00)>>8);
 80031de:	0a20      	lsrs	r0, r4, #8
 80031e0:	b2c0      	uxtb	r0, r0
				TxDByte_PC((tempADCres&0x00FF));
 80031e2:	b2e4      	uxtb	r4, r4
			{
				tempADCres = sampleADC(NUM_ADC1+j);
				TxDString("ADC data ");
				TxDByte_PC(j);
				TxDString(": ");
				TxDByte_PC((tempADCres&0xFF00)>>8);
 80031e4:	f000 fa32 	bl	800364c <TxDByte_PC>
				TxDByte_PC((tempADCres&0x00FF));
 80031e8:	4620      	mov	r0, r4
 80031ea:	f000 fa2f 	bl	800364c <TxDByte_PC>
				TxDString("\n\r");
 80031ee:	4826      	ldr	r0, [pc, #152]	(8003288 <main+0x118>)
 80031f0:	f000 fa48 	bl	8003684 <TxDString>
		mDelay(5000);
		i = 0;
		while(i <= 410)
		{
			set_IR_position(i);
			for (j = 0; j<6; j++)
 80031f4:	1c73      	adds	r3, r6, #1
 80031f6:	b29e      	uxth	r6, r3
 80031f8:	2e06      	cmp	r6, #6
 80031fa:	d1e2      	bne.n	80031c2 <main+0x52>
 80031fc:	f107 0319 	add.w	r3, r7, #25	; 0x19
 8003200:	b298      	uxth	r0, r3
	{
		TxDString("starting wait\n\r");

		mDelay(5000);
		i = 0;
		while(i <= 410)
 8003202:	b203      	sxth	r3, r0
 8003204:	f240 12a9 	movw	r2, #425	; 0x1a9
 8003208:	4293      	cmp	r3, r2
 800320a:	d1d5      	bne.n	80031b8 <main+0x48>
				
			}
			i +=25;
		}

		mDelay(1000);
 800320c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003210:	f000 fa10 	bl	8003634 <mDelay>
 8003214:	f240 1081 	movw	r0, #385	; 0x181
 8003218:	b287      	uxth	r7, r0
		i = 385;
		while(i >= 0)
		{
			set_IR_position(i);
 800321a:	4638      	mov	r0, r7
 800321c:	f000 fbe2 	bl	80039e4 <set_IR_position>
 8003220:	2600      	movs	r6, #0
 8003222:	b2f5      	uxtb	r5, r6
			for (j = 0; j<6; j++)
			{
				tempADCres = sampleADC(NUM_ADC1+j);
 8003224:	4628      	mov	r0, r5
 8003226:	f000 fc2b 	bl	8003a80 <sampleADC>
 800322a:	4604      	mov	r4, r0
				TxDString("ADC data ");
 800322c:	4814      	ldr	r0, [pc, #80]	(8003280 <main+0x110>)
 800322e:	f000 fa29 	bl	8003684 <TxDString>
				TxDByte_PC(j);
 8003232:	4628      	mov	r0, r5
 8003234:	f000 fa0a 	bl	800364c <TxDByte_PC>
				TxDString(": ");
 8003238:	4812      	ldr	r0, [pc, #72]	(8003284 <main+0x114>)
 800323a:	f000 fa23 	bl	8003684 <TxDString>
				TxDByte_PC((tempADCres&0xFF00)>>8);
 800323e:	0a20      	lsrs	r0, r4, #8
 8003240:	b2c0      	uxtb	r0, r0
				TxDByte_PC((tempADCres&0x00FF));
 8003242:	b2e4      	uxtb	r4, r4
			{
				tempADCres = sampleADC(NUM_ADC1+j);
				TxDString("ADC data ");
				TxDByte_PC(j);
				TxDString(": ");
				TxDByte_PC((tempADCres&0xFF00)>>8);
 8003244:	f000 fa02 	bl	800364c <TxDByte_PC>
				TxDByte_PC((tempADCres&0x00FF));
 8003248:	4620      	mov	r0, r4
 800324a:	f000 f9ff 	bl	800364c <TxDByte_PC>
				TxDString("\n\r");
 800324e:	480e      	ldr	r0, [pc, #56]	(8003288 <main+0x118>)
 8003250:	f000 fa18 	bl	8003684 <TxDString>
		mDelay(1000);
		i = 385;
		while(i >= 0)
		{
			set_IR_position(i);
			for (j = 0; j<6; j++)
 8003254:	1c73      	adds	r3, r6, #1
 8003256:	b29e      	uxth	r6, r3
 8003258:	2e06      	cmp	r6, #6
 800325a:	d1e2      	bne.n	8003222 <main+0xb2>
 800325c:	f1a7 0319 	sub.w	r3, r7, #25	; 0x19
 8003260:	b298      	uxth	r0, r3
			i +=25;
		}

		mDelay(1000);
		i = 385;
		while(i >= 0)
 8003262:	b203      	sxth	r3, r0
 8003264:	f113 0f0f 	cmn.w	r3, #15	; 0xf
 8003268:	d1d6      	bne.n	8003218 <main+0xa8>
 800326a:	e79d      	b.n	80031a8 <main+0x38>
 800326c:	000f4240 	.word	0x000f4240
 8003270:	20000004 	.word	0x20000004
 8003274:	080062ec 	.word	0x080062ec
 8003278:	20000030 	.word	0x20000030
 800327c:	080062f8 	.word	0x080062f8
 8003280:	08006308 	.word	0x08006308
 8003284:	08006312 	.word	0x08006312
 8003288:	080062f5 	.word	0x080062f5

0800328c <NMIException>:
* Output         : None
* Return         : None
*******************************************************************************/
void NMIException(void)
{
}
 800328c:	4770      	bx	lr
 800328e:	46c0      	nop			(mov r8, r8)

08003290 <HardFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void HardFaultException(void)
{
 8003290:	e7fe      	b.n	8003290 <HardFaultException>
 8003292:	46c0      	nop			(mov r8, r8)

08003294 <MemManageException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void MemManageException(void)
{
 8003294:	e7fe      	b.n	8003294 <MemManageException>
 8003296:	46c0      	nop			(mov r8, r8)

08003298 <BusFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void BusFaultException(void)
{
 8003298:	e7fe      	b.n	8003298 <BusFaultException>
 800329a:	46c0      	nop			(mov r8, r8)

0800329c <UsageFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UsageFaultException(void)
{
 800329c:	e7fe      	b.n	800329c <UsageFaultException>
 800329e:	46c0      	nop			(mov r8, r8)

080032a0 <DebugMonitor>:
* Output         : None
* Return         : None
*******************************************************************************/
void DebugMonitor(void)
{
}
 80032a0:	4770      	bx	lr
 80032a2:	46c0      	nop			(mov r8, r8)

080032a4 <SVCHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SVCHandler(void)
{
}
 80032a4:	4770      	bx	lr
 80032a6:	46c0      	nop			(mov r8, r8)

080032a8 <PendSVC>:
* Output         : None
* Return         : None
*******************************************************************************/
void PendSVC(void)
{
}
 80032a8:	4770      	bx	lr
 80032aa:	46c0      	nop			(mov r8, r8)

080032ac <WWDG_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void WWDG_IRQHandler(void)
{
}
 80032ac:	4770      	bx	lr
 80032ae:	46c0      	nop			(mov r8, r8)

080032b0 <PVD_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void PVD_IRQHandler(void)
{
}
 80032b0:	4770      	bx	lr
 80032b2:	46c0      	nop			(mov r8, r8)

080032b4 <TAMPER_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TAMPER_IRQHandler(void)
{
}
 80032b4:	4770      	bx	lr
 80032b6:	46c0      	nop			(mov r8, r8)

080032b8 <RTC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void RTC_IRQHandler(void)
{
}
 80032b8:	4770      	bx	lr
 80032ba:	46c0      	nop			(mov r8, r8)

080032bc <FLASH_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void FLASH_IRQHandler(void)
{
}
 80032bc:	4770      	bx	lr
 80032be:	46c0      	nop			(mov r8, r8)

080032c0 <RCC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_IRQHandler(void)
{
}
 80032c0:	4770      	bx	lr
 80032c2:	46c0      	nop			(mov r8, r8)

080032c4 <EXTI0_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI0_IRQHandler(void)
{
}
 80032c4:	4770      	bx	lr
 80032c6:	46c0      	nop			(mov r8, r8)

080032c8 <EXTI1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI1_IRQHandler(void)
{
}
 80032c8:	4770      	bx	lr
 80032ca:	46c0      	nop			(mov r8, r8)

080032cc <EXTI2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI2_IRQHandler(void)
{
}
 80032cc:	4770      	bx	lr
 80032ce:	46c0      	nop			(mov r8, r8)

080032d0 <EXTI3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI3_IRQHandler(void)
{
}
 80032d0:	4770      	bx	lr
 80032d2:	46c0      	nop			(mov r8, r8)

080032d4 <EXTI4_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI4_IRQHandler(void)
{
}
 80032d4:	4770      	bx	lr
 80032d6:	46c0      	nop			(mov r8, r8)

080032d8 <DMA1_Channel1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel1_IRQHandler(void)
{
}
 80032d8:	4770      	bx	lr
 80032da:	46c0      	nop			(mov r8, r8)

080032dc <DMA1_Channel2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel2_IRQHandler(void)
{
}
 80032dc:	4770      	bx	lr
 80032de:	46c0      	nop			(mov r8, r8)

080032e0 <DMA1_Channel3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel3_IRQHandler(void)
{
}
 80032e0:	4770      	bx	lr
 80032e2:	46c0      	nop			(mov r8, r8)

080032e4 <DMA1_Channel4_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel4_IRQHandler(void)
{
}
 80032e4:	4770      	bx	lr
 80032e6:	46c0      	nop			(mov r8, r8)

080032e8 <DMA1_Channel5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel5_IRQHandler(void)
{
}
 80032e8:	4770      	bx	lr
 80032ea:	46c0      	nop			(mov r8, r8)

080032ec <DMA1_Channel6_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel6_IRQHandler(void)
{
}
 80032ec:	4770      	bx	lr
 80032ee:	46c0      	nop			(mov r8, r8)

080032f0 <DMA1_Channel7_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel7_IRQHandler(void)
{
}
 80032f0:	4770      	bx	lr
 80032f2:	46c0      	nop			(mov r8, r8)

080032f4 <ADC1_2_IRQHandler>:
* Return         : None
*******************************************************************************/

void ADC1_2_IRQHandler(void)
{
}
 80032f4:	4770      	bx	lr
 80032f6:	46c0      	nop			(mov r8, r8)

080032f8 <USB_HP_CAN_TX_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USB_HP_CAN_TX_IRQHandler(void)
{
}
 80032f8:	4770      	bx	lr
 80032fa:	46c0      	nop			(mov r8, r8)

080032fc <USB_LP_CAN_RX0_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USB_LP_CAN_RX0_IRQHandler(void)
{
}
 80032fc:	4770      	bx	lr
 80032fe:	46c0      	nop			(mov r8, r8)

08003300 <CAN_RX1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_RX1_IRQHandler(void)
{
}
 8003300:	4770      	bx	lr
 8003302:	46c0      	nop			(mov r8, r8)

08003304 <CAN_SCE_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_SCE_IRQHandler(void)
{
}
 8003304:	4770      	bx	lr
 8003306:	46c0      	nop			(mov r8, r8)

08003308 <EXTI9_5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI9_5_IRQHandler(void)
{
}
 8003308:	4770      	bx	lr
 800330a:	46c0      	nop			(mov r8, r8)

0800330c <TIM1_BRK_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_BRK_IRQHandler(void)
{
}
 800330c:	4770      	bx	lr
 800330e:	46c0      	nop			(mov r8, r8)

08003310 <TIM1_UP_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_UP_IRQHandler(void)
{
}
 8003310:	4770      	bx	lr
 8003312:	46c0      	nop			(mov r8, r8)

08003314 <TIM1_TRG_COM_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_TRG_COM_IRQHandler(void)
{
}
 8003314:	4770      	bx	lr
 8003316:	46c0      	nop			(mov r8, r8)

08003318 <TIM1_CC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_CC_IRQHandler(void)
{
}
 8003318:	4770      	bx	lr
 800331a:	46c0      	nop			(mov r8, r8)

0800331c <TIM3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM3_IRQHandler(void)
{
}
 800331c:	4770      	bx	lr
 800331e:	46c0      	nop			(mov r8, r8)

08003320 <TIM4_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM4_IRQHandler(void)
{
}
 8003320:	4770      	bx	lr
 8003322:	46c0      	nop			(mov r8, r8)

08003324 <I2C1_EV_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_EV_IRQHandler(void)
{
}
 8003324:	4770      	bx	lr
 8003326:	46c0      	nop			(mov r8, r8)

08003328 <I2C1_ER_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_ER_IRQHandler(void)
{
}
 8003328:	4770      	bx	lr
 800332a:	46c0      	nop			(mov r8, r8)

0800332c <I2C2_EV_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_EV_IRQHandler(void)
{
}
 800332c:	4770      	bx	lr
 800332e:	46c0      	nop			(mov r8, r8)

08003330 <I2C2_ER_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_ER_IRQHandler(void)
{
}
 8003330:	4770      	bx	lr
 8003332:	46c0      	nop			(mov r8, r8)

08003334 <SPI1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SPI1_IRQHandler(void)
{
}
 8003334:	4770      	bx	lr
 8003336:	46c0      	nop			(mov r8, r8)

08003338 <SPI2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SPI2_IRQHandler(void)
{
}
 8003338:	4770      	bx	lr
 800333a:	46c0      	nop			(mov r8, r8)

0800333c <USART2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USART2_IRQHandler(void)
{
}
 800333c:	4770      	bx	lr
 800333e:	46c0      	nop			(mov r8, r8)

08003340 <EXTI15_10_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI15_10_IRQHandler(void)
{
}
 8003340:	4770      	bx	lr
 8003342:	46c0      	nop			(mov r8, r8)

08003344 <RTCAlarm_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void RTCAlarm_IRQHandler(void)
{
}
 8003344:	4770      	bx	lr
 8003346:	46c0      	nop			(mov r8, r8)

08003348 <USBWakeUp_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USBWakeUp_IRQHandler(void)
{
}
 8003348:	4770      	bx	lr
 800334a:	46c0      	nop			(mov r8, r8)

0800334c <TIM8_BRK_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_BRK_IRQHandler(void)
{
}
 800334c:	4770      	bx	lr
 800334e:	46c0      	nop			(mov r8, r8)

08003350 <TIM8_UP_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_UP_IRQHandler(void)
{
}
 8003350:	4770      	bx	lr
 8003352:	46c0      	nop			(mov r8, r8)

08003354 <TIM8_TRG_COM_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_TRG_COM_IRQHandler(void)
{
}
 8003354:	4770      	bx	lr
 8003356:	46c0      	nop			(mov r8, r8)

08003358 <TIM8_CC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_CC_IRQHandler(void)
{
}
 8003358:	4770      	bx	lr
 800335a:	46c0      	nop			(mov r8, r8)

0800335c <ADC3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void ADC3_IRQHandler(void)
{
}
 800335c:	4770      	bx	lr
 800335e:	46c0      	nop			(mov r8, r8)

08003360 <FSMC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void FSMC_IRQHandler(void)
{
}
 8003360:	4770      	bx	lr
 8003362:	46c0      	nop			(mov r8, r8)

08003364 <SDIO_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SDIO_IRQHandler(void)
{
}
 8003364:	4770      	bx	lr
 8003366:	46c0      	nop			(mov r8, r8)

08003368 <TIM5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM5_IRQHandler(void)
{
}
 8003368:	4770      	bx	lr
 800336a:	46c0      	nop			(mov r8, r8)

0800336c <SPI3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SPI3_IRQHandler(void)
{
}
 800336c:	4770      	bx	lr
 800336e:	46c0      	nop			(mov r8, r8)

08003370 <UART4_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void UART4_IRQHandler(void)
{
}
 8003370:	4770      	bx	lr
 8003372:	46c0      	nop			(mov r8, r8)

08003374 <UART5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void UART5_IRQHandler(void)
{
}
 8003374:	4770      	bx	lr
 8003376:	46c0      	nop			(mov r8, r8)

08003378 <TIM6_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM6_IRQHandler(void)
{
}
 8003378:	4770      	bx	lr
 800337a:	46c0      	nop			(mov r8, r8)

0800337c <TIM7_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM7_IRQHandler(void)
{
}
 800337c:	4770      	bx	lr
 800337e:	46c0      	nop			(mov r8, r8)

08003380 <DMA2_Channel1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel1_IRQHandler(void)
{
}
 8003380:	4770      	bx	lr
 8003382:	46c0      	nop			(mov r8, r8)

08003384 <DMA2_Channel2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel2_IRQHandler(void)
{
}
 8003384:	4770      	bx	lr
 8003386:	46c0      	nop			(mov r8, r8)

08003388 <DMA2_Channel3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel3_IRQHandler(void)
{
}
 8003388:	4770      	bx	lr
 800338a:	46c0      	nop			(mov r8, r8)

0800338c <DMA2_Channel4_5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel4_5_IRQHandler(void)
{
}
 800338c:	4770      	bx	lr
 800338e:	46c0      	nop			(mov r8, r8)

08003390 <USART3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART3_IRQHandler(void)
{
 8003390:	b500      	push	{lr}
 8003392:	b081      	sub	sp, #4
	__PC_com_RX_ISR();
 8003394:	f000 f91c 	bl	80035d0 <__PC_com_RX_ISR>
}
 8003398:	b001      	add	sp, #4
 800339a:	bd00      	pop	{pc}

0800339c <USART1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART1_IRQHandler(void)
{
 800339c:	b500      	push	{lr}
 800339e:	b081      	sub	sp, #4
	//RxD0Interrupt();
	DXL_RX_interrupt();
 80033a0:	f000 f9fa 	bl	8003798 <DXL_RX_interrupt>
}
 80033a4:	b001      	add	sp, #4
 80033a6:	bd00      	pop	{pc}

080033a8 <TIM2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM2_IRQHandler(void)
{
 80033a8:	b500      	push	{lr}
 80033aa:	b081      	sub	sp, #4
	__TIM2_ISR();
 80033ac:	f7ff fecc 	bl	8003148 <__TIM2_ISR>
}
 80033b0:	b001      	add	sp, #4
 80033b2:	bd00      	pop	{pc}

080033b4 <SysTickHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SysTickHandler(void)
{
 80033b4:	b500      	push	{lr}
 80033b6:	b081      	sub	sp, #4
	__ISR_DELAY();
 80033b8:	f7ff febc 	bl	8003134 <__ISR_DELAY>
}
 80033bc:	b001      	add	sp, #4
 80033be:	bd00      	pop	{pc}

080033c0 <Init_Timer2>:
	  SysTick_ITConfig(ENABLE);
}

void Init_Timer2()
{
	TIM2->CR1 = 0x000; // Upcounting mode + no buffer on reload register, Counter diable
 80033c0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80033c4:	f04f 0200 	mov.w	r2, #0	; 0x0
 80033c8:	801a      	strh	r2, [r3, #0]
	TIM2->PSC = 0x044C; // Prescaler
 80033ca:	f240 424c 	movw	r2, #1100	; 0x44c
 80033ce:	851a      	strh	r2, [r3, #40]
	TIM2->ARR = 0xFFFF; // Reload register
 80033d0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80033d4:	859a      	strh	r2, [r3, #44]

	TIM2->CCMR1 = 0x0000; // NO output compare and input capture!!!
 80033d6:	f04f 0200 	mov.w	r2, #0	; 0x0
 80033da:	831a      	strh	r2, [r3, #24]
	TIM2->DIER = 0x0002; // CC1IE UIE
 80033dc:	f04f 0202 	mov.w	r2, #2	; 0x2
 80033e0:	819a      	strh	r2, [r3, #12]
	TIM2->CCR1 = 0xFF00; // CCR1 value
 80033e2:	f64f 7200 	movw	r2, #65280	; 0xff00
 80033e6:	869a      	strh	r2, [r3, #52]
	TIM2->CNT = 0x0000;
 80033e8:	f04f 0200 	mov.w	r2, #0	; 0x0
 80033ec:	849a      	strh	r2, [r3, #36]
	//TIM2->CR1 = TIM_CR1_CEN; // ENABLE TIMER!
}
 80033ee:	4770      	bx	lr

080033f0 <SysTick_Configuration>:

}


void SysTick_Configuration(void)
{
 80033f0:	b500      	push	{lr}
	  /* SysTick end of count event each 1us with input clock equal to 9MHz (HCLK/8, default) */
	  SysTick_SetReload(9);
 80033f2:	2009      	movs	r0, #9

}


void SysTick_Configuration(void)
{
 80033f4:	b081      	sub	sp, #4
	  /* SysTick end of count event each 1us with input clock equal to 9MHz (HCLK/8, default) */
	  SysTick_SetReload(9);
 80033f6:	f001 fe21 	bl	800503c <SysTick_SetReload>

	  /* Enable SysTick interrupt */
	  SysTick_ITConfig(ENABLE);
 80033fa:	2001      	movs	r0, #1
 80033fc:	f001 fe3a 	bl	8005074 <SysTick_ITConfig>
}
 8003400:	b001      	add	sp, #4
 8003402:	bd00      	pop	{pc}

08003404 <GPIO_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Configuration(void)
{
 8003404:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003406:	b083      	sub	sp, #12
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);
 8003408:	ad01      	add	r5, sp, #4

	// PORTB CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_TXD | PIN_ENABLE_RXD | ADC_6_PIN_SIG_MOT1P | ADC_6_PIN_SIG_MOT1M;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 800340a:	4c38      	ldr	r4, [pc, #224]	(80034ec <GPIO_Configuration+0xe8>)
* Return         : None
*******************************************************************************/
void GPIO_Configuration(void)
{
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);
 800340c:	4628      	mov	r0, r5
 800340e:	f001 f913 	bl	8004638 <GPIO_StructInit>


	// PORTA CONFIG
	GPIO_InitStructure.GPIO_Pin = 	 ADC_1_PIN_SIG_MOT1P | ADC_1_PIN_SIG_MOT1M  | ADC_2_PIN_SIG_MOT1P | ADC_2_PIN_SIG_MOT1M | ADC_3_PIN_SIG_MOT1P | ADC_3_PIN_SIG_MOT1M;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8003412:	2603      	movs	r6, #3
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8003414:	2710      	movs	r7, #16
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);


	// PORTA CONFIG
	GPIO_InitStructure.GPIO_Pin = 	 ADC_1_PIN_SIG_MOT1P | ADC_1_PIN_SIG_MOT1M  | ADC_2_PIN_SIG_MOT1P | ADC_2_PIN_SIG_MOT1M | ADC_3_PIN_SIG_MOT1P | ADC_3_PIN_SIG_MOT1M;
 8003416:	f04f 03cf 	mov.w	r3, #207	; 0xcf
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800341a:	4629      	mov	r1, r5
 800341c:	4834      	ldr	r0, [pc, #208]	(80034f0 <GPIO_Configuration+0xec>)
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);


	// PORTA CONFIG
	GPIO_InitStructure.GPIO_Pin = 	 ADC_1_PIN_SIG_MOT1P | ADC_1_PIN_SIG_MOT1M  | ADC_2_PIN_SIG_MOT1P | ADC_2_PIN_SIG_MOT1M | ADC_3_PIN_SIG_MOT1P | ADC_3_PIN_SIG_MOT1M;
 800341e:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8003422:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8003426:	f88d 7007 	strb.w	r7, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800342a:	f001 f8b1 	bl	8004590 <GPIO_Init>

	// PORTB CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_TXD | PIN_ENABLE_RXD | ADC_6_PIN_SIG_MOT1P | ADC_6_PIN_SIG_MOT1M;
 800342e:	f44f 734c 	mov.w	r3, #816	; 0x330
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003432:	4620      	mov	r0, r4
 8003434:	4629      	mov	r1, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	// PORTB CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_TXD | PIN_ENABLE_RXD | ADC_6_PIN_SIG_MOT1P | ADC_6_PIN_SIG_MOT1M;
 8003436:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800343a:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 800343e:	f88d 7007 	strb.w	r7, [sp, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003442:	f001 f8a5 	bl	8004590 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
 8003446:	f44f 6308 	mov.w	r3, #2176	; 0x880
 800344a:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 800344e:	4620      	mov	r0, r4
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8003450:	2304      	movs	r3, #4
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003452:	4629      	mov	r1, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8003454:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003458:	f001 f89a 	bl	8004590 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
 800345c:	f44f 6388 	mov.w	r3, #1088	; 0x440
 8003460:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003464:	4620      	mov	r0, r4
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8003466:	2318      	movs	r3, #24
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003468:	4629      	mov	r1, r5
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 800346a:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800346e:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003472:	f001 f88d 	bl	8004590 <GPIO_Init>

	GPIO_PinRemapConfig( GPIO_Remap_USART1, ENABLE);
 8003476:	2004      	movs	r0, #4
 8003478:	2101      	movs	r1, #1
 800347a:	f001 f923 	bl	80046c4 <GPIO_PinRemapConfig>
	GPIO_PinRemapConfig( GPIO_Remap_SWJ_Disable, ENABLE);
 800347e:	2101      	movs	r1, #1
 8003480:	481c      	ldr	r0, [pc, #112]	(80034f4 <GPIO_Configuration+0xf0>)
 8003482:	f001 f91f 	bl	80046c4 <GPIO_PinRemapConfig>

	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 8003486:	4620      	mov	r0, r4
 8003488:	2110      	movs	r1, #16
 800348a:	f001 f8f3 	bl	8004674 <GPIO_ResetBits>
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
 800348e:	4620      	mov	r0, r4
 8003490:	2120      	movs	r1, #32
 8003492:	f001 f8ed 	bl	8004670 <GPIO_SetBits>

		// PORTC CONFIG
	GPIO_InitStructure.GPIO_Pin =   PIN_ADC_SELECT0 | PIN_ADC_SELECT1 |  PIN_LED_POWER | ADC_4_PIN_SIG_MOT1P | ADC_4_PIN_SIG_MOT1M | ADC_5_PIN_SIG_MOT1P | ADC_5_PIN_SIG_MOT1M;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8003496:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 800349a:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 800349e:	f506 3686 	add.w	r6, r6, #68608	; 0x10c00
 80034a2:	f506 767f 	add.w	r6, r6, #1020	; 0x3fc
 80034a6:	3601      	adds	r6, #1

	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable

		// PORTC CONFIG
	GPIO_InitStructure.GPIO_Pin =   PIN_ADC_SELECT0 | PIN_ADC_SELECT1 |  PIN_LED_POWER | ADC_4_PIN_SIG_MOT1P | ADC_4_PIN_SIG_MOT1M | ADC_5_PIN_SIG_MOT1P | ADC_5_PIN_SIG_MOT1M;
 80034a8:	f642 3306 	movw	r3, #11014	; 0x2b06
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 80034ac:	4630      	mov	r0, r6
 80034ae:	4629      	mov	r1, r5

	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable

		// PORTC CONFIG
	GPIO_InitStructure.GPIO_Pin =   PIN_ADC_SELECT0 | PIN_ADC_SELECT1 |  PIN_LED_POWER | ADC_4_PIN_SIG_MOT1P | ADC_4_PIN_SIG_MOT1M | ADC_5_PIN_SIG_MOT1P | ADC_5_PIN_SIG_MOT1M;
 80034b0:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);

	// set Analog input of ADC
	GPIO_InitStructure.GPIO_Pin =  PIN_ADC0 | PIN_VDD_VOLT;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 80034b4:	2400      	movs	r4, #0
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable

		// PORTC CONFIG
	GPIO_InitStructure.GPIO_Pin =   PIN_ADC_SELECT0 | PIN_ADC_SELECT1 |  PIN_LED_POWER | ADC_4_PIN_SIG_MOT1P | ADC_4_PIN_SIG_MOT1M | ADC_5_PIN_SIG_MOT1P | ADC_5_PIN_SIG_MOT1M;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80034b6:	f88d 7007 	strb.w	r7, [sp, #7]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 80034ba:	f001 f869 	bl	8004590 <GPIO_Init>

	// set Analog input of ADC
	GPIO_InitStructure.GPIO_Pin =  PIN_ADC0 | PIN_VDD_VOLT;
 80034be:	f04f 0309 	mov.w	r3, #9	; 0x9
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(PORT_ADC0, &GPIO_InitStructure);
 80034c2:	4630      	mov	r0, r6
 80034c4:	4629      	mov	r1, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);

	// set Analog input of ADC
	GPIO_InitStructure.GPIO_Pin =  PIN_ADC0 | PIN_VDD_VOLT;
 80034c6:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 80034ca:	f88d 4007 	strb.w	r4, [sp, #7]
	GPIO_Init(PORT_ADC0, &GPIO_InitStructure);
 80034ce:	f001 f85f 	bl	8004590 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin =  PIN_ADC1;
 80034d2:	f04f 0320 	mov.w	r3, #32	; 0x20
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(PORT_ADC1, &GPIO_InitStructure);
 80034d6:	4806      	ldr	r0, [pc, #24]	(80034f0 <GPIO_Configuration+0xec>)
 80034d8:	4629      	mov	r1, r5
	// set Analog input of ADC
	GPIO_InitStructure.GPIO_Pin =  PIN_ADC0 | PIN_VDD_VOLT;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(PORT_ADC0, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin =  PIN_ADC1;
 80034da:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 80034de:	f88d 4007 	strb.w	r4, [sp, #7]
	GPIO_Init(PORT_ADC1, &GPIO_InitStructure);
 80034e2:	f001 f855 	bl	8004590 <GPIO_Init>


}
 80034e6:	b003      	add	sp, #12
 80034e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80034ea:	46c0      	nop			(mov r8, r8)
 80034ec:	40010c00 	.word	0x40010c00
 80034f0:	40010800 	.word	0x40010800
 80034f4:	00300400 	.word	0x00300400

080034f8 <NVIC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Configuration(void)
{
 80034f8:	b570      	push	{r4, r5, r6, lr}
	#ifdef  VECT_TAB_RAM
		// Set the Vector Table base location at 0x20000000
		NVIC_SetVectorTable(NVIC_VectTab_RAM, 0x0);
	#else  // VECT_TAB_FLASH
		// Set the Vector Table base location at 0x08003000
		NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);
 80034fa:	f44f 5140 	mov.w	r1, #12288	; 0x3000
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Configuration(void)
{
 80034fe:	b082      	sub	sp, #8
	#ifdef  VECT_TAB_RAM
		// Set the Vector Table base location at 0x20000000
		NVIC_SetVectorTable(NVIC_VectTab_RAM, 0x0);
	#else  // VECT_TAB_FLASH
		// Set the Vector Table base location at 0x08003000
		NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);
 8003500:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8003504:	f001 fa58 	bl	80049b8 <NVIC_SetVectorTable>
	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 8003508:	ae01      	add	r6, sp, #4
		// Set the Vector Table base location at 0x08003000
		NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);
	#endif

	// Configure the NVIC Preemption Priority Bits
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 800350a:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 800350e:	f001 f9b5 	bl	800487c <NVIC_PriorityGroupConfig>

	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8003512:	2500      	movs	r5, #0

	// Configure the NVIC Preemption Priority Bits
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);

	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 8003514:	2325      	movs	r3, #37
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8003516:	2401      	movs	r4, #1
	NVIC_Init(&NVIC_InitStructure);
 8003518:	4630      	mov	r0, r6

	// Configure the NVIC Preemption Priority Bits
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);

	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 800351a:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 800351e:	f88d 5005 	strb.w	r5, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8003522:	f88d 5006 	strb.w	r5, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8003526:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 800352a:	f001 f9b1 	bl	8004890 <NVIC_Init>

	// Enable the TIM2 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 800352e:	231c      	movs	r3, #28
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 8003530:	4630      	mov	r0, r6
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);

	// Enable the TIM2 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 8003532:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8003536:	f88d 4005 	strb.w	r4, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 800353a:	f88d 5006 	strb.w	r5, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800353e:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 8003542:	f001 f9a5 	bl	8004890 <NVIC_Init>
}
 8003546:	b002      	add	sp, #8
 8003548:	bd70      	pop	{r4, r5, r6, pc}
 800354a:	46c0      	nop			(mov r8, r8)

0800354c <RCC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_Configuration(void)
{
 800354c:	b500      	push	{lr}
 800354e:	b081      	sub	sp, #4
	ErrorStatus HSEStartUpStatus;
	/* RCC system reset(for debug purpose) */
	RCC_DeInit();
 8003550:	f001 fb94 	bl	8004c7c <RCC_DeInit>

	/* Enable HSE */
	RCC_HSEConfig(RCC_HSE_ON);
 8003554:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8003558:	f001 fbb0 	bl	8004cbc <RCC_HSEConfig>

	/* Wait till HSE is ready */
	HSEStartUpStatus = RCC_WaitForHSEStartUp();
 800355c:	f001 fbc8 	bl	8004cf0 <RCC_WaitForHSEStartUp>

	if(HSEStartUpStatus == SUCCESS)
 8003560:	2801      	cmp	r0, #1
 8003562:	d124      	bne.n	80035ae <RCC_Configuration+0x62>
	{
		/* Enable Prefetch Buffer */
		FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);
 8003564:	2010      	movs	r0, #16
 8003566:	f000 fd97 	bl	8004098 <FLASH_PrefetchBufferCmd>

		/* Flash 2 wait state */
		FLASH_SetLatency(FLASH_Latency_2);
 800356a:	2002      	movs	r0, #2
 800356c:	f000 fd7c 	bl	8004068 <FLASH_SetLatency>

		/* HCLK = SYSCLK */
		RCC_HCLKConfig(RCC_SYSCLK_Div1);
 8003570:	2000      	movs	r0, #0
 8003572:	f001 fc07 	bl	8004d84 <RCC_HCLKConfig>

		/* PCLK2 = HCLK */
		RCC_PCLK2Config(RCC_HCLK_Div1);
 8003576:	2000      	movs	r0, #0
 8003578:	f001 fc18 	bl	8004dac <RCC_PCLK2Config>

		/* PCLK1 = HCLK/2 */
		RCC_PCLK1Config(RCC_HCLK_Div2);
 800357c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003580:	f001 fc0a 	bl	8004d98 <RCC_PCLK1Config>

		/* PLLCLK = 8MHz * 9 = 72 MHz */
		RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_9);
 8003584:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8003588:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 800358c:	f001 fbd8 	bl	8004d40 <RCC_PLLConfig>

		/* Enable PLL */
		RCC_PLLCmd(ENABLE);
 8003590:	2001      	movs	r0, #1
 8003592:	f001 fbdf 	bl	8004d54 <RCC_PLLCmd>

		/* Wait till PLL is ready */
		while(RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET)
 8003596:	2039      	movs	r0, #57
 8003598:	f001 fd08 	bl	8004fac <RCC_GetFlagStatus>
 800359c:	2800      	cmp	r0, #0
 800359e:	d0fa      	beq.n	8003596 <RCC_Configuration+0x4a>
		{
		}

		/* Select PLL as system clock source */
		RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 80035a0:	2002      	movs	r0, #2
 80035a2:	f001 fbdd 	bl	8004d60 <RCC_SYSCLKConfig>

		/* Wait till PLL is used as system clock source */
		while(RCC_GetSYSCLKSource() != 0x08)
 80035a6:	f001 fbe5 	bl	8004d74 <RCC_GetSYSCLKSource>
 80035aa:	2808      	cmp	r0, #8
 80035ac:	d1fb      	bne.n	80035a6 <RCC_Configuration+0x5a>
	}

	/* Enable peripheral clocks --------------------------------------------------*/

	/* Enable USART1 and GPIOB clocks */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1 | RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB | RCC_APB2Periph_GPIOC	 | RCC_APB2Periph_ADC1, ENABLE);
 80035ae:	2101      	movs	r1, #1
 80035b0:	f244 201c 	movw	r0, #16924	; 0x421c
 80035b4:	f001 fcb0 	bl	8004f18 <RCC_APB2PeriphClockCmd>


	/* Enable USART3 clocks */
	RCC_APB1PeriphClockCmd ( RCC_APB1Periph_USART3 | RCC_APB1Periph_TIM2, ENABLE);
 80035b8:	4804      	ldr	r0, [pc, #16]	(80035cc <RCC_Configuration+0x80>)
 80035ba:	2101      	movs	r1, #1
 80035bc:	f001 fcba 	bl	8004f34 <RCC_APB1PeriphClockCmd>

	PWR_BackupAccessCmd(ENABLE);
 80035c0:	2001      	movs	r0, #1
 80035c2:	f001 faeb 	bl	8004b9c <PWR_BackupAccessCmd>
}
 80035c6:	b001      	add	sp, #4
 80035c8:	bd00      	pop	{pc}
 80035ca:	46c0      	nop			(mov r8, r8)
 80035cc:	00040001 	.word	0x00040001

080035d0 <__PC_com_RX_ISR>:
	/* Clear SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Clear);
}

void __PC_com_RX_ISR()
{
 80035d0:	b510      	push	{r4, lr}
	if (USART_GetITStatus(USART3, USART_IT_RXNE) != RESET) // IF RX interrupt RXNE bit auto-clear!
 80035d2:	4809      	ldr	r0, [pc, #36]	(80035f8 <__PC_com_RX_ISR+0x28>)
 80035d4:	f240 5125 	movw	r1, #1317	; 0x525
 80035d8:	f002 fd50 	bl	800607c <USART_GetITStatus>
 80035dc:	b150      	cbz	r0, 80035f4 <__PC_com_RX_ISR+0x24>
	{
		PC_RX_com_buf[PC_RX_buff_index] = USART_ReceiveData(USART3);
 80035de:	4b07      	ldr	r3, [pc, #28]	(80035fc <__PC_com_RX_ISR+0x2c>)
 80035e0:	4805      	ldr	r0, [pc, #20]	(80035f8 <__PC_com_RX_ISR+0x28>)
 80035e2:	681c      	ldr	r4, [r3, #0]
 80035e4:	f002 fcdc 	bl	8005fa0 <USART_ReceiveData>
 80035e8:	4b05      	ldr	r3, [pc, #20]	(8003600 <__PC_com_RX_ISR+0x30>)
 80035ea:	b2c0      	uxtb	r0, r0
 80035ec:	5518      	strb	r0, [r3, r4]
		PC_data_rdy = 1;
 80035ee:	4b05      	ldr	r3, [pc, #20]	(8003604 <__PC_com_RX_ISR+0x34>)
 80035f0:	2201      	movs	r2, #1
 80035f2:	701a      	strb	r2, [r3, #0]
		//PC_RX_buff_index++;
	}

}
 80035f4:	bd10      	pop	{r4, pc}
 80035f6:	46c0      	nop			(mov r8, r8)
 80035f8:	40004800 	.word	0x40004800
 80035fc:	20000008 	.word	0x20000008
 8003600:	20000018 	.word	0x20000018
 8003604:	2000000c 	.word	0x2000000c

08003608 <uDelay>:
{
	uDelay(nTime*1000);
}

void uDelay(u32 nTime)
{
 8003608:	b510      	push	{r4, lr}
 800360a:	4604      	mov	r4, r0
	/* Enable the SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Enable);
 800360c:	2001      	movs	r0, #1
 800360e:	f001 fd1b 	bl	8005048 <SysTick_CounterCmd>

	gwTimingDelay = nTime;
 8003612:	4b07      	ldr	r3, [pc, #28]	(8003630 <uDelay+0x28>)
 8003614:	601c      	str	r4, [r3, #0]

	while(gwTimingDelay != 0);
 8003616:	461a      	mov	r2, r3
 8003618:	6813      	ldr	r3, [r2, #0]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d1fc      	bne.n	8003618 <uDelay+0x10>

	/* Disable SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Disable);
 800361e:	f06f 0001 	mvn.w	r0, #1	; 0x1
 8003622:	f001 fd11 	bl	8005048 <SysTick_CounterCmd>
	/* Clear SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Clear);
 8003626:	2000      	movs	r0, #0
 8003628:	f001 fd0e 	bl	8005048 <SysTick_CounterCmd>
}
 800362c:	bd10      	pop	{r4, pc}
 800362e:	46c0      	nop			(mov r8, r8)
 8003630:	20000010 	.word	0x20000010

08003634 <mDelay>:
	USART_SendData(USART3,bTxdData);
	while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
}

void mDelay(u32 nTime)
{
 8003634:	b500      	push	{lr}
	uDelay(nTime*1000);
 8003636:	ebc0 1340 	rsb	r3, r0, r0, lsl #5
 800363a:	eb00 0083 	add.w	r0, r0, r3, lsl #2
	USART_SendData(USART3,bTxdData);
	while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
}

void mDelay(u32 nTime)
{
 800363e:	b081      	sub	sp, #4
	uDelay(nTime*1000);
 8003640:	00c0      	lsls	r0, r0, #3
 8003642:	f7ff ffe1 	bl	8003608 <uDelay>
}
 8003646:	b001      	add	sp, #4
 8003648:	bd00      	pop	{pc}
 800364a:	46c0      	nop			(mov r8, r8)

0800364c <TxDByte_PC>:
		TxDByte_PC(*bData++);
	}
}

void TxDByte_PC(u8 bTxdData)
{
 800364c:	b500      	push	{lr}
	USART_SendData(USART3,bTxdData);
 800364e:	b281      	uxth	r1, r0
		TxDByte_PC(*bData++);
	}
}

void TxDByte_PC(u8 bTxdData)
{
 8003650:	b081      	sub	sp, #4
	USART_SendData(USART3,bTxdData);
 8003652:	4805      	ldr	r0, [pc, #20]	(8003668 <TxDByte_PC+0x1c>)
 8003654:	f002 fca0 	bl	8005f98 <USART_SendData>
	while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
 8003658:	4803      	ldr	r0, [pc, #12]	(8003668 <TxDByte_PC+0x1c>)
 800365a:	2140      	movs	r1, #64
 800365c:	f002 fd02 	bl	8006064 <USART_GetFlagStatus>
 8003660:	2800      	cmp	r0, #0
 8003662:	d0f9      	beq.n	8003658 <TxDByte_PC+0xc>
}
 8003664:	b001      	add	sp, #4
 8003666:	bd00      	pop	{pc}
 8003668:	40004800 	.word	0x40004800

0800366c <TxArray>:
{
	while (*bData)
		TxDByte_PC(*bData++);
}
void TxArray(u8 *bData, u8 len)
{
 800366c:	b570      	push	{r4, r5, r6, lr}
 800366e:	4606      	mov	r6, r0
 8003670:	460d      	mov	r5, r1
 8003672:	2400      	movs	r4, #0
 8003674:	e003      	b.n	800367e <TxArray+0x12>
	int i;
	for(i = 0; i<len; i++)
	{
		TxDByte_PC(*bData++);
 8003676:	5d30      	ldrb	r0, [r6, r4]
 8003678:	f7ff ffe8 	bl	800364c <TxDByte_PC>
		TxDByte_PC(*bData++);
}
void TxArray(u8 *bData, u8 len)
{
	int i;
	for(i = 0; i<len; i++)
 800367c:	3401      	adds	r4, #1
 800367e:	42ac      	cmp	r4, r5
 8003680:	dbf9      	blt.n	8003676 <TxArray+0xa>
	{
		TxDByte_PC(*bData++);
	}
}
 8003682:	bd70      	pop	{r4, r5, r6, pc}

08003684 <TxDString>:
	}
}


void TxDString(u8 *bData)
{
 8003684:	b530      	push	{r4, r5, lr}
 8003686:	4605      	mov	r5, r0
 8003688:	b081      	sub	sp, #4
 800368a:	2400      	movs	r4, #0
 800368c:	e001      	b.n	8003692 <TxDString+0xe>
	while (*bData)
		TxDByte_PC(*bData++);
 800368e:	f7ff ffdd 	bl	800364c <TxDByte_PC>
}


void TxDString(u8 *bData)
{
	while (*bData)
 8003692:	5d28      	ldrb	r0, [r5, r4]
 8003694:	3401      	adds	r4, #1
 8003696:	2800      	cmp	r0, #0
 8003698:	d1f9      	bne.n	800368e <TxDString+0xa>
		TxDByte_PC(*bData++);
}
 800369a:	b001      	add	sp, #4
 800369c:	bd30      	pop	{r4, r5, pc}
 800369e:	46c0      	nop			(mov r8, r8)

080036a0 <USART_Configuration>:




void USART_Configuration(u8 PORT, u32 baudrate)
{
 80036a0:	b570      	push	{r4, r5, r6, lr}
 80036a2:	b084      	sub	sp, #16
 80036a4:	4605      	mov	r5, r0

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 80036a6:	4668      	mov	r0, sp




void USART_Configuration(u8 PORT, u32 baudrate)
{
 80036a8:	460c      	mov	r4, r1

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 80036aa:	f002 fbcf 	bl	8005e4c <USART_StructInit>


	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 80036ae:	f04f 0300 	mov.w	r3, #0	; 0x0
 80036b2:	f8ad 3004 	strh.w	r3, [sp, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 80036b6:	f8ad 3006 	strh.w	r3, [sp, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 80036ba:	f8ad 3008 	strh.w	r3, [sp, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 80036be:	f8ad 300c 	strh.w	r3, [sp, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80036c2:	f04f 030c 	mov.w	r3, #12	; 0xc
void USART_Configuration(u8 PORT, u32 baudrate)
{

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 80036c6:	466e      	mov	r6, sp


	USART_InitStructure.USART_BaudRate = baudrate;
 80036c8:	9400      	str	r4, [sp, #0]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80036ca:	f8ad 300a 	strh.w	r3, [sp, #10]


	if( PORT == USART_DXL )
 80036ce:	b98d      	cbnz	r5, 80036f4 <USART_Configuration+0x54>
	{
		USART_DeInit(USART1);
 80036d0:	4814      	ldr	r0, [pc, #80]	(8003724 <USART_Configuration+0x84>)
 80036d2:	f002 fd4f 	bl	8006174 <USART_DeInit>
		mDelay(10);
 80036d6:	200a      	movs	r0, #10
 80036d8:	f7ff ffac 	bl	8003634 <mDelay>
		/* Configure the USART1 */
		USART_Init(USART1, &USART_InitStructure);
 80036dc:	4811      	ldr	r0, [pc, #68]	(8003724 <USART_Configuration+0x84>)
 80036de:	4669      	mov	r1, sp
 80036e0:	f002 fcfa 	bl	80060d8 <USART_Init>

		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 80036e4:	480f      	ldr	r0, [pc, #60]	(8003724 <USART_Configuration+0x84>)
 80036e6:	f240 5125 	movw	r1, #1317	; 0x525
 80036ea:	2201      	movs	r2, #1
 80036ec:	f002 fbe8 	bl	8005ec0 <USART_ITConfig>
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);

		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 80036f0:	480c      	ldr	r0, [pc, #48]	(8003724 <USART_Configuration+0x84>)
 80036f2:	e012      	b.n	800371a <USART_Configuration+0x7a>
	}

	else if( PORT == USART_PC )
 80036f4:	2d02      	cmp	r5, #2
 80036f6:	d113      	bne.n	8003720 <USART_Configuration+0x80>
	{
		USART_DeInit(USART3);
 80036f8:	480b      	ldr	r0, [pc, #44]	(8003728 <USART_Configuration+0x88>)
 80036fa:	f002 fd3b 	bl	8006174 <USART_DeInit>
		mDelay(10);
 80036fe:	200a      	movs	r0, #10
 8003700:	f7ff ff98 	bl	8003634 <mDelay>
		/* Configure the USART3 */
		USART_Init(USART3, &USART_InitStructure);
 8003704:	4808      	ldr	r0, [pc, #32]	(8003728 <USART_Configuration+0x88>)
 8003706:	4669      	mov	r1, sp
 8003708:	f002 fce6 	bl	80060d8 <USART_Init>

		/* Enable USART3 Receive and Transmit interrupts */
		USART_ITConfig(USART3, USART_IT_RXNE, ENABLE);
 800370c:	4806      	ldr	r0, [pc, #24]	(8003728 <USART_Configuration+0x88>)
 800370e:	f240 5125 	movw	r1, #1317	; 0x525
 8003712:	2201      	movs	r2, #1
 8003714:	f002 fbd4 	bl	8005ec0 <USART_ITConfig>
		//USART_ITConfig(USART3, USART_IT_TC, ENABLE);

		/* Enable the USART3 */
		USART_Cmd(USART3, ENABLE);
 8003718:	4803      	ldr	r0, [pc, #12]	(8003728 <USART_Configuration+0x88>)
 800371a:	2101      	movs	r1, #1
 800371c:	f002 fbc2 	bl	8005ea4 <USART_Cmd>
	}
}
 8003720:	b004      	add	sp, #16
 8003722:	bd70      	pop	{r4, r5, r6, pc}
 8003724:	40013800 	.word	0x40013800
 8003728:	40004800 	.word	0x40004800

0800372c <USARTConfiguration>:




void USARTConfiguration(u32 baudrate)
{ /* !!!! STOLEN !!! */
 800372c:	b530      	push	{r4, r5, lr}
 800372e:	b085      	sub	sp, #20
 8003730:	4604      	mov	r4, r0

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 8003732:	4668      	mov	r0, sp
 8003734:	f002 fb8a 	bl	8005e4c <USART_StructInit>


	USART_InitStructure.USART_BaudRate = baudrate;
 8003738:	9400      	str	r4, [sp, #0]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;


		USART_DeInit(USART1);
 800373a:	4c13      	ldr	r4, [pc, #76]	(8003788 <USARTConfiguration+0x5c>)

	USART_StructInit(&USART_InitStructure);


	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 800373c:	f04f 0300 	mov.w	r3, #0	; 0x0
 8003740:	f8ad 3004 	strh.w	r3, [sp, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8003744:	f8ad 3006 	strh.w	r3, [sp, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 8003748:	f8ad 3008 	strh.w	r3, [sp, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 800374c:	f8ad 300c 	strh.w	r3, [sp, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;


		USART_DeInit(USART1);
 8003750:	4620      	mov	r0, r4
	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8003752:	f04f 030c 	mov.w	r3, #12	; 0xc
 8003756:	f8ad 300a 	strh.w	r3, [sp, #10]


		USART_DeInit(USART1);
 800375a:	f002 fd0b 	bl	8006174 <USART_DeInit>
		mDelay(10);
 800375e:	200a      	movs	r0, #10
 8003760:	f7ff ff68 	bl	8003634 <mDelay>
		/* Configure the USART1 */
		USART_Init(USART1, &USART_InitStructure);
 8003764:	4620      	mov	r0, r4
 8003766:	4669      	mov	r1, sp
 8003768:	f002 fcb6 	bl	80060d8 <USART_Init>

		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 800376c:	4620      	mov	r0, r4
 800376e:	f240 5125 	movw	r1, #1317	; 0x525
 8003772:	2201      	movs	r2, #1
 8003774:	f002 fba4 	bl	8005ec0 <USART_ITConfig>
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);

		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 8003778:	4620      	mov	r0, r4
 800377a:	2101      	movs	r1, #1
void USARTConfiguration(u32 baudrate)
{ /* !!!! STOLEN !!! */

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 800377c:	466d      	mov	r5, sp
		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);

		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 800377e:	f002 fb91 	bl	8005ea4 <USART_Cmd>

}
 8003782:	b005      	add	sp, #20
 8003784:	bd30      	pop	{r4, r5, pc}
 8003786:	46c0      	nop			(mov r8, r8)
 8003788:	40013800 	.word	0x40013800

0800378c <DXL_init>:
void USARTConfiguration();
void DXL_TX(u8 data);


void DXL_init(u32 baud)
{
 800378c:	b500      	push	{lr}
 800378e:	b081      	sub	sp, #4
	USARTConfiguration(baud);
 8003790:	f7ff ffcc 	bl	800372c <USARTConfiguration>
}
 8003794:	b001      	add	sp, #4
 8003796:	bd00      	pop	{pc}

08003798 <DXL_RX_interrupt>:
	 * DXL_RX_BUFF[6]: Checksum
	 */
}

void DXL_RX_interrupt(void)
{/* This funtion is clled when 8 bitsisrecied through the UART (stm32f10c_it.c) */
 8003798:	b530      	push	{r4, r5, lr}
	if (USART_GetITStatus(USART1, USART_IT_RXNE) != RESET) // IF RX interrupt RXNE bit auto-clear!
 800379a:	480a      	ldr	r0, [pc, #40]	(80037c4 <DXL_RX_interrupt+0x2c>)
	 * DXL_RX_BUFF[6]: Checksum
	 */
}

void DXL_RX_interrupt(void)
{/* This funtion is clled when 8 bitsisrecied through the UART (stm32f10c_it.c) */
 800379c:	b081      	sub	sp, #4
	if (USART_GetITStatus(USART1, USART_IT_RXNE) != RESET) // IF RX interrupt RXNE bit auto-clear!
 800379e:	f240 5125 	movw	r1, #1317	; 0x525
 80037a2:	f002 fc6b 	bl	800607c <USART_GetITStatus>
 80037a6:	b150      	cbz	r0, 80037be <DXL_RX_interrupt+0x26>
	{
		DXL_RX_com_buf[DXL_RX_buff_index] = USART_ReceiveData(USART1);
 80037a8:	4c07      	ldr	r4, [pc, #28]	(80037c8 <DXL_RX_interrupt+0x30>)
 80037aa:	4806      	ldr	r0, [pc, #24]	(80037c4 <DXL_RX_interrupt+0x2c>)
 80037ac:	6825      	ldr	r5, [r4, #0]
 80037ae:	f002 fbf7 	bl	8005fa0 <USART_ReceiveData>
 80037b2:	4b06      	ldr	r3, [pc, #24]	(80037cc <DXL_RX_interrupt+0x34>)
 80037b4:	b2c0      	uxtb	r0, r0
 80037b6:	5558      	strb	r0, [r3, r5]
		DXL_RX_buff_index++;
 80037b8:	6823      	ldr	r3, [r4, #0]
 80037ba:	3301      	adds	r3, #1
 80037bc:	6023      	str	r3, [r4, #0]
	}
}
 80037be:	b001      	add	sp, #4
 80037c0:	bd30      	pop	{r4, r5, pc}
 80037c2:	46c0      	nop			(mov r8, r8)
 80037c4:	40013800 	.word	0x40013800
 80037c8:	20000028 	.word	0x20000028
 80037cc:	20000030 	.word	0x20000030

080037d0 <DXL_TX>:




void DXL_TX(u8 data)
{
 80037d0:	b510      	push	{r4, lr}

	GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
 80037d2:	2120      	movs	r1, #32




void DXL_TX(u8 data)
{
 80037d4:	4604      	mov	r4, r0

	GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
 80037d6:	480d      	ldr	r0, [pc, #52]	(800380c <DXL_TX+0x3c>)
 80037d8:	f000 ff4c 	bl	8004674 <GPIO_ResetBits>
	GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Enable



		USART_SendData(USART1, data);
 80037dc:	b2a4      	uxth	r4, r4

void DXL_TX(u8 data)
{

	GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
	GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Enable
 80037de:	480b      	ldr	r0, [pc, #44]	(800380c <DXL_TX+0x3c>)
 80037e0:	2110      	movs	r1, #16
 80037e2:	f000 ff45 	bl	8004670 <GPIO_SetBits>



		USART_SendData(USART1, data);
 80037e6:	480a      	ldr	r0, [pc, #40]	(8003810 <DXL_TX+0x40>)
 80037e8:	4621      	mov	r1, r4
 80037ea:	f002 fbd5 	bl	8005f98 <USART_SendData>
		while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET ); // wait for TX to complete
 80037ee:	4808      	ldr	r0, [pc, #32]	(8003810 <DXL_TX+0x40>)
 80037f0:	2140      	movs	r1, #64
 80037f2:	f002 fc37 	bl	8006064 <USART_GetFlagStatus>
 80037f6:	2800      	cmp	r0, #0
 80037f8:	d0f9      	beq.n	80037ee <DXL_TX+0x1e>



	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 80037fa:	2110      	movs	r1, #16
 80037fc:	4803      	ldr	r0, [pc, #12]	(800380c <DXL_TX+0x3c>)
 80037fe:	f000 ff39 	bl	8004674 <GPIO_ResetBits>
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
 8003802:	4802      	ldr	r0, [pc, #8]	(800380c <DXL_TX+0x3c>)
 8003804:	2120      	movs	r1, #32
 8003806:	f000 ff33 	bl	8004670 <GPIO_SetBits>

}
 800380a:	bd10      	pop	{r4, pc}
 800380c:	40010c00 	.word	0x40010c00
 8003810:	40013800 	.word	0x40013800

08003814 <DXL_read_byte>:




void DXL_read_byte(u8 devId, u8 add)
{
 8003814:	b530      	push	{r4, r5, lr}

	u8 i, checksum = 0;
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
 8003816:	4a1a      	ldr	r2, [pc, #104]	(8003880 <DXL_read_byte+0x6c>)
 8003818:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800381c:	7013      	strb	r3, [r2, #0]
	DXL_TX_com_buf[1] = 0xff;
 800381e:	7053      	strb	r3, [r2, #1]
	//id -
	DXL_TX_com_buf[2] = devId;
	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x04;
 8003820:	2304      	movs	r3, #4
 8003822:	70d3      	strb	r3, [r2, #3]
	// instruction-
	DXL_TX_com_buf[4] = READ_DATA;
 8003824:	2302      	movs	r3, #2
 8003826:	7113      	strb	r3, [r2, #4]
	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = 1;
 8003828:	2301      	movs	r3, #1
	u8 i, checksum = 0;
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
	DXL_TX_com_buf[1] = 0xff;
	//id -
	DXL_TX_com_buf[2] = devId;
 800382a:	7090      	strb	r0, [r2, #2]
	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x04;
	// instruction-
	DXL_TX_com_buf[4] = READ_DATA;
	// parameters-
	DXL_TX_com_buf[5] = add;
 800382c:	7151      	strb	r1, [r2, #5]




void DXL_read_byte(u8 devId, u8 add)
{
 800382e:	b081      	sub	sp, #4
	DXL_TX_com_buf[3] = 0x04;
	// instruction-
	DXL_TX_com_buf[4] = READ_DATA;
	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = 1;
 8003830:	7193      	strb	r3, [r2, #6]

	// Calc CRC!
	checksum = 0;

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 8003832:	f04f 0e04 	mov.w	lr, #4	; 0x4
 8003836:	2100      	movs	r1, #0
 8003838:	2000      	movs	r0, #0
 800383a:	e006      	b.n	800384a <DXL_read_byte+0x36>
	{
		checksum += DXL_TX_com_buf[i+2];
 800383c:	eb02 0301 	add.w	r3, r2, r1
 8003840:	789b      	ldrb	r3, [r3, #2]
 8003842:	4403      	add	r3, r0
 8003844:	b2d8      	uxtb	r0, r3
	DXL_TX_com_buf[6] = 1;

	// Calc CRC!
	checksum = 0;

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 8003846:	1c4b      	adds	r3, r1, #1
 8003848:	b2d9      	uxtb	r1, r3
 800384a:	458e      	cmp	lr, r1
 800384c:	f8df c030 	ldr.w	ip, [pc, #48]	; 8003880 <DXL_read_byte+0x6c>
 8003850:	daf4      	bge.n	800383c <DXL_read_byte+0x28>
	{
		checksum += DXL_TX_com_buf[i+2];
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;
 8003852:	ea6f 0300 	mvn.w	r3, r0
 8003856:	f88c 3007 	strb.w	r3, [ip, #7]


	DXL_TX_com_buf[8] = 0x00; // NULL termination!


	DXL_RX_buff_index = 0; // RX buffer index!
 800385a:	4b0a      	ldr	r3, [pc, #40]	(8003884 <DXL_read_byte+0x70>)
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;


	DXL_TX_com_buf[8] = 0x00; // NULL termination!
 800385c:	2200      	movs	r2, #0
 800385e:	f88c 2008 	strb.w	r2, [ip, #8]


	DXL_RX_buff_index = 0; // RX buffer index!
 8003862:	601a      	str	r2, [r3, #0]
 8003864:	2400      	movs	r4, #0

	for(i = 0; i < 8; i++)
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
 8003866:	4665      	mov	r5, ip
 8003868:	5d28      	ldrb	r0, [r5, r4]
 800386a:	3401      	adds	r4, #1
 800386c:	f7ff ffb0 	bl	80037d0 <DXL_TX>
	DXL_TX_com_buf[8] = 0x00; // NULL termination!


	DXL_RX_buff_index = 0; // RX buffer index!

	for(i = 0; i < 8; i++)
 8003870:	2c08      	cmp	r4, #8
 8003872:	d1f9      	bne.n	8003868 <DXL_read_byte+0x54>
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
	}

	mDelay(10); // TIS CAN BE IMPLEMENTED SMARTER: WITH CRC CHECK etc.!!!
 8003874:	200a      	movs	r0, #10
 8003876:	f7ff fedd 	bl	8003634 <mDelay>
	 * DXL_RX_BUFF[3]: Length
	 * DXL_RX_BUFF[4]: Error status
	 * DXL_RX_BUFF[5]: Parameter
	 * DXL_RX_BUFF[6]: Checksum
	 */
}
 800387a:	b001      	add	sp, #4
 800387c:	bd30      	pop	{r4, r5, pc}
 800387e:	46c0      	nop			(mov r8, r8)
 8003880:	2000003f 	.word	0x2000003f
 8003884:	20000028 	.word	0x20000028

08003888 <DXL_send_word>:




void DXL_send_word(u8 devId, u8 add, u16 data)
{
 8003888:	b530      	push	{r4, r5, lr}
	u16 i, checksum = 0;
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
 800388a:	f8df c080 	ldr.w	ip, [pc, #128]	; 800390c <DXL_send_word+0x84>
 800388e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003892:	f88c 3000 	strb.w	r3, [ip]
	DXL_TX_com_buf[1] = 0xff;
 8003896:	f88c 3001 	strb.w	r3, [ip, #1]

	//id -
	DXL_TX_com_buf[2] = devId;

	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x05;
 800389a:	2305      	movs	r3, #5
 800389c:	f88c 3003 	strb.w	r3, [ip, #3]
	DXL_TX_com_buf[4] = WRITE_DATA;


	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
 80038a0:	f88c 2006 	strb.w	r2, [ip, #6]

	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x05;

	// instruction-
	DXL_TX_com_buf[4] = WRITE_DATA;
 80038a4:	2303      	movs	r3, #3


	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
 80038a6:	0a12      	lsrs	r2, r2, #8
	// instruction-
	DXL_TX_com_buf[4] = WRITE_DATA;


	// parameters-
	DXL_TX_com_buf[5] = add;
 80038a8:	f88c 1005 	strb.w	r1, [ip, #5]
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
 80038ac:	f88c 2007 	strb.w	r2, [ip, #7]




void DXL_send_word(u8 devId, u8 add, u16 data)
{
 80038b0:	b081      	sub	sp, #4
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
	DXL_TX_com_buf[1] = 0xff;

	//id -
	DXL_TX_com_buf[2] = devId;
 80038b2:	f88c 0002 	strb.w	r0, [ip, #2]

	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x05;

	// instruction-
	DXL_TX_com_buf[4] = WRITE_DATA;
 80038b6:	f88c 3004 	strb.w	r3, [ip, #4]
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
	// Calc CRC!
	checksum = 0;

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 80038ba:	f04f 0e05 	mov.w	lr, #5	; 0x5
 80038be:	2100      	movs	r1, #0
 80038c0:	2200      	movs	r2, #0
 80038c2:	e006      	b.n	80038d2 <DXL_send_word+0x4a>
	{
		checksum += DXL_TX_com_buf[i+2];
 80038c4:	eb0c 0302 	add.w	r3, ip, r2
 80038c8:	789b      	ldrb	r3, [r3, #2]
 80038ca:	440b      	add	r3, r1
 80038cc:	b299      	uxth	r1, r3
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
	// Calc CRC!
	checksum = 0;

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 80038ce:	1c53      	adds	r3, r2, #1
 80038d0:	b29a      	uxth	r2, r3
 80038d2:	4596      	cmp	lr, r2
 80038d4:	480d      	ldr	r0, [pc, #52]	(800390c <DXL_send_word+0x84>)
 80038d6:	daf5      	bge.n	80038c4 <DXL_send_word+0x3c>
	{
		checksum += DXL_TX_com_buf[i+2];
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;
 80038d8:	ea6f 0301 	mvn.w	r3, r1
 80038dc:	7203      	strb	r3, [r0, #8]


	DXL_TX_com_buf[9] = 0x00; // NULL termination!


	DXL_RX_buff_index = 0; // RX buffer index!
 80038de:	4b0c      	ldr	r3, [pc, #48]	(8003910 <DXL_send_word+0x88>)
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;


	DXL_TX_com_buf[9] = 0x00; // NULL termination!
 80038e0:	2200      	movs	r2, #0
 80038e2:	7242      	strb	r2, [r0, #9]


	DXL_RX_buff_index = 0; // RX buffer index!
 80038e4:	601a      	str	r2, [r3, #0]
 80038e6:	2400      	movs	r4, #0

	for(i = 0; i < 9; i++)
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
 80038e8:	4605      	mov	r5, r0
 80038ea:	5d28      	ldrb	r0, [r5, r4]
 80038ec:	3401      	adds	r4, #1
 80038ee:	f7ff ff6f 	bl	80037d0 <DXL_TX>
	DXL_TX_com_buf[9] = 0x00; // NULL termination!


	DXL_RX_buff_index = 0; // RX buffer index!

	for(i = 0; i < 9; i++)
 80038f2:	2c09      	cmp	r4, #9
 80038f4:	d1f9      	bne.n	80038ea <DXL_send_word+0x62>
 80038f6:	2300      	movs	r3, #0
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
	}

	for(i = 0; i < 5000; i++) // WAIT FOR RESPONSE from device! (Approx 50 -> 100 us)
 80038f8:	f241 3288 	movw	r2, #5000	; 0x1388
	{
		asm("nop");
 80038fc:	bf00      	nop
	for(i = 0; i < 9; i++)
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
	}

	for(i = 0; i < 5000; i++) // WAIT FOR RESPONSE from device! (Approx 50 -> 100 us)
 80038fe:	3301      	adds	r3, #1
 8003900:	b29b      	uxth	r3, r3
 8003902:	4293      	cmp	r3, r2
 8003904:	d1fa      	bne.n	80038fc <DXL_send_word+0x74>
	{
		asm("nop");
	}

}
 8003906:	b001      	add	sp, #4
 8003908:	bd30      	pop	{r4, r5, pc}
 800390a:	46c0      	nop			(mov r8, r8)
 800390c:	2000003f 	.word	0x2000003f
 8003910:	20000028 	.word	0x20000028

08003914 <init_motors>:
void init_motors()
{



}
 8003914:	4770      	bx	lr
 8003916:	46c0      	nop			(mov r8, r8)

08003918 <move_right>:
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);

}

void move_right(u16 speed)
{
 8003918:	b510      	push	{r4, lr}
	{
		speed = 1023;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 800391a:	4c0a      	ldr	r4, [pc, #40]	(8003944 <move_right+0x2c>)
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);

}

void move_right(u16 speed)
{
 800391c:	f240 33ff 	movw	r3, #1023	; 0x3ff
	{
		speed = 1023;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 8003920:	8822      	ldrh	r2, [r4, #0]
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);

}

void move_right(u16 speed)
{
 8003922:	4298      	cmp	r0, r3
 8003924:	bf28      	it	cs
 8003926:	4618      	movcs	r0, r3
	{
		speed = 1023;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 8003928:	1a12      	subs	r2, r2, r0
 800392a:	2120      	movs	r1, #32
 800392c:	200a      	movs	r0, #10
 800392e:	b292      	uxth	r2, r2
 8003930:	f7ff ffaa 	bl	8003888 <DXL_send_word>
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, old_speed ^1024);
 8003934:	8822      	ldrh	r2, [r4, #0]
 8003936:	2009      	movs	r0, #9
 8003938:	f482 6280 	eor.w	r2, r2, #1024	; 0x400
 800393c:	2120      	movs	r1, #32
 800393e:	f7ff ffa3 	bl	8003888 <DXL_send_word>

}
 8003942:	bd10      	pop	{r4, pc}
 8003944:	20000050 	.word	0x20000050

08003948 <move_left>:
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);

}

void move_left(u16 speed)
{
 8003948:	b530      	push	{r4, r5, lr}
 800394a:	f240 33ff 	movw	r3, #1023	; 0x3ff
 800394e:	4605      	mov	r5, r0
 8003950:	429d      	cmp	r5, r3
 8003952:	bf28      	it	cs
 8003954:	461d      	movcs	r5, r3

	if(speed > 1023)
	{
		speed = 1023;
	}
	speed = old_speed - speed;
 8003956:	4b09      	ldr	r3, [pc, #36]	(800397c <move_left+0x34>)

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, old_speed);
 8003958:	200a      	movs	r0, #10

	if(speed > 1023)
	{
		speed = 1023;
	}
	speed = old_speed - speed;
 800395a:	881c      	ldrh	r4, [r3, #0]

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, old_speed);
 800395c:	2120      	movs	r1, #32
 800395e:	4622      	mov	r2, r4
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);
 8003960:	1b64      	subs	r4, r4, r5
 8003962:	f484 6480 	eor.w	r4, r4, #1024	; 0x400
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);

}

void move_left(u16 speed)
{
 8003966:	b081      	sub	sp, #4
		speed = 1023;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, old_speed);
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);
 8003968:	b2a4      	uxth	r4, r4
	{
		speed = 1023;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, old_speed);
 800396a:	f7ff ff8d 	bl	8003888 <DXL_send_word>
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);
 800396e:	2009      	movs	r0, #9
 8003970:	2120      	movs	r1, #32
 8003972:	4622      	mov	r2, r4
 8003974:	f7ff ff88 	bl	8003888 <DXL_send_word>

}
 8003978:	b001      	add	sp, #4
 800397a:	bd30      	pop	{r4, r5, pc}
 800397c:	20000050 	.word	0x20000050

08003980 <move_backward>:
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, temp);
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed);
}

void move_backward(u16 speed)
{
 8003980:	b510      	push	{r4, lr}
 8003982:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8003986:	4604      	mov	r4, r0
 8003988:	429c      	cmp	r4, r3
 800398a:	bf28      	it	cs
 800398c:	461c      	movcs	r4, r3
	{
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
	old_speed = speed;
 800398e:	4b08      	ldr	r3, [pc, #32]	(80039b0 <move_backward+0x30>)
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 8003990:	4622      	mov	r2, r4
	{
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
	old_speed = speed;
 8003992:	801c      	strh	r4, [r3, #0]
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);
 8003994:	f504 6480 	add.w	r4, r4, #1024	; 0x400
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
	old_speed = speed;
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 8003998:	200a      	movs	r0, #10
 800399a:	2120      	movs	r1, #32
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);
 800399c:	b2a4      	uxth	r4, r4
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
	old_speed = speed;
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 800399e:	f7ff ff73 	bl	8003888 <DXL_send_word>
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);
 80039a2:	2009      	movs	r0, #9
 80039a4:	2120      	movs	r1, #32
 80039a6:	4622      	mov	r2, r4
 80039a8:	f7ff ff6e 	bl	8003888 <DXL_send_word>

}
 80039ac:	bd10      	pop	{r4, pc}
 80039ae:	46c0      	nop			(mov r8, r8)
 80039b0:	20000050 	.word	0x20000050

080039b4 <move_forward>:
	DXL_send_word(MOTOR_STEP, GOAL_POSITION_L, pos);

}

void move_forward(u16 speed)
{
 80039b4:	b510      	push	{r4, lr}
 80039b6:	f240 33ff 	movw	r3, #1023	; 0x3ff
 80039ba:	4604      	mov	r4, r0
 80039bc:	429c      	cmp	r4, r3
 80039be:	bf28      	it	cs
 80039c0:	461c      	movcs	r4, r3
	if(speed > 1023)
	{
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
 80039c2:	f504 6280 	add.w	r2, r4, #1024	; 0x400
	old_speed = temp; // save speed for "turn" function
 80039c6:	4b06      	ldr	r3, [pc, #24]	(80039e0 <move_forward+0x2c>)
	if(speed > 1023)
	{
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
 80039c8:	b292      	uxth	r2, r2
	old_speed = temp; // save speed for "turn" function
 80039ca:	801a      	strh	r2, [r3, #0]
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, temp);
 80039cc:	200a      	movs	r0, #10
 80039ce:	2120      	movs	r1, #32
 80039d0:	f7ff ff5a 	bl	8003888 <DXL_send_word>
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed);
 80039d4:	2009      	movs	r0, #9
 80039d6:	2120      	movs	r1, #32
 80039d8:	4622      	mov	r2, r4
 80039da:	f7ff ff55 	bl	8003888 <DXL_send_word>
}
 80039de:	bd10      	pop	{r4, pc}
 80039e0:	20000050 	.word	0x20000050

080039e4 <set_IR_position>:

u16 old_speed = 0;


void set_IR_position(u16 pos)
{
 80039e4:	b500      	push	{lr}
 80039e6:	4602      	mov	r2, r0
	if(pos > 1023)
	{
		pos = 1023;
	}

	DXL_send_word(MOTOR_STEP, GOAL_POSITION_L, pos);
 80039e8:	f240 33ff 	movw	r3, #1023	; 0x3ff

u16 old_speed = 0;


void set_IR_position(u16 pos)
{
 80039ec:	b081      	sub	sp, #4
	if(pos > 1023)
	{
		pos = 1023;
	}

	DXL_send_word(MOTOR_STEP, GOAL_POSITION_L, pos);
 80039ee:	429a      	cmp	r2, r3
 80039f0:	bf28      	it	cs
 80039f2:	461a      	movcs	r2, r3
 80039f4:	2002      	movs	r0, #2
 80039f6:	211e      	movs	r1, #30
 80039f8:	f7ff ff46 	bl	8003888 <DXL_send_word>

}
 80039fc:	b001      	add	sp, #4
 80039fe:	bd00      	pop	{pc}

08003a00 <init_ADC>:

	return ADCres;
}

void init_ADC()
{
 8003a00:	b510      	push	{r4, lr}
 8003a02:	b086      	sub	sp, #24
	ADC_InitTypeDef ADC_InitStructure;

	ADC_StructInit(&ADC_InitStructure);
 8003a04:	ac01      	add	r4, sp, #4
 8003a06:	4620      	mov	r0, r4
 8003a08:	f000 f988 	bl	8003d1c <ADC_StructInit>

	/* ADC1 configuration ------------------------------------------------------*/
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 8003a0c:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
	ADC_InitTypeDef ADC_InitStructure;

	ADC_StructInit(&ADC_InitStructure);

	/* ADC1 configuration ------------------------------------------------------*/
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
 8003a10:	2200      	movs	r2, #0
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 8003a12:	9303      	str	r3, [sp, #12]
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
	ADC_InitStructure.ADC_NbrOfChannel = 1;

	ADC_Init(ADC1, &ADC_InitStructure);
 8003a14:	4819      	ldr	r0, [pc, #100]	(8003a7c <init_ADC+0x7c>)
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
	ADC_InitStructure.ADC_NbrOfChannel = 1;
 8003a16:	2301      	movs	r3, #1

	ADC_Init(ADC1, &ADC_InitStructure);
 8003a18:	4621      	mov	r1, r4
	ADC_InitTypeDef ADC_InitStructure;

	ADC_StructInit(&ADC_InitStructure);

	/* ADC1 configuration ------------------------------------------------------*/
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
 8003a1a:	9201      	str	r2, [sp, #4]
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
 8003a1c:	f88d 2008 	strb.w	r2, [sp, #8]
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
 8003a20:	f88d 2009 	strb.w	r2, [sp, #9]
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 8003a24:	9204      	str	r2, [sp, #16]
	ADC_InitStructure.ADC_NbrOfChannel = 1;
 8003a26:	f88d 3014 	strb.w	r3, [sp, #20]

	ADC_Init(ADC1, &ADC_InitStructure);
 8003a2a:	f000 f953 	bl	8003cd4 <ADC_Init>

	/* ADC1 regular channels configuration */
	ADC_RegularChannelConfig(ADC1, SIG_ADC_0, 1 , ADC_SampleTime_239Cycles5);
 8003a2e:	4813      	ldr	r0, [pc, #76]	(8003a7c <init_ADC+0x7c>)
 8003a30:	210a      	movs	r1, #10
 8003a32:	2201      	movs	r2, #1
 8003a34:	2307      	movs	r3, #7
 8003a36:	f000 f9d5 	bl	8003de4 <ADC_RegularChannelConfig>

	/* Enable ADC1 DMA */
	//ADC_DMACmd(ADC1, ENABLE);

	/* Enable ADC1 */
	ADC_Cmd(ADC1, ENABLE);
 8003a3a:	4810      	ldr	r0, [pc, #64]	(8003a7c <init_ADC+0x7c>)
 8003a3c:	2101      	movs	r1, #1
 8003a3e:	f000 f977 	bl	8003d30 <ADC_Cmd>

	/* Enable ADC1 reset calibration register */
	/* Check the end of ADC1 reset calibration register */
	ADC_ResetCalibration(ADC1);
 8003a42:	480e      	ldr	r0, [pc, #56]	(8003a7c <init_ADC+0x7c>)
 8003a44:	f000 f994 	bl	8003d70 <ADC_ResetCalibration>
	while(ADC_GetResetCalibrationStatus(ADC1));
 8003a48:	480c      	ldr	r0, [pc, #48]	(8003a7c <init_ADC+0x7c>)
 8003a4a:	f000 f997 	bl	8003d7c <ADC_GetResetCalibrationStatus>
 8003a4e:	2800      	cmp	r0, #0
 8003a50:	d1fa      	bne.n	8003a48 <init_ADC+0x48>


	/* Start ADC1 calibration */
	/* Check the end of ADC1 calibration */
	ADC_StartCalibration(ADC1);
 8003a52:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8003a56:	f500 3092 	add.w	r0, r0, #74752	; 0x12400
 8003a5a:	f000 f995 	bl	8003d88 <ADC_StartCalibration>
	while(ADC_GetCalibrationStatus(ADC1));
 8003a5e:	4807      	ldr	r0, [pc, #28]	(8003a7c <init_ADC+0x7c>)
 8003a60:	f000 f998 	bl	8003d94 <ADC_GetCalibrationStatus>
 8003a64:	2800      	cmp	r0, #0
 8003a66:	d1fa      	bne.n	8003a5e <init_ADC+0x5e>


	/* Start ADC1 Software Conversion */
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003a68:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8003a6c:	f500 3092 	add.w	r0, r0, #74752	; 0x12400
 8003a70:	2101      	movs	r1, #1
 8003a72:	f000 f995 	bl	8003da0 <ADC_SoftwareStartConvCmd>
}
 8003a76:	b006      	add	sp, #24
 8003a78:	bd10      	pop	{r4, pc}
 8003a7a:	46c0      	nop			(mov r8, r8)
 8003a7c:	40012400 	.word	0x40012400

08003a80 <sampleADC>:
#include "ADC.h"



u16 sampleADC(u8 ADCnum)
{
 8003a80:	b510      	push	{r4, lr}
	u16 ADCres = 0;


	switch(ADCnum)
 8003a82:	2805      	cmp	r0, #5
 8003a84:	d807      	bhi.n	8003a96 <sampleADC+0x16>
 8003a86:	e8df f010 	tbh	[pc, r0, lsl #1]
 8003a8a:	0008      	.short	0x0008
 8003a8c:	00610036 	.word	0x00610036
 8003a90:	00b9008c 	.word	0x00b9008c
 8003a94:	00e8      	.short	0x00e8
 8003a96:	2400      	movs	r4, #0
 8003a98:	e10f      	b.n	8003cba <sampleADC+0x23a>
	{
		case NUM_ADC1:

			TxDString("starting ADC\n\r");
 8003a9a:	4889      	ldr	r0, [pc, #548]	(8003cc0 <sampleADC+0x240>)
 8003a9c:	f7ff fdf2 	bl	8003684 <TxDString>
			GPIO_SetBits(ADC_1_PORT_SIG_MOT, ADC_1_PIN_SIG_MOT1P);
 8003aa0:	4888      	ldr	r0, [pc, #544]	(8003cc4 <sampleADC+0x244>)
 8003aa2:	2101      	movs	r1, #1
 8003aa4:	f000 fde4 	bl	8004670 <GPIO_SetBits>
			GPIO_ResetBits(ADC_1_PORT_SIG_MOT, ADC_1_PIN_SIG_MOT1M);
 8003aa8:	4886      	ldr	r0, [pc, #536]	(8003cc4 <sampleADC+0x244>)
 8003aaa:	2102      	movs	r1, #2
 8003aac:	f000 fde2 	bl	8004674 <GPIO_ResetBits>

			GPIO_ResetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 8003ab0:	4885      	ldr	r0, [pc, #532]	(8003cc8 <sampleADC+0x248>)
 8003ab2:	2102      	movs	r1, #2
 8003ab4:	f000 fdde 	bl	8004674 <GPIO_ResetBits>
			GPIO_ResetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 8003ab8:	4883      	ldr	r0, [pc, #524]	(8003cc8 <sampleADC+0x248>)
 8003aba:	2104      	movs	r1, #4
 8003abc:	f000 fdda 	bl	8004674 <GPIO_ResetBits>

			ADC_RegularChannelConfig(ADC1, SIG_ADC_0, 1 , ADC_SampleTime_239Cycles5);
 8003ac0:	2201      	movs	r2, #1
 8003ac2:	2307      	movs	r3, #7
 8003ac4:	210a      	movs	r1, #10
 8003ac6:	4881      	ldr	r0, [pc, #516]	(8003ccc <sampleADC+0x24c>)
 8003ac8:	f000 f98c 	bl	8003de4 <ADC_RegularChannelConfig>

			uDelay(30);
 8003acc:	201e      	movs	r0, #30
 8003ace:	f7ff fd9b 	bl	8003608 <uDelay>

			/* Start ADC1,ADC2 Software Conversion */
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003ad2:	2101      	movs	r1, #1
 8003ad4:	487d      	ldr	r0, [pc, #500]	(8003ccc <sampleADC+0x24c>)
 8003ad6:	f000 f963 	bl	8003da0 <ADC_SoftwareStartConvCmd>

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);
 8003ada:	2005      	movs	r0, #5
 8003adc:	f7ff fd94 	bl	8003608 <uDelay>

			ADCres = (ADC_GetConversionValue(ADC1));
 8003ae0:	487a      	ldr	r0, [pc, #488]	(8003ccc <sampleADC+0x24c>)
 8003ae2:	f000 f9d5 	bl	8003e90 <ADC_GetConversionValue>
			GPIO_ResetBits(ADC_1_PORT_SIG_MOT, ADC_1_PIN_SIG_MOT1P);
 8003ae6:	2101      	movs	r1, #1
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);

			ADCres = (ADC_GetConversionValue(ADC1));
 8003ae8:	4604      	mov	r4, r0
			GPIO_ResetBits(ADC_1_PORT_SIG_MOT, ADC_1_PIN_SIG_MOT1P);
 8003aea:	4876      	ldr	r0, [pc, #472]	(8003cc4 <sampleADC+0x244>)
 8003aec:	f000 fdc2 	bl	8004674 <GPIO_ResetBits>
			GPIO_ResetBits(ADC_1_PORT_SIG_MOT, ADC_1_PIN_SIG_MOT1M);
 8003af0:	4874      	ldr	r0, [pc, #464]	(8003cc4 <sampleADC+0x244>)
 8003af2:	2102      	movs	r1, #2
 8003af4:	e0df      	b.n	8003cb6 <sampleADC+0x236>
			break;

		case NUM_ADC2:


			GPIO_SetBits(ADC_2_PORT_SIG_MOT, ADC_2_PIN_SIG_MOT1P);
 8003af6:	4873      	ldr	r0, [pc, #460]	(8003cc4 <sampleADC+0x244>)
 8003af8:	2104      	movs	r1, #4
 8003afa:	f000 fdb9 	bl	8004670 <GPIO_SetBits>
			GPIO_ResetBits(ADC_2_PORT_SIG_MOT, ADC_2_PIN_SIG_MOT1M);
 8003afe:	4871      	ldr	r0, [pc, #452]	(8003cc4 <sampleADC+0x244>)
 8003b00:	2108      	movs	r1, #8
 8003b02:	f000 fdb7 	bl	8004674 <GPIO_ResetBits>

			GPIO_SetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 8003b06:	4870      	ldr	r0, [pc, #448]	(8003cc8 <sampleADC+0x248>)
 8003b08:	2102      	movs	r1, #2
 8003b0a:	f000 fdb1 	bl	8004670 <GPIO_SetBits>
			GPIO_ResetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 8003b0e:	486e      	ldr	r0, [pc, #440]	(8003cc8 <sampleADC+0x248>)
 8003b10:	2104      	movs	r1, #4
 8003b12:	f000 fdaf 	bl	8004674 <GPIO_ResetBits>

			ADC_RegularChannelConfig(ADC1, SIG_ADC_0, 1 , ADC_SampleTime_239Cycles5);
 8003b16:	2201      	movs	r2, #1
 8003b18:	2307      	movs	r3, #7
 8003b1a:	210a      	movs	r1, #10
 8003b1c:	486b      	ldr	r0, [pc, #428]	(8003ccc <sampleADC+0x24c>)
 8003b1e:	f000 f961 	bl	8003de4 <ADC_RegularChannelConfig>

			uDelay(30);
 8003b22:	201e      	movs	r0, #30
 8003b24:	f7ff fd70 	bl	8003608 <uDelay>

			/* Start ADC1,ADC2 Software Conversion */
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003b28:	2101      	movs	r1, #1
 8003b2a:	4868      	ldr	r0, [pc, #416]	(8003ccc <sampleADC+0x24c>)
 8003b2c:	f000 f938 	bl	8003da0 <ADC_SoftwareStartConvCmd>

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);
 8003b30:	2005      	movs	r0, #5
 8003b32:	f7ff fd69 	bl	8003608 <uDelay>

			ADCres = (ADC_GetConversionValue(ADC1));
 8003b36:	4865      	ldr	r0, [pc, #404]	(8003ccc <sampleADC+0x24c>)
 8003b38:	f000 f9aa 	bl	8003e90 <ADC_GetConversionValue>
			GPIO_ResetBits(ADC_2_PORT_SIG_MOT, ADC_2_PIN_SIG_MOT1P);
 8003b3c:	2104      	movs	r1, #4
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);

			ADCres = (ADC_GetConversionValue(ADC1));
 8003b3e:	4604      	mov	r4, r0
			GPIO_ResetBits(ADC_2_PORT_SIG_MOT, ADC_2_PIN_SIG_MOT1P);
 8003b40:	4860      	ldr	r0, [pc, #384]	(8003cc4 <sampleADC+0x244>)
 8003b42:	f000 fd97 	bl	8004674 <GPIO_ResetBits>
			GPIO_ResetBits(ADC_2_PORT_SIG_MOT, ADC_2_PIN_SIG_MOT1M);
 8003b46:	485f      	ldr	r0, [pc, #380]	(8003cc4 <sampleADC+0x244>)
 8003b48:	2108      	movs	r1, #8
 8003b4a:	e0b4      	b.n	8003cb6 <sampleADC+0x236>
			break;

		case NUM_ADC3:

			
			GPIO_SetBits(ADC_3_PORT_SIG_MOT, ADC_3_PIN_SIG_MOT1P);
 8003b4c:	485e      	ldr	r0, [pc, #376]	(8003cc8 <sampleADC+0x248>)
 8003b4e:	2140      	movs	r1, #64
 8003b50:	f000 fd8e 	bl	8004670 <GPIO_SetBits>
			GPIO_ResetBits(ADC_3_PORT_SIG_MOT, ADC_3_PIN_SIG_MOT1M);
 8003b54:	485c      	ldr	r0, [pc, #368]	(8003cc8 <sampleADC+0x248>)
 8003b56:	2180      	movs	r1, #128
 8003b58:	f000 fd8c 	bl	8004674 <GPIO_ResetBits>

			GPIO_ResetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 8003b5c:	485a      	ldr	r0, [pc, #360]	(8003cc8 <sampleADC+0x248>)
 8003b5e:	2102      	movs	r1, #2
 8003b60:	f000 fd88 	bl	8004674 <GPIO_ResetBits>
			GPIO_SetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 8003b64:	4858      	ldr	r0, [pc, #352]	(8003cc8 <sampleADC+0x248>)
 8003b66:	2104      	movs	r1, #4
 8003b68:	f000 fd82 	bl	8004670 <GPIO_SetBits>

			ADC_RegularChannelConfig(ADC1, SIG_ADC_0, 1 , ADC_SampleTime_239Cycles5);
 8003b6c:	2201      	movs	r2, #1
 8003b6e:	2307      	movs	r3, #7
 8003b70:	210a      	movs	r1, #10
 8003b72:	4856      	ldr	r0, [pc, #344]	(8003ccc <sampleADC+0x24c>)
 8003b74:	f000 f936 	bl	8003de4 <ADC_RegularChannelConfig>

			uDelay(30);
 8003b78:	201e      	movs	r0, #30
 8003b7a:	f7ff fd45 	bl	8003608 <uDelay>

			/* Start ADC1,ADC2 Software Conversion */
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003b7e:	2101      	movs	r1, #1
 8003b80:	4852      	ldr	r0, [pc, #328]	(8003ccc <sampleADC+0x24c>)
 8003b82:	f000 f90d 	bl	8003da0 <ADC_SoftwareStartConvCmd>

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);
 8003b86:	2005      	movs	r0, #5
 8003b88:	f7ff fd3e 	bl	8003608 <uDelay>

			ADCres = (ADC_GetConversionValue(ADC1));
 8003b8c:	484f      	ldr	r0, [pc, #316]	(8003ccc <sampleADC+0x24c>)
 8003b8e:	f000 f97f 	bl	8003e90 <ADC_GetConversionValue>
			GPIO_ResetBits(ADC_3_PORT_SIG_MOT, ADC_3_PIN_SIG_MOT1P);
 8003b92:	2140      	movs	r1, #64
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);

			ADCres = (ADC_GetConversionValue(ADC1));
 8003b94:	4604      	mov	r4, r0
			GPIO_ResetBits(ADC_3_PORT_SIG_MOT, ADC_3_PIN_SIG_MOT1P);
 8003b96:	484c      	ldr	r0, [pc, #304]	(8003cc8 <sampleADC+0x248>)
 8003b98:	f000 fd6c 	bl	8004674 <GPIO_ResetBits>
			GPIO_ResetBits(ADC_3_PORT_SIG_MOT, ADC_3_PIN_SIG_MOT1M);
 8003b9c:	484a      	ldr	r0, [pc, #296]	(8003cc8 <sampleADC+0x248>)
 8003b9e:	2180      	movs	r1, #128
 8003ba0:	e089      	b.n	8003cb6 <sampleADC+0x236>

			break;

		case NUM_ADC4:

			GPIO_SetBits(ADC_4_PORT_SIG_MOT, ADC_4_PIN_SIG_MOT1P);
 8003ba2:	4849      	ldr	r0, [pc, #292]	(8003cc8 <sampleADC+0x248>)
 8003ba4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003ba8:	f000 fd62 	bl	8004670 <GPIO_SetBits>
			GPIO_ResetBits(ADC_4_PORT_SIG_MOT, ADC_4_PIN_SIG_MOT1M);
 8003bac:	4846      	ldr	r0, [pc, #280]	(8003cc8 <sampleADC+0x248>)
 8003bae:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003bb2:	f000 fd5f 	bl	8004674 <GPIO_ResetBits>

			GPIO_ResetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 8003bb6:	4844      	ldr	r0, [pc, #272]	(8003cc8 <sampleADC+0x248>)
 8003bb8:	2102      	movs	r1, #2
 8003bba:	f000 fd5b 	bl	8004674 <GPIO_ResetBits>
			GPIO_ResetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 8003bbe:	4842      	ldr	r0, [pc, #264]	(8003cc8 <sampleADC+0x248>)
 8003bc0:	2104      	movs	r1, #4
 8003bc2:	f000 fd57 	bl	8004674 <GPIO_ResetBits>

			ADC_RegularChannelConfig(ADC1, SIG_ADC_1, 1 , ADC_SampleTime_239Cycles5);
 8003bc6:	2201      	movs	r2, #1
 8003bc8:	2307      	movs	r3, #7
 8003bca:	2105      	movs	r1, #5
 8003bcc:	483f      	ldr	r0, [pc, #252]	(8003ccc <sampleADC+0x24c>)
 8003bce:	f000 f909 	bl	8003de4 <ADC_RegularChannelConfig>

			uDelay(30);
 8003bd2:	201e      	movs	r0, #30
 8003bd4:	f7ff fd18 	bl	8003608 <uDelay>

			/* Start ADC1,ADC2 Software Conversion */
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003bd8:	2101      	movs	r1, #1
 8003bda:	483c      	ldr	r0, [pc, #240]	(8003ccc <sampleADC+0x24c>)
 8003bdc:	f000 f8e0 	bl	8003da0 <ADC_SoftwareStartConvCmd>

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);
 8003be0:	2005      	movs	r0, #5
 8003be2:	f7ff fd11 	bl	8003608 <uDelay>

			ADCres = (ADC_GetConversionValue(ADC1));
 8003be6:	4839      	ldr	r0, [pc, #228]	(8003ccc <sampleADC+0x24c>)
 8003be8:	f000 f952 	bl	8003e90 <ADC_GetConversionValue>
			GPIO_ResetBits(ADC_4_PORT_SIG_MOT, ADC_4_PIN_SIG_MOT1P);
 8003bec:	f44f 7180 	mov.w	r1, #256	; 0x100
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);

			ADCres = (ADC_GetConversionValue(ADC1));
 8003bf0:	4604      	mov	r4, r0
			GPIO_ResetBits(ADC_4_PORT_SIG_MOT, ADC_4_PIN_SIG_MOT1P);
 8003bf2:	4835      	ldr	r0, [pc, #212]	(8003cc8 <sampleADC+0x248>)
 8003bf4:	f000 fd3e 	bl	8004674 <GPIO_ResetBits>
			GPIO_ResetBits(ADC_4_PORT_SIG_MOT, ADC_4_PIN_SIG_MOT1M);
 8003bf8:	4833      	ldr	r0, [pc, #204]	(8003cc8 <sampleADC+0x248>)
 8003bfa:	e05a      	b.n	8003cb2 <sampleADC+0x232>

			break;

		case NUM_ADC5:

			GPIO_SetBits(ADC_5_PORT_SIG_MOT, ADC_5_PIN_SIG_MOT1P);
 8003bfc:	4831      	ldr	r0, [pc, #196]	(8003cc4 <sampleADC+0x244>)
 8003bfe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003c02:	f000 fd35 	bl	8004670 <GPIO_SetBits>
			GPIO_ResetBits(ADC_5_PORT_SIG_MOT, ADC_5_PIN_SIG_MOT1M);
 8003c06:	482f      	ldr	r0, [pc, #188]	(8003cc4 <sampleADC+0x244>)
 8003c08:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003c0c:	f000 fd32 	bl	8004674 <GPIO_ResetBits>

			GPIO_SetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 8003c10:	482d      	ldr	r0, [pc, #180]	(8003cc8 <sampleADC+0x248>)
 8003c12:	2102      	movs	r1, #2
 8003c14:	f000 fd2c 	bl	8004670 <GPIO_SetBits>
			GPIO_ResetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 8003c18:	482b      	ldr	r0, [pc, #172]	(8003cc8 <sampleADC+0x248>)
 8003c1a:	2104      	movs	r1, #4
 8003c1c:	f000 fd2a 	bl	8004674 <GPIO_ResetBits>

			ADC_RegularChannelConfig(ADC1, SIG_ADC_1, 1 , ADC_SampleTime_239Cycles5);
 8003c20:	2201      	movs	r2, #1
 8003c22:	2307      	movs	r3, #7
 8003c24:	2105      	movs	r1, #5
 8003c26:	4829      	ldr	r0, [pc, #164]	(8003ccc <sampleADC+0x24c>)
 8003c28:	f000 f8dc 	bl	8003de4 <ADC_RegularChannelConfig>

			uDelay(30);
 8003c2c:	201e      	movs	r0, #30
 8003c2e:	f7ff fceb 	bl	8003608 <uDelay>

			/* Start ADC1,ADC2 Software Conversion */
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003c32:	2101      	movs	r1, #1
 8003c34:	4825      	ldr	r0, [pc, #148]	(8003ccc <sampleADC+0x24c>)
 8003c36:	f000 f8b3 	bl	8003da0 <ADC_SoftwareStartConvCmd>

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);
 8003c3a:	2005      	movs	r0, #5
 8003c3c:	f7ff fce4 	bl	8003608 <uDelay>

			ADCres = (ADC_GetConversionValue(ADC1));
 8003c40:	4822      	ldr	r0, [pc, #136]	(8003ccc <sampleADC+0x24c>)
 8003c42:	f000 f925 	bl	8003e90 <ADC_GetConversionValue>
			GPIO_ResetBits(ADC_5_PORT_SIG_MOT, ADC_5_PIN_SIG_MOT1P);
 8003c46:	f44f 7180 	mov.w	r1, #256	; 0x100
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);

			ADCres = (ADC_GetConversionValue(ADC1));
 8003c4a:	4604      	mov	r4, r0
			GPIO_ResetBits(ADC_5_PORT_SIG_MOT, ADC_5_PIN_SIG_MOT1P);
 8003c4c:	481d      	ldr	r0, [pc, #116]	(8003cc4 <sampleADC+0x244>)
 8003c4e:	f000 fd11 	bl	8004674 <GPIO_ResetBits>
			GPIO_ResetBits(ADC_5_PORT_SIG_MOT, ADC_5_PIN_SIG_MOT1M);
 8003c52:	481c      	ldr	r0, [pc, #112]	(8003cc4 <sampleADC+0x244>)
 8003c54:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003c58:	e02d      	b.n	8003cb6 <sampleADC+0x236>

			break;

		case NUM_ADC6:

			GPIO_SetBits(ADC_6_PORT_SIG_MOT, ADC_6_PIN_SIG_MOT1P);
 8003c5a:	481d      	ldr	r0, [pc, #116]	(8003cd0 <sampleADC+0x250>)
 8003c5c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003c60:	f000 fd06 	bl	8004670 <GPIO_SetBits>
			GPIO_ResetBits(ADC_6_PORT_SIG_MOT, ADC_6_PIN_SIG_MOT1M);
 8003c64:	481a      	ldr	r0, [pc, #104]	(8003cd0 <sampleADC+0x250>)
 8003c66:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003c6a:	f000 fd03 	bl	8004674 <GPIO_ResetBits>

			GPIO_ResetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 8003c6e:	4816      	ldr	r0, [pc, #88]	(8003cc8 <sampleADC+0x248>)
 8003c70:	2102      	movs	r1, #2
 8003c72:	f000 fcff 	bl	8004674 <GPIO_ResetBits>
			GPIO_SetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 8003c76:	4814      	ldr	r0, [pc, #80]	(8003cc8 <sampleADC+0x248>)
 8003c78:	2104      	movs	r1, #4
 8003c7a:	f000 fcf9 	bl	8004670 <GPIO_SetBits>

			ADC_RegularChannelConfig(ADC1, SIG_ADC_1, 1 , ADC_SampleTime_239Cycles5);
 8003c7e:	2201      	movs	r2, #1
 8003c80:	2307      	movs	r3, #7
 8003c82:	2105      	movs	r1, #5
 8003c84:	4811      	ldr	r0, [pc, #68]	(8003ccc <sampleADC+0x24c>)
 8003c86:	f000 f8ad 	bl	8003de4 <ADC_RegularChannelConfig>

			uDelay(30);
 8003c8a:	201e      	movs	r0, #30
 8003c8c:	f7ff fcbc 	bl	8003608 <uDelay>

			/* Start ADC1,ADC2 Software Conversion */
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003c90:	2101      	movs	r1, #1
 8003c92:	480e      	ldr	r0, [pc, #56]	(8003ccc <sampleADC+0x24c>)
 8003c94:	f000 f884 	bl	8003da0 <ADC_SoftwareStartConvCmd>

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);
 8003c98:	2005      	movs	r0, #5
 8003c9a:	f7ff fcb5 	bl	8003608 <uDelay>

			ADCres = (ADC_GetConversionValue(ADC1));
 8003c9e:	480b      	ldr	r0, [pc, #44]	(8003ccc <sampleADC+0x24c>)
 8003ca0:	f000 f8f6 	bl	8003e90 <ADC_GetConversionValue>
			GPIO_ResetBits(ADC_6_PORT_SIG_MOT, ADC_6_PIN_SIG_MOT1P);
 8003ca4:	f44f 7180 	mov.w	r1, #256	; 0x100
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);

			ADCres = (ADC_GetConversionValue(ADC1));
 8003ca8:	4604      	mov	r4, r0
			GPIO_ResetBits(ADC_6_PORT_SIG_MOT, ADC_6_PIN_SIG_MOT1P);
 8003caa:	4809      	ldr	r0, [pc, #36]	(8003cd0 <sampleADC+0x250>)
 8003cac:	f000 fce2 	bl	8004674 <GPIO_ResetBits>
			GPIO_ResetBits(ADC_6_PORT_SIG_MOT, ADC_6_PIN_SIG_MOT1M);
 8003cb0:	4807      	ldr	r0, [pc, #28]	(8003cd0 <sampleADC+0x250>)
 8003cb2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003cb6:	f000 fcdd 	bl	8004674 <GPIO_ResetBits>
			break;

	}

	return ADCres;
}
 8003cba:	4620      	mov	r0, r4
 8003cbc:	bd10      	pop	{r4, pc}
 8003cbe:	46c0      	nop			(mov r8, r8)
 8003cc0:	08006315 	.word	0x08006315
 8003cc4:	40010800 	.word	0x40010800
 8003cc8:	40011000 	.word	0x40011000
 8003ccc:	40012400 	.word	0x40012400
 8003cd0:	40010c00 	.word	0x40010c00

08003cd4 <ADC_Init>:
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));

  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8003cd4:	6843      	ldr	r3, [r0, #4]
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_Mode | ((u32)ADC_InitStruct->ADC_ScanConvMode << 8));
 8003cd6:	680a      	ldr	r2, [r1, #0]
 8003cd8:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8003cdc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	790a      	ldrb	r2, [r1, #4]
 8003ce4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8003ce8:	6043      	str	r3, [r0, #4]
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8003cea:	68cb      	ldr	r3, [r1, #12]
 8003cec:	688a      	ldr	r2, [r1, #8]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;

  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8003cee:	f8d0 c008 	ldr.w	ip, [r0, #8]
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8003cf2:	431a      	orrs	r2, r3
 8003cf4:	4b08      	ldr	r3, [pc, #32]	(8003d18 <ADC_Init+0x44>)
 8003cf6:	ea0c 0303 	and.w	r3, ip, r3
 8003cfa:	431a      	orrs	r2, r3
 8003cfc:	794b      	ldrb	r3, [r1, #5]
 8003cfe:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
            ((u32)ADC_InitStruct->ADC_ContinuousConvMode << 1));
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8003d02:	6082      	str	r2, [r0, #8]
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
  tmpreg1 |= ((u32)tmpreg2 << 20);
 8003d04:	7c0b      	ldrb	r3, [r1, #16]
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8003d06:	6ac2      	ldr	r2, [r0, #44]
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
  tmpreg1 |= ((u32)tmpreg2 << 20);
 8003d08:	3b01      	subs	r3, #1

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
 8003d0a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
  tmpreg1 |= ((u32)tmpreg2 << 20);
 8003d0e:	b2db      	uxtb	r3, r3
 8003d10:	ea42 5203 	orr.w	r2, r2, r3, lsl #20
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8003d14:	62c2      	str	r2, [r0, #44]
}
 8003d16:	4770      	bx	lr
 8003d18:	fff1f7fd 	.word	0xfff1f7fd

08003d1c <ADC_StructInit>:
*******************************************************************************/
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Mode = ADC_Mode_Independent;
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	6003      	str	r3, [r0, #0]

  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 8003d20:	7103      	strb	r3, [r0, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8003d22:	7143      	strb	r3, [r0, #5]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 8003d24:	6083      	str	r3, [r0, #8]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 8003d26:	60c3      	str	r3, [r0, #12]

  /* Initialize the ADC_NbrOfChannel member */
  ADC_InitStruct->ADC_NbrOfChannel = 1;
 8003d28:	2301      	movs	r3, #1
 8003d2a:	7403      	strb	r3, [r0, #16]
}
 8003d2c:	4770      	bx	lr
 8003d2e:	46c0      	nop			(mov r8, r8)

08003d30 <ADC_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003d30:	b119      	cbz	r1, 8003d3a <ADC_Cmd+0xa>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 8003d32:	6883      	ldr	r3, [r0, #8]
 8003d34:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8003d38:	e002      	b.n	8003d40 <ADC_Cmd+0x10>
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
 8003d3a:	6883      	ldr	r3, [r0, #8]
 8003d3c:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8003d40:	6083      	str	r3, [r0, #8]
  }
}
 8003d42:	4770      	bx	lr

08003d44 <ADC_DMACmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003d44:	b119      	cbz	r1, 8003d4e <ADC_DMACmd+0xa>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
 8003d46:	6883      	ldr	r3, [r0, #8]
 8003d48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d4c:	e002      	b.n	8003d54 <ADC_DMACmd+0x10>
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= CR2_DMA_Reset;
 8003d4e:	6883      	ldr	r3, [r0, #8]
 8003d50:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003d54:	6083      	str	r3, [r0, #8]
  }
}
 8003d56:	4770      	bx	lr

08003d58 <ADC_ITConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT));

  /* Get the ADC IT index */
  itmask = (u8)ADC_IT;
 8003d58:	b2c9      	uxtb	r1, r1

  if (NewState != DISABLE)
 8003d5a:	b11a      	cbz	r2, 8003d64 <ADC_ITConfig+0xc>
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 8003d5c:	6843      	ldr	r3, [r0, #4]
 8003d5e:	ea41 0303 	orr.w	r3, r1, r3
 8003d62:	e002      	b.n	8003d6a <ADC_ITConfig+0x12>
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(u32)itmask);
 8003d64:	6843      	ldr	r3, [r0, #4]
 8003d66:	ea23 0301 	bic.w	r3, r3, r1
 8003d6a:	6043      	str	r3, [r0, #4]
  }
}
 8003d6c:	4770      	bx	lr
 8003d6e:	46c0      	nop			(mov r8, r8)

08003d70 <ADC_ResetCalibration>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Resets the selected ADC calibartion registers */  
  ADCx->CR2 |= CR2_RSTCAL_Set;
 8003d70:	6883      	ldr	r3, [r0, #8]
 8003d72:	f043 0308 	orr.w	r3, r3, #8	; 0x8
 8003d76:	6083      	str	r3, [r0, #8]
}
 8003d78:	4770      	bx	lr
 8003d7a:	46c0      	nop			(mov r8, r8)

08003d7c <ADC_GetResetCalibrationStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of RSTCAL bit */
  if ((ADCx->CR2 & CR2_RSTCAL_Set) != (u32)RESET)
 8003d7c:	6880      	ldr	r0, [r0, #8]
 8003d7e:	08c0      	lsrs	r0, r0, #3
 8003d80:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the RSTCAL bit status */
  return  bitstatus;
}
 8003d84:	4770      	bx	lr
 8003d86:	46c0      	nop			(mov r8, r8)

08003d88 <ADC_StartCalibration>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Enable the selected ADC calibration process */  
  ADCx->CR2 |= CR2_CAL_Set;
 8003d88:	6883      	ldr	r3, [r0, #8]
 8003d8a:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8003d8e:	6083      	str	r3, [r0, #8]
}
 8003d90:	4770      	bx	lr
 8003d92:	46c0      	nop			(mov r8, r8)

08003d94 <ADC_GetCalibrationStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of CAL bit */
  if ((ADCx->CR2 & CR2_CAL_Set) != (u32)RESET)
 8003d94:	6880      	ldr	r0, [r0, #8]
 8003d96:	0880      	lsrs	r0, r0, #2
 8003d98:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the CAL bit status */
  return  bitstatus;
}
 8003d9c:	4770      	bx	lr
 8003d9e:	46c0      	nop			(mov r8, r8)

08003da0 <ADC_SoftwareStartConvCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003da0:	b119      	cbz	r1, 8003daa <ADC_SoftwareStartConvCmd+0xa>
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 8003da2:	6883      	ldr	r3, [r0, #8]
 8003da4:	f443 03a0 	orr.w	r3, r3, #5242880	; 0x500000
 8003da8:	e002      	b.n	8003db0 <ADC_SoftwareStartConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC conversion on external event and stop the selected
       ADC conversion */
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
 8003daa:	6883      	ldr	r3, [r0, #8]
 8003dac:	f423 03a0 	bic.w	r3, r3, #5242880	; 0x500000
 8003db0:	6083      	str	r3, [r0, #8]
  }
}
 8003db2:	4770      	bx	lr

08003db4 <ADC_GetSoftwareStartConvStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of SWSTART bit */
  if ((ADCx->CR2 & CR2_SWSTART_Set) != (u32)RESET)
 8003db4:	6880      	ldr	r0, [r0, #8]
 8003db6:	0d80      	lsrs	r0, r0, #22
 8003db8:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the SWSTART bit status */
  return  bitstatus;
}
 8003dbc:	4770      	bx	lr
 8003dbe:	46c0      	nop			(mov r8, r8)

08003dc0 <ADC_DiscModeChannelCountConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));

  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
 8003dc0:	6843      	ldr	r3, [r0, #4]
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
  tmpreg1 |= tmpreg2 << 13;
 8003dc2:	3901      	subs	r1, #1
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));

  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
 8003dc4:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
  tmpreg1 |= tmpreg2 << 13;
 8003dc8:	ea43 3341 	orr.w	r3, r3, r1, lsl #13
  /* Store the new register value */
  ADCx->CR1 = tmpreg1;
 8003dcc:	6043      	str	r3, [r0, #4]
}
 8003dce:	4770      	bx	lr

08003dd0 <ADC_DiscModeCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003dd0:	b119      	cbz	r1, 8003dda <ADC_DiscModeCmd+0xa>
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= CR1_DISCEN_Set;
 8003dd2:	6843      	ldr	r3, [r0, #4]
 8003dd4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003dd8:	e002      	b.n	8003de0 <ADC_DiscModeCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    ADCx->CR1 &= CR1_DISCEN_Reset;
 8003dda:	6843      	ldr	r3, [r0, #4]
 8003ddc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003de0:	6043      	str	r3, [r0, #4]
  }
}
 8003de2:	4770      	bx	lr

08003de4 <ADC_RegularChannelConfig>:
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8003de4:	2909      	cmp	r1, #9
*                       - ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, u8 ADC_Channel, u8 Rank, u8 ADC_SampleTime)
{
 8003de6:	b530      	push	{r4, r5, lr}
 8003de8:	4694      	mov	ip, r2
 8003dea:	460c      	mov	r4, r1
 8003dec:	461d      	mov	r5, r3
 8003dee:	ea4f 0241 	mov.w	r2, r1, lsl #1
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8003df2:	d90b      	bls.n	8003e0c <ADC_RegularChannelConfig+0x28>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 8003df4:	1912      	adds	r2, r2, r4
 8003df6:	3a1e      	subs	r2, #30
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003df8:	2307      	movs	r3, #7
 8003dfa:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * (ADC_Channel - 10));
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003dfc:	fa15 f202 	lsls.w	r2, r5, r2

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8003e00:	68c1      	ldr	r1, [r0, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003e02:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * (ADC_Channel - 10));
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003e06:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8003e08:	60c1      	str	r1, [r0, #12]
 8003e0a:	e009      	b.n	8003e20 <ADC_RegularChannelConfig+0x3c>
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 8003e0c:	1912      	adds	r2, r2, r4
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003e0e:	2307      	movs	r3, #7
 8003e10:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003e12:	fa15 f202 	lsls.w	r2, r5, r2
    ADCx->SMPR1 = tmpreg1;
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8003e16:	6901      	ldr	r1, [r0, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003e18:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003e1c:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8003e1e:	6101      	str	r1, [r0, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8003e20:	f1bc 0f06 	cmp.w	ip, #6	; 0x6
 8003e24:	d80c      	bhi.n	8003e40 <ADC_RegularChannelConfig+0x5c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 8003e26:	eb0c 028c 	add.w	r2, ip, ip, lsl #2
 8003e2a:	3a05      	subs	r2, #5
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003e2c:	231f      	movs	r3, #31
 8003e2e:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 1));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003e30:	fa14 f202 	lsls.w	r2, r4, r2
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8003e34:	6b41      	ldr	r1, [r0, #52]
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003e36:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 1));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003e3a:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8003e3c:	6341      	str	r1, [r0, #52]
 8003e3e:	e01b      	b.n	8003e78 <ADC_RegularChannelConfig+0x94>
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8003e40:	f1bc 0f0c 	cmp.w	ip, #12	; 0xc
 8003e44:	ea4f 028c 	mov.w	r2, ip, lsl #2
 8003e48:	d80b      	bhi.n	8003e62 <ADC_RegularChannelConfig+0x7e>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 8003e4a:	4462      	add	r2, ip
 8003e4c:	3a23      	subs	r2, #35
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003e4e:	231f      	movs	r3, #31
 8003e50:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 7));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003e52:	fa14 f202 	lsls.w	r2, r4, r2
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 8003e56:	6b01      	ldr	r1, [r0, #48]
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003e58:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 7));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003e5c:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8003e5e:	6301      	str	r1, [r0, #48]
 8003e60:	e00a      	b.n	8003e78 <ADC_RegularChannelConfig+0x94>
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 8003e62:	4462      	add	r2, ip
 8003e64:	3a41      	subs	r2, #65
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003e66:	231f      	movs	r3, #31
 8003e68:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 13));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003e6a:	fa14 f202 	lsls.w	r2, r4, r2
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 8003e6e:	6ac1      	ldr	r1, [r0, #44]
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003e70:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 13));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003e74:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8003e76:	62c1      	str	r1, [r0, #44]
  }
}
 8003e78:	bd30      	pop	{r4, r5, pc}
 8003e7a:	46c0      	nop			(mov r8, r8)

08003e7c <ADC_ExternalTrigConvCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003e7c:	b119      	cbz	r1, 8003e86 <ADC_ExternalTrigConvCmd+0xa>
  {
    /* Enable the selected ADC conversion on external event */
    ADCx->CR2 |= CR2_EXTTRIG_Set;
 8003e7e:	6883      	ldr	r3, [r0, #8]
 8003e80:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003e84:	e002      	b.n	8003e8c <ADC_ExternalTrigConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC conversion on external event */
    ADCx->CR2 &= CR2_EXTTRIG_Reset;
 8003e86:	6883      	ldr	r3, [r0, #8]
 8003e88:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003e8c:	6083      	str	r3, [r0, #8]
  }
}
 8003e8e:	4770      	bx	lr

08003e90 <ADC_GetConversionValue>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Return the selected ADC conversion value */
  return (u16) ADCx->DR;
 8003e90:	6cc0      	ldr	r0, [r0, #76]
 8003e92:	b280      	uxth	r0, r0
}
 8003e94:	4770      	bx	lr
 8003e96:	46c0      	nop			(mov r8, r8)

08003e98 <ADC_GetDualModeConversionValue>:
* Return         : The Data conversion value.
*******************************************************************************/
u32 ADC_GetDualModeConversionValue(void)
{
  /* Return the dual mode conversion value */
  return (*(vu32 *) DR_ADDRESS);
 8003e98:	4b01      	ldr	r3, [pc, #4]	(8003ea0 <ADC_GetDualModeConversionValue+0x8>)
 8003e9a:	6818      	ldr	r0, [r3, #0]
}
 8003e9c:	4770      	bx	lr
 8003e9e:	46c0      	nop			(mov r8, r8)
 8003ea0:	4001244c 	.word	0x4001244c

08003ea4 <ADC_AutoInjectedConvCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003ea4:	b119      	cbz	r1, 8003eae <ADC_AutoInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= CR1_JAUTO_Set;
 8003ea6:	6843      	ldr	r3, [r0, #4]
 8003ea8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003eac:	e002      	b.n	8003eb4 <ADC_AutoInjectedConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    ADCx->CR1 &= CR1_JAUTO_Reset;
 8003eae:	6843      	ldr	r3, [r0, #4]
 8003eb0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003eb4:	6043      	str	r3, [r0, #4]
  }
}
 8003eb6:	4770      	bx	lr

08003eb8 <ADC_InjectedDiscModeCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003eb8:	b119      	cbz	r1, 8003ec2 <ADC_InjectedDiscModeCmd+0xa>
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= CR1_JDISCEN_Set;
 8003eba:	6843      	ldr	r3, [r0, #4]
 8003ebc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003ec0:	e002      	b.n	8003ec8 <ADC_InjectedDiscModeCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    ADCx->CR1 &= CR1_JDISCEN_Reset;
 8003ec2:	6843      	ldr	r3, [r0, #4]
 8003ec4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003ec8:	6043      	str	r3, [r0, #4]
  }
}
 8003eca:	4770      	bx	lr

08003ecc <ADC_ExternalTrigInjectedConvConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_EXT_INJEC_TRIG(ADC_ExternalTrigInjecConv));

  /* Get the old register value */
  tmpreg = ADCx->CR2;
 8003ecc:	6883      	ldr	r3, [r0, #8]
  /* Clear the old external event selection for injected group */
  tmpreg &= CR2_JEXTSEL_Reset;
 8003ece:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  /* Set the external event selection for injected group */
  tmpreg |= ADC_ExternalTrigInjecConv;
 8003ed2:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR2 = tmpreg;
 8003ed4:	6081      	str	r1, [r0, #8]
}
 8003ed6:	4770      	bx	lr

08003ed8 <ADC_ExternalTrigInjectedConvCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003ed8:	b119      	cbz	r1, 8003ee2 <ADC_ExternalTrigInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC external event selection for injected group */
    ADCx->CR2 |= CR2_JEXTTRIG_Set;
 8003eda:	6883      	ldr	r3, [r0, #8]
 8003edc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003ee0:	e002      	b.n	8003ee8 <ADC_ExternalTrigInjectedConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC external event selection for injected group */
    ADCx->CR2 &= CR2_JEXTTRIG_Reset;
 8003ee2:	6883      	ldr	r3, [r0, #8]
 8003ee4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003ee8:	6083      	str	r3, [r0, #8]
  }
}
 8003eea:	4770      	bx	lr

08003eec <ADC_SoftwareStartInjectedConvCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003eec:	b119      	cbz	r1, 8003ef6 <ADC_SoftwareStartInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC conversion for injected group on external event and start the selected
       ADC injected conversion */
    ADCx->CR2 |= CR2_JEXTTRIG_JSWSTART_Set;
 8003eee:	6883      	ldr	r3, [r0, #8]
 8003ef0:	f443 1302 	orr.w	r3, r3, #2129920	; 0x208000
 8003ef4:	e002      	b.n	8003efc <ADC_SoftwareStartInjectedConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC conversion on external event for injected group and stop the selected
       ADC injected conversion */
    ADCx->CR2 &= CR2_JEXTTRIG_JSWSTART_Reset;
 8003ef6:	6883      	ldr	r3, [r0, #8]
 8003ef8:	f423 1302 	bic.w	r3, r3, #2129920	; 0x208000
 8003efc:	6083      	str	r3, [r0, #8]
  }
}
 8003efe:	4770      	bx	lr

08003f00 <ADC_GetSoftwareStartInjectedConvCmdStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of JSWSTART bit */
  if ((ADCx->CR2 & CR2_JSWSTART_Set) != (u32)RESET)
 8003f00:	6880      	ldr	r0, [r0, #8]
 8003f02:	0d40      	lsrs	r0, r0, #21
 8003f04:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the JSWSTART bit status */
  return  bitstatus;
}
 8003f08:	4770      	bx	lr
 8003f0a:	46c0      	nop			(mov r8, r8)

08003f0c <ADC_InjectedChannelConfig>:
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8003f0c:	2909      	cmp	r1, #9
*                       - ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, u8 ADC_Channel, u8 Rank, u8 ADC_SampleTime)
{
 8003f0e:	b530      	push	{r4, r5, lr}
 8003f10:	468c      	mov	ip, r1
 8003f12:	4615      	mov	r5, r2
 8003f14:	461c      	mov	r4, r3
 8003f16:	ea4f 0241 	mov.w	r2, r1, lsl #1
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8003f1a:	d90b      	bls.n	8003f34 <ADC_InjectedChannelConfig+0x28>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
 8003f1c:	4462      	add	r2, ip
 8003f1e:	3a1e      	subs	r2, #30
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003f20:	2307      	movs	r3, #7
 8003f22:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3*(ADC_Channel - 10));
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003f24:	fa14 f202 	lsls.w	r2, r4, r2

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8003f28:	68c1      	ldr	r1, [r0, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003f2a:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3*(ADC_Channel - 10));
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003f2e:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8003f30:	60c1      	str	r1, [r0, #12]
 8003f32:	e009      	b.n	8003f48 <ADC_InjectedChannelConfig+0x3c>
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 8003f34:	4462      	add	r2, ip
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003f36:	2307      	movs	r3, #7
 8003f38:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003f3a:	fa14 f202 	lsls.w	r2, r4, r2
    ADCx->SMPR1 = tmpreg1;
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8003f3e:	6901      	ldr	r1, [r0, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003f40:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003f44:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8003f46:	6101      	str	r1, [r0, #16]
  }

  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8003f48:	6b83      	ldr	r3, [r0, #56]
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 8003f4a:	211f      	movs	r1, #31
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
 8003f4c:	f403 1240 	and.w	r2, r3, #3145728	; 0x300000
 8003f50:	ea6f 5212 	mvn.w	r2, r2, lsr #20
 8003f54:	442a      	add	r2, r5
 8003f56:	3203      	adds	r2, #3
 8003f58:	b2d2      	uxtb	r2, r2
 8003f5a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 8003f5e:	4091      	lsls	r1, r2
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (u32)ADC_Channel << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 8003f60:	fa0c f202 	lsl.w	r2, ip, r2
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 8003f64:	ea23 0301 	bic.w	r3, r3, r1
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (u32)ADC_Channel << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 8003f68:	4313      	orrs	r3, r2
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8003f6a:	6383      	str	r3, [r0, #56]
}
 8003f6c:	bd30      	pop	{r4, r5, pc}
 8003f6e:	46c0      	nop			(mov r8, r8)

08003f70 <ADC_InjectedSequencerLengthConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8003f70:	6b83      	ldr	r3, [r0, #56]
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
  tmpreg1 |= tmpreg2 << 20;
 8003f72:	3901      	subs	r1, #1
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
 8003f74:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
  tmpreg1 |= tmpreg2 << 20;
 8003f78:	ea43 5301 	orr.w	r3, r3, r1, lsl #20
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8003f7c:	6383      	str	r3, [r0, #56]
}
 8003f7e:	4770      	bx	lr

08003f80 <ADC_SetInjectedOffset>:
*                    This parameter must be a 12bit value.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, u8 ADC_InjectedChannel, u16 Offset)
{
 8003f80:	b082      	sub	sp, #8
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  assert_param(IS_ADC_OFFSET(Offset));  

  /* Set the selected injected channel data offset */
  *((vu32 *)((*(u32*)&ADCx) + ADC_InjectedChannel)) = (u32)Offset;
 8003f82:	500a      	str	r2, [r1, r0]
}
 8003f84:	b002      	add	sp, #8
 8003f86:	4770      	bx	lr

08003f88 <ADC_GetInjectedConversionValue>:
*                       - ADC_InjectedChannel_4: Injected Channel4 selected
* Output         : None
* Return         : The Data conversion value.
*******************************************************************************/
u16 ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, u8 ADC_InjectedChannel)
{
 8003f88:	b082      	sub	sp, #8
 8003f8a:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));

  /* Returns the selected injected channel conversion data value */
  return (u16) (*(vu32*) (((*(u32*)&ADCx) + ADC_InjectedChannel + JDR_Offset)));
 8003f8c:	3028      	adds	r0, #40
 8003f8e:	5840      	ldr	r0, [r0, r1]
 8003f90:	b280      	uxth	r0, r0
}
 8003f92:	b002      	add	sp, #8
 8003f94:	4770      	bx	lr
 8003f96:	46c0      	nop			(mov r8, r8)

08003f98 <ADC_AnalogWatchdogCmd>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_ANALOG_WATCHDOG(ADC_AnalogWatchdog));

  /* Get the old register value */
  tmpreg = ADCx->CR1;
 8003f98:	6843      	ldr	r3, [r0, #4]
  /* Clear AWDEN, AWDENJ and AWDSGL bits */
  tmpreg &= CR1_AWDMode_Reset;
 8003f9a:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8003f9e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the analog watchdog enable mode */
  tmpreg |= ADC_AnalogWatchdog;
 8003fa2:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 8003fa4:	6041      	str	r1, [r0, #4]
}
 8003fa6:	4770      	bx	lr

08003fa8 <ADC_AnalogWatchdogThresholdsConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_THRESHOLD(HighThreshold));
  assert_param(IS_ADC_THRESHOLD(LowThreshold));

  /* Set the ADCx high threshold */
  ADCx->HTR = HighThreshold;
 8003fa8:	6241      	str	r1, [r0, #36]
  /* Set the ADCx low threshold */
  ADCx->LTR = LowThreshold;
 8003faa:	6282      	str	r2, [r0, #40]
}
 8003fac:	4770      	bx	lr
 8003fae:	46c0      	nop			(mov r8, r8)

08003fb0 <ADC_AnalogWatchdogSingleChannelConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));

  /* Get the old register value */
  tmpreg = ADCx->CR1;
 8003fb0:	6843      	ldr	r3, [r0, #4]
  /* Clear the Analog watchdog channel select bits */
  tmpreg &= CR1_AWDCH_Reset;
 8003fb2:	f023 031f 	bic.w	r3, r3, #31	; 0x1f
  /* Set the Analog watchdog channel */
  tmpreg |= ADC_Channel;
 8003fb6:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 8003fb8:	6041      	str	r1, [r0, #4]
}
 8003fba:	4770      	bx	lr

08003fbc <ADC_TempSensorVrefintCmd>:
void ADC_TempSensorVrefintCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003fbc:	b120      	cbz	r0, 8003fc8 <ADC_TempSensorVrefintCmd+0xc>
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC1->CR2 |= CR2_TSVREFE_Set;
 8003fbe:	4a05      	ldr	r2, [pc, #20]	(8003fd4 <ADC_TempSensorVrefintCmd+0x18>)
 8003fc0:	6893      	ldr	r3, [r2, #8]
 8003fc2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003fc6:	e003      	b.n	8003fd0 <ADC_TempSensorVrefintCmd+0x14>
  }
  else
  {
    /* Disable the temperature sensor and Vrefint channel*/
    ADC1->CR2 &= CR2_TSVREFE_Reset;
 8003fc8:	4a02      	ldr	r2, [pc, #8]	(8003fd4 <ADC_TempSensorVrefintCmd+0x18>)
 8003fca:	6893      	ldr	r3, [r2, #8]
 8003fcc:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003fd0:	6093      	str	r3, [r2, #8]
  }
}
 8003fd2:	4770      	bx	lr
 8003fd4:	40012400 	.word	0x40012400

08003fd8 <ADC_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (u8)RESET)
 8003fd8:	6803      	ldr	r3, [r0, #0]
 8003fda:	4219      	tst	r1, r3
 8003fdc:	bf0c      	ite	eq
 8003fde:	2000      	moveq	r0, #0
 8003fe0:	2001      	movne	r0, #1
    bitstatus = RESET;
  }

  /* Return the ADC_FLAG status */
  return  bitstatus;
}
 8003fe2:	4770      	bx	lr

08003fe4 <ADC_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));

  /* Clear the selected ADC flags */
  ADCx->SR = ~(u32)ADC_FLAG;
 8003fe4:	ea6f 0101 	mvn.w	r1, r1
 8003fe8:	6001      	str	r1, [r0, #0]
}
 8003fea:	4770      	bx	lr

08003fec <ADC_GetITStatus>:

  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;

  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & (u8)ADC_IT) ;
 8003fec:	6842      	ldr	r2, [r0, #4]

  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (u32)RESET) && enablestatus)
 8003fee:	6803      	ldr	r3, [r0, #0]
 8003ff0:	ea13 2311 	ands.w	r3, r3, r1, lsr #8
 8003ff4:	d101      	bne.n	8003ffa <ADC_GetITStatus+0xe>
 8003ff6:	2000      	movs	r0, #0
 8003ff8:	e004      	b.n	8004004 <ADC_GetITStatus+0x18>
 8003ffa:	b2cb      	uxtb	r3, r1
 8003ffc:	4213      	tst	r3, r2
 8003ffe:	bf0c      	ite	eq
 8004000:	2000      	moveq	r0, #0
 8004002:	2001      	movne	r0, #1
    bitstatus = RESET;
  }

  /* Return the ADC_IT status */
  return  bitstatus;
}
 8004004:	4770      	bx	lr
 8004006:	46c0      	nop			(mov r8, r8)

08004008 <ADC_ClearITPendingBit>:

  /* Get the ADC IT index */
  itmask = (u8)(ADC_IT >> 8);

  /* Clear the selected ADC interrupt pending bits */
  ADCx->SR = ~(u32)itmask;
 8004008:	ea6f 2111 	mvn.w	r1, r1, lsr #8
 800400c:	6001      	str	r1, [r0, #0]
}
 800400e:	4770      	bx	lr

08004010 <ADC_DeInit>:
* Input          : - ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 8004010:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  switch (*(u32*)&ADCx)
 8004012:	4b14      	ldr	r3, [pc, #80]	(8004064 <ADC_DeInit+0x54>)
* Input          : - ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 8004014:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  switch (*(u32*)&ADCx)
 8004016:	4298      	cmp	r0, r3
* Input          : - ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 8004018:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  switch (*(u32*)&ADCx)
 800401a:	d00f      	beq.n	800403c <ADC_DeInit+0x2c>
 800401c:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 8004020:	4298      	cmp	r0, r3
 8004022:	d013      	beq.n	800404c <ADC_DeInit+0x3c>
 8004024:	f5a3 53c0 	sub.w	r3, r3, #6144	; 0x1800
 8004028:	4298      	cmp	r0, r3
 800402a:	d119      	bne.n	8004060 <ADC_DeInit+0x50>
  {
    case ADC1_BASE:
      /* Enable ADC1 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, ENABLE);
 800402c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004030:	2101      	movs	r1, #1
 8004032:	f000 ff8d 	bl	8004f50 <RCC_APB2PeriphResetCmd>
      /* Release ADC1 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, DISABLE);
 8004036:	f44f 7000 	mov.w	r0, #512	; 0x200
 800403a:	e00e      	b.n	800405a <ADC_DeInit+0x4a>
      break;
    
    case ADC2_BASE:
      /* Enable ADC2 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, ENABLE);
 800403c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8004040:	2101      	movs	r1, #1
 8004042:	f000 ff85 	bl	8004f50 <RCC_APB2PeriphResetCmd>
      /* Release ADC2 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, DISABLE);
 8004046:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800404a:	e006      	b.n	800405a <ADC_DeInit+0x4a>
      break;
      
    case ADC3_BASE:
      /* Enable ADC3 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
 800404c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004050:	2101      	movs	r1, #1
 8004052:	f000 ff7d 	bl	8004f50 <RCC_APB2PeriphResetCmd>
      /* Release ADC3 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
 8004056:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800405a:	2100      	movs	r1, #0
 800405c:	f000 ff78 	bl	8004f50 <RCC_APB2PeriphResetCmd>
      break; 

    default:
      break;
  }
}
 8004060:	b003      	add	sp, #12
 8004062:	bd00      	pop	{pc}
 8004064:	40012800 	.word	0x40012800

08004068 <FLASH_SetLatency>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Sets the Latency value */
  FLASH->ACR &= ACR_LATENCY_Mask;
 8004068:	4a04      	ldr	r2, [pc, #16]	(800407c <FLASH_SetLatency+0x14>)
 800406a:	6813      	ldr	r3, [r2, #0]
 800406c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004070:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= FLASH_Latency;
 8004072:	6813      	ldr	r3, [r2, #0]
 8004074:	4318      	orrs	r0, r3
 8004076:	6010      	str	r0, [r2, #0]
}
 8004078:	4770      	bx	lr
 800407a:	46c0      	nop			(mov r8, r8)
 800407c:	40022000 	.word	0x40022000

08004080 <FLASH_HalfCycleAccessCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_HALFCYCLEACCESS_STATE(FLASH_HalfCycleAccess));
  
  /* Enable or disable the Half cycle access */
  FLASH->ACR &= ACR_HLFCYA_Mask;
 8004080:	4a04      	ldr	r2, [pc, #16]	(8004094 <FLASH_HalfCycleAccessCmd+0x14>)
 8004082:	6813      	ldr	r3, [r2, #0]
 8004084:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8004088:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= FLASH_HalfCycleAccess;
 800408a:	6813      	ldr	r3, [r2, #0]
 800408c:	4318      	orrs	r0, r3
 800408e:	6010      	str	r0, [r2, #0]
}
 8004090:	4770      	bx	lr
 8004092:	46c0      	nop			(mov r8, r8)
 8004094:	40022000 	.word	0x40022000

08004098 <FLASH_PrefetchBufferCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 8004098:	4a04      	ldr	r2, [pc, #16]	(80040ac <FLASH_PrefetchBufferCmd+0x14>)
 800409a:	6813      	ldr	r3, [r2, #0]
 800409c:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 80040a0:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 80040a2:	6813      	ldr	r3, [r2, #0]
 80040a4:	4318      	orrs	r0, r3
 80040a6:	6010      	str	r0, [r2, #0]
}
 80040a8:	4770      	bx	lr
 80040aa:	46c0      	nop			(mov r8, r8)
 80040ac:	40022000 	.word	0x40022000

080040b0 <FLASH_Unlock>:
* Return         : None
*******************************************************************************/
void FLASH_Unlock(void)
{
  /* Authorize the FPEC Access */
  FLASH->KEYR = FLASH_KEY1;
 80040b0:	4b03      	ldr	r3, [pc, #12]	(80040c0 <FLASH_Unlock+0x10>)
 80040b2:	4a04      	ldr	r2, [pc, #16]	(80040c4 <FLASH_Unlock+0x14>)
 80040b4:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 80040b6:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 80040ba:	605a      	str	r2, [r3, #4]
}
 80040bc:	4770      	bx	lr
 80040be:	46c0      	nop			(mov r8, r8)
 80040c0:	40022000 	.word	0x40022000
 80040c4:	45670123 	.word	0x45670123

080040c8 <FLASH_Lock>:
* Return         : None
*******************************************************************************/
void FLASH_Lock(void)
{
  /* Set the Lock Bit to lock the FPEC and the FCR */
  FLASH->CR |= CR_LOCK_Set;
 80040c8:	4a02      	ldr	r2, [pc, #8]	(80040d4 <FLASH_Lock+0xc>)
 80040ca:	6913      	ldr	r3, [r2, #16]
 80040cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80040d0:	6113      	str	r3, [r2, #16]
}
 80040d2:	4770      	bx	lr
 80040d4:	40022000 	.word	0x40022000

080040d8 <FLASH_GetUserOptionByte>:
*                  and RST_STDBY(Bit2).
*******************************************************************************/
u32 FLASH_GetUserOptionByte(void)
{
  /* Return the User Option Byte */
  return (u32)(FLASH->OBR >> 2);
 80040d8:	4b01      	ldr	r3, [pc, #4]	(80040e0 <FLASH_GetUserOptionByte+0x8>)
 80040da:	69d8      	ldr	r0, [r3, #28]
 80040dc:	0880      	lsrs	r0, r0, #2
}
 80040de:	4770      	bx	lr
 80040e0:	40022000 	.word	0x40022000

080040e4 <FLASH_GetWriteProtectionOptionByte>:
* Return         : The FLASH Write Protection  Option Bytes Register value
*******************************************************************************/
u32 FLASH_GetWriteProtectionOptionByte(void)
{
  /* Return the Falsh write protection Register value */
  return (u32)(FLASH->WRPR);
 80040e4:	4b01      	ldr	r3, [pc, #4]	(80040ec <FLASH_GetWriteProtectionOptionByte+0x8>)
 80040e6:	6a18      	ldr	r0, [r3, #32]
}
 80040e8:	4770      	bx	lr
 80040ea:	46c0      	nop			(mov r8, r8)
 80040ec:	40022000 	.word	0x40022000

080040f0 <FLASH_GetReadOutProtectionStatus>:
*******************************************************************************/
FlagStatus FLASH_GetReadOutProtectionStatus(void)
{
  FlagStatus readoutstatus = RESET;

  if ((FLASH->OBR & RDPRT_Mask) != (u32)RESET)
 80040f0:	4b02      	ldr	r3, [pc, #8]	(80040fc <FLASH_GetReadOutProtectionStatus+0xc>)
 80040f2:	69d8      	ldr	r0, [r3, #28]
 80040f4:	0840      	lsrs	r0, r0, #1
 80040f6:	f000 0001 	and.w	r0, r0, #1	; 0x1
  else
  {
    readoutstatus = RESET;
  }
  return readoutstatus;
}
 80040fa:	4770      	bx	lr
 80040fc:	40022000 	.word	0x40022000

08004100 <FLASH_GetPrefetchBufferStatus>:
*******************************************************************************/
FlagStatus FLASH_GetPrefetchBufferStatus(void)
{
  FlagStatus bitstatus = RESET;
  
  if ((FLASH->ACR & ACR_PRFTBS_Mask) != (u32)RESET)
 8004100:	4b02      	ldr	r3, [pc, #8]	(800410c <FLASH_GetPrefetchBufferStatus+0xc>)
 8004102:	6818      	ldr	r0, [r3, #0]
 8004104:	0940      	lsrs	r0, r0, #5
 8004106:	f000 0001 	and.w	r0, r0, #1	; 0x1
  {
    bitstatus = RESET;
  }
  /* Return the new state of FLASH Prefetch Buffer Status (SET or RESET) */
  return bitstatus; 
}
 800410a:	4770      	bx	lr
 800410c:	40022000 	.word	0x40022000

08004110 <FLASH_ITConfig>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_IT(FLASH_IT)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if(NewState != DISABLE)
 8004110:	b121      	cbz	r1, 800411c <FLASH_ITConfig+0xc>
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 8004112:	4a05      	ldr	r2, [pc, #20]	(8004128 <FLASH_ITConfig+0x18>)
 8004114:	6913      	ldr	r3, [r2, #16]
 8004116:	ea40 0303 	orr.w	r3, r0, r3
 800411a:	e003      	b.n	8004124 <FLASH_ITConfig+0x14>
  }
  else
  {
    /* Disable the interrupt sources */
    FLASH->CR &= ~(u32)FLASH_IT;
 800411c:	4a02      	ldr	r2, [pc, #8]	(8004128 <FLASH_ITConfig+0x18>)
 800411e:	6913      	ldr	r3, [r2, #16]
 8004120:	ea23 0300 	bic.w	r3, r3, r0
 8004124:	6113      	str	r3, [r2, #16]
  }
}
 8004126:	4770      	bx	lr
 8004128:	40022000 	.word	0x40022000

0800412c <FLASH_GetFlagStatus>:
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG)) ;

  if(FLASH_FLAG == FLASH_FLAG_OPTERR) 
 800412c:	2801      	cmp	r0, #1
 800412e:	d104      	bne.n	800413a <FLASH_GetFlagStatus+0xe>
  {
    if((FLASH->OBR & FLASH_FLAG_OPTERR) != (u32)RESET)
 8004130:	4b05      	ldr	r3, [pc, #20]	(8004148 <FLASH_GetFlagStatus+0x1c>)
 8004132:	69db      	ldr	r3, [r3, #28]
 8004134:	f003 0001 	and.w	r0, r3, #1	; 0x1
 8004138:	e005      	b.n	8004146 <FLASH_GetFlagStatus+0x1a>
      bitstatus = RESET;
    }
  }
  else
  {
   if((FLASH->SR & FLASH_FLAG) != (u32)RESET)
 800413a:	4b03      	ldr	r3, [pc, #12]	(8004148 <FLASH_GetFlagStatus+0x1c>)
 800413c:	68db      	ldr	r3, [r3, #12]
 800413e:	4218      	tst	r0, r3
 8004140:	bf0c      	ite	eq
 8004142:	2000      	moveq	r0, #0
 8004144:	2001      	movne	r0, #1
      bitstatus = RESET;
    }
  }
  /* Return the new state of FLASH_FLAG (SET or RESET) */
  return bitstatus;
}
 8004146:	4770      	bx	lr
 8004148:	40022000 	.word	0x40022000

0800414c <FLASH_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ;
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 800414c:	4b01      	ldr	r3, [pc, #4]	(8004154 <FLASH_ClearFlag+0x8>)
 800414e:	60d8      	str	r0, [r3, #12]
}
 8004150:	4770      	bx	lr
 8004152:	46c0      	nop			(mov r8, r8)
 8004154:	40022000 	.word	0x40022000

08004158 <FLASH_GetStatus>:
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8004158:	4a09      	ldr	r2, [pc, #36]	(8004180 <FLASH_GetStatus+0x28>)
 800415a:	68d3      	ldr	r3, [r2, #12]
 800415c:	f013 0f01 	tst.w	r3, #1	; 0x1
 8004160:	d001      	beq.n	8004166 <FLASH_GetStatus+0xe>
 8004162:	2001      	movs	r0, #1
 8004164:	e00b      	b.n	800417e <FLASH_GetStatus+0x26>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 8004166:	68d3      	ldr	r3, [r2, #12]
 8004168:	f013 0f04 	tst.w	r3, #4	; 0x4
 800416c:	d001      	beq.n	8004172 <FLASH_GetStatus+0x1a>
 800416e:	2002      	movs	r0, #2
 8004170:	e005      	b.n	800417e <FLASH_GetStatus+0x26>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 8004172:	68d3      	ldr	r3, [r2, #12]
 8004174:	f013 0f10 	tst.w	r3, #16	; 0x10
 8004178:	bf14      	ite	ne
 800417a:	2003      	movne	r0, #3
 800417c:	2004      	moveq	r0, #4
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
}
 800417e:	4770      	bx	lr
 8004180:	40022000 	.word	0x40022000

08004184 <FLASH_WaitForLastOperation>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 8004184:	b510      	push	{r4, lr}
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8004186:	4a23      	ldr	r2, [pc, #140]	(8004214 <FLASH_WaitForLastOperation+0x90>)
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 8004188:	b082      	sub	sp, #8
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 800418a:	68d3      	ldr	r3, [r2, #12]
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 800418c:	4601      	mov	r1, r0
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 800418e:	f013 0f01 	tst.w	r3, #1	; 0x1
 8004192:	d001      	beq.n	8004198 <FLASH_WaitForLastOperation+0x14>
 8004194:	2001      	movs	r0, #1
 8004196:	e02a      	b.n	80041ee <FLASH_WaitForLastOperation+0x6a>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 8004198:	68d3      	ldr	r3, [r2, #12]
 800419a:	f013 0f04 	tst.w	r3, #4	; 0x4
 800419e:	d001      	beq.n	80041a4 <FLASH_WaitForLastOperation+0x20>
 80041a0:	2002      	movs	r0, #2
 80041a2:	e024      	b.n	80041ee <FLASH_WaitForLastOperation+0x6a>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 80041a4:	68d3      	ldr	r3, [r2, #12]
 80041a6:	f013 0f10 	tst.w	r3, #16	; 0x10
 80041aa:	bf14      	ite	ne
 80041ac:	2003      	movne	r0, #3
 80041ae:	2004      	moveq	r0, #4
 80041b0:	e01d      	b.n	80041ee <FLASH_WaitForLastOperation+0x6a>
* Output         : None
* Return         : None
*******************************************************************************/
static void delay(void)
{
  vu32 i = 0;
 80041b2:	9401      	str	r4, [sp, #4]

  for(i = 0xFF; i != 0; i--)
 80041b4:	f8cd c004 	str.w	ip, [sp, #4]
 80041b8:	e002      	b.n	80041c0 <FLASH_WaitForLastOperation+0x3c>
 80041ba:	9b01      	ldr	r3, [sp, #4]
 80041bc:	3b01      	subs	r3, #1
 80041be:	9301      	str	r3, [sp, #4]
 80041c0:	9b01      	ldr	r3, [sp, #4]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d1f9      	bne.n	80041ba <FLASH_WaitForLastOperation+0x36>
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 80041c6:	68d3      	ldr	r3, [r2, #12]
 80041c8:	f013 0f01 	tst.w	r3, #1	; 0x1
 80041cc:	d001      	beq.n	80041d2 <FLASH_WaitForLastOperation+0x4e>
 80041ce:	2001      	movs	r0, #1
 80041d0:	e00b      	b.n	80041ea <FLASH_WaitForLastOperation+0x66>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 80041d2:	68d3      	ldr	r3, [r2, #12]
 80041d4:	f013 0f04 	tst.w	r3, #4	; 0x4
 80041d8:	d001      	beq.n	80041de <FLASH_WaitForLastOperation+0x5a>
 80041da:	2002      	movs	r0, #2
 80041dc:	e005      	b.n	80041ea <FLASH_WaitForLastOperation+0x66>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 80041de:	68d3      	ldr	r3, [r2, #12]
 80041e0:	f013 0f10 	tst.w	r3, #16	; 0x10
 80041e4:	bf14      	ite	ne
 80041e6:	2003      	movne	r0, #3
 80041e8:	2004      	moveq	r0, #4
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
  {
    delay();
    status = FLASH_GetStatus();
    Timeout--;
 80041ea:	3901      	subs	r1, #1
 80041ec:	e003      	b.n	80041f6 <FLASH_WaitForLastOperation+0x72>
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 80041ee:	4a09      	ldr	r2, [pc, #36]	(8004214 <FLASH_WaitForLastOperation+0x90>)
* Output         : None
* Return         : None
*******************************************************************************/
static void delay(void)
{
  vu32 i = 0;
 80041f0:	2400      	movs	r4, #0

  for(i = 0xFF; i != 0; i--)
 80041f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
   
  /* Check for the Flash Status */
  status = FLASH_GetStatus();

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 80041f6:	1e0b      	subs	r3, r1, #0
 80041f8:	bf18      	it	ne
 80041fa:	2301      	movne	r3, #1
 80041fc:	2801      	cmp	r0, #1
 80041fe:	bf14      	ite	ne
 8004200:	2300      	movne	r3, #0
 8004202:	f003 0301 	andeq.w	r3, r3, #1	; 0x1
 8004206:	2b00      	cmp	r3, #0
 8004208:	d1d3      	bne.n	80041b2 <FLASH_WaitForLastOperation+0x2e>
    delay();
    status = FLASH_GetStatus();
    Timeout--;
  }

  if(Timeout == 0x00 )
 800420a:	2900      	cmp	r1, #0
 800420c:	bf08      	it	eq
 800420e:	2005      	moveq	r0, #5
    status = FLASH_TIMEOUT;
  }

  /* Return the operation status */
  return status;
}
 8004210:	b002      	add	sp, #8
 8004212:	bd10      	pop	{r4, pc}
 8004214:	40022000 	.word	0x40022000

08004218 <FLASH_UserOptionByteConfig>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 8004218:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 800421a:	4b13      	ldr	r3, [pc, #76]	(8004268 <FLASH_UserOptionByteConfig+0x50>)
 800421c:	4c13      	ldr	r4, [pc, #76]	(800426c <FLASH_UserOptionByteConfig+0x54>)
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 800421e:	b081      	sub	sp, #4
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 8004220:	60a3      	str	r3, [r4, #8]
  FLASH->OPTKEYR = FLASH_KEY2;
 8004222:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 8004226:	4605      	mov	r5, r0
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
  FLASH->OPTKEYR = FLASH_KEY2;
 8004228:	60a3      	str	r3, [r4, #8]
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 800422a:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 800422c:	460e      	mov	r6, r1
 800422e:	4617      	mov	r7, r2
  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
  FLASH->OPTKEYR = FLASH_KEY2;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004230:	f7ff ffa8 	bl	8004184 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004234:	2804      	cmp	r0, #4
 8004236:	d115      	bne.n	8004264 <FLASH_UserOptionByteConfig+0x4c>
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8004238:	6923      	ldr	r3, [r4, #16]
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (u16)0xF8; 
 800423a:	4a0d      	ldr	r2, [pc, #52]	(8004270 <FLASH_UserOptionByteConfig+0x58>)
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 800423c:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 8004240:	6123      	str	r3, [r4, #16]
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (u16)0xF8; 
 8004242:	f045 03f8 	orr.w	r3, r5, #248	; 0xf8
 8004246:	ea46 0303 	orr.w	r3, r6, r3
 800424a:	ea47 0303 	orr.w	r3, r7, r3
 800424e:	8053      	strh	r3, [r2, #2]
  
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004250:	200f      	movs	r0, #15
 8004252:	f7ff ff97 	bl	8004184 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8004256:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8004258:	bf1f      	itttt	ne
 800425a:	6922      	ldrne	r2, [r4, #16]
 800425c:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 8004260:	4013      	andne	r3, r2
 8004262:	6123      	strne	r3, [r4, #16]
    }
  }    
  /* Return the Option Byte program Status */
  return status;
}
 8004264:	b001      	add	sp, #4
 8004266:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004268:	45670123 	.word	0x45670123
 800426c:	40022000 	.word	0x40022000
 8004270:	1ffff800 	.word	0x1ffff800

08004274 <FLASH_ReadOutProtection>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ReadOutProtection(FunctionalState NewState)
{
 8004274:	b530      	push	{r4, r5, lr}
 8004276:	4605      	mov	r5, r0
 8004278:	b081      	sub	sp, #4
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  status = FLASH_WaitForLastOperation(EraseTimeout);
 800427a:	f640 70ff 	movw	r0, #4095	; 0xfff
 800427e:	f7ff ff81 	bl	8004184 <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 8004282:	2804      	cmp	r0, #4
 8004284:	d13c      	bne.n	8004300 <FLASH_ReadOutProtection+0x8c>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004286:	4c1f      	ldr	r4, [pc, #124]	(8004304 <FLASH_ReadOutProtection+0x90>)
 8004288:	4b1f      	ldr	r3, [pc, #124]	(8004308 <FLASH_ReadOutProtection+0x94>)

    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800428a:	f500 607e 	add.w	r0, r0, #4064	; 0xfe0
  status = FLASH_WaitForLastOperation(EraseTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 800428e:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8004290:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8004294:	60a3      	str	r3, [r4, #8]

    FLASH->CR |= CR_OPTER_Set;
 8004296:	6923      	ldr	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004298:	301b      	adds	r0, #27
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;

    FLASH->CR |= CR_OPTER_Set;
 800429a:	f043 0320 	orr.w	r3, r3, #32	; 0x20
 800429e:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 80042a0:	6923      	ldr	r3, [r4, #16]
 80042a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80042a6:	6123      	str	r3, [r4, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80042a8:	f7ff ff6c 	bl	8004184 <FLASH_WaitForLastOperation>

    if(status == FLASH_COMPLETE)
 80042ac:	2804      	cmp	r0, #4
 80042ae:	d120      	bne.n	80042f2 <FLASH_ReadOutProtection+0x7e>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 80042b0:	6923      	ldr	r3, [r4, #16]
 80042b2:	f641 72df 	movw	r2, #8159	; 0x1fdf
 80042b6:	ea03 0202 	and.w	r2, r3, r2
 80042ba:	6122      	str	r2, [r4, #16]

      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set; 
 80042bc:	6923      	ldr	r3, [r4, #16]
 80042be:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 80042c2:	6123      	str	r3, [r4, #16]

      if(NewState != DISABLE)
 80042c4:	b11d      	cbz	r5, 80042ce <FLASH_ReadOutProtection+0x5a>
      {
        OB->RDP = 0x00;
 80042c6:	4b11      	ldr	r3, [pc, #68]	(800430c <FLASH_ReadOutProtection+0x98>)
 80042c8:	f04f 0200 	mov.w	r2, #0	; 0x0
 80042cc:	e002      	b.n	80042d4 <FLASH_ReadOutProtection+0x60>
      }
      else
      {
        OB->RDP = RDP_Key;  
 80042ce:	4b0f      	ldr	r3, [pc, #60]	(800430c <FLASH_ReadOutProtection+0x98>)
 80042d0:	f04f 02a5 	mov.w	r2, #165	; 0xa5
 80042d4:	801a      	strh	r2, [r3, #0]
      }

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(EraseTimeout); 
 80042d6:	f640 70ff 	movw	r0, #4095	; 0xfff
 80042da:	f7ff ff53 	bl	8004184 <FLASH_WaitForLastOperation>
    
      if(status != FLASH_BUSY)
 80042de:	2801      	cmp	r0, #1
 80042e0:	d00e      	beq.n	8004300 <FLASH_ReadOutProtection+0x8c>
      {
        /* if the program operation is completed, disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 80042e2:	4908      	ldr	r1, [pc, #32]	(8004304 <FLASH_ReadOutProtection+0x90>)
 80042e4:	f641 73ef 	movw	r3, #8175	; 0x1fef
 80042e8:	690a      	ldr	r2, [r1, #16]
 80042ea:	ea02 0303 	and.w	r3, r2, r3
 80042ee:	610b      	str	r3, [r1, #16]
 80042f0:	e006      	b.n	8004300 <FLASH_ReadOutProtection+0x8c>
      }
    }
    else 
    {
      if(status != FLASH_BUSY)
 80042f2:	2801      	cmp	r0, #1
      {
        /* Disable the OPTER Bit */
        FLASH->CR &= CR_OPTER_Reset;
 80042f4:	bf1f      	itttt	ne
 80042f6:	6922      	ldrne	r2, [r4, #16]
 80042f8:	f641 73df 	movwne	r3, #8159	; 0x1fdf
 80042fc:	4013      	andne	r3, r2
 80042fe:	6123      	strne	r3, [r4, #16]
      }
    }
  }
  /* Return the protection operation Status */
  return status;      
}
 8004300:	b001      	add	sp, #4
 8004302:	bd30      	pop	{r4, r5, pc}
 8004304:	40022000 	.word	0x40022000
 8004308:	45670123 	.word	0x45670123
 800430c:	1ffff800 	.word	0x1ffff800

08004310 <FLASH_EnableWriteProtection>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EnableWriteProtection(u32 FLASH_Pages)
{
 8004310:	b510      	push	{r4, lr}
 8004312:	4604      	mov	r4, r0
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (vu16)((FLASH_Pages & WRP3_Mask) >> 24);
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004314:	200f      	movs	r0, #15
 8004316:	f7ff ff35 	bl	8004184 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 800431a:	2804      	cmp	r0, #4
 800431c:	d150      	bne.n	80043c0 <FLASH_EnableWriteProtection+0xb0>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 800431e:	4a29      	ldr	r2, [pc, #164]	(80043c4 <FLASH_EnableWriteProtection+0xb4>)
 8004320:	4b29      	ldr	r3, [pc, #164]	(80043c8 <FLASH_EnableWriteProtection+0xb8>)
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
 8004322:	ea6f 0404 	mvn.w	r4, r4
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004326:	6093      	str	r3, [r2, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8004328:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 800432c:	6093      	str	r3, [r2, #8]
    FLASH->CR |= CR_OPTPG_Set;
 800432e:	6913      	ldr	r3, [r2, #16]
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
 8004330:	b2e1      	uxtb	r1, r4
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 8004332:	f043 0310 	orr.w	r3, r3, #16	; 0x10

    if(WRP0_Data != 0xFF)
 8004336:	29ff      	cmp	r1, #255
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 8004338:	6113      	str	r3, [r2, #16]

    if(WRP0_Data != 0xFF)
 800433a:	d004      	beq.n	8004346 <FLASH_EnableWriteProtection+0x36>
    {
      OB->WRP0 = WRP0_Data;
 800433c:	4b23      	ldr	r3, [pc, #140]	(80043cc <FLASH_EnableWriteProtection+0xbc>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 800433e:	200f      	movs	r0, #15
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;

    if(WRP0_Data != 0xFF)
    {
      OB->WRP0 = WRP0_Data;
 8004340:	8119      	strh	r1, [r3, #8]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004342:	f7ff ff1f 	bl	8004184 <FLASH_WaitForLastOperation>
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
 8004346:	f404 437f 	and.w	r3, r4, #65280	; 0xff00
 800434a:	0a1a      	lsrs	r2, r3, #8
      OB->WRP0 = WRP0_Data;
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 800434c:	f1b2 03ff 	subs.w	r3, r2, #255	; 0xff
 8004350:	bf18      	it	ne
 8004352:	2301      	movne	r3, #1
 8004354:	2804      	cmp	r0, #4
 8004356:	bf14      	ite	ne
 8004358:	2300      	movne	r3, #0
 800435a:	f003 0301 	andeq.w	r3, r3, #1	; 0x1
 800435e:	b123      	cbz	r3, 800436a <FLASH_EnableWriteProtection+0x5a>
    {
      OB->WRP1 = WRP1_Data;
 8004360:	4b1a      	ldr	r3, [pc, #104]	(80043cc <FLASH_EnableWriteProtection+0xbc>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004362:	200f      	movs	r0, #15
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
    {
      OB->WRP1 = WRP1_Data;
 8004364:	815a      	strh	r2, [r3, #10]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004366:	f7ff ff0d 	bl	8004184 <FLASH_WaitForLastOperation>
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
 800436a:	f404 037f 	and.w	r3, r4, #16711680	; 0xff0000
 800436e:	0c1a      	lsrs	r2, r3, #16
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 8004370:	f1b2 03ff 	subs.w	r3, r2, #255	; 0xff
 8004374:	bf18      	it	ne
 8004376:	2301      	movne	r3, #1
 8004378:	2804      	cmp	r0, #4
 800437a:	bf14      	ite	ne
 800437c:	2300      	movne	r3, #0
 800437e:	f003 0301 	andeq.w	r3, r3, #1	; 0x1
 8004382:	b123      	cbz	r3, 800438e <FLASH_EnableWriteProtection+0x7e>
    {
      OB->WRP2 = WRP2_Data;
 8004384:	4b11      	ldr	r3, [pc, #68]	(80043cc <FLASH_EnableWriteProtection+0xbc>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004386:	200f      	movs	r0, #15
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
    {
      OB->WRP2 = WRP2_Data;
 8004388:	819a      	strh	r2, [r3, #12]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 800438a:	f7ff fefb 	bl	8004184 <FLASH_WaitForLastOperation>
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (vu16)((FLASH_Pages & WRP3_Mask) >> 24);
 800438e:	0e22      	lsrs	r2, r4, #24
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 8004390:	f1b2 03ff 	subs.w	r3, r2, #255	; 0xff
 8004394:	bf18      	it	ne
 8004396:	2301      	movne	r3, #1
 8004398:	2804      	cmp	r0, #4
 800439a:	bf14      	ite	ne
 800439c:	2300      	movne	r3, #0
 800439e:	f003 0301 	andeq.w	r3, r3, #1	; 0x1
 80043a2:	b123      	cbz	r3, 80043ae <FLASH_EnableWriteProtection+0x9e>
    {
      OB->WRP3 = WRP3_Data;
 80043a4:	4b09      	ldr	r3, [pc, #36]	(80043cc <FLASH_EnableWriteProtection+0xbc>)
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80043a6:	200f      	movs	r0, #15
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
    {
      OB->WRP3 = WRP3_Data;
 80043a8:	81da      	strh	r2, [r3, #14]
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80043aa:	f7ff feeb 	bl	8004184 <FLASH_WaitForLastOperation>
    }
          
    if(status != FLASH_BUSY)
 80043ae:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 80043b0:	bf1f      	itttt	ne
 80043b2:	4904      	ldrne	r1, [pc, #16]	(80043c4 <FLASH_EnableWriteProtection+0xb4>)
 80043b4:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 80043b8:	690a      	ldrne	r2, [r1, #16]
 80043ba:	4013      	andne	r3, r2
 80043bc:	bf18      	it	ne
 80043be:	610b      	strne	r3, [r1, #16]
    }
  } 
  /* Return the write protection operation Status */
  return status;       
}
 80043c0:	bd10      	pop	{r4, pc}
 80043c2:	46c0      	nop			(mov r8, r8)
 80043c4:	40022000 	.word	0x40022000
 80043c8:	45670123 	.word	0x45670123
 80043cc:	1ffff800 	.word	0x1ffff800

080043d0 <FLASH_ProgramOptionByteData>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramOptionByteData(u32 Address, u8 Data)
{
 80043d0:	b570      	push	{r4, r5, r6, lr}
 80043d2:	4606      	mov	r6, r0
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));

  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80043d4:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramOptionByteData(u32 Address, u8 Data)
{
 80043d6:	460d      	mov	r5, r1
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));

  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80043d8:	f7ff fed4 	bl	8004184 <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 80043dc:	2804      	cmp	r0, #4
 80043de:	d114      	bne.n	800440a <FLASH_ProgramOptionByteData+0x3a>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80043e0:	4c0a      	ldr	r4, [pc, #40]	(800440c <FLASH_ProgramOptionByteData+0x3c>)
 80043e2:	4b0b      	ldr	r3, [pc, #44]	(8004410 <FLASH_ProgramOptionByteData+0x40>)
    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
    *(vu16*)Address = Data;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80043e4:	200f      	movs	r0, #15
  status = FLASH_WaitForLastOperation(ProgramTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80043e6:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 80043e8:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 80043ec:	60a3      	str	r3, [r4, #8]

    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 80043ee:	6923      	ldr	r3, [r4, #16]
 80043f0:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 80043f4:	6123      	str	r3, [r4, #16]
    *(vu16*)Address = Data;
 80043f6:	8035      	strh	r5, [r6, #0]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80043f8:	f7ff fec4 	bl	8004184 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 80043fc:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 80043fe:	bf1f      	itttt	ne
 8004400:	6922      	ldrne	r2, [r4, #16]
 8004402:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 8004406:	4013      	andne	r3, r2
 8004408:	6123      	strne	r3, [r4, #16]
    }
  }    
  /* Return the Option Byte Data Program Status */
  return status;      
}
 800440a:	bd70      	pop	{r4, r5, r6, pc}
 800440c:	40022000 	.word	0x40022000
 8004410:	45670123 	.word	0x45670123

08004414 <FLASH_ProgramHalfWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramHalfWord(u32 Address, u16 Data)
{
 8004414:	b570      	push	{r4, r5, r6, lr}
 8004416:	4606      	mov	r6, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004418:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramHalfWord(u32 Address, u16 Data)
{
 800441a:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 800441c:	f7ff feb2 	bl	8004184 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004420:	2804      	cmp	r0, #4
 8004422:	d10f      	bne.n	8004444 <FLASH_ProgramHalfWord+0x30>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 8004424:	4c08      	ldr	r4, [pc, #32]	(8004448 <FLASH_ProgramHalfWord+0x34>)
  
    *(vu16*)Address = Data;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004426:	200f      	movs	r0, #15
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 8004428:	6923      	ldr	r3, [r4, #16]
 800442a:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 800442e:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = Data;
 8004430:	8035      	strh	r5, [r6, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004432:	f7ff fea7 	bl	8004184 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8004436:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the PG Bit */
      FLASH->CR &= CR_PG_Reset;
 8004438:	bf1f      	itttt	ne
 800443a:	6922      	ldrne	r2, [r4, #16]
 800443c:	f641 73fe 	movwne	r3, #8190	; 0x1ffe
 8004440:	4013      	andne	r3, r2
 8004442:	6123      	strne	r3, [r4, #16]
    }
  } 
  /* Return the Program Status */
  return status;
}
 8004444:	bd70      	pop	{r4, r5, r6, pc}
 8004446:	46c0      	nop			(mov r8, r8)
 8004448:	40022000 	.word	0x40022000

0800444c <FLASH_ProgramWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 800444c:	b570      	push	{r4, r5, r6, lr}
 800444e:	4606      	mov	r6, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004450:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 8004452:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004454:	f7ff fe96 	bl	8004184 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004458:	2804      	cmp	r0, #4
 800445a:	d117      	bne.n	800448c <FLASH_ProgramWord+0x40>
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 800445c:	4c0c      	ldr	r4, [pc, #48]	(8004490 <FLASH_ProgramWord+0x44>)
  
    *(vu16*)Address = (u16)Data;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 800445e:	200f      	movs	r0, #15
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8004460:	6923      	ldr	r3, [r4, #16]
 8004462:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8004466:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = (u16)Data;
 8004468:	b2ab      	uxth	r3, r5
 800446a:	8033      	strh	r3, [r6, #0]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 800446c:	f7ff fe8a 	bl	8004184 <FLASH_WaitForLastOperation>
 
    if(status == FLASH_COMPLETE)
 8004470:	2804      	cmp	r0, #4
 8004472:	d104      	bne.n	800447e <FLASH_ProgramWord+0x32>
    {
      /* if the previous operation is completed, proceed to program the new second 
      half word */
      *(vu16*)(Address + 2) = Data >> 16;
 8004474:	0c2b      	lsrs	r3, r5, #16
 8004476:	8073      	strh	r3, [r6, #2]
    
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004478:	200f      	movs	r0, #15
 800447a:	f7ff fe83 	bl	8004184 <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_PG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 800447e:	2801      	cmp	r0, #1
      {
        /* Disable the PG Bit */
        FLASH->CR &= CR_PG_Reset;
 8004480:	bf1f      	itttt	ne
 8004482:	6922      	ldrne	r2, [r4, #16]
 8004484:	f641 73fe 	movwne	r3, #8190	; 0x1ffe
 8004488:	4013      	andne	r3, r2
 800448a:	6123      	strne	r3, [r4, #16]
      }
     }
  }
  /* Return the Program Status */
  return status;
}
 800448c:	bd70      	pop	{r4, r5, r6, pc}
 800448e:	46c0      	nop			(mov r8, r8)
 8004490:	40022000 	.word	0x40022000

08004494 <FLASH_EraseOptionBytes>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EraseOptionBytes(void)
{
 8004494:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8004496:	f640 70ff 	movw	r0, #4095	; 0xfff
 800449a:	f7ff fe73 	bl	8004184 <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 800449e:	2804      	cmp	r0, #4
 80044a0:	d12c      	bne.n	80044fc <FLASH_EraseOptionBytes+0x68>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80044a2:	4c17      	ldr	r4, [pc, #92]	(8004500 <FLASH_EraseOptionBytes+0x6c>)
 80044a4:	4b17      	ldr	r3, [pc, #92]	(8004504 <FLASH_EraseOptionBytes+0x70>)
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80044a6:	f500 607e 	add.w	r0, r0, #4064	; 0xfe0
  status = FLASH_WaitForLastOperation(EraseTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80044aa:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 80044ac:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 80044b0:	60a3      	str	r3, [r4, #8]
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 80044b2:	6923      	ldr	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80044b4:	301b      	adds	r0, #27
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 80044b6:	f043 0320 	orr.w	r3, r3, #32	; 0x20
 80044ba:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 80044bc:	6923      	ldr	r3, [r4, #16]
 80044be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80044c2:	6123      	str	r3, [r4, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80044c4:	f7ff fe5e 	bl	8004184 <FLASH_WaitForLastOperation>
    
    if(status == FLASH_COMPLETE)
 80044c8:	2804      	cmp	r0, #4
 80044ca:	d110      	bne.n	80044ee <FLASH_EraseOptionBytes+0x5a>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 80044cc:	6922      	ldr	r2, [r4, #16]
 80044ce:	f641 73df 	movw	r3, #8159	; 0x1fdf
 80044d2:	ea02 0303 	and.w	r3, r2, r3
 80044d6:	6123      	str	r3, [r4, #16]
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 80044d8:	6923      	ldr	r3, [r4, #16]

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 80044da:	f04f 02a5 	mov.w	r2, #165	; 0xa5
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 80044de:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 80044e2:	6123      	str	r3, [r4, #16]

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 80044e4:	4b08      	ldr	r3, [pc, #32]	(8004508 <FLASH_EraseOptionBytes+0x74>)

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80044e6:	200f      	movs	r0, #15
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 80044e8:	801a      	strh	r2, [r3, #0]

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80044ea:	f7ff fe4b 	bl	8004184 <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_OPTPG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 80044ee:	2801      	cmp	r0, #1
      {
        /* Disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 80044f0:	bf1f      	itttt	ne
 80044f2:	6922      	ldrne	r2, [r4, #16]
 80044f4:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 80044f8:	4013      	andne	r3, r2
 80044fa:	6123      	strne	r3, [r4, #16]
      }
    }  
  }
  /* Return the erase status */
  return status;
}
 80044fc:	bd10      	pop	{r4, pc}
 80044fe:	46c0      	nop			(mov r8, r8)
 8004500:	40022000 	.word	0x40022000
 8004504:	45670123 	.word	0x45670123
 8004508:	1ffff800 	.word	0x1ffff800

0800450c <FLASH_EraseAllPages>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EraseAllPages(void)
{
 800450c:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 800450e:	f640 70ff 	movw	r0, #4095	; 0xfff
 8004512:	f7ff fe37 	bl	8004184 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004516:	2804      	cmp	r0, #4
 8004518:	d113      	bne.n	8004542 <FLASH_EraseAllPages+0x36>
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 800451a:	4c0a      	ldr	r4, [pc, #40]	(8004544 <FLASH_EraseAllPages+0x38>)
 800451c:	6923      	ldr	r3, [r4, #16]
 800451e:	4303      	orrs	r3, r0
 8004520:	6123      	str	r3, [r4, #16]
     FLASH->CR |= CR_STRT_Set;
 8004522:	6923      	ldr	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004524:	f500 607e 	add.w	r0, r0, #4064	; 0xfe0
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
     FLASH->CR |= CR_STRT_Set;
 8004528:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800452c:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800452e:	301b      	adds	r0, #27
 8004530:	f7ff fe28 	bl	8004184 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8004534:	2801      	cmp	r0, #1
    {
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= CR_MER_Reset;
 8004536:	bf1f      	itttt	ne
 8004538:	6922      	ldrne	r2, [r4, #16]
 800453a:	f641 73fb 	movwne	r3, #8187	; 0x1ffb
 800453e:	4013      	andne	r3, r2
 8004540:	6123      	strne	r3, [r4, #16]
    }
  }	   
  /* Return the Erase Status */
  return status;
}
 8004542:	bd10      	pop	{r4, pc}
 8004544:	40022000 	.word	0x40022000

08004548 <FLASH_ErasePage>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ErasePage(u32 Page_Address)
{
 8004548:	b530      	push	{r4, r5, lr}
 800454a:	4605      	mov	r5, r0
 800454c:	b081      	sub	sp, #4

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Page_Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 800454e:	f640 70ff 	movw	r0, #4095	; 0xfff
 8004552:	f7ff fe17 	bl	8004184 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004556:	2804      	cmp	r0, #4
 8004558:	d115      	bne.n	8004586 <FLASH_ErasePage+0x3e>
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 800455a:	4c0c      	ldr	r4, [pc, #48]	(800458c <FLASH_ErasePage+0x44>)
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800455c:	f500 607e 	add.w	r0, r0, #4064	; 0xfe0
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8004560:	6923      	ldr	r3, [r4, #16]
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004562:	301b      	adds	r0, #27
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8004564:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 8004568:	6123      	str	r3, [r4, #16]
    FLASH->AR = Page_Address; 
 800456a:	6165      	str	r5, [r4, #20]
    FLASH->CR|= CR_STRT_Set;
 800456c:	6923      	ldr	r3, [r4, #16]
 800456e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004572:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004574:	f7ff fe06 	bl	8004184 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8004578:	2801      	cmp	r0, #1
    {
      /* if the erase operation is completed, disable the PER Bit */
      FLASH->CR &= CR_PER_Reset;
 800457a:	bf1f      	itttt	ne
 800457c:	6922      	ldrne	r2, [r4, #16]
 800457e:	f641 73fd 	movwne	r3, #8189	; 0x1ffd
 8004582:	4013      	andne	r3, r2
 8004584:	6123      	strne	r3, [r4, #16]
    }
  }
  /* Return the Erase Status */
  return status;
}
 8004586:	b001      	add	sp, #4
 8004588:	bd30      	pop	{r4, r5, pc}
 800458a:	46c0      	nop			(mov r8, r8)
 800458c:	40022000 	.word	0x40022000

08004590 <GPIO_Init>:
*                    peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8004590:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 8004592:	78cd      	ldrb	r5, [r1, #3]
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 8004594:	880e      	ldrh	r6, [r1, #0]
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);

  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
 8004596:	f015 0f10 	tst.w	r5, #16	; 0x10
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 800459a:	bf18      	it	ne
 800459c:	788b      	ldrbne	r3, [r1, #2]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 800459e:	f005 070f 	and.w	r7, r5, #15	; 0xf
  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 80045a2:	bf18      	it	ne
 80045a4:	431f      	orrne	r7, r3
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 80045a6:	f016 0fff 	tst.w	r6, #255	; 0xff
*                    peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80045aa:	b083      	sub	sp, #12
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 80045ac:	d01e      	beq.n	80045ec <GPIO_Init+0x5c>
  {
    tmpreg = GPIOx->CRL;
 80045ae:	6804      	ldr	r4, [r0, #0]
 80045b0:	2100      	movs	r1, #0

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = ((u32)0x01) << pinpos;
 80045b2:	2201      	movs	r2, #1
 80045b4:	fa12 f301 	lsls.w	r3, r2, r1
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80045b8:	ea03 0c06 	and.w	ip, r3, r6

      if (currentpin == pos)
 80045bc:	459c      	cmp	ip, r3
 80045be:	d111      	bne.n	80045e4 <GPIO_Init+0x54>
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
 80045c0:	008a      	lsls	r2, r1, #2
        tmpreg &= ~pinmask;
 80045c2:	230f      	movs	r3, #15
 80045c4:	4093      	lsls	r3, r2

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80045c6:	fa17 f202 	lsls.w	r2, r7, r2
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 80045ca:	ea24 0403 	bic.w	r4, r4, r3

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80045ce:	4314      	orrs	r4, r2

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80045d0:	2d28      	cmp	r5, #40
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 80045d2:	9301      	str	r3, [sp, #4]
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
        {
          GPIOx->BRR = (((u32)0x01) << pinpos);
 80045d4:	bf08      	it	eq
 80045d6:	f8c0 c014 	streq.w	ip, [r0, #20]

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80045da:	d003      	beq.n	80045e4 <GPIO_Init+0x54>
          GPIOx->BRR = (((u32)0x01) << pinpos);
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80045dc:	2d48      	cmp	r5, #72
          {
            GPIOx->BSRR = (((u32)0x01) << pinpos);
 80045de:	bf08      	it	eq
 80045e0:	f8c0 c010 	streq.w	ip, [r0, #16]
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80045e4:	3101      	adds	r1, #1
 80045e6:	2908      	cmp	r1, #8
 80045e8:	d1e3      	bne.n	80045b2 <GPIO_Init+0x22>
            GPIOx->BSRR = (((u32)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 80045ea:	6004      	str	r4, [r0, #0]
  }

/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 80045ec:	2eff      	cmp	r6, #255
 80045ee:	d920      	bls.n	8004632 <GPIO_Init+0xa2>
  {
    tmpreg = GPIOx->CRH;
 80045f0:	6844      	ldr	r4, [r0, #4]
 80045f2:	2100      	movs	r1, #0
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = (((u32)0x01) << (pinpos + 0x08));
 80045f4:	2201      	movs	r2, #1
 80045f6:	f101 0308 	add.w	r3, r1, #8	; 0x8
 80045fa:	fa12 f303 	lsls.w	r3, r2, r3
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 80045fe:	ea03 0c06 	and.w	ip, r3, r6
      if (currentpin == pos)
 8004602:	459c      	cmp	ip, r3
 8004604:	d111      	bne.n	800462a <GPIO_Init+0x9a>
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
 8004606:	008a      	lsls	r2, r1, #2
        tmpreg &= ~pinmask;
 8004608:	230f      	movs	r3, #15
 800460a:	4093      	lsls	r3, r2

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 800460c:	fa17 f202 	lsls.w	r2, r7, r2
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 8004610:	ea24 0403 	bic.w	r4, r4, r3

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8004614:	4314      	orrs	r4, r2

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8004616:	2d28      	cmp	r5, #40
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 8004618:	9301      	str	r3, [sp, #4]
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
        {
          GPIOx->BRR = (((u32)0x01) << (pinpos + 0x08));
 800461a:	bf08      	it	eq
 800461c:	f8c0 c014 	streq.w	ip, [r0, #20]

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8004620:	d003      	beq.n	800462a <GPIO_Init+0x9a>
        {
          GPIOx->BRR = (((u32)0x01) << (pinpos + 0x08));
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8004622:	2d48      	cmp	r5, #72
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
 8004624:	bf08      	it	eq
 8004626:	f8c0 c010 	streq.w	ip, [r0, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800462a:	3101      	adds	r1, #1
 800462c:	2908      	cmp	r1, #8
 800462e:	d1e1      	bne.n	80045f4 <GPIO_Init+0x64>
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8004630:	6044      	str	r4, [r0, #4]
  }
}
 8004632:	b003      	add	sp, #12
 8004634:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004636:	46c0      	nop			(mov r8, r8)

08004638 <GPIO_StructInit>:
* Return         : None
*******************************************************************************/
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8004638:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800463c:	8003      	strh	r3, [r0, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 800463e:	2302      	movs	r3, #2
 8004640:	7083      	strb	r3, [r0, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8004642:	2304      	movs	r3, #4
 8004644:	70c3      	strb	r3, [r0, #3]
}
 8004646:	4770      	bx	lr

08004648 <GPIO_ReadInputDataBit>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (u32)Bit_RESET)
 8004648:	6883      	ldr	r3, [r0, #8]
 800464a:	4219      	tst	r1, r3
 800464c:	bf0c      	ite	eq
 800464e:	2000      	moveq	r0, #0
 8004650:	2001      	movne	r0, #1
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 8004652:	4770      	bx	lr

08004654 <GPIO_ReadInputData>:
u16 GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  return ((u16)GPIOx->IDR);
 8004654:	6880      	ldr	r0, [r0, #8]
 8004656:	b280      	uxth	r0, r0
}
 8004658:	4770      	bx	lr
 800465a:	46c0      	nop			(mov r8, r8)

0800465c <GPIO_ReadOutputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->ODR & GPIO_Pin) != (u32)Bit_RESET)
 800465c:	68c3      	ldr	r3, [r0, #12]
 800465e:	4219      	tst	r1, r3
 8004660:	bf0c      	ite	eq
 8004662:	2000      	moveq	r0, #0
 8004664:	2001      	movne	r0, #1
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 8004666:	4770      	bx	lr

08004668 <GPIO_ReadOutputData>:
u16 GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
    
  return ((u16)GPIOx->ODR);
 8004668:	68c0      	ldr	r0, [r0, #12]
 800466a:	b280      	uxth	r0, r0
}
 800466c:	4770      	bx	lr
 800466e:	46c0      	nop			(mov r8, r8)

08004670 <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8004670:	6101      	str	r1, [r0, #16]
}
 8004672:	4770      	bx	lr

08004674 <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8004674:	6141      	str	r1, [r0, #20]
}
 8004676:	4770      	bx	lr

08004678 <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
 8004678:	b10a      	cbz	r2, 800467e <GPIO_WriteBit+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 800467a:	6101      	str	r1, [r0, #16]
 800467c:	e000      	b.n	8004680 <GPIO_WriteBit+0x8>
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
 800467e:	6141      	str	r1, [r0, #20]
  }
}
 8004680:	4770      	bx	lr
 8004682:	46c0      	nop			(mov r8, r8)

08004684 <GPIO_Write>:
void GPIO_Write(GPIO_TypeDef* GPIOx, u16 PortVal)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  GPIOx->ODR = PortVal;
 8004684:	60c1      	str	r1, [r0, #12]
}
 8004686:	4770      	bx	lr

08004688 <GPIO_PinLockConfig>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  tmp |= GPIO_Pin;
 8004688:	f441 3380 	orr.w	r3, r1, #65536	; 0x10000
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 800468c:	6183      	str	r3, [r0, #24]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 800468e:	6181      	str	r1, [r0, #24]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8004690:	6183      	str	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8004692:	6983      	ldr	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8004694:	6983      	ldr	r3, [r0, #24]
}
 8004696:	4770      	bx	lr

08004698 <GPIO_EventOutputConfig>:

  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 8004698:	f8df c018 	ldr.w	ip, [pc, #24]	; 80046b4 <GPIO_EventOutputConfig+0x1c>
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
 800469c:	f64f 7380 	movw	r3, #65408	; 0xff80

  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 80046a0:	f8dc 2000 	ldr.w	r2, [ip]
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
  tmpreg |= (u32)GPIO_PortSource << 0x04;
 80046a4:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
 80046a8:	ea02 0303 	and.w	r3, r2, r3
  tmpreg |= (u32)GPIO_PortSource << 0x04;
  tmpreg |= GPIO_PinSource;
 80046ac:	4319      	orrs	r1, r3

  AFIO->EVCR = tmpreg;
 80046ae:	f8cc 1000 	str.w	r1, [ip]
}
 80046b2:	4770      	bx	lr
 80046b4:	40010000 	.word	0x40010000

080046b8 <GPIO_EventOutputCmd>:
void GPIO_EventOutputCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(vu32 *) EVCR_EVOE_BB = (u32)NewState;
 80046b8:	4b01      	ldr	r3, [pc, #4]	(80046c0 <GPIO_EventOutputCmd+0x8>)
 80046ba:	6018      	str	r0, [r3, #0]
}
 80046bc:	4770      	bx	lr
 80046be:	46c0      	nop			(mov r8, r8)
 80046c0:	4220001c 	.word	0x4220001c

080046c4 <GPIO_PinRemapConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_PinRemapConfig(u32 GPIO_Remap, FunctionalState NewState)
{
 80046c4:	b530      	push	{r4, r5, lr}
  tmpreg = AFIO->MAPR;

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 80046c6:	f400 1340 	and.w	r3, r0, #3145728	; 0x300000
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 80046ca:	0404      	lsls	r4, r0, #16
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_PinRemapConfig(u32 GPIO_Remap, FunctionalState NewState)
{
 80046cc:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 80046ce:	4914      	ldr	r1, [pc, #80]	(8004720 <GPIO_PinRemapConfig+0x5c>)

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 80046d0:	0c24      	lsrs	r4, r4, #16

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 80046d2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 80046d6:	f8d1 c004 	ldr.w	ip, [r1, #4]

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 80046da:	d106      	bne.n	80046ea <GPIO_PinRemapConfig+0x26>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 80046dc:	684b      	ldr	r3, [r1, #4]
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
 80046de:	f02c 6270 	bic.w	r2, ip, #251658240	; 0xf000000
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 80046e2:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 80046e6:	604b      	str	r3, [r1, #4]
 80046e8:	e010      	b.n	800470c <GPIO_PinRemapConfig+0x48>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 80046ea:	f410 1f80 	tst.w	r0, #1048576	; 0x100000
 80046ee:	d005      	beq.n	80046fc <GPIO_PinRemapConfig+0x38>
  {
    tmp1 = ((u32)0x03) << tmpmask;
    tmpreg &= ~tmp1;
 80046f0:	f400 2270 	and.w	r2, r0, #983040	; 0xf0000
 80046f4:	0c12      	lsrs	r2, r2, #16
 80046f6:	2303      	movs	r3, #3
 80046f8:	4093      	lsls	r3, r2
 80046fa:	e003      	b.n	8004704 <GPIO_PinRemapConfig+0x40>
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 80046fc:	0d43      	lsrs	r3, r0, #21
 80046fe:	011b      	lsls	r3, r3, #4
 8004700:	fa14 f303 	lsls.w	r3, r4, r3
 8004704:	ea2c 0303 	bic.w	r3, ip, r3
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 8004708:	f043 6270 	orr.w	r2, r3, #251658240	; 0xf000000
  }

  if (NewState != DISABLE)
 800470c:	b125      	cbz	r5, 8004718 <GPIO_PinRemapConfig+0x54>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 800470e:	0d43      	lsrs	r3, r0, #21
 8004710:	011b      	lsls	r3, r3, #4
 8004712:	fa14 f303 	lsls.w	r3, r4, r3
 8004716:	431a      	orrs	r2, r3
  }

  AFIO->MAPR = tmpreg;
 8004718:	4b01      	ldr	r3, [pc, #4]	(8004720 <GPIO_PinRemapConfig+0x5c>)
 800471a:	605a      	str	r2, [r3, #4]
}
 800471c:	bd30      	pop	{r4, r5, pc}
 800471e:	46c0      	nop			(mov r8, r8)
 8004720:	40010000 	.word	0x40010000

08004724 <GPIO_EXTILineConfig>:
*                   This parameter can be GPIO_PinSourcex where x can be (0..15).
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_EXTILineConfig(u8 GPIO_PortSource, u8 GPIO_PinSource)
{
 8004724:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));
 8004726:	f001 0403 	and.w	r4, r1, #3	; 0x3
 800472a:	00a4      	lsls	r4, r4, #2

  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 800472c:	230f      	movs	r3, #15
 800472e:	40a3      	lsls	r3, r4
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((u32)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (u8)0x03)));
 8004730:	40a0      	lsls	r0, r4
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));

  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 8004732:	f8df c020 	ldr.w	ip, [pc, #32]	; 8004754 <GPIO_EXTILineConfig+0x30>
 8004736:	0889      	lsrs	r1, r1, #2
 8004738:	3102      	adds	r1, #2
 800473a:	f85c 2021 	ldr.w	r2, [ip, r1, lsl #2]
 800473e:	ea22 0203 	bic.w	r2, r2, r3
 8004742:	f84c 2021 	str.w	r2, [ip, r1, lsl #2]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((u32)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (u8)0x03)));
 8004746:	f85c 3021 	ldr.w	r3, [ip, r1, lsl #2]
 800474a:	4318      	orrs	r0, r3
 800474c:	f84c 0021 	str.w	r0, [ip, r1, lsl #2]
}
 8004750:	bd10      	pop	{r4, pc}
 8004752:	46c0      	nop			(mov r8, r8)
 8004754:	40010000 	.word	0x40010000

08004758 <GPIO_AFIODeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_AFIODeInit(void)
{
 8004758:	b500      	push	{lr}
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 800475a:	2001      	movs	r0, #1
 800475c:	2101      	movs	r1, #1
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_AFIODeInit(void)
{
 800475e:	b081      	sub	sp, #4
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 8004760:	f000 fbf6 	bl	8004f50 <RCC_APB2PeriphResetCmd>
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
 8004764:	2001      	movs	r0, #1
 8004766:	2100      	movs	r1, #0
 8004768:	f000 fbf2 	bl	8004f50 <RCC_APB2PeriphResetCmd>
}
 800476c:	b001      	add	sp, #4
 800476e:	bd00      	pop	{pc}

08004770 <GPIO_DeInit>:
* Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8004770:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 8004772:	4b27      	ldr	r3, [pc, #156]	(8004810 <GPIO_DeInit+0xa0>)
* Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8004774:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 8004776:	4298      	cmp	r0, r3
* Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8004778:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 800477a:	d02b      	beq.n	80047d4 <GPIO_DeInit+0x64>
 800477c:	d80c      	bhi.n	8004798 <GPIO_DeInit+0x28>
 800477e:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8004782:	4298      	cmp	r0, r3
 8004784:	d01a      	beq.n	80047bc <GPIO_DeInit+0x4c>
 8004786:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800478a:	4298      	cmp	r0, r3
 800478c:	d01c      	beq.n	80047c8 <GPIO_DeInit+0x58>
 800478e:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8004792:	4298      	cmp	r0, r3
 8004794:	d13a      	bne.n	800480c <GPIO_DeInit+0x9c>
 8004796:	e00b      	b.n	80047b0 <GPIO_DeInit+0x40>
 8004798:	4b1e      	ldr	r3, [pc, #120]	(8004814 <GPIO_DeInit+0xa4>)
 800479a:	4298      	cmp	r0, r3
 800479c:	d026      	beq.n	80047ec <GPIO_DeInit+0x7c>
 800479e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80047a2:	4298      	cmp	r0, r3
 80047a4:	d028      	beq.n	80047f8 <GPIO_DeInit+0x88>
 80047a6:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 80047aa:	4298      	cmp	r0, r3
 80047ac:	d12e      	bne.n	800480c <GPIO_DeInit+0x9c>
 80047ae:	e017      	b.n	80047e0 <GPIO_DeInit+0x70>
  {
    case GPIOA_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
 80047b0:	2004      	movs	r0, #4
 80047b2:	2101      	movs	r1, #1
 80047b4:	f000 fbcc 	bl	8004f50 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
 80047b8:	2004      	movs	r0, #4
 80047ba:	e024      	b.n	8004806 <GPIO_DeInit+0x96>
      break;

    case GPIOB_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
 80047bc:	2008      	movs	r0, #8
 80047be:	2101      	movs	r1, #1
 80047c0:	f000 fbc6 	bl	8004f50 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
 80047c4:	2008      	movs	r0, #8
 80047c6:	e01e      	b.n	8004806 <GPIO_DeInit+0x96>
      break;

    case GPIOC_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
 80047c8:	2010      	movs	r0, #16
 80047ca:	2101      	movs	r1, #1
 80047cc:	f000 fbc0 	bl	8004f50 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
 80047d0:	2010      	movs	r0, #16
 80047d2:	e018      	b.n	8004806 <GPIO_DeInit+0x96>
      break;

    case GPIOD_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
 80047d4:	2020      	movs	r0, #32
 80047d6:	2101      	movs	r1, #1
 80047d8:	f000 fbba 	bl	8004f50 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
 80047dc:	2020      	movs	r0, #32
 80047de:	e012      	b.n	8004806 <GPIO_DeInit+0x96>
      break;
      
    case GPIOE_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
 80047e0:	2040      	movs	r0, #64
 80047e2:	2101      	movs	r1, #1
 80047e4:	f000 fbb4 	bl	8004f50 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
 80047e8:	2040      	movs	r0, #64
 80047ea:	e00c      	b.n	8004806 <GPIO_DeInit+0x96>
      break; 

    case GPIOF_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
 80047ec:	2080      	movs	r0, #128
 80047ee:	2101      	movs	r1, #1
 80047f0:	f000 fbae 	bl	8004f50 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
 80047f4:	2080      	movs	r0, #128
 80047f6:	e006      	b.n	8004806 <GPIO_DeInit+0x96>
      break;

    case GPIOG_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
 80047f8:	f44f 7080 	mov.w	r0, #256	; 0x100
 80047fc:	2101      	movs	r1, #1
 80047fe:	f000 fba7 	bl	8004f50 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
 8004802:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004806:	2100      	movs	r1, #0
 8004808:	f000 fba2 	bl	8004f50 <RCC_APB2PeriphResetCmd>
      break;                       

    default:
      break;
  }
}
 800480c:	b003      	add	sp, #12
 800480e:	bd00      	pop	{pc}
 8004810:	40011400 	.word	0x40011400
 8004814:	40011c00 	.word	0x40011c00

08004818 <NVIC_DeInit>:
*******************************************************************************/
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
 8004818:	4b0b      	ldr	r3, [pc, #44]	(8004848 <NVIC_DeInit+0x30>)
 800481a:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
  NVIC->ICER[1] = 0x0FFFFFFF;
 800481e:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
*******************************************************************************/
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
 8004822:	f8c3 1080 	str.w	r1, [r3, #128]
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
  {
     NVIC->IPR[index] = 0x00000000;
 8004826:	4618      	mov	r0, r3
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
 8004828:	f8c3 2084 	str.w	r2, [r3, #132]
  NVIC->ICPR[0] = 0xFFFFFFFF;
 800482c:	f8c3 1180 	str.w	r1, [r3, #384]
  NVIC->ICPR[1] = 0x0FFFFFFF;
 8004830:	f8c3 2184 	str.w	r2, [r3, #388]
  
  for(index = 0; index < 0x0F; index++)
  {
     NVIC->IPR[index] = 0x00000000;
 8004834:	2100      	movs	r1, #0
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
 8004836:	2200      	movs	r2, #0
  
  for(index = 0; index < 0x0F; index++)
  {
     NVIC->IPR[index] = 0x00000000;
 8004838:	f102 03c0 	add.w	r3, r2, #192	; 0xc0
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
 800483c:	3201      	adds	r2, #1
 800483e:	2a0f      	cmp	r2, #15
  {
     NVIC->IPR[index] = 0x00000000;
 8004840:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
 8004844:	d1f8      	bne.n	8004838 <NVIC_DeInit+0x20>
  {
     NVIC->IPR[index] = 0x00000000;
  } 
}
 8004846:	4770      	bx	lr
 8004848:	e000e100 	.word	0xe000e100

0800484c <NVIC_SCBDeInit>:
*******************************************************************************/
void NVIC_SCBDeInit(void)
{
  u32 index = 0x00;
  
  SCB->ICSR = 0x0A000000;
 800484c:	4a09      	ldr	r2, [pc, #36]	(8004874 <NVIC_SCBDeInit+0x28>)
 800484e:	f04f 6320 	mov.w	r3, #167772160	; 0xa000000
  SCB->VTOR = 0x00000000;
  SCB->AIRCR = AIRCR_VECTKEY_MASK;
 8004852:	4909      	ldr	r1, [pc, #36]	(8004878 <NVIC_SCBDeInit+0x2c>)
*******************************************************************************/
void NVIC_SCBDeInit(void)
{
  u32 index = 0x00;
  
  SCB->ICSR = 0x0A000000;
 8004854:	6053      	str	r3, [r2, #4]
  SCB->VTOR = 0x00000000;
 8004856:	2300      	movs	r3, #0
 8004858:	6093      	str	r3, [r2, #8]
  SCB->AIRCR = AIRCR_VECTKEY_MASK;
 800485a:	60d1      	str	r1, [r2, #12]
  SCB->SCR = 0x00000000;
 800485c:	6113      	str	r3, [r2, #16]
  SCB->CCR = 0x00000000;
 800485e:	6153      	str	r3, [r2, #20]
  for(index = 0; index < 0x03; index++)
  {
     SCB->SHPR[index] = 0;
 8004860:	6193      	str	r3, [r2, #24]
 8004862:	61d3      	str	r3, [r2, #28]
 8004864:	6213      	str	r3, [r2, #32]
  }
  SCB->SHCSR = 0x00000000;
 8004866:	6253      	str	r3, [r2, #36]
  SCB->CFSR = 0xFFFFFFFF;
 8004868:	3b01      	subs	r3, #1
 800486a:	6293      	str	r3, [r2, #40]
  SCB->HFSR = 0xFFFFFFFF;
 800486c:	62d3      	str	r3, [r2, #44]
  SCB->DFSR = 0xFFFFFFFF;
 800486e:	6313      	str	r3, [r2, #48]
}
 8004870:	4770      	bx	lr
 8004872:	46c0      	nop			(mov r8, r8)
 8004874:	e000ed00 	.word	0xe000ed00
 8004878:	05fa0000 	.word	0x05fa0000

0800487c <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 800487c:	f040 60be 	orr.w	r0, r0, #99614720	; 0x5f00000
 8004880:	4b02      	ldr	r3, [pc, #8]	(800488c <NVIC_PriorityGroupConfig+0x10>)
 8004882:	f440 2020 	orr.w	r0, r0, #655360	; 0xa0000
 8004886:	60d8      	str	r0, [r3, #12]
}
 8004888:	4770      	bx	lr
 800488a:	46c0      	nop			(mov r8, r8)
 800488c:	e000ed00 	.word	0xe000ed00

08004890 <NVIC_Init>:
*                    specified NVIC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8004890:	b530      	push	{r4, r5, lr}
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8004892:	78c3      	ldrb	r3, [r0, #3]
 8004894:	7805      	ldrb	r5, [r0, #0]
 8004896:	b35b      	cbz	r3, 80048f0 <NVIC_Init+0x60>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8004898:	4b1a      	ldr	r3, [pc, #104]	(8004904 <NVIC_Init+0x74>)
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 800489a:	7841      	ldrb	r1, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 800489c:	68da      	ldr	r2, [r3, #12]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
 800489e:	4c1a      	ldr	r4, [pc, #104]	(8004908 <NVIC_Init+0x78>)
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 80048a0:	ea6f 0202 	mvn.w	r2, r2
 80048a4:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 80048a8:	0a12      	lsrs	r2, r2, #8
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80048aa:	f1c2 0304 	rsb	r3, r2, #4	; 0x4
 80048ae:	4099      	lsls	r1, r3
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 80048b0:	230f      	movs	r3, #15
 80048b2:	40d3      	lsrs	r3, r2
 80048b4:	7882      	ldrb	r2, [r0, #2]

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 80048b6:	f005 0003 	and.w	r0, r5, #3	; 0x3
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 80048ba:	4013      	ands	r3, r2
 80048bc:	430b      	orrs	r3, r1

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 80048be:	00c0      	lsls	r0, r0, #3
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
 80048c0:	011b      	lsls	r3, r3, #4
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 80048c2:	22ff      	movs	r2, #255
 80048c4:	4082      	lsls	r2, r0
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 80048c6:	4083      	lsls	r3, r0
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
 80048c8:	ea4f 0c95 	mov.w	ip, r5, lsr #2
 80048cc:	f10c 0cc0 	add.w	ip, ip, #192	; 0xc0
 80048d0:	f854 102c 	ldr.w	r1, [r4, ip, lsl #2]
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    tmpreg &= ~tmpmask;
    tmppriority &= tmpmask;  
    tmpreg |= tmppriority;
 80048d4:	4013      	ands	r3, r2
    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    tmpreg &= ~tmpmask;
 80048d6:	ea21 0102 	bic.w	r1, r1, r2
    tmppriority &= tmpmask;  
    tmpreg |= tmppriority;
 80048da:	430b      	orrs	r3, r1

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
 80048dc:	f844 302c 	str.w	r3, [r4, ip, lsl #2]
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 80048e0:	f005 021f 	and.w	r2, r5, #31	; 0x1f
 80048e4:	2301      	movs	r3, #1
 80048e6:	4093      	lsls	r3, r2
 80048e8:	0969      	lsrs	r1, r5, #5
 80048ea:	f844 3021 	str.w	r3, [r4, r1, lsl #2]
 80048ee:	e008      	b.n	8004902 <NVIC_Init+0x72>
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 80048f0:	f005 021f 	and.w	r2, r5, #31	; 0x1f
 80048f4:	2301      	movs	r3, #1
 80048f6:	4093      	lsls	r3, r2
 80048f8:	0969      	lsrs	r1, r5, #5
 80048fa:	4a03      	ldr	r2, [pc, #12]	(8004908 <NVIC_Init+0x78>)
 80048fc:	3120      	adds	r1, #32
 80048fe:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
}
 8004902:	bd30      	pop	{r4, r5, pc}
 8004904:	e000ed00 	.word	0xe000ed00
 8004908:	e000e100 	.word	0xe000e100

0800490c <NVIC_StructInit>:
* Return         : None
*******************************************************************************/
void NVIC_StructInit(NVIC_InitTypeDef* NVIC_InitStruct)
{
  /* NVIC_InitStruct members default value */
  NVIC_InitStruct->NVIC_IRQChannel = 0x00;
 800490c:	2300      	movs	r3, #0
 800490e:	7003      	strb	r3, [r0, #0]
  NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority = 0x00;
 8004910:	7043      	strb	r3, [r0, #1]
  NVIC_InitStruct->NVIC_IRQChannelSubPriority = 0x00;
 8004912:	7083      	strb	r3, [r0, #2]
  NVIC_InitStruct->NVIC_IRQChannelCmd = DISABLE;
 8004914:	70c3      	strb	r3, [r0, #3]
}
 8004916:	4770      	bx	lr

08004918 <NVIC_GetCurrentPendingIRQChannel>:
* Output         : None
* Return         : Pending IRQ Channel Identifier.
*******************************************************************************/
u16 NVIC_GetCurrentPendingIRQChannel(void)
{
  return ((u16)((SCB->ICSR & (u32)0x003FF000) >> 0x0C));
 8004918:	4b03      	ldr	r3, [pc, #12]	(8004928 <NVIC_GetCurrentPendingIRQChannel+0x10>)
 800491a:	4804      	ldr	r0, [pc, #16]	(800492c <NVIC_GetCurrentPendingIRQChannel+0x14>)
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	ea03 0000 	and.w	r0, r3, r0
 8004922:	0b00      	lsrs	r0, r0, #12
}
 8004924:	4770      	bx	lr
 8004926:	46c0      	nop			(mov r8, r8)
 8004928:	e000ed00 	.word	0xe000ed00
 800492c:	003ff000 	.word	0x003ff000

08004930 <NVIC_GetIRQChannelPendingBitStatus>:
  u32 tmp = 0x00;
  
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  tmp = ((u32)0x01 << (NVIC_IRQChannel & (u32)0x1F));
 8004930:	f000 031f 	and.w	r3, r0, #31	; 0x1f
 8004934:	2201      	movs	r2, #1
 8004936:	409a      	lsls	r2, r3

  if (((NVIC->ISPR[(NVIC_IRQChannel >> 0x05)]) & tmp) == tmp)
 8004938:	0940      	lsrs	r0, r0, #5
 800493a:	4b05      	ldr	r3, [pc, #20]	(8004950 <NVIC_GetIRQChannelPendingBitStatus+0x20>)
 800493c:	3040      	adds	r0, #64
 800493e:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8004942:	4010      	ands	r0, r2
 8004944:	4290      	cmp	r0, r2
 8004946:	bf14      	ite	ne
 8004948:	2000      	movne	r0, #0
 800494a:	2001      	moveq	r0, #1
  else
  {
    pendingirqstatus = RESET;
  }
  return pendingirqstatus;
}
 800494c:	4770      	bx	lr
 800494e:	46c0      	nop			(mov r8, r8)
 8004950:	e000e100 	.word	0xe000e100

08004954 <NVIC_SetIRQChannelPendingBit>:
void NVIC_SetIRQChannelPendingBit(u8 NVIC_IRQChannel)
{
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  *(vu32*) 0xE000EF00 = (u32)NVIC_IRQChannel;
 8004954:	4b01      	ldr	r3, [pc, #4]	(800495c <NVIC_SetIRQChannelPendingBit+0x8>)
 8004956:	6018      	str	r0, [r3, #0]
}
 8004958:	4770      	bx	lr
 800495a:	46c0      	nop			(mov r8, r8)
 800495c:	e000ef00 	.word	0xe000ef00

08004960 <NVIC_ClearIRQChannelPendingBit>:
void NVIC_ClearIRQChannelPendingBit(u8 NVIC_IRQChannel)
{
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  NVIC->ICPR[(NVIC_IRQChannel >> 0x05)] = (u32)0x01 << (NVIC_IRQChannel & (u32)0x1F);
 8004960:	0941      	lsrs	r1, r0, #5
 8004962:	2301      	movs	r3, #1
 8004964:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 8004968:	4083      	lsls	r3, r0
 800496a:	4a02      	ldr	r2, [pc, #8]	(8004974 <NVIC_ClearIRQChannelPendingBit+0x14>)
 800496c:	3160      	adds	r1, #96
 800496e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
 8004972:	4770      	bx	lr
 8004974:	e000e100 	.word	0xe000e100

08004978 <NVIC_GetCurrentActiveHandler>:
* Output         : None
* Return         : Active Handler Identifier.
*******************************************************************************/
u16 NVIC_GetCurrentActiveHandler(void)
{
  return ((u16)(SCB->ICSR & (u32)0x3FF));
 8004978:	4b02      	ldr	r3, [pc, #8]	(8004984 <NVIC_GetCurrentActiveHandler+0xc>)
 800497a:	6858      	ldr	r0, [r3, #4]
 800497c:	0580      	lsls	r0, r0, #22
 800497e:	0d80      	lsrs	r0, r0, #22
}
 8004980:	4770      	bx	lr
 8004982:	46c0      	nop			(mov r8, r8)
 8004984:	e000ed00 	.word	0xe000ed00

08004988 <NVIC_GetIRQChannelActiveBitStatus>:
  u32 tmp = 0x00;

  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  tmp = ((u32)0x01 << (NVIC_IRQChannel & (u32)0x1F));
 8004988:	f000 031f 	and.w	r3, r0, #31	; 0x1f
 800498c:	2201      	movs	r2, #1
 800498e:	409a      	lsls	r2, r3

  if (((NVIC->IABR[(NVIC_IRQChannel >> 0x05)]) & tmp) == tmp )
 8004990:	0940      	lsrs	r0, r0, #5
 8004992:	4b05      	ldr	r3, [pc, #20]	(80049a8 <NVIC_GetIRQChannelActiveBitStatus+0x20>)
 8004994:	3080      	adds	r0, #128
 8004996:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 800499a:	4010      	ands	r0, r2
 800499c:	4290      	cmp	r0, r2
 800499e:	bf14      	ite	ne
 80049a0:	2000      	movne	r0, #0
 80049a2:	2001      	moveq	r0, #1
  else
  {
    activeirqstatus = RESET;
  }
  return activeirqstatus;
}
 80049a4:	4770      	bx	lr
 80049a6:	46c0      	nop			(mov r8, r8)
 80049a8:	e000e100 	.word	0xe000e100

080049ac <NVIC_GetCPUID>:
* Output         : None
* Return         : CPU ID.
*******************************************************************************/
u32 NVIC_GetCPUID(void)
{
  return (SCB->CPUID);
 80049ac:	4b01      	ldr	r3, [pc, #4]	(80049b4 <NVIC_GetCPUID+0x8>)
 80049ae:	6818      	ldr	r0, [r3, #0]
}
 80049b0:	4770      	bx	lr
 80049b2:	46c0      	nop			(mov r8, r8)
 80049b4:	e000ed00 	.word	0xe000ed00

080049b8 <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (u32)0x1FFFFF80);
 80049b8:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 80049bc:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 80049c0:	4b01      	ldr	r3, [pc, #4]	(80049c8 <NVIC_SetVectorTable+0x10>)
 80049c2:	4301      	orrs	r1, r0
 80049c4:	6099      	str	r1, [r3, #8]
}
 80049c6:	4770      	bx	lr
 80049c8:	e000ed00 	.word	0xe000ed00

080049cc <NVIC_GenerateSystemReset>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateSystemReset(void)
{
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x04;
 80049cc:	4a01      	ldr	r2, [pc, #4]	(80049d4 <NVIC_GenerateSystemReset+0x8>)
 80049ce:	4b02      	ldr	r3, [pc, #8]	(80049d8 <NVIC_GenerateSystemReset+0xc>)
 80049d0:	60da      	str	r2, [r3, #12]
}
 80049d2:	4770      	bx	lr
 80049d4:	05fa0004 	.word	0x05fa0004
 80049d8:	e000ed00 	.word	0xe000ed00

080049dc <NVIC_GenerateCoreReset>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateCoreReset(void)
{
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x01;
 80049dc:	4a01      	ldr	r2, [pc, #4]	(80049e4 <NVIC_GenerateCoreReset+0x8>)
 80049de:	4b02      	ldr	r3, [pc, #8]	(80049e8 <NVIC_GenerateCoreReset+0xc>)
 80049e0:	60da      	str	r2, [r3, #12]
}
 80049e2:	4770      	bx	lr
 80049e4:	05fa0001 	.word	0x05fa0001
 80049e8:	e000ed00 	.word	0xe000ed00

080049ec <NVIC_SystemLPConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 80049ec:	b121      	cbz	r1, 80049f8 <NVIC_SystemLPConfig+0xc>
  {
    SCB->SCR |= LowPowerMode;
 80049ee:	4a05      	ldr	r2, [pc, #20]	(8004a04 <NVIC_SystemLPConfig+0x18>)
 80049f0:	6913      	ldr	r3, [r2, #16]
 80049f2:	ea40 0303 	orr.w	r3, r0, r3
 80049f6:	e003      	b.n	8004a00 <NVIC_SystemLPConfig+0x14>
  }
  else
  {
    SCB->SCR &= (u32)(~(u32)LowPowerMode);
 80049f8:	4a02      	ldr	r2, [pc, #8]	(8004a04 <NVIC_SystemLPConfig+0x18>)
 80049fa:	6913      	ldr	r3, [r2, #16]
 80049fc:	ea23 0300 	bic.w	r3, r3, r0
 8004a00:	6113      	str	r3, [r2, #16]
  }
}
 8004a02:	4770      	bx	lr
 8004a04:	e000ed00 	.word	0xe000ed00

08004a08 <NVIC_SystemHandlerConfig>:

  /* Check the parameters */
  assert_param(IS_CONFIG_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  tmpreg =  (u32)0x01 << (SystemHandler & (u32)0x1F);
 8004a08:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	fa13 f000 	lsls.w	r0, r3, r0

  if (NewState != DISABLE)
 8004a12:	b121      	cbz	r1, 8004a1e <NVIC_SystemHandlerConfig+0x16>
  {
    SCB->SHCSR |= tmpreg;
 8004a14:	4a05      	ldr	r2, [pc, #20]	(8004a2c <NVIC_SystemHandlerConfig+0x24>)
 8004a16:	6a53      	ldr	r3, [r2, #36]
 8004a18:	ea40 0303 	orr.w	r3, r0, r3
 8004a1c:	e003      	b.n	8004a26 <NVIC_SystemHandlerConfig+0x1e>
  }
  else
  {
    SCB->SHCSR &= ~tmpreg;
 8004a1e:	4a03      	ldr	r2, [pc, #12]	(8004a2c <NVIC_SystemHandlerConfig+0x24>)
 8004a20:	6a53      	ldr	r3, [r2, #36]
 8004a22:	ea23 0300 	bic.w	r3, r3, r0
 8004a26:	6253      	str	r3, [r2, #36]
  }
}
 8004a28:	4770      	bx	lr
 8004a2a:	46c0      	nop			(mov r8, r8)
 8004a2c:	e000ed00 	.word	0xe000ed00

08004a30 <NVIC_SystemHandlerPriorityConfig>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SystemHandlerPriorityConfig(u32 SystemHandler, u8 SystemHandlerPreemptionPriority,
                                      u8 SystemHandlerSubPriority)
{
 8004a30:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_PRIORITY_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(SystemHandlerPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(SystemHandlerSubPriority));
    
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8004a32:	4c14      	ldr	r4, [pc, #80]	(8004a84 <NVIC_SystemHandlerPriorityConfig+0x54>)
 8004a34:	68e3      	ldr	r3, [r4, #12]
 8004a36:	ea6f 0303 	mvn.w	r3, r3
 8004a3a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004a3e:	0a1b      	lsrs	r3, r3, #8
  tmp1 = (0x4 - tmppriority);
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
 8004a40:	f1c3 0c04 	rsb	ip, r3, #4	; 0x4
 8004a44:	fa01 f10c 	lsl.w	r1, r1, ip
  tmppriority |=  SystemHandlerSubPriority & tmp2;
 8004a48:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8004a4c:	fa2c f303 	lsr.w	r3, ip, r3
 8004a50:	401a      	ands	r2, r3
 8004a52:	430a      	orrs	r2, r1

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
 8004a54:	f000 01c0 	and.w	r1, r0, #192	; 0xc0
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
 8004a58:	0940      	lsrs	r0, r0, #5
 8004a5a:	f000 0018 	and.w	r0, r0, #24	; 0x18
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
 8004a5e:	fa0c fc00 	lsl.w	ip, ip, r0
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
 8004a62:	0112      	lsls	r2, r2, #4
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
  SCB->SHPR[tmp1] |= tmppriority;
 8004a64:	4082      	lsls	r2, r0
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
 8004a66:	0989      	lsrs	r1, r1, #6
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
 8004a68:	3106      	adds	r1, #6
 8004a6a:	f854 3021 	ldr.w	r3, [r4, r1, lsl #2]
 8004a6e:	ea23 030c 	bic.w	r3, r3, ip
 8004a72:	f844 3021 	str.w	r3, [r4, r1, lsl #2]
  SCB->SHPR[tmp1] |= tmppriority;
 8004a76:	f854 3021 	ldr.w	r3, [r4, r1, lsl #2]
 8004a7a:	431a      	orrs	r2, r3
 8004a7c:	f844 2021 	str.w	r2, [r4, r1, lsl #2]
}
 8004a80:	bd10      	pop	{r4, pc}
 8004a82:	46c0      	nop			(mov r8, r8)
 8004a84:	e000ed00 	.word	0xe000ed00

08004a88 <NVIC_GetSystemHandlerPendingBitStatus>:
  u32 tmp = 0x00, tmppos = 0x00;

  /* Check the parameters */
  assert_param(IS_GET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  tmppos = (SystemHandler >> 0x0A);
 8004a88:	0a80      	lsrs	r0, r0, #10
  tmppos &= (u32)0x0F;

  tmppos = (u32)0x01 << tmppos;
 8004a8a:	f000 000f 	and.w	r0, r0, #15	; 0xf
 8004a8e:	2301      	movs	r3, #1
 8004a90:	4083      	lsls	r3, r0

  tmp = SCB->SHCSR & tmppos;
 8004a92:	4a04      	ldr	r2, [pc, #16]	(8004aa4 <NVIC_GetSystemHandlerPendingBitStatus+0x1c>)
 8004a94:	6a50      	ldr	r0, [r2, #36]
 8004a96:	ea03 0000 	and.w	r0, r3, r0
 8004a9a:	4298      	cmp	r0, r3
 8004a9c:	bf14      	ite	ne
 8004a9e:	2000      	movne	r0, #0
 8004aa0:	2001      	moveq	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8004aa2:	4770      	bx	lr
 8004aa4:	e000ed00 	.word	0xe000ed00

08004aa8 <NVIC_SetSystemHandlerPendingBit>:
  assert_param(IS_SET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
  /* Set the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << tmp);
 8004aa8:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 8004aac:	2301      	movs	r3, #1
 8004aae:	4083      	lsls	r3, r0
 8004ab0:	4a02      	ldr	r2, [pc, #8]	(8004abc <NVIC_SetSystemHandlerPendingBit+0x14>)
 8004ab2:	6851      	ldr	r1, [r2, #4]
 8004ab4:	430b      	orrs	r3, r1
 8004ab6:	6053      	str	r3, [r2, #4]
}
 8004ab8:	4770      	bx	lr
 8004aba:	46c0      	nop			(mov r8, r8)
 8004abc:	e000ed00 	.word	0xe000ed00

08004ac0 <NVIC_ClearSystemHandlerPendingBit>:
  assert_param(IS_CLEAR_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
  /* Clear the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << (tmp - 0x01));
 8004ac0:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 8004ac4:	3801      	subs	r0, #1
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	4083      	lsls	r3, r0
 8004aca:	4a02      	ldr	r2, [pc, #8]	(8004ad4 <NVIC_ClearSystemHandlerPendingBit+0x14>)
 8004acc:	6851      	ldr	r1, [r2, #4]
 8004ace:	430b      	orrs	r3, r1
 8004ad0:	6053      	str	r3, [r2, #4]
}
 8004ad2:	4770      	bx	lr
 8004ad4:	e000ed00 	.word	0xe000ed00

08004ad8 <NVIC_GetSystemHandlerActiveBitStatus>:
  /* Check the parameters */
  assert_param(IS_GET_ACTIVE_SYSTEM_HANDLER(SystemHandler));
  
  tmppos = (SystemHandler >> 0x0E) & (u32)0x0F;

  tmppos = (u32)0x01 << tmppos;
 8004ad8:	0b80      	lsrs	r0, r0, #14
 8004ada:	f000 000f 	and.w	r0, r0, #15	; 0xf
 8004ade:	2301      	movs	r3, #1
 8004ae0:	4083      	lsls	r3, r0

  tmp = SCB->SHCSR & tmppos;
 8004ae2:	4a04      	ldr	r2, [pc, #16]	(8004af4 <NVIC_GetSystemHandlerActiveBitStatus+0x1c>)
 8004ae4:	6a50      	ldr	r0, [r2, #36]
 8004ae6:	ea03 0000 	and.w	r0, r3, r0
 8004aea:	4298      	cmp	r0, r3
 8004aec:	bf14      	ite	ne
 8004aee:	2000      	movne	r0, #0
 8004af0:	2001      	moveq	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8004af2:	4770      	bx	lr
 8004af4:	e000ed00 	.word	0xe000ed00

08004af8 <NVIC_GetFaultHandlerSources>:
  u32 tmpreg = 0x00, tmppos = 0x00;

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
 8004af8:	0c83      	lsrs	r3, r0, #18
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;

  if (tmpreg == 0x00)
 8004afa:	f013 0303 	ands.w	r3, r3, #3	; 0x3
 8004afe:	d102      	bne.n	8004b06 <NVIC_GetFaultHandlerSources+0xe>
  {
    faultsources = SCB->HFSR;
 8004b00:	4b0d      	ldr	r3, [pc, #52]	(8004b38 <NVIC_GetFaultHandlerSources+0x40>)
 8004b02:	6ad8      	ldr	r0, [r3, #44]
 8004b04:	e017      	b.n	8004b36 <NVIC_GetFaultHandlerSources+0x3e>
  }
  else if (tmpreg == 0x01)
 8004b06:	2b01      	cmp	r3, #1
 8004b08:	d113      	bne.n	8004b32 <NVIC_GetFaultHandlerSources+0x3a>
  {
    faultsources = SCB->CFSR >> (tmppos * 0x08);
 8004b0a:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8004b0e:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 8004b12:	33fe      	adds	r3, #254

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;
 8004b14:	0d02      	lsrs	r2, r0, #20
  {
    faultsources = SCB->HFSR;
  }
  else if (tmpreg == 0x01)
  {
    faultsources = SCB->CFSR >> (tmppos * 0x08);
 8004b16:	3301      	adds	r3, #1

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;
 8004b18:	f002 0203 	and.w	r2, r2, #3	; 0x3
  {
    faultsources = SCB->HFSR;
  }
  else if (tmpreg == 0x01)
  {
    faultsources = SCB->CFSR >> (tmppos * 0x08);
 8004b1c:	6a99      	ldr	r1, [r3, #40]
 8004b1e:	00d3      	lsls	r3, r2, #3
 8004b20:	fa31 f003 	lsrs.w	r0, r1, r3
    if (tmppos != 0x02)
 8004b24:	2a02      	cmp	r2, #2
    {
      faultsources &= (u32)0x0F;
 8004b26:	bf14      	ite	ne
 8004b28:	f000 000f 	andne.w	r0, r0, #15	; 0xf
    }
    else
    {
      faultsources &= (u32)0xFF;
 8004b2c:	f000 00ff 	andeq.w	r0, r0, #255	; 0xff
 8004b30:	e001      	b.n	8004b36 <NVIC_GetFaultHandlerSources+0x3e>
    }
  }
  else
  {
    faultsources = SCB->DFSR;
 8004b32:	4b01      	ldr	r3, [pc, #4]	(8004b38 <NVIC_GetFaultHandlerSources+0x40>)
 8004b34:	6b18      	ldr	r0, [r3, #48]
  }
  return faultsources;
}
 8004b36:	4770      	bx	lr
 8004b38:	e000ed00 	.word	0xe000ed00

08004b3c <NVIC_GetFaultAddress>:
  /* Check the parameters */
  assert_param(IS_FAULT_ADDRESS_SYSTEM_HANDLER(SystemHandler));
  
  tmp = (SystemHandler >> 0x16) & (u32)0x01;

  if (tmp == 0x00)
 8004b3c:	f410 0f80 	tst.w	r0, #4194304	; 0x400000
  {
    faultaddress = SCB->MMFAR;
 8004b40:	bf0b      	itete	eq
 8004b42:	4b02      	ldreq	r3, [pc, #8]	(8004b4c <NVIC_GetFaultAddress+0x10>)
  }
  else
  {
    faultaddress = SCB->BFAR;
 8004b44:	4b01      	ldrne	r3, [pc, #4]	(8004b4c <NVIC_GetFaultAddress+0x10>)
  
  tmp = (SystemHandler >> 0x16) & (u32)0x01;

  if (tmp == 0x00)
  {
    faultaddress = SCB->MMFAR;
 8004b46:	6b58      	ldreq	r0, [r3, #52]
  }
  else
  {
    faultaddress = SCB->BFAR;
 8004b48:	6b98      	ldrne	r0, [r3, #56]
  }
  return faultaddress;
}
 8004b4a:	4770      	bx	lr
 8004b4c:	e000ed00 	.word	0xe000ed00

08004b50 <NVIC_GetBASEPRI>:
* Input          : None
* Output         : None
* Return         : BASEPRI register value
*******************************************************************************/
u32 NVIC_GetBASEPRI(void)
{
 8004b50:	b500      	push	{lr}
 8004b52:	b081      	sub	sp, #4
  return (__GetBASEPRI());
 8004b54:	f001 fb88 	bl	8006268 <__GetBASEPRI>
}
 8004b58:	b001      	add	sp, #4
 8004b5a:	bd00      	pop	{pc}

08004b5c <NVIC_BASEPRICONFIG>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_BASEPRICONFIG(u32 NewPriority)
{
 8004b5c:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_NVIC_BASE_PRI(NewPriority));
  
  __BASEPRICONFIG(NewPriority << 0x04);
 8004b5e:	0100      	lsls	r0, r0, #4
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_BASEPRICONFIG(u32 NewPriority)
{
 8004b60:	b081      	sub	sp, #4
  /* Check the parameters */
  assert_param(IS_NVIC_BASE_PRI(NewPriority));
  
  __BASEPRICONFIG(NewPriority << 0x04);
 8004b62:	f001 fb7e 	bl	8006262 <__BASEPRICONFIG>
}
 8004b66:	b001      	add	sp, #4
 8004b68:	bd00      	pop	{pc}
 8004b6a:	46c0      	nop			(mov r8, r8)

08004b6c <NVIC_RESETFAULTMASK>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_RESETFAULTMASK(void)
{
 8004b6c:	b500      	push	{lr}
 8004b6e:	b081      	sub	sp, #4
  __RESETFAULTMASK();
 8004b70:	f001 fb75 	bl	800625e <__RESETFAULTMASK>
}
 8004b74:	b001      	add	sp, #4
 8004b76:	bd00      	pop	{pc}

08004b78 <NVIC_SETFAULTMASK>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SETFAULTMASK(void)
{
 8004b78:	b500      	push	{lr}
 8004b7a:	b081      	sub	sp, #4
  __SETFAULTMASK();
 8004b7c:	f001 fb6d 	bl	800625a <__SETFAULTMASK>
}
 8004b80:	b001      	add	sp, #4
 8004b82:	bd00      	pop	{pc}

08004b84 <NVIC_RESETPRIMASK>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_RESETPRIMASK(void)
{
 8004b84:	b500      	push	{lr}
 8004b86:	b081      	sub	sp, #4
  __RESETPRIMASK();
 8004b88:	f001 fb65 	bl	8006256 <__RESETPRIMASK>
}
 8004b8c:	b001      	add	sp, #4
 8004b8e:	bd00      	pop	{pc}

08004b90 <NVIC_SETPRIMASK>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SETPRIMASK(void)
{
 8004b90:	b500      	push	{lr}
 8004b92:	b081      	sub	sp, #4
  __SETPRIMASK();
 8004b94:	f001 fb5d 	bl	8006252 <__SETPRIMASK>
}
 8004b98:	b001      	add	sp, #4
 8004b9a:	bd00      	pop	{pc}

08004b9c <PWR_BackupAccessCmd>:
void PWR_BackupAccessCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_DBP_BB = (u32)NewState;
 8004b9c:	4b01      	ldr	r3, [pc, #4]	(8004ba4 <PWR_BackupAccessCmd+0x8>)
 8004b9e:	6018      	str	r0, [r3, #0]
}
 8004ba0:	4770      	bx	lr
 8004ba2:	46c0      	nop			(mov r8, r8)
 8004ba4:	420e0020 	.word	0x420e0020

08004ba8 <PWR_PVDCmd>:
void PWR_PVDCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PVDE_BB = (u32)NewState;
 8004ba8:	4b01      	ldr	r3, [pc, #4]	(8004bb0 <PWR_PVDCmd+0x8>)
 8004baa:	6018      	str	r0, [r3, #0]
}
 8004bac:	4770      	bx	lr
 8004bae:	46c0      	nop			(mov r8, r8)
 8004bb0:	420e0010 	.word	0x420e0010

08004bb4 <PWR_PVDLevelConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(PWR_PVDLevel));

  tmpreg = PWR->CR;
 8004bb4:	4a03      	ldr	r2, [pc, #12]	(8004bc4 <PWR_PVDLevelConfig+0x10>)
 8004bb6:	6813      	ldr	r3, [r2, #0]

  /* Clear PLS[7:5] bits */
  tmpreg &= CR_PLS_Mask;
 8004bb8:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0

  /* Set PLS[7:5] bits according to PWR_PVDLevel value */
  tmpreg |= PWR_PVDLevel;
 8004bbc:	4318      	orrs	r0, r3

  /* Store the new value */
  PWR->CR = tmpreg;
 8004bbe:	6010      	str	r0, [r2, #0]
}
 8004bc0:	4770      	bx	lr
 8004bc2:	46c0      	nop			(mov r8, r8)
 8004bc4:	40007000 	.word	0x40007000

08004bc8 <PWR_WakeUpPinCmd>:
void PWR_WakeUpPinCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_EWUP_BB = (u32)NewState;
 8004bc8:	4b01      	ldr	r3, [pc, #4]	(8004bd0 <PWR_WakeUpPinCmd+0x8>)
 8004bca:	6018      	str	r0, [r3, #0]
}
 8004bcc:	4770      	bx	lr
 8004bce:	46c0      	nop			(mov r8, r8)
 8004bd0:	420e00a0 	.word	0x420e00a0

08004bd4 <PWR_GetFlagStatus>:
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_PWR_GET_FLAG(PWR_FLAG));
  
  if ((PWR->CSR & PWR_FLAG) != (u32)RESET)
 8004bd4:	4b03      	ldr	r3, [pc, #12]	(8004be4 <PWR_GetFlagStatus+0x10>)
 8004bd6:	685b      	ldr	r3, [r3, #4]
 8004bd8:	4218      	tst	r0, r3
 8004bda:	bf0c      	ite	eq
 8004bdc:	2000      	moveq	r0, #0
 8004bde:	2001      	movne	r0, #1
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 8004be0:	4770      	bx	lr
 8004be2:	46c0      	nop			(mov r8, r8)
 8004be4:	40007000 	.word	0x40007000

08004be8 <PWR_ClearFlag>:
void PWR_ClearFlag(u32 PWR_FLAG)
{
  /* Check the parameters */
  assert_param(IS_PWR_CLEAR_FLAG(PWR_FLAG));
         
  PWR->CR |=  PWR_FLAG << 2;
 8004be8:	4a02      	ldr	r2, [pc, #8]	(8004bf4 <PWR_ClearFlag+0xc>)
 8004bea:	6813      	ldr	r3, [r2, #0]
 8004bec:	ea43 0380 	orr.w	r3, r3, r0, lsl #2
 8004bf0:	6013      	str	r3, [r2, #0]
}
 8004bf2:	4770      	bx	lr
 8004bf4:	40007000 	.word	0x40007000

08004bf8 <PWR_EnterSTANDBYMode>:
* Return         : None
*******************************************************************************/
void PWR_EnterSTANDBYMode(void)
{
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 8004bf8:	4a0b      	ldr	r2, [pc, #44]	(8004c28 <PWR_EnterSTANDBYMode+0x30>)
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_EnterSTANDBYMode(void)
{
 8004bfa:	b500      	push	{lr}
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 8004bfc:	6813      	ldr	r3, [r2, #0]
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_EnterSTANDBYMode(void)
{
 8004bfe:	b081      	sub	sp, #4
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 8004c00:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8004c04:	6013      	str	r3, [r2, #0]

  /* Select STANDBY mode */
  PWR->CR |= CR_PDDS_Set;
 8004c06:	6813      	ldr	r3, [r2, #0]
 8004c08:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 8004c0c:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8004c0e:	f102 4220 	add.w	r2, r2, #2684354560	; 0xa0000000
 8004c12:	f502 42fa 	add.w	r2, r2, #32000	; 0x7d00
 8004c16:	3210      	adds	r2, #16
 8004c18:	6813      	ldr	r3, [r2, #0]
 8004c1a:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8004c1e:	6013      	str	r3, [r2, #0]

  /* Request Wait For Interrupt */
  __WFI();
 8004c20:	f001 faf2 	bl	8006208 <__WFI>
}
 8004c24:	b001      	add	sp, #4
 8004c26:	bd00      	pop	{pc}
 8004c28:	40007000 	.word	0x40007000

08004c2c <PWR_EnterSTOPMode>:
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 8004c2c:	4a0c      	ldr	r2, [pc, #48]	(8004c60 <PWR_EnterSTOPMode+0x34>)
*                       - PWR_STOPEntry_WFE: enter STOP mode with WFE instruction
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_EnterSTOPMode(u32 PWR_Regulator, u8 PWR_STOPEntry)
{
 8004c2e:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 8004c30:	6813      	ldr	r3, [r2, #0]
*                       - PWR_STOPEntry_WFE: enter STOP mode with WFE instruction
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_EnterSTOPMode(u32 PWR_Regulator, u8 PWR_STOPEntry)
{
 8004c32:	b081      	sub	sp, #4
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;

  /* Clear PDDS and LPDS bits */
  tmpreg &= CR_DS_Mask;
 8004c34:	f023 0303 	bic.w	r3, r3, #3	; 0x3

  /* Set LPDS bit according to PWR_Regulator value */
  tmpreg |= PWR_Regulator;
 8004c38:	4318      	orrs	r0, r3

  /* Store the new value */
  PWR->CR = tmpreg;
 8004c3a:	6010      	str	r0, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8004c3c:	f102 4220 	add.w	r2, r2, #2684354560	; 0xa0000000
 8004c40:	f502 42fa 	add.w	r2, r2, #32000	; 0x7d00
 8004c44:	3210      	adds	r2, #16
 8004c46:	6813      	ldr	r3, [r2, #0]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 8004c48:	2901      	cmp	r1, #1

  /* Store the new value */
  PWR->CR = tmpreg;

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8004c4a:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8004c4e:	6013      	str	r3, [r2, #0]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 8004c50:	d102      	bne.n	8004c58 <PWR_EnterSTOPMode+0x2c>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 8004c52:	f001 fad9 	bl	8006208 <__WFI>
 8004c56:	e001      	b.n	8004c5c <PWR_EnterSTOPMode+0x30>
  }
  else
  {
    /* Request Wait For Event */
    __WFE();
 8004c58:	f001 fad8 	bl	800620c <__WFE>
  }
}
 8004c5c:	b001      	add	sp, #4
 8004c5e:	bd00      	pop	{pc}
 8004c60:	40007000 	.word	0x40007000

08004c64 <PWR_DeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_DeInit(void)
{
 8004c64:	b510      	push	{r4, lr}
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
 8004c66:	f04f 5480 	mov.w	r4, #268435456	; 0x10000000
 8004c6a:	4620      	mov	r0, r4
 8004c6c:	2101      	movs	r1, #1
 8004c6e:	f000 f97d 	bl	8004f6c <RCC_APB1PeriphResetCmd>
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
 8004c72:	4620      	mov	r0, r4
 8004c74:	2100      	movs	r1, #0
 8004c76:	f000 f979 	bl	8004f6c <RCC_APB1PeriphResetCmd>
}
 8004c7a:	bd10      	pop	{r4, pc}

08004c7c <RCC_DeInit>:
* Return         : None
*******************************************************************************/
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (u32)0x00000001;
 8004c7c:	4a0d      	ldr	r2, [pc, #52]	(8004cb4 <RCC_DeInit+0x38>)
 8004c7e:	6813      	ldr	r3, [r2, #0]
 8004c80:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8004c84:	6013      	str	r3, [r2, #0]

  /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (u32)0xF8FF0000;
 8004c86:	6851      	ldr	r1, [r2, #4]
 8004c88:	4b0b      	ldr	r3, [pc, #44]	(8004cb8 <RCC_DeInit+0x3c>)
 8004c8a:	ea01 0303 	and.w	r3, r1, r3
 8004c8e:	6053      	str	r3, [r2, #4]
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (u32)0xFEF6FFFF;
 8004c90:	6813      	ldr	r3, [r2, #0]
 8004c92:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8004c96:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c9a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (u32)0xFFFBFFFF;
 8004c9c:	6813      	ldr	r3, [r2, #0]
 8004c9e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004ca2:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (u32)0xFF80FFFF;
 8004ca4:	6853      	ldr	r3, [r2, #4]
 8004ca6:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8004caa:	6053      	str	r3, [r2, #4]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8004cac:	2300      	movs	r3, #0
 8004cae:	6093      	str	r3, [r2, #8]
}
 8004cb0:	4770      	bx	lr
 8004cb2:	46c0      	nop			(mov r8, r8)
 8004cb4:	40021000 	.word	0x40021000
 8004cb8:	f8ff0000 	.word	0xf8ff0000

08004cbc <RCC_HSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8004cbc:	4a0b      	ldr	r2, [pc, #44]	(8004cec <RCC_HSEConfig+0x30>)

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8004cbe:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8004cc2:	6813      	ldr	r3, [r2, #0]
 8004cc4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004cc8:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 8004cca:	6813      	ldr	r3, [r2, #0]
 8004ccc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004cd0:	6013      	str	r3, [r2, #0]

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8004cd2:	d003      	beq.n	8004cdc <RCC_HSEConfig+0x20>
 8004cd4:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 8004cd8:	d107      	bne.n	8004cea <RCC_HSEConfig+0x2e>
 8004cda:	e002      	b.n	8004ce2 <RCC_HSEConfig+0x26>
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
 8004cdc:	6813      	ldr	r3, [r2, #0]
 8004cde:	4303      	orrs	r3, r0
 8004ce0:	e002      	b.n	8004ce8 <RCC_HSEConfig+0x2c>
      break;
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 8004ce2:	6813      	ldr	r3, [r2, #0]
 8004ce4:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
 8004ce8:	6013      	str	r3, [r2, #0]
      break;            
      
    default:
      break;      
  }
}
 8004cea:	4770      	bx	lr
 8004cec:	40021000 	.word	0x40021000

08004cf0 <RCC_WaitForHSEStartUp>:
* Return         : An ErrorStatus enumuration value:
*                         - SUCCESS: HSE oscillator is stable and ready to use
*                         - ERROR: HSE oscillator not yet ready
*******************************************************************************/
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8004cf0:	b082      	sub	sp, #8
  vu32 StartUpCounter = 0;
 8004cf2:	2300      	movs	r3, #0
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;

  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8004cf4:	4909      	ldr	r1, [pc, #36]	(8004d1c <RCC_WaitForHSEStartUp+0x2c>)
*                         - SUCCESS: HSE oscillator is stable and ready to use
*                         - ERROR: HSE oscillator not yet ready
*******************************************************************************/
ErrorStatus RCC_WaitForHSEStartUp(void)
{
  vu32 StartUpCounter = 0;
 8004cf6:	9301      	str	r3, [sp, #4]
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;

  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8004cf8:	680a      	ldr	r2, [r1, #0]
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    StartUpCounter++;  
 8004cfa:	9b01      	ldr	r3, [sp, #4]
 8004cfc:	3301      	adds	r3, #1
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 8004cfe:	f412 3f00 	tst.w	r2, #131072	; 0x20000
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    StartUpCounter++;  
 8004d02:	9301      	str	r3, [sp, #4]
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 8004d04:	d103      	bne.n	8004d0e <RCC_WaitForHSEStartUp+0x1e>
 8004d06:	9b01      	ldr	r3, [sp, #4]
 8004d08:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8004d0c:	d1f4      	bne.n	8004cf8 <RCC_WaitForHSEStartUp+0x8>
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;

  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8004d0e:	4b03      	ldr	r3, [pc, #12]	(8004d1c <RCC_WaitForHSEStartUp+0x2c>)
 8004d10:	6818      	ldr	r0, [r3, #0]
 8004d12:	0c40      	lsrs	r0, r0, #17
 8004d14:	f000 0001 	and.w	r0, r0, #1	; 0x1
  {
    status = ERROR;
  }  

  return (status);
}
 8004d18:	b002      	add	sp, #8
 8004d1a:	4770      	bx	lr
 8004d1c:	40021000 	.word	0x40021000

08004d20 <RCC_AdjustHSICalibrationValue>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
 8004d20:	4a03      	ldr	r2, [pc, #12]	(8004d30 <RCC_AdjustHSICalibrationValue+0x10>)
 8004d22:	6813      	ldr	r3, [r2, #0]

  /* Clear HSITRIM[4:0] bits */
  tmpreg &= CR_HSITRIM_Mask;
 8004d24:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8

  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (u32)HSICalibrationValue << 3;
 8004d28:	ea43 03c0 	orr.w	r3, r3, r0, lsl #3

  /* Store the new value */
  RCC->CR = tmpreg;
 8004d2c:	6013      	str	r3, [r2, #0]
}
 8004d2e:	4770      	bx	lr
 8004d30:	40021000 	.word	0x40021000

08004d34 <RCC_HSICmd>:
void RCC_HSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_HSION_BB = (u32)NewState;
 8004d34:	4b01      	ldr	r3, [pc, #4]	(8004d3c <RCC_HSICmd+0x8>)
 8004d36:	6018      	str	r0, [r3, #0]
}
 8004d38:	4770      	bx	lr
 8004d3a:	46c0      	nop			(mov r8, r8)
 8004d3c:	42420000 	.word	0x42420000

08004d40 <RCC_PLLConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 8004d40:	4a03      	ldr	r2, [pc, #12]	(8004d50 <RCC_PLLConfig+0x10>)
 8004d42:	6853      	ldr	r3, [r2, #4]

  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;

  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 8004d44:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8004d48:	4318      	orrs	r0, r3
 8004d4a:	4308      	orrs	r0, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004d4c:	6050      	str	r0, [r2, #4]
}
 8004d4e:	4770      	bx	lr
 8004d50:	40021000 	.word	0x40021000

08004d54 <RCC_PLLCmd>:
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PLLON_BB = (u32)NewState;
 8004d54:	4b01      	ldr	r3, [pc, #4]	(8004d5c <RCC_PLLCmd+0x8>)
 8004d56:	6018      	str	r0, [r3, #0]
}
 8004d58:	4770      	bx	lr
 8004d5a:	46c0      	nop			(mov r8, r8)
 8004d5c:	42420060 	.word	0x42420060

08004d60 <RCC_SYSCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 8004d60:	4a03      	ldr	r2, [pc, #12]	(8004d70 <RCC_SYSCLKConfig+0x10>)
 8004d62:	6853      	ldr	r3, [r2, #4]

  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 8004d64:	f023 0303 	bic.w	r3, r3, #3	; 0x3

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8004d68:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004d6a:	6050      	str	r0, [r2, #4]
}
 8004d6c:	4770      	bx	lr
 8004d6e:	46c0      	nop			(mov r8, r8)
 8004d70:	40021000 	.word	0x40021000

08004d74 <RCC_GetSYSCLKSource>:
*                       - 0x04: HSE used as system clock
*                       - 0x08: PLL used as system clock
*******************************************************************************/
u8 RCC_GetSYSCLKSource(void)
{
  return ((u8)(RCC->CFGR & CFGR_SWS_Mask));
 8004d74:	4b02      	ldr	r3, [pc, #8]	(8004d80 <RCC_GetSYSCLKSource+0xc>)
 8004d76:	6858      	ldr	r0, [r3, #4]
 8004d78:	f000 000c 	and.w	r0, r0, #12	; 0xc
}
 8004d7c:	4770      	bx	lr
 8004d7e:	46c0      	nop			(mov r8, r8)
 8004d80:	40021000 	.word	0x40021000

08004d84 <RCC_HCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 8004d84:	4a03      	ldr	r2, [pc, #12]	(8004d94 <RCC_HCLKConfig+0x10>)
 8004d86:	6853      	ldr	r3, [r2, #4]

  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 8004d88:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8004d8c:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004d8e:	6050      	str	r0, [r2, #4]
}
 8004d90:	4770      	bx	lr
 8004d92:	46c0      	nop			(mov r8, r8)
 8004d94:	40021000 	.word	0x40021000

08004d98 <RCC_PCLK1Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8004d98:	4a03      	ldr	r2, [pc, #12]	(8004da8 <RCC_PCLK1Config+0x10>)
 8004d9a:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 8004d9c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8004da0:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004da2:	6050      	str	r0, [r2, #4]
}
 8004da4:	4770      	bx	lr
 8004da6:	46c0      	nop			(mov r8, r8)
 8004da8:	40021000 	.word	0x40021000

08004dac <RCC_PCLK2Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8004dac:	4a03      	ldr	r2, [pc, #12]	(8004dbc <RCC_PCLK2Config+0x10>)
 8004dae:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 8004db0:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8004db4:	ea43 03c0 	orr.w	r3, r3, r0, lsl #3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004db8:	6053      	str	r3, [r2, #4]
}
 8004dba:	4770      	bx	lr
 8004dbc:	40021000 	.word	0x40021000

08004dc0 <RCC_ITConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004dc0:	b121      	cbz	r1, 8004dcc <RCC_ITConfig+0xc>
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to enable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8004dc2:	4a05      	ldr	r2, [pc, #20]	(8004dd8 <RCC_ITConfig+0x18>)
 8004dc4:	7813      	ldrb	r3, [r2, #0]
 8004dc6:	ea40 0303 	orr.w	r3, r0, r3
 8004dca:	e003      	b.n	8004dd4 <RCC_ITConfig+0x14>
  }
  else
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to disable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS &= (u8)~RCC_IT;
 8004dcc:	4a02      	ldr	r2, [pc, #8]	(8004dd8 <RCC_ITConfig+0x18>)
 8004dce:	7813      	ldrb	r3, [r2, #0]
 8004dd0:	ea23 0300 	bic.w	r3, r3, r0
 8004dd4:	7013      	strb	r3, [r2, #0]
  }
}
 8004dd6:	4770      	bx	lr
 8004dd8:	40021009 	.word	0x40021009

08004ddc <RCC_USBCLKConfig>:
void RCC_USBCLKConfig(u32 RCC_USBCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(vu32 *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 8004ddc:	4b01      	ldr	r3, [pc, #4]	(8004de4 <RCC_USBCLKConfig+0x8>)
 8004dde:	6018      	str	r0, [r3, #0]
}
 8004de0:	4770      	bx	lr
 8004de2:	46c0      	nop			(mov r8, r8)
 8004de4:	424200d8 	.word	0x424200d8

08004de8 <RCC_ADCCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));

  tmpreg = RCC->CFGR;
 8004de8:	4a03      	ldr	r2, [pc, #12]	(8004df8 <RCC_ADCCLKConfig+0x10>)
 8004dea:	6853      	ldr	r3, [r2, #4]

  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
 8004dec:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000

  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
 8004df0:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004df2:	6050      	str	r0, [r2, #4]
}
 8004df4:	4770      	bx	lr
 8004df6:	46c0      	nop			(mov r8, r8)
 8004df8:	40021000 	.word	0x40021000

08004dfc <RCC_LSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 8004dfc:	4a06      	ldr	r2, [pc, #24]	(8004e18 <RCC_LSEConfig+0x1c>)
 8004dfe:	2300      	movs	r3, #0

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 8004e00:	2801      	cmp	r0, #1
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 8004e02:	7013      	strb	r3, [r2, #0]

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 8004e04:	7013      	strb	r3, [r2, #0]
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_ON;
 8004e06:	bf08      	it	eq
 8004e08:	7010      	strbeq	r0, [r2, #0]

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 8004e0a:	d003      	beq.n	8004e14 <RCC_LSEConfig+0x18>
 8004e0c:	2804      	cmp	r0, #4
 8004e0e:	d101      	bne.n	8004e14 <RCC_LSEConfig+0x18>
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_ON;
      break;
      
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 8004e10:	2305      	movs	r3, #5
 8004e12:	7013      	strb	r3, [r2, #0]
      break;            
      
    default:
      break;      
  }
}
 8004e14:	4770      	bx	lr
 8004e16:	46c0      	nop			(mov r8, r8)
 8004e18:	40021020 	.word	0x40021020

08004e1c <RCC_LSICmd>:
void RCC_LSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_LSION_BB = (u32)NewState;
 8004e1c:	4b01      	ldr	r3, [pc, #4]	(8004e24 <RCC_LSICmd+0x8>)
 8004e1e:	6018      	str	r0, [r3, #0]
}
 8004e20:	4770      	bx	lr
 8004e22:	46c0      	nop			(mov r8, r8)
 8004e24:	42420480 	.word	0x42420480

08004e28 <RCC_RTCCLKConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  /* Select the RTC clock source */
  RCC->BDCR |= RCC_RTCCLKSource;
 8004e28:	4a02      	ldr	r2, [pc, #8]	(8004e34 <RCC_RTCCLKConfig+0xc>)
 8004e2a:	6a13      	ldr	r3, [r2, #32]
 8004e2c:	4318      	orrs	r0, r3
 8004e2e:	6210      	str	r0, [r2, #32]
}
 8004e30:	4770      	bx	lr
 8004e32:	46c0      	nop			(mov r8, r8)
 8004e34:	40021000 	.word	0x40021000

08004e38 <RCC_RTCCLKCmd>:
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) BDCR_RTCEN_BB = (u32)NewState;
 8004e38:	4b01      	ldr	r3, [pc, #4]	(8004e40 <RCC_RTCCLKCmd+0x8>)
 8004e3a:	6018      	str	r0, [r3, #0]
}
 8004e3c:	4770      	bx	lr
 8004e3e:	46c0      	nop			(mov r8, r8)
 8004e40:	4242043c 	.word	0x4242043c

08004e44 <RCC_GetClocksFreq>:
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8004e44:	4929      	ldr	r1, [pc, #164]	(8004eec <RCC_GetClocksFreq+0xa8>)
*                    will hold the clocks frequencies.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8004e46:	4684      	mov	ip, r0
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8004e48:	684b      	ldr	r3, [r1, #4]

  switch (tmp)
 8004e4a:	f003 030c 	and.w	r3, r3, #12	; 0xc
 8004e4e:	2b04      	cmp	r3, #4
 8004e50:	d021      	beq.n	8004e96 <RCC_GetClocksFreq+0x52>
 8004e52:	2b08      	cmp	r3, #8
 8004e54:	d11f      	bne.n	8004e96 <RCC_GetClocksFreq+0x52>
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8004e56:	684b      	ldr	r3, [r1, #4]
      pllmull = ( pllmull >> 18) + 2;
 8004e58:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8004e5c:	0c9b      	lsrs	r3, r3, #18
 8004e5e:	1c9a      	adds	r2, r3, #2

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8004e60:	684b      	ldr	r3, [r1, #4]

      if (pllsource == 0x00)
 8004e62:	f413 3f80 	tst.w	r3, #65536	; 0x10000
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
 8004e66:	bf08      	it	eq
 8004e68:	ebc2 1342 	rsbeq	r3, r2, r2, lsl #5
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;

      if (pllsource == 0x00)
 8004e6c:	d006      	beq.n	8004e7c <RCC_GetClocksFreq+0x38>
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
      }
      else
      {/* HSE selected as PLL clock entry */

        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (u32)RESET)
 8004e6e:	684b      	ldr	r3, [r1, #4]
 8004e70:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8004e74:	ea4f 1342 	mov.w	r3, r2, lsl #5
 8004e78:	d006      	beq.n	8004e88 <RCC_GetClocksFreq+0x44>
        {/* HSE oscillator clock divided by 2 */

          RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
 8004e7a:	1a9b      	subs	r3, r3, r2
 8004e7c:	ebc3 1383 	rsb	r3, r3, r3, lsl #6
 8004e80:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004e84:	021b      	lsls	r3, r3, #8
 8004e86:	e007      	b.n	8004e98 <RCC_GetClocksFreq+0x54>
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
 8004e88:	1a9b      	subs	r3, r3, r2
 8004e8a:	ebc3 1383 	rsb	r3, r3, r3, lsl #6
 8004e8e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004e92:	025b      	lsls	r3, r3, #9
 8004e94:	e000      	b.n	8004e98 <RCC_GetClocksFreq+0x54>
        }
      }
      break;

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
 8004e96:	4b16      	ldr	r3, [pc, #88]	(8004ef0 <RCC_GetClocksFreq+0xac>)
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8004e98:	4814      	ldr	r0, [pc, #80]	(8004eec <RCC_GetClocksFreq+0xa8>)
        }
      }
      break;

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
 8004e9a:	f8cc 3000 	str.w	r3, [ip]
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8004e9e:	6843      	ldr	r3, [r0, #4]
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8004ea0:	4a14      	ldr	r2, [pc, #80]	(8004ef4 <RCC_GetClocksFreq+0xb0>)
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8004ea2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8004ea6:	091b      	lsrs	r3, r3, #4
 8004ea8:	5cd3      	ldrb	r3, [r2, r3]
 8004eaa:	f8dc 1000 	ldr.w	r1, [ip]
 8004eae:	40d9      	lsrs	r1, r3
 8004eb0:	f8cc 1004 	str.w	r1, [ip, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 8004eb4:	6843      	ldr	r3, [r0, #4]
 8004eb6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  tmp = tmp >> 8;
  presc = APBAHBPrescTable[tmp];

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8004eba:	0a1b      	lsrs	r3, r3, #8
 8004ebc:	5cd3      	ldrb	r3, [r2, r3]
 8004ebe:	fa31 f303 	lsrs.w	r3, r1, r3
 8004ec2:	f8cc 3008 	str.w	r3, [ip, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8004ec6:	6843      	ldr	r3, [r0, #4]
 8004ec8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
  tmp = tmp >> 11;
  presc = APBAHBPrescTable[tmp];

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8004ecc:	0adb      	lsrs	r3, r3, #11
 8004ece:	5cd3      	ldrb	r3, [r2, r3]
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
  tmp = tmp >> 14;
  presc = ADCPrescTable[tmp];

  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8004ed0:	4a09      	ldr	r2, [pc, #36]	(8004ef8 <RCC_GetClocksFreq+0xb4>)
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
  tmp = tmp >> 11;
  presc = APBAHBPrescTable[tmp];

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8004ed2:	40d9      	lsrs	r1, r3
 8004ed4:	f8cc 100c 	str.w	r1, [ip, #12]

  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8004ed8:	6843      	ldr	r3, [r0, #4]
 8004eda:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
  tmp = tmp >> 14;
  presc = ADCPrescTable[tmp];

  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8004ede:	0b9b      	lsrs	r3, r3, #14
 8004ee0:	5cd3      	ldrb	r3, [r2, r3]
 8004ee2:	fbb1 f1f3 	udiv	r1, r1, r3
 8004ee6:	f8cc 1010 	str.w	r1, [ip, #16]
}
 8004eea:	4770      	bx	lr
 8004eec:	40021000 	.word	0x40021000
 8004ef0:	007a1200 	.word	0x007a1200
 8004ef4:	080062cc 	.word	0x080062cc
 8004ef8:	080062dc 	.word	0x080062dc

08004efc <RCC_AHBPeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004efc:	b121      	cbz	r1, 8004f08 <RCC_AHBPeriphClockCmd+0xc>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8004efe:	4a05      	ldr	r2, [pc, #20]	(8004f14 <RCC_AHBPeriphClockCmd+0x18>)
 8004f00:	6953      	ldr	r3, [r2, #20]
 8004f02:	ea40 0303 	orr.w	r3, r0, r3
 8004f06:	e003      	b.n	8004f10 <RCC_AHBPeriphClockCmd+0x14>
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8004f08:	4a02      	ldr	r2, [pc, #8]	(8004f14 <RCC_AHBPeriphClockCmd+0x18>)
 8004f0a:	6953      	ldr	r3, [r2, #20]
 8004f0c:	ea23 0300 	bic.w	r3, r3, r0
 8004f10:	6153      	str	r3, [r2, #20]
  }
}
 8004f12:	4770      	bx	lr
 8004f14:	40021000 	.word	0x40021000

08004f18 <RCC_APB2PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004f18:	b121      	cbz	r1, 8004f24 <RCC_APB2PeriphClockCmd+0xc>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8004f1a:	4a05      	ldr	r2, [pc, #20]	(8004f30 <RCC_APB2PeriphClockCmd+0x18>)
 8004f1c:	6993      	ldr	r3, [r2, #24]
 8004f1e:	ea40 0303 	orr.w	r3, r0, r3
 8004f22:	e003      	b.n	8004f2c <RCC_APB2PeriphClockCmd+0x14>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8004f24:	4a02      	ldr	r2, [pc, #8]	(8004f30 <RCC_APB2PeriphClockCmd+0x18>)
 8004f26:	6993      	ldr	r3, [r2, #24]
 8004f28:	ea23 0300 	bic.w	r3, r3, r0
 8004f2c:	6193      	str	r3, [r2, #24]
  }
}
 8004f2e:	4770      	bx	lr
 8004f30:	40021000 	.word	0x40021000

08004f34 <RCC_APB1PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004f34:	b121      	cbz	r1, 8004f40 <RCC_APB1PeriphClockCmd+0xc>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8004f36:	4a05      	ldr	r2, [pc, #20]	(8004f4c <RCC_APB1PeriphClockCmd+0x18>)
 8004f38:	69d3      	ldr	r3, [r2, #28]
 8004f3a:	ea40 0303 	orr.w	r3, r0, r3
 8004f3e:	e003      	b.n	8004f48 <RCC_APB1PeriphClockCmd+0x14>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8004f40:	4a02      	ldr	r2, [pc, #8]	(8004f4c <RCC_APB1PeriphClockCmd+0x18>)
 8004f42:	69d3      	ldr	r3, [r2, #28]
 8004f44:	ea23 0300 	bic.w	r3, r3, r0
 8004f48:	61d3      	str	r3, [r2, #28]
  }
}
 8004f4a:	4770      	bx	lr
 8004f4c:	40021000 	.word	0x40021000

08004f50 <RCC_APB2PeriphResetCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004f50:	b121      	cbz	r1, 8004f5c <RCC_APB2PeriphResetCmd+0xc>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8004f52:	4a05      	ldr	r2, [pc, #20]	(8004f68 <RCC_APB2PeriphResetCmd+0x18>)
 8004f54:	68d3      	ldr	r3, [r2, #12]
 8004f56:	ea40 0303 	orr.w	r3, r0, r3
 8004f5a:	e003      	b.n	8004f64 <RCC_APB2PeriphResetCmd+0x14>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8004f5c:	4a02      	ldr	r2, [pc, #8]	(8004f68 <RCC_APB2PeriphResetCmd+0x18>)
 8004f5e:	68d3      	ldr	r3, [r2, #12]
 8004f60:	ea23 0300 	bic.w	r3, r3, r0
 8004f64:	60d3      	str	r3, [r2, #12]
  }
}
 8004f66:	4770      	bx	lr
 8004f68:	40021000 	.word	0x40021000

08004f6c <RCC_APB1PeriphResetCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004f6c:	b121      	cbz	r1, 8004f78 <RCC_APB1PeriphResetCmd+0xc>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8004f6e:	4a05      	ldr	r2, [pc, #20]	(8004f84 <RCC_APB1PeriphResetCmd+0x18>)
 8004f70:	6913      	ldr	r3, [r2, #16]
 8004f72:	ea40 0303 	orr.w	r3, r0, r3
 8004f76:	e003      	b.n	8004f80 <RCC_APB1PeriphResetCmd+0x14>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8004f78:	4a02      	ldr	r2, [pc, #8]	(8004f84 <RCC_APB1PeriphResetCmd+0x18>)
 8004f7a:	6913      	ldr	r3, [r2, #16]
 8004f7c:	ea23 0300 	bic.w	r3, r3, r0
 8004f80:	6113      	str	r3, [r2, #16]
  }
}
 8004f82:	4770      	bx	lr
 8004f84:	40021000 	.word	0x40021000

08004f88 <RCC_BackupResetCmd>:
void RCC_BackupResetCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) BDCR_BDRST_BB = (u32)NewState;
 8004f88:	4b01      	ldr	r3, [pc, #4]	(8004f90 <RCC_BackupResetCmd+0x8>)
 8004f8a:	6018      	str	r0, [r3, #0]
}
 8004f8c:	4770      	bx	lr
 8004f8e:	46c0      	nop			(mov r8, r8)
 8004f90:	42420440 	.word	0x42420440

08004f94 <RCC_ClockSecuritySystemCmd>:
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_CSSON_BB = (u32)NewState;
 8004f94:	4b01      	ldr	r3, [pc, #4]	(8004f9c <RCC_ClockSecuritySystemCmd+0x8>)
 8004f96:	6018      	str	r0, [r3, #0]
}
 8004f98:	4770      	bx	lr
 8004f9a:	46c0      	nop			(mov r8, r8)
 8004f9c:	4242004c 	.word	0x4242004c

08004fa0 <RCC_MCOConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCO));

  /* Perform Byte access to MCO[2:0] bits to select the MCO source */
  *(vu8 *) CFGR_BYTE4_ADDRESS = RCC_MCO;
 8004fa0:	4b01      	ldr	r3, [pc, #4]	(8004fa8 <RCC_MCOConfig+0x8>)
 8004fa2:	7018      	strb	r0, [r3, #0]
}
 8004fa4:	4770      	bx	lr
 8004fa6:	46c0      	nop			(mov r8, r8)
 8004fa8:	40021007 	.word	0x40021007

08004fac <RCC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8004fac:	0943      	lsrs	r3, r0, #5

  if (tmp == 1)               /* The flag to check is in CR register */
 8004fae:	2b01      	cmp	r3, #1
 8004fb0:	d108      	bne.n	8004fc4 <RCC_GetFlagStatus+0x18>
  {
    statusreg = RCC->CR;
 8004fb2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004fb6:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8004fba:	f503 63ff 	add.w	r3, r3, #2040	; 0x7f8
 8004fbe:	3307      	adds	r3, #7
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	e00c      	b.n	8004fde <RCC_GetFlagStatus+0x32>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8004fc4:	2b02      	cmp	r3, #2
 8004fc6:	d108      	bne.n	8004fda <RCC_GetFlagStatus+0x2e>
  {
    statusreg = RCC->BDCR;
 8004fc8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004fcc:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8004fd0:	f503 63ff 	add.w	r3, r3, #2040	; 0x7f8
 8004fd4:	3306      	adds	r3, #6
 8004fd6:	6a1b      	ldr	r3, [r3, #32]
 8004fd8:	e001      	b.n	8004fde <RCC_GetFlagStatus+0x32>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8004fda:	4b04      	ldr	r3, [pc, #16]	(8004fec <RCC_GetFlagStatus+0x40>)
 8004fdc:	6a5b      	ldr	r3, [r3, #36]
 8004fde:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 8004fe2:	fa33 f000 	lsrs.w	r0, r3, r0
 8004fe6:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 8004fea:	4770      	bx	lr
 8004fec:	40021000 	.word	0x40021000

08004ff0 <RCC_ClearFlag>:
* Return         : None
*******************************************************************************/
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
 8004ff0:	4a02      	ldr	r2, [pc, #8]	(8004ffc <RCC_ClearFlag+0xc>)
 8004ff2:	6a53      	ldr	r3, [r2, #36]
 8004ff4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004ff8:	6253      	str	r3, [r2, #36]
}
 8004ffa:	4770      	bx	lr
 8004ffc:	40021000 	.word	0x40021000

08005000 <RCC_GetITStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (u32)RESET)
 8005000:	4b03      	ldr	r3, [pc, #12]	(8005010 <RCC_GetITStatus+0x10>)
 8005002:	689b      	ldr	r3, [r3, #8]
 8005004:	4218      	tst	r0, r3
 8005006:	bf0c      	ite	eq
 8005008:	2000      	moveq	r0, #0
 800500a:	2001      	movne	r0, #1
    bitstatus = RESET;
  }

  /* Return the RCC_IT status */
  return  bitstatus;
}
 800500c:	4770      	bx	lr
 800500e:	46c0      	nop			(mov r8, r8)
 8005010:	40021000 	.word	0x40021000

08005014 <RCC_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(vu8 *) CIR_BYTE3_ADDRESS = RCC_IT;
 8005014:	4b01      	ldr	r3, [pc, #4]	(800501c <RCC_ClearITPendingBit+0x8>)
 8005016:	7018      	strb	r0, [r3, #0]
}
 8005018:	4770      	bx	lr
 800501a:	46c0      	nop			(mov r8, r8)
 800501c:	4002100a 	.word	0x4002100a

08005020 <SysTick_CLKSourceConfig>:
void SysTick_CLKSourceConfig(u32 SysTick_CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));

  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 8005020:	2804      	cmp	r0, #4
 8005022:	d103      	bne.n	800502c <SysTick_CLKSourceConfig+0xc>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 8005024:	4a04      	ldr	r2, [pc, #16]	(8005038 <SysTick_CLKSourceConfig+0x18>)
 8005026:	6813      	ldr	r3, [r2, #0]
 8005028:	4303      	orrs	r3, r0
 800502a:	e003      	b.n	8005034 <SysTick_CLKSourceConfig+0x14>
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 800502c:	4a02      	ldr	r2, [pc, #8]	(8005038 <SysTick_CLKSourceConfig+0x18>)
 800502e:	6813      	ldr	r3, [r2, #0]
 8005030:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8005034:	6013      	str	r3, [r2, #0]
  }
}
 8005036:	4770      	bx	lr
 8005038:	e000e010 	.word	0xe000e010

0800503c <SysTick_SetReload>:
void SysTick_SetReload(u32 Reload)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_RELOAD(Reload));

  SysTick->LOAD = Reload;
 800503c:	4b01      	ldr	r3, [pc, #4]	(8005044 <SysTick_SetReload+0x8>)
 800503e:	6058      	str	r0, [r3, #4]
}
 8005040:	4770      	bx	lr
 8005042:	46c0      	nop			(mov r8, r8)
 8005044:	e000e010 	.word	0xe000e010

08005048 <SysTick_CounterCmd>:
void SysTick_CounterCmd(u32 SysTick_Counter)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_COUNTER(SysTick_Counter));

  if (SysTick_Counter == SysTick_Counter_Enable)
 8005048:	2801      	cmp	r0, #1
 800504a:	d103      	bne.n	8005054 <SysTick_CounterCmd+0xc>
  {
    SysTick->CTRL |= SysTick_Counter_Enable;
 800504c:	4a08      	ldr	r2, [pc, #32]	(8005070 <SysTick_CounterCmd+0x28>)
 800504e:	6813      	ldr	r3, [r2, #0]
 8005050:	4303      	orrs	r3, r0
 8005052:	e006      	b.n	8005062 <SysTick_CounterCmd+0x1a>
  }
  else if (SysTick_Counter == SysTick_Counter_Disable) 
 8005054:	f110 0f02 	cmn.w	r0, #2	; 0x2
 8005058:	d105      	bne.n	8005066 <SysTick_CounterCmd+0x1e>
  {
    SysTick->CTRL &= SysTick_Counter_Disable;
 800505a:	4a05      	ldr	r2, [pc, #20]	(8005070 <SysTick_CounterCmd+0x28>)
 800505c:	6813      	ldr	r3, [r2, #0]
 800505e:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8005062:	6013      	str	r3, [r2, #0]
 8005064:	e002      	b.n	800506c <SysTick_CounterCmd+0x24>
  }
  else /* SysTick_Counter == SysTick_Counter_Clear */
  {
    SysTick->VAL = SysTick_Counter_Clear;
 8005066:	4b02      	ldr	r3, [pc, #8]	(8005070 <SysTick_CounterCmd+0x28>)
 8005068:	2200      	movs	r2, #0
 800506a:	609a      	str	r2, [r3, #8]
  }    
}
 800506c:	4770      	bx	lr
 800506e:	46c0      	nop			(mov r8, r8)
 8005070:	e000e010 	.word	0xe000e010

08005074 <SysTick_ITConfig>:
void SysTick_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005074:	b120      	cbz	r0, 8005080 <SysTick_ITConfig+0xc>
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 8005076:	4a05      	ldr	r2, [pc, #20]	(800508c <SysTick_ITConfig+0x18>)
 8005078:	6813      	ldr	r3, [r2, #0]
 800507a:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 800507e:	e003      	b.n	8005088 <SysTick_ITConfig+0x14>
  }
  else
  {
    SysTick->CTRL &= CTRL_TICKINT_Reset;
 8005080:	4a02      	ldr	r2, [pc, #8]	(800508c <SysTick_ITConfig+0x18>)
 8005082:	6813      	ldr	r3, [r2, #0]
 8005084:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 8005088:	6013      	str	r3, [r2, #0]
  }
}
 800508a:	4770      	bx	lr
 800508c:	e000e010 	.word	0xe000e010

08005090 <SysTick_GetCounter>:
* Output         : None
* Return         : SysTick current value
*******************************************************************************/
u32 SysTick_GetCounter(void)
{
  return(SysTick->VAL);
 8005090:	4b01      	ldr	r3, [pc, #4]	(8005098 <SysTick_GetCounter+0x8>)
 8005092:	6898      	ldr	r0, [r3, #8]
}
 8005094:	4770      	bx	lr
 8005096:	46c0      	nop			(mov r8, r8)
 8005098:	e000e010 	.word	0xe000e010

0800509c <SysTick_GetFlagStatus>:
  assert_param(IS_SYSTICK_FLAG(SysTick_FLAG));

  /* Get the SysTick register index */
  tmp = SysTick_FLAG >> 3;

  if (tmp == 2) /* The flag to check is in CTRL register */
 800509c:	08c3      	lsrs	r3, r0, #3
 800509e:	2b02      	cmp	r3, #2
*                       - SysTick_FLAG_NOREF
* Output         : None
* Return         : None
*******************************************************************************/
FlagStatus SysTick_GetFlagStatus(u8 SysTick_FLAG)
{
 80050a0:	4602      	mov	r2, r0
  assert_param(IS_SYSTICK_FLAG(SysTick_FLAG));

  /* Get the SysTick register index */
  tmp = SysTick_FLAG >> 3;

  if (tmp == 2) /* The flag to check is in CTRL register */
 80050a2:	d106      	bne.n	80050b2 <SysTick_GetFlagStatus+0x16>
  {
    statusreg = SysTick->CTRL;
 80050a4:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80050a8:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 80050ac:	330e      	adds	r3, #14
 80050ae:	6818      	ldr	r0, [r3, #0]
 80050b0:	e001      	b.n	80050b6 <SysTick_GetFlagStatus+0x1a>
  }
  else          /* The flag to check is in CALIB register */
  {
    statusreg = SysTick->CALIB;
 80050b2:	4b03      	ldr	r3, [pc, #12]	(80050c0 <SysTick_GetFlagStatus+0x24>)
 80050b4:	68d8      	ldr	r0, [r3, #12]
 80050b6:	40d0      	lsrs	r0, r2
 80050b8:	f000 0001 	and.w	r0, r0, #1	; 0x1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80050bc:	4770      	bx	lr
 80050be:	46c0      	nop			(mov r8, r8)
 80050c0:	e000e010 	.word	0xe000e010

080050c4 <TIM_TimeBaseInit>:
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 80050c4:	8803      	ldrh	r3, [r0, #0]
*                   the specified TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80050c6:	b082      	sub	sp, #8
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 80050c8:	f003 038f 	and.w	r3, r3, #143	; 0x8f
 80050cc:	8003      	strh	r3, [r0, #0]
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 80050ce:	8803      	ldrh	r3, [r0, #0]
 80050d0:	88ca      	ldrh	r2, [r1, #6]
 80050d2:	b29b      	uxth	r3, r3
 80050d4:	4313      	orrs	r3, r2
 80050d6:	884a      	ldrh	r2, [r1, #2]
*                   the specified TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80050d8:	9001      	str	r0, [sp, #4]
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 80050da:	4313      	orrs	r3, r2
 80050dc:	b29b      	uxth	r3, r3
 80050de:	8003      	strh	r3, [r0, #0]
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80050e0:	888b      	ldrh	r3, [r1, #4]
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
    
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 80050e2:	4a0b      	ldr	r2, [pc, #44]	(8005110 <TIM_TimeBaseInit+0x4c>)
  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80050e4:	8583      	strh	r3, [r0, #44]

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80050e6:	880b      	ldrh	r3, [r1, #0]
*                   the specified TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80050e8:	468c      	mov	ip, r1
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80050ea:	8503      	strh	r3, [r0, #40]

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
 80050ec:	f04f 0301 	mov.w	r3, #1	; 0x1
 80050f0:	8283      	strh	r3, [r0, #20]
    
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 80050f2:	4b08      	ldr	r3, [pc, #32]	(8005114 <TIM_TimeBaseInit+0x50>)
 80050f4:	4298      	cmp	r0, r3
 80050f6:	bf14      	ite	ne
 80050f8:	2300      	movne	r3, #0
 80050fa:	2301      	moveq	r3, #1
 80050fc:	4290      	cmp	r0, r2
 80050fe:	bf08      	it	eq
 8005100:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
 8005104:	b113      	cbz	r3, 800510c <TIM_TimeBaseInit+0x48>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8005106:	f89c 3008 	ldrb.w	r3, [ip, #8]
 800510a:	8603      	strh	r3, [r0, #48]
  }        
}
 800510c:	b002      	add	sp, #8
 800510e:	4770      	bx	lr
 8005110:	40012c00 	.word	0x40012c00
 8005114:	40013400 	.word	0x40013400

08005118 <TIM_OC1Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8005118:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800511a:	468c      	mov	ip, r1
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 800511c:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8005120:	041b      	lsls	r3, r3, #16
 8005122:	0c1b      	lsrs	r3, r3, #16
 8005124:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005126:	8c01      	ldrh	r1, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005128:	8883      	ldrh	r3, [r0, #4]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800512a:	b5f0      	push	{r4, r5, r6, r7, lr}
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800512c:	b29d      	uxth	r5, r3
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800512e:	8b03      	ldrh	r3, [r0, #24]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8005130:	f8bc 2008 	ldrh.w	r2, [ip, #8]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005134:	b29e      	uxth	r6, r3
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8005136:	f8bc 3002 	ldrh.w	r3, [ip, #2]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 800513a:	f021 0102 	bic.w	r1, r1, #2	; 0x2

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 800513e:	4313      	orrs	r3, r2
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 8005140:	0409      	lsls	r1, r1, #16

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8005142:	b29b      	uxth	r3, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 8005144:	0c09      	lsrs	r1, r1, #16

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8005146:	ea43 0401 	orr.w	r4, r3, r1
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 800514a:	f8bc 3006 	ldrh.w	r3, [ip, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800514e:	f8bc 7000 	ldrh.w	r7, [ip]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8005152:	8683      	strh	r3, [r0, #52]
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8005154:	4b1a      	ldr	r3, [pc, #104]	(80051c0 <TIM_OC1Init+0xa8>)
 8005156:	4a1b      	ldr	r2, [pc, #108]	(80051c4 <TIM_OC1Init+0xac>)
 8005158:	4298      	cmp	r0, r3
 800515a:	bf14      	ite	ne
 800515c:	2300      	movne	r3, #0
 800515e:	2301      	moveq	r3, #1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005160:	b083      	sub	sp, #12
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8005162:	4290      	cmp	r0, r2
 8005164:	bf08      	it	eq
 8005166:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800516a:	9001      	str	r0, [sp, #4]
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 800516c:	b1eb      	cbz	r3, 80051aa <TIM_OC1Init+0x92>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;
 800516e:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
 8005172:	f5a2 5230 	sub.w	r2, r2, #11264	; 0x2c00

    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8005176:	f8bc 300a 	ldrh.w	r3, [ip, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;
 800517a:	3a09      	subs	r2, #9
 800517c:	ea04 0202 	and.w	r2, r4, r2

    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8005180:	431a      	orrs	r2, r3

    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
 8005182:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 8005186:	ea02 0303 	and.w	r3, r2, r3
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 800518a:	f8bc 2004 	ldrh.w	r2, [ip, #4]

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
 800518e:	f647 41ff 	movw	r1, #31999	; 0x7cff

    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8005192:	ea43 0402 	orr.w	r4, r3, r2
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8005196:	f8bc 300e 	ldrh.w	r3, [ip, #14]
 800519a:	f8bc 200c 	ldrh.w	r2, [ip, #12]
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
 800519e:	ea05 0101 	and.w	r1, r5, r1

    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 80051a2:	4313      	orrs	r3, r2
 80051a4:	b29b      	uxth	r3, r3

    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 80051a6:	ea43 0501 	orr.w	r5, r3, r1
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 80051aa:	f64f 738f 	movw	r3, #65423	; 0xff8f
 80051ae:	ea06 0303 	and.w	r3, r6, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80051b2:	433b      	orrs	r3, r7

    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051b4:	8085      	strh	r5, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80051b6:	8303      	strh	r3, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051b8:	8404      	strh	r4, [r0, #32]
}
 80051ba:	b003      	add	sp, #12
 80051bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80051be:	46c0      	nop			(mov r8, r8)
 80051c0:	40013400 	.word	0x40013400
 80051c4:	40012c00 	.word	0x40012c00

080051c8 <TIM_OC2Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 80051c8:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80051ca:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 80051cc:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 80051d0:	041b      	lsls	r3, r3, #16
 80051d2:	0c1b      	lsrs	r3, r3, #16
 80051d4:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 80051d6:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051d8:	8882      	ldrh	r2, [r0, #4]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 80051da:	f023 0320 	bic.w	r3, r3, #32	; 0x20
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051de:	b295      	uxth	r5, r2
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80051e0:	8b02      	ldrh	r2, [r0, #24]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 80051e2:	041b      	lsls	r3, r3, #16

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80051e4:	b296      	uxth	r6, r2
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 80051e6:	890a      	ldrh	r2, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 80051e8:	0c1b      	lsrs	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 80051ea:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 80051ee:	884a      	ldrh	r2, [r1, #2]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 80051f0:	b29b      	uxth	r3, r3
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 80051f2:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80051f6:	b29c      	uxth	r4, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 80051f8:	88cb      	ldrh	r3, [r1, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 80051fa:	880f      	ldrh	r7, [r1, #0]
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 80051fc:	8703      	strh	r3, [r0, #56]
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80051fe:	4b1e      	ldr	r3, [pc, #120]	(8005278 <TIM_OC2Init+0xb0>)
 8005200:	4a1e      	ldr	r2, [pc, #120]	(800527c <TIM_OC2Init+0xb4>)
 8005202:	4298      	cmp	r0, r3
 8005204:	bf14      	ite	ne
 8005206:	2300      	movne	r3, #0
 8005208:	2301      	moveq	r3, #1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800520a:	b083      	sub	sp, #12
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 800520c:	4290      	cmp	r0, r2
 800520e:	bf08      	it	eq
 8005210:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005214:	9001      	str	r0, [sp, #4]
 8005216:	468c      	mov	ip, r1
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8005218:	b30b      	cbz	r3, 800525e <TIM_OC2Init+0x96>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
 800521a:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
 800521e:	f5a2 5232 	sub.w	r2, r2, #11392	; 0x2c80

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8005222:	f8bc 300a 	ldrh.w	r3, [ip, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
 8005226:	3a01      	subs	r2, #1
 8005228:	ea04 0202 	and.w	r2, r4, r2

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 800522c:	ea42 1203 	orr.w	r2, r2, r3, lsl #4

    /* Reset the Output N State */
    tmpccer &= CCER_CC2NE_Reset;
 8005230:	f64f 73bf 	movw	r3, #65471	; 0xffbf
 8005234:	ea02 0303 	and.w	r3, r2, r3
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8005238:	f8bc 2004 	ldrh.w	r2, [ip, #4]
 800523c:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8005240:	b29c      	uxth	r4, r3
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8005242:	f8bc 200c 	ldrh.w	r2, [ip, #12]
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 4);

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
 8005246:	f247 33ff 	movw	r3, #29695	; 0x73ff
 800524a:	ea05 0303 	and.w	r3, r5, r3

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 800524e:	ea43 0382 	orr.w	r3, r3, r2, lsl #2

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8005252:	f8bc 200e 	ldrh.w	r2, [ip, #14]
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8005256:	b29b      	uxth	r3, r3

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8005258:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
 800525c:	b29d      	uxth	r5, r3
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 800525e:	f648 73ff 	movw	r3, #36863	; 0x8fff
 8005262:	ea06 0303 	and.w	r3, r6, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8005266:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 800526a:	b29b      	uxth	r3, r3
    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800526c:	8085      	strh	r5, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800526e:	8303      	strh	r3, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005270:	8404      	strh	r4, [r0, #32]
}
 8005272:	b003      	add	sp, #12
 8005274:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005276:	46c0      	nop			(mov r8, r8)
 8005278:	40013400 	.word	0x40013400
 800527c:	40012c00 	.word	0x40012c00

08005280 <TIM_OC3Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8005280:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005282:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8005284:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005288:	041b      	lsls	r3, r3, #16
 800528a:	0c1b      	lsrs	r3, r3, #16
 800528c:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800528e:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005290:	8882      	ldrh	r2, [r0, #4]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 8005292:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005296:	b295      	uxth	r5, r2
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005298:	8b82      	ldrh	r2, [r0, #28]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 800529a:	041b      	lsls	r3, r3, #16

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800529c:	b296      	uxth	r6, r2
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 800529e:	890a      	ldrh	r2, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 80052a0:	0c1b      	lsrs	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 80052a2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 80052a6:	884a      	ldrh	r2, [r1, #2]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 80052a8:	b29b      	uxth	r3, r3
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 80052aa:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80052ae:	b29c      	uxth	r4, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 80052b0:	88cb      	ldrh	r3, [r1, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80052b2:	880f      	ldrh	r7, [r1, #0]
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 80052b4:	8783      	strh	r3, [r0, #60]
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80052b6:	4b1d      	ldr	r3, [pc, #116]	(800532c <TIM_OC3Init+0xac>)
 80052b8:	4a1d      	ldr	r2, [pc, #116]	(8005330 <TIM_OC3Init+0xb0>)
 80052ba:	4298      	cmp	r0, r3
 80052bc:	bf14      	ite	ne
 80052be:	2300      	movne	r3, #0
 80052c0:	2301      	moveq	r3, #1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80052c2:	b083      	sub	sp, #12
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80052c4:	4290      	cmp	r0, r2
 80052c6:	bf08      	it	eq
 80052c8:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80052cc:	9001      	str	r0, [sp, #4]
 80052ce:	468c      	mov	ip, r1
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80052d0:	b30b      	cbz	r3, 8005316 <TIM_OC3Init+0x96>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
 80052d2:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
 80052d6:	f5a2 5250 	sub.w	r2, r2, #13312	; 0x3400

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 80052da:	f8bc 300a 	ldrh.w	r3, [ip, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
 80052de:	3a01      	subs	r2, #1
 80052e0:	ea04 0202 	and.w	r2, r4, r2

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 80052e4:	ea42 2203 	orr.w	r2, r2, r3, lsl #8

    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
 80052e8:	f64f 33ff 	movw	r3, #64511	; 0xfbff
 80052ec:	ea02 0303 	and.w	r3, r2, r3
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);
 80052f0:	f8bc 2004 	ldrh.w	r2, [ip, #4]
 80052f4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80052f8:	b29c      	uxth	r4, r3
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 80052fa:	f8bc 200c 	ldrh.w	r2, [ip, #12]
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
 80052fe:	f644 73ff 	movw	r3, #20479	; 0x4fff
 8005302:	ea05 0303 	and.w	r3, r5, r3

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8005306:	ea43 1302 	orr.w	r3, r3, r2, lsl #4

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 800530a:	f8bc 200e 	ldrh.w	r2, [ip, #14]
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 800530e:	b29b      	uxth	r3, r3

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8005310:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8005314:	b29d      	uxth	r5, r3
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 8005316:	f64f 738f 	movw	r3, #65423	; 0xff8f
 800531a:	ea06 0303 	and.w	r3, r6, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800531e:	433b      	orrs	r3, r7
    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005320:	8085      	strh	r5, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005322:	8383      	strh	r3, [r0, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005324:	8404      	strh	r4, [r0, #32]
}
 8005326:	b003      	add	sp, #12
 8005328:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800532a:	46c0      	nop			(mov r8, r8)
 800532c:	40013400 	.word	0x40013400
 8005330:	40012c00 	.word	0x40012c00

08005334 <TIM_OC4Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 8005334:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005336:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 8005338:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800533c:	041b      	lsls	r3, r3, #16
 800533e:	0c1b      	lsrs	r3, r3, #16
 8005340:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005342:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005344:	b085      	sub	sp, #20

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005346:	b29b      	uxth	r3, r3
 8005348:	9302      	str	r3, [sp, #8]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800534a:	8883      	ldrh	r3, [r0, #4]

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 800534c:	884a      	ldrh	r2, [r1, #2]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800534e:	fa1f fc83 	uxth.w	ip, r3
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005352:	8b83      	ldrh	r3, [r0, #28]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8005354:	880e      	ldrh	r6, [r1, #0]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005356:	b29d      	uxth	r5, r3
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8005358:	88cb      	ldrh	r3, [r1, #6]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 800535a:	890f      	ldrh	r7, [r1, #8]
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 800535c:	f8a0 3040 	strh.w	r3, [r0, #64]
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8005360:	4b17      	ldr	r3, [pc, #92]	(80053c0 <TIM_OC4Init+0x8c>)

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 8005362:	9201      	str	r2, [sp, #4]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8005364:	4a17      	ldr	r2, [pc, #92]	(80053c4 <TIM_OC4Init+0x90>)
 8005366:	4298      	cmp	r0, r3
 8005368:	bf14      	ite	ne
 800536a:	2300      	movne	r3, #0
 800536c:	2301      	moveq	r3, #1
 800536e:	4290      	cmp	r0, r2
 8005370:	bf08      	it	eq
 8005372:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005376:	9003      	str	r0, [sp, #12]
 8005378:	460c      	mov	r4, r1
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 800537a:	b13b      	cbz	r3, 800538c <TIM_OC4Init+0x58>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));

    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;
 800537c:	ea4f 438c 	mov.w	r3, ip, lsl #18

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8005380:	89a2      	ldrh	r2, [r4, #12]
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));

    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;
 8005382:	0c9b      	lsrs	r3, r3, #18

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8005384:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8005388:	fa1f fc83 	uxth.w	ip, r3
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 800538c:	f648 73ff 	movw	r3, #36863	; 0x8fff
 8005390:	ea05 0303 	and.w	r3, r5, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8005394:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
 8005398:	b29b      	uxth	r3, r3
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 800539a:	9a02      	ldr	r2, [sp, #8]
    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800539c:	f8a0 c004 	strh.w	ip, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 80053a0:	8383      	strh	r3, [r0, #28]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 80053a2:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 80053a6:	ea02 0303 	and.w	r3, r2, r3

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 80053aa:	ea43 3307 	orr.w	r3, r3, r7, lsl #12
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 80053ae:	9a01      	ldr	r2, [sp, #4]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 80053b0:	b29b      	uxth	r3, r3
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 80053b2:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 80053b6:	b29b      	uxth	r3, r3
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053b8:	8403      	strh	r3, [r0, #32]
}
 80053ba:	b005      	add	sp, #20
 80053bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80053be:	46c0      	nop			(mov r8, r8)
 80053c0:	40013400 	.word	0x40013400
 80053c4:	40012c00 	.word	0x40012c00

080053c8 <TIM_ICInit>:
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80053c8:	880b      	ldrh	r3, [r1, #0]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 80053ca:	b530      	push	{r4, r5, lr}
 80053cc:	4604      	mov	r4, r0
 80053ce:	460d      	mov	r5, r1
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80053d0:	bb43      	cbnz	r3, 8005424 <TIM_ICInit+0x5c>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80053d2:	8c23      	ldrh	r3, [r4, #32]
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80053d4:	8849      	ldrh	r1, [r1, #2]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80053d6:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 80053da:	041b      	lsls	r3, r3, #16
 80053dc:	0c1b      	lsrs	r3, r3, #16
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80053de:	f8b5 c004 	ldrh.w	ip, [r5, #4]
 80053e2:	8928      	ldrh	r0, [r5, #8]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80053e4:	8423      	strh	r3, [r4, #32]

  tmpccmr1 = TIMx->CCMR1;
 80053e6:	8b23      	ldrh	r3, [r4, #24]
  tmpccer = TIMx->CCER;
 80053e8:	8c22      	ldrh	r2, [r4, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80053ea:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 80053ee:	041b      	lsls	r3, r3, #16
 80053f0:	0c1b      	lsrs	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 80053f2:	f022 0202 	bic.w	r2, r2, #2	; 0x2
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80053f6:	ea43 1300 	orr.w	r3, r3, r0, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 80053fa:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80053fc:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 80053fe:	0c12      	lsrs	r2, r2, #16
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005400:	f041 0101 	orr.w	r1, r1, #1	; 0x1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005404:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005408:	430a      	orrs	r2, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800540a:	8323      	strh	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 800540c:	8422      	strh	r2, [r4, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 800540e:	8b23      	ldrh	r3, [r4, #24]
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005410:	88ea      	ldrh	r2, [r5, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8005412:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 8005416:	041b      	lsls	r3, r3, #16
 8005418:	0c1b      	lsrs	r3, r3, #16
 800541a:	8323      	strh	r3, [r4, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 800541c:	8b23      	ldrh	r3, [r4, #24]
 800541e:	b29b      	uxth	r3, r3
 8005420:	4313      	orrs	r3, r2
 8005422:	e02e      	b.n	8005482 <TIM_ICInit+0xba>
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 8005424:	2b04      	cmp	r3, #4
 8005426:	d12e      	bne.n	8005486 <TIM_ICInit+0xbe>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8005428:	8c23      	ldrh	r3, [r4, #32]
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 800542a:	f8b1 c002 	ldrh.w	ip, [r1, #2]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 800542e:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 8005432:	041b      	lsls	r3, r3, #16
 8005434:	0c1b      	lsrs	r3, r3, #16
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8005436:	8888      	ldrh	r0, [r1, #4]
 8005438:	8909      	ldrh	r1, [r1, #8]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 800543a:	8423      	strh	r3, [r4, #32]

  tmpccmr1 = TIMx->CCMR1;
 800543c:	8b23      	ldrh	r3, [r4, #24]
  tmpccer = TIMx->CCER;
 800543e:	8c22      	ldrh	r2, [r4, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8005440:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005444:	051b      	lsls	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005446:	f022 0220 	bic.w	r2, r2, #32	; 0x20
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 800544a:	0d1b      	lsrs	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800544c:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 800544e:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005452:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 8005454:	b29b      	uxth	r3, r3
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005456:	ea42 120c 	orr.w	r2, r2, ip, lsl #4
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 800545a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800545e:	b292      	uxth	r2, r2
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8005460:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005462:	f042 0210 	orr.w	r2, r2, #16	; 0x10

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005466:	8323      	strh	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8005468:	8422      	strh	r2, [r4, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 800546a:	8b23      	ldrh	r3, [r4, #24]
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800546c:	88ea      	ldrh	r2, [r5, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 800546e:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005472:	041b      	lsls	r3, r3, #16
 8005474:	0c1b      	lsrs	r3, r3, #16
 8005476:	8323      	strh	r3, [r4, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 8005478:	8b23      	ldrh	r3, [r4, #24]
 800547a:	b29b      	uxth	r3, r3
 800547c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005480:	b29b      	uxth	r3, r3
 8005482:	8323      	strh	r3, [r4, #24]
 8005484:	e055      	b.n	8005532 <TIM_ICInit+0x16a>
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 8005486:	2b08      	cmp	r3, #8
 8005488:	f8b1 c002 	ldrh.w	ip, [r1, #2]
 800548c:	8888      	ldrh	r0, [r1, #4]
 800548e:	8909      	ldrh	r1, [r1, #8]
 8005490:	d125      	bne.n	80054de <TIM_ICInit+0x116>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8005492:	8c23      	ldrh	r3, [r4, #32]
 8005494:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005498:	041b      	lsls	r3, r3, #16
 800549a:	0c1b      	lsrs	r3, r3, #16
 800549c:	8423      	strh	r3, [r4, #32]

  tmpccmr2 = TIMx->CCMR2;
 800549e:	8ba3      	ldrh	r3, [r4, #28]
  tmpccer = TIMx->CCER;
 80054a0:	8c22      	ldrh	r2, [r4, #32]
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80054a2:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 80054a6:	f422 7200 	bic.w	r2, r2, #512	; 0x200
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80054aa:	041b      	lsls	r3, r3, #16

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 80054ac:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80054ae:	0c1b      	lsrs	r3, r3, #16

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 80054b0:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80054b2:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 80054b6:	ea42 220c 	orr.w	r2, r2, ip, lsl #8
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80054ba:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 80054bc:	b292      	uxth	r2, r2
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80054be:	4303      	orrs	r3, r0

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 80054c0:	f442 7280 	orr.w	r2, r2, #256	; 0x100

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80054c4:	83a3      	strh	r3, [r4, #28]
  TIMx->CCER = tmpccer;
 80054c6:	8422      	strh	r2, [r4, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 80054c8:	8ba3      	ldrh	r3, [r4, #28]
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80054ca:	88ea      	ldrh	r2, [r5, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 80054cc:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 80054d0:	041b      	lsls	r3, r3, #16
 80054d2:	0c1b      	lsrs	r3, r3, #16
 80054d4:	83a3      	strh	r3, [r4, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 80054d6:	8ba3      	ldrh	r3, [r4, #28]
 80054d8:	b29b      	uxth	r3, r3
 80054da:	4313      	orrs	r3, r2
 80054dc:	e028      	b.n	8005530 <TIM_ICInit+0x168>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 80054de:	8c23      	ldrh	r3, [r4, #32]
 80054e0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80054e4:	041b      	lsls	r3, r3, #16
 80054e6:	0c1b      	lsrs	r3, r3, #16
 80054e8:	8423      	strh	r3, [r4, #32]

  tmpccmr2 = TIMx->CCMR2;
 80054ea:	8ba3      	ldrh	r3, [r4, #28]
  tmpccer = TIMx->CCER;
 80054ec:	8c22      	ldrh	r2, [r4, #32]
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 80054ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054f2:	051b      	lsls	r3, r3, #20

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 80054f4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 80054f8:	0d1b      	lsrs	r3, r3, #20

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 80054fa:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 80054fc:	ea43 2300 	orr.w	r3, r3, r0, lsl #8

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 8005500:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 8005502:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 8005504:	ea42 320c 	orr.w	r2, r2, ip, lsl #12
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 8005508:	ea43 3301 	orr.w	r3, r3, r1, lsl #12

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 800550c:	b292      	uxth	r2, r2
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 800550e:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 8005510:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005514:	83a3      	strh	r3, [r4, #28]
  TIMx->CCER = tmpccer ;
 8005516:	8422      	strh	r2, [r4, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 8005518:	8ba3      	ldrh	r3, [r4, #28]
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800551a:	88ea      	ldrh	r2, [r5, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 800551c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005520:	041b      	lsls	r3, r3, #16
 8005522:	0c1b      	lsrs	r3, r3, #16
 8005524:	83a3      	strh	r3, [r4, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (u16)(TIM_ICPSC << 8);
 8005526:	8ba3      	ldrh	r3, [r4, #28]
 8005528:	b29b      	uxth	r3, r3
 800552a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800552e:	b29b      	uxth	r3, r3
 8005530:	83a3      	strh	r3, [r4, #28]
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8005532:	bd30      	pop	{r4, r5, pc}

08005534 <TIM_PWMIConfig>:
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8005534:	468c      	mov	ip, r1
 8005536:	b5f0      	push	{r4, r5, r6, r7, lr}
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }

  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8005538:	f8bc 3000 	ldrh.w	r3, [ip]

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 800553c:	884c      	ldrh	r4, [r1, #2]
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }

  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 800553e:	8889      	ldrh	r1, [r1, #4]

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 8005540:	2c00      	cmp	r4, #0
 8005542:	bf0c      	ite	eq
 8005544:	2702      	moveq	r7, #2
 8005546:	2700      	movne	r7, #0
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }

  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 8005548:	2901      	cmp	r1, #1
 800554a:	bf0c      	ite	eq
 800554c:	2602      	moveq	r6, #2
 800554e:	2601      	movne	r6, #1
 8005550:	f8bc 5008 	ldrh.w	r5, [ip, #8]
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }

  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8005554:	2b00      	cmp	r3, #0
 8005556:	d14b      	bne.n	80055f0 <TIM_PWMIConfig+0xbc>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8005558:	8c03      	ldrh	r3, [r0, #32]
 800555a:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 800555e:	041b      	lsls	r3, r3, #16
 8005560:	0c1b      	lsrs	r3, r3, #16
 8005562:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 8005564:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 8005566:	8c02      	ldrh	r2, [r0, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005568:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 800556c:	041b      	lsls	r3, r3, #16
 800556e:	0c1b      	lsrs	r3, r3, #16
 8005570:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8005574:	f022 0202 	bic.w	r2, r2, #2	; 0x2
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005578:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 800557a:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800557c:	430b      	orrs	r3, r1

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 800557e:	0c12      	lsrs	r2, r2, #16
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005580:	f044 0101 	orr.w	r1, r4, #1	; 0x1
 8005584:	430a      	orrs	r2, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005586:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8005588:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 800558a:	8b03      	ldrh	r3, [r0, #24]
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800558c:	f8bc 1006 	ldrh.w	r1, [ip, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8005590:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 8005594:	041b      	lsls	r3, r3, #16
 8005596:	0c1b      	lsrs	r3, r3, #16
 8005598:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 800559a:	8b03      	ldrh	r3, [r0, #24]
 800559c:	b29b      	uxth	r3, r3
 800559e:	430b      	orrs	r3, r1
 80055a0:	8303      	strh	r3, [r0, #24]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 80055a2:	8c03      	ldrh	r3, [r0, #32]
 80055a4:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 80055a8:	041b      	lsls	r3, r3, #16
 80055aa:	0c1b      	lsrs	r3, r3, #16
 80055ac:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 80055ae:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 80055b0:	8c02      	ldrh	r2, [r0, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80055b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055b6:	051b      	lsls	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80055b8:	f022 0230 	bic.w	r2, r2, #48	; 0x30
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80055bc:	0d1b      	lsrs	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80055be:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 80055c0:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80055c4:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 80055c6:	b29b      	uxth	r3, r3
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80055c8:	f042 0210 	orr.w	r2, r2, #16	; 0x10
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 80055cc:	ea43 2306 	orr.w	r3, r3, r6, lsl #8

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80055d0:	ea42 1207 	orr.w	r2, r2, r7, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80055d4:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80055d6:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 80055d8:	8b03      	ldrh	r3, [r0, #24]
 80055da:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80055de:	041b      	lsls	r3, r3, #16
 80055e0:	0c1b      	lsrs	r3, r3, #16
 80055e2:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 80055e4:	8b03      	ldrh	r3, [r0, #24]
 80055e6:	b29b      	uxth	r3, r3
 80055e8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80055ec:	b29b      	uxth	r3, r3
 80055ee:	e04c      	b.n	800568a <TIM_PWMIConfig+0x156>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 80055f0:	8c03      	ldrh	r3, [r0, #32]
 80055f2:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 80055f6:	041b      	lsls	r3, r3, #16
 80055f8:	0c1b      	lsrs	r3, r3, #16
 80055fa:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 80055fc:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 80055fe:	8c02      	ldrh	r2, [r0, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8005600:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005604:	051b      	lsls	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005606:	f022 0220 	bic.w	r2, r2, #32	; 0x20
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 800560a:	0d1b      	lsrs	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800560c:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 800560e:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005612:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 8005614:	b29b      	uxth	r3, r3
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005616:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 800561a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800561e:	b292      	uxth	r2, r2
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8005620:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005622:	f042 0210 	orr.w	r2, r2, #16	; 0x10

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005626:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8005628:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 800562a:	8b03      	ldrh	r3, [r0, #24]
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800562c:	f8bc 1006 	ldrh.w	r1, [ip, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8005630:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005634:	041b      	lsls	r3, r3, #16
 8005636:	0c1b      	lsrs	r3, r3, #16
 8005638:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 800563a:	8b03      	ldrh	r3, [r0, #24]
 800563c:	b29b      	uxth	r3, r3
 800563e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005642:	b29b      	uxth	r3, r3
 8005644:	8303      	strh	r3, [r0, #24]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8005646:	8c03      	ldrh	r3, [r0, #32]
 8005648:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 800564c:	041b      	lsls	r3, r3, #16
 800564e:	0c1b      	lsrs	r3, r3, #16
 8005650:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 8005652:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 8005654:	8c02      	ldrh	r2, [r0, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005656:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 800565a:	041b      	lsls	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 800565c:	f022 0203 	bic.w	r2, r2, #3	; 0x3
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005660:	0c1b      	lsrs	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005662:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005664:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005668:	0c12      	lsrs	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800566a:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 800566c:	f042 0201 	orr.w	r2, r2, #1	; 0x1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005670:	4333      	orrs	r3, r6

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005672:	433a      	orrs	r2, r7

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005674:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8005676:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8005678:	8b03      	ldrh	r3, [r0, #24]
 800567a:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 800567e:	041b      	lsls	r3, r3, #16
 8005680:	0c1b      	lsrs	r3, r3, #16
 8005682:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8005684:	8b03      	ldrh	r3, [r0, #24]
 8005686:	b29b      	uxth	r3, r3
 8005688:	430b      	orrs	r3, r1
 800568a:	8303      	strh	r3, [r0, #24]
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 800568c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800568e:	46c0      	nop			(mov r8, r8)

08005690 <TIM_BDTRConfig>:
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  TIMx->BDTR = (u32)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8005690:	880a      	ldrh	r2, [r1, #0]
 8005692:	884b      	ldrh	r3, [r1, #2]
 8005694:	4313      	orrs	r3, r2
 8005696:	888a      	ldrh	r2, [r1, #4]
 8005698:	4313      	orrs	r3, r2
 800569a:	88ca      	ldrh	r2, [r1, #6]
 800569c:	4313      	orrs	r3, r2
 800569e:	890a      	ldrh	r2, [r1, #8]
 80056a0:	4313      	orrs	r3, r2
 80056a2:	894a      	ldrh	r2, [r1, #10]
 80056a4:	4313      	orrs	r3, r2
 80056a6:	898a      	ldrh	r2, [r1, #12]
 80056a8:	4313      	orrs	r3, r2
 80056aa:	b29b      	uxth	r3, r3
 80056ac:	f8a0 3044 	strh.w	r3, [r0, #68]
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;

}
 80056b0:	4770      	bx	lr
 80056b2:	46c0      	nop			(mov r8, r8)

080056b4 <TIM_TimeBaseStructInit>:
* Return         : None
*******************************************************************************/
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 80056b4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80056b8:	8083      	strh	r3, [r0, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 80056ba:	f04f 0300 	mov.w	r3, #0	; 0x0
 80056be:	8003      	strh	r3, [r0, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 80056c0:	80c3      	strh	r3, [r0, #6]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 80056c2:	8043      	strh	r3, [r0, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 80056c4:	2300      	movs	r3, #0
 80056c6:	7203      	strb	r3, [r0, #8]
}
 80056c8:	4770      	bx	lr
 80056ca:	46c0      	nop			(mov r8, r8)

080056cc <TIM_OCStructInit>:
* Return         : None
*******************************************************************************/
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 80056cc:	f04f 0300 	mov.w	r3, #0	; 0x0
 80056d0:	8003      	strh	r3, [r0, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 80056d2:	8043      	strh	r3, [r0, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 80056d4:	8083      	strh	r3, [r0, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x0000;
 80056d6:	80c3      	strh	r3, [r0, #6]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 80056d8:	8103      	strh	r3, [r0, #8]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 80056da:	8143      	strh	r3, [r0, #10]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 80056dc:	8183      	strh	r3, [r0, #12]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 80056de:	81c3      	strh	r3, [r0, #14]
}
 80056e0:	4770      	bx	lr
 80056e2:	46c0      	nop			(mov r8, r8)

080056e4 <TIM_ICStructInit>:
* Return         : None
*******************************************************************************/
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 80056e4:	f04f 0300 	mov.w	r3, #0	; 0x0
 80056e8:	8003      	strh	r3, [r0, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 80056ea:	8043      	strh	r3, [r0, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 80056ec:	f04f 0301 	mov.w	r3, #1	; 0x1
 80056f0:	8083      	strh	r3, [r0, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 80056f2:	f04f 0300 	mov.w	r3, #0	; 0x0
 80056f6:	80c3      	strh	r3, [r0, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 80056f8:	8103      	strh	r3, [r0, #8]
}
 80056fa:	4770      	bx	lr

080056fc <TIM_BDTRStructInit>:
* Return         : None
*******************************************************************************/
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 80056fc:	f04f 0300 	mov.w	r3, #0	; 0x0
 8005700:	8003      	strh	r3, [r0, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 8005702:	8043      	strh	r3, [r0, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 8005704:	8083      	strh	r3, [r0, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 8005706:	80c3      	strh	r3, [r0, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 8005708:	8103      	strh	r3, [r0, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 800570a:	8143      	strh	r3, [r0, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 800570c:	8183      	strh	r3, [r0, #12]
}
 800570e:	4770      	bx	lr

08005710 <TIM_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005710:	b121      	cbz	r1, 800571c <TIM_Cmd+0xc>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 8005712:	8803      	ldrh	r3, [r0, #0]
 8005714:	b29b      	uxth	r3, r3
 8005716:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 800571a:	e004      	b.n	8005726 <TIM_Cmd+0x16>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= CR1_CEN_Reset;
 800571c:	8803      	ldrh	r3, [r0, #0]
 800571e:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8005722:	059b      	lsls	r3, r3, #22
 8005724:	0d9b      	lsrs	r3, r3, #22
 8005726:	8003      	strh	r3, [r0, #0]
  }
}
 8005728:	4770      	bx	lr
 800572a:	46c0      	nop			(mov r8, r8)

0800572c <TIM_CtrlPWMOutputs>:
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800572c:	b129      	cbz	r1, 800573a <TIM_CtrlPWMOutputs+0xe>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= BDTR_MOE_Set;
 800572e:	f8b0 3044 	ldrh.w	r3, [r0, #68]
 8005732:	b29b      	uxth	r3, r3
 8005734:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005738:	e003      	b.n	8005742 <TIM_CtrlPWMOutputs+0x16>
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= BDTR_MOE_Reset;
 800573a:	f8b0 3044 	ldrh.w	r3, [r0, #68]
 800573e:	045b      	lsls	r3, r3, #17
 8005740:	0c5b      	lsrs	r3, r3, #17
 8005742:	f8a0 3044 	strh.w	r3, [r0, #68]
  }  
}
 8005746:	4770      	bx	lr

08005748 <TIM_ITConfig>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT((TIMx), (TIM_IT)));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005748:	b122      	cbz	r2, 8005754 <TIM_ITConfig+0xc>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 800574a:	8983      	ldrh	r3, [r0, #12]
 800574c:	b29b      	uxth	r3, r3
 800574e:	ea41 0303 	orr.w	r3, r1, r3
 8005752:	e003      	b.n	800575c <TIM_ITConfig+0x14>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (u16)~TIM_IT;
 8005754:	8983      	ldrh	r3, [r0, #12]
 8005756:	b29b      	uxth	r3, r3
 8005758:	ea23 0301 	bic.w	r3, r3, r1
 800575c:	8183      	strh	r3, [r0, #12]
  }
}
 800575e:	4770      	bx	lr

08005760 <TIM_GenerateEvent>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
  assert_param(IS_TIM_PERIPH_EVENT((TIMx), (TIM_EventSource)));

  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
 8005760:	8281      	strh	r1, [r0, #20]
}
 8005762:	4770      	bx	lr

08005764 <TIM_DMAConfig>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));

  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 8005764:	430a      	orrs	r2, r1
 8005766:	f8a0 2048 	strh.w	r2, [r0, #72]
}
 800576a:	4770      	bx	lr

0800576c <TIM_DMACmd>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_TIM_PERIPH_DMA(TIMx, TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800576c:	b122      	cbz	r2, 8005778 <TIM_DMACmd+0xc>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 800576e:	8983      	ldrh	r3, [r0, #12]
 8005770:	b29b      	uxth	r3, r3
 8005772:	ea41 0303 	orr.w	r3, r1, r3
 8005776:	e003      	b.n	8005780 <TIM_DMACmd+0x14>
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (u16)~TIM_DMASource;
 8005778:	8983      	ldrh	r3, [r0, #12]
 800577a:	b29b      	uxth	r3, r3
 800577c:	ea23 0301 	bic.w	r3, r3, r1
 8005780:	8183      	strh	r3, [r0, #12]
  }
}
 8005782:	4770      	bx	lr

08005784 <TIM_InternalClockConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  SMCR_SMS_Mask;
 8005784:	8903      	ldrh	r3, [r0, #8]
 8005786:	f023 0307 	bic.w	r3, r3, #7	; 0x7
 800578a:	041b      	lsls	r3, r3, #16
 800578c:	0c1b      	lsrs	r3, r3, #16
 800578e:	8103      	strh	r3, [r0, #8]
}
 8005790:	4770      	bx	lr
 8005792:	46c0      	nop			(mov r8, r8)

08005794 <TIM_ITRxExternalClockConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005794:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 8005796:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800579a:	041b      	lsls	r3, r3, #16
 800579c:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 800579e:	4319      	orrs	r1, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057a0:	8101      	strh	r1, [r0, #8]

  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 80057a2:	8903      	ldrh	r3, [r0, #8]
 80057a4:	b29b      	uxth	r3, r3
 80057a6:	f043 0307 	orr.w	r3, r3, #7	; 0x7
 80057aa:	8103      	strh	r3, [r0, #8]
}
 80057ac:	4770      	bx	lr
 80057ae:	46c0      	nop			(mov r8, r8)

080057b0 <TIM_TIxExternalClockConfig>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, u16 TIM_TIxExternalCLKSource,
                                u16 TIM_ICPolarity, u16 ICFilter)
{
 80057b0:	b510      	push	{r4, lr}
 80057b2:	460c      	mov	r4, r1
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 80057b4:	2c60      	cmp	r4, #96
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, u16 TIM_TIxExternalCLKSource,
                                u16 TIM_ICPolarity, u16 ICFilter)
{
 80057b6:	4611      	mov	r1, r2
 80057b8:	469c      	mov	ip, r3
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 80057ba:	d11a      	bne.n	80057f2 <TIM_TIxExternalClockConfig+0x42>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 80057bc:	8c03      	ldrh	r3, [r0, #32]
 80057be:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 80057c2:	041b      	lsls	r3, r3, #16
 80057c4:	0c1b      	lsrs	r3, r3, #16
 80057c6:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 80057c8:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 80057ca:	8c02      	ldrh	r2, [r0, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80057cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80057d0:	f022 0230 	bic.w	r2, r2, #48	; 0x30
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80057d4:	051b      	lsls	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80057d6:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80057d8:	0d1b      	lsrs	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80057da:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 80057dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80057e0:	f042 0210 	orr.w	r2, r2, #16	; 0x10
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 80057e4:	ea43 330c 	orr.w	r3, r3, ip, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80057e8:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 80057ec:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80057ee:	b292      	uxth	r2, r2
 80057f0:	e017      	b.n	8005822 <TIM_TIxExternalClockConfig+0x72>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80057f2:	8c03      	ldrh	r3, [r0, #32]
 80057f4:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 80057f8:	041b      	lsls	r3, r3, #16
 80057fa:	0c1b      	lsrs	r3, r3, #16
 80057fc:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 80057fe:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 8005800:	8c02      	ldrh	r2, [r0, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005802:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8005806:	041b      	lsls	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005808:	f022 0203 	bic.w	r2, r2, #3	; 0x3
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800580c:	0c1b      	lsrs	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 800580e:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005810:	f043 0301 	orr.w	r3, r3, #1	; 0x1

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005814:	0c12      	lsrs	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005816:	ea43 130c 	orr.w	r3, r3, ip, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 800581a:	f042 0201 	orr.w	r2, r2, #1	; 0x1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800581e:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005820:	430a      	orrs	r2, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005822:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8005824:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005826:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 8005828:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800582c:	041b      	lsls	r3, r3, #16
 800582e:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8005830:	ea44 0303 	orr.w	r3, r4, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005834:	8103      	strh	r3, [r0, #8]

  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8005836:	8903      	ldrh	r3, [r0, #8]
 8005838:	b29b      	uxth	r3, r3
 800583a:	f043 0307 	orr.w	r3, r3, #7	; 0x7
 800583e:	8103      	strh	r3, [r0, #8]
}
 8005840:	bd10      	pop	{r4, pc}
 8005842:	46c0      	nop			(mov r8, r8)

08005844 <TIM_ETRClockMode1Config>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 8005844:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 8005848:	fa5f fc8c 	uxtb.w	ip, ip
 800584c:	ea41 010c 	orr.w	r1, r1, ip
 8005850:	430a      	orrs	r2, r1
 8005852:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8005856:	b292      	uxth	r2, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005858:	8102      	strh	r2, [r0, #8]

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800585a:	8903      	ldrh	r3, [r0, #8]

  /* Reset the SMS Bits */
  tmpsmcr &= SMCR_SMS_Mask;
  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;
 800585c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005860:	041b      	lsls	r3, r3, #16
 8005862:	0c1b      	lsrs	r3, r3, #16

  /* Select the Trigger selection : ETRF */
  tmpsmcr &= SMCR_TS_Mask;
  tmpsmcr |= TIM_TS_ETRF;
 8005864:	f043 0377 	orr.w	r3, r3, #119	; 0x77

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005868:	8103      	strh	r3, [r0, #8]
}
 800586a:	4770      	bx	lr

0800586c <TIM_ETRClockMode2Config>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 800586c:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 8005870:	fa5f fc8c 	uxtb.w	ip, ip
 8005874:	ea41 010c 	orr.w	r1, r1, ip
 8005878:	430a      	orrs	r2, r1
 800587a:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 800587e:	b292      	uxth	r2, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005880:	8102      	strh	r2, [r0, #8]

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);

  /* Enable the External clock mode2 */
  TIMx->SMCR |= SMCR_ECE_Set;
 8005882:	8903      	ldrh	r3, [r0, #8]
 8005884:	b29b      	uxth	r3, r3
 8005886:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800588a:	8103      	strh	r3, [r0, #8]
}
 800588c:	4770      	bx	lr
 800588e:	46c0      	nop			(mov r8, r8)

08005890 <TIM_ETRConfig>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 8005890:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 8005894:	fa5f fc8c 	uxtb.w	ip, ip
 8005898:	ea41 010c 	orr.w	r1, r1, ip
 800589c:	430a      	orrs	r2, r1
 800589e:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 80058a2:	b292      	uxth	r2, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80058a4:	8102      	strh	r2, [r0, #8]
}
 80058a6:	4770      	bx	lr

080058a8 <TIM_PrescalerConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));

  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 80058a8:	8501      	strh	r1, [r0, #40]

  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 80058aa:	8282      	strh	r2, [r0, #20]
}
 80058ac:	4770      	bx	lr
 80058ae:	46c0      	nop			(mov r8, r8)

080058b0 <TIM_CounterModeConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));

  tmpcr1 = TIMx->CR1;
 80058b0:	8803      	ldrh	r3, [r0, #0]

  /* Reset the CMS and DIR Bits */
  tmpcr1 &= CR1_CounterMode_Mask;
 80058b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058b6:	059b      	lsls	r3, r3, #22
 80058b8:	0d9b      	lsrs	r3, r3, #22

  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
 80058ba:	4319      	orrs	r1, r3

  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
 80058bc:	8001      	strh	r1, [r0, #0]
}
 80058be:	4770      	bx	lr

080058c0 <TIM_SelectInputTrigger>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80058c0:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 80058c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058c6:	041b      	lsls	r3, r3, #16
 80058c8:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 80058ca:	4319      	orrs	r1, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80058cc:	8101      	strh	r1, [r0, #8]
}
 80058ce:	4770      	bx	lr

080058d0 <TIM_EncoderInterfaceConfig>:
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80058d0:	f8b0 c008 	ldrh.w	ip, [r0, #8]
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, u16 TIM_EncoderMode,
                                u16 TIM_IC1Polarity, u16 TIM_IC2Polarity)
{
 80058d4:	b530      	push	{r4, r5, lr}

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80058d6:	8b04      	ldrh	r4, [r0, #24]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058d8:	8c05      	ldrh	r5, [r0, #32]
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 80058da:	f424 7440 	bic.w	r4, r4, #768	; 0x300
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 80058de:	f025 0522 	bic.w	r5, r5, #34	; 0x22
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 80058e2:	f024 0403 	bic.w	r4, r4, #3	; 0x3
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 80058e6:	042d      	lsls	r5, r5, #16

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 80058e8:	f02c 0c07 	bic.w	ip, ip, #7	; 0x7
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 80058ec:	0424      	lsls	r4, r4, #16
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 80058ee:	0c2d      	lsrs	r5, r5, #16

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 80058f0:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 80058f4:	0c24      	lsrs	r4, r4, #16
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 80058f6:	432a      	orrs	r2, r5

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 80058f8:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 80058fc:	f444 7480 	orr.w	r4, r4, #256	; 0x100

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 8005900:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;
 8005904:	ea41 010c 	orr.w	r1, r1, ip

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 8005908:	f044 0401 	orr.w	r4, r4, #1	; 0x1

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 800590c:	b292      	uxth	r2, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800590e:	8101      	strh	r1, [r0, #8]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8005910:	8304      	strh	r4, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005912:	8402      	strh	r2, [r0, #32]
}
 8005914:	bd30      	pop	{r4, r5, pc}
 8005916:	46c0      	nop			(mov r8, r8)

08005918 <TIM_ForcedOC1Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr1 = TIMx->CCMR1;
 8005918:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1M Bits */
  tmpccmr1 &= CCMR_OC13M_Mask;
 800591a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800591e:	041b      	lsls	r3, r3, #16
 8005920:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
 8005922:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005924:	8301      	strh	r1, [r0, #24]
}
 8005926:	4770      	bx	lr

08005928 <TIM_ForcedOC2Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr1 = TIMx->CCMR1;
 8005928:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2M Bits */
  tmpccmr1 &= CCMR_OC24M_Mask;
 800592a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800592e:	041b      	lsls	r3, r3, #16
 8005930:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= (u16)(TIM_ForcedAction << 8);
 8005932:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005936:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005938:	8303      	strh	r3, [r0, #24]
}
 800593a:	4770      	bx	lr

0800593c <TIM_ForcedOC3Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr2 = TIMx->CCMR2;
 800593c:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC1M Bits */
  tmpccmr2 &= CCMR_OC13M_Mask;
 800593e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005942:	041b      	lsls	r3, r3, #16
 8005944:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
 8005946:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005948:	8381      	strh	r1, [r0, #28]
}
 800594a:	4770      	bx	lr

0800594c <TIM_ForcedOC4Config>:
  u16 tmpccmr2 = 0;

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 800594c:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC2M Bits */
  tmpccmr2 &= CCMR_OC24M_Mask;
 800594e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005952:	041b      	lsls	r3, r3, #16
 8005954:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= (u16)(TIM_ForcedAction << 8);
 8005956:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800595a:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 800595c:	8383      	strh	r3, [r0, #28]
}
 800595e:	4770      	bx	lr

08005960 <TIM_ARRPreloadConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005960:	b121      	cbz	r1, 800596c <TIM_ARRPreloadConfig+0xc>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= CR1_ARPE_Set;
 8005962:	8803      	ldrh	r3, [r0, #0]
 8005964:	b29b      	uxth	r3, r3
 8005966:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800596a:	e004      	b.n	8005976 <TIM_ARRPreloadConfig+0x16>
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= CR1_ARPE_Reset;
 800596c:	8803      	ldrh	r3, [r0, #0]
 800596e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005972:	059b      	lsls	r3, r3, #22
 8005974:	0d9b      	lsrs	r3, r3, #22
 8005976:	8003      	strh	r3, [r0, #0]
  }
}
 8005978:	4770      	bx	lr
 800597a:	46c0      	nop			(mov r8, r8)

0800597c <TIM_SelectCOM>:
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800597c:	b121      	cbz	r1, 8005988 <TIM_SelectCOM+0xc>
  {
    /* Set the COM Bit */
    TIMx->CR2 |= CR2_CCUS_Set;
 800597e:	8883      	ldrh	r3, [r0, #4]
 8005980:	b29b      	uxth	r3, r3
 8005982:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8005986:	e004      	b.n	8005992 <TIM_SelectCOM+0x16>
  }
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= CR2_CCUS_Reset;
 8005988:	8883      	ldrh	r3, [r0, #4]
 800598a:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 800598e:	041b      	lsls	r3, r3, #16
 8005990:	0c1b      	lsrs	r3, r3, #16
 8005992:	8083      	strh	r3, [r0, #4]
  }
}
 8005994:	4770      	bx	lr
 8005996:	46c0      	nop			(mov r8, r8)

08005998 <TIM_SelectCCDMA>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005998:	b121      	cbz	r1, 80059a4 <TIM_SelectCCDMA+0xc>
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= CR2_CCDS_Set;
 800599a:	8883      	ldrh	r3, [r0, #4]
 800599c:	b29b      	uxth	r3, r3
 800599e:	f043 0308 	orr.w	r3, r3, #8	; 0x8
 80059a2:	e004      	b.n	80059ae <TIM_SelectCCDMA+0x16>
  }
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= CR2_CCDS_Reset;
 80059a4:	8883      	ldrh	r3, [r0, #4]
 80059a6:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 80059aa:	041b      	lsls	r3, r3, #16
 80059ac:	0c1b      	lsrs	r3, r3, #16
 80059ae:	8083      	strh	r3, [r0, #4]
  }
}
 80059b0:	4770      	bx	lr
 80059b2:	46c0      	nop			(mov r8, r8)

080059b4 <TIM_CCPreloadControl>:
{ 
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80059b4:	b121      	cbz	r1, 80059c0 <TIM_CCPreloadControl+0xc>
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= CR2_CCPC_Set;
 80059b6:	8883      	ldrh	r3, [r0, #4]
 80059b8:	b29b      	uxth	r3, r3
 80059ba:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 80059be:	e004      	b.n	80059ca <TIM_CCPreloadControl+0x16>
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= CR2_CCPC_Reset;
 80059c0:	8883      	ldrh	r3, [r0, #4]
 80059c2:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 80059c6:	041b      	lsls	r3, r3, #16
 80059c8:	0c1b      	lsrs	r3, r3, #16
 80059ca:	8083      	strh	r3, [r0, #4]
  }
}
 80059cc:	4770      	bx	lr
 80059ce:	46c0      	nop			(mov r8, r8)

080059d0 <TIM_OC1PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 80059d0:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= CCMR_OC13PE_Reset;
 80059d2:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 80059d6:	041b      	lsls	r3, r3, #16
 80059d8:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 80059da:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80059dc:	8301      	strh	r1, [r0, #24]
}
 80059de:	4770      	bx	lr

080059e0 <TIM_OC2PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 80059e0:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= CCMR_OC24PE_Reset;
 80059e2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80059e6:	041b      	lsls	r3, r3, #16
 80059e8:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (u16)(TIM_OCPreload << 8);
 80059ea:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80059ee:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80059f0:	8303      	strh	r3, [r0, #24]
}
 80059f2:	4770      	bx	lr

080059f4 <TIM_OC3PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 80059f4:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= CCMR_OC13PE_Reset;
 80059f6:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 80059fa:	041b      	lsls	r3, r3, #16
 80059fc:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 80059fe:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005a00:	8381      	strh	r1, [r0, #28]
}
 8005a02:	4770      	bx	lr

08005a04 <TIM_OC4PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8005a04:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= CCMR_OC24PE_Reset;
 8005a06:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005a0a:	041b      	lsls	r3, r3, #16
 8005a0c:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (u16)(TIM_OCPreload << 8);
 8005a0e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005a12:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005a14:	8383      	strh	r3, [r0, #28]
}
 8005a16:	4770      	bx	lr

08005a18 <TIM_OC1FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8005a18:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1FE Bit */
  tmpccmr1 &= CCMR_OC13FE_Reset;
 8005a1a:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8005a1e:	041b      	lsls	r3, r3, #16
 8005a20:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
 8005a22:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8005a24:	8301      	strh	r1, [r0, #24]
}
 8005a26:	4770      	bx	lr

08005a28 <TIM_OC2FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8005a28:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2FE Bit */
  tmpccmr1 &= CCMR_OC24FE_Reset;
 8005a2a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005a2e:	041b      	lsls	r3, r3, #16
 8005a30:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (u16)(TIM_OCFast << 8);
 8005a32:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005a36:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8005a38:	8303      	strh	r3, [r0, #24]
}
 8005a3a:	4770      	bx	lr

08005a3c <TIM_OC3FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8005a3c:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3FE Bit */
  tmpccmr2 &= CCMR_OC13FE_Reset;
 8005a3e:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8005a42:	041b      	lsls	r3, r3, #16
 8005a44:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
 8005a46:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8005a48:	8381      	strh	r1, [r0, #28]
}
 8005a4a:	4770      	bx	lr

08005a4c <TIM_OC4FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8005a4c:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4FE Bit */
  tmpccmr2 &= CCMR_OC24FE_Reset;
 8005a4e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005a52:	041b      	lsls	r3, r3, #16
 8005a54:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (u16)(TIM_OCFast << 8);
 8005a56:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005a5a:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8005a5c:	8383      	strh	r3, [r0, #28]
}
 8005a5e:	4770      	bx	lr

08005a60 <TIM_ClearOC1Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8005a60:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1CE Bit */
  tmpccmr1 &= CCMR_OC13CE_Reset;
 8005a62:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005a66:	041b      	lsls	r3, r3, #16
 8005a68:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
 8005a6a:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005a6c:	8301      	strh	r1, [r0, #24]
}
 8005a6e:	4770      	bx	lr

08005a70 <TIM_ClearOC2Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8005a70:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2CE Bit */
  tmpccmr1 &= CCMR_OC24CE_Reset;
 8005a72:	045b      	lsls	r3, r3, #17
 8005a74:	0c5b      	lsrs	r3, r3, #17

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (u16)(TIM_OCClear << 8);
 8005a76:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005a7a:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005a7c:	8303      	strh	r3, [r0, #24]
}
 8005a7e:	4770      	bx	lr

08005a80 <TIM_ClearOC3Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 8005a80:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3CE Bit */
  tmpccmr2 &= CCMR_OC13CE_Reset;
 8005a82:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005a86:	041b      	lsls	r3, r3, #16
 8005a88:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
 8005a8a:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005a8c:	8381      	strh	r1, [r0, #28]
}
 8005a8e:	4770      	bx	lr

08005a90 <TIM_ClearOC4Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 8005a90:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4CE Bit */
  tmpccmr2 &= CCMR_OC24CE_Reset;
 8005a92:	045b      	lsls	r3, r3, #17
 8005a94:	0c5b      	lsrs	r3, r3, #17

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (u16)(TIM_OCClear << 8);
 8005a96:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005a9a:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005a9c:	8383      	strh	r3, [r0, #28]
}
 8005a9e:	4770      	bx	lr

08005aa0 <TIM_OC1PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8005aa0:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC1P Bit */
  tmpccer &= CCER_CC1P_Reset;
 8005aa2:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 8005aa6:	041b      	lsls	r3, r3, #16
 8005aa8:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCPolarity;
 8005aaa:	4319      	orrs	r1, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005aac:	8401      	strh	r1, [r0, #32]
}
 8005aae:	4770      	bx	lr

08005ab0 <TIM_OC1NPolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
 8005ab0:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC1NP Bit */
  tmpccer &= CCER_CC1NP_Reset;
 8005ab2:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8005ab6:	041b      	lsls	r3, r3, #16
 8005ab8:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCNPolarity;
 8005aba:	4319      	orrs	r1, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005abc:	8401      	strh	r1, [r0, #32]
}
 8005abe:	4770      	bx	lr

08005ac0 <TIM_OC2PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8005ac0:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC2P Bit */
  tmpccer &= CCER_CC2P_Reset;
 8005ac2:	f023 0320 	bic.w	r3, r3, #32	; 0x20
 8005ac6:	041b      	lsls	r3, r3, #16
 8005ac8:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 4);
 8005aca:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8005ace:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005ad0:	8403      	strh	r3, [r0, #32]
}
 8005ad2:	4770      	bx	lr

08005ad4 <TIM_OC2NPolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
 8005ad4:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC2NP Bit */
  tmpccer &= CCER_CC2NP_Reset;
 8005ad6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005ada:	041b      	lsls	r3, r3, #16
 8005adc:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCNPolarity << 4);
 8005ade:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8005ae2:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005ae4:	8403      	strh	r3, [r0, #32]
}
 8005ae6:	4770      	bx	lr

08005ae8 <TIM_OC3PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8005ae8:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC3P Bit */
  tmpccer &= CCER_CC3P_Reset;
 8005aea:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005aee:	041b      	lsls	r3, r3, #16
 8005af0:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 8);
 8005af2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005af6:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005af8:	8403      	strh	r3, [r0, #32]
}
 8005afa:	4770      	bx	lr

08005afc <TIM_OC3NPolarityConfig>:
 
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
 8005afc:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC3NP Bit */
  tmpccer &= CCER_CC3NP_Reset;
 8005afe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005b02:	041b      	lsls	r3, r3, #16
 8005b04:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCNPolarity << 8);
 8005b06:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005b0a:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005b0c:	8403      	strh	r3, [r0, #32]
}
 8005b0e:	4770      	bx	lr

08005b10 <TIM_OC4PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8005b10:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC4P Bit */
  tmpccer &= CCER_CC4P_Reset;
 8005b12:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005b16:	041b      	lsls	r3, r3, #16
 8005b18:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 12);
 8005b1a:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 8005b1e:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005b20:	8403      	strh	r3, [r0, #32]
}
 8005b22:	4770      	bx	lr

08005b24 <TIM_CCxCmd>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  /* Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005b24:	2301      	movs	r3, #1
 8005b26:	408b      	lsls	r3, r1

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCx << TIM_Channel);
 8005b28:	408a      	lsls	r2, r1
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  /* Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005b2a:	f8b0 c020 	ldrh.w	ip, [r0, #32]
 8005b2e:	fa1f fc8c 	uxth.w	ip, ip
 8005b32:	ea2c 0c03 	bic.w	ip, ip, r3
 8005b36:	f8a0 c020 	strh.w	ip, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCx << TIM_Channel);
 8005b3a:	8c03      	ldrh	r3, [r0, #32]
 8005b3c:	431a      	orrs	r2, r3
 8005b3e:	b292      	uxth	r2, r2
 8005b40:	8402      	strh	r2, [r0, #32]
}
 8005b42:	4770      	bx	lr

08005b44 <TIM_CCxNCmd>:
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCNE_Set << TIM_Channel)));
 8005b44:	2304      	movs	r3, #4
 8005b46:	408b      	lsls	r3, r1

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCxN << TIM_Channel);
 8005b48:	408a      	lsls	r2, r1
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCNE_Set << TIM_Channel)));
 8005b4a:	f8b0 c020 	ldrh.w	ip, [r0, #32]
 8005b4e:	fa1f fc8c 	uxth.w	ip, ip
 8005b52:	ea2c 0c03 	bic.w	ip, ip, r3
 8005b56:	f8a0 c020 	strh.w	ip, [r0, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCxN << TIM_Channel);
 8005b5a:	8c03      	ldrh	r3, [r0, #32]
 8005b5c:	431a      	orrs	r2, r3
 8005b5e:	b292      	uxth	r2, r2
 8005b60:	8402      	strh	r2, [r0, #32]
}
 8005b62:	4770      	bx	lr

08005b64 <TIM_SelectOCxM>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005b64:	2301      	movs	r3, #1
 8005b66:	408b      	lsls	r3, r1
*                       - TIM_ForcedAction_InActive
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_SelectOCxM(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_OCMode)
{
 8005b68:	4694      	mov	ip, r2
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005b6a:	8c02      	ldrh	r2, [r0, #32]
*                       - TIM_ForcedAction_InActive
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_SelectOCxM(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_OCMode)
{
 8005b6c:	b082      	sub	sp, #8
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005b6e:	b292      	uxth	r2, r2
 8005b70:	ea22 0203 	bic.w	r2, r2, r3

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8005b74:	2908      	cmp	r1, #8
 8005b76:	bf14      	ite	ne
 8005b78:	2300      	movne	r3, #0
 8005b7a:	2301      	moveq	r3, #1
 8005b7c:	2900      	cmp	r1, #0
 8005b7e:	bf08      	it	eq
 8005b80:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                       - TIM_ForcedAction_InActive
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_SelectOCxM(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_OCMode)
{
 8005b84:	9001      	str	r0, [sp, #4]
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005b86:	8402      	strh	r2, [r0, #32]

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8005b88:	b16b      	cbz	r3, 8005ba6 <TIM_SelectOCxM+0x42>
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) &= CCMR_OC13M_Mask;
 8005b8a:	f110 0218 	adds.w	r2, r0, #24	; 0x18
 8005b8e:	0849      	lsrs	r1, r1, #1
 8005b90:	5850      	ldr	r0, [r2, r1]
 8005b92:	f64f 738f 	movw	r3, #65423	; 0xff8f
 8005b96:	ea00 0303 	and.w	r3, r0, r3
 8005b9a:	5053      	str	r3, [r2, r1]
   
    /* Configure the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) |= TIM_OCMode;
 8005b9c:	5853      	ldr	r3, [r2, r1]
 8005b9e:	ea43 030c 	orr.w	r3, r3, ip
 8005ba2:	5053      	str	r3, [r2, r1]
 8005ba4:	e010      	b.n	8005bc8 <TIM_SelectOCxM+0x64>

  }
  else
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) &= CCMR_OC24M_Mask;
 8005ba6:	9801      	ldr	r0, [sp, #4]
 8005ba8:	1f0a      	subs	r2, r1, #4
 8005baa:	b292      	uxth	r2, r2
 8005bac:	3018      	adds	r0, #24
 8005bae:	0852      	lsrs	r2, r2, #1
 8005bb0:	5881      	ldr	r1, [r0, r2]
 8005bb2:	f648 73ff 	movw	r3, #36863	; 0x8fff
 8005bb6:	ea01 0303 	and.w	r3, r1, r3
 8005bba:	5083      	str	r3, [r0, r2]
    
    /* Configure the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) |= (u16)(TIM_OCMode << 8);
 8005bbc:	5881      	ldr	r1, [r0, r2]
 8005bbe:	ea4f 230c 	mov.w	r3, ip, lsl #8
 8005bc2:	b29b      	uxth	r3, r3
 8005bc4:	4319      	orrs	r1, r3
 8005bc6:	5081      	str	r1, [r0, r2]
  }
}
 8005bc8:	b002      	add	sp, #8
 8005bca:	4770      	bx	lr

08005bcc <TIM_UpdateDisableConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005bcc:	b121      	cbz	r1, 8005bd8 <TIM_UpdateDisableConfig+0xc>
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= CR1_UDIS_Set;
 8005bce:	8803      	ldrh	r3, [r0, #0]
 8005bd0:	b29b      	uxth	r3, r3
 8005bd2:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 8005bd6:	e004      	b.n	8005be2 <TIM_UpdateDisableConfig+0x16>
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= CR1_UDIS_Reset;
 8005bd8:	8803      	ldrh	r3, [r0, #0]
 8005bda:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 8005bde:	059b      	lsls	r3, r3, #22
 8005be0:	0d9b      	lsrs	r3, r3, #22
 8005be2:	8003      	strh	r3, [r0, #0]
  }
}
 8005be4:	4770      	bx	lr
 8005be6:	46c0      	nop			(mov r8, r8)

08005be8 <TIM_UpdateRequestConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
 8005be8:	b121      	cbz	r1, 8005bf4 <TIM_UpdateRequestConfig+0xc>
  {
    /* Set the URS Bit */
    TIMx->CR1 |= CR1_URS_Set;
 8005bea:	8803      	ldrh	r3, [r0, #0]
 8005bec:	b29b      	uxth	r3, r3
 8005bee:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8005bf2:	e004      	b.n	8005bfe <TIM_UpdateRequestConfig+0x16>
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= CR1_URS_Reset;
 8005bf4:	8803      	ldrh	r3, [r0, #0]
 8005bf6:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8005bfa:	059b      	lsls	r3, r3, #22
 8005bfc:	0d9b      	lsrs	r3, r3, #22
 8005bfe:	8003      	strh	r3, [r0, #0]
  }
}
 8005c00:	4770      	bx	lr
 8005c02:	46c0      	nop			(mov r8, r8)

08005c04 <TIM_SelectHallSensor>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005c04:	b121      	cbz	r1, 8005c10 <TIM_SelectHallSensor+0xc>
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= CR2_TI1S_Set;
 8005c06:	8883      	ldrh	r3, [r0, #4]
 8005c08:	b29b      	uxth	r3, r3
 8005c0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c0e:	e004      	b.n	8005c1a <TIM_SelectHallSensor+0x16>
  }
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= CR2_TI1S_Reset;
 8005c10:	8883      	ldrh	r3, [r0, #4]
 8005c12:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005c16:	041b      	lsls	r3, r3, #16
 8005c18:	0c1b      	lsrs	r3, r3, #16
 8005c1a:	8083      	strh	r3, [r0, #4]
  }
}
 8005c1c:	4770      	bx	lr
 8005c1e:	46c0      	nop			(mov r8, r8)

08005c20 <TIM_SelectOnePulseMode>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));

  /* Reset the OPM Bit */
  TIMx->CR1 &= CR1_OPM_Reset;
 8005c20:	8803      	ldrh	r3, [r0, #0]
 8005c22:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8005c26:	059b      	lsls	r3, r3, #22
 8005c28:	0d9b      	lsrs	r3, r3, #22
 8005c2a:	8003      	strh	r3, [r0, #0]

  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
 8005c2c:	8803      	ldrh	r3, [r0, #0]
 8005c2e:	b29b      	uxth	r3, r3
 8005c30:	4319      	orrs	r1, r3
 8005c32:	8001      	strh	r1, [r0, #0]
}
 8005c34:	4770      	bx	lr
 8005c36:	46c0      	nop			(mov r8, r8)

08005c38 <TIM_SelectOutputTrigger>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
  assert_param(IS_TIM_PERIPH_TRGO(TIMx, TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= CR2_MMS_Mask;
 8005c38:	8883      	ldrh	r3, [r0, #4]
 8005c3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c3e:	041b      	lsls	r3, r3, #16
 8005c40:	0c1b      	lsrs	r3, r3, #16
 8005c42:	8083      	strh	r3, [r0, #4]

  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 8005c44:	8883      	ldrh	r3, [r0, #4]
 8005c46:	b29b      	uxth	r3, r3
 8005c48:	4319      	orrs	r1, r3
 8005c4a:	8081      	strh	r1, [r0, #4]
}
 8005c4c:	4770      	bx	lr
 8005c4e:	46c0      	nop			(mov r8, r8)

08005c50 <TIM_SelectSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));

  /* Reset the SMS Bits */
  TIMx->SMCR &= SMCR_SMS_Mask;
 8005c50:	8903      	ldrh	r3, [r0, #8]
 8005c52:	f023 0307 	bic.w	r3, r3, #7	; 0x7
 8005c56:	041b      	lsls	r3, r3, #16
 8005c58:	0c1b      	lsrs	r3, r3, #16
 8005c5a:	8103      	strh	r3, [r0, #8]

  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 8005c5c:	8903      	ldrh	r3, [r0, #8]
 8005c5e:	b29b      	uxth	r3, r3
 8005c60:	4319      	orrs	r1, r3
 8005c62:	8101      	strh	r1, [r0, #8]
}
 8005c64:	4770      	bx	lr
 8005c66:	46c0      	nop			(mov r8, r8)

08005c68 <TIM_SelectMasterSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));

  /* Reset the MSM Bit */
  TIMx->SMCR &= SMCR_MSM_Reset;
 8005c68:	8903      	ldrh	r3, [r0, #8]
 8005c6a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005c6e:	041b      	lsls	r3, r3, #16
 8005c70:	0c1b      	lsrs	r3, r3, #16
 8005c72:	8103      	strh	r3, [r0, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 8005c74:	8903      	ldrh	r3, [r0, #8]
 8005c76:	b29b      	uxth	r3, r3
 8005c78:	4319      	orrs	r1, r3
 8005c7a:	8101      	strh	r1, [r0, #8]
}
 8005c7c:	4770      	bx	lr
 8005c7e:	46c0      	nop			(mov r8, r8)

08005c80 <TIM_SetCounter>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 8005c80:	8481      	strh	r1, [r0, #36]
}
 8005c82:	4770      	bx	lr

08005c84 <TIM_SetAutoreload>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 8005c84:	8581      	strh	r1, [r0, #44]
}
 8005c86:	4770      	bx	lr

08005c88 <TIM_SetCompare1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 8005c88:	8681      	strh	r1, [r0, #52]
}
 8005c8a:	4770      	bx	lr

08005c8c <TIM_SetCompare2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 8005c8c:	8701      	strh	r1, [r0, #56]
}
 8005c8e:	4770      	bx	lr

08005c90 <TIM_SetCompare3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 8005c90:	8781      	strh	r1, [r0, #60]
}
 8005c92:	4770      	bx	lr

08005c94 <TIM_SetCompare4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 8005c94:	f8a0 1040 	strh.w	r1, [r0, #64]
}
 8005c98:	4770      	bx	lr
 8005c9a:	46c0      	nop			(mov r8, r8)

08005c9c <TIM_SetIC1Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8005c9c:	8b03      	ldrh	r3, [r0, #24]
 8005c9e:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 8005ca2:	041b      	lsls	r3, r3, #16
 8005ca4:	0c1b      	lsrs	r3, r3, #16
 8005ca6:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8005ca8:	8b03      	ldrh	r3, [r0, #24]
 8005caa:	b29b      	uxth	r3, r3
 8005cac:	4319      	orrs	r1, r3
 8005cae:	8301      	strh	r1, [r0, #24]
}
 8005cb0:	4770      	bx	lr
 8005cb2:	46c0      	nop			(mov r8, r8)

08005cb4 <TIM_SetIC2Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8005cb4:	8b03      	ldrh	r3, [r0, #24]
 8005cb6:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005cba:	041b      	lsls	r3, r3, #16
 8005cbc:	0c1b      	lsrs	r3, r3, #16
 8005cbe:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 8005cc0:	8b03      	ldrh	r3, [r0, #24]
 8005cc2:	b29b      	uxth	r3, r3
 8005cc4:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005cc8:	b29b      	uxth	r3, r3
 8005cca:	8303      	strh	r3, [r0, #24]
}
 8005ccc:	4770      	bx	lr
 8005cce:	46c0      	nop			(mov r8, r8)

08005cd0 <TIM_SetIC3Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 8005cd0:	8b83      	ldrh	r3, [r0, #28]
 8005cd2:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 8005cd6:	041b      	lsls	r3, r3, #16
 8005cd8:	0c1b      	lsrs	r3, r3, #16
 8005cda:	8383      	strh	r3, [r0, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8005cdc:	8b83      	ldrh	r3, [r0, #28]
 8005cde:	b29b      	uxth	r3, r3
 8005ce0:	4319      	orrs	r1, r3
 8005ce2:	8381      	strh	r1, [r0, #28]
}
 8005ce4:	4770      	bx	lr
 8005ce6:	46c0      	nop			(mov r8, r8)

08005ce8 <TIM_SetIC4Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 8005ce8:	8b83      	ldrh	r3, [r0, #28]
 8005cea:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005cee:	041b      	lsls	r3, r3, #16
 8005cf0:	0c1b      	lsrs	r3, r3, #16
 8005cf2:	8383      	strh	r3, [r0, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (u16)(TIM_ICPSC << 8);
 8005cf4:	8b83      	ldrh	r3, [r0, #28]
 8005cf6:	b29b      	uxth	r3, r3
 8005cf8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005cfc:	b29b      	uxth	r3, r3
 8005cfe:	8383      	strh	r3, [r0, #28]
}
 8005d00:	4770      	bx	lr
 8005d02:	46c0      	nop			(mov r8, r8)

08005d04 <TIM_SetClockDivision>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));

  /* Reset the CKD Bits */
  TIMx->CR1 &= CR1_CKD_Mask;
 8005d04:	8803      	ldrh	r3, [r0, #0]
 8005d06:	b2db      	uxtb	r3, r3
 8005d08:	8003      	strh	r3, [r0, #0]

  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
 8005d0a:	8803      	ldrh	r3, [r0, #0]
 8005d0c:	b29b      	uxth	r3, r3
 8005d0e:	4319      	orrs	r1, r3
 8005d10:	8001      	strh	r1, [r0, #0]
}
 8005d12:	4770      	bx	lr

08005d14 <TIM_GetCapture1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 8005d14:	8e80      	ldrh	r0, [r0, #52]
 8005d16:	b280      	uxth	r0, r0
}
 8005d18:	4770      	bx	lr
 8005d1a:	46c0      	nop			(mov r8, r8)

08005d1c <TIM_GetCapture2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 8005d1c:	8f00      	ldrh	r0, [r0, #56]
 8005d1e:	b280      	uxth	r0, r0
}
 8005d20:	4770      	bx	lr
 8005d22:	46c0      	nop			(mov r8, r8)

08005d24 <TIM_GetCapture3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 

  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
 8005d24:	8f80      	ldrh	r0, [r0, #60]
 8005d26:	b280      	uxth	r0, r0
}
 8005d28:	4770      	bx	lr
 8005d2a:	46c0      	nop			(mov r8, r8)

08005d2c <TIM_GetCapture4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
 8005d2c:	f8b0 0040 	ldrh.w	r0, [r0, #64]
 8005d30:	b280      	uxth	r0, r0
}
 8005d32:	4770      	bx	lr

08005d34 <TIM_GetCounter>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Counter Register value */
  return TIMx->CNT;
 8005d34:	8c80      	ldrh	r0, [r0, #36]
 8005d36:	b280      	uxth	r0, r0
}
 8005d38:	4770      	bx	lr
 8005d3a:	46c0      	nop			(mov r8, r8)

08005d3c <TIM_GetPrescaler>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Prescaler Register value */
  return TIMx->PSC;
 8005d3c:	8d00      	ldrh	r0, [r0, #40]
 8005d3e:	b280      	uxth	r0, r0
}
 8005d40:	4770      	bx	lr
 8005d42:	46c0      	nop			(mov r8, r8)

08005d44 <TIM_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
  assert_param(IS_TIM_PERIPH_FLAG(TIMx, TIM_FLAG));
  
  if ((TIMx->SR & TIM_FLAG) != (u16)RESET)
 8005d44:	8a03      	ldrh	r3, [r0, #16]
 8005d46:	4219      	tst	r1, r3
 8005d48:	bf0c      	ite	eq
 8005d4a:	2000      	moveq	r0, #0
 8005d4c:	2001      	movne	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8005d4e:	4770      	bx	lr

08005d50 <TIM_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_CLEAR_FLAG(TIMx, TIM_FLAG));
   
  /* Clear the flags */
  TIMx->SR = (u16)~TIM_FLAG;
 8005d50:	ea6f 0101 	mvn.w	r1, r1
 8005d54:	b289      	uxth	r1, r1
 8005d56:	8201      	strh	r1, [r0, #16]
}
 8005d58:	4770      	bx	lr
 8005d5a:	46c0      	nop			(mov r8, r8)

08005d5c <TIM_GetITStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8005d5c:	8a03      	ldrh	r3, [r0, #16]
  
  itenable = TIMx->DIER & TIM_IT;
 8005d5e:	8982      	ldrh	r2, [r0, #12]

  if ((itstatus != (u16)RESET) && (itenable != (u16)RESET))
 8005d60:	4219      	tst	r1, r3
 8005d62:	bf0c      	ite	eq
 8005d64:	2000      	moveq	r0, #0
 8005d66:	2001      	movne	r0, #1
 8005d68:	4211      	tst	r1, r2
 8005d6a:	bf0c      	ite	eq
 8005d6c:	2000      	moveq	r0, #0
 8005d6e:	f000 0001 	andne.w	r0, r0, #1	; 0x1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8005d72:	4770      	bx	lr

08005d74 <TIM_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));

  /* Clear the IT pending Bit */
  TIMx->SR = (u16)~TIM_IT;
 8005d74:	ea6f 0101 	mvn.w	r1, r1
 8005d78:	b289      	uxth	r1, r1
 8005d7a:	8201      	strh	r1, [r0, #16]
}
 8005d7c:	4770      	bx	lr
 8005d7e:	46c0      	nop			(mov r8, r8)

08005d80 <TIM_DeInit>:
* Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8005d80:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 8005d82:	4b2f      	ldr	r3, [pc, #188]	(8005e40 <TIM_DeInit+0xc0>)
* Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8005d84:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 8005d86:	4298      	cmp	r0, r3
* Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8005d88:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 8005d8a:	d037      	beq.n	8005dfc <TIM_DeInit+0x7c>
 8005d8c:	d80b      	bhi.n	8005da6 <TIM_DeInit+0x26>
 8005d8e:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8005d92:	4298      	cmp	r0, r3
 8005d94:	d026      	beq.n	8005de4 <TIM_DeInit+0x64>
 8005d96:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005d9a:	4298      	cmp	r0, r3
 8005d9c:	d028      	beq.n	8005df0 <TIM_DeInit+0x70>
 8005d9e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8005da2:	d14a      	bne.n	8005e3a <TIM_DeInit+0xba>
 8005da4:	e018      	b.n	8005dd8 <TIM_DeInit+0x58>
 8005da6:	4b27      	ldr	r3, [pc, #156]	(8005e44 <TIM_DeInit+0xc4>)
 8005da8:	4298      	cmp	r0, r3
 8005daa:	d033      	beq.n	8005e14 <TIM_DeInit+0x94>
 8005dac:	d804      	bhi.n	8005db8 <TIM_DeInit+0x38>
 8005dae:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8005db2:	4298      	cmp	r0, r3
 8005db4:	d141      	bne.n	8005e3a <TIM_DeInit+0xba>
 8005db6:	e027      	b.n	8005e08 <TIM_DeInit+0x88>
 8005db8:	4b23      	ldr	r3, [pc, #140]	(8005e48 <TIM_DeInit+0xc8>)
 8005dba:	4298      	cmp	r0, r3
 8005dbc:	d004      	beq.n	8005dc8 <TIM_DeInit+0x48>
 8005dbe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005dc2:	4298      	cmp	r0, r3
 8005dc4:	d139      	bne.n	8005e3a <TIM_DeInit+0xba>
 8005dc6:	e02e      	b.n	8005e26 <TIM_DeInit+0xa6>
  {
    case TIM1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 8005dc8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005dcc:	2101      	movs	r1, #1
 8005dce:	f7ff f8bf 	bl	8004f50 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 8005dd2:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005dd6:	e02d      	b.n	8005e34 <TIM_DeInit+0xb4>
      break; 
      
    case TIM2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 8005dd8:	2001      	movs	r0, #1
 8005dda:	2101      	movs	r1, #1
 8005ddc:	f7ff f8c6 	bl	8004f6c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 8005de0:	2001      	movs	r0, #1
 8005de2:	e01c      	b.n	8005e1e <TIM_DeInit+0x9e>
      break;
 
    case TIM3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 8005de4:	2002      	movs	r0, #2
 8005de6:	2101      	movs	r1, #1
 8005de8:	f7ff f8c0 	bl	8004f6c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 8005dec:	2002      	movs	r0, #2
 8005dee:	e016      	b.n	8005e1e <TIM_DeInit+0x9e>
      break;
 
    case TIM4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 8005df0:	2004      	movs	r0, #4
 8005df2:	2101      	movs	r1, #1
 8005df4:	f7ff f8ba 	bl	8004f6c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 8005df8:	2004      	movs	r0, #4
 8005dfa:	e010      	b.n	8005e1e <TIM_DeInit+0x9e>
      break;
      
    case TIM5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 8005dfc:	2008      	movs	r0, #8
 8005dfe:	2101      	movs	r1, #1
 8005e00:	f7ff f8b4 	bl	8004f6c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 8005e04:	2008      	movs	r0, #8
 8005e06:	e00a      	b.n	8005e1e <TIM_DeInit+0x9e>
      break;
      
    case TIM6_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 8005e08:	2010      	movs	r0, #16
 8005e0a:	2101      	movs	r1, #1
 8005e0c:	f7ff f8ae 	bl	8004f6c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 8005e10:	2010      	movs	r0, #16
 8005e12:	e004      	b.n	8005e1e <TIM_DeInit+0x9e>
      break;
      
    case TIM7_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 8005e14:	2020      	movs	r0, #32
 8005e16:	2101      	movs	r1, #1
 8005e18:	f7ff f8a8 	bl	8004f6c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 8005e1c:	2020      	movs	r0, #32
 8005e1e:	2100      	movs	r1, #0
 8005e20:	f7ff f8a4 	bl	8004f6c <RCC_APB1PeriphResetCmd>
 8005e24:	e009      	b.n	8005e3a <TIM_DeInit+0xba>
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 8005e26:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8005e2a:	2101      	movs	r1, #1
 8005e2c:	f7ff f890 	bl	8004f50 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 8005e30:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8005e34:	2100      	movs	r1, #0
 8005e36:	f7ff f88b 	bl	8004f50 <RCC_APB2PeriphResetCmd>
      break; 
      
    default:
      break;
  }
}
 8005e3a:	b003      	add	sp, #12
 8005e3c:	bd00      	pop	{pc}
 8005e3e:	46c0      	nop			(mov r8, r8)
 8005e40:	40000c00 	.word	0x40000c00
 8005e44:	40001400 	.word	0x40001400
 8005e48:	40012c00 	.word	0x40012c00

08005e4c <USART_StructInit>:
* Return         : None
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8005e4c:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8005e50:	6003      	str	r3, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8005e52:	f04f 0300 	mov.w	r3, #0	; 0x0
 8005e56:	8083      	strh	r3, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 8005e58:	80c3      	strh	r3, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 8005e5a:	8103      	strh	r3, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8005e5c:	f04f 030c 	mov.w	r3, #12	; 0xc
 8005e60:	8143      	strh	r3, [r0, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 8005e62:	f04f 0300 	mov.w	r3, #0	; 0x0
 8005e66:	8183      	strh	r3, [r0, #12]
}
 8005e68:	4770      	bx	lr
 8005e6a:	46c0      	nop			(mov r8, r8)

08005e6c <USART_ClockInit>:
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005e6c:	f8b1 c000 	ldrh.w	ip, [r1]
 8005e70:	884b      	ldrh	r3, [r1, #2]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8005e72:	8a02      	ldrh	r2, [r0, #16]
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005e74:	ea43 030c 	orr.w	r3, r3, ip
 8005e78:	f8b1 c004 	ldrh.w	ip, [r1, #4]
 8005e7c:	88c9      	ldrh	r1, [r1, #6]
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 8005e7e:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005e82:	ea43 030c 	orr.w	r3, r3, ip
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 8005e86:	0412      	lsls	r2, r2, #16
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005e88:	430b      	orrs	r3, r1
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 8005e8a:	0c12      	lsrs	r2, r2, #16
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005e8c:	b29b      	uxth	r3, r3
 8005e8e:	4313      	orrs	r3, r2
 8005e90:	8203      	strh	r3, [r0, #16]
}
 8005e92:	4770      	bx	lr

08005e94 <USART_ClockStructInit>:
* Return         : None
*******************************************************************************/
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 8005e94:	f04f 0300 	mov.w	r3, #0	; 0x0
 8005e98:	8003      	strh	r3, [r0, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 8005e9a:	8043      	strh	r3, [r0, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 8005e9c:	8083      	strh	r3, [r0, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 8005e9e:	80c3      	strh	r3, [r0, #6]
}
 8005ea0:	4770      	bx	lr
 8005ea2:	46c0      	nop			(mov r8, r8)

08005ea4 <USART_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005ea4:	b121      	cbz	r1, 8005eb0 <USART_Cmd+0xc>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8005ea6:	8983      	ldrh	r3, [r0, #12]
 8005ea8:	b29b      	uxth	r3, r3
 8005eaa:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005eae:	e004      	b.n	8005eba <USART_Cmd+0x16>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 8005eb0:	8983      	ldrh	r3, [r0, #12]
 8005eb2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005eb6:	041b      	lsls	r3, r3, #16
 8005eb8:	0c1b      	lsrs	r3, r3, #16
 8005eba:	8183      	strh	r3, [r0, #12]
  }
}
 8005ebc:	4770      	bx	lr
 8005ebe:	46c0      	nop			(mov r8, r8)

08005ec0 <USART_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  usartxbase = (*(u32*)&(USARTx));

  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 8005ec0:	b2cb      	uxtb	r3, r1
 8005ec2:	ea4f 1c53 	mov.w	ip, r3, lsr #5

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 8005ec6:	f001 011f 	and.w	r1, r1, #31	; 0x1f
 8005eca:	2301      	movs	r3, #1
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ITConfig(USART_TypeDef* USARTx, u16 USART_IT, FunctionalState NewState)
{
 8005ecc:	b082      	sub	sp, #8
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 8005ece:	fa13 f101 	lsls.w	r1, r3, r1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8005ed2:	f1bc 0f01 	cmp.w	ip, #1	; 0x1
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ITConfig(USART_TypeDef* USARTx, u16 USART_IT, FunctionalState NewState)
{
 8005ed6:	9001      	str	r0, [sp, #4]
  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8005ed8:	d101      	bne.n	8005ede <USART_ITConfig+0x1e>
  {
    usartxbase += 0x0C;
 8005eda:	300c      	adds	r0, #12
 8005edc:	e005      	b.n	8005eea <USART_ITConfig+0x2a>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8005ede:	f1bc 0f02 	cmp.w	ip, #2	; 0x2
 8005ee2:	d101      	bne.n	8005ee8 <USART_ITConfig+0x28>
  {
    usartxbase += 0x10;
 8005ee4:	3010      	adds	r0, #16
 8005ee6:	e000      	b.n	8005eea <USART_ITConfig+0x2a>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8005ee8:	3014      	adds	r0, #20
  }
  if (NewState != DISABLE)
 8005eea:	b112      	cbz	r2, 8005ef2 <USART_ITConfig+0x32>
  {
    *(vu32*)usartxbase  |= itmask;
 8005eec:	6803      	ldr	r3, [r0, #0]
 8005eee:	430b      	orrs	r3, r1
 8005ef0:	e002      	b.n	8005ef8 <USART_ITConfig+0x38>
  }
  else
  {
    *(vu32*)usartxbase &= ~itmask;
 8005ef2:	6803      	ldr	r3, [r0, #0]
 8005ef4:	ea23 0301 	bic.w	r3, r3, r1
 8005ef8:	6003      	str	r3, [r0, #0]
  }
}
 8005efa:	b002      	add	sp, #8
 8005efc:	4770      	bx	lr
 8005efe:	46c0      	nop			(mov r8, r8)

08005f00 <USART_DMACmd>:
  /* Check the parameters */
  assert_param(IS_USART_1234_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 8005f00:	b122      	cbz	r2, 8005f0c <USART_DMACmd+0xc>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8005f02:	8a83      	ldrh	r3, [r0, #20]
 8005f04:	b29b      	uxth	r3, r3
 8005f06:	ea41 0303 	orr.w	r3, r1, r3
 8005f0a:	e003      	b.n	8005f14 <USART_DMACmd+0x14>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (u16)~USART_DMAReq;
 8005f0c:	8a83      	ldrh	r3, [r0, #20]
 8005f0e:	b29b      	uxth	r3, r3
 8005f10:	ea23 0301 	bic.w	r3, r3, r1
 8005f14:	8283      	strh	r3, [r0, #20]
  }
}
 8005f16:	4770      	bx	lr

08005f18 <USART_SetAddress>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= CR2_Address_Mask;
 8005f18:	8a03      	ldrh	r3, [r0, #16]
 8005f1a:	f023 030f 	bic.w	r3, r3, #15	; 0xf
 8005f1e:	041b      	lsls	r3, r3, #16
 8005f20:	0c1b      	lsrs	r3, r3, #16
 8005f22:	8203      	strh	r3, [r0, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 8005f24:	8a03      	ldrh	r3, [r0, #16]
 8005f26:	b29b      	uxth	r3, r3
 8005f28:	430b      	orrs	r3, r1
 8005f2a:	8203      	strh	r3, [r0, #16]
}
 8005f2c:	4770      	bx	lr
 8005f2e:	46c0      	nop			(mov r8, r8)

08005f30 <USART_WakeUpConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= CR1_WAKE_Mask;
 8005f30:	8983      	ldrh	r3, [r0, #12]
 8005f32:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005f36:	041b      	lsls	r3, r3, #16
 8005f38:	0c1b      	lsrs	r3, r3, #16
 8005f3a:	8183      	strh	r3, [r0, #12]
  USARTx->CR1 |= USART_WakeUp;
 8005f3c:	8983      	ldrh	r3, [r0, #12]
 8005f3e:	b29b      	uxth	r3, r3
 8005f40:	4319      	orrs	r1, r3
 8005f42:	8181      	strh	r1, [r0, #12]
}
 8005f44:	4770      	bx	lr
 8005f46:	46c0      	nop			(mov r8, r8)

08005f48 <USART_ReceiverWakeUpCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 8005f48:	b121      	cbz	r1, 8005f54 <USART_ReceiverWakeUpCmd+0xc>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
 8005f4a:	8983      	ldrh	r3, [r0, #12]
 8005f4c:	b29b      	uxth	r3, r3
 8005f4e:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 8005f52:	e004      	b.n	8005f5e <USART_ReceiverWakeUpCmd+0x16>
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= CR1_RWU_Reset;
 8005f54:	8983      	ldrh	r3, [r0, #12]
 8005f56:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 8005f5a:	041b      	lsls	r3, r3, #16
 8005f5c:	0c1b      	lsrs	r3, r3, #16
 8005f5e:	8183      	strh	r3, [r0, #12]
  }
}
 8005f60:	4770      	bx	lr
 8005f62:	46c0      	nop			(mov r8, r8)

08005f64 <USART_LINBreakDetectLengthConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= CR2_LBDL_Mask;
 8005f64:	8a03      	ldrh	r3, [r0, #16]
 8005f66:	f023 0320 	bic.w	r3, r3, #32	; 0x20
 8005f6a:	041b      	lsls	r3, r3, #16
 8005f6c:	0c1b      	lsrs	r3, r3, #16
 8005f6e:	8203      	strh	r3, [r0, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 8005f70:	8a03      	ldrh	r3, [r0, #16]
 8005f72:	b29b      	uxth	r3, r3
 8005f74:	4319      	orrs	r1, r3
 8005f76:	8201      	strh	r1, [r0, #16]
}
 8005f78:	4770      	bx	lr
 8005f7a:	46c0      	nop			(mov r8, r8)

08005f7c <USART_LINCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005f7c:	b121      	cbz	r1, 8005f88 <USART_LINCmd+0xc>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
 8005f7e:	8a03      	ldrh	r3, [r0, #16]
 8005f80:	b29b      	uxth	r3, r3
 8005f82:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005f86:	e004      	b.n	8005f92 <USART_LINCmd+0x16>
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= CR2_LINEN_Reset;
 8005f88:	8a03      	ldrh	r3, [r0, #16]
 8005f8a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005f8e:	041b      	lsls	r3, r3, #16
 8005f90:	0c1b      	lsrs	r3, r3, #16
 8005f92:	8203      	strh	r3, [r0, #16]
  }
}
 8005f94:	4770      	bx	lr
 8005f96:	46c0      	nop			(mov r8, r8)

08005f98 <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (u16)0x01FF);
 8005f98:	05c9      	lsls	r1, r1, #23
 8005f9a:	0dc9      	lsrs	r1, r1, #23
 8005f9c:	8081      	strh	r1, [r0, #4]
}
 8005f9e:	4770      	bx	lr

08005fa0 <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (u16)(USARTx->DR & (u16)0x01FF);
 8005fa0:	8880      	ldrh	r0, [r0, #4]
 8005fa2:	05c0      	lsls	r0, r0, #23
 8005fa4:	0dc0      	lsrs	r0, r0, #23
}
 8005fa6:	4770      	bx	lr

08005fa8 <USART_SendBreak>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= CR1_SBK_Set;
 8005fa8:	8983      	ldrh	r3, [r0, #12]
 8005faa:	b29b      	uxth	r3, r3
 8005fac:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8005fb0:	8183      	strh	r3, [r0, #12]
}
 8005fb2:	4770      	bx	lr

08005fb4 <USART_SetGuardTime>:
{    
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= GTPR_LSB_Mask;
 8005fb4:	8b03      	ldrh	r3, [r0, #24]
 8005fb6:	b2db      	uxtb	r3, r3
 8005fb8:	8303      	strh	r3, [r0, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (u16)((u16)USART_GuardTime << 0x08);
 8005fba:	8b03      	ldrh	r3, [r0, #24]
 8005fbc:	b29b      	uxth	r3, r3
 8005fbe:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005fc2:	8303      	strh	r3, [r0, #24]
}
 8005fc4:	4770      	bx	lr
 8005fc6:	46c0      	nop			(mov r8, r8)

08005fc8 <USART_SetPrescaler>:
{ 
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= GTPR_MSB_Mask;
 8005fc8:	8b03      	ldrh	r3, [r0, #24]
 8005fca:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8005fce:	8303      	strh	r3, [r0, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 8005fd0:	8b03      	ldrh	r3, [r0, #24]
 8005fd2:	b29b      	uxth	r3, r3
 8005fd4:	430b      	orrs	r3, r1
 8005fd6:	8303      	strh	r3, [r0, #24]
}
 8005fd8:	4770      	bx	lr
 8005fda:	46c0      	nop			(mov r8, r8)

08005fdc <USART_SmartCardCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005fdc:	b121      	cbz	r1, 8005fe8 <USART_SmartCardCmd+0xc>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
 8005fde:	8a83      	ldrh	r3, [r0, #20]
 8005fe0:	b29b      	uxth	r3, r3
 8005fe2:	f043 0320 	orr.w	r3, r3, #32	; 0x20
 8005fe6:	e004      	b.n	8005ff2 <USART_SmartCardCmd+0x16>
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= CR3_SCEN_Reset;
 8005fe8:	8a83      	ldrh	r3, [r0, #20]
 8005fea:	f023 0320 	bic.w	r3, r3, #32	; 0x20
 8005fee:	041b      	lsls	r3, r3, #16
 8005ff0:	0c1b      	lsrs	r3, r3, #16
 8005ff2:	8283      	strh	r3, [r0, #20]
  }
}
 8005ff4:	4770      	bx	lr
 8005ff6:	46c0      	nop			(mov r8, r8)

08005ff8 <USART_SmartCardNACKCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005ff8:	b121      	cbz	r1, 8006004 <USART_SmartCardNACKCmd+0xc>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
 8005ffa:	8a83      	ldrh	r3, [r0, #20]
 8005ffc:	b29b      	uxth	r3, r3
 8005ffe:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 8006002:	e004      	b.n	800600e <USART_SmartCardNACKCmd+0x16>
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= CR3_NACK_Reset;
 8006004:	8a83      	ldrh	r3, [r0, #20]
 8006006:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 800600a:	041b      	lsls	r3, r3, #16
 800600c:	0c1b      	lsrs	r3, r3, #16
 800600e:	8283      	strh	r3, [r0, #20]
  }
}
 8006010:	4770      	bx	lr
 8006012:	46c0      	nop			(mov r8, r8)

08006014 <USART_HalfDuplexCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8006014:	b121      	cbz	r1, 8006020 <USART_HalfDuplexCmd+0xc>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
 8006016:	8a83      	ldrh	r3, [r0, #20]
 8006018:	b29b      	uxth	r3, r3
 800601a:	f043 0308 	orr.w	r3, r3, #8	; 0x8
 800601e:	e004      	b.n	800602a <USART_HalfDuplexCmd+0x16>
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= CR3_HDSEL_Reset;
 8006020:	8a83      	ldrh	r3, [r0, #20]
 8006022:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8006026:	041b      	lsls	r3, r3, #16
 8006028:	0c1b      	lsrs	r3, r3, #16
 800602a:	8283      	strh	r3, [r0, #20]
  }
}
 800602c:	4770      	bx	lr
 800602e:	46c0      	nop			(mov r8, r8)

08006030 <USART_IrDAConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= CR3_IRLP_Mask;
 8006030:	8a83      	ldrh	r3, [r0, #20]
 8006032:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8006036:	041b      	lsls	r3, r3, #16
 8006038:	0c1b      	lsrs	r3, r3, #16
 800603a:	8283      	strh	r3, [r0, #20]
  USARTx->CR3 |= USART_IrDAMode;
 800603c:	8a83      	ldrh	r3, [r0, #20]
 800603e:	b29b      	uxth	r3, r3
 8006040:	4319      	orrs	r1, r3
 8006042:	8281      	strh	r1, [r0, #20]
}
 8006044:	4770      	bx	lr
 8006046:	46c0      	nop			(mov r8, r8)

08006048 <USART_IrDACmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8006048:	b121      	cbz	r1, 8006054 <USART_IrDACmd+0xc>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
 800604a:	8a83      	ldrh	r3, [r0, #20]
 800604c:	b29b      	uxth	r3, r3
 800604e:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 8006052:	e004      	b.n	800605e <USART_IrDACmd+0x16>
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= CR3_IREN_Reset;
 8006054:	8a83      	ldrh	r3, [r0, #20]
 8006056:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 800605a:	041b      	lsls	r3, r3, #16
 800605c:	0c1b      	lsrs	r3, r3, #16
 800605e:	8283      	strh	r3, [r0, #20]
  }
}
 8006060:	4770      	bx	lr
 8006062:	46c0      	nop			(mov r8, r8)

08006064 <USART_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   

  if ((USARTx->SR & USART_FLAG) != (u16)RESET)
 8006064:	8803      	ldrh	r3, [r0, #0]
 8006066:	4219      	tst	r1, r3
 8006068:	bf0c      	ite	eq
 800606a:	2000      	moveq	r0, #0
 800606c:	2001      	movne	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 800606e:	4770      	bx	lr

08006070 <USART_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CLEAR_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   
   
  USARTx->SR = (u16)~USART_FLAG;
 8006070:	ea6f 0101 	mvn.w	r1, r1
 8006074:	b289      	uxth	r1, r1
 8006076:	8001      	strh	r1, [r0, #0]
}
 8006078:	4770      	bx	lr
 800607a:	46c0      	nop			(mov r8, r8)

0800607c <USART_GetITStatus>:
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */  
  
  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 800607c:	b2cb      	uxtb	r3, r1
 800607e:	ea4f 1c53 	mov.w	ip, r3, lsr #5

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 8006082:	f001 021f 	and.w	r2, r1, #31	; 0x1f
 8006086:	2301      	movs	r3, #1
 8006088:	fa13 f202 	lsls.w	r2, r3, r2
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 800608c:	f1bc 0f01 	cmp.w	ip, #1	; 0x1
  {
    itmask &= USARTx->CR1;
 8006090:	bf08      	it	eq
 8006092:	8983      	ldrheq	r3, [r0, #12]
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8006094:	d004      	beq.n	80060a0 <USART_GetITStatus+0x24>
  {
    itmask &= USARTx->CR1;
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8006096:	f1bc 0f02 	cmp.w	ip, #2	; 0x2
  {
    itmask &= USARTx->CR2;
 800609a:	bf0c      	ite	eq
 800609c:	8a03      	ldrheq	r3, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 800609e:	8a83      	ldrhne	r3, [r0, #20]
 80060a0:	b29b      	uxth	r3, r3
 80060a2:	ea02 0c03 	and.w	ip, r2, r3
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
 80060a6:	0a0b      	lsrs	r3, r1, #8
 80060a8:	2201      	movs	r2, #1
 80060aa:	409a      	lsls	r2, r3
  bitpos &= USARTx->SR;
 80060ac:	8803      	ldrh	r3, [r0, #0]
 80060ae:	b29b      	uxth	r3, r3

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 80060b0:	421a      	tst	r2, r3
 80060b2:	bf0c      	ite	eq
 80060b4:	2000      	moveq	r0, #0
 80060b6:	2001      	movne	r0, #1
 80060b8:	f1bc 0f00 	cmp.w	ip, #0	; 0x0
 80060bc:	bf0c      	ite	eq
 80060be:	2000      	moveq	r0, #0
 80060c0:	f000 0001 	andne.w	r0, r0, #1	; 0x1
  {
    bitstatus = RESET;
  }
  
  return bitstatus;  
}
 80060c4:	4770      	bx	lr
 80060c6:	46c0      	nop			(mov r8, r8)

080060c8 <USART_ClearITPendingBit>:
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */
  
  bitpos = USART_IT >> 0x08;

  itmask = (u16)((u16)0x01 << bitpos);
  USARTx->SR = (u16)~itmask;
 80060c8:	0a09      	lsrs	r1, r1, #8
 80060ca:	2301      	movs	r3, #1
 80060cc:	408b      	lsls	r3, r1
 80060ce:	ea6f 0303 	mvn.w	r3, r3
 80060d2:	b29b      	uxth	r3, r3
 80060d4:	8003      	strh	r3, [r0, #0]
}
 80060d6:	4770      	bx	lr

080060d8 <USART_Init>:
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80060d8:	8a03      	ldrh	r3, [r0, #16]
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 80060da:	88ca      	ldrh	r2, [r1, #6]
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 80060dc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80060e0:	041b      	lsls	r3, r3, #16
 80060e2:	0c1b      	lsrs	r3, r3, #16
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 80060e4:	4313      	orrs	r3, r2
 80060e6:	8203      	strh	r3, [r0, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 80060e8:	8982      	ldrh	r2, [r0, #12]
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80060ea:	b570      	push	{r4, r5, r6, lr}
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 80060ec:	890b      	ldrh	r3, [r1, #8]
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80060ee:	460e      	mov	r6, r1
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 80060f0:	8889      	ldrh	r1, [r1, #4]
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 80060f2:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 80060f6:	430b      	orrs	r3, r1
 80060f8:	8971      	ldrh	r1, [r6, #10]
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 80060fa:	f022 020c 	bic.w	r2, r2, #12	; 0xc
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 80060fe:	430b      	orrs	r3, r1
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8006100:	0412      	lsls	r2, r2, #16
 8006102:	0c12      	lsrs	r2, r2, #16
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 8006104:	b29b      	uxth	r3, r3
 8006106:	4313      	orrs	r3, r2
 8006108:	8183      	strh	r3, [r0, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 800610a:	8a83      	ldrh	r3, [r0, #20]
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 800610c:	89b2      	ldrh	r2, [r6, #12]
  USARTx->CR1 = (u16)tmpreg;

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 800610e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006112:	041b      	lsls	r3, r3, #16
 8006114:	0c1b      	lsrs	r3, r3, #16
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8006116:	b088      	sub	sp, #32
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 8006118:	4313      	orrs	r3, r2
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 800611a:	4605      	mov	r5, r0
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 800611c:	8283      	strh	r3, [r0, #20]
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 800611e:	9001      	str	r0, [sp, #4]
  assert_param(IS_USART_MODE(USART_InitStruct->USART_Mode));
  assert_param(IS_USART_HARDWARE_FLOW_CONTROL(USART_InitStruct->USART_HardwareFlowControl));
  /* The hardware flow control is available only for USART1, USART2 and USART3 */          
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);
 8006120:	4604      	mov	r4, r0
  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8006122:	a803      	add	r0, sp, #12
 8006124:	f7fe fe8e 	bl	8004e44 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 8006128:	4b10      	ldr	r3, [pc, #64]	(800616c <USART_Init+0x94>)
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
  tmpreg = (integerdivider / 0x64) << 0x04;
 800612a:	4811      	ldr	r0, [pc, #68]	(8006170 <USART_Init+0x98>)
  USARTx->CR3 = (u16)tmpreg;

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
  if (usartxbase == USART1_BASE)
 800612c:	429d      	cmp	r5, r3
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 800612e:	bf0c      	ite	eq
 8006130:	9b06      	ldreq	r3, [sp, #24]
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8006132:	9b05      	ldrne	r3, [sp, #20]
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
 8006134:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8006138:	6833      	ldr	r3, [r6, #0]
 800613a:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800613e:	009b      	lsls	r3, r3, #2
 8006140:	fbb1 f1f3 	udiv	r1, r1, r3
  tmpreg = (integerdivider / 0x64) << 0x04;
 8006144:	fba1 2300 	umull	r2, r3, r1, r0

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((u8)0x0F);
 8006148:	2264      	movs	r2, #100
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
  tmpreg = (integerdivider / 0x64) << 0x04;
 800614a:	ea4f 1c53 	mov.w	ip, r3, lsr #5

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((u8)0x0F);
 800614e:	fb0c 1212 	mls	r2, ip, r2, r1
 8006152:	0112      	lsls	r2, r2, #4
 8006154:	3232      	adds	r2, #50
 8006156:	fba2 2300 	umull	r2, r3, r2, r0
 800615a:	095b      	lsrs	r3, r3, #5
 800615c:	f003 030f 	and.w	r3, r3, #15	; 0xf

  /* Write to USART BRR */
  USARTx->BRR = (u16)tmpreg;
 8006160:	ea43 130c 	orr.w	r3, r3, ip, lsl #4
 8006164:	b29b      	uxth	r3, r3
 8006166:	812b      	strh	r3, [r5, #8]
}
 8006168:	b008      	add	sp, #32
 800616a:	bd70      	pop	{r4, r5, r6, pc}
 800616c:	40013800 	.word	0x40013800
 8006170:	51eb851f 	.word	0x51eb851f

08006174 <USART_DeInit>:
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 8006174:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 8006176:	4b22      	ldr	r3, [pc, #136]	(8006200 <USART_DeInit+0x8c>)
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 8006178:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 800617a:	4298      	cmp	r0, r3
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 800617c:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 800617e:	d02b      	beq.n	80061d8 <USART_DeInit+0x64>
 8006180:	d808      	bhi.n	8006194 <USART_DeInit+0x20>
 8006182:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8006186:	4298      	cmp	r0, r3
 8006188:	d016      	beq.n	80061b8 <USART_DeInit+0x44>
 800618a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800618e:	4298      	cmp	r0, r3
 8006190:	d134      	bne.n	80061fc <USART_DeInit+0x88>
 8006192:	e019      	b.n	80061c8 <USART_DeInit+0x54>
 8006194:	4b1b      	ldr	r3, [pc, #108]	(8006204 <USART_DeInit+0x90>)
 8006196:	4298      	cmp	r0, r3
 8006198:	d026      	beq.n	80061e8 <USART_DeInit+0x74>
 800619a:	f503 4368 	add.w	r3, r3, #59392	; 0xe800
 800619e:	4298      	cmp	r0, r3
 80061a0:	d12c      	bne.n	80061fc <USART_DeInit+0x88>
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 80061a2:	2101      	movs	r1, #1
 80061a4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80061a8:	f7fe fed2 	bl	8004f50 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 80061ac:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80061b0:	2100      	movs	r1, #0
 80061b2:	f7fe fecd 	bl	8004f50 <RCC_APB2PeriphResetCmd>
 80061b6:	e021      	b.n	80061fc <USART_DeInit+0x88>
      break;

    case USART2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 80061b8:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80061bc:	2101      	movs	r1, #1
 80061be:	f7fe fed5 	bl	8004f6c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 80061c2:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80061c6:	e016      	b.n	80061f6 <USART_DeInit+0x82>
      break;

    case USART3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 80061c8:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80061cc:	2101      	movs	r1, #1
 80061ce:	f7fe fecd 	bl	8004f6c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 80061d2:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80061d6:	e00e      	b.n	80061f6 <USART_DeInit+0x82>
      break;
    
    case UART4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 80061d8:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80061dc:	2101      	movs	r1, #1
 80061de:	f7fe fec5 	bl	8004f6c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 80061e2:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80061e6:	e006      	b.n	80061f6 <USART_DeInit+0x82>
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 80061e8:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80061ec:	2101      	movs	r1, #1
 80061ee:	f7fe febd 	bl	8004f6c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 80061f2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80061f6:	2100      	movs	r1, #0
 80061f8:	f7fe feb8 	bl	8004f6c <RCC_APB1PeriphResetCmd>
      break;            

    default:
      break;
  }
}
 80061fc:	b003      	add	sp, #12
 80061fe:	bd00      	pop	{pc}
 8006200:	40004c00 	.word	0x40004c00
 8006204:	40005000 	.word	0x40005000

08006208 <__WFI>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFI: 
 
    WFI
 8006208:	bf30      	wfi
    BX r14
 800620a:	4770      	bx	lr

0800620c <__WFE>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFE:

    WFE
 800620c:	bf20      	wfe
    BX r14
 800620e:	4770      	bx	lr

08006210 <__SEV>:
; Return         : None
;******************************************************************************/
.thumb_func
__SEV:

    SEV
 8006210:	bf40      	sev
    BX r14
 8006212:	4770      	bx	lr

08006214 <__ISB>:
; Return         : None
;******************************************************************************/
.thumb_func
__ISB:

    ISB
 8006214:	f3bf 8f6f 	isb	sy
    BX r14
 8006218:	4770      	bx	lr

0800621a <__DSB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DSB:

    DSB
 800621a:	f3bf 8f4f 	dsb	sy
    BX r14
 800621e:	4770      	bx	lr

08006220 <__DMB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DMB:

    DMB
 8006220:	f3bf 8f5f 	dmb	sy
    BX r14
 8006224:	4770      	bx	lr

08006226 <__SVC>:
; Return         : None
;******************************************************************************/
.thumb_func
__SVC:

    SVC 0x01
 8006226:	df01      	svc	1
    BX r14
 8006228:	4770      	bx	lr

0800622a <__MRS_CONTROL>:
; Return         : - r4 : Cortex-M3 CONTROL register value.
;******************************************************************************/
.thumb_func
__MRS_CONTROL:

  MRS  r0,control
 800622a:	f3ef 8014 	mrs	r0, CONTROL
  BX r14
 800622e:	4770      	bx	lr

08006230 <__MSR_CONTROL>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_CONTROL:

  MSR control, r0
 8006230:	f380 8814 	msr	CONTROL, r0
  ISB
 8006234:	f3bf 8f6f 	isb	sy
  BX r14
 8006238:	4770      	bx	lr

0800623a <__MRS_PSP>:
; Return         : - r0 : Process Stack value.
;******************************************************************************/
.thumb_func
__MRS_PSP:

  MRS r0, psp
 800623a:	f3ef 8009 	mrs	r0, PSP
  BX r14
 800623e:	4770      	bx	lr

08006240 <__MSR_PSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_PSP:
 
    MSR psp,  r0      /* set Process Stack value*/
 8006240:	f380 8809 	msr	PSP, r0
    BX r14
 8006244:	4770      	bx	lr

08006246 <__MRS_MSP>:
; Return         : - r0 : Main Stack value.
;******************************************************************************/
.thumb_func
__MRS_MSP:

  MRS r0, msp
 8006246:	f3ef 8008 	mrs	r0, MSP
  BX r14
 800624a:	4770      	bx	lr

0800624c <__MSR_MSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_MSP: 
 
    MSR msp, r0  /*; set Main Stack value*/
 800624c:	f380 8808 	msr	MSP, r0
    BX r14
 8006250:	4770      	bx	lr

08006252 <__SETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETPRIMASK:

  CPSID i
 8006252:	b672      	cpsid	i
  BX r14
 8006254:	4770      	bx	lr

08006256 <__RESETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETPRIMASK:

  CPSIE i
 8006256:	b662      	cpsie	i
  BX r14
 8006258:	4770      	bx	lr

0800625a <__SETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETFAULTMASK:

  CPSID f
 800625a:	b671      	cpsid	f
  BX r14
 800625c:	4770      	bx	lr

0800625e <__RESETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETFAULTMASK:

  CPSIE f
 800625e:	b661      	cpsie	f
  BX r14
 8006260:	4770      	bx	lr

08006262 <__BASEPRICONFIG>:
; Return         : None
;******************************************************************************/
.thumb_func
__BASEPRICONFIG:

  MSR basepri, r0
 8006262:	f380 8811 	msr	BASEPRI, r0
  BX r14
 8006266:	4770      	bx	lr

08006268 <__GetBASEPRI>:
; Return         : - r0 : Base Priority value 
;******************************************************************************/
.thumb_func
__GetBASEPRI:

  MRS r0, basepri_max
 8006268:	f3ef 8012 	mrs	r0, BASEPRI_MASK
  BX r14
 800626c:	4770      	bx	lr

0800626e <__REV_HalfWord>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_HalfWord: 
 
  REV16 r0, r0
 800626e:	ba40      	rev16	r0, r0
  BX r14
 8006270:	4770      	bx	lr

08006272 <__REV_Word>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_Word: 
 
  REV r0, r0
 8006272:	ba00      	rev	r0, r0
  BX r14
 8006274:	4770      	bx	lr
	...

08006278 <Reset_Handler>:
* Input          :
* Output         :
* Return         :
*******************************************************************************/
void Reset_Handler(void)
{
 8006278:	f02d 0107 	bic.w	r1, sp, #7	; 0x7
 800627c:	4668      	mov	r0, sp
 800627e:	468d      	mov	sp, r1
 8006280:	b501      	push	{r0, lr}
 8006282:	2200      	movs	r2, #0

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 8006284:	490c      	ldr	r1, [pc, #48]	(80062b8 <Reset_Handler+0x40>)
 8006286:	f8df c034 	ldr.w	ip, [pc, #52]	; 80062bc <Reset_Handler+0x44>
    {
        *(pulDest++) = *(pulSrc++);
 800628a:	480d      	ldr	r0, [pc, #52]	(80062c0 <Reset_Handler+0x48>)
 800628c:	e002      	b.n	8006294 <Reset_Handler+0x1c>
 800628e:	5883      	ldr	r3, [r0, r2]
 8006290:	508b      	str	r3, [r1, r2]
 8006292:	3204      	adds	r2, #4

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 8006294:	eb01 0302 	add.w	r3, r1, r2
 8006298:	4563      	cmp	r3, ip
 800629a:	d3f8      	bcc.n	800628e <Reset_Handler+0x16>
 800629c:	4b09      	ldr	r3, [pc, #36]	(80062c4 <Reset_Handler+0x4c>)
    }

    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_sbss; pulDest < &_ebss; )
 800629e:	490a      	ldr	r1, [pc, #40]	(80062c8 <Reset_Handler+0x50>)
    {
        *(pulDest++) = 0;
 80062a0:	2200      	movs	r2, #0
 80062a2:	e001      	b.n	80062a8 <Reset_Handler+0x30>
 80062a4:	f843 2b04 	str.w	r2, [r3], #4
    }

    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_sbss; pulDest < &_ebss; )
 80062a8:	428b      	cmp	r3, r1
 80062aa:	d3fb      	bcc.n	80062a4 <Reset_Handler+0x2c>
    }

    //
    // Call the application's entry point.
    //
    main();
 80062ac:	f7fc ff60 	bl	8003170 <main>
}
 80062b0:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
 80062b4:	4685      	mov	sp, r0
 80062b6:	4770      	bx	lr
 80062b8:	20000000 	.word	0x20000000
 80062bc:	20000008 	.word	0x20000008
 80062c0:	08006324 	.word	0x08006324
 80062c4:	20000008 	.word	0x20000008
 80062c8:	20000054 	.word	0x20000054

080062cc <APBAHBPrescTable>:
 80062cc:	00000000 	.word	0x00000000
 80062d0:	04030201 	.word	0x04030201
 80062d4:	04030201 	.word	0x04030201
 80062d8:	09080706 	.word	0x09080706

080062dc <ADCPrescTable>:
 80062dc:	08060402 	.word	0x08060402
 80062e0:	324d4954 	.word	0x324d4954
 80062e4:	52534920 	.word	0x52534920
 80062e8:	000d200a 	.word	0x000d200a
 80062ec:	4c454820 	.word	0x4c454820
 80062f0:	3a204f4c 	.word	0x3a204f4c
 80062f4:	000d0a29 	.word	0x000d0a29
 80062f8:	72617473 	.word	0x72617473
 80062fc:	676e6974 	.word	0x676e6974
 8006300:	69617720 	.word	0x69617720
 8006304:	000d0a74 	.word	0x000d0a74
 8006308:	20434441 	.word	0x20434441
 800630c:	61746164 	.word	0x61746164
 8006310:	203a0020 	.word	0x203a0020
 8006314:	61747300 	.word	0x61747300
 8006318:	6e697472 	.word	0x6e697472
 800631c:	44412067 	.word	0x44412067
 8006320:	000d0a43 	.word	0x000d0a43

Disassembly of section .data:

20000000 <Baudrate_DXL>:
20000000:	000f4240 	.word	0x000f4240

20000004 <Baudrate_PC>:
20000004:	0000e100 	.word	0x0000e100

Disassembly of section .bss:

20000008 <PC_RX_buff_index>:
20000008:	00000000 	.word	0x00000000

2000000c <PC_data_rdy>:
2000000c:	00000000 	.word	0x00000000

20000010 <gwTimingDelay>:
20000010:	00000000 	.word	0x00000000

20000014 <gw1msCounter>:
20000014:	00000000 	.word	0x00000000

20000018 <PC_RX_com_buf>:
	...

20000028 <DXL_RX_buff_index>:
20000028:	00000000 	.word	0x00000000

2000002c <DXL_TX_buff_index>:
2000002c:	00000000 	.word	0x00000000

20000030 <DXL_RX_com_buf>:
	...

2000003f <DXL_TX_com_buf>:
	...

20000050 <old_speed>:
20000050:	00000000 	.word	0x00000000

Disassembly of section ._usrstack:

20000054 <_susrstack>:
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5728203a 	undefined
   8:	52416e69 	subpl	r6, r1, #1680	; 0x690
   c:	614d204d 	cmpvs	sp, sp, asr #32
  10:	20686372 	rsbcs	r6, r8, r2, ror r3
  14:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  18:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  1c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  20:	43434700 	movtmi	r4, #14080	; 0x3700
  24:	5728203a 	undefined
  28:	52416e69 	subpl	r6, r1, #1680	; 0x690
  2c:	614d204d 	cmpvs	sp, sp, asr #32
  30:	20686372 	rsbcs	r6, r8, r2, ror r3
  34:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  38:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  3c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  40:	43434700 	movtmi	r4, #14080	; 0x3700
  44:	5728203a 	undefined
  48:	52416e69 	subpl	r6, r1, #1680	; 0x690
  4c:	614d204d 	cmpvs	sp, sp, asr #32
  50:	20686372 	rsbcs	r6, r8, r2, ror r3
  54:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  58:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  5c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  60:	43434700 	movtmi	r4, #14080	; 0x3700
  64:	5728203a 	undefined
  68:	52416e69 	subpl	r6, r1, #1680	; 0x690
  6c:	614d204d 	cmpvs	sp, sp, asr #32
  70:	20686372 	rsbcs	r6, r8, r2, ror r3
  74:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  78:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  7c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  80:	43434700 	movtmi	r4, #14080	; 0x3700
  84:	5728203a 	undefined
  88:	52416e69 	subpl	r6, r1, #1680	; 0x690
  8c:	614d204d 	cmpvs	sp, sp, asr #32
  90:	20686372 	rsbcs	r6, r8, r2, ror r3
  94:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  98:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  9c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  a0:	43434700 	movtmi	r4, #14080	; 0x3700
  a4:	5728203a 	undefined
  a8:	52416e69 	subpl	r6, r1, #1680	; 0x690
  ac:	614d204d 	cmpvs	sp, sp, asr #32
  b0:	20686372 	rsbcs	r6, r8, r2, ror r3
  b4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  b8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  bc:	00302e33 	eorseq	r2, r0, r3, lsr lr
  c0:	43434700 	movtmi	r4, #14080	; 0x3700
  c4:	5728203a 	undefined
  c8:	52416e69 	subpl	r6, r1, #1680	; 0x690
  cc:	614d204d 	cmpvs	sp, sp, asr #32
  d0:	20686372 	rsbcs	r6, r8, r2, ror r3
  d4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  d8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  dc:	00302e33 	eorseq	r2, r0, r3, lsr lr
  e0:	43434700 	movtmi	r4, #14080	; 0x3700
  e4:	5728203a 	undefined
  e8:	52416e69 	subpl	r6, r1, #1680	; 0x690
  ec:	614d204d 	cmpvs	sp, sp, asr #32
  f0:	20686372 	rsbcs	r6, r8, r2, ror r3
  f4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  f8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  fc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 100:	43434700 	movtmi	r4, #14080	; 0x3700
 104:	5728203a 	undefined
 108:	52416e69 	subpl	r6, r1, #1680	; 0x690
 10c:	614d204d 	cmpvs	sp, sp, asr #32
 110:	20686372 	rsbcs	r6, r8, r2, ror r3
 114:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 118:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 11c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 120:	43434700 	movtmi	r4, #14080	; 0x3700
 124:	5728203a 	undefined
 128:	52416e69 	subpl	r6, r1, #1680	; 0x690
 12c:	614d204d 	cmpvs	sp, sp, asr #32
 130:	20686372 	rsbcs	r6, r8, r2, ror r3
 134:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 138:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 13c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 140:	43434700 	movtmi	r4, #14080	; 0x3700
 144:	5728203a 	undefined
 148:	52416e69 	subpl	r6, r1, #1680	; 0x690
 14c:	614d204d 	cmpvs	sp, sp, asr #32
 150:	20686372 	rsbcs	r6, r8, r2, ror r3
 154:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 158:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 15c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 160:	43434700 	movtmi	r4, #14080	; 0x3700
 164:	5728203a 	undefined
 168:	52416e69 	subpl	r6, r1, #1680	; 0x690
 16c:	614d204d 	cmpvs	sp, sp, asr #32
 170:	20686372 	rsbcs	r6, r8, r2, ror r3
 174:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 178:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 17c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 180:	43434700 	movtmi	r4, #14080	; 0x3700
 184:	5728203a 	undefined
 188:	52416e69 	subpl	r6, r1, #1680	; 0x690
 18c:	614d204d 	cmpvs	sp, sp, asr #32
 190:	20686372 	rsbcs	r6, r8, r2, ror r3
 194:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 198:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 19c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 1a0:	43434700 	movtmi	r4, #14080	; 0x3700
 1a4:	5728203a 	undefined
 1a8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 1ac:	614d204d 	cmpvs	sp, sp, asr #32
 1b0:	20686372 	rsbcs	r6, r8, r2, ror r3
 1b4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 1b8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 1bc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 1c0:	43434700 	movtmi	r4, #14080	; 0x3700
 1c4:	5728203a 	undefined
 1c8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 1cc:	614d204d 	cmpvs	sp, sp, asr #32
 1d0:	20686372 	rsbcs	r6, r8, r2, ror r3
 1d4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 1d8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 1dc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 1e0:	43434700 	movtmi	r4, #14080	; 0x3700
 1e4:	5728203a 	undefined
 1e8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 1ec:	614d204d 	cmpvs	sp, sp, asr #32
 1f0:	20686372 	rsbcs	r6, r8, r2, ror r3
 1f4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 1f8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 1fc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 200:	43434700 	movtmi	r4, #14080	; 0x3700
 204:	5728203a 	undefined
 208:	52416e69 	subpl	r6, r1, #1680	; 0x690
 20c:	614d204d 	cmpvs	sp, sp, asr #32
 210:	20686372 	rsbcs	r6, r8, r2, ror r3
 214:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 218:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 21c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 220:	43434700 	movtmi	r4, #14080	; 0x3700
 224:	5728203a 	undefined
 228:	52416e69 	subpl	r6, r1, #1680	; 0x690
 22c:	614d204d 	cmpvs	sp, sp, asr #32
 230:	20686372 	rsbcs	r6, r8, r2, ror r3
 234:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 238:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 23c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 240:	43434700 	movtmi	r4, #14080	; 0x3700
 244:	5728203a 	undefined
 248:	52416e69 	subpl	r6, r1, #1680	; 0x690
 24c:	614d204d 	cmpvs	sp, sp, asr #32
 250:	20686372 	rsbcs	r6, r8, r2, ror r3
 254:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 258:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 25c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 260:	43434700 	movtmi	r4, #14080	; 0x3700
 264:	5728203a 	undefined
 268:	52416e69 	subpl	r6, r1, #1680	; 0x690
 26c:	614d204d 	cmpvs	sp, sp, asr #32
 270:	20686372 	rsbcs	r6, r8, r2, ror r3
 274:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 278:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 27c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 280:	43434700 	movtmi	r4, #14080	; 0x3700
 284:	5728203a 	undefined
 288:	52416e69 	subpl	r6, r1, #1680	; 0x690
 28c:	614d204d 	cmpvs	sp, sp, asr #32
 290:	20686372 	rsbcs	r6, r8, r2, ror r3
 294:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 298:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 29c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 2a0:	43434700 	movtmi	r4, #14080	; 0x3700
 2a4:	5728203a 	undefined
 2a8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 2ac:	614d204d 	cmpvs	sp, sp, asr #32
 2b0:	20686372 	rsbcs	r6, r8, r2, ror r3
 2b4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 2b8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 2bc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 2c0:	43434700 	movtmi	r4, #14080	; 0x3700
 2c4:	5728203a 	undefined
 2c8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 2cc:	614d204d 	cmpvs	sp, sp, asr #32
 2d0:	20686372 	rsbcs	r6, r8, r2, ror r3
 2d4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 2d8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 2dc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 2e0:	43434700 	movtmi	r4, #14080	; 0x3700
 2e4:	5728203a 	undefined
 2e8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 2ec:	614d204d 	cmpvs	sp, sp, asr #32
 2f0:	20686372 	rsbcs	r6, r8, r2, ror r3
 2f4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 2f8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 2fc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 300:	43434700 	movtmi	r4, #14080	; 0x3700
 304:	5728203a 	undefined
 308:	52416e69 	subpl	r6, r1, #1680	; 0x690
 30c:	614d204d 	cmpvs	sp, sp, asr #32
 310:	20686372 	rsbcs	r6, r8, r2, ror r3
 314:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 318:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 31c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 320:	43434700 	movtmi	r4, #14080	; 0x3700
 324:	5728203a 	undefined
 328:	52416e69 	subpl	r6, r1, #1680	; 0x690
 32c:	614d204d 	cmpvs	sp, sp, asr #32
 330:	20686372 	rsbcs	r6, r8, r2, ror r3
 334:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 338:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 33c:	00302e33 	eorseq	r2, r0, r3, lsr lr

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	00000024 	andeq	r0, r0, r4, lsr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000000c 	andeq	r0, r0, ip
  18:	00000000 	andeq	r0, r0, r0
  1c:	0000000c 	andeq	r0, r0, ip
	...
  28:	0000001c 	andeq	r0, r0, ip, lsl r0
  2c:	004d0002 	subeq	r0, sp, r2
  30:	00040000 	andeq	r0, r4, r0
	...
  3c:	00000104 	andeq	r0, r0, r4, lsl #2
	...
  48:	0000001c 	andeq	r0, r0, ip, lsl r0
  4c:	00d10002 	sbcseq	r0, r1, r2
  50:	00040000 	andeq	r0, r4, r0
  54:	00000000 	andeq	r0, r0, r0
  58:	08003134 	stmdaeq	r0, {r2, r4, r5, r8, ip, sp}
  5c:	00000158 	andeq	r0, r0, r8, asr r1
	...
  68:	0000001c 	andeq	r0, r0, ip, lsl r0
  6c:	048b0002 	streq	r0, [fp], #2
  70:	00040000 	andeq	r0, r4, r0
  74:	00000000 	andeq	r0, r0, r0
  78:	0800328c 	stmdaeq	r0, {r2, r3, r7, r9, ip, sp}
  7c:	00000134 	andeq	r0, r0, r4, lsr r1
	...
  88:	0000001c 	andeq	r0, r0, ip, lsl r0
  8c:	0a370002 	beq	dc009c <__Stack_Size+0xdbfc9c>
  90:	00040000 	andeq	r0, r4, r0
  94:	00000000 	andeq	r0, r0, r0
  98:	080033c0 	stmdaeq	r0, {r6, r7, r8, r9, ip, sp}
  9c:	00000210 	andeq	r0, r0, r0, lsl r2
	...
  a8:	0000001c 	andeq	r0, r0, ip, lsl r0
  ac:	0f5f0002 	svceq	0x005f0002
  b0:	00040000 	andeq	r0, r4, r0
  b4:	00000000 	andeq	r0, r0, r0
  b8:	080035d0 	stmdaeq	r0, {r4, r6, r7, r8, sl, ip, sp}
  bc:	0000015c 	andeq	r0, r0, ip, asr r1
	...
  c8:	0000001c 	andeq	r0, r0, ip, lsl r0
  cc:	130a0002 	movwne	r0, #40962	; 0xa002
  d0:	00040000 	andeq	r0, r4, r0
  d4:	00000000 	andeq	r0, r0, r0
  d8:	0800372c 	stmdaeq	r0, {r2, r3, r5, r8, r9, sl, ip, sp}
  dc:	000001e8 	andeq	r0, r0, r8, ror #3
	...
  e8:	0000001c 	andeq	r0, r0, ip, lsl r0
  ec:	17280002 	strne	r0, [r8, -r2]!
  f0:	00040000 	andeq	r0, r4, r0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	08003914 	stmdaeq	r0, {r2, r4, r8, fp, ip, sp}
  fc:	000000ec 	andeq	r0, r0, ip, ror #1
	...
 108:	0000001c 	andeq	r0, r0, ip, lsl r0
 10c:	18910002 	ldmne	r1, {r1}
 110:	00040000 	andeq	r0, r4, r0
 114:	00000000 	andeq	r0, r0, r0
 118:	08003a00 	stmdaeq	r0, {r9, fp, ip, sp}
 11c:	000002d4 	ldrdeq	r0, [r0], -r4
	...
 128:	0000001c 	andeq	r0, r0, ip, lsl r0
 12c:	1b820002 	blne	fe08013c <SCS_BASE+0x1e07213c>
 130:	00040000 	andeq	r0, r4, r0
 134:	00000000 	andeq	r0, r0, r0
 138:	08003cd4 	stmdaeq	r0, {r2, r4, r6, r7, sl, fp, ip, sp}
 13c:	00000394 	muleq	r0, r4, r3
	...
 148:	0000001c 	andeq	r0, r0, ip, lsl r0
 14c:	26a10002 	strtcs	r0, [r1], r2
 150:	00040000 	andeq	r0, r4, r0
 154:	00000000 	andeq	r0, r0, r0
 158:	08004068 	stmdaeq	r0, {r3, r5, r6, lr}
 15c:	00000528 	andeq	r0, r0, r8, lsr #10
	...
 168:	0000001c 	andeq	r0, r0, ip, lsl r0
 16c:	2ddb0002 	ldclcs	0, cr0, [fp, #8]
 170:	00040000 	andeq	r0, r4, r0
 174:	00000000 	andeq	r0, r0, r0
 178:	08004590 	stmdaeq	r0, {r4, r7, r8, sl, lr}
 17c:	00000288 	andeq	r0, r0, r8, lsl #5
	...
 188:	0000001c 	andeq	r0, r0, ip, lsl r0
 18c:	34230002 	strtcc	r0, [r3], #-2
 190:	00040000 	andeq	r0, r4, r0
 194:	00000000 	andeq	r0, r0, r0
 198:	08004818 	stmdaeq	r0, {r3, r4, fp, lr}
 19c:	00000384 	andeq	r0, r0, r4, lsl #7
	...
 1a8:	0000001c 	andeq	r0, r0, ip, lsl r0
 1ac:	3d0a0002 	stccc	0, cr0, [sl, #-8]
 1b0:	00040000 	andeq	r0, r4, r0
 1b4:	00000000 	andeq	r0, r0, r0
 1b8:	08004b9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, fp, lr}
 1bc:	000000e0 	andeq	r0, r0, r0, ror #1
	...
 1c8:	0000001c 	andeq	r0, r0, ip, lsl r0
 1cc:	3f510002 	svccc	0x00510002
 1d0:	00040000 	andeq	r0, r4, r0
 1d4:	00000000 	andeq	r0, r0, r0
 1d8:	08004c7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, sl, fp, lr}
 1dc:	000003a4 	andeq	r0, r0, r4, lsr #7
	...
 1e8:	0000001c 	andeq	r0, r0, ip, lsl r0
 1ec:	480e0002 	stmdami	lr, {r1}
 1f0:	00040000 	andeq	r0, r4, r0
 1f4:	00000000 	andeq	r0, r0, r0
 1f8:	08005020 	stmdaeq	r0, {r5, ip, lr}
 1fc:	000000a4 	andeq	r0, r0, r4, lsr #1
	...
 208:	0000001c 	andeq	r0, r0, ip, lsl r0
 20c:	49fd0002 	ldmibmi	sp!, {r1}^
 210:	00040000 	andeq	r0, r4, r0
 214:	00000000 	andeq	r0, r0, r0
 218:	080050c4 	stmdaeq	r0, {r2, r6, r7, ip, lr}
 21c:	00000d88 	andeq	r0, r0, r8, lsl #27
	...
 228:	0000001c 	andeq	r0, r0, ip, lsl r0
 22c:	6b460002 	blvs	118023c <__Stack_Size+0x117fe3c>
 230:	00040000 	andeq	r0, r4, r0
 234:	00000000 	andeq	r0, r0, r0
 238:	08005e4c 	stmdaeq	r0, {r2, r3, r6, r9, sl, fp, ip, lr}
 23c:	000003bc 	strheq	r0, [r0], -ip
	...
 248:	0000001c 	andeq	r0, r0, ip, lsl r0
 24c:	74960002 	ldrvc	r0, [r6], #2
 250:	00040000 	andeq	r0, r4, r0
 254:	00000000 	andeq	r0, r0, r0
 258:	08006208 	stmdaeq	r0, {r3, r9, sp, lr}
 25c:	0000006e 	andeq	r0, r0, lr, rrx
	...
 268:	0000001c 	andeq	r0, r0, ip, lsl r0
 26c:	752f0002 	strvc	r0, [pc, #-2]!	; 272 <_Minimum_Stack_Size+0x172>
 270:	00040000 	andeq	r0, r4, r0
 274:	00000000 	andeq	r0, r0, r0
 278:	08006278 	stmdaeq	r0, {r3, r4, r5, r6, r9, sp, lr}
 27c:	00000054 	andeq	r0, r0, r4, asr r0
	...
 288:	0000001c 	andeq	r0, r0, ip, lsl r0
 28c:	76350002 	ldrtvc	r0, [r5], -r2
 290:	00040000 	andeq	r0, r4, r0
	...
 29c:	00000028 	andeq	r0, r0, r8, lsr #32
	...
 2a8:	0000001c 	andeq	r0, r0, ip, lsl r0
 2ac:	76fa0002 	ldrbtvc	r0, [sl], r2
 2b0:	00040000 	andeq	r0, r4, r0
	...
 2bc:	00000030 	andeq	r0, r0, r0, lsr r0
	...
 2c8:	0000001c 	andeq	r0, r0, ip, lsl r0
 2cc:	896e0002 	stmdbhi	lr!, {r1}^
 2d0:	00040000 	andeq	r0, r4, r0
	...
 2dc:	000000c8 	andeq	r0, r0, r8, asr #1
	...
 2e8:	0000001c 	andeq	r0, r0, ip, lsl r0
 2ec:	8ab40002 	bhi	fed002fc <SCS_BASE+0x1ecf22fc>
 2f0:	00040000 	andeq	r0, r4, r0
	...
 2fc:	000000d0 	ldrdeq	r0, [r0], -r0
	...
 308:	0000001c 	andeq	r0, r0, ip, lsl r0
 30c:	8bc70002 	blhi	ff1c031c <SCS_BASE+0x1f1b231c>
 310:	00040000 	andeq	r0, r4, r0
	...
 31c:	0000009c 	muleq	r0, ip, r0
	...
 328:	0000001c 	andeq	r0, r0, ip, lsl r0
 32c:	956c0002 	strbls	r0, [ip, #-2]!
 330:	00040000 	andeq	r0, r4, r0
	...
 33c:	0000010c 	andeq	r0, r0, ip, lsl #2
	...
 348:	00000024 	andeq	r0, r0, r4, lsr #32
 34c:	9f1e0002 	svcls	0x001e0002
 350:	00040000 	andeq	r0, r4, r0
	...
 35c:	0000000c 	andeq	r0, r0, ip
 360:	00000000 	andeq	r0, r0, r0
 364:	0000000c 	andeq	r0, r0, ip
	...

Disassembly of section .debug_pubnames:

00000000 <.debug_pubnames>:
       0:	00000057 	andeq	r0, r0, r7, asr r0
       4:	00d10002 	sbcseq	r0, r1, r2
       8:	03ba0000 	undefined instruction 0x03ba0000
       c:	02f30000 	rscseq	r0, r3, #0	; 0x0
      10:	5f5f0000 	svcpl	0x005f0000
      14:	5f525349 	svcpl	0x00525349
      18:	414c4544 	cmpmi	ip, r4, asr #10
      1c:	03060059 	movweq	r0, #24665	; 0x6059
      20:	5f5f0000 	svcpl	0x005f0000
      24:	324d4954 	subcc	r4, sp, #1376256	; 0x150000
      28:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
      2c:	00031a00 	andeq	r1, r3, r0, lsl #20
      30:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
      34:	0395006e 	orrseq	r0, r5, #110	; 0x6e
      38:	61420000 	cmpvs	r2, r0
      3c:	61726475 	cmnvs	r2, r5, ror r4
      40:	445f6574 	ldrbmi	r6, [pc], #1396	; 48 <_Minimum_Stack_Size-0xb8>
      44:	a7004c58 	smlsdge	r0, r8, ip, r4
      48:	42000003 	andmi	r0, r0, #3	; 0x3
      4c:	72647561 	rsbvc	r7, r4, #406847488	; 0x18400000
      50:	5f657461 	svcpl	0x00657461
      54:	00004350 	andeq	r4, r0, r0, asr r3
      58:	38000000 	stmdacc	r0, {}
      5c:	02000006 	andeq	r0, r0, #6	; 0x6
      60:	00048b00 	andeq	r8, r4, r0, lsl #22
      64:	0005ac00 	andeq	sl, r5, r0, lsl #24
      68:	00005200 	andeq	r5, r0, r0, lsl #4
      6c:	494d4e00 	stmdbmi	sp, {r9, sl, fp, lr}^
      70:	65637845 	strbvs	r7, [r3, #-2117]!
      74:	6f697470 	svcvs	0x00697470
      78:	0065006e 	rsbeq	r0, r5, lr, rrx
      7c:	61480000 	cmpvs	r8, r0
      80:	61466472 	cmpvs	r6, r2, ror r4
      84:	45746c75 	ldrbmi	r6, [r4, #-3189]!
      88:	70656378 	rsbvc	r6, r5, r8, ror r3
      8c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
      90:	00007800 	andeq	r7, r0, r0, lsl #16
      94:	6d654d00 	stclvs	13, cr4, [r5]
      98:	616e614d 	cmnvs	lr, sp, asr #2
      9c:	78456567 	stmdavc	r5, {r0, r1, r2, r5, r6, r8, sl, sp, lr}^
      a0:	74706563 	ldrbtvc	r6, [r0], #-1379
      a4:	006e6f69 	rsbeq	r6, lr, r9, ror #30
      a8:	0000008b 	andeq	r0, r0, fp, lsl #1
      ac:	46737542 	ldrbtmi	r7, [r3], -r2, asr #10
      b0:	746c7561 	strbtvc	r7, [ip], #-1377
      b4:	65637845 	strbvs	r7, [r3, #-2117]!
      b8:	6f697470 	svcvs	0x00697470
      bc:	009e006e 	addseq	r0, lr, lr, rrx
      c0:	73550000 	cmpvc	r5, #0	; 0x0
      c4:	46656761 	strbtmi	r6, [r5], -r1, ror #14
      c8:	746c7561 	strbtvc	r7, [ip], #-1377
      cc:	65637845 	strbvs	r7, [r3, #-2117]!
      d0:	6f697470 	svcvs	0x00697470
      d4:	00b1006e 	adcseq	r0, r1, lr, rrx
      d8:	65440000 	strbvs	r0, [r4]
      dc:	4d677562 	cfstr64mi	mvdx7, [r7, #-392]!
      e0:	74696e6f 	strbtvc	r6, [r9], #-3695
      e4:	c400726f 	strgt	r7, [r0], #-623
      e8:	53000000 	movwpl	r0, #0	; 0x0
      ec:	61484356 	cmpvs	r8, r6, asr r3
      f0:	656c646e 	strbvs	r6, [ip, #-1134]!
      f4:	00d70072 	sbcseq	r0, r7, r2, ror r0
      f8:	65500000 	ldrbvs	r0, [r0]
      fc:	5653646e 	ldrbpl	r6, [r3], -lr, ror #8
     100:	00ea0043 	rsceq	r0, sl, r3, asr #32
     104:	57570000 	ldrbpl	r0, [r7, -r0]
     108:	495f4744 	ldmdbmi	pc, {r2, r6, r8, r9, sl, lr}^
     10c:	61485152 	cmpvs	r8, r2, asr r1
     110:	656c646e 	strbvs	r6, [ip, #-1134]!
     114:	00fd0072 	rscseq	r0, sp, r2, ror r0
     118:	56500000 	ldrbpl	r0, [r0], -r0
     11c:	52495f44 	subpl	r5, r9, #272	; 0x110
     120:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     124:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     128:	00011000 	andeq	r1, r1, r0
     12c:	4d415400 	cfstrdmi	mvd5, [r1]
     130:	5f524550 	svcpl	0x00524550
     134:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     138:	6c646e61 	stclvs	14, cr6, [r4], #-388
     13c:	23007265 	movwcs	r7, #613	; 0x265
     140:	52000001 	andpl	r0, r0, #1	; 0x1
     144:	495f4354 	ldmdbmi	pc, {r2, r4, r6, r8, r9, lr}^
     148:	61485152 	cmpvs	r8, r2, asr r1
     14c:	656c646e 	strbvs	r6, [ip, #-1134]!
     150:	01360072 	teqeq	r6, r2, ror r0
     154:	4c460000 	marmi	acc0, r0, r6
     158:	5f485341 	svcpl	0x00485341
     15c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     160:	6c646e61 	stclvs	14, cr6, [r4], #-388
     164:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     168:	52000001 	andpl	r0, r0, #1	; 0x1
     16c:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^
     170:	61485152 	cmpvs	r8, r2, asr r1
     174:	656c646e 	strbvs	r6, [ip, #-1134]!
     178:	015c0072 	cmpeq	ip, r2, ror r0
     17c:	58450000 	stmdapl	r5, {}^
     180:	5f304954 	svcpl	0x00304954
     184:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     188:	6c646e61 	stclvs	14, cr6, [r4], #-388
     18c:	6f007265 	svcvs	0x00007265
     190:	45000001 	strmi	r0, [r0, #-1]
     194:	31495458 	cmpcc	r9, r8, asr r4
     198:	5152495f 	cmppl	r2, pc, asr r9
     19c:	646e6148 	strbtvs	r6, [lr], #-328
     1a0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     1a4:	00000182 	andeq	r0, r0, r2, lsl #3
     1a8:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     1ac:	52495f32 	subpl	r5, r9, #200	; 0xc8
     1b0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     1b4:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     1b8:	00019500 	andeq	r9, r1, r0, lsl #10
     1bc:	54584500 	ldrbpl	r4, [r8], #-1280
     1c0:	495f3349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, ip, sp}^
     1c4:	61485152 	cmpvs	r8, r2, asr r1
     1c8:	656c646e 	strbvs	r6, [ip, #-1134]!
     1cc:	01a80072 	undefined instruction 0x01a80072
     1d0:	58450000 	stmdapl	r5, {}^
     1d4:	5f344954 	svcpl	0x00344954
     1d8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     1dc:	6c646e61 	stclvs	14, cr6, [r4], #-388
     1e0:	bc007265 	sfmlt	f7, 4, [r0], {101}
     1e4:	44000001 	strmi	r0, [r0], #-1
     1e8:	5f31414d 	svcpl	0x0031414d
     1ec:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     1f0:	316c656e 	cmncc	ip, lr, ror #10
     1f4:	5152495f 	cmppl	r2, pc, asr r9
     1f8:	646e6148 	strbtvs	r6, [lr], #-328
     1fc:	0072656c 	rsbseq	r6, r2, ip, ror #10
     200:	000001d0 	ldrdeq	r0, [r0], -r0
     204:	31414d44 	cmpcc	r1, r4, asr #26
     208:	6168435f 	cmnvs	r8, pc, asr r3
     20c:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     210:	52495f32 	subpl	r5, r9, #200	; 0xc8
     214:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     218:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     21c:	0001e400 	andeq	lr, r1, r0, lsl #8
     220:	414d4400 	cmpmi	sp, r0, lsl #8
     224:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     228:	656e6e61 	strbvs	r6, [lr, #-3681]!
     22c:	495f336c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, r9, ip, sp}^
     230:	61485152 	cmpvs	r8, r2, asr r1
     234:	656c646e 	strbvs	r6, [ip, #-1134]!
     238:	01f80072 	mvnseq	r0, r2, ror r0
     23c:	4d440000 	stclmi	0, cr0, [r4]
     240:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     244:	6e6e6168 	powvsez	f6, f6, #0.0
     248:	5f346c65 	svcpl	0x00346c65
     24c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     250:	6c646e61 	stclvs	14, cr6, [r4], #-388
     254:	0c007265 	sfmeq	f7, 4, [r0], {101}
     258:	44000002 	strmi	r0, [r0], #-2
     25c:	5f31414d 	svcpl	0x0031414d
     260:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     264:	356c656e 	strbcc	r6, [ip, #-1390]!
     268:	5152495f 	cmppl	r2, pc, asr r9
     26c:	646e6148 	strbtvs	r6, [lr], #-328
     270:	0072656c 	rsbseq	r6, r2, ip, ror #10
     274:	00000220 	andeq	r0, r0, r0, lsr #4
     278:	31414d44 	cmpcc	r1, r4, asr #26
     27c:	6168435f 	cmnvs	r8, pc, asr r3
     280:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     284:	52495f36 	subpl	r5, r9, #216	; 0xd8
     288:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     28c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     290:	00023400 	andeq	r3, r2, r0, lsl #8
     294:	414d4400 	cmpmi	sp, r0, lsl #8
     298:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     29c:	656e6e61 	strbvs	r6, [lr, #-3681]!
     2a0:	495f376c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, r9, sl, ip, sp}^
     2a4:	61485152 	cmpvs	r8, r2, asr r1
     2a8:	656c646e 	strbvs	r6, [ip, #-1134]!
     2ac:	02480072 	subeq	r0, r8, #114	; 0x72
     2b0:	44410000 	strbmi	r0, [r1]
     2b4:	325f3143 	subscc	r3, pc, #-1073741808	; 0xc0000010
     2b8:	5152495f 	cmppl	r2, pc, asr r9
     2bc:	646e6148 	strbtvs	r6, [lr], #-328
     2c0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     2c4:	0000025c 	andeq	r0, r0, ip, asr r2
     2c8:	5f425355 	svcpl	0x00425355
     2cc:	435f5048 	cmpmi	pc, #72	; 0x48
     2d0:	545f4e41 	ldrbpl	r4, [pc], #3649	; 2d8 <_Minimum_Stack_Size+0x1d8>
     2d4:	52495f58 	subpl	r5, r9, #352	; 0x160
     2d8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     2dc:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     2e0:	00027000 	andeq	r7, r2, r0
     2e4:	42535500 	subsmi	r5, r3, #0	; 0x0
     2e8:	5f504c5f 	svcpl	0x00504c5f
     2ec:	5f4e4143 	svcpl	0x004e4143
     2f0:	5f305852 	svcpl	0x00305852
     2f4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     2f8:	6c646e61 	stclvs	14, cr6, [r4], #-388
     2fc:	84007265 	strhi	r7, [r0], #-613
     300:	43000002 	movwmi	r0, #2	; 0x2
     304:	525f4e41 	subspl	r4, pc, #1040	; 0x410
     308:	495f3158 	ldmdbmi	pc, {r3, r4, r6, r8, ip, sp}^
     30c:	61485152 	cmpvs	r8, r2, asr r1
     310:	656c646e 	strbvs	r6, [ip, #-1134]!
     314:	02980072 	addseq	r0, r8, #114	; 0x72
     318:	41430000 	cmpmi	r3, r0
     31c:	43535f4e 	cmpmi	r3, #312	; 0x138
     320:	52495f45 	subpl	r5, r9, #276	; 0x114
     324:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     328:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     32c:	0002ac00 	andeq	sl, r2, r0, lsl #24
     330:	54584500 	ldrbpl	r4, [r8], #-1280
     334:	355f3949 	ldrbcc	r3, [pc, #-2377]	; fffff9f3 <SCS_BASE+0x1fff19f3>
     338:	5152495f 	cmppl	r2, pc, asr r9
     33c:	646e6148 	strbtvs	r6, [lr], #-328
     340:	0072656c 	rsbseq	r6, r2, ip, ror #10
     344:	000002c0 	andeq	r0, r0, r0, asr #5
     348:	314d4954 	cmpcc	sp, r4, asr r9
     34c:	4b52425f 	blmi	1490cd0 <__Stack_Size+0x14908d0>
     350:	5152495f 	cmppl	r2, pc, asr r9
     354:	646e6148 	strbtvs	r6, [lr], #-328
     358:	0072656c 	rsbseq	r6, r2, ip, ror #10
     35c:	000002d4 	ldrdeq	r0, [r0], -r4
     360:	314d4954 	cmpcc	sp, r4, asr r9
     364:	5f50555f 	svcpl	0x0050555f
     368:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     36c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     370:	e8007265 	stmda	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     374:	54000002 	strpl	r0, [r0], #-2
     378:	5f314d49 	svcpl	0x00314d49
     37c:	5f475254 	svcpl	0x00475254
     380:	5f4d4f43 	svcpl	0x004d4f43
     384:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     388:	6c646e61 	stclvs	14, cr6, [r4], #-388
     38c:	fc007265 	stc2	2, cr7, [r0], {101}
     390:	54000002 	strpl	r0, [r0], #-2
     394:	5f314d49 	svcpl	0x00314d49
     398:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^
     39c:	61485152 	cmpvs	r8, r2, asr r1
     3a0:	656c646e 	strbvs	r6, [ip, #-1134]!
     3a4:	03100072 	tsteq	r0, #114	; 0x72
     3a8:	49540000 	ldmdbmi	r4, {}^
     3ac:	495f334d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, r9, ip, sp}^
     3b0:	61485152 	cmpvs	r8, r2, asr r1
     3b4:	656c646e 	strbvs	r6, [ip, #-1134]!
     3b8:	03240072 	teqeq	r4, #114	; 0x72
     3bc:	49540000 	ldmdbmi	r4, {}^
     3c0:	495f344d 	ldmdbmi	pc, {r0, r2, r3, r6, sl, ip, sp}^
     3c4:	61485152 	cmpvs	r8, r2, asr r1
     3c8:	656c646e 	strbvs	r6, [ip, #-1134]!
     3cc:	03380072 	teqeq	r8, #114	; 0x72
     3d0:	32490000 	subcc	r0, r9, #0	; 0x0
     3d4:	455f3143 	ldrbmi	r3, [pc, #-323]	; 299 <_Minimum_Stack_Size+0x199>
     3d8:	52495f56 	subpl	r5, r9, #344	; 0x158
     3dc:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     3e0:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     3e4:	00034c00 	andeq	r4, r3, r0, lsl #24
     3e8:	43324900 	teqmi	r2, #0	; 0x0
     3ec:	52455f31 	subpl	r5, r5, #196	; 0xc4
     3f0:	5152495f 	cmppl	r2, pc, asr r9
     3f4:	646e6148 	strbtvs	r6, [lr], #-328
     3f8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     3fc:	00000360 	andeq	r0, r0, r0, ror #6
     400:	32433249 	subcc	r3, r3, #-1879048188	; 0x90000004
     404:	5f56455f 	svcpl	0x0056455f
     408:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     40c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     410:	74007265 	strvc	r7, [r0], #-613
     414:	49000003 	stmdbmi	r0, {r0, r1}
     418:	5f324332 	svcpl	0x00324332
     41c:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^
     420:	61485152 	cmpvs	r8, r2, asr r1
     424:	656c646e 	strbvs	r6, [ip, #-1134]!
     428:	03880072 	orreq	r0, r8, #114	; 0x72
     42c:	50530000 	subspl	r0, r3, r0
     430:	495f3149 	ldmdbmi	pc, {r0, r3, r6, r8, ip, sp}^
     434:	61485152 	cmpvs	r8, r2, asr r1
     438:	656c646e 	strbvs	r6, [ip, #-1134]!
     43c:	039c0072 	orrseq	r0, ip, #114	; 0x72
     440:	50530000 	subspl	r0, r3, r0
     444:	495f3249 	ldmdbmi	pc, {r0, r3, r6, r9, ip, sp}^
     448:	61485152 	cmpvs	r8, r2, asr r1
     44c:	656c646e 	strbvs	r6, [ip, #-1134]!
     450:	03b00072 	movseq	r0, #114	; 0x72
     454:	53550000 	cmppl	r5, #0	; 0x0
     458:	32545241 	subscc	r5, r4, #268435460	; 0x10000004
     45c:	5152495f 	cmppl	r2, pc, asr r9
     460:	646e6148 	strbtvs	r6, [lr], #-328
     464:	0072656c 	rsbseq	r6, r2, ip, ror #10
     468:	000003c4 	andeq	r0, r0, r4, asr #7
     46c:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     470:	315f3531 	cmpcc	pc, r1, lsr r5
     474:	52495f30 	subpl	r5, r9, #192	; 0xc0
     478:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     47c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     480:	0003d800 	andeq	sp, r3, r0, lsl #16
     484:	43545200 	cmpmi	r4, #0	; 0x0
     488:	72616c41 	rsbvc	r6, r1, #16640	; 0x4100
     48c:	52495f6d 	subpl	r5, r9, #436	; 0x1b4
     490:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     494:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     498:	0003ec00 	andeq	lr, r3, r0, lsl #24
     49c:	42535500 	subsmi	r5, r3, #0	; 0x0
     4a0:	656b6157 	strbvs	r6, [fp, #-343]!
     4a4:	495f7055 	ldmdbmi	pc, {r0, r2, r4, r6, ip, sp, lr}^
     4a8:	61485152 	cmpvs	r8, r2, asr r1
     4ac:	656c646e 	strbvs	r6, [ip, #-1134]!
     4b0:	04000072 	streq	r0, [r0], #-114
     4b4:	49540000 	ldmdbmi	r4, {}^
     4b8:	425f384d 	subsmi	r3, pc, #5046272	; 0x4d0000
     4bc:	495f4b52 	ldmdbmi	pc, {r1, r4, r6, r8, r9, fp, lr}^
     4c0:	61485152 	cmpvs	r8, r2, asr r1
     4c4:	656c646e 	strbvs	r6, [ip, #-1134]!
     4c8:	04140072 	ldreq	r0, [r4], #-114
     4cc:	49540000 	ldmdbmi	r4, {}^
     4d0:	555f384d 	ldrbpl	r3, [pc, #-2125]	; fffffc8b <SCS_BASE+0x1fff1c8b>
     4d4:	52495f50 	subpl	r5, r9, #320	; 0x140
     4d8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     4dc:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     4e0:	00042800 	andeq	r2, r4, r0, lsl #16
     4e4:	4d495400 	cfstrdmi	mvd5, [r9]
     4e8:	52545f38 	subspl	r5, r4, #224	; 0xe0
     4ec:	4f435f47 	svcmi	0x00435f47
     4f0:	52495f4d 	subpl	r5, r9, #308	; 0x134
     4f4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     4f8:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     4fc:	00043c00 	andeq	r3, r4, r0, lsl #24
     500:	4d495400 	cfstrdmi	mvd5, [r9]
     504:	43435f38 	movtmi	r5, #16184	; 0x3f38
     508:	5152495f 	cmppl	r2, pc, asr r9
     50c:	646e6148 	strbtvs	r6, [lr], #-328
     510:	0072656c 	rsbseq	r6, r2, ip, ror #10
     514:	00000450 	andeq	r0, r0, r0, asr r4
     518:	33434441 	movtcc	r4, #13377	; 0x3441
     51c:	5152495f 	cmppl	r2, pc, asr r9
     520:	646e6148 	strbtvs	r6, [lr], #-328
     524:	0072656c 	rsbseq	r6, r2, ip, ror #10
     528:	00000464 	andeq	r0, r0, r4, ror #8
     52c:	434d5346 	movtmi	r5, #54086	; 0xd346
     530:	5152495f 	cmppl	r2, pc, asr r9
     534:	646e6148 	strbtvs	r6, [lr], #-328
     538:	0072656c 	rsbseq	r6, r2, ip, ror #10
     53c:	00000478 	andeq	r0, r0, r8, ror r4
     540:	4f494453 	svcmi	0x00494453
     544:	5152495f 	cmppl	r2, pc, asr r9
     548:	646e6148 	strbtvs	r6, [lr], #-328
     54c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     550:	0000048c 	andeq	r0, r0, ip, lsl #9
     554:	354d4954 	strbcc	r4, [sp, #-2388]
     558:	5152495f 	cmppl	r2, pc, asr r9
     55c:	646e6148 	strbtvs	r6, [lr], #-328
     560:	0072656c 	rsbseq	r6, r2, ip, ror #10
     564:	000004a0 	andeq	r0, r0, r0, lsr #9
     568:	33495053 	movtcc	r5, #36947	; 0x9053
     56c:	5152495f 	cmppl	r2, pc, asr r9
     570:	646e6148 	strbtvs	r6, [lr], #-328
     574:	0072656c 	rsbseq	r6, r2, ip, ror #10
     578:	000004b4 	strheq	r0, [r0], -r4
     57c:	54524155 	ldrbpl	r4, [r2], #-341
     580:	52495f34 	subpl	r5, r9, #208	; 0xd0
     584:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     588:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     58c:	0004c800 	andeq	ip, r4, r0, lsl #16
     590:	52415500 	subpl	r5, r1, #0	; 0x0
     594:	495f3554 	ldmdbmi	pc, {r2, r4, r6, r8, sl, ip, sp}^
     598:	61485152 	cmpvs	r8, r2, asr r1
     59c:	656c646e 	strbvs	r6, [ip, #-1134]!
     5a0:	04dc0072 	ldrbeq	r0, [ip], #114
     5a4:	49540000 	ldmdbmi	r4, {}^
     5a8:	495f364d 	ldmdbmi	pc, {r0, r2, r3, r6, r9, sl, ip, sp}^
     5ac:	61485152 	cmpvs	r8, r2, asr r1
     5b0:	656c646e 	strbvs	r6, [ip, #-1134]!
     5b4:	04f00072 	ldrbteq	r0, [r0], #114
     5b8:	49540000 	ldmdbmi	r4, {}^
     5bc:	495f374d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, r9, sl, ip, sp}^
     5c0:	61485152 	cmpvs	r8, r2, asr r1
     5c4:	656c646e 	strbvs	r6, [ip, #-1134]!
     5c8:	05040072 	streq	r0, [r4, #-114]
     5cc:	4d440000 	stclmi	0, cr0, [r4]
     5d0:	435f3241 	cmpmi	pc, #268435460	; 0x10000004
     5d4:	6e6e6168 	powvsez	f6, f6, #0.0
     5d8:	5f316c65 	svcpl	0x00316c65
     5dc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     5e0:	6c646e61 	stclvs	14, cr6, [r4], #-388
     5e4:	18007265 	stmdane	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     5e8:	44000005 	strmi	r0, [r0], #-5
     5ec:	5f32414d 	svcpl	0x0032414d
     5f0:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     5f4:	326c656e 	rsbcc	r6, ip, #461373440	; 0x1b800000
     5f8:	5152495f 	cmppl	r2, pc, asr r9
     5fc:	646e6148 	strbtvs	r6, [lr], #-328
     600:	0072656c 	rsbseq	r6, r2, ip, ror #10
     604:	0000052c 	andeq	r0, r0, ip, lsr #10
     608:	32414d44 	subcc	r4, r1, #4352	; 0x1100
     60c:	6168435f 	cmnvs	r8, pc, asr r3
     610:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     614:	52495f33 	subpl	r5, r9, #204	; 0xcc
     618:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     61c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     620:	00054000 	andeq	r4, r5, r0
     624:	414d4400 	cmpmi	sp, r0, lsl #8
     628:	68435f32 	stmdavs	r3, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^
     62c:	656e6e61 	strbvs	r6, [lr, #-3681]!
     630:	355f346c 	ldrbcc	r3, [pc, #-1132]	; 1cc <_Minimum_Stack_Size+0xcc>
     634:	5152495f 	cmppl	r2, pc, asr r9
     638:	646e6148 	strbtvs	r6, [lr], #-328
     63c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     640:	00000554 	andeq	r0, r0, r4, asr r5
     644:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     648:	495f3354 	ldmdbmi	pc, {r2, r4, r6, r8, r9, ip, sp}^
     64c:	61485152 	cmpvs	r8, r2, asr r1
     650:	656c646e 	strbvs	r6, [ip, #-1134]!
     654:	056a0072 	strbeq	r0, [sl, #-114]!
     658:	53550000 	cmppl	r5, #0	; 0x0
     65c:	31545241 	cmpcc	r4, r1, asr #4
     660:	5152495f 	cmppl	r2, pc, asr r9
     664:	646e6148 	strbtvs	r6, [lr], #-328
     668:	0072656c 	rsbseq	r6, r2, ip, ror #10
     66c:	00000580 	andeq	r0, r0, r0, lsl #11
     670:	324d4954 	subcc	r4, sp, #1376256	; 0x150000
     674:	5152495f 	cmppl	r2, pc, asr r9
     678:	646e6148 	strbtvs	r6, [lr], #-328
     67c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     680:	00000596 	muleq	r0, r6, r5
     684:	54737953 	ldrbtpl	r7, [r3], #-2387
     688:	486b6369 	stmdami	fp!, {r0, r3, r5, r6, r8, r9, sp, lr}^
     68c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     690:	00007265 	andeq	r7, r0, r5, ror #4
     694:	7c000000 	stcvc	0, cr0, [r0], {0}
     698:	02000000 	andeq	r0, r0, #0	; 0x0
     69c:	000a3700 	andeq	r3, sl, r0, lsl #14
     6a0:	00052800 	andeq	r2, r5, r0, lsl #16
     6a4:	00048f00 	andeq	r8, r4, r0, lsl #30
     6a8:	696e4900 	stmdbvs	lr!, {r8, fp, lr}^
     6ac:	69545f74 	ldmdbvs	r4, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     6b0:	3272656d 	rsbscc	r6, r2, #457179136	; 0x1b400000
     6b4:	0004a100 	andeq	sl, r4, r0, lsl #2
     6b8:	73795300 	cmnvc	r9, #0	; 0x0
     6bc:	6b636954 	blvs	18dac14 <__Stack_Size+0x18da814>
     6c0:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     6c4:	75676966 	strbvc	r6, [r7, #-2406]!
     6c8:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     6cc:	b6006e6f 	strlt	r6, [r0], -pc, ror #28
     6d0:	47000004 	strmi	r0, [r0, -r4]
     6d4:	5f4f4950 	svcpl	0x004f4950
     6d8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     6dc:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     6e0:	6f697461 	svcvs	0x00697461
     6e4:	04de006e 	ldrbeq	r0, [lr], #110
     6e8:	564e0000 	strbpl	r0, [lr], -r0
     6ec:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
     6f0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     6f4:	61727567 	cmnvs	r2, r7, ror #10
     6f8:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     6fc:	00050600 	andeq	r0, r5, r0, lsl #12
     700:	43435200 	movtmi	r5, #12800	; 0x3200
     704:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     708:	75676966 	strbvc	r6, [r7, #-2406]!
     70c:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     710:	00006e6f 	andeq	r6, r0, pc, ror #28
     714:	d3000000 	movwle	r0, #0	; 0x0
     718:	02000000 	andeq	r0, r0, #0	; 0x0
     71c:	000f5f00 	andeq	r5, pc, r0, lsl #30
     720:	0003ab00 	andeq	sl, r3, r0, lsl #22
     724:	0001ed00 	andeq	lr, r1, r0, lsl #26
     728:	505f5f00 	subspl	r5, pc, r0, lsl #30
     72c:	6f635f43 	svcvs	0x00635f43
     730:	58525f6d 	ldmdapl	r2, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
     734:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
     738:	00020100 	andeq	r0, r2, r0, lsl #2
     73c:	65447500 	strbvs	r7, [r4, #-1280]
     740:	0079616c 	rsbseq	r6, r9, ip, ror #2
     744:	0000022a 	andeq	r0, r0, sl, lsr #4
     748:	6c65446d 	cfstrdvs	mvd4, [r5], #-436
     74c:	53007961 	movwpl	r7, #2401	; 0x961
     750:	54000002 	strpl	r0, [r0], #-2
     754:	79424478 	stmdbvc	r2, {r3, r4, r5, r6, sl, lr}^
     758:	505f6574 	subspl	r6, pc, r4, ror r5
     75c:	027c0043 	rsbseq	r0, ip, #67	; 0x43
     760:	78540000 	ldmdavc	r4, {}^
     764:	61727241 	cmnvs	r2, r1, asr #4
     768:	02cc0079 	sbceq	r0, ip, #121	; 0x79
     76c:	78540000 	ldmdavc	r4, {}^
     770:	72745344 	rsbsvc	r5, r4, #268435457	; 0x10000001
     774:	00676e69 	rsbeq	r6, r7, r9, ror #28
     778:	000002f5 	strdeq	r0, [r0], -r5
     77c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     780:	6f435f54 	svcvs	0x00435f54
     784:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     788:	74617275 	strbtvc	r7, [r1], #-629
     78c:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     790:	0000033b 	andeq	r0, r0, fp, lsr r3
     794:	69547767 	ldmdbvs	r4, {r0, r1, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
     798:	676e696d 	strbvs	r6, [lr, -sp, ror #18]!
     79c:	616c6544 	cmnvs	ip, r4, asr #10
     7a0:	034d0079 	movteq	r0, #53369	; 0xd079
     7a4:	77670000 	strbvc	r0, [r7, -r0]!
     7a8:	43736d31 	cmnmi	r3, #3136	; 0xc40
     7ac:	746e756f 	strbtvc	r7, [lr], #-1391
     7b0:	6f007265 	svcvs	0x00007265
     7b4:	50000003 	andpl	r0, r0, r3
     7b8:	58525f43 	ldmdapl	r2, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
     7bc:	6d6f635f 	stclvs	3, cr6, [pc, #-380]!
     7c0:	6675625f 	undefined
     7c4:	00038600 	andeq	r8, r3, r0, lsl #12
     7c8:	5f435000 	svcpl	0x00435000
     7cc:	61746164 	cmnvs	r4, r4, ror #2
     7d0:	7964725f 	stmdbvc	r4!, {r0, r1, r2, r3, r4, r6, r9, ip, sp, lr}^
     7d4:	00039800 	andeq	r9, r3, r0, lsl #16
     7d8:	5f435000 	svcpl	0x00435000
     7dc:	625f5852 	subsvs	r5, pc, #5373952	; 0x520000
     7e0:	5f666675 	svcpl	0x00666675
     7e4:	65646e69 	strbvs	r6, [r4, #-3689]!
     7e8:	00000078 	andeq	r0, r0, r8, ror r0
     7ec:	00c80000 	sbceq	r0, r8, r0
     7f0:	00020000 	andeq	r0, r2, r0
     7f4:	0000130a 	andeq	r1, r0, sl, lsl #6
     7f8:	0000041e 	andeq	r0, r0, lr, lsl r4
     7fc:	0000025b 	andeq	r0, r0, fp, asr r2
     800:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     804:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
     808:	75676966 	strbvc	r6, [r7, #-2406]!
     80c:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     810:	92006e6f 	andls	r6, r0, #1776	; 0x6f0
     814:	44000002 	strmi	r0, [r0], #-2
     818:	695f4c58 	ldmdbvs	pc, {r3, r4, r6, sl, fp, lr}^
     81c:	0074696e 	rsbseq	r6, r4, lr, ror #18
     820:	000002bb 	strheq	r0, [r0], -fp
     824:	5f4c5844 	svcpl	0x004c5844
     828:	695f5852 	ldmdbvs	pc, {r1, r4, r6, fp, ip, lr}^
     82c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     830:	74707572 	ldrbtvc	r7, [r0], #-1394
     834:	0002d000 	andeq	sp, r2, r0
     838:	4c584400 	cfldrdmi	mvd4, [r8], {0}
     83c:	0058545f 	subseq	r5, r8, pc, asr r4
     840:	000002f9 	strdeq	r0, [r0], -r9
     844:	5f4c5844 	svcpl	0x004c5844
     848:	64616572 	strbtvs	r6, [r1], #-1394
     84c:	7479625f 	ldrbtvc	r6, [r9], #-607
     850:	034d0065 	movteq	r0, #53349	; 0xd065
     854:	58440000 	stmdapl	r4, {}^
     858:	65735f4c 	ldrbvs	r5, [r3, #-3916]!
     85c:	775f646e 	ldrbvc	r6, [pc, -lr, ror #8]
     860:	0064726f 	rsbeq	r7, r4, pc, ror #4
     864:	000003c0 	andeq	r0, r0, r0, asr #7
     868:	5f4c5844 	svcpl	0x004c5844
     86c:	635f5852 	cmpvs	pc, #5373952	; 0x520000
     870:	625f6d6f 	subsvs	r6, pc, #7104	; 0x1bc0
     874:	e7006675 	smlsdx	r0, r5, r6, r6
     878:	44000003 	strmi	r0, [r0], #-3
     87c:	545f4c58 	ldrbpl	r4, [pc], #3160	; 884 <__Stack_Size+0x484>
     880:	6f635f58 	svcvs	0x00635f58
     884:	75625f6d 	strbvc	r5, [r2, #-3949]!
     888:	03f90066 	mvnseq	r0, #102	; 0x66
     88c:	58440000 	stmdapl	r4, {}^
     890:	58525f4c 	ldmdapl	r2, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     894:	6675625f 	undefined
     898:	6e695f66 	cdpvs	15, 6, cr5, cr9, cr6, {3}
     89c:	00786564 	rsbseq	r6, r8, r4, ror #10
     8a0:	0000040b 	andeq	r0, r0, fp, lsl #8
     8a4:	5f4c5844 	svcpl	0x004c5844
     8a8:	625f5854 	subsvs	r5, pc, #5505024	; 0x540000
     8ac:	5f666675 	svcpl	0x00666675
     8b0:	65646e69 	strbvs	r6, [r4, #-3689]!
     8b4:	00000078 	andeq	r0, r0, r8, ror r0
     8b8:	00800000 	addeq	r0, r0, r0
     8bc:	00020000 	andeq	r0, r2, r0
     8c0:	00001728 	andeq	r1, r0, r8, lsr #14
     8c4:	00000169 	andeq	r0, r0, r9, ror #2
     8c8:	0000005d 	andeq	r0, r0, sp, asr r0
     8cc:	74696e69 	strbtvc	r6, [r9], #-3689
     8d0:	746f6d5f 	strbtvc	r6, [pc], #3423	; 8d8 <__Stack_Size+0x4d8>
     8d4:	0073726f 	rsbseq	r7, r3, pc, ror #4
     8d8:	0000006f 	andeq	r0, r0, pc, rrx
     8dc:	65766f6d 	ldrbvs	r6, [r6, #-3949]!
     8e0:	6769725f 	undefined
     8e4:	98007468 	stmdals	r0, {r3, r5, r6, sl, ip, sp, lr}
     8e8:	6d000000 	stcvs	0, cr0, [r0]
     8ec:	5f65766f 	svcpl	0x0065766f
     8f0:	7466656c 	strbtvc	r6, [r6], #-1388
     8f4:	0000c100 	andeq	ip, r0, r0, lsl #2
     8f8:	766f6d00 	strbtvc	r6, [pc], -r0, lsl #26
     8fc:	61625f65 	cmnvs	r2, r5, ror #30
     900:	61776b63 	cmnvs	r7, r3, ror #22
     904:	f5006472 	undefined instruction 0xf5006472
     908:	6d000000 	stcvs	0, cr0, [r0]
     90c:	5f65766f 	svcpl	0x0065766f
     910:	77726f66 	ldrbvc	r6, [r2, -r6, ror #30]!
     914:	00647261 	rsbeq	r7, r4, r1, ror #4
     918:	0000012d 	andeq	r0, r0, sp, lsr #2
     91c:	5f746573 	svcpl	0x00746573
     920:	705f5249 	subsvc	r5, pc, r9, asr #4
     924:	7469736f 	strbtvc	r7, [r9], #-879
     928:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     92c:	00000156 	andeq	r0, r0, r6, asr r1
     930:	5f646c6f 	svcpl	0x00646c6f
     934:	65657073 	strbvs	r7, [r5, #-115]!
     938:	00000064 	andeq	r0, r0, r4, rrx
     93c:	00290000 	eoreq	r0, r9, r0
     940:	00020000 	andeq	r0, r2, r0
     944:	00001891 	muleq	r0, r1, r8
     948:	000002f1 	strdeq	r0, [r0], -r1
     94c:	00000291 	muleq	r0, r1, r2
     950:	74696e69 	strbtvc	r6, [r9], #-3689
     954:	4344415f 	movtmi	r4, #16735	; 0x415f
     958:	0002b800 	andeq	fp, r2, r0, lsl #16
     95c:	6d617300 	stclvs	3, cr7, [r1]
     960:	41656c70 	smcmi	22208
     964:	00004344 	andeq	r4, r0, r4, asr #6
     968:	fd000000 	stc2	0, cr0, [r0]
     96c:	02000003 	andeq	r0, r0, #3	; 0x3
     970:	001b8200 	andseq	r8, fp, r0, lsl #4
     974:	000b1f00 	andeq	r1, fp, r0, lsl #30
     978:	00025400 	andeq	r5, r2, r0, lsl #8
     97c:	43444100 	movtmi	r4, #16640	; 0x4100
     980:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     984:	02ac0074 	adceq	r0, ip, #116	; 0x74
     988:	44410000 	strbmi	r0, [r1]
     98c:	74535f43 	ldrbvc	r5, [r3], #-3907
     990:	74637572 	strbtvc	r7, [r3], #-1394
     994:	74696e49 	strbtvc	r6, [r9], #-3657
     998:	0002d100 	andeq	sp, r2, r0, lsl #2
     99c:	43444100 	movtmi	r4, #16640	; 0x4100
     9a0:	646d435f 	strbtvs	r4, [sp], #-863
     9a4:	00030600 	andeq	r0, r3, r0, lsl #12
     9a8:	43444100 	movtmi	r4, #16640	; 0x4100
     9ac:	414d445f 	cmpmi	sp, pc, asr r4
     9b0:	00646d43 	rsbeq	r6, r4, r3, asr #26
     9b4:	0000033b 	andeq	r0, r0, fp, lsr r3
     9b8:	5f434441 	svcpl	0x00434441
     9bc:	6f435449 	svcvs	0x00435449
     9c0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     9c4:	00038e00 	andeq	r8, r3, r0, lsl #28
     9c8:	43444100 	movtmi	r4, #16640	; 0x4100
     9cc:	7365525f 	cmnvc	r5, #-268435451	; 0xf0000005
     9d0:	61437465 	cmpvs	r3, r5, ror #8
     9d4:	7262696c 	rsbvc	r6, r2, #1769472	; 0x1b0000
     9d8:	6f697461 	svcvs	0x00697461
     9dc:	03b5006e 	undefined instruction 0x03b5006e
     9e0:	44410000 	strbmi	r0, [r1]
     9e4:	65475f43 	strbvs	r5, [r7, #-3907]
     9e8:	73655274 	cmnvc	r5, #1073741831	; 0x40000007
     9ec:	61437465 	cmpvs	r3, r5, ror #8
     9f0:	7262696c 	rsbvc	r6, r2, #1769472	; 0x1b0000
     9f4:	6f697461 	svcvs	0x00697461
     9f8:	6174536e 	cmnvs	r4, lr, ror #6
     9fc:	00737574 	rsbseq	r7, r3, r4, ror r5
     a00:	000003ee 	andeq	r0, r0, lr, ror #7
     a04:	5f434441 	svcpl	0x00434441
     a08:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     a0c:	6c614374 	stclvs	3, cr4, [r1], #-464
     a10:	61726269 	cmnvs	r2, r9, ror #4
     a14:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     a18:	00041500 	andeq	r1, r4, r0, lsl #10
     a1c:	43444100 	movtmi	r4, #16640	; 0x4100
     a20:	7465475f 	strbtvc	r4, [r5], #-1887
     a24:	696c6143 	stmdbvs	ip!, {r0, r1, r6, r8, sp, lr}^
     a28:	74617262 	strbtvc	r7, [r1], #-610
     a2c:	536e6f69 	cmnpl	lr, #420	; 0x1a4
     a30:	75746174 	ldrbvc	r6, [r4, #-372]!
     a34:	044e0073 	strbeq	r0, [lr], #-115
     a38:	44410000 	strbmi	r0, [r1]
     a3c:	6f535f43 	svcvs	0x00535f43
     a40:	61777466 	cmnvs	r7, r6, ror #8
     a44:	74536572 	ldrbvc	r6, [r3], #-1394
     a48:	43747261 	cmnmi	r4, #268435462	; 0x10000006
     a4c:	43766e6f 	cmnmi	r6, #1776	; 0x6f0
     a50:	8300646d 	movwhi	r6, #1133	; 0x46d
     a54:	41000004 	tstmi	r0, r4
     a58:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
     a5c:	6f537465 	svcvs	0x00537465
     a60:	61777466 	cmnvs	r7, r6, ror #8
     a64:	74536572 	ldrbvc	r6, [r3], #-1394
     a68:	43747261 	cmnmi	r4, #268435462	; 0x10000006
     a6c:	53766e6f 	cmnpl	r6, #1776	; 0x6f0
     a70:	75746174 	ldrbvc	r6, [r4, #-372]!
     a74:	04bc0073 	ldrteq	r0, [ip], #115
     a78:	44410000 	strbmi	r0, [r1]
     a7c:	69445f43 	stmdbvs	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
     a80:	6f4d6373 	svcvs	0x004d6373
     a84:	68436564 	stmdavs	r3, {r2, r5, r6, r8, sl, sp, lr}^
     a88:	656e6e61 	strbvs	r6, [lr, #-3681]!
     a8c:	756f436c 	strbvc	r4, [pc, #-876]!	; 728 <__Stack_Size+0x328>
     a90:	6f43746e 	svcvs	0x0043746e
     a94:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     a98:	00050d00 	andeq	r0, r5, r0, lsl #26
     a9c:	43444100 	movtmi	r4, #16640	; 0x4100
     aa0:	7369445f 	cmnvc	r9, #1593835520	; 0x5f000000
     aa4:	646f4d63 	strbtvs	r4, [pc], #3427	; aac <__Stack_Size+0x6ac>
     aa8:	646d4365 	strbtvs	r4, [sp], #-869
     aac:	00054200 	andeq	r4, r5, r0, lsl #4
     ab0:	43444100 	movtmi	r4, #16640	; 0x4100
     ab4:	6765525f 	undefined
     ab8:	72616c75 	rsbvc	r6, r1, #29952	; 0x7500
     abc:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     ac0:	436c656e 	cmnmi	ip, #461373440	; 0x1b800000
     ac4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     ac8:	05b70067 	ldreq	r0, [r7, #103]!
     acc:	44410000 	strbmi	r0, [r1]
     ad0:	78455f43 	stmdavc	r5, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
     ad4:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
     ad8:	72546c61 	subsvc	r6, r4, #24832	; 0x6100
     adc:	6f436769 	svcvs	0x00436769
     ae0:	6d43766e 	stclvs	6, cr7, [r3, #-440]
     ae4:	05ec0064 	strbeq	r0, [ip, #100]!
     ae8:	44410000 	strbmi	r0, [r1]
     aec:	65475f43 	strbvs	r5, [r7, #-3907]
     af0:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
     af4:	73726576 	cmnvc	r2, #494927872	; 0x1d800000
     af8:	566e6f69 	strbtpl	r6, [lr], -r9, ror #30
     afc:	65756c61 	ldrbvs	r6, [r5, #-3169]!
     b00:	00061900 	andeq	r1, r6, r0, lsl #18
     b04:	43444100 	movtmi	r4, #16640	; 0x4100
     b08:	7465475f 	strbtvc	r4, [r5], #-1887
     b0c:	6c617544 	cfstr64vs	mvdx7, [r1], #-272
     b10:	65646f4d 	strbvs	r6, [r4, #-3917]!
     b14:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     b18:	69737265 	ldmdbvs	r3!, {r0, r2, r5, r6, r9, ip, sp, lr}^
     b1c:	61566e6f 	cmpvs	r6, pc, ror #28
     b20:	0065756c 	rsbeq	r7, r5, ip, ror #10
     b24:	00000631 	andeq	r0, r0, r1, lsr r6
     b28:	5f434441 	svcpl	0x00434441
     b2c:	6f747541 	svcvs	0x00747541
     b30:	656a6e49 	strbvs	r6, [sl, #-3657]!
     b34:	64657463 	strbtvs	r7, [r5], #-1123
     b38:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     b3c:	00646d43 	rsbeq	r6, r4, r3, asr #26
     b40:	00000666 	andeq	r0, r0, r6, ror #12
     b44:	5f434441 	svcpl	0x00434441
     b48:	656a6e49 	strbvs	r6, [sl, #-3657]!
     b4c:	64657463 	strbtvs	r7, [r5], #-1123
     b50:	63736944 	cmnvs	r3, #1114112	; 0x110000
     b54:	65646f4d 	strbvs	r6, [r4, #-3917]!
     b58:	00646d43 	rsbeq	r6, r4, r3, asr #26
     b5c:	0000069b 	muleq	r0, fp, r6
     b60:	5f434441 	svcpl	0x00434441
     b64:	65747845 	ldrbvs	r7, [r4, #-2117]!
     b68:	6c616e72 	stclvs	14, cr6, [r1], #-456
     b6c:	67697254 	undefined
     b70:	656a6e49 	strbvs	r6, [sl, #-3657]!
     b74:	64657463 	strbtvs	r7, [r5], #-1123
     b78:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     b7c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     b80:	e2006769 	and	r6, r0, #27525120	; 0x1a40000
     b84:	41000006 	tstmi	r0, r6
     b88:	455f4344 	ldrbmi	r4, [pc, #-836]	; 84c <__Stack_Size+0x44c>
     b8c:	72657478 	rsbvc	r7, r5, #2013265920	; 0x78000000
     b90:	546c616e 	strbtpl	r6, [ip], #-366
     b94:	49676972 	stmdbmi	r7!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     b98:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
     b9c:	43646574 	cmnmi	r4, #486539264	; 0x1d000000
     ba0:	43766e6f 	cmnmi	r6, #1776	; 0x6f0
     ba4:	1700646d 	strne	r6, [r0, -sp, ror #8]
     ba8:	41000007 	tstmi	r0, r7
     bac:	535f4344 	cmppl	pc, #268435457	; 0x10000001
     bb0:	7774666f 	ldrbvc	r6, [r4, -pc, ror #12]!
     bb4:	53657261 	cmnpl	r5, #268435462	; 0x10000006
     bb8:	74726174 	ldrbtvc	r6, [r2], #-372
     bbc:	656a6e49 	strbvs	r6, [sl, #-3657]!
     bc0:	64657463 	strbtvs	r7, [r5], #-1123
     bc4:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     bc8:	00646d43 	rsbeq	r6, r4, r3, asr #26
     bcc:	0000074c 	andeq	r0, r0, ip, asr #14
     bd0:	5f434441 	svcpl	0x00434441
     bd4:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
     bd8:	7774666f 	ldrbvc	r6, [r4, -pc, ror #12]!
     bdc:	53657261 	cmnpl	r5, #268435462	; 0x10000006
     be0:	74726174 	ldrbtvc	r6, [r2], #-372
     be4:	656a6e49 	strbvs	r6, [sl, #-3657]!
     be8:	64657463 	strbtvs	r7, [r5], #-1123
     bec:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     bf0:	53646d43 	cmnpl	r4, #4288	; 0x10c0
     bf4:	75746174 	ldrbvc	r6, [r4, #-372]!
     bf8:	07850073 	undefined
     bfc:	44410000 	strbmi	r0, [r1]
     c00:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
     c04:	7463656a 	strbtvc	r6, [r3], #-1386
     c08:	68436465 	stmdavs	r3, {r0, r2, r5, r6, sl, sp, lr}^
     c0c:	656e6e61 	strbvs	r6, [lr, #-3681]!
     c10:	6e6f436c 	cdpvs	3, 6, cr4, cr15, cr12, {3}
     c14:	00676966 	rsbeq	r6, r7, r6, ror #18
     c18:	00000806 	andeq	r0, r0, r6, lsl #16
     c1c:	5f434441 	svcpl	0x00434441
     c20:	656a6e49 	strbvs	r6, [sl, #-3657]!
     c24:	64657463 	strbtvs	r7, [r5], #-1123
     c28:	75716553 	ldrbvc	r6, [r1, #-1363]!
     c2c:	65636e65 	strbvs	r6, [r3, #-3685]!
     c30:	6e654c72 	mcrvs	12, 3, r4, cr5, cr2, {3}
     c34:	43687467 	cmnmi	r8, #1728053248	; 0x67000000
     c38:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     c3c:	08570067 	ldmdaeq	r7, {r0, r1, r2, r5, r6}^
     c40:	44410000 	strbmi	r0, [r1]
     c44:	65535f43 	ldrbvs	r5, [r3, #-3907]
     c48:	6a6e4974 	bvs	1b93220 <__Stack_Size+0x1b92e20>
     c4c:	65746365 	ldrbvs	r6, [r4, #-869]!
     c50:	66664f64 	strbtvs	r4, [r6], -r4, ror #30
     c54:	00746573 	rsbseq	r6, r4, r3, ror r5
     c58:	0000089e 	muleq	r0, lr, r8
     c5c:	5f434441 	svcpl	0x00434441
     c60:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
     c64:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
     c68:	43646574 	cmnmi	r4, #486539264	; 0x1d000000
     c6c:	65766e6f 	ldrbvs	r6, [r6, #-3695]!
     c70:	6f697372 	svcvs	0x00697372
     c74:	6c61566e 	stclvs	6, cr5, [r1], #-440
     c78:	db006575 	blle	1a254 <__Stack_Size+0x19e54>
     c7c:	41000008 	tstmi	r0, r8
     c80:	415f4344 	cmpmi	pc, r4, asr #6
     c84:	6f6c616e 	svcvs	0x006c616e
     c88:	74615767 	strbtvc	r5, [r1], #-1895
     c8c:	6f646863 	svcvs	0x00646863
     c90:	646d4367 	strbtvs	r4, [sp], #-871
     c94:	00092200 	andeq	r2, r9, r0, lsl #4
     c98:	43444100 	movtmi	r4, #16640	; 0x4100
     c9c:	616e415f 	cmnvs	lr, pc, asr r1
     ca0:	57676f6c 	strbpl	r6, [r7, -ip, ror #30]!
     ca4:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
     ca8:	54676f64 	strbtpl	r6, [r7], #-3940
     cac:	73657268 	cmnvc	r5, #-2147483642	; 0x80000006
     cb0:	646c6f68 	strbtvs	r6, [ip], #-3944
     cb4:	6e6f4373 	mcrvs	3, 3, r4, cr15, cr3, {3}
     cb8:	00676966 	rsbeq	r6, r7, r6, ror #18
     cbc:	00000965 	andeq	r0, r0, r5, ror #18
     cc0:	5f434441 	svcpl	0x00434441
     cc4:	6c616e41 	stclvs	14, cr6, [r1], #-260
     cc8:	6157676f 	cmpvs	r7, pc, ror #14
     ccc:	64686374 	strbtvs	r6, [r8], #-884
     cd0:	6953676f 	ldmdbvs	r3, {r0, r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
     cd4:	656c676e 	strbvs	r6, [ip, #-1902]!
     cd8:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     cdc:	436c656e 	cmnmi	ip, #461373440	; 0x1b800000
     ce0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     ce4:	09ac0067 	stmibeq	ip!, {r0, r1, r2, r5, r6}
     ce8:	44410000 	strbmi	r0, [r1]
     cec:	65545f43 	ldrbvs	r5, [r4, #-3907]
     cf0:	6553706d 	ldrbvs	r7, [r3, #-109]
     cf4:	726f736e 	rsbvc	r7, pc, #-1207959551	; 0xb8000001
     cf8:	66657256 	undefined
     cfc:	43746e69 	cmnmi	r4, #1680	; 0x690
     d00:	d300646d 	movwle	r6, #1133	; 0x46d
     d04:	41000009 	tstmi	r0, r9
     d08:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
     d0c:	6c467465 	cfstrdvs	mvd7, [r6], {101}
     d10:	74536761 	ldrbvc	r6, [r3], #-1889
     d14:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     d18:	000a1a00 	andeq	r1, sl, r0, lsl #20
     d1c:	43444100 	movtmi	r4, #16640	; 0x4100
     d20:	656c435f 	strbvs	r4, [ip, #-863]!
     d24:	6c467261 	sfmvs	f7, 2, [r6], {97}
     d28:	51006761 	tstpl	r0, r1, ror #14
     d2c:	4100000a 	tstmi	r0, sl
     d30:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
     d34:	54497465 	strbpl	r7, [r9], #-1125
     d38:	74617453 	strbtvc	r7, [r1], #-1107
     d3c:	b6007375 	undefined
     d40:	4100000a 	tstmi	r0, sl
     d44:	435f4344 	cmpmi	pc, #268435457	; 0x10000001
     d48:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
     d4c:	65505449 	ldrbvs	r5, [r0, #-1097]
     d50:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
     d54:	74694267 	strbtvc	r4, [r9], #-615
     d58:	000af900 	andeq	pc, sl, r0, lsl #18
     d5c:	43444100 	movtmi	r4, #16640	; 0x4100
     d60:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
     d64:	0074696e 	rsbseq	r6, r4, lr, ror #18
     d68:	00000000 	andeq	r0, r0, r0
     d6c:	0000026a 	andeq	r0, r0, sl, ror #4
     d70:	26a10002 	strtcs	r0, [r1], r2
     d74:	073a0000 	ldreq	r0, [sl, -r0]!
     d78:	02370000 	eorseq	r0, r7, #0	; 0x0
     d7c:	4c460000 	marmi	acc0, r0, r6
     d80:	5f485341 	svcpl	0x00485341
     d84:	4c746553 	cfldr64mi	mvdx6, [r4], #-332
     d88:	6e657461 	cdpvs	4, 6, cr7, cr5, cr1, {3}
     d8c:	5e007963 	cdppl	9, 0, cr7, cr0, cr3, {3}
     d90:	46000002 	strmi	r0, [r0], -r2
     d94:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     d98:	6c61485f 	stclvs	8, cr4, [r1], #-380
     d9c:	63794366 	cmnvs	r9, #-1744830463	; 0x98000001
     da0:	6341656c 	movtvs	r6, #5484	; 0x156c
     da4:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
     da8:	00646d43 	rsbeq	r6, r4, r3, asr #26
     dac:	00000285 	andeq	r0, r0, r5, lsl #5
     db0:	53414c46 	movtpl	r4, #7238	; 0x1c46
     db4:	72505f48 	subsvc	r5, r0, #288	; 0x120
     db8:	74656665 	strbtvc	r6, [r5], #-1637
     dbc:	75426863 	strbvc	r6, [r2, #-2147]
     dc0:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     dc4:	00646d43 	rsbeq	r6, r4, r3, asr #26
     dc8:	000002ac 	andeq	r0, r0, ip, lsr #5
     dcc:	53414c46 	movtpl	r4, #7238	; 0x1c46
     dd0:	6e555f48 	cdpvs	15, 5, cr5, cr5, cr8, {2}
     dd4:	6b636f6c 	blvs	18dcb8c <__Stack_Size+0x18dc78c>
     dd8:	0002bf00 	andeq	fp, r2, r0, lsl #30
     ddc:	414c4600 	cmpmi	ip, r0, lsl #12
     de0:	4c5f4853 	mrrcmi	8, 5, r4, pc, cr3
     de4:	006b636f 	rsbeq	r6, fp, pc, ror #6
     de8:	000002d2 	ldrdeq	r0, [r0], -r2
     dec:	53414c46 	movtpl	r4, #7238	; 0x1c46
     df0:	65475f48 	strbvs	r5, [r7, #-3912]
     df4:	65735574 	ldrbvs	r5, [r3, #-1396]!
     df8:	74704f72 	ldrbtvc	r4, [r0], #-3954
     dfc:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
     e00:	00657479 	rsbeq	r7, r5, r9, ror r4
     e04:	000002ea 	andeq	r0, r0, sl, ror #5
     e08:	53414c46 	movtpl	r4, #7238	; 0x1c46
     e0c:	65475f48 	strbvs	r5, [r7, #-3912]
     e10:	69725774 	ldmdbvs	r2!, {r2, r4, r5, r6, r8, r9, sl, ip, lr}^
     e14:	72506574 	subsvc	r6, r0, #486539264	; 0x1d000000
     e18:	6365746f 	cmnvs	r5, #1862270976	; 0x6f000000
     e1c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     e20:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
     e24:	79426e6f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     e28:	02006574 	andeq	r6, r0, #486539264	; 0x1d000000
     e2c:	46000003 	strmi	r0, [r0], -r3
     e30:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     e34:	7465475f 	strbtvc	r4, [r5], #-1887
     e38:	64616552 	strbtvs	r6, [r1], #-1362
     e3c:	5074754f 	rsbspl	r7, r4, pc, asr #10
     e40:	65746f72 	ldrbvs	r6, [r4, #-3954]!
     e44:	6f697463 	svcvs	0x00697463
     e48:	6174536e 	cmnvs	r4, lr, ror #6
     e4c:	00737574 	rsbseq	r7, r3, r4, ror r5
     e50:	0000032b 	andeq	r0, r0, fp, lsr #6
     e54:	53414c46 	movtpl	r4, #7238	; 0x1c46
     e58:	65475f48 	strbvs	r5, [r7, #-3912]
     e5c:	65725074 	ldrbvs	r5, [r2, #-116]!
     e60:	63746566 	cmnvs	r4, #427819008	; 0x19800000
     e64:	66754268 	ldrbtvs	r4, [r5], -r8, ror #4
     e68:	53726566 	cmnpl	r2, #427819008	; 0x19800000
     e6c:	75746174 	ldrbvc	r6, [r4, #-372]!
     e70:	03540073 	cmpeq	r4, #115	; 0x73
     e74:	4c460000 	marmi	acc0, r0, r6
     e78:	5f485341 	svcpl	0x00485341
     e7c:	6f435449 	svcvs	0x00435449
     e80:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     e84:	00038900 	andeq	r8, r3, r0, lsl #18
     e88:	414c4600 	cmpmi	ip, r0, lsl #12
     e8c:	475f4853 	undefined
     e90:	6c467465 	cfstrdvs	mvd7, [r6], {101}
     e94:	74536761 	ldrbvc	r6, [r3], #-1889
     e98:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     e9c:	0003c600 	andeq	ip, r3, r0, lsl #12
     ea0:	414c4600 	cmpmi	ip, r0, lsl #12
     ea4:	435f4853 	cmpmi	pc, #5439488	; 0x530000
     ea8:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
     eac:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
     eb0:	0003ed00 	andeq	lr, r3, r0, lsl #26
     eb4:	414c4600 	cmpmi	ip, r0, lsl #12
     eb8:	475f4853 	undefined
     ebc:	74537465 	ldrbvc	r7, [r3], #-1125
     ec0:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     ec4:	00040a00 	andeq	r0, r4, r0, lsl #20
     ec8:	414c4600 	cmpmi	ip, r0, lsl #12
     ecc:	575f4853 	undefined
     ed0:	46746961 	ldrbtmi	r6, [r4], -r1, ror #18
     ed4:	614c726f 	cmpvs	ip, pc, ror #4
     ed8:	704f7473 	subvc	r7, pc, r3, ror r4
     edc:	74617265 	strbtvc	r7, [r1], #-613
     ee0:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     ee4:	0000049d 	muleq	r0, sp, r4
     ee8:	53414c46 	movtpl	r4, #7238	; 0x1c46
     eec:	73555f48 	cmpvc	r5, #288	; 0x120
     ef0:	704f7265 	subvc	r7, pc, r5, ror #4
     ef4:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     ef8:	65747942 	ldrbvs	r7, [r4, #-2370]!
     efc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     f00:	fc006769 	stc2	7, cr6, [r0], {105}
     f04:	46000004 	strmi	r0, [r0], -r4
     f08:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     f0c:	6165525f 	cmnvs	r5, pc, asr r2
     f10:	74754f64 	ldrbtvc	r4, [r5], #-3940
     f14:	746f7250 	strbtvc	r7, [pc], #592	; f1c <__Stack_Size+0xb1c>
     f18:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
     f1c:	3b006e6f 	blcc	1c8e0 <__Stack_Size+0x1c4e0>
     f20:	46000005 	strmi	r0, [r0], -r5
     f24:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     f28:	616e455f 	cmnvs	lr, pc, asr r5
     f2c:	57656c62 	strbpl	r6, [r5, -r2, ror #24]!
     f30:	65746972 	ldrbvs	r6, [r4, #-2418]!
     f34:	746f7250 	strbtvc	r7, [pc], #592	; f3c <__Stack_Size+0xb3c>
     f38:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
     f3c:	ba006e6f 	blt	1c900 <__Stack_Size+0x1c500>
     f40:	46000005 	strmi	r0, [r0], -r5
     f44:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     f48:	6f72505f 	svcvs	0x0072505f
     f4c:	6d617267 	sfmvs	f7, 2, [r1, #-412]!
     f50:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
     f54:	79426e6f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     f58:	61446574 	cmpvs	r4, r4, ror r5
     f5c:	09006174 	stmdbeq	r0, {r2, r4, r5, r6, r8, sp, lr}
     f60:	46000006 	strmi	r0, [r0], -r6
     f64:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     f68:	6f72505f 	svcvs	0x0072505f
     f6c:	6d617267 	sfmvs	f7, 2, [r1, #-412]!
     f70:	666c6148 	strbtvs	r6, [ip], -r8, asr #2
     f74:	64726f57 	ldrbtvs	r6, [r2], #-3927
     f78:	00065800 	andeq	r5, r6, r0, lsl #16
     f7c:	414c4600 	cmpmi	ip, r0, lsl #12
     f80:	505f4853 	subspl	r4, pc, r3, asr r8
     f84:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
     f88:	6f576d61 	svcvs	0x00576d61
     f8c:	a7006472 	smlsdxge	r0, r2, r4, r6
     f90:	46000006 	strmi	r0, [r0], -r6
     f94:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     f98:	6172455f 	cmnvs	r2, pc, asr r5
     f9c:	704f6573 	subvc	r6, pc, r3, ror r5
     fa0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     fa4:	65747942 	ldrbvs	r7, [r4, #-2370]!
     fa8:	06d40073 	undefined
     fac:	4c460000 	marmi	acc0, r0, r6
     fb0:	5f485341 	svcpl	0x00485341
     fb4:	73617245 	cmnvc	r1, #1342177284	; 0x50000004
     fb8:	6c6c4165 	stfvse	f4, [ip], #-404
     fbc:	65676150 	strbvs	r6, [r7, #-336]!
     fc0:	07010073 	smlsdxeq	r1, r3, r0, r0
     fc4:	4c460000 	marmi	acc0, r0, r6
     fc8:	5f485341 	svcpl	0x00485341
     fcc:	73617245 	cmnvc	r1, #1342177284	; 0x50000004
     fd0:	67615065 	strbvs	r5, [r1, -r5, rrx]!
     fd4:	00000065 	andeq	r0, r0, r5, rrx
     fd8:	01770000 	cmneq	r7, r0
     fdc:	00020000 	andeq	r0, r2, r0
     fe0:	00002ddb 	ldrdeq	r2, [r0], -fp
     fe4:	00000648 	andeq	r0, r0, r8, asr #12
     fe8:	0000022b 	andeq	r0, r0, fp, lsr #4
     fec:	4f495047 	svcmi	0x00495047
     ff0:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     ff4:	02bb0074 	adcseq	r0, fp, #116	; 0x74
     ff8:	50470000 	subpl	r0, r7, r0
     ffc:	535f4f49 	cmppl	pc, #292	; 0x124
    1000:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    1004:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    1008:	02e00074 	rsceq	r0, r0, #116	; 0x74
    100c:	50470000 	subpl	r0, r7, r0
    1010:	525f4f49 	subspl	r4, pc, #292	; 0x124
    1014:	49646165 	stmdbmi	r4!, {r0, r2, r5, r6, r8, sp, lr}^
    1018:	7475706e 	ldrbtvc	r7, [r5], #-110
    101c:	61746144 	cmnvs	r4, r4, asr #2
    1020:	00746942 	rsbseq	r6, r4, r2, asr #18
    1024:	00000323 	andeq	r0, r0, r3, lsr #6
    1028:	4f495047 	svcmi	0x00495047
    102c:	6165525f 	cmnvs	r5, pc, asr r2
    1030:	706e4964 	rsbvc	r4, lr, r4, ror #18
    1034:	61447475 	cmpvs	r4, r5, ror r4
    1038:	50006174 	andpl	r6, r0, r4, ror r1
    103c:	47000003 	strmi	r0, [r0, -r3]
    1040:	5f4f4950 	svcpl	0x004f4950
    1044:	64616552 	strbtvs	r6, [r1], #-1362
    1048:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    104c:	61447475 	cmpvs	r4, r5, ror r4
    1050:	69426174 	stmdbvs	r2, {r2, r4, r5, r6, r8, sp, lr}^
    1054:	03970074 	orrseq	r0, r7, #116	; 0x74
    1058:	50470000 	subpl	r0, r7, r0
    105c:	525f4f49 	subspl	r4, pc, #292	; 0x124
    1060:	4f646165 	svcmi	0x00646165
    1064:	75707475 	ldrbvc	r7, [r0, #-1141]!
    1068:	74614474 	strbtvc	r4, [r1], #-1140
    106c:	03c40061 	biceq	r0, r4, #97	; 0x61
    1070:	50470000 	subpl	r0, r7, r0
    1074:	535f4f49 	cmppl	pc, #292	; 0x124
    1078:	69427465 	stmdbvs	r2, {r0, r2, r5, r6, sl, ip, sp, lr}^
    107c:	f9007374 	undefined instruction 0xf9007374
    1080:	47000003 	strmi	r0, [r0, -r3]
    1084:	5f4f4950 	svcpl	0x004f4950
    1088:	65736552 	ldrbvs	r6, [r3, #-1362]!
    108c:	74694274 	strbtvc	r4, [r9], #-628
    1090:	042e0073 	strteq	r0, [lr], #-115
    1094:	50470000 	subpl	r0, r7, r0
    1098:	575f4f49 	ldrbpl	r4, [pc, -r9, asr #30]
    109c:	65746972 	ldrbvs	r6, [r4, #-2418]!
    10a0:	00746942 	rsbseq	r6, r4, r2, asr #18
    10a4:	00000471 	andeq	r0, r0, r1, ror r4
    10a8:	4f495047 	svcmi	0x00495047
    10ac:	6972575f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    10b0:	a6006574 	undefined
    10b4:	47000004 	strmi	r0, [r0, -r4]
    10b8:	5f4f4950 	svcpl	0x004f4950
    10bc:	4c6e6950 	stclmi	9, cr6, [lr], #-320
    10c0:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    10c4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    10c8:	04e90067 	strbteq	r0, [r9], #103
    10cc:	50470000 	subpl	r0, r7, r0
    10d0:	455f4f49 	ldrbmi	r4, [pc, #-3913]	; 18f <_Minimum_Stack_Size+0x8f>
    10d4:	746e6576 	strbtvc	r6, [lr], #-1398
    10d8:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    10dc:	6f437475 	svcvs	0x00437475
    10e0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    10e4:	00053000 	andeq	r3, r5, r0
    10e8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    10ec:	76455f4f 	strbvc	r5, [r5], -pc, asr #30
    10f0:	4f746e65 	svcmi	0x00746e65
    10f4:	75707475 	ldrbvc	r7, [r0, #-1141]!
    10f8:	646d4374 	strbtvs	r4, [sp], #-884
    10fc:	00055700 	andeq	r5, r5, r0, lsl #14
    1100:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1104:	69505f4f 	ldmdbvs	r0, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    1108:	6d65526e 	sfmvs	f5, 2, [r5, #-440]!
    110c:	6f437061 	svcvs	0x00437061
    1110:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1114:	0005c600 	andeq	ip, r5, r0, lsl #12
    1118:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    111c:	58455f4f 	stmdapl	r5, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    1120:	694c4954 	stmdbvs	ip, {r2, r4, r6, r8, fp, lr}^
    1124:	6f43656e 	svcvs	0x0043656e
    1128:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    112c:	00060d00 	andeq	r0, r6, r0, lsl #26
    1130:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1134:	46415f4f 	strbmi	r5, [r1], -pc, asr #30
    1138:	65444f49 	strbvs	r4, [r4, #-3913]
    113c:	74696e49 	strbtvc	r6, [r9], #-3657
    1140:	00062200 	andeq	r2, r6, r0, lsl #4
    1144:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1148:	65445f4f 	strbvs	r5, [r4, #-3919]
    114c:	74696e49 	strbtvc	r6, [r9], #-3657
    1150:	00000000 	andeq	r0, r0, r0
    1154:	00035c00 	andeq	r5, r3, r0, lsl #24
    1158:	23000200 	movwcs	r0, #512	; 0x200
    115c:	e7000034 	smladx	r0, r4, r0, r0
    1160:	10000008 	andne	r0, r0, r8
    1164:	4e000003 	cdpmi	0, 0, cr0, cr0, cr3, {0}
    1168:	5f434956 	svcpl	0x00434956
    116c:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    1170:	35007469 	strcc	r7, [r0, #-1129]
    1174:	4e000003 	cdpmi	0, 0, cr0, cr0, cr3, {0}
    1178:	5f434956 	svcpl	0x00434956
    117c:	44424353 	strbmi	r4, [r2], #-851
    1180:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    1184:	03580074 	cmpeq	r8, #116	; 0x74
    1188:	564e0000 	strbpl	r0, [lr], -r0
    118c:	505f4349 	subspl	r4, pc, r9, asr #6
    1190:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    1194:	47797469 	ldrbmi	r7, [r9, -r9, ror #8]!
    1198:	70756f72 	rsbsvc	r6, r5, r2, ror pc
    119c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    11a0:	7f006769 	svcvc	0x00006769
    11a4:	4e000003 	cdpmi	0, 0, cr0, cr0, cr3, {0}
    11a8:	5f434956 	svcpl	0x00434956
    11ac:	74696e49 	strbtvc	r6, [r9], #-3657
    11b0:	0003f100 	andeq	pc, r3, r0, lsl #2
    11b4:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    11b8:	74535f43 	ldrbvc	r5, [r3], #-3907
    11bc:	74637572 	strbtvc	r7, [r3], #-1394
    11c0:	74696e49 	strbtvc	r6, [r9], #-3657
    11c4:	00041600 	andeq	r1, r4, r0, lsl #12
    11c8:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    11cc:	65475f43 	strbvs	r5, [r7, #-3907]
    11d0:	72754374 	rsbsvc	r4, r5, #-805306367	; 0xd0000001
    11d4:	746e6572 	strbtvc	r6, [lr], #-1394
    11d8:	646e6550 	strbtvs	r6, [lr], #-1360
    11dc:	49676e69 	stmdbmi	r7!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
    11e0:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    11e4:	656e6e61 	strbvs	r6, [lr, #-3681]!
    11e8:	042e006c 	strteq	r0, [lr], #-108
    11ec:	564e0000 	strbpl	r0, [lr], -r0
    11f0:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    11f4:	52497465 	subpl	r7, r9, #1694498816	; 0x65000000
    11f8:	61684351 	cmnvs	r8, r1, asr r3
    11fc:	6c656e6e 	stclvs	14, cr6, [r5], #-440
    1200:	646e6550 	strbtvs	r6, [lr], #-1360
    1204:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    1208:	74537469 	ldrbvc	r7, [r3], #-1129
    120c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1210:	00047500 	andeq	r7, r4, r0, lsl #10
    1214:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1218:	65535f43 	ldrbvs	r5, [r3, #-3907]
    121c:	51524974 	cmppl	r2, r4, ror r9
    1220:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    1224:	506c656e 	rsbpl	r6, ip, lr, ror #10
    1228:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    122c:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    1230:	049c0074 	ldreq	r0, [ip], #116
    1234:	564e0000 	strbpl	r0, [lr], -r0
    1238:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
    123c:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    1240:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    1244:	6e6e6168 	powvsez	f6, f6, #0.0
    1248:	65506c65 	ldrbvs	r6, [r0, #-3173]
    124c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    1250:	74694267 	strbtvc	r4, [r9], #-615
    1254:	0004c500 	andeq	ip, r4, r0, lsl #10
    1258:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    125c:	65475f43 	strbvs	r5, [r7, #-3907]
    1260:	72754374 	rsbsvc	r4, r5, #-805306367	; 0xd0000001
    1264:	746e6572 	strbtvc	r6, [lr], #-1394
    1268:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
    126c:	61486576 	cmpvs	r8, r6, ror r5
    1270:	656c646e 	strbvs	r6, [ip, #-1134]!
    1274:	04dd0072 	ldrbeq	r0, [sp], #114
    1278:	564e0000 	strbpl	r0, [lr], -r0
    127c:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    1280:	52497465 	subpl	r7, r9, #1694498816	; 0x65000000
    1284:	61684351 	cmnvs	r8, r1, asr r3
    1288:	6c656e6e 	stclvs	14, cr6, [r5], #-440
    128c:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
    1290:	69426576 	stmdbvs	r2, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
    1294:	61745374 	cmnvs	r4, r4, ror r3
    1298:	00737574 	rsbseq	r7, r3, r4, ror r5
    129c:	00000524 	andeq	r0, r0, r4, lsr #10
    12a0:	4349564e 	movtmi	r5, #38478	; 0x964e
    12a4:	7465475f 	strbtvc	r4, [r5], #-1887
    12a8:	49555043 	ldmdbmi	r5, {r0, r1, r6, ip, lr}^
    12ac:	053c0044 	ldreq	r0, [ip, #-68]!
    12b0:	564e0000 	strbpl	r0, [lr], -r0
    12b4:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    12b8:	65567465 	ldrbvs	r7, [r6, #-1125]
    12bc:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    12c0:	6c626154 	stfvse	f6, [r2], #-336
    12c4:	05730065 	ldrbeq	r0, [r3, #-101]!
    12c8:	564e0000 	strbpl	r0, [lr], -r0
    12cc:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    12d0:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
    12d4:	53657461 	cmnpl	r5, #1627389952	; 0x61000000
    12d8:	65747379 	ldrbvs	r7, [r4, #-889]!
    12dc:	7365526d 	cmnvc	r5, #-805306362	; 0xd0000006
    12e0:	87007465 	strhi	r7, [r0, -r5, ror #8]
    12e4:	4e000005 	cdpmi	0, 0, cr0, cr0, cr5, {0}
    12e8:	5f434956 	svcpl	0x00434956
    12ec:	656e6547 	strbvs	r6, [lr, #-1351]!
    12f0:	65746172 	ldrbvs	r6, [r4, #-370]!
    12f4:	65726f43 	ldrbvs	r6, [r2, #-3907]!
    12f8:	65736552 	ldrbvs	r6, [r3, #-1362]!
    12fc:	059b0074 	ldreq	r0, [fp, #116]
    1300:	564e0000 	strbpl	r0, [lr], -r0
    1304:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    1308:	65747379 	ldrbvs	r7, [r4, #-889]!
    130c:	43504c6d 	cmpmi	r0, #27904	; 0x6d00
    1310:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1314:	05d00067 	ldrbeq	r0, [r0, #103]
    1318:	564e0000 	strbpl	r0, [lr], -r0
    131c:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    1320:	65747379 	ldrbvs	r7, [r4, #-889]!
    1324:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    1328:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    132c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1330:	15006769 	strne	r6, [r0, #-1897]
    1334:	4e000006 	cdpmi	0, 0, cr0, cr0, cr6, {0}
    1338:	5f434956 	svcpl	0x00434956
    133c:	74737953 	ldrbtvc	r7, [r3], #-2387
    1340:	61486d65 	cmpvs	r8, r5, ror #26
    1344:	656c646e 	strbvs	r6, [ip, #-1134]!
    1348:	69725072 	ldmdbvs	r2!, {r1, r4, r5, r6, ip, lr}^
    134c:	7469726f 	strbtvc	r7, [r9], #-623
    1350:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    1354:	00676966 	rsbeq	r6, r7, r6, ror #18
    1358:	00000698 	muleq	r0, r8, r6
    135c:	4349564e 	movtmi	r5, #38478	; 0x964e
    1360:	7465475f 	strbtvc	r4, [r5], #-1887
    1364:	74737953 	ldrbtvc	r7, [r3], #-2387
    1368:	61486d65 	cmpvs	r8, r5, ror #26
    136c:	656c646e 	strbvs	r6, [ip, #-1134]!
    1370:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
    1374:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    1378:	53746942 	cmnpl	r4, #1081344	; 0x108000
    137c:	75746174 	ldrbvc	r6, [r4, #-372]!
    1380:	06ed0073 	uxtabeq	r0, sp, r3
    1384:	564e0000 	strbpl	r0, [lr], -r0
    1388:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    138c:	79537465 	ldmdbvc	r3, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1390:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    1394:	646e6148 	strbtvs	r6, [lr], #-328
    1398:	5072656c 	rsbspl	r6, r2, ip, ror #10
    139c:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    13a0:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    13a4:	07220074 	undefined
    13a8:	564e0000 	strbpl	r0, [lr], -r0
    13ac:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
    13b0:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    13b4:	74737953 	ldrbtvc	r7, [r3], #-2387
    13b8:	61486d65 	cmpvs	r8, r5, ror #26
    13bc:	656c646e 	strbvs	r6, [ip, #-1134]!
    13c0:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
    13c4:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    13c8:	00746942 	rsbseq	r6, r4, r2, asr #18
    13cc:	00000757 	andeq	r0, r0, r7, asr r7
    13d0:	4349564e 	movtmi	r5, #38478	; 0x964e
    13d4:	7465475f 	strbtvc	r4, [r5], #-1887
    13d8:	74737953 	ldrbtvc	r7, [r3], #-2387
    13dc:	61486d65 	cmpvs	r8, r5, ror #26
    13e0:	656c646e 	strbvs	r6, [ip, #-1134]!
    13e4:	74634172 	strbtvc	r4, [r3], #-370
    13e8:	42657669 	rsbmi	r7, r5, #110100480	; 0x6900000
    13ec:	74537469 	ldrbvc	r7, [r3], #-1129
    13f0:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    13f4:	0007aa00 	andeq	sl, r7, r0, lsl #20
    13f8:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    13fc:	65475f43 	strbvs	r5, [r7, #-3907]
    1400:	75614674 	strbvc	r4, [r1, #-1652]!
    1404:	6148746c 	cmpvs	r8, ip, ror #8
    1408:	656c646e 	strbvs	r6, [ip, #-1134]!
    140c:	756f5372 	strbvc	r5, [pc, #-882]!	; 10a2 <__Stack_Size+0xca2>
    1410:	73656372 	cmnvc	r5, #-939524095	; 0xc8000001
    1414:	00080700 	andeq	r0, r8, r0, lsl #14
    1418:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    141c:	65475f43 	strbvs	r5, [r7, #-3907]
    1420:	75614674 	strbvc	r4, [r1, #-1652]!
    1424:	6441746c 	strbvs	r7, [r1], #-1132
    1428:	73657264 	cmnvc	r5, #1073741830	; 0x40000006
    142c:	08500073 	ldmdaeq	r0, {r0, r1, r4, r5, r6}^
    1430:	564e0000 	strbpl	r0, [lr], -r0
    1434:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    1438:	41427465 	cmpmi	r2, r5, ror #8
    143c:	52504553 	subspl	r4, r0, #348127232	; 0x14c00000
    1440:	08690049 	stmdaeq	r9!, {r0, r3, r6}^
    1444:	564e0000 	strbpl	r0, [lr], -r0
    1448:	425f4349 	subsmi	r4, pc, #603979777	; 0x24000001
    144c:	50455341 	subpl	r5, r5, r1, asr #6
    1450:	4f434952 	svcmi	0x00434952
    1454:	4749464e 	strbmi	r4, [r9, -lr, asr #12]
    1458:	00089200 	andeq	r9, r8, r0, lsl #4
    145c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1460:	45525f43 	ldrbmi	r5, [r2, #-3907]
    1464:	46544553 	undefined
    1468:	544c5541 	strbpl	r5, [ip], #-1345
    146c:	4b53414d 	blmi	14d19a8 <__Stack_Size+0x14d15a8>
    1470:	0008a700 	andeq	sl, r8, r0, lsl #14
    1474:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1478:	45535f43 	ldrbmi	r5, [r3, #-3907]
    147c:	55414654 	strbpl	r4, [r1, #-1620]
    1480:	414d544c 	cmpmi	sp, ip, asr #8
    1484:	bc004b53 	stclt	11, cr4, [r0], {83}
    1488:	4e000008 	cdpmi	0, 0, cr0, cr0, cr8, {0}
    148c:	5f434956 	svcpl	0x00434956
    1490:	45534552 	ldrbmi	r4, [r3, #-1362]
    1494:	49525054 	ldmdbmi	r2, {r2, r4, r6, ip, lr}^
    1498:	4b53414d 	blmi	14d19d4 <__Stack_Size+0x14d15d4>
    149c:	0008d100 	andeq	sp, r8, r0, lsl #2
    14a0:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    14a4:	45535f43 	ldrbmi	r5, [r3, #-3907]
    14a8:	49525054 	ldmdbmi	r2, {r2, r4, r6, ip, lr}^
    14ac:	4b53414d 	blmi	14d19e8 <__Stack_Size+0x14d15e8>
    14b0:	00000000 	andeq	r0, r0, r0
    14b4:	0000c700 	andeq	ip, r0, r0, lsl #14
    14b8:	0a000200 	beq	1cc0 <__Stack_Size+0x18c0>
    14bc:	4700003d 	smladxmi	r0, sp, r0, r0
    14c0:	d3000002 	movwle	r0, #2	; 0x2
    14c4:	50000000 	andpl	r0, r0, r0
    14c8:	425f5257 	subsmi	r5, pc, #1879048197	; 0x70000005
    14cc:	756b6361 	strbvc	r6, [fp, #-865]!
    14d0:	63634170 	cmnvs	r3, #28	; 0x1c
    14d4:	43737365 	cmnmi	r3, #-1811939327	; 0x94000001
    14d8:	f800646d 	undefined instruction 0xf800646d
    14dc:	50000000 	andpl	r0, r0, r0
    14e0:	505f5257 	subspl	r5, pc, r7, asr r2
    14e4:	6d434456 	cfstrdvs	mvd4, [r3, #-344]
    14e8:	011d0064 	tsteq	sp, r4, rrx
    14ec:	57500000 	ldrbpl	r0, [r0, -r0]
    14f0:	56505f52 	usubaddxpl	r5, r0, r2
    14f4:	76654c44 	strbtvc	r4, [r5], -r4, asr #24
    14f8:	6f436c65 	svcvs	0x00436c65
    14fc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1500:	00015300 	andeq	r5, r1, r0, lsl #6
    1504:	52575000 	subspl	r5, r7, #0	; 0x0
    1508:	6b61575f 	blvs	185728c <__Stack_Size+0x1856e8c>
    150c:	50705565 	rsbspl	r5, r0, r5, ror #10
    1510:	6d436e69 	stclvs	14, cr6, [r3, #-420]
    1514:	01780064 	cmneq	r8, r4, rrx
    1518:	57500000 	ldrbpl	r0, [r0, -r0]
    151c:	65475f52 	strbvs	r5, [r7, #-3922]
    1520:	616c4674 	smcvs	50276
    1524:	61745367 	cmnvs	r4, r7, ror #6
    1528:	00737574 	rsbseq	r7, r3, r4, ror r5
    152c:	000001ae 	andeq	r0, r0, lr, lsr #3
    1530:	5f525750 	svcpl	0x00525750
    1534:	61656c43 	cmnvs	r5, r3, asr #24
    1538:	616c4672 	smcvs	50274
    153c:	01d50067 	bicseq	r0, r5, r7, rrx
    1540:	57500000 	ldrbpl	r0, [r0, -r0]
    1544:	6e455f52 	mcrvs	15, 2, r5, cr5, cr2, {2}
    1548:	53726574 	cmnpl	r2, #486539264	; 0x1d000000
    154c:	444e4154 	strbmi	r4, [lr], #-340
    1550:	6f4d5942 	svcvs	0x004d5942
    1554:	ea006564 	b	1aaec <__Stack_Size+0x1a6ec>
    1558:	50000001 	andpl	r0, r0, r1
    155c:	455f5257 	ldrbmi	r5, [pc, #-599]	; 130d <__Stack_Size+0xf0d>
    1560:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    1564:	504f5453 	subpl	r5, pc, r3, asr r4
    1568:	65646f4d 	strbvs	r6, [r4, #-3917]!
    156c:	00023100 	andeq	r3, r2, r0, lsl #2
    1570:	52575000 	subspl	r5, r7, #0	; 0x0
    1574:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    1578:	0074696e 	rsbseq	r6, r4, lr, ror #18
    157c:	00000000 	andeq	r0, r0, r0
    1580:	000002c0 	andeq	r0, r0, r0, asr #5
    1584:	3f510002 	svccc	0x00510002
    1588:	08bd0000 	popeq	{}
    158c:	02140000 	andseq	r0, r4, #0	; 0x0
    1590:	43520000 	cmpmi	r2, #0	; 0x0
    1594:	65445f43 	strbvs	r5, [r4, #-3907]
    1598:	74696e49 	strbtvc	r6, [r9], #-3657
    159c:	00022700 	andeq	r2, r2, r0, lsl #14
    15a0:	43435200 	movtmi	r5, #12800	; 0x3200
    15a4:	4553485f 	ldrbmi	r4, [r3, #-2143]
    15a8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    15ac:	4c006769 	stcmi	7, cr6, [r0], {105}
    15b0:	52000002 	andpl	r0, r0, #2	; 0x2
    15b4:	575f4343 	ldrbpl	r4, [pc, -r3, asr #6]
    15b8:	46746961 	ldrbtmi	r6, [r4], -r1, ror #18
    15bc:	5348726f 	movtpl	r7, #33391	; 0x826f
    15c0:	61745345 	cmnvs	r4, r5, asr #6
    15c4:	70557472 	subsvc	r7, r5, r2, ror r4
    15c8:	0002f100 	andeq	pc, r2, r0, lsl #2
    15cc:	43435200 	movtmi	r5, #12800	; 0x3200
    15d0:	6a64415f 	bvs	1911b54 <__Stack_Size+0x1911754>
    15d4:	48747375 	ldmdami	r4!, {r0, r2, r4, r5, r6, r8, r9, ip, sp, lr}^
    15d8:	61434953 	cmpvs	r3, r3, asr r9
    15dc:	7262696c 	rsbvc	r6, r2, #1769472	; 0x1b0000
    15e0:	6f697461 	svcvs	0x00697461
    15e4:	6c61566e 	stclvs	6, cr5, [r1], #-440
    15e8:	23006575 	movwcs	r6, #1397	; 0x575
    15ec:	52000003 	andpl	r0, r0, #3	; 0x3
    15f0:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^
    15f4:	6d434953 	stclvs	9, cr4, [r3, #-332]
    15f8:	034a0064 	movteq	r0, #41060	; 0xa064
    15fc:	43520000 	cmpmi	r2, #0	; 0x0
    1600:	4c505f43 	mrrcmi	15, 4, r5, r0, cr3
    1604:	6e6f434c 	cdpvs	3, 6, cr4, cr15, cr12, {2}
    1608:	00676966 	rsbeq	r6, r7, r6, ror #18
    160c:	00000391 	muleq	r0, r1, r3
    1610:	5f434352 	svcpl	0x00434352
    1614:	434c4c50 	movtmi	r4, #52304	; 0xcc50
    1618:	b800646d 	stmdalt	r0, {r0, r2, r3, r5, r6, sl, sp, lr}
    161c:	52000003 	andpl	r0, r0, #3	; 0x3
    1620:	535f4343 	cmppl	pc, #201326593	; 0xc000001
    1624:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    1628:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
    162c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1630:	000003f1 	strdeq	r0, [r0], -r1
    1634:	5f434352 	svcpl	0x00434352
    1638:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    163c:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    1640:	756f534b 	strbvc	r5, [pc, #-843]!	; 12fd <__Stack_Size+0xefd>
    1644:	00656372 	rsbeq	r6, r5, r2, ror r3
    1648:	00000409 	andeq	r0, r0, r9, lsl #8
    164c:	5f434352 	svcpl	0x00434352
    1650:	4b4c4348 	blmi	1312378 <__Stack_Size+0x1311f78>
    1654:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1658:	42006769 	andmi	r6, r0, #27525120	; 0x1a40000
    165c:	52000004 	andpl	r0, r0, #4	; 0x4
    1660:	505f4343 	subspl	r4, pc, r3, asr #6
    1664:	314b4c43 	cmpcc	fp, r3, asr #24
    1668:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    166c:	7b006769 	blvc	1b418 <__Stack_Size+0x1b018>
    1670:	52000004 	andpl	r0, r0, #4	; 0x4
    1674:	505f4343 	subspl	r4, pc, r3, asr #6
    1678:	324b4c43 	subcc	r4, fp, #17152	; 0x4300
    167c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1680:	b0006769 	andlt	r6, r0, r9, ror #14
    1684:	52000004 	andpl	r0, r0, #4	; 0x4
    1688:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^
    168c:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
    1690:	00676966 	rsbeq	r6, r7, r6, ror #18
    1694:	000004e5 	andeq	r0, r0, r5, ror #9
    1698:	5f434352 	svcpl	0x00434352
    169c:	43425355 	movtmi	r5, #9045	; 0x2355
    16a0:	6f434b4c 	svcvs	0x00434b4c
    16a4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    16a8:	00050c00 	andeq	r0, r5, r0, lsl #24
    16ac:	43435200 	movtmi	r5, #12800	; 0x3200
    16b0:	4344415f 	movtmi	r4, #16735	; 0x415f
    16b4:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    16b8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    16bc:	05450067 	strbeq	r0, [r5, #-103]
    16c0:	43520000 	cmpmi	r2, #0	; 0x0
    16c4:	534c5f43 	movtpl	r5, #53059	; 0xcf43
    16c8:	6e6f4345 	cdpvs	3, 6, cr4, cr15, cr5, {2}
    16cc:	00676966 	rsbeq	r6, r7, r6, ror #18
    16d0:	0000056c 	andeq	r0, r0, ip, ror #10
    16d4:	5f434352 	svcpl	0x00434352
    16d8:	4349534c 	movtmi	r5, #37708	; 0x934c
    16dc:	9300646d 	movwls	r6, #1133	; 0x46d
    16e0:	52000005 	andpl	r0, r0, #5	; 0x5
    16e4:	525f4343 	subspl	r4, pc, #201326593	; 0xc000001
    16e8:	4c434354 	mcrrmi	3, 5, r4, r3, cr4
    16ec:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
    16f0:	00676966 	rsbeq	r6, r7, r6, ror #18
    16f4:	000005bc 	strheq	r0, [r0], -ip
    16f8:	5f434352 	svcpl	0x00434352
    16fc:	43435452 	movtmi	r5, #13394	; 0x3452
    1700:	6d434b4c 	vstrvs	d20, [r3, #-304]
    1704:	05e30064 	strbeq	r0, [r3, #100]!
    1708:	43520000 	cmpmi	r2, #0	; 0x0
    170c:	65475f43 	strbvs	r5, [r7, #-3907]
    1710:	6f6c4374 	svcvs	0x006c4374
    1714:	46736b63 	ldrbtmi	r6, [r3], -r3, ror #22
    1718:	00716572 	rsbseq	r6, r1, r2, ror r5
    171c:	0000064a 	andeq	r0, r0, sl, asr #12
    1720:	5f434352 	svcpl	0x00434352
    1724:	50424841 	subpl	r4, r2, r1, asr #16
    1728:	70697265 	rsbvc	r7, r9, r5, ror #4
    172c:	6f6c4368 	svcvs	0x006c4368
    1730:	6d436b63 	vstrvs	d22, [r3, #-396]
    1734:	067f0064 	ldrbteq	r0, [pc], -r4, rrx
    1738:	43520000 	cmpmi	r2, #0	; 0x0
    173c:	50415f43 	subpl	r5, r1, r3, asr #30
    1740:	65503242 	ldrbvs	r3, [r0, #-578]
    1744:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1748:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    174c:	646d436b 	strbtvs	r4, [sp], #-875
    1750:	0006b400 	andeq	fp, r6, r0, lsl #8
    1754:	43435200 	movtmi	r5, #12800	; 0x3200
    1758:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    175c:	72655031 	rsbvc	r5, r5, #49	; 0x31
    1760:	43687069 	cmnmi	r8, #105	; 0x69
    1764:	6b636f6c 	blvs	18dd51c <__Stack_Size+0x18dd11c>
    1768:	00646d43 	rsbeq	r6, r4, r3, asr #26
    176c:	000006e9 	andeq	r0, r0, r9, ror #13
    1770:	5f434352 	svcpl	0x00434352
    1774:	32425041 	subcc	r5, r2, #65	; 0x41
    1778:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    177c:	65526870 	ldrbvs	r6, [r2, #-2160]
    1780:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
    1784:	1e00646d 	cdpne	4, 0, cr6, cr0, cr13, {3}
    1788:	52000007 	andpl	r0, r0, #7	; 0x7
    178c:	415f4343 	cmpmi	pc, r3, asr #6
    1790:	50314250 	eorspl	r4, r1, r0, asr r2
    1794:	70697265 	rsbvc	r7, r9, r5, ror #4
    1798:	73655268 	cmnvc	r5, #-2147483642	; 0x80000006
    179c:	6d437465 	cfstrdvs	mvd7, [r3, #-404]
    17a0:	07530064 	ldrbeq	r0, [r3, -r4, rrx]
    17a4:	43520000 	cmpmi	r2, #0	; 0x0
    17a8:	61425f43 	cmpvs	r2, r3, asr #30
    17ac:	70756b63 	rsbsvc	r6, r5, r3, ror #22
    17b0:	65736552 	ldrbvs	r6, [r3, #-1362]!
    17b4:	646d4374 	strbtvs	r4, [sp], #-884
    17b8:	00077a00 	andeq	r7, r7, r0, lsl #20
    17bc:	43435200 	movtmi	r5, #12800	; 0x3200
    17c0:	6f6c435f 	svcvs	0x006c435f
    17c4:	65536b63 	ldrbvs	r6, [r3, #-2915]
    17c8:	69727563 	ldmdbvs	r2!, {r0, r1, r5, r6, r8, sl, ip, sp, lr}^
    17cc:	79537974 	ldmdbvc	r3, {r2, r4, r5, r6, r8, fp, ip, sp, lr}^
    17d0:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    17d4:	00646d43 	rsbeq	r6, r4, r3, asr #26
    17d8:	000007a1 	andeq	r0, r0, r1, lsr #15
    17dc:	5f434352 	svcpl	0x00434352
    17e0:	434f434d 	movtmi	r4, #62285	; 0xf34d
    17e4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    17e8:	07c80067 	strbeq	r0, [r8, r7, rrx]
    17ec:	43520000 	cmpmi	r2, #0	; 0x0
    17f0:	65475f43 	strbvs	r5, [r7, #-3907]
    17f4:	616c4674 	smcvs	50276
    17f8:	61745367 	cmnvs	r4, r7, ror #6
    17fc:	00737574 	rsbseq	r7, r3, r4, ror r5
    1800:	000007fc 	strdeq	r0, [r0], -ip
    1804:	5f434352 	svcpl	0x00434352
    1808:	61656c43 	cmnvs	r5, r3, asr #24
    180c:	616c4672 	smcvs	50274
    1810:	08100067 	ldmdaeq	r0, {r0, r1, r2, r5, r6}
    1814:	43520000 	cmpmi	r2, #0	; 0x0
    1818:	65475f43 	strbvs	r5, [r7, #-3907]
    181c:	53544974 	cmppl	r4, #1900544	; 0x1d0000
    1820:	75746174 	ldrbvc	r6, [r4, #-372]!
    1824:	08490073 	stmdaeq	r9, {r0, r1, r4, r5, r6}^
    1828:	43520000 	cmpmi	r2, #0	; 0x0
    182c:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    1830:	49726165 	ldmdbmi	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    1834:	6e655054 	mcrvs	0, 3, r5, cr5, cr4, {2}
    1838:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    183c:	00746942 	rsbseq	r6, r4, r2, asr #18
    1840:	00000000 	andeq	r0, r0, r0
    1844:	0000009d 	muleq	r0, sp, r0
    1848:	480e0002 	stmdami	lr, {r1}
    184c:	01ef0000 	mvneq	r0, r0
    1850:	00f70000 	rscseq	r0, r7, r0
    1854:	79530000 	ldmdbvc	r3, {}^
    1858:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    185c:	4c435f6b 	mcrrmi	15, 6, r5, r3, cr11
    1860:	756f534b 	strbvc	r5, [pc, #-843]!	; 151d <__Stack_Size+0x111d>
    1864:	43656372 	cmnmi	r5, #-939524095	; 0xc8000001
    1868:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    186c:	011c0067 	tsteq	ip, r7, rrx
    1870:	79530000 	ldmdbvc	r3, {}^
    1874:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    1878:	65535f6b 	ldrbvs	r5, [r3, #-3947]
    187c:	6c655274 	sfmvs	f5, 2, [r5], #-464
    1880:	0064616f 	rsbeq	r6, r4, pc, ror #2
    1884:	00000141 	andeq	r0, r0, r1, asr #2
    1888:	54737953 	ldrbtpl	r7, [r3], #-2387
    188c:	5f6b6369 	svcpl	0x006b6369
    1890:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    1894:	43726574 	cmnmi	r2, #486539264	; 0x1d000000
    1898:	6600646d 	strvs	r6, [r0], -sp, ror #8
    189c:	53000001 	movwpl	r0, #1	; 0x1
    18a0:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    18a4:	495f6b63 	ldmdbmi	pc, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^
    18a8:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
    18ac:	00676966 	rsbeq	r6, r7, r6, ror #18
    18b0:	0000018b 	andeq	r0, r0, fp, lsl #3
    18b4:	54737953 	ldrbtpl	r7, [r3], #-2387
    18b8:	5f6b6369 	svcpl	0x006b6369
    18bc:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    18c0:	746e756f 	strbtvc	r7, [lr], #-1391
    18c4:	a2007265 	andge	r7, r0, #1342177286	; 0x50000006
    18c8:	53000001 	movwpl	r0, #1	; 0x1
    18cc:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    18d0:	475f6b63 	ldrbmi	r6, [pc, -r3, ror #22]
    18d4:	6c467465 	cfstrdvs	mvd7, [r6], {101}
    18d8:	74536761 	ldrbvc	r6, [r3], #-1889
    18dc:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    18e0:	00000000 	andeq	r0, r0, r0
    18e4:	0007ac00 	andeq	sl, r7, r0, lsl #24
    18e8:	fd000200 	stc2	2, cr0, [r0]
    18ec:	49000049 	stmdbmi	r0, {r0, r3, r6}
    18f0:	78000021 	stmdavc	r0, {r0, r5}
    18f4:	54000007 	strpl	r0, [r0], #-7
    18f8:	545f4d49 	ldrbpl	r4, [pc], #3401	; 1900 <__Stack_Size+0x1500>
    18fc:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
    1900:	49657361 	stmdbmi	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
    1904:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1908:	000007b6 	strheq	r0, [r0], -r6
    190c:	5f4d4954 	svcpl	0x004d4954
    1910:	4931434f 	ldmdbmi	r1!, {r0, r1, r2, r3, r6, r8, r9, lr}
    1914:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1918:	00000821 	andeq	r0, r0, r1, lsr #16
    191c:	5f4d4954 	svcpl	0x004d4954
    1920:	4932434f 	ldmdbmi	r2!, {r0, r1, r2, r3, r6, r8, r9, lr}
    1924:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1928:	0000088c 	andeq	r0, r0, ip, lsl #17
    192c:	5f4d4954 	svcpl	0x004d4954
    1930:	4933434f 	ldmdbmi	r3!, {r0, r1, r2, r3, r6, r8, r9, lr}
    1934:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1938:	000008f7 	strdeq	r0, [r0], -r7
    193c:	5f4d4954 	svcpl	0x004d4954
    1940:	4934434f 	ldmdbmi	r4!, {r0, r1, r2, r3, r6, r8, r9, lr}
    1944:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1948:	00000962 	andeq	r0, r0, r2, ror #18
    194c:	5f4d4954 	svcpl	0x004d4954
    1950:	6e494349 	cdpvs	3, 4, cr4, cr9, cr9, {2}
    1954:	2e007469 	cdpcs	4, 0, cr7, cr0, cr9, {3}
    1958:	5400000b 	strpl	r0, [r0], #-11
    195c:	505f4d49 	subspl	r4, pc, r9, asr #26
    1960:	43494d57 	movtmi	r4, #40279	; 0x9d57
    1964:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1968:	0d170067 	ldceq	0, cr0, [r7, #-412]
    196c:	49540000 	ldmdbmi	r4, {}^
    1970:	44425f4d 	strbmi	r5, [r2], #-3917
    1974:	6f435254 	svcvs	0x00435254
    1978:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    197c:	000d5200 	andeq	r5, sp, r0, lsl #4
    1980:	4d495400 	cfstrdmi	mvd5, [r9]
    1984:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!
    1988:	73614265 	cmnvc	r1, #1342177286	; 0x50000006
    198c:	72745365 	rsbsvc	r5, r4, #-1811939327	; 0x94000001
    1990:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    1994:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1998:	00000d79 	andeq	r0, r0, r9, ror sp
    199c:	5f4d4954 	svcpl	0x004d4954
    19a0:	7453434f 	ldrbvc	r4, [r3], #-847
    19a4:	74637572 	strbtvc	r7, [r3], #-1394
    19a8:	74696e49 	strbtvc	r6, [r9], #-3657
    19ac:	000da000 	andeq	sl, sp, r0
    19b0:	4d495400 	cfstrdmi	mvd5, [r9]
    19b4:	5343495f 	movtpl	r4, #14687	; 0x395f
    19b8:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    19bc:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    19c0:	0dc70074 	stcleq	0, cr0, [r7, #464]
    19c4:	49540000 	ldmdbmi	r4, {}^
    19c8:	44425f4d 	strbmi	r5, [r2], #-3917
    19cc:	74535254 	ldrbvc	r5, [r3], #-596
    19d0:	74637572 	strbtvc	r7, [r3], #-1394
    19d4:	74696e49 	strbtvc	r6, [r9], #-3657
    19d8:	000dee00 	andeq	lr, sp, r0, lsl #28
    19dc:	4d495400 	cfstrdmi	mvd5, [r9]
    19e0:	646d435f 	strbtvs	r4, [sp], #-863
    19e4:	000e2300 	andeq	r2, lr, r0, lsl #6
    19e8:	4d495400 	cfstrdmi	mvd5, [r9]
    19ec:	7274435f 	rsbsvc	r4, r4, #2080374785	; 0x7c000001
    19f0:	4d57506c 	ldclmi	0, cr5, [r7, #-432]
    19f4:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    19f8:	00737475 	rsbseq	r7, r3, r5, ror r4
    19fc:	00000e58 	andeq	r0, r0, r8, asr lr
    1a00:	5f4d4954 	svcpl	0x004d4954
    1a04:	6f435449 	svcvs	0x00435449
    1a08:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1a0c:	000e9b00 	andeq	r9, lr, r0, lsl #22
    1a10:	4d495400 	cfstrdmi	mvd5, [r9]
    1a14:	6e65475f 	mcrvs	7, 3, r4, cr5, cr15, {2}
    1a18:	74617265 	strbtvc	r7, [r1], #-613
    1a1c:	65764565 	ldrbvs	r4, [r6, #-1381]!
    1a20:	d000746e 	andle	r7, r0, lr, ror #8
    1a24:	5400000e 	strpl	r0, [r0], #-14
    1a28:	445f4d49 	ldrbmi	r4, [pc], #3401	; 1a30 <__Stack_Size+0x1630>
    1a2c:	6f43414d 	svcvs	0x0043414d
    1a30:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1a34:	000f1500 	andeq	r1, pc, r0, lsl #10
    1a38:	4d495400 	cfstrdmi	mvd5, [r9]
    1a3c:	414d445f 	cmpmi	sp, pc, asr r4
    1a40:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1a44:	00000f58 	andeq	r0, r0, r8, asr pc
    1a48:	5f4d4954 	svcpl	0x004d4954
    1a4c:	65746e49 	ldrbvs	r6, [r4, #-3657]!
    1a50:	6c616e72 	stclvs	14, cr6, [r1], #-456
    1a54:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    1a58:	6e6f436b 	cdpvs	3, 6, cr4, cr15, cr11, {3}
    1a5c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1a60:	00000f7f 	andeq	r0, r0, pc, ror pc
    1a64:	5f4d4954 	svcpl	0x004d4954
    1a68:	78525449 	ldmdavc	r2, {r0, r3, r6, sl, ip, lr}^
    1a6c:	65747845 	ldrbvs	r7, [r4, #-2117]!
    1a70:	6c616e72 	stclvs	14, cr6, [r1], #-456
    1a74:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    1a78:	6e6f436b 	cdpvs	3, 6, cr4, cr15, cr11, {3}
    1a7c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1a80:	00000fe4 	andeq	r0, r0, r4, ror #31
    1a84:	5f4d4954 	svcpl	0x004d4954
    1a88:	45784954 	ldrbmi	r4, [r8, #-2388]!
    1a8c:	72657478 	rsbvc	r7, r5, #2013265920	; 0x78000000
    1a90:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    1a94:	6b636f6c 	blvs	18dd84c <__Stack_Size+0x18dd44c>
    1a98:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1a9c:	f8006769 	undefined instruction 0xf8006769
    1aa0:	54000010 	strpl	r0, [r0], #-16
    1aa4:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; d63 <__Stack_Size+0x963>
    1aa8:	6c435254 	sfmvs	f5, 2, [r3], {84}
    1aac:	4d6b636f 	stclmi	3, cr6, [fp, #-444]!
    1ab0:	3165646f 	cmncc	r5, pc, ror #8
    1ab4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1ab8:	93006769 	movwls	r6, #1897	; 0x769
    1abc:	54000011 	strpl	r0, [r0], #-17
    1ac0:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; d7f <__Stack_Size+0x97f>
    1ac4:	6c435254 	sfmvs	f5, 2, [r3], {84}
    1ac8:	4d6b636f 	stclmi	3, cr6, [fp, #-444]!
    1acc:	3265646f 	rsbcc	r6, r5, #1862270976	; 0x6f000000
    1ad0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1ad4:	20006769 	andcs	r6, r0, r9, ror #14
    1ad8:	54000012 	strpl	r0, [r0], #-18
    1adc:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; d9b <__Stack_Size+0x99b>
    1ae0:	6f435254 	svcvs	0x00435254
    1ae4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1ae8:	00125b00 	andseq	r5, r2, r0, lsl #22
    1aec:	4d495400 	cfstrdmi	mvd5, [r9]
    1af0:	6572505f 	ldrbvs	r5, [r2, #-95]!
    1af4:	6c616373 	stclvs	3, cr6, [r1], #-460
    1af8:	6f437265 	svcvs	0x00437265
    1afc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1b00:	00129e00 	andseq	r9, r2, r0, lsl #28
    1b04:	4d495400 	cfstrdmi	mvd5, [r9]
    1b08:	756f435f 	strbvc	r4, [pc, #-863]!	; 17b1 <__Stack_Size+0x13b1>
    1b0c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    1b10:	65646f4d 	strbvs	r6, [r4, #-3917]!
    1b14:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1b18:	e5006769 	str	r6, [r0, #-1897]
    1b1c:	54000012 	strpl	r0, [r0], #-18
    1b20:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1b24:	63656c65 	cmnvs	r5, #25856	; 0x6500
    1b28:	706e4974 	rsbvc	r4, lr, r4, ror r9
    1b2c:	72547475 	subsvc	r7, r4, #1962934272	; 0x75000000
    1b30:	65676769 	strbvs	r6, [r7, #-1897]!
    1b34:	13120072 	tstne	r2, #114	; 0x72
    1b38:	49540000 	ldmdbmi	r4, {}^
    1b3c:	6e455f4d 	cdpvs	15, 4, cr5, cr5, cr13, {2}
    1b40:	65646f63 	strbvs	r6, [r4, #-3939]!
    1b44:	746e4972 	strbtvc	r4, [lr], #-2418
    1b48:	61667265 	cmnvs	r6, r5, ror #4
    1b4c:	6f436563 	svcvs	0x00436563
    1b50:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1b54:	00139500 	andseq	r9, r3, r0, lsl #10
    1b58:	4d495400 	cfstrdmi	mvd5, [r9]
    1b5c:	726f465f 	rsbvc	r4, pc, #99614720	; 0x5f00000
    1b60:	4f646563 	svcmi	0x00646563
    1b64:	6f433143 	svcvs	0x00433143
    1b68:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1b6c:	0013dc00 	andseq	sp, r3, r0, lsl #24
    1b70:	4d495400 	cfstrdmi	mvd5, [r9]
    1b74:	726f465f 	rsbvc	r4, pc, #99614720	; 0x5f00000
    1b78:	4f646563 	svcmi	0x00646563
    1b7c:	6f433243 	svcvs	0x00433243
    1b80:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1b84:	00142100 	andseq	r2, r4, r0, lsl #2
    1b88:	4d495400 	cfstrdmi	mvd5, [r9]
    1b8c:	726f465f 	rsbvc	r4, pc, #99614720	; 0x5f00000
    1b90:	4f646563 	svcmi	0x00646563
    1b94:	6f433343 	svcvs	0x00433343
    1b98:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1b9c:	00146800 	andseq	r6, r4, r0, lsl #16
    1ba0:	4d495400 	cfstrdmi	mvd5, [r9]
    1ba4:	726f465f 	rsbvc	r4, pc, #99614720	; 0x5f00000
    1ba8:	4f646563 	svcmi	0x00646563
    1bac:	6f433443 	svcvs	0x00433443
    1bb0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1bb4:	0014ad00 	andseq	sl, r4, r0, lsl #26
    1bb8:	4d495400 	cfstrdmi	mvd5, [r9]
    1bbc:	5252415f 	subspl	r4, r2, #-1073741801	; 0xc0000017
    1bc0:	6c657250 	sfmvs	f7, 2, [r5], #-320
    1bc4:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    1bc8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1bcc:	14e20067 	strbtne	r0, [r2], #103
    1bd0:	49540000 	ldmdbmi	r4, {}^
    1bd4:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    1bd8:	7463656c 	strbtvc	r6, [r3], #-1388
    1bdc:	004d4f43 	subeq	r4, sp, r3, asr #30
    1be0:	00001517 	andeq	r1, r0, r7, lsl r5
    1be4:	5f4d4954 	svcpl	0x004d4954
    1be8:	656c6553 	strbvs	r6, [ip, #-1363]!
    1bec:	43437463 	movtmi	r7, #13411	; 0x3463
    1bf0:	00414d44 	subeq	r4, r1, r4, asr #26
    1bf4:	0000154c 	andeq	r1, r0, ip, asr #10
    1bf8:	5f4d4954 	svcpl	0x004d4954
    1bfc:	72504343 	subsvc	r4, r0, #201326593	; 0xc000001
    1c00:	616f6c65 	cmnvs	pc, r5, ror #24
    1c04:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    1c08:	6c6f7274 	sfmvs	f7, 2, [pc], #-464
    1c0c:	00158100 	andseq	r8, r5, r0, lsl #2
    1c10:	4d495400 	cfstrdmi	mvd5, [r9]
    1c14:	31434f5f 	cmpcc	r3, pc, asr pc
    1c18:	6c657250 	sfmvs	f7, 2, [r5], #-320
    1c1c:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    1c20:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1c24:	15c80067 	strbne	r0, [r8, #103]
    1c28:	49540000 	ldmdbmi	r4, {}^
    1c2c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1c30:	65725032 	ldrbvs	r5, [r2, #-50]!
    1c34:	64616f6c 	strbtvs	r6, [r1], #-3948
    1c38:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1c3c:	0d006769 	stceq	7, cr6, [r0, #-420]
    1c40:	54000016 	strpl	r0, [r0], #-22
    1c44:	4f5f4d49 	svcmi	0x005f4d49
    1c48:	72503343 	subsvc	r3, r0, #201326593	; 0xc000001
    1c4c:	616f6c65 	cmnvs	pc, r5, ror #24
    1c50:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    1c54:	00676966 	rsbeq	r6, r7, r6, ror #18
    1c58:	00001654 	andeq	r1, r0, r4, asr r6
    1c5c:	5f4d4954 	svcpl	0x004d4954
    1c60:	5034434f 	eorspl	r4, r4, pc, asr #6
    1c64:	6f6c6572 	svcvs	0x006c6572
    1c68:	6f436461 	svcvs	0x00436461
    1c6c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1c70:	00169900 	andseq	r9, r6, r0, lsl #18
    1c74:	4d495400 	cfstrdmi	mvd5, [r9]
    1c78:	31434f5f 	cmpcc	r3, pc, asr pc
    1c7c:	74736146 	ldrbtvc	r6, [r3], #-326
    1c80:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1c84:	e0006769 	and	r6, r0, r9, ror #14
    1c88:	54000016 	strpl	r0, [r0], #-22
    1c8c:	4f5f4d49 	svcmi	0x005f4d49
    1c90:	61463243 	cmpvs	r6, r3, asr #4
    1c94:	6f437473 	svcvs	0x00437473
    1c98:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1c9c:	00172500 	andseq	r2, r7, r0, lsl #10
    1ca0:	4d495400 	cfstrdmi	mvd5, [r9]
    1ca4:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    1ca8:	74736146 	ldrbtvc	r6, [r3], #-326
    1cac:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1cb0:	6c006769 	stcvs	7, cr6, [r0], {105}
    1cb4:	54000017 	strpl	r0, [r0], #-23
    1cb8:	4f5f4d49 	svcmi	0x005f4d49
    1cbc:	61463443 	cmpvs	r6, r3, asr #8
    1cc0:	6f437473 	svcvs	0x00437473
    1cc4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1cc8:	0017b100 	andseq	fp, r7, r0, lsl #2
    1ccc:	4d495400 	cfstrdmi	mvd5, [r9]
    1cd0:	656c435f 	strbvs	r4, [ip, #-863]!
    1cd4:	434f7261 	movtmi	r7, #62049	; 0xf261
    1cd8:	66655231 	undefined
    1cdc:	0017f800 	andseq	pc, r7, r0, lsl #16
    1ce0:	4d495400 	cfstrdmi	mvd5, [r9]
    1ce4:	656c435f 	strbvs	r4, [ip, #-863]!
    1ce8:	434f7261 	movtmi	r7, #62049	; 0xf261
    1cec:	66655232 	undefined
    1cf0:	00183d00 	andseq	r3, r8, r0, lsl #26
    1cf4:	4d495400 	cfstrdmi	mvd5, [r9]
    1cf8:	656c435f 	strbvs	r4, [ip, #-863]!
    1cfc:	434f7261 	movtmi	r7, #62049	; 0xf261
    1d00:	66655233 	undefined
    1d04:	00188400 	andseq	r8, r8, r0, lsl #8
    1d08:	4d495400 	cfstrdmi	mvd5, [r9]
    1d0c:	656c435f 	strbvs	r4, [ip, #-863]!
    1d10:	434f7261 	movtmi	r7, #62049	; 0xf261
    1d14:	66655234 	undefined
    1d18:	0018c900 	andseq	ip, r8, r0, lsl #18
    1d1c:	4d495400 	cfstrdmi	mvd5, [r9]
    1d20:	31434f5f 	cmpcc	r3, pc, asr pc
    1d24:	616c6f50 	cmnvs	ip, r0, asr pc
    1d28:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1d2c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1d30:	10006769 	andne	r6, r0, r9, ror #14
    1d34:	54000019 	strpl	r0, [r0], #-25
    1d38:	4f5f4d49 	svcmi	0x005f4d49
    1d3c:	504e3143 	subpl	r3, lr, r3, asr #2
    1d40:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    1d44:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    1d48:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1d4c:	19570067 	ldmdbne	r7, {r0, r1, r2, r5, r6}^
    1d50:	49540000 	ldmdbmi	r4, {}^
    1d54:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1d58:	6c6f5032 	stclvs	0, cr5, [pc], #-200
    1d5c:	74697261 	strbtvc	r7, [r9], #-609
    1d60:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    1d64:	00676966 	rsbeq	r6, r7, r6, ror #18
    1d68:	0000199c 	muleq	r0, ip, r9
    1d6c:	5f4d4954 	svcpl	0x004d4954
    1d70:	4e32434f 	cdpmi	3, 3, cr4, cr2, cr15, {2}
    1d74:	616c6f50 	cmnvs	ip, r0, asr pc
    1d78:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1d7c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1d80:	e1006769 	tst	r0, r9, ror #14
    1d84:	54000019 	strpl	r0, [r0], #-25
    1d88:	4f5f4d49 	svcmi	0x005f4d49
    1d8c:	6f503343 	svcvs	0x00503343
    1d90:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    1d94:	6f437974 	svcvs	0x00437974
    1d98:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1d9c:	001a2600 	andseq	r2, sl, r0, lsl #12
    1da0:	4d495400 	cfstrdmi	mvd5, [r9]
    1da4:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    1da8:	6c6f504e 	stclvs	0, cr5, [pc], #-312
    1dac:	74697261 	strbtvc	r7, [r9], #-609
    1db0:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    1db4:	00676966 	rsbeq	r6, r7, r6, ror #18
    1db8:	00001a6b 	andeq	r1, r0, fp, ror #20
    1dbc:	5f4d4954 	svcpl	0x004d4954
    1dc0:	5034434f 	eorspl	r4, r4, pc, asr #6
    1dc4:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    1dc8:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    1dcc:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1dd0:	1ab00067 	bne	fec01f74 <SCS_BASE+0x1ebf3f74>
    1dd4:	49540000 	ldmdbmi	r4, {}^
    1dd8:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    1ddc:	646d4378 	strbtvs	r4, [sp], #-888
    1de0:	001af500 	andseq	pc, sl, r0, lsl #10
    1de4:	4d495400 	cfstrdmi	mvd5, [r9]
    1de8:	7843435f 	stmdavc	r3, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    1dec:	646d434e 	strbtvs	r4, [sp], #-846
    1df0:	001b3a00 	andseq	r3, fp, r0, lsl #20
    1df4:	4d495400 	cfstrdmi	mvd5, [r9]
    1df8:	6c65535f 	stclvs	3, cr5, [r5], #-380
    1dfc:	4f746365 	svcmi	0x00746365
    1e00:	004d7843 	subeq	r7, sp, r3, asr #16
    1e04:	00001b85 	andeq	r1, r0, r5, lsl #23
    1e08:	5f4d4954 	svcpl	0x004d4954
    1e0c:	61647055 	qdsubvs	r7, r5, r4
    1e10:	69446574 	stmdbvs	r4, {r2, r4, r5, r6, r8, sl, sp, lr}^
    1e14:	6c626173 	stfvse	f6, [r2], #-460
    1e18:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    1e1c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1e20:	00001bba 	strheq	r1, [r0], -sl
    1e24:	5f4d4954 	svcpl	0x004d4954
    1e28:	61647055 	qdsubvs	r7, r5, r4
    1e2c:	65526574 	ldrbvs	r6, [r2, #-1396]
    1e30:	73657571 	cmnvc	r5, #473956352	; 0x1c400000
    1e34:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    1e38:	00676966 	rsbeq	r6, r7, r6, ror #18
    1e3c:	00001bef 	andeq	r1, r0, pc, ror #23
    1e40:	5f4d4954 	svcpl	0x004d4954
    1e44:	656c6553 	strbvs	r6, [ip, #-1363]!
    1e48:	61487463 	cmpvs	r8, r3, ror #8
    1e4c:	65536c6c 	ldrbvs	r6, [r3, #-3180]
    1e50:	726f736e 	rsbvc	r7, pc, #-1207959551	; 0xb8000001
    1e54:	001c2400 	andseq	r2, ip, r0, lsl #8
    1e58:	4d495400 	cfstrdmi	mvd5, [r9]
    1e5c:	6c65535f 	stclvs	3, cr5, [r5], #-380
    1e60:	4f746365 	svcmi	0x00746365
    1e64:	7550656e 	ldrbvc	r6, [r0, #-1390]
    1e68:	4d65736c 	stclmi	3, cr7, [r5, #-432]!
    1e6c:	0065646f 	rsbeq	r6, r5, pc, ror #8
    1e70:	00001c5b 	andeq	r1, r0, fp, asr ip
    1e74:	5f4d4954 	svcpl	0x004d4954
    1e78:	656c6553 	strbvs	r6, [ip, #-1363]!
    1e7c:	754f7463 	strbvc	r7, [pc, #-1123]	; 1a21 <__Stack_Size+0x1621>
    1e80:	74757074 	ldrbtvc	r7, [r5], #-116
    1e84:	67697254 	undefined
    1e88:	00726567 	rsbseq	r6, r2, r7, ror #10
    1e8c:	00001c92 	muleq	r0, r2, ip
    1e90:	5f4d4954 	svcpl	0x004d4954
    1e94:	656c6553 	strbvs	r6, [ip, #-1363]!
    1e98:	6c537463 	cfldrdvs	mvd7, [r3], {99}
    1e9c:	4d657661 	stclmi	6, cr7, [r5, #-388]!
    1ea0:	0065646f 	rsbeq	r6, r5, pc, ror #8
    1ea4:	00001cc9 	andeq	r1, r0, r9, asr #25
    1ea8:	5f4d4954 	svcpl	0x004d4954
    1eac:	656c6553 	strbvs	r6, [ip, #-1363]!
    1eb0:	614d7463 	cmpvs	sp, r3, ror #8
    1eb4:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
    1eb8:	76616c53 	undefined
    1ebc:	646f4d65 	strbtvs	r4, [pc], #3429	; 1ec4 <__Stack_Size+0x1ac4>
    1ec0:	1d000065 	stcne	0, cr0, [r0, #-404]
    1ec4:	49540000 	ldmdbmi	r4, {}^
    1ec8:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    1ecc:	756f4374 	strbvc	r4, [pc, #-884]!	; 1b60 <__Stack_Size+0x1760>
    1ed0:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    1ed4:	001d3500 	andseq	r3, sp, r0, lsl #10
    1ed8:	4d495400 	cfstrdmi	mvd5, [r9]
    1edc:	7465535f 	strbtvc	r5, [r5], #-863
    1ee0:	6f747541 	svcvs	0x00747541
    1ee4:	6f6c6572 	svcvs	0x006c6572
    1ee8:	6a006461 	bvs	1b074 <__Stack_Size+0x1ac74>
    1eec:	5400001d 	strpl	r0, [r0], #-29
    1ef0:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1ef4:	6f437465 	svcvs	0x00437465
    1ef8:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
    1efc:	9f003165 	svcls	0x00003165
    1f00:	5400001d 	strpl	r0, [r0], #-29
    1f04:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1f08:	6f437465 	svcvs	0x00437465
    1f0c:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
    1f10:	d4003265 	strle	r3, [r0], #-613
    1f14:	5400001d 	strpl	r0, [r0], #-29
    1f18:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1f1c:	6f437465 	svcvs	0x00437465
    1f20:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
    1f24:	09003365 	stmdbeq	r0, {r0, r2, r5, r6, r8, r9, ip, sp}
    1f28:	5400001e 	strpl	r0, [r0], #-30
    1f2c:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1f30:	6f437465 	svcvs	0x00437465
    1f34:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
    1f38:	3e003465 	cdpcc	4, 0, cr3, cr0, cr5, {3}
    1f3c:	5400001e 	strpl	r0, [r0], #-30
    1f40:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1f44:	43497465 	movtmi	r7, #37989	; 0x9465
    1f48:	65725031 	ldrbvs	r5, [r2, #-49]!
    1f4c:	6c616373 	stclvs	3, cr6, [r1], #-460
    1f50:	62007265 	andvs	r7, r0, #1342177286	; 0x50000006
    1f54:	5400001e 	strpl	r0, [r0], #-30
    1f58:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1f5c:	43497465 	movtmi	r7, #37989	; 0x9465
    1f60:	65725032 	ldrbvs	r5, [r2, #-50]!
    1f64:	6c616373 	stclvs	3, cr6, [r1], #-460
    1f68:	84007265 	strhi	r7, [r0], #-613
    1f6c:	5400001e 	strpl	r0, [r0], #-30
    1f70:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1f74:	43497465 	movtmi	r7, #37989	; 0x9465
    1f78:	65725033 	ldrbvs	r5, [r2, #-51]!
    1f7c:	6c616373 	stclvs	3, cr6, [r1], #-460
    1f80:	a8007265 	stmdage	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    1f84:	5400001e 	strpl	r0, [r0], #-30
    1f88:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1f8c:	43497465 	movtmi	r7, #37989	; 0x9465
    1f90:	65725034 	ldrbvs	r5, [r2, #-52]!
    1f94:	6c616373 	stclvs	3, cr6, [r1], #-460
    1f98:	ca007265 	bgt	1e934 <__Stack_Size+0x1e534>
    1f9c:	5400001e 	strpl	r0, [r0], #-30
    1fa0:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1fa4:	6c437465 	cfstrdvs	mvd7, [r3], {101}
    1fa8:	446b636f 	strbtmi	r6, [fp], #-879
    1fac:	73697669 	cmnvc	r9, #110100480	; 0x6900000
    1fb0:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    1fb4:	00001f01 	andeq	r1, r0, r1, lsl #30
    1fb8:	5f4d4954 	svcpl	0x004d4954
    1fbc:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    1fc0:	75747061 	ldrbvc	r7, [r4, #-97]!
    1fc4:	00316572 	eorseq	r6, r1, r2, ror r5
    1fc8:	00001f2e 	andeq	r1, r0, lr, lsr #30
    1fcc:	5f4d4954 	svcpl	0x004d4954
    1fd0:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    1fd4:	75747061 	ldrbvc	r7, [r4, #-97]!
    1fd8:	00326572 	eorseq	r6, r2, r2, ror r5
    1fdc:	00001f5b 	andeq	r1, r0, fp, asr pc
    1fe0:	5f4d4954 	svcpl	0x004d4954
    1fe4:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    1fe8:	75747061 	ldrbvc	r7, [r4, #-97]!
    1fec:	00336572 	eorseq	r6, r3, r2, ror r5
    1ff0:	00001f88 	andeq	r1, r0, r8, lsl #31
    1ff4:	5f4d4954 	svcpl	0x004d4954
    1ff8:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    1ffc:	75747061 	ldrbvc	r7, [r4, #-97]!
    2000:	00346572 	eorseq	r6, r4, r2, ror r5
    2004:	00001fb5 	strheq	r1, [r0], -r5
    2008:	5f4d4954 	svcpl	0x004d4954
    200c:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    2010:	746e756f 	strbtvc	r7, [lr], #-1391
    2014:	e2007265 	and	r7, r0, #1342177286	; 0x50000006
    2018:	5400001f 	strpl	r0, [r0], #-31
    201c:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    2020:	72507465 	subsvc	r7, r0, #1694498816	; 0x65000000
    2024:	61637365 	cmnvs	r3, r5, ror #6
    2028:	0072656c 	rsbseq	r6, r2, ip, ror #10
    202c:	0000200f 	andeq	r2, r0, pc
    2030:	5f4d4954 	svcpl	0x004d4954
    2034:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    2038:	5367616c 	cmnpl	r7, #27	; 0x1b
    203c:	75746174 	ldrbvc	r6, [r4, #-372]!
    2040:	20560073 	subscs	r0, r6, r3, ror r0
    2044:	49540000 	ldmdbmi	r4, {}^
    2048:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    204c:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    2050:	0067616c 	rsbeq	r6, r7, ip, ror #2
    2054:	0000208d 	andeq	r2, r0, sp, lsl #1
    2058:	5f4d4954 	svcpl	0x004d4954
    205c:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    2060:	61745354 	cmnvs	r4, r4, asr r3
    2064:	00737574 	rsbseq	r7, r3, r4, ror r5
    2068:	000020ec 	andeq	r2, r0, ip, ror #1
    206c:	5f4d4954 	svcpl	0x004d4954
    2070:	61656c43 	cmnvs	r5, r3, asr #24
    2074:	50544972 	subspl	r4, r4, r2, ror r9
    2078:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    207c:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    2080:	21230074 	teqcs	r3, r4, ror r0
    2084:	49540000 	ldmdbmi	r4, {}^
    2088:	65445f4d 	strbvs	r5, [r4, #-3917]
    208c:	74696e49 	strbtvc	r6, [r9], #-3657
    2090:	00000000 	andeq	r0, r0, r0
    2094:	00025b00 	andeq	r5, r2, r0, lsl #22
    2098:	46000200 	strmi	r0, [r0], -r0, lsl #4
    209c:	5000006b 	andpl	r0, r0, fp, rrx
    20a0:	b6000009 	strlt	r0, [r0], -r9
    20a4:	55000002 	strpl	r0, [r0, #-2]
    20a8:	54524153 	ldrbpl	r4, [r2], #-339
    20ac:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    20b0:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    20b4:	0074696e 	rsbseq	r6, r4, lr, ror #18
    20b8:	000002e1 	andeq	r0, r0, r1, ror #5
    20bc:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    20c0:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    20c4:	496b636f 	stmdbmi	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^
    20c8:	0074696e 	rsbseq	r6, r4, lr, ror #18
    20cc:	00000330 	andeq	r0, r0, r0, lsr r3
    20d0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    20d4:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    20d8:	536b636f 	cmnpl	fp, #-1140850687	; 0xbc000001
    20dc:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    20e0:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    20e4:	03570074 	cmpeq	r7, #116	; 0x74
    20e8:	53550000 	cmppl	r5, #0	; 0x0
    20ec:	5f545241 	svcpl	0x00545241
    20f0:	00646d43 	rsbeq	r6, r4, r3, asr #26
    20f4:	0000038c 	andeq	r0, r0, ip, lsl #7
    20f8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    20fc:	54495f54 	strbpl	r5, [r9], #-3924
    2100:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2104:	0d006769 	stceq	7, cr6, [r0, #-420]
    2108:	55000004 	strpl	r0, [r0, #-4]
    210c:	54524153 	ldrbpl	r4, [r2], #-339
    2110:	414d445f 	cmpmi	sp, pc, asr r4
    2114:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2118:	00000450 	andeq	r0, r0, r0, asr r4
    211c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2120:	65535f54 	ldrbvs	r5, [r3, #-3924]
    2124:	64644174 	strbtvs	r4, [r4], #-372
    2128:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    212c:	00048500 	andeq	r8, r4, r0, lsl #10
    2130:	41535500 	cmpmi	r3, r0, lsl #10
    2134:	575f5452 	undefined
    2138:	55656b61 	strbpl	r6, [r5, #-2913]!
    213c:	6e6f4370 	mcrvs	3, 3, r4, cr15, cr0, {3}
    2140:	00676966 	rsbeq	r6, r7, r6, ror #18
    2144:	000004bc 	strheq	r0, [r0], -ip
    2148:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    214c:	65525f54 	ldrbvs	r5, [r2, #-3924]
    2150:	76696563 	strbtvc	r6, [r9], -r3, ror #10
    2154:	61577265 	cmpvs	r7, r5, ror #4
    2158:	7055656b 	subsvc	r6, r5, fp, ror #10
    215c:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2160:	000004f1 	strdeq	r0, [r0], -r1
    2164:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2168:	494c5f54 	stmdbmi	ip, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
    216c:	6572424e 	ldrbvs	r4, [r2, #-590]!
    2170:	65446b61 	strbvs	r6, [r4, #-2913]
    2174:	74636574 	strbtvc	r6, [r3], #-1396
    2178:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
    217c:	6f436874 	svcvs	0x00436874
    2180:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2184:	00052800 	andeq	r2, r5, r0, lsl #16
    2188:	41535500 	cmpmi	r3, r0, lsl #10
    218c:	4c5f5452 	cfldrdmi	mvd5, [pc], {82}
    2190:	6d434e49 	stclvs	14, cr4, [r3, #-292]
    2194:	055d0064 	ldrbeq	r0, [sp, #-100]
    2198:	53550000 	cmppl	r5, #0	; 0x0
    219c:	5f545241 	svcpl	0x00545241
    21a0:	646e6553 	strbtvs	r6, [lr], #-1363
    21a4:	61746144 	cmnvs	r4, r4, asr #2
    21a8:	00059400 	andeq	r9, r5, r0, lsl #8
    21ac:	41535500 	cmpmi	r3, r0, lsl #10
    21b0:	525f5452 	subspl	r5, pc, #1375731712	; 0x52000000
    21b4:	69656365 	stmdbvs	r5!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    21b8:	61446576 	cmpvs	r4, r6, ror r5
    21bc:	c1006174 	tstgt	r0, r4, ror r1
    21c0:	55000005 	strpl	r0, [r0, #-5]
    21c4:	54524153 	ldrbpl	r4, [r2], #-339
    21c8:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
    21cc:	65724264 	ldrbvs	r4, [r2, #-612]!
    21d0:	e8006b61 	stmda	r0, {r0, r5, r6, r8, r9, fp, sp, lr}
    21d4:	55000005 	strpl	r0, [r0, #-5]
    21d8:	54524153 	ldrbpl	r4, [r2], #-339
    21dc:	7465535f 	strbtvc	r5, [r5], #-863
    21e0:	72617547 	rsbvc	r7, r1, #297795584	; 0x11c00000
    21e4:	6d695464 	cfstrdvs	mvd5, [r9, #-400]!
    21e8:	061d0065 	ldreq	r0, [sp], -r5, rrx
    21ec:	53550000 	cmppl	r5, #0	; 0x0
    21f0:	5f545241 	svcpl	0x00545241
    21f4:	50746553 	rsbspl	r6, r4, r3, asr r5
    21f8:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    21fc:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    2200:	00065200 	andeq	r5, r6, r0, lsl #4
    2204:	41535500 	cmpmi	r3, r0, lsl #10
    2208:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    220c:	7472616d 	ldrbtvc	r6, [r2], #-365
    2210:	64726143 	ldrbtvs	r6, [r2], #-323
    2214:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2218:	00000687 	andeq	r0, r0, r7, lsl #13
    221c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2220:	6d535f54 	ldclvs	15, cr5, [r3, #-336]
    2224:	43747261 	cmnmi	r4, #268435462	; 0x10000006
    2228:	4e647261 	cdpmi	2, 6, cr7, cr4, cr1, {3}
    222c:	434b4341 	movtmi	r4, #45889	; 0xb341
    2230:	bc00646d 	cfstrslt	mvf6, [r0], {109}
    2234:	55000006 	strpl	r0, [r0, #-6]
    2238:	54524153 	ldrbpl	r4, [r2], #-339
    223c:	6c61485f 	stclvs	8, cr4, [r1], #-380
    2240:	70754466 	rsbsvc	r4, r5, r6, ror #8
    2244:	4378656c 	cmnmi	r8, #452984832	; 0x1b000000
    2248:	f100646d 	undefined instruction 0xf100646d
    224c:	55000006 	strpl	r0, [r0, #-6]
    2250:	54524153 	ldrbpl	r4, [r2], #-339
    2254:	4472495f 	ldrbtmi	r4, [r2], #-2399
    2258:	6e6f4341 	cdpvs	3, 6, cr4, cr15, cr1, {2}
    225c:	00676966 	rsbeq	r6, r7, r6, ror #18
    2260:	00000728 	andeq	r0, r0, r8, lsr #14
    2264:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2268:	72495f54 	subvc	r5, r9, #336	; 0x150
    226c:	6d434144 	stfvse	f4, [r3, #-272]
    2270:	075d0064 	ldrbeq	r0, [sp, -r4, rrx]
    2274:	53550000 	cmppl	r5, #0	; 0x0
    2278:	5f545241 	svcpl	0x00545241
    227c:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    2280:	5367616c 	cmnpl	r7, #27	; 0x1b
    2284:	75746174 	ldrbvc	r6, [r4, #-372]!
    2288:	07a40073 	undefined
    228c:	53550000 	cmppl	r5, #0	; 0x0
    2290:	5f545241 	svcpl	0x00545241
    2294:	61656c43 	cmnvs	r5, r3, asr #24
    2298:	616c4672 	smcvs	50274
    229c:	07db0067 	ldrbeq	r0, [fp, r7, rrx]
    22a0:	53550000 	cmppl	r5, #0	; 0x0
    22a4:	5f545241 	svcpl	0x00545241
    22a8:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    22ac:	61745354 	cmnvs	r4, r4, asr r3
    22b0:	00737574 	rsbseq	r7, r3, r4, ror r5
    22b4:	00000852 	andeq	r0, r0, r2, asr r8
    22b8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    22bc:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    22c0:	49726165 	ldmdbmi	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    22c4:	6e655054 	mcrvs	0, 3, r5, cr5, cr4, {2}
    22c8:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    22cc:	00746942 	rsbseq	r6, r4, r2, asr #18
    22d0:	000008a1 	andeq	r0, r0, r1, lsr #17
    22d4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    22d8:	6e495f54 	mcrvs	15, 2, r5, cr9, cr4, {2}
    22dc:	2a007469 	bcs	1f488 <__Stack_Size+0x1f088>
    22e0:	55000009 	strpl	r0, [r0, #-9]
    22e4:	54524153 	ldrbpl	r4, [r2], #-339
    22e8:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    22ec:	0074696e 	rsbseq	r6, r4, lr, ror #18
    22f0:	00000000 	andeq	r0, r0, r0
    22f4:	00000031 	andeq	r0, r0, r1, lsr r0
    22f8:	752f0002 	strvc	r0, [pc, #-2]!	; 22fe <__Stack_Size+0x1efe>
    22fc:	01060000 	tsteq	r6, r0
    2300:	00520000 	subseq	r0, r2, r0
    2304:	65520000 	ldrbvs	r0, [r2]
    2308:	5f746573 	svcpl	0x00746573
    230c:	646e6148 	strbtvs	r6, [lr], #-328
    2310:	0072656c 	rsbseq	r6, r2, ip, ror #10
    2314:	000000ee 	andeq	r0, r0, lr, ror #1
    2318:	66705f67 	ldrbtvs	r5, [r0], -r7, ror #30
    231c:	6365566e 	cmnvs	r5, #115343360	; 0x6e00000
    2320:	73726f74 	cmnvc	r2, #464	; 0x1d0
    2324:	00000000 	andeq	r0, r0, r0
    2328:	00001900 	andeq	r1, r0, r0, lsl #18
    232c:	35000200 	strcc	r0, [r0, #-512]
    2330:	c5000076 	strgt	r0, [r0, #-118]
    2334:	9c000000 	stcls	0, cr0, [r0], {0}
    2338:	61000000 	tstvs	r0, r0
    233c:	69786574 	ldmdbvs	r8!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    2340:	00000074 	andeq	r0, r0, r4, ror r0
    2344:	00170000 	andseq	r0, r7, r0
    2348:	00020000 	andeq	r0, r2, r0
    234c:	000076fa 	strdeq	r7, [r0], -sl
    2350:	0000093a 	andeq	r0, r0, sl, lsr r9
    2354:	000008ff 	strdeq	r0, [r0], -pc
    2358:	74697865 	strbtvc	r7, [r9], #-2149
    235c:	00000000 	andeq	r0, r0, r0
    2360:	00003500 	andeq	r3, r0, r0, lsl #10
    2364:	34000200 	strcc	r0, [r0], #-512
    2368:	3a000080 	bcc	2570 <__Stack_Size+0x2170>
    236c:	10000009 	andne	r0, r0, r9
    2370:	5f000009 	svcpl	0x00000009
    2374:	75706d69 	ldrbvc	r6, [r0, #-3433]!
    2378:	705f6572 	subsvc	r6, pc, r2, ror r5
    237c:	22007274 	andcs	r7, r0, #1073741831	; 0x40000007
    2380:	5f000009 	svcpl	0x00000009
    2384:	626f6c67 	rsbvs	r6, pc, #26368	; 0x6700
    2388:	695f6c61 	ldmdbvs	pc, {r0, r5, r6, sl, fp, sp, lr}^
    238c:	7275706d 	rsbsvc	r7, r5, #109	; 0x6d
    2390:	74705f65 	ldrbtvc	r5, [r0], #-3941
    2394:	00000072 	andeq	r0, r0, r2, ror r0
    2398:	003a0000 	eorseq	r0, sl, r0
    239c:	00020000 	andeq	r0, r2, r0
    23a0:	0000896e 	andeq	r8, r0, lr, ror #18
    23a4:	00000146 	andeq	r0, r0, r6, asr #2
    23a8:	00000080 	andeq	r0, r0, r0, lsl #1
    23ac:	696c5f5f 	stmdbvs	ip!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
    23b0:	665f6362 	ldrbvs	r6, [pc], -r2, ror #6
    23b4:	5f696e69 	svcpl	0x00696e69
    23b8:	61727261 	cmnvs	r2, r1, ror #4
    23bc:	00b20079 	adcseq	r0, r2, r9, ror r0
    23c0:	5f5f0000 	svcpl	0x005f0000
    23c4:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    23c8:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
    23cc:	72615f74 	rsbvc	r5, r1, #464	; 0x1d0
    23d0:	00796172 	rsbseq	r6, r9, r2, ror r1
    23d4:	00000000 	andeq	r0, r0, r0
    23d8:	00000019 	andeq	r0, r0, r9, lsl r0
    23dc:	8ab40002 	bhi	fed023ec <SCS_BASE+0x1ecf43ec>
    23e0:	01130000 	tsteq	r3, r0
    23e4:	00880000 	addeq	r0, r8, r0
    23e8:	656d0000 	strbvs	r0, [sp]!
    23ec:	7465736d 	strbtvc	r7, [r5], #-877
    23f0:	00000000 	andeq	r0, r0, r0
    23f4:	00002600 	andeq	r2, r0, r0, lsl #12
    23f8:	c7000200 	strgt	r0, [r0, -r0, lsl #4]
    23fc:	a500008b 	strge	r0, [r0, #-139]
    2400:	1e000009 	cdpne	0, 0, cr0, cr0, cr9, {0}
    2404:	5f000009 	svcpl	0x00000009
    2408:	6765725f 	undefined
    240c:	65747369 	ldrbvs	r7, [r4, #-873]!
    2410:	78655f72 	stmdavc	r5!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    2414:	72707469 	rsbsvc	r7, r0, #1761607680	; 0x69000000
    2418:	0000636f 	andeq	r6, r0, pc, ror #6
    241c:	23000000 	movwcs	r0, #0	; 0x0
    2420:	02000000 	andeq	r0, r0, #0	; 0x0
    2424:	00956c00 	addseq	r6, r5, r0, lsl #24
    2428:	0009b200 	andeq	fp, r9, r0, lsl #4
    242c:	0008ff00 	andeq	pc, r8, r0, lsl #30
    2430:	635f5f00 	cmpvs	pc, #0	; 0x0
    2434:	5f6c6c61 	svcpl	0x006c6c61
    2438:	74697865 	strbtvc	r7, [r9], #-2149
    243c:	636f7270 	cmnvs	pc, #7	; 0x7
    2440:	00000073 	andeq	r0, r0, r3, ror r0
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	00000049 	andeq	r0, r0, r9, asr #32
       4:	00000002 	andeq	r0, r0, r2
       8:	01040000 	tsteq	r4, r0
	...
      14:	69747263 	ldmdbvs	r4!, {r0, r1, r5, r6, r9, ip, sp, lr}^
      18:	6d73612e 	ldfvse	f6, [r3, #-184]!
      1c:	5c3a6300 	ldcpl	3, cr6, [sl]
      20:	616e6977 	smcvs	59031
      24:	5c736d72 	ldclpl	13, cr6, [r3], #-456
      28:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
      2c:	63675c64 	cmnvs	r7, #25600	; 0x6400
      30:	75622d63 	strbvc	r2, [r2, #-3427]!
      34:	5c646c69 	stclpl	12, cr6, [r4], #-420
      38:	00636367 	rsbeq	r6, r3, r7, ror #6
      3c:	20554e47 	subscs	r4, r5, r7, asr #28
      40:	32205341 	eorcc	r5, r0, #67108865	; 0x4000001
      44:	2e38312e 	rsfcsep	f3, f0, #0.5
      48:	01003035 	tsteq	r0, r5, lsr r0
      4c:	00008080 	andeq	r8, r0, r0, lsl #1
      50:	12000200 	andne	r0, r0, #0	; 0x0
      54:	04000000 	streq	r0, [r0]
      58:	00004901 	andeq	r4, r0, r1, lsl #18
	...
      64:	2f2e2e00 	svccs	0x002e2e00
      68:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
      6c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
      70:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
      74:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
      78:	6c2f302e 	stcvs	0, cr3, [pc], #-184
      7c:	6c676269 	sfmvs	f6, 2, [r7], #-420
      80:	2f73736f 	svccs	0x0073736f
      84:	2f6d7261 	svccs	0x006d7261
      88:	30747263 	rsbscc	r7, r4, r3, ror #4
      8c:	6300532e 	movwvs	r5, #814	; 0x32e
      90:	69775c3a 	ldmdbvs	r7!, {r1, r3, r4, r5, sl, fp, ip, lr}^
      94:	6d72616e 	ldfvse	f6, [r2, #-440]!
      98:	75625c73 	strbvc	r5, [r2, #-3187]!
      9c:	5c646c69 	stclpl	12, cr6, [r4], #-420
      a0:	2d636367 	stclcs	3, cr6, [r3, #-412]!
      a4:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
      a8:	72615c64 	rsbvc	r5, r1, #25600	; 0x6400
      ac:	61652d6d 	cmnvs	r5, sp, ror #26
      b0:	6c5c6962 	mrrcvs	9, 6, r6, ip, cr2
      b4:	6c676269 	sfmvs	f6, 2, [r7], #-420
      b8:	5c73736f 	ldclpl	3, cr7, [r3], #-444
      bc:	006d7261 	rsbeq	r7, sp, r1, ror #4
      c0:	20554e47 	subscs	r4, r5, r7, asr #28
      c4:	32205341 	eorcc	r5, r0, #67108865	; 0x4000001
      c8:	2e38312e 	rsfcsep	f3, f0, #0.5
      cc:	01003035 	tsteq	r0, r5, lsr r0
      d0:	0003b680 	andeq	fp, r3, r0, lsl #13
      d4:	26000200 	strcs	r0, [r0], -r0, lsl #4
      d8:	04000000 	streq	r0, [r0]
      dc:	00000001 	andeq	r0, r0, r1
      e0:	01ec0100 	mvneq	r0, r0, lsl #2
      e4:	019f0000 	orrseq	r0, pc, r0
      e8:	31340000 	teqcc	r4, r0
      ec:	328c0800 	addcc	r0, ip, #0	; 0x0
      f0:	00e30800 	rsceq	r0, r3, r0, lsl #16
      f4:	04020000 	streq	r0, [r2]
      f8:	002f9a05 	eoreq	r9, pc, r5, lsl #20
      fc:	31730300 	cmncc	r3, r0, lsl #6
     100:	18020036 	stmdane	r2, {r1, r2, r4, r5}
     104:	00000037 	andeq	r0, r0, r7, lsr r0
     108:	35050202 	strcc	r0, [r5, #-514]
     10c:	02000000 	andeq	r0, r0, #0	; 0x0
     110:	00a00601 	adceq	r0, r0, r1, lsl #12
     114:	75030000 	strvc	r0, [r3]
     118:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
     11c:	00005027 	andeq	r5, r0, r7, lsr #32
     120:	07040200 	streq	r0, [r4, -r0, lsl #4]
     124:	00003014 	andeq	r3, r0, r4, lsl r0
     128:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
     12c:	62280200 	eorvs	r0, r8, #0	; 0x0
     130:	02000000 	andeq	r0, r0, #0	; 0x0
     134:	011f0702 	tsteq	pc, r2, lsl #14
     138:	01020000 	tsteq	r2, r0
     13c:	00009e08 	andeq	r9, r0, r8, lsl #28
     140:	00500400 	subseq	r0, r0, r0, lsl #8
     144:	62040000 	andvs	r0, r4, #0	; 0x0
     148:	05000000 	streq	r0, [r0]
     14c:	8f390201 	svchi	0x00390201
     150:	06000000 	streq	r0, [r0], -r0
     154:	0000153a 	andeq	r1, r0, sl, lsr r5
     158:	45530700 	ldrbmi	r0, [r3, #-1792]
     15c:	00010054 	andeq	r0, r1, r4, asr r0
     160:	09070408 	stmdbeq	r7, {r3, sl}
     164:	020c0350 	andeq	r0, ip, #1073741825	; 0x40000001
     168:	000002f3 	strdeq	r0, [r0], -r3
     16c:	3152430a 	cmpcc	r2, sl, lsl #6
     170:	020d0300 	andeq	r0, sp, #0	; 0x0
     174:	00000075 	andeq	r0, r0, r5, ror r0
     178:	0b002302 	bleq	8d88 <__Stack_Size+0x8988>
     17c:	00000142 	andeq	r0, r0, r2, asr #2
     180:	57020e03 	strpl	r0, [r2, -r3, lsl #28]
     184:	02000000 	andeq	r0, r0, #0	; 0x0
     188:	430a0223 	movwmi	r0, #41507	; 0xa223
     18c:	03003252 	movweq	r3, #594	; 0x252
     190:	0075020f 	rsbseq	r0, r5, pc, lsl #4
     194:	23020000 	movwcs	r0, #8192	; 0x2000
     198:	014c0b04 	cmpeq	ip, r4, lsl #22
     19c:	10030000 	andne	r0, r3, r0
     1a0:	00005702 	andeq	r5, r0, r2, lsl #14
     1a4:	06230200 	strteq	r0, [r3], -r0, lsl #4
     1a8:	0000990b 	andeq	r9, r0, fp, lsl #18
     1ac:	02110300 	andseq	r0, r1, #0	; 0x0
     1b0:	00000075 	andeq	r0, r0, r5, ror r0
     1b4:	0b082302 	bleq	208dc4 <__Stack_Size+0x2089c4>
     1b8:	0000003f 	andeq	r0, r0, pc, lsr r0
     1bc:	57021203 	strpl	r1, [r2, -r3, lsl #4]
     1c0:	02000000 	andeq	r0, r0, #0	; 0x0
     1c4:	1a0b0a23 	bne	2c2a58 <__Stack_Size+0x2c2658>
     1c8:	03000001 	movweq	r0, #1	; 0x1
     1cc:	00750213 	rsbseq	r0, r5, r3, lsl r2
     1d0:	23020000 	movwcs	r0, #8192	; 0x2000
     1d4:	01560b0c 	cmpeq	r6, ip, lsl #22
     1d8:	14030000 	strne	r0, [r3]
     1dc:	00005702 	andeq	r5, r0, r2, lsl #14
     1e0:	0e230200 	cdpeq	2, 2, cr0, cr3, cr0, {0}
     1e4:	0052530a 	subseq	r5, r2, sl, lsl #6
     1e8:	75021503 	strvc	r1, [r2, #-1283]
     1ec:	02000000 	andeq	r0, r0, #0	; 0x0
     1f0:	490b1023 	stmdbmi	fp, {r0, r1, r5, ip}
     1f4:	03000000 	movweq	r0, #0	; 0x0
     1f8:	00570216 	subseq	r0, r7, r6, lsl r2
     1fc:	23020000 	movwcs	r0, #8192	; 0x2000
     200:	47450a12 	smlaldmi	r0, r5, r2, sl
     204:	17030052 	smlsdne	r3, r2, r0, r0
     208:	00007502 	andeq	r7, r0, r2, lsl #10
     20c:	14230200 	strtne	r0, [r3], #-512
     210:	00016d0b 	andeq	r6, r1, fp, lsl #26
     214:	02180300 	andseq	r0, r8, #0	; 0x0
     218:	00000057 	andeq	r0, r0, r7, asr r0
     21c:	0b162302 	bleq	588e2c <__Stack_Size+0x588a2c>
     220:	00000016 	andeq	r0, r0, r6, lsl r0
     224:	75021903 	strvc	r1, [r2, #-2307]
     228:	02000000 	andeq	r0, r0, #0	; 0x0
     22c:	770b1823 	strvc	r1, [fp, -r3, lsr #16]
     230:	03000001 	movweq	r0, #1	; 0x1
     234:	0057021a 	subseq	r0, r7, sl, lsl r2
     238:	23020000 	movwcs	r0, #8192	; 0x2000
     23c:	001c0b1a 	andseq	r0, ip, sl, lsl fp
     240:	1b030000 	blne	c0248 <__Stack_Size+0xbfe48>
     244:	00007502 	andeq	r7, r0, r2, lsl #10
     248:	1c230200 	sfmne	f0, 4, [r3]
     24c:	0001810b 	andeq	r8, r1, fp, lsl #2
     250:	021c0300 	andseq	r0, ip, #0	; 0x0
     254:	00000057 	andeq	r0, r0, r7, asr r0
     258:	0b1e2302 	bleq	788e68 <__Stack_Size+0x788a68>
     25c:	0000000c 	andeq	r0, r0, ip
     260:	75021d03 	strvc	r1, [r2, #-3331]
     264:	02000000 	andeq	r0, r0, #0	; 0x0
     268:	8b0b2023 	blhi	2c82fc <__Stack_Size+0x2c7efc>
     26c:	03000001 	movweq	r0, #1	; 0x1
     270:	0057021e 	subseq	r0, r7, lr, lsl r2
     274:	23020000 	movwcs	r0, #8192	; 0x2000
     278:	4e430a22 	fmacsmi	s1, s6, s5
     27c:	1f030054 	svcne	0x00030054
     280:	00007502 	andeq	r7, r0, r2, lsl #10
     284:	24230200 	strtcs	r0, [r3], #-512
     288:	0001950b 	andeq	r9, r1, fp, lsl #10
     28c:	02200300 	eoreq	r0, r0, #0	; 0x0
     290:	00000057 	andeq	r0, r0, r7, asr r0
     294:	0a262302 	beq	988ea4 <__Stack_Size+0x988aa4>
     298:	00435350 	subeq	r5, r3, r0, asr r3
     29c:	75022103 	strvc	r2, [r2, #-259]
     2a0:	02000000 	andeq	r0, r0, #0	; 0x0
     2a4:	ac0b2823 	stcge	8, cr2, [fp], {35}
     2a8:	03000000 	movweq	r0, #0	; 0x0
     2ac:	00570222 	subseq	r0, r7, r2, lsr #4
     2b0:	23020000 	movwcs	r0, #8192	; 0x2000
     2b4:	52410a2a 	subpl	r0, r1, #172032	; 0x2a000
     2b8:	23030052 	movwcs	r0, #12370	; 0x3052
     2bc:	00007502 	andeq	r7, r0, r2, lsl #10
     2c0:	2c230200 	sfmcs	f0, 4, [r3]
     2c4:	0000b70b 	andeq	fp, r0, fp, lsl #14
     2c8:	02240300 	eoreq	r0, r4, #0	; 0x0
     2cc:	00000057 	andeq	r0, r0, r7, asr r0
     2d0:	0a2e2302 	beq	b88ee0 <__Stack_Size+0xb88ae0>
     2d4:	00524352 	subseq	r4, r2, r2, asr r3
     2d8:	75022503 	strvc	r2, [r2, #-1283]
     2dc:	02000000 	andeq	r0, r0, #0	; 0x0
     2e0:	c20b3023 	andgt	r3, fp, #35	; 0x23
     2e4:	03000000 	movweq	r0, #0	; 0x0
     2e8:	00570226 	subseq	r0, r7, r6, lsr #4
     2ec:	23020000 	movwcs	r0, #8192	; 0x2000
     2f0:	005f0b32 	subseq	r0, pc, r2, lsr fp
     2f4:	27030000 	strcs	r0, [r3, -r0]
     2f8:	00007502 	andeq	r7, r0, r2, lsl #10
     2fc:	34230200 	strtcc	r0, [r3], #-512
     300:	0000cd0b 	andeq	ip, r0, fp, lsl #26
     304:	02280300 	eoreq	r0, r8, #0	; 0x0
     308:	00000057 	andeq	r0, r0, r7, asr r0
     30c:	0b362302 	bleq	d88f1c <__Stack_Size+0xd88b1c>
     310:	00000064 	andeq	r0, r0, r4, rrx
     314:	75022903 	strvc	r2, [r2, #-2307]
     318:	02000000 	andeq	r0, r0, #0	; 0x0
     31c:	d80b3823 	stmdale	fp, {r0, r1, r5, fp, ip, sp}
     320:	03000000 	movweq	r0, #0	; 0x0
     324:	0057022a 	subseq	r0, r7, sl, lsr #4
     328:	23020000 	movwcs	r0, #8192	; 0x2000
     32c:	00690b3a 	rsbeq	r0, r9, sl, lsr fp
     330:	2b030000 	blcs	c0338 <__Stack_Size+0xbff38>
     334:	00007502 	andeq	r7, r0, r2, lsl #10
     338:	3c230200 	sfmcc	f0, 4, [r3]
     33c:	0000e30b 	andeq	lr, r0, fp, lsl #6
     340:	022c0300 	eoreq	r0, ip, #0	; 0x0
     344:	00000057 	andeq	r0, r0, r7, asr r0
     348:	0b3e2302 	bleq	f88f58 <__Stack_Size+0xf88b58>
     34c:	0000006e 	andeq	r0, r0, lr, rrx
     350:	75022d03 	strvc	r2, [r2, #-3331]
     354:	02000000 	andeq	r0, r0, #0	; 0x0
     358:	ee0b4023 	cdp	0, 0, cr4, cr11, cr3, {1}
     35c:	03000000 	movweq	r0, #0	; 0x0
     360:	0057022e 	subseq	r0, r7, lr, lsr #4
     364:	23020000 	movwcs	r0, #8192	; 0x2000
     368:	01320b42 	teqeq	r2, r2, asr #22
     36c:	2f030000 	svccs	0x00030000
     370:	00007502 	andeq	r7, r0, r2, lsl #10
     374:	44230200 	strtmi	r0, [r3], #-512
     378:	0000f90b 	andeq	pc, r0, fp, lsl #18
     37c:	02300300 	eorseq	r0, r0, #0	; 0x0
     380:	00000057 	andeq	r0, r0, r7, asr r0
     384:	0a462302 	beq	1188f94 <__Stack_Size+0x1188b94>
     388:	00524344 	subseq	r4, r2, r4, asr #6
     38c:	75023103 	strvc	r3, [r2, #-259]
     390:	02000000 	andeq	r0, r0, #0	; 0x0
     394:	040b4823 	streq	r4, [fp], #-2083
     398:	03000001 	movweq	r0, #1	; 0x1
     39c:	00570232 	subseq	r0, r7, r2, lsr r2
     3a0:	23020000 	movwcs	r0, #8192	; 0x2000
     3a4:	00110b4a 	andseq	r0, r1, sl, asr #22
     3a8:	33030000 	movwcc	r0, #12288	; 0x3000
     3ac:	00007502 	andeq	r7, r0, r2, lsl #10
     3b0:	4c230200 	sfmmi	f0, 4, [r3]
     3b4:	00010f0b 	andeq	r0, r1, fp, lsl #30
     3b8:	02340300 	eorseq	r0, r4, #0	; 0x0
     3bc:	00000057 	andeq	r0, r0, r7, asr r0
     3c0:	004e2302 	subeq	r2, lr, r2, lsl #6
     3c4:	0053010c 	subseq	r0, r3, ip, lsl #2
     3c8:	94010000 	strls	r0, [r1]
     3cc:	00313401 	eorseq	r3, r1, r1, lsl #8
     3d0:	00314808 	eorseq	r4, r1, r8, lsl #16
     3d4:	0d5d0108 	ldfeqe	f0, [sp, #-32]
     3d8:	00007301 	andeq	r7, r0, r1, lsl #6
     3dc:	488a0100 	stmmi	sl, {r8}
     3e0:	70080031 	andvc	r0, r8, r1, lsr r0
     3e4:	00080031 	andeq	r0, r8, r1, lsr r0
     3e8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     3ec:	00003001 	andeq	r3, r0, r1
     3f0:	013d0100 	teqeq	sp, r0, lsl #2
     3f4:	0000035f 	andeq	r0, r0, pc, asr r3
     3f8:	08003170 	stmdaeq	r0, {r4, r5, r6, r8, ip, sp}
     3fc:	0800328c 	stmdaeq	r0, {r2, r3, r7, r9, ip, sp}
     400:	0000001f 	andeq	r0, r0, pc, lsl r0
     404:	0000035f 	andeq	r0, r0, pc, asr r3
     408:	0100690f 	tsteq	r0, pc, lsl #18
     40c:	00002c3e 	andeq	r2, r0, lr, lsr ip
     410:	00004a00 	andeq	r4, r0, r0, lsl #20
     414:	01371000 	teqeq	r7, r0
     418:	3f010000 	svccc	0x00010000
     41c:	00000057 	andeq	r0, r0, r7, asr r0
     420:	000000aa 	andeq	r0, r0, sl, lsr #1
     424:	01006a11 	tsteq	r0, r1, lsl sl
     428:	0000573f 	andeq	r5, r0, pc, lsr r7
     42c:	00560100 	subseq	r0, r6, r0, lsl #2
     430:	69050412 	stmdbvs	r5, {r1, r4, sl}
     434:	1300746e 	movwne	r7, #1134	; 0x46e
     438:	00000022 	andeq	r0, r0, r2, lsr #32
     43c:	00701904 	rsbseq	r1, r0, r4, lsl #18
     440:	01010000 	tsteq	r1, r0
     444:	00006914 	andeq	r6, r0, r4, lsl r9
     448:	00038300 	andeq	r8, r3, r0, lsl #6
     44c:	008f1500 	addeq	r1, pc, r0, lsl #10
     450:	000e0000 	andeq	r0, lr, r0
     454:	00007e13 	andeq	r7, r0, r3, lsl lr
     458:	90140500 	andsls	r0, r4, r0, lsl #10
     45c:	01000003 	tsteq	r0, r3
     460:	03730401 	cmneq	r3, #16777216	; 0x1000000
     464:	60160000 	andsvs	r0, r6, r0
     468:	01000001 	tsteq	r0, r1
     46c:	00004530 	andeq	r4, r0, r0, lsr r5
     470:	03050100 	movweq	r0, #20736	; 0x5100
     474:	20000000 	andcs	r0, r0, r0
     478:	00008d16 	andeq	r8, r0, r6, lsl sp
     47c:	45310100 	ldrmi	r0, [r1, #-256]!
     480:	01000000 	tsteq	r0, r0
     484:	00040305 	andeq	r0, r4, r5, lsl #6
     488:	a8002000 	stmdage	r0, {sp}
     48c:	02000005 	andeq	r0, r0, #5	; 0x5
     490:	00015900 	andeq	r5, r1, r0, lsl #18
     494:	00010400 	andeq	r0, r1, r0, lsl #8
     498:	01000000 	tsteq	r0, r0
     49c:	0000020e 	andeq	r0, r0, lr, lsl #4
     4a0:	0000019f 	muleq	r0, pc, r1
     4a4:	0800328c 	stmdaeq	r0, {r2, r3, r7, r9, ip, sp}
     4a8:	080033c0 	stmdaeq	r0, {r6, r7, r8, r9, ip, sp}
     4ac:	000001b1 	strheq	r0, [r0], -r1
     4b0:	9a050402 	bls	1414c0 <__Stack_Size+0x1410c0>
     4b4:	0200002f 	andeq	r0, r0, #47	; 0x2f
     4b8:	00350502 	eorseq	r0, r5, r2, lsl #10
     4bc:	01020000 	tsteq	r2, r0
     4c0:	0000a006 	andeq	sl, r0, r6
     4c4:	07040200 	streq	r0, [r4, -r0, lsl #4]
     4c8:	00003014 	andeq	r3, r0, r4, lsl r0
     4cc:	1f070202 	svcne	0x00070202
     4d0:	02000001 	andeq	r0, r0, #1	; 0x1
     4d4:	009e0801 	addseq	r0, lr, r1, lsl #16
     4d8:	04030000 	streq	r0, [r3]
     4dc:	34010407 	strcc	r0, [r1], #-1031
     4e0:	01000006 	tsteq	r0, r6
     4e4:	328c0125 	addcc	r0, ip, #1073741833	; 0x40000009
     4e8:	328e0800 	addcc	r0, lr, #0	; 0x0
     4ec:	5d010800 	stcpl	8, cr0, [r1]
     4f0:	04f30104 	ldrbteq	r0, [r3], #260
     4f4:	30010000 	andcc	r0, r1, r0
     4f8:	00329001 	eorseq	r9, r2, r1
     4fc:	00329208 	eorseq	r9, r2, r8, lsl #4
     500:	045d0108 	ldrbeq	r0, [sp], #-264
     504:	00071501 	andeq	r1, r7, r1, lsl #10
     508:	013f0100 	teqeq	pc, r0, lsl #2
     50c:	08003294 	stmdaeq	r0, {r2, r4, r7, r9, ip, sp}
     510:	08003296 	stmdaeq	r0, {r1, r2, r4, r7, r9, ip, sp}
     514:	01045d01 	tsteq	r4, r1, lsl #26
     518:	00000311 	andeq	r0, r0, r1, lsl r3
     51c:	98014e01 	stmdals	r1, {r0, r9, sl, fp, lr}
     520:	9a080032 	bls	2005f0 <__Stack_Size+0x2001f0>
     524:	01080032 	tsteq	r8, r2, lsr r0
     528:	5101045d 	tstpl	r1, sp, asr r4
     52c:	01000002 	tsteq	r0, r2
     530:	329c015d 	addscc	r0, ip, #1073741847	; 0x40000017
     534:	329e0800 	addscc	r0, lr, #0	; 0x0
     538:	5d010800 	stcpl	8, cr0, [r1]
     53c:	05f20104 	ldrbeq	r0, [r2, #260]!
     540:	6c010000 	stcvs	0, cr0, [r1], {0}
     544:	0032a001 	eorseq	sl, r2, r1
     548:	0032a208 	eorseq	sl, r2, r8, lsl #4
     54c:	045d0108 	ldrbeq	r0, [sp], #-264
     550:	00047501 	andeq	r7, r4, r1, lsl #10
     554:	01770100 	cmneq	r7, r0, lsl #2
     558:	080032a4 	stmdaeq	r0, {r2, r5, r7, r9, ip, sp}
     55c:	080032a6 	stmdaeq	r0, {r1, r2, r5, r7, r9, ip, sp}
     560:	01045d01 	tsteq	r4, r1, lsl #26
     564:	0000062c 	andeq	r0, r0, ip, lsr #12
     568:	a8018201 	stmdage	r1, {r0, r9, pc}
     56c:	aa080032 	bge	20063c <__Stack_Size+0x20023c>
     570:	01080032 	tsteq	r8, r2, lsr r0
     574:	4101045d 	tstmi	r1, sp, asr r4
     578:	01000005 	tsteq	r0, r5
     57c:	32ac0199 	adccc	r0, ip, #1073741862	; 0x40000026
     580:	32ae0800 	adccc	r0, lr, #0	; 0x0
     584:	5d010800 	stcpl	8, cr0, [r1]
     588:	035c0104 	cmpeq	ip, #1	; 0x1
     58c:	a4010000 	strge	r0, [r1]
     590:	0032b001 	eorseq	fp, r2, r1
     594:	0032b208 	eorseq	fp, r2, r8, lsl #4
     598:	045d0108 	ldrbeq	r0, [sp], #-264
     59c:	00055101 	andeq	r5, r5, r1, lsl #2
     5a0:	01af0100 	undefined instruction 0x01af0100
     5a4:	080032b4 	stmdaeq	r0, {r2, r4, r5, r7, r9, ip, sp}
     5a8:	080032b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9, ip, sp}
     5ac:	01045d01 	tsteq	r4, r1, lsl #26
     5b0:	0000028e 	andeq	r0, r0, lr, lsl #5
     5b4:	b801ba01 	stmdalt	r1, {r0, r9, fp, ip, sp, pc}
     5b8:	ba080032 	blt	200688 <__Stack_Size+0x200288>
     5bc:	01080032 	tsteq	r8, r2, lsr r0
     5c0:	8a01045d 	bhi	4173c <__Stack_Size+0x4133c>
     5c4:	01000005 	tsteq	r0, r5
     5c8:	32bc01c5 	adcscc	r0, ip, #1073741873	; 0x40000031
     5cc:	32be0800 	adcscc	r0, lr, #0	; 0x0
     5d0:	5d010800 	stcpl	8, cr0, [r1]
     5d4:	05060104 	streq	r0, [r6, #-260]
     5d8:	d0010000 	andle	r0, r1, r0
     5dc:	0032c001 	eorseq	ip, r2, r1
     5e0:	0032c208 	eorseq	ip, r2, r8, lsl #4
     5e4:	045d0108 	ldrbeq	r0, [sp], #-264
     5e8:	00069101 	andeq	r9, r6, r1, lsl #2
     5ec:	01db0100 	bicseq	r0, fp, r0, lsl #2
     5f0:	080032c4 	stmdaeq	r0, {r2, r6, r7, r9, ip, sp}
     5f4:	080032c6 	stmdaeq	r0, {r1, r2, r6, r7, r9, ip, sp}
     5f8:	01045d01 	tsteq	r4, r1, lsl #26
     5fc:	000003f7 	strdeq	r0, [r0], -r7
     600:	c801e601 	stmdagt	r1, {r0, r9, sl, sp, lr, pc}
     604:	ca080032 	bgt	2006d4 <__Stack_Size+0x2002d4>
     608:	01080032 	tsteq	r8, r2, lsr r0
     60c:	2101045d 	tstcs	r1, sp, asr r4
     610:	01000004 	tsteq	r0, r4
     614:	32cc01f1 	sbccc	r0, ip, #1073741884	; 0x4000003c
     618:	32ce0800 	sbccc	r0, lr, #0	; 0x0
     61c:	5d010800 	stcpl	8, cr0, [r1]
     620:	04800104 	streq	r0, [r0], #260
     624:	fc010000 	stc2	0, cr0, [r1], {0}
     628:	0032d001 	eorseq	sp, r2, r1
     62c:	0032d208 	eorseq	sp, r2, r8, lsl #4
     630:	055d0108 	ldrbeq	r0, [sp, #-264]
     634:	0004cf01 	andeq	ip, r4, r1, lsl #30
     638:	01070100 	tsteq	r7, r0, lsl #2
     63c:	0032d401 	eorseq	sp, r2, r1, lsl #8
     640:	0032d608 	eorseq	sp, r2, r8, lsl #12
     644:	055d0108 	ldrbeq	r0, [sp, #-264]
     648:	0006b701 	andeq	fp, r6, r1, lsl #14
     64c:	01120100 	tsteq	r2, r0, lsl #2
     650:	0032d801 	eorseq	sp, r2, r1, lsl #16
     654:	0032da08 	eorseq	sp, r2, r8, lsl #20
     658:	055d0108 	ldrbeq	r0, [sp, #-264]
     65c:	0006d001 	andeq	sp, r6, r1
     660:	011d0100 	tsteq	sp, r0, lsl #2
     664:	0032dc01 	eorseq	sp, r2, r1, lsl #24
     668:	0032de08 	eorseq	sp, r2, r8, lsl #28
     66c:	055d0108 	ldrbeq	r0, [sp, #-264]
     670:	0006fc01 	andeq	pc, r6, r1, lsl #24
     674:	01280100 	teqeq	r8, r0, lsl #2
     678:	0032e001 	eorseq	lr, r2, r1
     67c:	0032e208 	eorseq	lr, r2, r8, lsl #4
     680:	055d0108 	ldrbeq	r0, [sp, #-264]
     684:	00066601 	andeq	r6, r6, r1, lsl #12
     688:	01330100 	teqeq	r3, r0, lsl #2
     68c:	0032e401 	eorseq	lr, r2, r1, lsl #8
     690:	0032e608 	eorseq	lr, r2, r8, lsl #12
     694:	055d0108 	ldrbeq	r0, [sp, #-264]
     698:	00026501 	andeq	r6, r2, r1, lsl #10
     69c:	013e0100 	teqeq	lr, r0, lsl #2
     6a0:	0032e801 	eorseq	lr, r2, r1, lsl #16
     6a4:	0032ea08 	eorseq	lr, r2, r8, lsl #20
     6a8:	055d0108 	ldrbeq	r0, [sp, #-264]
     6ac:	00051501 	andeq	r1, r5, r1, lsl #10
     6b0:	01490100 	cmpeq	r9, r0, lsl #2
     6b4:	0032ec01 	eorseq	lr, r2, r1, lsl #24
     6b8:	0032ee08 	eorseq	lr, r2, r8, lsl #28
     6bc:	055d0108 	ldrbeq	r0, [sp, #-264]
     6c0:	00043201 	andeq	r3, r4, r1, lsl #4
     6c4:	01540100 	cmpeq	r4, r0, lsl #2
     6c8:	0032f001 	eorseq	pc, r2, r1
     6cc:	0032f208 	eorseq	pc, r2, r8, lsl #4
     6d0:	055d0108 	ldrbeq	r0, [sp, #-264]
     6d4:	00038f01 	andeq	r8, r3, r1, lsl #30
     6d8:	01600100 	cmneq	r0, r0, lsl #2
     6dc:	0032f401 	eorseq	pc, r2, r1, lsl #8
     6e0:	0032f608 	eorseq	pc, r2, r8, lsl #12
     6e4:	055d0108 	ldrbeq	r0, [sp, #-264]
     6e8:	00033301 	andeq	r3, r3, r1, lsl #6
     6ec:	016c0100 	cmneq	ip, r0, lsl #2
     6f0:	0032f801 	eorseq	pc, r2, r1, lsl #16
     6f4:	0032fa08 	eorseq	pc, r2, r8, lsl #20
     6f8:	055d0108 	ldrbeq	r0, [sp, #-264]
     6fc:	00045b01 	andeq	r5, r4, r1, lsl #22
     700:	01780100 	cmneq	r8, r0, lsl #2
     704:	0032fc01 	eorseq	pc, r2, r1, lsl #24
     708:	0032fe08 	eorseq	pc, r2, r8, lsl #28
     70c:	055d0108 	ldrbeq	r0, [sp, #-264]
     710:	0004bc01 	andeq	fp, r4, r1, lsl #24
     714:	01830100 	orreq	r0, r3, r0, lsl #2
     718:	00330001 	eorseq	r0, r3, r1
     71c:	00330208 	eorseq	r0, r3, r8, lsl #4
     720:	055d0108 	ldrbeq	r0, [sp, #-264]
     724:	0006e901 	andeq	lr, r6, r1, lsl #18
     728:	018e0100 	orreq	r0, lr, r0, lsl #2
     72c:	00330401 	eorseq	r0, r3, r1, lsl #8
     730:	00330608 	eorseq	r0, r3, r8, lsl #12
     734:	055d0108 	ldrbeq	r0, [sp, #-264]
     738:	00049101 	andeq	r9, r4, r1, lsl #2
     73c:	01990100 	orrseq	r0, r9, r0, lsl #2
     740:	00330801 	eorseq	r0, r3, r1, lsl #16
     744:	00330a08 	eorseq	r0, r3, r8, lsl #20
     748:	055d0108 	ldrbeq	r0, [sp, #-264]
     74c:	00022501 	andeq	r2, r2, r1, lsl #10
     750:	01a40100 	undefined instruction 0x01a40100
     754:	00330c01 	eorseq	r0, r3, r1, lsl #24
     758:	00330e08 	eorseq	r0, r3, r8, lsl #28
     75c:	055d0108 	ldrbeq	r0, [sp, #-264]
     760:	0004e001 	andeq	lr, r4, r1
     764:	01b00100 	lslseq	r0, r0, #2
     768:	00331001 	eorseq	r1, r3, r1
     76c:	00331208 	eorseq	r1, r3, r8, lsl #4
     770:	055d0108 	ldrbeq	r0, [sp, #-264]
     774:	00023901 	andeq	r3, r2, r1, lsl #18
     778:	01bc0100 	undefined instruction 0x01bc0100
     77c:	00331401 	eorseq	r1, r3, r1, lsl #8
     780:	00331608 	eorseq	r1, r3, r8, lsl #12
     784:	055d0108 	ldrbeq	r0, [sp, #-264]
     788:	00036b01 	andeq	r6, r3, r1, lsl #22
     78c:	01c70100 	biceq	r0, r7, r0, lsl #2
     790:	00331801 	eorseq	r1, r3, r1, lsl #16
     794:	00331a08 	eorseq	r1, r3, r8, lsl #20
     798:	055d0108 	ldrbeq	r0, [sp, #-264]
     79c:	00029d01 	andeq	r9, r2, r1, lsl #26
     7a0:	01de0100 	bicseq	r0, lr, r0, lsl #2
     7a4:	00331c01 	eorseq	r1, r3, r1, lsl #24
     7a8:	00331e08 	eorseq	r1, r3, r8, lsl #28
     7ac:	055d0108 	ldrbeq	r0, [sp, #-264]
     7b0:	0002cc01 	andeq	ip, r2, r1, lsl #24
     7b4:	01e90100 	mvneq	r0, r0, lsl #2
     7b8:	00332001 	eorseq	r2, r3, r1
     7bc:	00332208 	eorseq	r2, r3, r8, lsl #4
     7c0:	055d0108 	ldrbeq	r0, [sp, #-264]
     7c4:	00056301 	andeq	r6, r5, r1, lsl #6
     7c8:	01f40100 	mvnseq	r0, r0, lsl #2
     7cc:	00332401 	eorseq	r2, r3, r1, lsl #8
     7d0:	00332608 	eorseq	r2, r3, r8, lsl #12
     7d4:	055d0108 	ldrbeq	r0, [sp, #-264]
     7d8:	0001fb01 	andeq	pc, r1, r1, lsl #22
     7dc:	01ff0100 	mvnseq	r0, r0, lsl #2
     7e0:	00332801 	eorseq	r2, r3, r1, lsl #16
     7e4:	00332a08 	eorseq	r2, r3, r8, lsl #20
     7e8:	055d0108 	ldrbeq	r0, [sp, #-264]
     7ec:	0003cb01 	andeq	ip, r3, r1, lsl #22
     7f0:	020a0100 	andeq	r0, sl, #0	; 0x0
     7f4:	00332c01 	eorseq	r2, r3, r1, lsl #24
     7f8:	00332e08 	eorseq	r2, r3, r8, lsl #28
     7fc:	055d0108 	ldrbeq	r0, [sp, #-264]
     800:	0005cf01 	andeq	ip, r5, r1, lsl #30
     804:	02150100 	andseq	r0, r5, #0	; 0x0
     808:	00333001 	eorseq	r3, r3, r1
     80c:	00333208 	eorseq	r3, r3, r8, lsl #4
     810:	055d0108 	ldrbeq	r0, [sp, #-264]
     814:	00030101 	andeq	r0, r3, r1, lsl #2
     818:	02200100 	eoreq	r0, r0, #0	; 0x0
     81c:	00333401 	eorseq	r3, r3, r1, lsl #8
     820:	00333608 	eorseq	r3, r3, r8, lsl #12
     824:	055d0108 	ldrbeq	r0, [sp, #-264]
     828:	00032301 	andeq	r2, r3, r1, lsl #6
     82c:	022b0100 	eoreq	r0, fp, #0	; 0x0
     830:	00333801 	eorseq	r3, r3, r1, lsl #16
     834:	00333a08 	eorseq	r3, r3, r8, lsl #20
     838:	055d0108 	ldrbeq	r0, [sp, #-264]
     83c:	00065401 	andeq	r5, r6, r1, lsl #8
     840:	02430100 	subeq	r0, r3, #0	; 0x0
     844:	00333c01 	eorseq	r3, r3, r1, lsl #24
     848:	00333e08 	eorseq	r3, r3, r8, lsl #28
     84c:	055d0108 	ldrbeq	r0, [sp, #-264]
     850:	0006a201 	andeq	sl, r6, r1, lsl #4
     854:	025a0100 	subseq	r0, sl, #0	; 0x0
     858:	00334001 	eorseq	r4, r3, r1
     85c:	00334208 	eorseq	r4, r3, r8, lsl #4
     860:	055d0108 	ldrbeq	r0, [sp, #-264]
     864:	0005ab01 	andeq	sl, r5, r1, lsl #22
     868:	02650100 	rsbeq	r0, r5, #0	; 0x0
     86c:	00334401 	eorseq	r4, r3, r1, lsl #8
     870:	00334608 	eorseq	r4, r3, r8, lsl #12
     874:	055d0108 	ldrbeq	r0, [sp, #-264]
     878:	0002dc01 	andeq	sp, r2, r1, lsl #24
     87c:	02700100 	rsbseq	r0, r0, #0	; 0x0
     880:	00334801 	eorseq	r4, r3, r1, lsl #16
     884:	00334a08 	eorseq	r4, r3, r8, lsl #20
     888:	055d0108 	ldrbeq	r0, [sp, #-264]
     88c:	00057601 	andeq	r7, r5, r1, lsl #12
     890:	027b0100 	rsbseq	r0, fp, #0	; 0x0
     894:	00334c01 	eorseq	r4, r3, r1, lsl #24
     898:	00334e08 	eorseq	r4, r3, r8, lsl #28
     89c:	055d0108 	ldrbeq	r0, [sp, #-264]
     8a0:	00064101 	andeq	r4, r6, r1, lsl #2
     8a4:	02870100 	addeq	r0, r7, #0	; 0x0
     8a8:	00335001 	eorseq	r5, r3, r1
     8ac:	00335208 	eorseq	r5, r3, r8, lsl #4
     8b0:	055d0108 	ldrbeq	r0, [sp, #-264]
     8b4:	0004a401 	andeq	sl, r4, r1, lsl #8
     8b8:	02930100 	addseq	r0, r3, #0	; 0x0
     8bc:	00335401 	eorseq	r5, r3, r1, lsl #8
     8c0:	00335608 	eorseq	r5, r3, r8, lsl #12
     8c4:	055d0108 	ldrbeq	r0, [sp, #-264]
     8c8:	00052e01 	andeq	r2, r5, r1, lsl #28
     8cc:	029e0100 	addseq	r0, lr, #0	; 0x0
     8d0:	00335801 	eorseq	r5, r3, r1, lsl #16
     8d4:	00335a08 	eorseq	r5, r3, r8, lsl #20
     8d8:	055d0108 	ldrbeq	r0, [sp, #-264]
     8dc:	0005e201 	andeq	lr, r5, r1, lsl #4
     8e0:	02a90100 	adceq	r0, r9, #0	; 0x0
     8e4:	00335c01 	eorseq	r5, r3, r1, lsl #24
     8e8:	00335e08 	eorseq	r5, r3, r8, lsl #28
     8ec:	055d0108 	ldrbeq	r0, [sp, #-264]
     8f0:	0002ad01 	andeq	sl, r2, r1, lsl #26
     8f4:	02b40100 	adcseq	r0, r4, #0	; 0x0
     8f8:	00336001 	eorseq	r6, r3, r1
     8fc:	00336208 	eorseq	r6, r3, r8, lsl #4
     900:	055d0108 	ldrbeq	r0, [sp, #-264]
     904:	00044b01 	andeq	r4, r4, r1, lsl #22
     908:	02bf0100 	adcseq	r0, pc, #0	; 0x0
     90c:	00336401 	eorseq	r6, r3, r1, lsl #8
     910:	00336608 	eorseq	r6, r3, r8, lsl #12
     914:	055d0108 	ldrbeq	r0, [sp, #-264]
     918:	0002f101 	andeq	pc, r2, r1, lsl #2
     91c:	02ca0100 	sbceq	r0, sl, #0	; 0x0
     920:	00336801 	eorseq	r6, r3, r1, lsl #16
     924:	00336a08 	eorseq	r6, r3, r8, lsl #20
     928:	055d0108 	ldrbeq	r0, [sp, #-264]
     92c:	00034c01 	andeq	r4, r3, r1, lsl #24
     930:	02d50100 	sbcseq	r0, r5, #0	; 0x0
     934:	00336c01 	eorseq	r6, r3, r1, lsl #24
     938:	00336e08 	eorseq	r6, r3, r8, lsl #28
     93c:	055d0108 	ldrbeq	r0, [sp, #-264]
     940:	00037e01 	andeq	r7, r3, r1, lsl #28
     944:	02e00100 	rsceq	r0, r0, #0	; 0x0
     948:	00337001 	eorseq	r7, r3, r1
     94c:	00337208 	eorseq	r7, r3, r8, lsl #4
     950:	055d0108 	ldrbeq	r0, [sp, #-264]
     954:	0003a101 	andeq	sl, r3, r1, lsl #2
     958:	02eb0100 	rsceq	r0, fp, #0	; 0x0
     95c:	00337401 	eorseq	r7, r3, r1, lsl #8
     960:	00337608 	eorseq	r7, r3, r8, lsl #12
     964:	055d0108 	ldrbeq	r0, [sp, #-264]
     968:	00059b01 	andeq	r9, r5, r1, lsl #22
     96c:	02f60100 	rscseq	r0, r6, #0	; 0x0
     970:	00337801 	eorseq	r7, r3, r1, lsl #16
     974:	00337a08 	eorseq	r7, r3, r8, lsl #20
     978:	055d0108 	ldrbeq	r0, [sp, #-264]
     97c:	0005bf01 	andeq	fp, r5, r1, lsl #30
     980:	03010100 	movweq	r0, #4352	; 0x1100
     984:	00337c01 	eorseq	r7, r3, r1, lsl #24
     988:	00337e08 	eorseq	r7, r3, r8, lsl #28
     98c:	055d0108 	ldrbeq	r0, [sp, #-264]
     990:	0003b201 	andeq	fp, r3, r1, lsl #4
     994:	030c0100 	movweq	r0, #49408	; 0xc100
     998:	00338001 	eorseq	r8, r3, r1
     99c:	00338208 	eorseq	r8, r3, r8, lsl #4
     9a0:	055d0108 	ldrbeq	r0, [sp, #-264]
     9a4:	0003de01 	andeq	sp, r3, r1, lsl #28
     9a8:	03170100 	tsteq	r7, #0	; 0x0
     9ac:	00338401 	eorseq	r8, r3, r1, lsl #8
     9b0:	00338608 	eorseq	r8, r3, r8, lsl #12
     9b4:	055d0108 	ldrbeq	r0, [sp, #-264]
     9b8:	00040801 	andeq	r0, r4, r1, lsl #16
     9bc:	03220100 	teqeq	r2, #0	; 0x0
     9c0:	00338801 	eorseq	r8, r3, r1, lsl #16
     9c4:	00338a08 	eorseq	r8, r3, r8, lsl #20
     9c8:	055d0108 	ldrbeq	r0, [sp, #-264]
     9cc:	00061101 	andeq	r1, r6, r1, lsl #2
     9d0:	032e0100 	teqeq	lr, #0	; 0x0
     9d4:	00338c01 	eorseq	r8, r3, r1, lsl #24
     9d8:	00338e08 	eorseq	r8, r3, r8, lsl #28
     9dc:	065d0108 	ldrbeq	r0, [sp], -r8, lsl #2
     9e0:	00067f01 	andeq	r7, r6, r1, lsl #30
     9e4:	024e0100 	subeq	r0, lr, #0	; 0x0
     9e8:	00339001 	eorseq	r9, r3, r1
     9ec:	00339c08 	eorseq	r9, r3, r8, lsl #24
     9f0:	0000d308 	andeq	sp, r0, r8, lsl #6
     9f4:	ff010600 	undefined instruction 0xff010600
     9f8:	01000005 	tsteq	r0, r5
     9fc:	9c010236 	sfmls	f0, 4, [r1], {54}
     a00:	a8080033 	stmdage	r8, {r0, r1, r4, r5}
     a04:	fe080033 	mcr2	0, 0, r0, cr8, cr3, {1}
     a08:	06000000 	streq	r0, [r0], -r0
     a0c:	00027e01 	andeq	r7, r2, r1, lsl #28
     a10:	01d20100 	bicseq	r0, r2, r0, lsl #2
     a14:	0033a801 	eorseq	sl, r3, r1, lsl #16
     a18:	0033b408 	eorseq	fp, r3, r8, lsl #8
     a1c:	00012908 	andeq	r2, r1, r8, lsl #18
     a20:	bd010700 	stclt	7, cr0, [r1]
     a24:	01000002 	tsteq	r0, r2
     a28:	33b4018d 	undefined instruction 0x33b4018d
     a2c:	33c00800 	biccc	r0, r0, #0	; 0x0
     a30:	01540800 	cmpeq	r4, r0, lsl #16
     a34:	24000000 	strcs	r0, [r0]
     a38:	02000005 	andeq	r0, r0, #5	; 0x5
     a3c:	0001d500 	andeq	sp, r1, r0, lsl #10
     a40:	00010400 	andeq	r0, r1, r0, lsl #8
     a44:	01000000 	tsteq	r0, r0
     a48:	00000744 	andeq	r0, r0, r4, asr #14
     a4c:	0000019f 	muleq	r0, pc, r1
     a50:	080033c0 	stmdaeq	r0, {r6, r7, r8, r9, ip, sp}
     a54:	080035d0 	stmdaeq	r0, {r4, r6, r7, r8, sl, ip, sp}
     a58:	0000030b 	andeq	r0, r0, fp, lsl #6
     a5c:	9a050402 	bls	141a6c <__Stack_Size+0x14166c>
     a60:	0200002f 	andeq	r0, r0, #47	; 0x2f
     a64:	00350502 	eorseq	r0, r5, r2, lsl #10
     a68:	01020000 	tsteq	r2, r0
     a6c:	0000a006 	andeq	sl, r0, r6
     a70:	07040200 	streq	r0, [r4, -r0, lsl #4]
     a74:	00003014 	andeq	r3, r0, r4, lsl r0
     a78:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
     a7c:	4c280200 	sfmmi	f0, 4, [r8]
     a80:	02000000 	andeq	r0, r0, #0	; 0x0
     a84:	011f0702 	tsteq	pc, r2, lsl #14
     a88:	75030000 	strvc	r0, [r3]
     a8c:	29020038 	stmdbcs	r2, {r3, r4, r5}
     a90:	0000005d 	andeq	r0, r0, sp, asr r0
     a94:	9e080102 	adflse	f0, f0, f2
     a98:	04000000 	streq	r0, [r0]
     a9c:	0000003a 	andeq	r0, r0, sl, lsr r0
     aa0:	00004c04 	andeq	r4, r0, r4, lsl #24
     aa4:	02010500 	andeq	r0, r1, #0	; 0x0
     aa8:	00008339 	andeq	r8, r0, r9, lsr r3
     aac:	153a0600 	ldrne	r0, [sl, #-1536]!
     ab0:	07000000 	streq	r0, [r0, -r0]
     ab4:	00544553 	subseq	r4, r4, r3, asr r5
     ab8:	01050001 	tsteq	r5, r1
     abc:	00983b02 	addseq	r3, r8, r2, lsl #22
     ac0:	57060000 	strpl	r0, [r6, -r0]
     ac4:	00000007 	andeq	r0, r0, r7
     ac8:	00077706 	andeq	r7, r7, r6, lsl #14
     acc:	08000100 	stmdaeq	r0, {r8}
     ad0:	000008de 	ldrdeq	r0, [r0], -lr
     ad4:	00833b02 	addeq	r3, r3, r2, lsl #22
     ad8:	01050000 	tsteq	r5, r0
     adc:	00b83e02 	adcseq	r3, r8, r2, lsl #28
     ae0:	c5060000 	strgt	r0, [r6]
     ae4:	00000007 	andeq	r0, r0, r7
     ae8:	00076f06 	andeq	r6, r7, r6, lsl #30
     aec:	08000100 	stmdaeq	r0, {r8}
     af0:	0000078f 	andeq	r0, r0, pc, lsl #15
     af4:	00a33e02 	adceq	r3, r3, r2, lsl #28
     af8:	04090000 	streq	r0, [r9]
     afc:	031c0a07 	tsteq	ip, #28672	; 0x7000
     b00:	0139014f 	teqeq	r9, pc, asr #2
     b04:	430b0000 	movwmi	r0, #45056	; 0xb000
     b08:	03004c52 	movweq	r4, #3154	; 0xc52
     b0c:	00640150 	rsbeq	r0, r4, r0, asr r1
     b10:	23020000 	movwcs	r0, #8192	; 0x2000
     b14:	52430b00 	subpl	r0, r3, #0	; 0x0
     b18:	51030048 	tstpl	r3, r8, asr #32
     b1c:	00006401 	andeq	r6, r0, r1, lsl #8
     b20:	04230200 	strteq	r0, [r3], #-512
     b24:	5244490b 	subpl	r4, r4, #180224	; 0x2c000
     b28:	01520300 	cmpeq	r2, r0, lsl #6
     b2c:	00000064 	andeq	r0, r0, r4, rrx
     b30:	0b082302 	bleq	209740 <__Stack_Size+0x209340>
     b34:	0052444f 	subseq	r4, r2, pc, asr #8
     b38:	64015303 	strvs	r5, [r1], #-771
     b3c:	02000000 	andeq	r0, r0, #0	; 0x0
     b40:	ae0c0c23 	cdpge	12, 0, cr0, cr12, cr3, {1}
     b44:	03000007 	movweq	r0, #7	; 0x7
     b48:	00640154 	rsbeq	r0, r4, r4, asr r1
     b4c:	23020000 	movwcs	r0, #8192	; 0x2000
     b50:	52420b10 	subpl	r0, r2, #16384	; 0x4000
     b54:	55030052 	strpl	r0, [r3, #-82]
     b58:	00006401 	andeq	r6, r0, r1, lsl #8
     b5c:	14230200 	strtne	r0, [r3], #-512
     b60:	0009710c 	andeq	r7, r9, ip, lsl #2
     b64:	01560300 	cmpeq	r6, r0, lsl #6
     b68:	00000064 	andeq	r0, r0, r4, rrx
     b6c:	00182302 	andseq	r2, r8, r2, lsl #6
     b70:	0c03500a 	stceq	0, cr5, [r3], {10}
     b74:	00039a02 	andeq	r9, r3, r2, lsl #20
     b78:	52430b00 	subpl	r0, r3, #0	; 0x0
     b7c:	0d030031 	stceq	0, cr0, [r3, #-196]
     b80:	00006902 	andeq	r6, r0, r2, lsl #18
     b84:	00230200 	eoreq	r0, r3, r0, lsl #4
     b88:	0001420c 	andeq	r4, r1, ip, lsl #4
     b8c:	020e0300 	andeq	r0, lr, #0	; 0x0
     b90:	00000041 	andeq	r0, r0, r1, asr #32
     b94:	0b022302 	bleq	897a4 <__Stack_Size+0x893a4>
     b98:	00325243 	eorseq	r5, r2, r3, asr #4
     b9c:	69020f03 	stmdbvs	r2, {r0, r1, r8, r9, sl, fp}
     ba0:	02000000 	andeq	r0, r0, #0	; 0x0
     ba4:	4c0c0423 	cfstrsmi	mvf0, [ip], {35}
     ba8:	03000001 	movweq	r0, #1	; 0x1
     bac:	00410210 	subeq	r0, r1, r0, lsl r2
     bb0:	23020000 	movwcs	r0, #8192	; 0x2000
     bb4:	00990c06 	addseq	r0, r9, r6, lsl #24
     bb8:	11030000 	tstne	r3, r0
     bbc:	00006902 	andeq	r6, r0, r2, lsl #18
     bc0:	08230200 	stmdaeq	r3!, {r9}
     bc4:	00003f0c 	andeq	r3, r0, ip, lsl #30
     bc8:	02120300 	andseq	r0, r2, #0	; 0x0
     bcc:	00000041 	andeq	r0, r0, r1, asr #32
     bd0:	0c0a2302 	stceq	3, cr2, [sl], {2}
     bd4:	0000011a 	andeq	r0, r0, sl, lsl r1
     bd8:	69021303 	stmdbvs	r2, {r0, r1, r8, r9, ip}
     bdc:	02000000 	andeq	r0, r0, #0	; 0x0
     be0:	560c0c23 	strpl	r0, [ip], -r3, lsr #24
     be4:	03000001 	movweq	r0, #1	; 0x1
     be8:	00410214 	subeq	r0, r1, r4, lsl r2
     bec:	23020000 	movwcs	r0, #8192	; 0x2000
     bf0:	52530b0e 	subspl	r0, r3, #14336	; 0x3800
     bf4:	02150300 	andseq	r0, r5, #0	; 0x0
     bf8:	00000069 	andeq	r0, r0, r9, rrx
     bfc:	0c102302 	ldceq	3, cr2, [r0], {2}
     c00:	00000049 	andeq	r0, r0, r9, asr #32
     c04:	41021603 	tstmi	r2, r3, lsl #12
     c08:	02000000 	andeq	r0, r0, #0	; 0x0
     c0c:	450b1223 	strmi	r1, [fp, #-547]
     c10:	03005247 	movweq	r5, #583	; 0x247
     c14:	00690217 	rsbeq	r0, r9, r7, lsl r2
     c18:	23020000 	movwcs	r0, #8192	; 0x2000
     c1c:	016d0c14 	cmneq	sp, r4, lsl ip
     c20:	18030000 	stmdane	r3, {}
     c24:	00004102 	andeq	r4, r0, r2, lsl #2
     c28:	16230200 	strtne	r0, [r3], -r0, lsl #4
     c2c:	0000160c 	andeq	r1, r0, ip, lsl #12
     c30:	02190300 	andseq	r0, r9, #0	; 0x0
     c34:	00000069 	andeq	r0, r0, r9, rrx
     c38:	0c182302 	ldceq	3, cr2, [r8], {2}
     c3c:	00000177 	andeq	r0, r0, r7, ror r1
     c40:	41021a03 	tstmi	r2, r3, lsl #20
     c44:	02000000 	andeq	r0, r0, #0	; 0x0
     c48:	1c0c1a23 	stcne	10, cr1, [ip], {35}
     c4c:	03000000 	movweq	r0, #0	; 0x0
     c50:	0069021b 	rsbeq	r0, r9, fp, lsl r2
     c54:	23020000 	movwcs	r0, #8192	; 0x2000
     c58:	01810c1c 	orreq	r0, r1, ip, lsl ip
     c5c:	1c030000 	stcne	0, cr0, [r3], {0}
     c60:	00004102 	andeq	r4, r0, r2, lsl #2
     c64:	1e230200 	cdpne	2, 2, cr0, cr3, cr0, {0}
     c68:	00000c0c 	andeq	r0, r0, ip, lsl #24
     c6c:	021d0300 	andseq	r0, sp, #0	; 0x0
     c70:	00000069 	andeq	r0, r0, r9, rrx
     c74:	0c202302 	stceq	3, cr2, [r0], #-8
     c78:	0000018b 	andeq	r0, r0, fp, lsl #3
     c7c:	41021e03 	tstmi	r2, r3, lsl #28
     c80:	02000000 	andeq	r0, r0, #0	; 0x0
     c84:	430b2223 	movwmi	r2, #45603	; 0xb223
     c88:	0300544e 	movweq	r5, #1102	; 0x44e
     c8c:	0069021f 	rsbeq	r0, r9, pc, lsl r2
     c90:	23020000 	movwcs	r0, #8192	; 0x2000
     c94:	01950c24 	orrseq	r0, r5, r4, lsr #24
     c98:	20030000 	andcs	r0, r3, r0
     c9c:	00004102 	andeq	r4, r0, r2, lsl #2
     ca0:	26230200 	strtcs	r0, [r3], -r0, lsl #4
     ca4:	4353500b 	cmpmi	r3, #11	; 0xb
     ca8:	02210300 	eoreq	r0, r1, #0	; 0x0
     cac:	00000069 	andeq	r0, r0, r9, rrx
     cb0:	0c282302 	stceq	3, cr2, [r8], #-8
     cb4:	000000ac 	andeq	r0, r0, ip, lsr #1
     cb8:	41022203 	tstmi	r2, r3, lsl #4
     cbc:	02000000 	andeq	r0, r0, #0	; 0x0
     cc0:	410b2a23 	tstmi	fp, r3, lsr #20
     cc4:	03005252 	movweq	r5, #594	; 0x252
     cc8:	00690223 	rsbeq	r0, r9, r3, lsr #4
     ccc:	23020000 	movwcs	r0, #8192	; 0x2000
     cd0:	00b70c2c 	adcseq	r0, r7, ip, lsr #24
     cd4:	24030000 	strcs	r0, [r3]
     cd8:	00004102 	andeq	r4, r0, r2, lsl #2
     cdc:	2e230200 	cdpcs	2, 2, cr0, cr3, cr0, {0}
     ce0:	5243520b 	subpl	r5, r3, #-1342177280	; 0xb0000000
     ce4:	02250300 	eoreq	r0, r5, #0	; 0x0
     ce8:	00000069 	andeq	r0, r0, r9, rrx
     cec:	0c302302 	ldceq	3, cr2, [r0], #-8
     cf0:	000000c2 	andeq	r0, r0, r2, asr #1
     cf4:	41022603 	tstmi	r2, r3, lsl #12
     cf8:	02000000 	andeq	r0, r0, #0	; 0x0
     cfc:	5f0c3223 	svcpl	0x000c3223
     d00:	03000000 	movweq	r0, #0	; 0x0
     d04:	00690227 	rsbeq	r0, r9, r7, lsr #4
     d08:	23020000 	movwcs	r0, #8192	; 0x2000
     d0c:	00cd0c34 	sbceq	r0, sp, r4, lsr ip
     d10:	28030000 	stmdacs	r3, {}
     d14:	00004102 	andeq	r4, r0, r2, lsl #2
     d18:	36230200 	strtcc	r0, [r3], -r0, lsl #4
     d1c:	0000640c 	andeq	r6, r0, ip, lsl #8
     d20:	02290300 	eoreq	r0, r9, #0	; 0x0
     d24:	00000069 	andeq	r0, r0, r9, rrx
     d28:	0c382302 	ldceq	3, cr2, [r8], #-8
     d2c:	000000d8 	ldrdeq	r0, [r0], -r8
     d30:	41022a03 	tstmi	r2, r3, lsl #20
     d34:	02000000 	andeq	r0, r0, #0	; 0x0
     d38:	690c3a23 	stmdbvs	ip, {r0, r1, r5, r9, fp, ip, sp}
     d3c:	03000000 	movweq	r0, #0	; 0x0
     d40:	0069022b 	rsbeq	r0, r9, fp, lsr #4
     d44:	23020000 	movwcs	r0, #8192	; 0x2000
     d48:	00e30c3c 	rsceq	r0, r3, ip, lsr ip
     d4c:	2c030000 	stccs	0, cr0, [r3], {0}
     d50:	00004102 	andeq	r4, r0, r2, lsl #2
     d54:	3e230200 	cdpcc	2, 2, cr0, cr3, cr0, {0}
     d58:	00006e0c 	andeq	r6, r0, ip, lsl #28
     d5c:	022d0300 	eoreq	r0, sp, #0	; 0x0
     d60:	00000069 	andeq	r0, r0, r9, rrx
     d64:	0c402302 	mcrreq	3, 0, r2, r0, cr2
     d68:	000000ee 	andeq	r0, r0, lr, ror #1
     d6c:	41022e03 	tstmi	r2, r3, lsl #28
     d70:	02000000 	andeq	r0, r0, #0	; 0x0
     d74:	320c4223 	andcc	r4, ip, #805306370	; 0x30000002
     d78:	03000001 	movweq	r0, #1	; 0x1
     d7c:	0069022f 	rsbeq	r0, r9, pc, lsr #4
     d80:	23020000 	movwcs	r0, #8192	; 0x2000
     d84:	00f90c44 	rscseq	r0, r9, r4, asr #24
     d88:	30030000 	andcc	r0, r3, r0
     d8c:	00004102 	andeq	r4, r0, r2, lsl #2
     d90:	46230200 	strtmi	r0, [r3], -r0, lsl #4
     d94:	5243440b 	subpl	r4, r3, #184549376	; 0xb000000
     d98:	02310300 	eorseq	r0, r1, #0	; 0x0
     d9c:	00000069 	andeq	r0, r0, r9, rrx
     da0:	0c482302 	mcrreq	3, 0, r2, r8, cr2
     da4:	00000104 	andeq	r0, r0, r4, lsl #2
     da8:	41023203 	tstmi	r2, r3, lsl #4
     dac:	02000000 	andeq	r0, r0, #0	; 0x0
     db0:	110c4a23 	tstne	ip, r3, lsr #20
     db4:	03000000 	movweq	r0, #0	; 0x0
     db8:	00690233 	rsbeq	r0, r9, r3, lsr r2
     dbc:	23020000 	movwcs	r0, #8192	; 0x2000
     dc0:	010f0c4c 	tsteq	pc, ip, asr #24
     dc4:	34030000 	strcc	r0, [r3]
     dc8:	00004102 	andeq	r4, r0, r2, lsl #2
     dcc:	4e230200 	cdpmi	2, 2, cr0, cr3, cr0, {0}
     dd0:	04010500 	streq	r0, [r1], #-1280
     dd4:	0003b523 	andeq	fp, r3, r3, lsr #10
     dd8:	07cb0600 	strbeq	r0, [fp, r0, lsl #12]
     ddc:	06010000 	streq	r0, [r1], -r0
     de0:	000007ed 	andeq	r0, r0, sp, ror #15
     de4:	09230602 	stmdbeq	r3!, {r1, r9, sl}
     de8:	00030000 	andeq	r0, r3, r0
     dec:	0008cc08 	andeq	ip, r8, r8, lsl #24
     df0:	9a270400 	bls	9c1df8 <__Stack_Size+0x9c19f8>
     df4:	05000003 	streq	r0, [r0, #-3]
     df8:	fa2e0401 	blx	b81e04 <__Stack_Size+0xb81a04>
     dfc:	06000003 	streq	r0, [r0], -r3
     e00:	000008a6 	andeq	r0, r0, r6, lsr #17
     e04:	095b0600 	ldmdbeq	fp, {r9, sl}^
     e08:	06040000 	streq	r0, [r4], -r0
     e0c:	000008b4 	strheq	r0, [r0], -r4
     e10:	08980628 	ldmeq	r8, {r3, r5, r9, sl}
     e14:	00c80000 	sbceq	r0, r8, r0
     e18:	0007dc06 	andeq	sp, r7, r6, lsl #24
     e1c:	ff061400 	undefined instruction 0xff061400
     e20:	10000008 	andne	r0, r0, r8
     e24:	00097606 	andeq	r7, r9, r6, lsl #12
     e28:	5f061c00 	svcpl	0x00061c00
     e2c:	18000007 	stmdane	r0, {r0, r1, r2}
     e30:	094a0800 	stmdbeq	sl, {fp}^
     e34:	36040000 	strcc	r0, [r4], -r0
     e38:	000003c0 	andeq	r0, r0, r0, asr #7
     e3c:	3f04040d 	svccc	0x0004040d
     e40:	00000438 	andeq	r0, r0, r8, lsr r4
     e44:	0007280e 	andeq	r2, r7, lr, lsl #16
     e48:	41400400 	cmpmi	r0, r0, lsl #8
     e4c:	02000000 	andeq	r0, r0, #0	; 0x0
     e50:	430e0023 	movwmi	r0, #57379	; 0xe023
     e54:	04000008 	streq	r0, [r0], #-8
     e58:	0003b541 	andeq	fp, r3, r1, asr #10
     e5c:	02230200 	eoreq	r0, r3, #0	; 0x0
     e60:	0008c20e 	andeq	ip, r8, lr, lsl #4
     e64:	fa420400 	blx	1081e6c <__Stack_Size+0x1081a6c>
     e68:	02000003 	andeq	r0, r0, #3	; 0x3
     e6c:	08000323 	stmdaeq	r0, {r0, r1, r5, r8, r9}
     e70:	00000810 	andeq	r0, r0, r0, lsl r8
     e74:	04054304 	streq	r4, [r5], #-772
     e78:	040d0000 	streq	r0, [sp]
     e7c:	04841b05 	streq	r1, [r4], #2821
     e80:	6d0e0000 	stcvs	0, cr0, [lr]
     e84:	05000008 	streq	r0, [r0, #-8]
     e88:	0000531c 	andeq	r5, r0, ip, lsl r3
     e8c:	00230200 	eoreq	r0, r3, r0, lsl #4
     e90:	0008210e 	andeq	r2, r8, lr, lsl #2
     e94:	531d0500 	tstpl	sp, #0	; 0x0
     e98:	02000000 	andeq	r0, r0, #0	; 0x0
     e9c:	7d0e0123 	stfvcs	f0, [lr, #-140]
     ea0:	05000008 	streq	r0, [r0, #-8]
     ea4:	0000531e 	andeq	r5, r0, lr, lsl r3
     ea8:	02230200 	eoreq	r0, r3, #0	; 0x0
     eac:	0007310e 	andeq	r3, r7, lr, lsl #2
     eb0:	981f0500 	ldmdals	pc, {r8, sl}
     eb4:	02000000 	andeq	r0, r0, #0	; 0x0
     eb8:	08000323 	stmdaeq	r0, {r0, r1, r5, r8, r9}
     ebc:	000008ee 	andeq	r0, r0, lr, ror #17
     ec0:	04432005 	strbeq	r2, [r3], #-5
     ec4:	010f0000 	mrseq	r0, CPSR
     ec8:	0000084e 	andeq	r0, r0, lr, asr #16
     ecc:	33c0b601 	biccc	fp, r0, #1048576	; 0x100000
     ed0:	33f00800 	mvnscc	r0, #0	; 0x0
     ed4:	5d010800 	stcpl	8, cr0, [r1]
     ed8:	09340110 	ldmdbeq	r4!, {r4, r8}
     edc:	ad010000 	stcge	0, cr0, [r1]
     ee0:	0033f001 	eorseq	pc, r3, r1
     ee4:	00340408 	eorseq	r0, r4, r8, lsl #8
     ee8:	00017f08 	andeq	r7, r1, r8, lsl #30
     eec:	fd011100 	stc2	1, cr1, [r1]
     ef0:	01000007 	tsteq	r0, r7
     ef4:	34040179 	strcc	r0, [r4], #-377
     ef8:	34f80800 	ldrbtcc	r0, [r8], #2048
     efc:	01aa0800 	undefined instruction 0x01aa0800
     f00:	04de0000 	ldrbeq	r0, [lr]
     f04:	10120000 	andsne	r0, r2, r0
     f08:	01000009 	tsteq	r0, r9
     f0c:	0004387a 	andeq	r3, r4, sl, ror r8
     f10:	64910200 	ldrvs	r0, [r1], #512
     f14:	9b011100 	blls	4531c <__Stack_Size+0x44f1c>
     f18:	01000007 	tsteq	r0, r7
     f1c:	34f80154 	ldrbtcc	r0, [r8], #340
     f20:	354a0800 	strbcc	r0, [sl, #-2048]
     f24:	01d50800 	bicseq	r0, r5, r0, lsl #16
     f28:	05060000 	streq	r0, [r6]
     f2c:	5a120000 	bpl	480f34 <__Stack_Size+0x480b34>
     f30:	01000008 	tsteq	r0, r8
     f34:	00048455 	andeq	r8, r4, r5, asr r4
     f38:	6c910200 	lfmvs	f0, 4, [r1], {0}
     f3c:	b3011300 	movwlt	r1, #4864	; 0x1300
     f40:	01000007 	tsteq	r0, r7
     f44:	354c0110 	strbcc	r0, [ip, #-272]
     f48:	35d00800 	ldrbcc	r0, [r0, #2048]
     f4c:	02000800 	andeq	r0, r0, #0	; 0x0
     f50:	7e140000 	wxorvc	wr0, wr4, wr0
     f54:	01000007 	tsteq	r0, r7
     f58:	0000b811 	andeq	fp, r0, r1, lsl r8
     f5c:	a7000000 	strge	r0, [r0, -r0]
     f60:	02000003 	andeq	r0, r0, #3	; 0x3
     f64:	0002f400 	andeq	pc, r2, r0, lsl #8
     f68:	00010400 	andeq	r0, r1, r0, lsl #8
     f6c:	01000000 	tsteq	r0, r0
     f70:	00000a81 	andeq	r0, r0, r1, lsl #21
     f74:	0000019f 	muleq	r0, pc, r1
     f78:	080035d0 	stmdaeq	r0, {r4, r6, r7, r8, sl, ip, sp}
     f7c:	0800372c 	stmdaeq	r0, {r2, r3, r5, r8, r9, sl, ip, sp}
     f80:	00000431 	andeq	r0, r0, r1, lsr r4
     f84:	9a050402 	bls	141f94 <__Stack_Size+0x141b94>
     f88:	0200002f 	andeq	r0, r0, #47	; 0x2f
     f8c:	00350502 	eorseq	r0, r5, r2, lsl #10
     f90:	01020000 	tsteq	r2, r0
     f94:	0000a006 	andeq	sl, r0, r6
     f98:	33750300 	cmncc	r5, #0	; 0x0
     f9c:	27020032 	smladxcs	r2, r2, r0, r0
     fa0:	00000045 	andeq	r0, r0, r5, asr #32
     fa4:	14070402 	strne	r0, [r7], #-1026
     fa8:	03000030 	movweq	r0, #48	; 0x30
     fac:	00363175 	eorseq	r3, r6, r5, ror r1
     fb0:	00572802 	subseq	r2, r7, r2, lsl #16
     fb4:	02020000 	andeq	r0, r2, #0	; 0x0
     fb8:	00011f07 	andeq	r1, r1, r7, lsl #30
     fbc:	38750300 	ldmdacc	r5!, {r8, r9}^
     fc0:	68290200 	stmdavs	r9!, {r9}
     fc4:	02000000 	andeq	r0, r0, #0	; 0x0
     fc8:	009e0801 	addseq	r0, lr, r1, lsl #16
     fcc:	45040000 	strmi	r0, [r4]
     fd0:	04000000 	streq	r0, [r0]
     fd4:	00000057 	andeq	r0, r0, r7, asr r0
     fd8:	00006804 	andeq	r6, r0, r4, lsl #16
     fdc:	02010500 	andeq	r0, r1, #0	; 0x0
     fe0:	00009339 	andeq	r9, r0, r9, lsr r3
     fe4:	153a0600 	ldrne	r0, [sl, #-1536]!
     fe8:	07000000 	streq	r0, [r0, -r0]
     fec:	00544553 	subseq	r4, r4, r3, asr r5
     ff0:	01050001 	tsteq	r5, r1
     ff4:	00a83b02 	adceq	r3, r8, r2, lsl #22
     ff8:	57060000 	strpl	r0, [r6, -r0]
     ffc:	00000007 	andeq	r0, r0, r7
    1000:	00077706 	andeq	r7, r7, r6, lsl #14
    1004:	08000100 	stmdaeq	r0, {r8}
    1008:	1c090704 	stcne	7, cr0, [r9], {4}
    100c:	85023903 	strhi	r3, [r2, #-2307]
    1010:	0a000001 	beq	101c <__Stack_Size+0xc1c>
    1014:	03005253 	movweq	r5, #595	; 0x253
    1018:	0074023a 	rsbseq	r0, r4, sl, lsr r2
    101c:	23020000 	movwcs	r0, #8192	; 0x2000
    1020:	01420b00 	cmpeq	r2, r0, lsl #22
    1024:	3b030000 	blcc	c102c <__Stack_Size+0xc0c2c>
    1028:	00004c02 	andeq	r4, r0, r2, lsl #24
    102c:	02230200 	eoreq	r0, r3, #0	; 0x0
    1030:	0052440a 	subseq	r4, r2, sl, lsl #8
    1034:	74023c03 	strvc	r3, [r2], #-3075
    1038:	02000000 	andeq	r0, r0, #0	; 0x0
    103c:	4c0b0423 	cfstrsmi	mvf0, [fp], {35}
    1040:	03000001 	movweq	r0, #1	; 0x1
    1044:	004c023d 	subeq	r0, ip, sp, lsr r2
    1048:	23020000 	movwcs	r0, #8192	; 0x2000
    104c:	52420a06 	subpl	r0, r2, #24576	; 0x6000
    1050:	3e030052 	mcrcc	0, 0, r0, cr3, cr2, {2}
    1054:	00007402 	andeq	r7, r0, r2, lsl #8
    1058:	08230200 	stmdaeq	r3!, {r9}
    105c:	00003f0b 	andeq	r3, r0, fp, lsl #30
    1060:	023f0300 	eorseq	r0, pc, #0	; 0x0
    1064:	0000004c 	andeq	r0, r0, ip, asr #32
    1068:	0a0a2302 	beq	289c78 <__Stack_Size+0x289878>
    106c:	00315243 	eorseq	r5, r1, r3, asr #4
    1070:	74024003 	strvc	r4, [r2], #-3
    1074:	02000000 	andeq	r0, r0, #0	; 0x0
    1078:	560b0c23 	strpl	r0, [fp], -r3, lsr #24
    107c:	03000001 	movweq	r0, #1	; 0x1
    1080:	004c0241 	subeq	r0, ip, r1, asr #4
    1084:	23020000 	movwcs	r0, #8192	; 0x2000
    1088:	52430a0e 	subpl	r0, r3, #57344	; 0xe000
    108c:	42030032 	andmi	r0, r3, #50	; 0x32
    1090:	00007402 	andeq	r7, r0, r2, lsl #8
    1094:	10230200 	eorne	r0, r3, r0, lsl #4
    1098:	0000490b 	andeq	r4, r0, fp, lsl #18
    109c:	02430300 	subeq	r0, r3, #0	; 0x0
    10a0:	0000004c 	andeq	r0, r0, ip, asr #32
    10a4:	0a122302 	beq	489cb4 <__Stack_Size+0x4898b4>
    10a8:	00335243 	eorseq	r5, r3, r3, asr #4
    10ac:	74024403 	strvc	r4, [r2], #-1027
    10b0:	02000000 	andeq	r0, r0, #0	; 0x0
    10b4:	6d0b1423 	cfstrsvs	mvf1, [fp, #-140]
    10b8:	03000001 	movweq	r0, #1	; 0x1
    10bc:	004c0245 	subeq	r0, ip, r5, asr #4
    10c0:	23020000 	movwcs	r0, #8192	; 0x2000
    10c4:	09eb0b16 	stmibeq	fp!, {r1, r2, r4, r8, r9, fp}^
    10c8:	46030000 	strmi	r0, [r3], -r0
    10cc:	00007402 	andeq	r7, r0, r2, lsl #8
    10d0:	18230200 	stmdane	r3!, {r9}
    10d4:	0001770b 	andeq	r7, r1, fp, lsl #14
    10d8:	02470300 	subeq	r0, r7, #0	; 0x0
    10dc:	0000004c 	andeq	r0, r0, ip, asr #32
    10e0:	001a2302 	andseq	r2, sl, r2, lsl #6
    10e4:	1b04100c 	blne	10511c <__Stack_Size+0x104d1c>
    10e8:	000001e2 	andeq	r0, r0, r2, ror #3
    10ec:	000a630d 	andeq	r6, sl, sp, lsl #6
    10f0:	3a1c0400 	bcc	7020f8 <__Stack_Size+0x701cf8>
    10f4:	02000000 	andeq	r0, r0, #0	; 0x0
    10f8:	0a0d0023 	beq	34118c <__Stack_Size+0x340d8c>
    10fc:	0400000a 	streq	r0, [r0], #-10
    1100:	00004c1d 	andeq	r4, r0, sp, lsl ip
    1104:	04230200 	strteq	r0, [r3], #-512
    1108:	000a720d 	andeq	r7, sl, sp, lsl #4
    110c:	4c1e0400 	cfldrsmi	mvf0, [lr], {0}
    1110:	02000000 	andeq	r0, r0, #0	; 0x0
    1114:	a20d0623 	andge	r0, sp, #36700160	; 0x2300000
    1118:	04000009 	streq	r0, [r0], #-9
    111c:	00004c1f 	andeq	r4, r0, pc, lsl ip
    1120:	08230200 	stmdaeq	r3!, {r9}
    1124:	000a9d0d 	andeq	r9, sl, sp, lsl #26
    1128:	4c200400 	cfstrsmi	mvf0, [r0]
    112c:	02000000 	andeq	r0, r0, #0	; 0x0
    1130:	f00d0a23 	undefined instruction 0xf00d0a23
    1134:	04000009 	streq	r0, [r0], #-9
    1138:	00004c21 	andeq	r4, r0, r1, lsr #24
    113c:	0c230200 	sfmeq	f0, 4, [r3]
    1140:	09af0e00 	stmibeq	pc!, {r9, sl, fp}
    1144:	22040000 	andcs	r0, r4, #0	; 0x0
    1148:	00000185 	andeq	r0, r0, r5, lsl #3
    114c:	0a44010f 	beq	1101590 <__Stack_Size+0x1101190>
    1150:	72010000 	andvc	r0, r1, #0	; 0x0
    1154:	080035d0 	stmdaeq	r0, {r4, r6, r7, r8, sl, ip, sp}
    1158:	08003608 	stmdaeq	r0, {r3, r9, sl, ip, sp}
    115c:	0000022b 	andeq	r0, r0, fp, lsr #4
    1160:	0a1b0110 	beq	6c15a8 <__Stack_Size+0x6c11a8>
    1164:	63010000 	movwvs	r0, #4096	; 0x1000
    1168:	00360801 	eorseq	r0, r6, r1, lsl #16
    116c:	00363408 	eorseq	r3, r6, r8, lsl #8
    1170:	00024a08 	andeq	r4, r2, r8, lsl #20
    1174:	00022a00 	andeq	r2, r2, r0, lsl #20
    1178:	0ac71100 	beq	ff1c5580 <SCS_BASE+0x1f1b7580>
    117c:	62010000 	andvs	r0, r1, #0	; 0x0
    1180:	0000003a 	andeq	r0, r0, sl, lsr r0
    1184:	00000269 	andeq	r0, r0, r9, ror #4
    1188:	9b011000 	blls	45190 <__Stack_Size+0x44d90>
    118c:	01000009 	tsteq	r0, r9
    1190:	3634015e 	undefined
    1194:	364a0800 	strbcc	r0, [sl], -r0, lsl #16
    1198:	02870800 	addeq	r0, r7, #0	; 0x0
    119c:	02530000 	subseq	r0, r3, #0	; 0x0
    11a0:	c7110000 	ldrgt	r0, [r1, -r0]
    11a4:	0100000a 	tsteq	r0, sl
    11a8:	00003a5d 	andeq	r3, r0, sp, asr sl
    11ac:	0002b200 	andeq	fp, r2, r0, lsl #4
    11b0:	01100000 	tsteq	r0, r0
    11b4:	00000a92 	muleq	r0, r2, sl
    11b8:	4c015801 	stcmi	8, cr5, [r1], {1}
    11bc:	6c080036 	stcvs	0, cr0, [r8], {54}
    11c0:	c5080036 	strgt	r0, [r8, #-54]
    11c4:	7c000002 	stcvc	0, cr0, [r0], {2}
    11c8:	11000002 	tstne	r0, r2
    11cc:	00000a54 	andeq	r0, r0, r4, asr sl
    11d0:	005e5701 	subseq	r5, lr, r1, lsl #14
    11d4:	02f00000 	rscseq	r0, r0, #0	; 0x0
    11d8:	10000000 	andne	r0, r0, r0
    11dc:	00098601 	andeq	r8, r9, r1, lsl #12
    11e0:	014f0100 	cmpeq	pc, r0, lsl #2
    11e4:	0800366c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sl, ip, sp}
    11e8:	08003684 	stmdaeq	r0, {r2, r7, r9, sl, ip, sp}
    11ec:	0000030e 	andeq	r0, r0, lr, lsl #6
    11f0:	000002bf 	strheq	r0, [r0], -pc
    11f4:	000a5d11 	andeq	r5, sl, r1, lsl sp
    11f8:	bf4e0100 	svclt	0x004e0100
    11fc:	2d000002 	stccs	0, cr0, [r0, #-8]
    1200:	12000003 	andne	r0, r0, #3	; 0x3
    1204:	006e656c 	rsbeq	r6, lr, ip, ror #10
    1208:	005e4e01 	subseq	r4, lr, r1, lsl #28
    120c:	034b0000 	movteq	r0, #45056	; 0xb000
    1210:	69130000 	ldmdbvs	r3, {}
    1214:	c5500100 	ldrbgt	r0, [r0, #-256]
    1218:	01000002 	tsteq	r0, r2
    121c:	04140054 	ldreq	r0, [r4], #-84
    1220:	0000005e 	andeq	r0, r0, lr, asr r0
    1224:	69050415 	stmdbvs	r5, {r0, r2, r4, sl}
    1228:	1000746e 	andne	r7, r0, lr, ror #8
    122c:	0009c101 	andeq	ip, r9, r1, lsl #2
    1230:	014a0100 	cmpeq	sl, r0, lsl #2
    1234:	08003684 	stmdaeq	r0, {r2, r7, r9, sl, ip, sp}
    1238:	0800369e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r9, sl, ip, sp}
    123c:	00000369 	andeq	r0, r0, r9, ror #6
    1240:	000002f5 	strdeq	r0, [r0], -r5
    1244:	000a5d11 	andeq	r5, sl, r1, lsl sp
    1248:	bf490100 	svclt	0x00490100
    124c:	94000002 	strls	r0, [r0], #-2
    1250:	00000003 	andeq	r0, r0, r3
    1254:	0a220110 	beq	88169c <__Stack_Size+0x88129c>
    1258:	1a010000 	bne	41260 <__Stack_Size+0x40e60>
    125c:	0036a001 	eorseq	sl, r6, r1
    1260:	00372c08 	eorseq	r2, r7, r8, lsl #24
    1264:	0003b208 	andeq	fp, r3, r8, lsl #4
    1268:	00033b00 	andeq	r3, r3, r0, lsl #22
    126c:	0a3f1100 	beq	fc5674 <__Stack_Size+0xfc5274>
    1270:	19010000 	stmdbne	r1, {}
    1274:	0000005e 	andeq	r0, r0, lr, asr r0
    1278:	000003dd 	ldrdeq	r0, [r0], -sp
    127c:	000a3611 	andeq	r3, sl, r1, lsl r6
    1280:	3a190100 	bcc	641688 <__Stack_Size+0x641288>
    1284:	fb000000 	blx	128e <__Stack_Size+0xe8e>
    1288:	16000003 	strne	r0, [r0], -r3
    128c:	000009d7 	ldrdeq	r0, [r0], -r7
    1290:	01e21c01 	mvneq	r1, r1, lsl #24
    1294:	91020000 	tstls	r2, r0
    1298:	22170060 	andscs	r0, r7, #96	; 0x60
    129c:	01000000 	tsteq	r0, r0
    12a0:	00006f0c 	andeq	r6, r0, ip, lsl #30
    12a4:	03050100 	movweq	r0, #20736	; 0x5100
    12a8:	20000010 	andcs	r0, r0, r0, lsl r0
    12ac:	00098e17 	andeq	r8, r9, r7, lsl lr
    12b0:	6f0c0100 	svcvs	0x000c0100
    12b4:	01000000 	tsteq	r0, r0
    12b8:	00140305 	andseq	r0, r4, r5, lsl #6
    12bc:	68182000 	ldmdavs	r8, {sp}
    12c0:	6f000000 	svcvs	0x00000000
    12c4:	19000003 	stmdbne	r0, {r0, r1}
    12c8:	000000a8 	andeq	r0, r0, r8, lsr #1
    12cc:	b917000e 	ldmdblt	r7, {r1, r2, r3}
    12d0:	0100000a 	tsteq	r0, sl
    12d4:	0003810f 	andeq	r8, r3, pc, lsl #2
    12d8:	03050100 	movweq	r0, #20736	; 0x5100
    12dc:	20000018 	andcs	r0, r0, r8, lsl r0
    12e0:	00035f04 	andeq	r5, r3, r4, lsl #30
    12e4:	09cb1700 	stmibeq	fp, {r8, r9, sl, ip}^
    12e8:	13010000 	movwne	r0, #4096	; 0x1000
    12ec:	00000079 	andeq	r0, r0, r9, ror r0
    12f0:	0c030501 	cfstr32eq	mvfx0, [r3], {1}
    12f4:	17200000 	strne	r0, [r0, -r0]!
    12f8:	00000aa8 	andeq	r0, r0, r8, lsr #21
    12fc:	006f1201 	rsbeq	r1, pc, r1, lsl #4
    1300:	05010000 	streq	r0, [r1]
    1304:	00000803 	andeq	r0, r0, r3, lsl #16
    1308:	041a0020 	ldreq	r0, [sl], #-32
    130c:	00020000 	andeq	r0, r2, r0
    1310:	00000440 	andeq	r0, r0, r0, asr #8
    1314:	00000104 	andeq	r0, r0, r4, lsl #2
    1318:	64010000 	strvs	r0, [r1]
    131c:	9f00000b 	svcls	0x0000000b
    1320:	2c000001 	stccs	0, cr0, [r0], {1}
    1324:	14080037 	strne	r0, [r8], #-55
    1328:	09080039 	stmdbeq	r8, {r0, r3, r4, r5}
    132c:	02000005 	andeq	r0, r0, #5	; 0x5
    1330:	2f9a0504 	svccs	0x009a0504
    1334:	02020000 	andeq	r0, r2, #0	; 0x0
    1338:	00003505 	andeq	r3, r0, r5, lsl #10
    133c:	06010200 	streq	r0, [r1], -r0, lsl #4
    1340:	000000a0 	andeq	r0, r0, r0, lsr #1
    1344:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    1348:	45270200 	strmi	r0, [r7, #-512]!
    134c:	02000000 	andeq	r0, r0, #0	; 0x0
    1350:	30140704 	andscc	r0, r4, r4, lsl #14
    1354:	75030000 	strvc	r0, [r3]
    1358:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    135c:	00005728 	andeq	r5, r0, r8, lsr #14
    1360:	07020200 	streq	r0, [r2, -r0, lsl #4]
    1364:	0000011f 	andeq	r0, r0, pc, lsl r1
    1368:	00387503 	eorseq	r7, r8, r3, lsl #10
    136c:	00682902 	rsbeq	r2, r8, r2, lsl #18
    1370:	01020000 	tsteq	r2, r0
    1374:	00009e08 	andeq	r9, r0, r8, lsl #28
    1378:	00450400 	subeq	r0, r5, r0, lsl #8
    137c:	57040000 	strpl	r0, [r4, -r0]
    1380:	05000000 	streq	r0, [r0]
    1384:	8e390201 	cdphi	2, 3, cr0, cr9, cr1, {0}
    1388:	06000000 	streq	r0, [r0], -r0
    138c:	0000153a 	andeq	r1, r0, sl, lsr r5
    1390:	45530700 	ldrbmi	r0, [r3, #-1792]
    1394:	00010054 	andeq	r0, r1, r4, asr r0
    1398:	3b020105 	blcc	817b4 <__Stack_Size+0x813b4>
    139c:	000000a3 	andeq	r0, r0, r3, lsr #1
    13a0:	00075706 	andeq	r5, r7, r6, lsl #14
    13a4:	77060000 	strvc	r0, [r6, -r0]
    13a8:	01000007 	tsteq	r0, r7
    13ac:	07040800 	streq	r0, [r4, -r0, lsl #16]
    13b0:	4f031c09 	svcmi	0x00031c09
    13b4:	00011901 	andeq	r1, r1, r1, lsl #18
    13b8:	52430a00 	subpl	r0, r3, #0	; 0x0
    13bc:	5003004c 	andpl	r0, r3, ip, asr #32
    13c0:	00006f01 	andeq	r6, r0, r1, lsl #30
    13c4:	00230200 	eoreq	r0, r3, r0, lsl #4
    13c8:	4852430a 	ldmdami	r2, {r1, r3, r8, r9, lr}^
    13cc:	01510300 	cmpeq	r1, r0, lsl #6
    13d0:	0000006f 	andeq	r0, r0, pc, rrx
    13d4:	0a042302 	beq	109fe4 <__Stack_Size+0x109be4>
    13d8:	00524449 	subseq	r4, r2, r9, asr #8
    13dc:	6f015203 	svcvs	0x00015203
    13e0:	02000000 	andeq	r0, r0, #0	; 0x0
    13e4:	4f0a0823 	svcmi	0x000a0823
    13e8:	03005244 	movweq	r5, #580	; 0x244
    13ec:	006f0153 	rsbeq	r0, pc, r3, asr r1
    13f0:	23020000 	movwcs	r0, #8192	; 0x2000
    13f4:	07ae0b0c 	streq	r0, [lr, ip, lsl #22]!
    13f8:	54030000 	strpl	r0, [r3]
    13fc:	00006f01 	andeq	r6, r0, r1, lsl #30
    1400:	10230200 	eorne	r0, r3, r0, lsl #4
    1404:	5252420a 	subspl	r4, r2, #-1610612736	; 0xa0000000
    1408:	01550300 	cmpeq	r5, r0, lsl #6
    140c:	0000006f 	andeq	r0, r0, pc, rrx
    1410:	0b142302 	bleq	50a020 <__Stack_Size+0x509c20>
    1414:	00000971 	andeq	r0, r0, r1, ror r9
    1418:	6f015603 	svcvs	0x00015603
    141c:	02000000 	andeq	r0, r0, #0	; 0x0
    1420:	09001823 	stmdbeq	r0, {r0, r1, r5, fp, ip}
    1424:	0239031c 	eorseq	r0, r9, #1879048192	; 0x70000000
    1428:	000001f3 	strdeq	r0, [r0], -r3
    142c:	0052530a 	subseq	r5, r2, sl, lsl #6
    1430:	74023a03 	strvc	r3, [r2], #-2563
    1434:	02000000 	andeq	r0, r0, #0	; 0x0
    1438:	420b0023 	andmi	r0, fp, #35	; 0x23
    143c:	03000001 	movweq	r0, #1	; 0x1
    1440:	004c023b 	subeq	r0, ip, fp, lsr r2
    1444:	23020000 	movwcs	r0, #8192	; 0x2000
    1448:	52440a02 	subpl	r0, r4, #8192	; 0x2000
    144c:	023c0300 	eorseq	r0, ip, #0	; 0x0
    1450:	00000074 	andeq	r0, r0, r4, ror r0
    1454:	0b042302 	bleq	10a064 <__Stack_Size+0x109c64>
    1458:	0000014c 	andeq	r0, r0, ip, asr #2
    145c:	4c023d03 	stcmi	13, cr3, [r2], {3}
    1460:	02000000 	andeq	r0, r0, #0	; 0x0
    1464:	420a0623 	andmi	r0, sl, #36700160	; 0x2300000
    1468:	03005252 	movweq	r5, #594	; 0x252
    146c:	0074023e 	rsbseq	r0, r4, lr, lsr r2
    1470:	23020000 	movwcs	r0, #8192	; 0x2000
    1474:	003f0b08 	eorseq	r0, pc, r8, lsl #22
    1478:	3f030000 	svccc	0x00030000
    147c:	00004c02 	andeq	r4, r0, r2, lsl #24
    1480:	0a230200 	beq	8c1c88 <__Stack_Size+0x8c1888>
    1484:	3152430a 	cmpcc	r2, sl, lsl #6
    1488:	02400300 	subeq	r0, r0, #0	; 0x0
    148c:	00000074 	andeq	r0, r0, r4, ror r0
    1490:	0b0c2302 	bleq	30a0a0 <__Stack_Size+0x309ca0>
    1494:	00000156 	andeq	r0, r0, r6, asr r1
    1498:	4c024103 	stfmis	f4, [r2], {3}
    149c:	02000000 	andeq	r0, r0, #0	; 0x0
    14a0:	430a0e23 	movwmi	r0, #44579	; 0xae23
    14a4:	03003252 	movweq	r3, #594	; 0x252
    14a8:	00740242 	rsbseq	r0, r4, r2, asr #4
    14ac:	23020000 	movwcs	r0, #8192	; 0x2000
    14b0:	00490b10 	subeq	r0, r9, r0, lsl fp
    14b4:	43030000 	movwmi	r0, #12288	; 0x3000
    14b8:	00004c02 	andeq	r4, r0, r2, lsl #24
    14bc:	12230200 	eorne	r0, r3, #0	; 0x0
    14c0:	3352430a 	cmpcc	r2, #671088640	; 0x28000000
    14c4:	02440300 	subeq	r0, r4, #0	; 0x0
    14c8:	00000074 	andeq	r0, r0, r4, ror r0
    14cc:	0b142302 	bleq	50a0dc <__Stack_Size+0x509cdc>
    14d0:	0000016d 	andeq	r0, r0, sp, ror #2
    14d4:	4c024503 	cfstr32mi	mvfx4, [r2], {3}
    14d8:	02000000 	andeq	r0, r0, #0	; 0x0
    14dc:	eb0b1623 	bl	2c6d70 <__Stack_Size+0x2c6970>
    14e0:	03000009 	movweq	r0, #9	; 0x9
    14e4:	00740246 	rsbseq	r0, r4, r6, asr #4
    14e8:	23020000 	movwcs	r0, #8192	; 0x2000
    14ec:	01770b18 	cmneq	r7, r8, lsl fp
    14f0:	47030000 	strmi	r0, [r3, -r0]
    14f4:	00004c02 	andeq	r4, r0, r2, lsl #24
    14f8:	1a230200 	bne	8c1d00 <__Stack_Size+0x8c1900>
    14fc:	04100c00 	ldreq	r0, [r0], #-3072
    1500:	0002501b 	andeq	r5, r2, fp, lsl r0
    1504:	0a630d00 	beq	18c490c <__Stack_Size+0x18c450c>
    1508:	1c040000 	stcne	0, cr0, [r4], {0}
    150c:	0000003a 	andeq	r0, r0, sl, lsr r0
    1510:	0d002302 	stceq	3, cr2, [r0, #-8]
    1514:	00000a0a 	andeq	r0, r0, sl, lsl #20
    1518:	004c1d04 	subeq	r1, ip, r4, lsl #26
    151c:	23020000 	movwcs	r0, #8192	; 0x2000
    1520:	0a720d04 	beq	1c84938 <__Stack_Size+0x1c84538>
    1524:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    1528:	0000004c 	andeq	r0, r0, ip, asr #32
    152c:	0d062302 	stceq	3, cr2, [r6, #-8]
    1530:	000009a2 	andeq	r0, r0, r2, lsr #19
    1534:	004c1f04 	subeq	r1, ip, r4, lsl #30
    1538:	23020000 	movwcs	r0, #8192	; 0x2000
    153c:	0a9d0d08 	beq	fe744964 <SCS_BASE+0x1e736964>
    1540:	20040000 	andcs	r0, r4, r0
    1544:	0000004c 	andeq	r0, r0, ip, asr #32
    1548:	0d0a2302 	stceq	3, cr2, [sl, #-8]
    154c:	000009f0 	strdeq	r0, [r0], -r0
    1550:	004c2104 	subeq	r2, ip, r4, lsl #2
    1554:	23020000 	movwcs	r0, #8192	; 0x2000
    1558:	af0e000c 	svcge	0x000e000c
    155c:	04000009 	streq	r0, [r0], #-9
    1560:	0001f322 	andeq	pc, r1, r2, lsr #6
    1564:	3c010f00 	stccc	15, cr0, [r1], {0}
    1568:	0100000b 	tsteq	r0, fp
    156c:	372c01b8 	undefined
    1570:	378c0800 	strcc	r0, [ip, r0, lsl #16]
    1574:	04190800 	ldreq	r0, [r9], #-2048
    1578:	02920000 	addseq	r0, r2, #0	; 0x0
    157c:	36100000 	ldrcc	r0, [r0], -r0
    1580:	0100000a 	tsteq	r0, sl
    1584:	00003ab7 	strheq	r3, [r0], -r7
    1588:	00044400 	andeq	r4, r4, r0, lsl #8
    158c:	09d71100 	ldmibeq	r7, {r8, ip}^
    1590:	ba010000 	blt	41598 <__Stack_Size+0x41198>
    1594:	00000250 	andeq	r0, r0, r0, asr r2
    1598:	00609102 	rsbeq	r9, r0, r2, lsl #2
    159c:	0b0e010f 	bleq	3819e0 <__Stack_Size+0x3815e0>
    15a0:	28010000 	stmdacs	r1, {}
    15a4:	00378c01 	eorseq	r8, r7, r1, lsl #24
    15a8:	00379808 	eorseq	r9, r7, r8, lsl #16
    15ac:	00046208 	andeq	r6, r4, r8, lsl #4
    15b0:	0002bb00 	andeq	fp, r2, r0, lsl #22
    15b4:	0b171000 	bleq	5c55bc <__Stack_Size+0x5c51bc>
    15b8:	27010000 	strcs	r0, [r1, -r0]
    15bc:	0000003a 	andeq	r0, r0, sl, lsr r0
    15c0:	0000048d 	andeq	r0, r0, sp, lsl #9
    15c4:	cd011200 	sfmgt	f1, 4, [r1]
    15c8:	0100000a 	tsteq	r0, sl
    15cc:	379801ac 	ldrcc	r0, [r8, ip, lsr #3]
    15d0:	37d00800 	ldrbcc	r0, [r0, r0, lsl #16]
    15d4:	04a00800 	strteq	r0, [r0], #2048
    15d8:	010f0000 	mrseq	r0, CPSR
    15dc:	00000afe 	strdeq	r0, [r0], -lr
    15e0:	d0016401 	andle	r6, r1, r1, lsl #8
    15e4:	14080037 	strne	r0, [r8], #-55
    15e8:	cb080038 	blgt	2016d0 <__Stack_Size+0x2012d0>
    15ec:	f9000004 	undefined instruction 0xf9000004
    15f0:	10000002 	andne	r0, r0, r2
    15f4:	00003429 	andeq	r3, r0, r9, lsr #8
    15f8:	005e6301 	subseq	r6, lr, r1, lsl #6
    15fc:	04ea0000 	strbteq	r0, [sl]
    1600:	0f000000 	svceq	0x00000000
    1604:	000ade01 	andeq	sp, sl, r1, lsl #28
    1608:	017a0100 	cmneq	sl, r0, lsl #2
    160c:	08003814 	stmdaeq	r0, {r2, r4, fp, ip, sp}
    1610:	08003888 	stmdaeq	r0, {r3, r7, fp, ip, sp}
    1614:	00000508 	andeq	r0, r0, r8, lsl #10
    1618:	0000034d 	andeq	r0, r0, sp, asr #6
    161c:	000b5e10 	andeq	r5, fp, r0, lsl lr
    1620:	5e790100 	rpwple	f0, f1, f0
    1624:	33000000 	movwcc	r0, #0	; 0x0
    1628:	13000005 	movwne	r0, #5	; 0x5
    162c:	00646461 	rsbeq	r6, r4, r1, ror #8
    1630:	005e7901 	subseq	r7, lr, r1, lsl #18
    1634:	05460000 	strbeq	r0, [r6]
    1638:	69140000 	ldmdbvs	r4, {}
    163c:	5e7c0100 	rpwple	f0, f4, f0
    1640:	59000000 	stmdbpl	r0, {}
    1644:	15000005 	strne	r0, [r0, #-5]
    1648:	00000b05 	andeq	r0, r0, r5, lsl #22
    164c:	005e7c01 	subseq	r7, lr, r1, lsl #24
    1650:	056c0000 	strbeq	r0, [ip]!
    1654:	0f000000 	svceq	0x00000000
    1658:	000b2e01 	andeq	r2, fp, r1, lsl #28
    165c:	01300100 	teqeq	r0, r0, lsl #2
    1660:	08003888 	stmdaeq	r0, {r3, r7, fp, ip, sp}
    1664:	08003914 	stmdaeq	r0, {r2, r4, r8, fp, ip, sp}
    1668:	0000057f 	andeq	r0, r0, pc, ror r5
    166c:	000003b0 	strheq	r0, [r0], -r0
    1670:	000b5e10 	andeq	r5, fp, r0, lsl lr
    1674:	5e2f0100 	sufple	f0, f7, f0
    1678:	aa000000 	bge	1680 <__Stack_Size+0x1280>
    167c:	13000005 	movwne	r0, #5	; 0x5
    1680:	00646461 	rsbeq	r6, r4, r1, ror #8
    1684:	005e2f01 	subseq	r2, lr, r1, lsl #30
    1688:	05c80000 	strbeq	r0, [r8]
    168c:	29100000 	ldmdbcs	r0, {}
    1690:	01000034 	tsteq	r0, r4, lsr r0
    1694:	00004c2f 	andeq	r4, r0, pc, lsr #24
    1698:	0005db00 	andeq	sp, r5, r0, lsl #22
    169c:	00691400 	rsbeq	r1, r9, r0, lsl #8
    16a0:	004c3101 	subeq	r3, ip, r1, lsl #2
    16a4:	05ee0000 	strbeq	r0, [lr]!
    16a8:	05150000 	ldreq	r0, [r5]
    16ac:	0100000b 	tsteq	r0, fp
    16b0:	00004c31 	andeq	r4, r0, r1, lsr ip
    16b4:	00061700 	andeq	r1, r6, r0, lsl #14
    16b8:	68160000 	ldmdavs	r6, {}
    16bc:	c0000000 	andgt	r0, r0, r0
    16c0:	17000003 	strne	r0, [r0, -r3]
    16c4:	000000a3 	andeq	r0, r0, r3, lsr #1
    16c8:	7e18000e 	wxorvc	wr0, wr8, wr14
    16cc:	01000000 	tsteq	r0, r0
    16d0:	0003d21b 	andeq	sp, r3, fp, lsl r2
    16d4:	03050100 	movweq	r0, #20736	; 0x5100
    16d8:	20000030 	andcs	r0, r0, r0, lsr r0
    16dc:	0003b004 	andeq	fp, r3, r4
    16e0:	005e1600 	subseq	r1, lr, r0, lsl #12
    16e4:	03e70000 	mvneq	r0, #0	; 0x0
    16e8:	a3170000 	tstge	r7, #0	; 0x0
    16ec:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    16f0:	0b4f1800 	bleq	13c76f8 <__Stack_Size+0x13c72f8>
    16f4:	1c010000 	stcne	0, cr0, [r1], {0}
    16f8:	000003d7 	ldrdeq	r0, [r0], -r7
    16fc:	3f030501 	svccc	0x00030501
    1700:	18200000 	stmdane	r0!, {}
    1704:	00000b1c 	andeq	r0, r0, ip, lsl fp
    1708:	006f1f01 	rsbeq	r1, pc, r1, lsl #30
    170c:	05010000 	streq	r0, [r1]
    1710:	00002803 	andeq	r2, r0, r3, lsl #16
    1714:	0aec1820 	beq	ffb0779c <SCS_BASE+0x1faf979c>
    1718:	20010000 	andcs	r0, r1, r0
    171c:	0000003a 	andeq	r0, r0, sl, lsr r0
    1720:	2c030501 	cfstr32cs	mvfx0, [r3], {1}
    1724:	00200000 	eoreq	r0, r0, r0
    1728:	00000165 	andeq	r0, r0, r5, ror #2
    172c:	05890002 	streq	r0, [r9, #2]
    1730:	01040000 	tsteq	r4, r0
    1734:	00000000 	andeq	r0, r0, r0
    1738:	000bcd01 	andeq	ip, fp, r1, lsl #26
    173c:	00019f00 	andeq	r9, r1, r0, lsl #30
    1740:	00391400 	eorseq	r1, r9, r0, lsl #8
    1744:	003a0008 	eorseq	r0, sl, r8
    1748:	00060808 	andeq	r0, r6, r8, lsl #16
    174c:	05040200 	streq	r0, [r4, #-512]
    1750:	00002f9a 	muleq	r0, sl, pc
    1754:	35050202 	strcc	r0, [r5, #-514]
    1758:	02000000 	andeq	r0, r0, #0	; 0x0
    175c:	00a00601 	adceq	r0, r0, r1, lsl #12
    1760:	04020000 	streq	r0, [r2]
    1764:	00301407 	eorseq	r1, r0, r7, lsl #8
    1768:	31750300 	cmncc	r5, r0, lsl #6
    176c:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    1770:	0000004c 	andeq	r0, r0, ip, asr #32
    1774:	1f070202 	svcne	0x00070202
    1778:	02000001 	andeq	r0, r0, #1	; 0x1
    177c:	009e0801 	addseq	r0, lr, r1, lsl #16
    1780:	04040000 	streq	r0, [r4]
    1784:	72010507 	andvc	r0, r1, #29360128	; 0x1c00000
    1788:	0100000b 	tsteq	r0, fp
    178c:	0039145a 	eorseq	r1, r9, sl, asr r4
    1790:	00391608 	eorseq	r1, r9, r8, lsl #12
    1794:	065d0108 	ldrbeq	r0, [sp], -r8, lsl #2
    1798:	000b9b01 	andeq	r9, fp, r1, lsl #22
    179c:	014c0100 	cmpeq	ip, r0, lsl #2
    17a0:	08003918 	stmdaeq	r0, {r3, r4, r8, fp, ip, sp}
    17a4:	08003948 	stmdaeq	r0, {r3, r6, r8, fp, ip, sp}
    17a8:	0000062a 	andeq	r0, r0, sl, lsr #12
    17ac:	00000098 	muleq	r0, r8, r0
    17b0:	000bb707 	andeq	fp, fp, r7, lsl #14
    17b4:	414b0100 	cmpmi	fp, r0, lsl #2
    17b8:	49000000 	stmdbmi	r0, {}
    17bc:	00000006 	andeq	r0, r0, r6
    17c0:	0b910106 	bleq	fe441be0 <SCS_BASE+0x1e433be0>
    17c4:	3e010000 	cdpcc	0, 0, cr0, cr1, cr0, {0}
    17c8:	00394801 	eorseq	r4, r9, r1, lsl #16
    17cc:	00398008 	eorseq	r8, r9, r8
    17d0:	00065c08 	andeq	r5, r6, r8, lsl #24
    17d4:	0000c100 	andeq	ip, r0, r0, lsl #2
    17d8:	0bb70700 	bleq	fedc33e0 <SCS_BASE+0x1edb53e0>
    17dc:	3d010000 	stccc	0, cr0, [r1]
    17e0:	00000041 	andeq	r0, r0, r1, asr #32
    17e4:	00000687 	andeq	r0, r0, r7, lsl #13
    17e8:	83010600 	movwhi	r0, #5632	; 0x1600
    17ec:	0100000b 	tsteq	r0, fp
    17f0:	3980012f 	stmibcc	r0, {r0, r1, r2, r3, r5, r8}
    17f4:	39b40800 	ldmibcc	r4!, {fp}
    17f8:	06a50800 	strteq	r0, [r5], r0, lsl #16
    17fc:	00f50000 	rscseq	r0, r5, r0
    1800:	b7070000 	strlt	r0, [r7, -r0]
    1804:	0100000b 	tsteq	r0, fp
    1808:	0000412e 	andeq	r4, r0, lr, lsr #2
    180c:	0006c400 	andeq	ip, r6, r0, lsl #8
    1810:	0b7e0800 	bleq	1f83818 <__Stack_Size+0x1f83418>
    1814:	30010000 	andcc	r0, r1, r0
    1818:	00000041 	andeq	r0, r0, r1, asr #32
    181c:	a6010600 	strge	r0, [r1], -r0, lsl #12
    1820:	0100000b 	tsteq	r0, fp
    1824:	39b40120 	ldmibcc	r4!, {r5, r8}
    1828:	39e40800 	stmibcc	r4!, {fp}^
    182c:	06ed0800 	strbteq	r0, [sp], r0, lsl #16
    1830:	012d0000 	teqeq	sp, r0
    1834:	b7070000 	strlt	r0, [r7, -r0]
    1838:	0100000b 	tsteq	r0, fp
    183c:	0000411f 	andeq	r4, r0, pc, lsl r1
    1840:	00070c00 	andeq	r0, r7, r0, lsl #24
    1844:	0b7e0900 	bleq	1f83c4c <__Stack_Size+0x1f8384c>
    1848:	21010000 	tstcs	r1, r0
    184c:	00000041 	andeq	r0, r0, r1, asr #32
    1850:	0000072a 	andeq	r0, r0, sl, lsr #14
    1854:	bd010600 	stclt	6, cr0, [r1]
    1858:	0100000b 	tsteq	r0, fp
    185c:	39e40115 	stmibcc	r4!, {r0, r2, r4, r8}^
    1860:	3a000800 	bcc	3868 <__Stack_Size+0x3468>
    1864:	073d0800 	ldreq	r0, [sp, -r0, lsl #16]!
    1868:	01560000 	cmpeq	r6, r0
    186c:	700a0000 	andvc	r0, sl, r0
    1870:	0100736f 	tsteq	r0, pc, ror #6
    1874:	00004114 	andeq	r4, r0, r4, lsl r1
    1878:	00076800 	andeq	r6, r7, r0, lsl #16
    187c:	b30b0000 	movwlt	r0, #45056	; 0xb000
    1880:	0100000b 	tsteq	r0, fp
    1884:	00004111 	andeq	r4, r0, r1, lsl r1
    1888:	03050100 	movweq	r0, #20736	; 0x5100
    188c:	20000050 	andcs	r0, r0, r0, asr r0
    1890:	0002ed00 	andeq	lr, r2, r0, lsl #26
    1894:	33000200 	movwcc	r0, #512	; 0x200
    1898:	04000006 	streq	r0, [r0], #-6
    189c:	00000001 	andeq	r0, r0, r1
    18a0:	0be40100 	bleq	ff901ca8 <SCS_BASE+0x1f8f3ca8>
    18a4:	019f0000 	orrseq	r0, pc, r0
    18a8:	3a000000 	bcc	18b0 <__Stack_Size+0x14b0>
    18ac:	3cd40800 	ldclcc	8, cr0, [r4], {0}
    18b0:	06b60800 	ldrteq	r0, [r6], r0, lsl #16
    18b4:	04020000 	streq	r0, [r2]
    18b8:	002f9a05 	eoreq	r9, pc, r5, lsl #20
    18bc:	05020200 	streq	r0, [r2, #-512]
    18c0:	00000035 	andeq	r0, r0, r5, lsr r0
    18c4:	a0060102 	andge	r0, r6, r2, lsl #2
    18c8:	03000000 	movweq	r0, #0	; 0x0
    18cc:	00323375 	eorseq	r3, r2, r5, ror r3
    18d0:	00452702 	subeq	r2, r5, r2, lsl #14
    18d4:	04020000 	streq	r0, [r2]
    18d8:	00301407 	eorseq	r1, r0, r7, lsl #8
    18dc:	31750300 	cmncc	r5, r0, lsl #6
    18e0:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    18e4:	00000057 	andeq	r0, r0, r7, asr r0
    18e8:	1f070202 	svcne	0x00070202
    18ec:	03000001 	movweq	r0, #1	; 0x1
    18f0:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    18f4:	00006829 	andeq	r6, r0, r9, lsr #16
    18f8:	08010200 	stmdaeq	r1, {r9}
    18fc:	0000009e 	muleq	r0, lr, r0
    1900:	00004504 	andeq	r4, r0, r4, lsl #10
    1904:	02010500 	andeq	r0, r1, #0	; 0x0
    1908:	0000893b 	andeq	r8, r0, fp, lsr r9
    190c:	07570600 	ldrbeq	r0, [r7, -r0, lsl #12]
    1910:	06000000 	streq	r0, [r0], -r0
    1914:	00000777 	andeq	r0, r0, r7, ror r7
    1918:	de070001 	cdple	0, 0, cr0, cr7, cr1, {0}
    191c:	02000008 	andeq	r0, r0, #8	; 0x8
    1920:	0000743b 	andeq	r7, r0, fp, lsr r4
    1924:	03500800 	cmpeq	r0, #0	; 0x0
    1928:	0001b325 	andeq	fp, r1, r5, lsr #6
    192c:	52530900 	subspl	r0, r3, #0	; 0x0
    1930:	6f260300 	svcvs	0x00260300
    1934:	02000000 	andeq	r0, r0, #0	; 0x0
    1938:	43090023 	movwmi	r0, #36899	; 0x9023
    193c:	03003152 	movweq	r3, #338	; 0x152
    1940:	00006f27 	andeq	r6, r0, r7, lsr #30
    1944:	04230200 	strteq	r0, [r3], #-512
    1948:	32524309 	subscc	r4, r2, #603979776	; 0x24000000
    194c:	6f280300 	svcvs	0x00280300
    1950:	02000000 	andeq	r0, r0, #0	; 0x0
    1954:	ab0a0823 	blge	2839e8 <__Stack_Size+0x2835e8>
    1958:	0300000c 	movweq	r0, #12	; 0xc
    195c:	00006f29 	andeq	r6, r0, r9, lsr #30
    1960:	0c230200 	sfmeq	f0, 4, [r3]
    1964:	000cb10a 	andeq	fp, ip, sl, lsl #2
    1968:	6f2a0300 	svcvs	0x002a0300
    196c:	02000000 	andeq	r0, r0, #0	; 0x0
    1970:	550a1023 	strpl	r1, [sl, #-35]
    1974:	0300000c 	movweq	r0, #12	; 0xc
    1978:	00006f2b 	andeq	r6, r0, fp, lsr #30
    197c:	14230200 	strtne	r0, [r3], #-512
    1980:	000c5b0a 	andeq	r5, ip, sl, lsl #22
    1984:	6f2c0300 	svcvs	0x002c0300
    1988:	02000000 	andeq	r0, r0, #0	; 0x0
    198c:	610a1823 	tstvs	sl, r3, lsr #16
    1990:	0300000c 	movweq	r0, #12	; 0xc
    1994:	00006f2d 	andeq	r6, r0, sp, lsr #30
    1998:	1c230200 	sfmne	f0, 4, [r3]
    199c:	000c670a 	andeq	r6, ip, sl, lsl #14
    19a0:	6f2e0300 	svcvs	0x002e0300
    19a4:	02000000 	andeq	r0, r0, #0	; 0x0
    19a8:	48092023 	stmdami	r9, {r0, r1, r5, sp}
    19ac:	03005254 	movweq	r5, #596	; 0x254
    19b0:	00006f2f 	andeq	r6, r0, pc, lsr #30
    19b4:	24230200 	strtcs	r0, [r3], #-512
    19b8:	52544c09 	subspl	r4, r4, #2304	; 0x900
    19bc:	6f300300 	svcvs	0x00300300
    19c0:	02000000 	andeq	r0, r0, #0	; 0x0
    19c4:	870a2823 	strhi	r2, [sl, -r3, lsr #16]
    19c8:	0300000c 	movweq	r0, #12	; 0xc
    19cc:	00006f31 	andeq	r6, r0, r1, lsr pc
    19d0:	2c230200 	sfmcs	f0, 4, [r3]
    19d4:	000c8c0a 	andeq	r8, ip, sl, lsl #24
    19d8:	6f320300 	svcvs	0x00320300
    19dc:	02000000 	andeq	r0, r0, #0	; 0x0
    19e0:	910a3023 	tstls	sl, r3, lsr #32
    19e4:	0300000c 	movweq	r0, #12	; 0xc
    19e8:	00006f33 	andeq	r6, r0, r3, lsr pc
    19ec:	34230200 	strtcc	r0, [r3], #-512
    19f0:	000c2a0a 	andeq	r2, ip, sl, lsl #20
    19f4:	6f340300 	svcvs	0x00340300
    19f8:	02000000 	andeq	r0, r0, #0	; 0x0
    19fc:	410a3823 	tstmi	sl, r3, lsr #16
    1a00:	0300000c 	movweq	r0, #12	; 0xc
    1a04:	00006f35 	andeq	r6, r0, r5, lsr pc
    1a08:	3c230200 	sfmcc	f0, 4, [r3]
    1a0c:	000c460a 	andeq	r4, ip, sl, lsl #12
    1a10:	6f360300 	svcvs	0x00360300
    1a14:	02000000 	andeq	r0, r0, #0	; 0x0
    1a18:	4b0a4023 	blmi	291aac <__Stack_Size+0x2916ac>
    1a1c:	0300000c 	movweq	r0, #12	; 0xc
    1a20:	00006f37 	andeq	r6, r0, r7, lsr pc
    1a24:	44230200 	strtmi	r0, [r3], #-512
    1a28:	000c500a 	andeq	r5, ip, sl
    1a2c:	6f380300 	svcvs	0x00380300
    1a30:	02000000 	andeq	r0, r0, #0	; 0x0
    1a34:	44094823 	strmi	r4, [r9], #-2083
    1a38:	39030052 	stmdbcc	r3, {r1, r4, r6}
    1a3c:	0000006f 	andeq	r0, r0, pc, rrx
    1a40:	004c2302 	subeq	r2, ip, r2, lsl #6
    1a44:	0c07040b 	cfstrseq	mvf0, [r7], {11}
    1a48:	014f031c 	cmpeq	pc, ip, lsl r3
    1a4c:	00000229 	andeq	r0, r0, r9, lsr #4
    1a50:	4c52430d 	mrrcmi	3, 0, r4, r2, cr13
    1a54:	01500300 	cmpeq	r0, r0, lsl #6
    1a58:	0000006f 	andeq	r0, r0, pc, rrx
    1a5c:	0d002302 	stceq	3, cr2, [r0, #-8]
    1a60:	00485243 	subeq	r5, r8, r3, asr #4
    1a64:	6f015103 	svcvs	0x00015103
    1a68:	02000000 	andeq	r0, r0, #0	; 0x0
    1a6c:	490d0423 	stmdbmi	sp, {r0, r1, r5, sl}
    1a70:	03005244 	movweq	r5, #580	; 0x244
    1a74:	006f0152 	rsbeq	r0, pc, r2, asr r1
    1a78:	23020000 	movwcs	r0, #8192	; 0x2000
    1a7c:	444f0d08 	strbmi	r0, [pc], #3336	; 1a84 <__Stack_Size+0x1684>
    1a80:	53030052 	movwpl	r0, #12370	; 0x3052
    1a84:	00006f01 	andeq	r6, r0, r1, lsl #30
    1a88:	0c230200 	sfmeq	f0, 4, [r3]
    1a8c:	0007ae0e 	andeq	sl, r7, lr, lsl #28
    1a90:	01540300 	cmpeq	r4, r0, lsl #6
    1a94:	0000006f 	andeq	r0, r0, pc, rrx
    1a98:	0d102302 	ldceq	3, cr2, [r0, #-8]
    1a9c:	00525242 	subseq	r5, r2, r2, asr #4
    1aa0:	6f015503 	svcvs	0x00015503
    1aa4:	02000000 	andeq	r0, r0, #0	; 0x0
    1aa8:	710e1423 	tstvc	lr, r3, lsr #8
    1aac:	03000009 	movweq	r0, #9	; 0x9
    1ab0:	006f0156 	rsbeq	r0, pc, r6, asr r1
    1ab4:	23020000 	movwcs	r0, #8192	; 0x2000
    1ab8:	14080018 	strne	r0, [r8], #-24
    1abc:	02861b04 	addeq	r1, r6, #4096	; 0x1000
    1ac0:	210a0000 	tstcs	sl, r0
    1ac4:	0400000c 	streq	r0, [r0], #-12
    1ac8:	00003a1c 	andeq	r3, r0, ip, lsl sl
    1acc:	00230200 	eoreq	r0, r3, r0, lsl #4
    1ad0:	000c100a 	andeq	r1, ip, sl
    1ad4:	891d0400 	ldmdbhi	sp, {sl}
    1ad8:	02000000 	andeq	r0, r0, #0	; 0x0
    1adc:	f20a0423 	vshl.s8	d0, d19, d10
    1ae0:	0400000b 	streq	r0, [r0], #-11
    1ae4:	0000891e 	andeq	r8, r0, lr, lsl r9
    1ae8:	05230200 	streq	r0, [r3, #-512]!
    1aec:	000c960a 	andeq	r9, ip, sl, lsl #12
    1af0:	3a1f0400 	bcc	7c2af8 <__Stack_Size+0x7c26f8>
    1af4:	02000000 	andeq	r0, r0, #0	; 0x0
    1af8:	d10a0823 	tstle	sl, r3, lsr #16
    1afc:	0400000c 	streq	r0, [r0], #-12
    1b00:	00003a20 	andeq	r3, r0, r0, lsr #20
    1b04:	0c230200 	sfmeq	f0, 4, [r3]
    1b08:	000cb70a 	andeq	fp, ip, sl, lsl #14
    1b0c:	5e210400 	cdppl	4, 2, cr0, cr1, cr0, {0}
    1b10:	02000000 	andeq	r0, r0, #0	; 0x0
    1b14:	07001023 	streq	r1, [r0, -r3, lsr #32]
    1b18:	00000c77 	andeq	r0, r0, r7, ror ip
    1b1c:	02292204 	eoreq	r2, r9, #1073741824	; 0x40000000
    1b20:	010f0000 	mrseq	r0, CPSR
    1b24:	00000cc8 	andeq	r0, r0, r8, asr #25
    1b28:	3a00c101 	bcc	31f34 <__Stack_Size+0x31b34>
    1b2c:	3a800800 	bcc	fe003b34 <SCS_BASE+0x1dff5b34>
    1b30:	077b0800 	ldrbeq	r0, [fp, -r0, lsl #16]!
    1b34:	02b80000 	adcseq	r0, r8, #0	; 0x0
    1b38:	2f100000 	svccs	0x00100000
    1b3c:	0100000c 	tsteq	r0, ip
    1b40:	000286c2 	andeq	r8, r2, r2, asr #13
    1b44:	64910200 	ldrvs	r0, [r1], #512
    1b48:	6d011100 	stfvss	f1, [r1]
    1b4c:	0100000c 	tsteq	r0, ip
    1b50:	004c010e 	subeq	r0, ip, lr, lsl #2
    1b54:	3a800000 	bcc	fe001b5c <SCS_BASE+0x1dff3b5c>
    1b58:	3cd40800 	ldclcc	8, cr0, [r4], {0}
    1b5c:	07a60800 	streq	r0, [r6, r0, lsl #16]!
    1b60:	09120000 	ldmdbeq	r2, {}
    1b64:	0100000c 	tsteq	r0, ip
    1b68:	00005e0d 	andeq	r5, r0, sp, lsl #28
    1b6c:	0007c500 	andeq	ip, r7, r0, lsl #10
    1b70:	013b1300 	teqeq	fp, r0, lsl #6
    1b74:	0f010000 	svceq	0x00010000
    1b78:	0000004c 	andeq	r0, r0, ip, asr #32
    1b7c:	0000081a 	andeq	r0, r0, sl, lsl r8
    1b80:	0b1b0000 	bleq	6c1b88 <__Stack_Size+0x6c1788>
    1b84:	00020000 	andeq	r0, r2, r0
    1b88:	00000741 	andeq	r0, r0, r1, asr #14
    1b8c:	00000104 	andeq	r0, r0, r4, lsl #2
    1b90:	57010000 	strpl	r0, [r1, -r0]
    1b94:	9f00000d 	svcls	0x0000000d
    1b98:	d4000001 	strle	r0, [r0], #-1
    1b9c:	6808003c 	stmdavs	r8, {r2, r3, r4, r5}
    1ba0:	b6080040 	strlt	r0, [r8], -r0, asr #32
    1ba4:	02000007 	andeq	r0, r0, #7	; 0x7
    1ba8:	2f9a0504 	svccs	0x009a0504
    1bac:	02020000 	andeq	r0, r2, #0	; 0x0
    1bb0:	00003505 	andeq	r3, r0, r5, lsl #10
    1bb4:	06010200 	streq	r0, [r1], -r0, lsl #4
    1bb8:	000000a0 	andeq	r0, r0, r0, lsr #1
    1bbc:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    1bc0:	45270200 	strmi	r0, [r7, #-512]!
    1bc4:	02000000 	andeq	r0, r0, #0	; 0x0
    1bc8:	30140704 	andscc	r0, r4, r4, lsl #14
    1bcc:	75030000 	strvc	r0, [r3]
    1bd0:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    1bd4:	00005728 	andeq	r5, r0, r8, lsr #14
    1bd8:	07020200 	streq	r0, [r2, -r0, lsl #4]
    1bdc:	0000011f 	andeq	r0, r0, pc, lsl r1
    1be0:	00387503 	eorseq	r7, r8, r3, lsl #10
    1be4:	00682902 	rsbeq	r2, r8, r2, lsl #18
    1be8:	01020000 	tsteq	r2, r0
    1bec:	00009e08 	andeq	r9, r0, r8, lsl #28
    1bf0:	00450400 	subeq	r0, r5, r0, lsl #8
    1bf4:	01050000 	tsteq	r5, r0
    1bf8:	00893902 	addeq	r3, r9, r2, lsl #18
    1bfc:	3a060000 	bcc	181c04 <__Stack_Size+0x181804>
    1c00:	00000015 	andeq	r0, r0, r5, lsl r0
    1c04:	54455307 	strbpl	r5, [r5], #-775
    1c08:	08000100 	stmdaeq	r0, {r8}
    1c0c:	00001e7f 	andeq	r1, r0, pc, ror lr
    1c10:	00743902 	rsbseq	r3, r4, r2, lsl #18
    1c14:	79080000 	stmdbvc	r8, {}
    1c18:	0200001c 	andeq	r0, r0, #28	; 0x1c
    1c1c:	00007439 	andeq	r7, r0, r9, lsr r4
    1c20:	02010500 	andeq	r0, r1, #0	; 0x0
    1c24:	0000b43b 	andeq	fp, r0, fp, lsr r4
    1c28:	07570600 	ldrbeq	r0, [r7, -r0, lsl #12]
    1c2c:	06000000 	streq	r0, [r0], -r0
    1c30:	00000777 	andeq	r0, r0, r7, ror r7
    1c34:	de080001 	cdple	0, 0, cr0, cr8, cr1, {0}
    1c38:	02000008 	andeq	r0, r0, #8	; 0x8
    1c3c:	00009f3b 	andeq	r9, r0, fp, lsr pc
    1c40:	03500900 	cmpeq	r0, #0	; 0x0
    1c44:	0001de25 	andeq	sp, r1, r5, lsr #28
    1c48:	52530a00 	subspl	r0, r3, #0	; 0x0
    1c4c:	6f260300 	svcvs	0x00260300
    1c50:	02000000 	andeq	r0, r0, #0	; 0x0
    1c54:	430a0023 	movwmi	r0, #40995	; 0xa023
    1c58:	03003152 	movweq	r3, #338	; 0x152
    1c5c:	00006f27 	andeq	r6, r0, r7, lsr #30
    1c60:	04230200 	strteq	r0, [r3], #-512
    1c64:	3252430a 	subscc	r4, r2, #671088640	; 0x28000000
    1c68:	6f280300 	svcvs	0x00280300
    1c6c:	02000000 	andeq	r0, r0, #0	; 0x0
    1c70:	ab0b0823 	blge	2c3d04 <__Stack_Size+0x2c3904>
    1c74:	0300000c 	movweq	r0, #12	; 0xc
    1c78:	00006f29 	andeq	r6, r0, r9, lsr #30
    1c7c:	0c230200 	sfmeq	f0, 4, [r3]
    1c80:	000cb10b 	andeq	fp, ip, fp, lsl #2
    1c84:	6f2a0300 	svcvs	0x002a0300
    1c88:	02000000 	andeq	r0, r0, #0	; 0x0
    1c8c:	550b1023 	strpl	r1, [fp, #-35]
    1c90:	0300000c 	movweq	r0, #12	; 0xc
    1c94:	00006f2b 	andeq	r6, r0, fp, lsr #30
    1c98:	14230200 	strtne	r0, [r3], #-512
    1c9c:	000c5b0b 	andeq	r5, ip, fp, lsl #22
    1ca0:	6f2c0300 	svcvs	0x002c0300
    1ca4:	02000000 	andeq	r0, r0, #0	; 0x0
    1ca8:	610b1823 	tstvs	fp, r3, lsr #16
    1cac:	0300000c 	movweq	r0, #12	; 0xc
    1cb0:	00006f2d 	andeq	r6, r0, sp, lsr #30
    1cb4:	1c230200 	sfmne	f0, 4, [r3]
    1cb8:	000c670b 	andeq	r6, ip, fp, lsl #14
    1cbc:	6f2e0300 	svcvs	0x002e0300
    1cc0:	02000000 	andeq	r0, r0, #0	; 0x0
    1cc4:	480a2023 	stmdami	sl, {r0, r1, r5, sp}
    1cc8:	03005254 	movweq	r5, #596	; 0x254
    1ccc:	00006f2f 	andeq	r6, r0, pc, lsr #30
    1cd0:	24230200 	strtcs	r0, [r3], #-512
    1cd4:	52544c0a 	subspl	r4, r4, #2560	; 0xa00
    1cd8:	6f300300 	svcvs	0x00300300
    1cdc:	02000000 	andeq	r0, r0, #0	; 0x0
    1ce0:	870b2823 	strhi	r2, [fp, -r3, lsr #16]
    1ce4:	0300000c 	movweq	r0, #12	; 0xc
    1ce8:	00006f31 	andeq	r6, r0, r1, lsr pc
    1cec:	2c230200 	sfmcs	f0, 4, [r3]
    1cf0:	000c8c0b 	andeq	r8, ip, fp, lsl #24
    1cf4:	6f320300 	svcvs	0x00320300
    1cf8:	02000000 	andeq	r0, r0, #0	; 0x0
    1cfc:	910b3023 	tstls	fp, r3, lsr #32
    1d00:	0300000c 	movweq	r0, #12	; 0xc
    1d04:	00006f33 	andeq	r6, r0, r3, lsr pc
    1d08:	34230200 	strtcc	r0, [r3], #-512
    1d0c:	000c2a0b 	andeq	r2, ip, fp, lsl #20
    1d10:	6f340300 	svcvs	0x00340300
    1d14:	02000000 	andeq	r0, r0, #0	; 0x0
    1d18:	410b3823 	tstmi	fp, r3, lsr #16
    1d1c:	0300000c 	movweq	r0, #12	; 0xc
    1d20:	00006f35 	andeq	r6, r0, r5, lsr pc
    1d24:	3c230200 	sfmcc	f0, 4, [r3]
    1d28:	000c460b 	andeq	r4, ip, fp, lsl #12
    1d2c:	6f360300 	svcvs	0x00360300
    1d30:	02000000 	andeq	r0, r0, #0	; 0x0
    1d34:	4b0b4023 	blmi	2d1dc8 <__Stack_Size+0x2d19c8>
    1d38:	0300000c 	movweq	r0, #12	; 0xc
    1d3c:	00006f37 	andeq	r6, r0, r7, lsr pc
    1d40:	44230200 	strtmi	r0, [r3], #-512
    1d44:	000c500b 	andeq	r5, ip, fp
    1d48:	6f380300 	svcvs	0x00380300
    1d4c:	02000000 	andeq	r0, r0, #0	; 0x0
    1d50:	440a4823 	strmi	r4, [sl], #-2083
    1d54:	39030052 	stmdbcc	r3, {r1, r4, r6}
    1d58:	0000006f 	andeq	r0, r0, pc, rrx
    1d5c:	004c2302 	subeq	r2, ip, r2, lsl #6
    1d60:	00110008 	andseq	r0, r1, r8
    1d64:	bf3a0300 	svclt	0x003a0300
    1d68:	0c000000 	stceq	0, cr0, [r0], {0}
    1d6c:	14090704 	strne	r0, [r9], #-1796
    1d70:	02491b04 	subeq	r1, r9, #4096	; 0x1000
    1d74:	210b0000 	tstcs	fp, r0
    1d78:	0400000c 	streq	r0, [r0], #-12
    1d7c:	00003a1c 	andeq	r3, r0, ip, lsl sl
    1d80:	00230200 	eoreq	r0, r3, r0, lsl #4
    1d84:	000c100b 	andeq	r1, ip, fp
    1d88:	b41d0400 	ldrlt	r0, [sp], #-1024
    1d8c:	02000000 	andeq	r0, r0, #0	; 0x0
    1d90:	f20b0423 	vshl.s8	d0, d19, d11
    1d94:	0400000b 	streq	r0, [r0], #-11
    1d98:	0000b41e 	andeq	fp, r0, lr, lsl r4
    1d9c:	05230200 	streq	r0, [r3, #-512]!
    1da0:	000c960b 	andeq	r9, ip, fp, lsl #12
    1da4:	3a1f0400 	bcc	7c2dac <__Stack_Size+0x7c29ac>
    1da8:	02000000 	andeq	r0, r0, #0	; 0x0
    1dac:	d10b0823 	tstle	fp, r3, lsr #16
    1db0:	0400000c 	streq	r0, [r0], #-12
    1db4:	00003a20 	andeq	r3, r0, r0, lsr #20
    1db8:	0c230200 	sfmeq	f0, 4, [r3]
    1dbc:	000cb70b 	andeq	fp, ip, fp, lsl #14
    1dc0:	5e210400 	cdppl	4, 2, cr0, cr1, cr0, {0}
    1dc4:	02000000 	andeq	r0, r0, #0	; 0x0
    1dc8:	08001023 	stmdaeq	r0, {r0, r1, r5, ip}
    1dcc:	00000c77 	andeq	r0, r0, r7, ror ip
    1dd0:	01ec2204 	mvneq	r2, r4, lsl #4
    1dd4:	010d0000 	tsteq	sp, r0
    1dd8:	0000110c 	andeq	r1, r0, ip, lsl #2
    1ddc:	d401af01 	strle	sl, [r1], #-3841
    1de0:	1c08003c 	stcne	0, cr0, [r8], {60}
    1de4:	0108003d 	tsteq	r8, sp, lsr r0
    1de8:	0002a05d 	andeq	sl, r2, sp, asr r0
    1dec:	0cdf0e00 	ldcleq	14, cr0, [pc], {0}
    1df0:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    1df4:	000002a0 	andeq	r0, r0, r0, lsr #5
    1df8:	880e5001 	stmdahi	lr, {r0, ip, lr}
    1dfc:	0100000d 	tsteq	r0, sp
    1e00:	0002a6ae 	andeq	sl, r2, lr, lsr #13
    1e04:	0f510100 	svceq	0x00510100
    1e08:	00000ce4 	andeq	r0, r0, r4, ror #25
    1e0c:	003ab001 	eorseq	fp, sl, r1
    1e10:	086f0000 	stmdaeq	pc!, {}^
    1e14:	b4100000 	ldrlt	r0, [r0]
    1e18:	0100000f 	tsteq	r0, pc
    1e1c:	00005eb1 	strheq	r5, [r0], -r1
    1e20:	04110000 	ldreq	r0, [r1]
    1e24:	000001de 	ldrdeq	r0, [r0], -lr
    1e28:	02490411 	subeq	r0, r9, #285212672	; 0x11000000
    1e2c:	010d0000 	tsteq	sp, r0
    1e30:	0000105e 	andeq	r1, r0, lr, asr r0
    1e34:	1c01ec01 	stcne	12, cr14, [r1], {1}
    1e38:	2e08003d 	mcrcs	0, 0, r0, cr8, cr13, {1}
    1e3c:	0108003d 	tsteq	r8, sp, lsr r0
    1e40:	0002d15d 	andeq	sp, r2, sp, asr r1
    1e44:	0d880e00 	stceq	14, cr0, [r8]
    1e48:	eb010000 	bl	41e50 <__Stack_Size+0x41a50>
    1e4c:	000002a6 	andeq	r0, r0, r6, lsr #5
    1e50:	12005001 	andne	r5, r0, #1	; 0x1
    1e54:	000d8001 	andeq	r8, sp, r1
    1e58:	010b0100 	tsteq	fp, r0, lsl #2
    1e5c:	003d3001 	eorseq	r3, sp, r1
    1e60:	003d4408 	eorseq	r4, sp, r8, lsl #8
    1e64:	065d0108 	ldrbeq	r0, [sp], -r8, lsl #2
    1e68:	13000003 	movwne	r0, #3	; 0x3
    1e6c:	00000cdf 	ldrdeq	r0, [r0], -pc
    1e70:	a0010a01 	andge	r0, r1, r1, lsl #20
    1e74:	01000002 	tsteq	r0, r2
    1e78:	0df71350 	ldcleq	3, cr1, [r7, #320]!
    1e7c:	0a010000 	beq	41e84 <__Stack_Size+0x41a84>
    1e80:	0000b401 	andeq	fp, r0, r1, lsl #8
    1e84:	00510100 	subseq	r0, r1, r0, lsl #2
    1e88:	112f0112 	teqne	pc, r2, lsl r1
    1e8c:	27010000 	strcs	r0, [r1, -r0]
    1e90:	3d440101 	stfcce	f0, [r4, #-4]
    1e94:	3d580800 	ldclcc	8, cr0, [r8]
    1e98:	5d010800 	stcpl	8, cr0, [r1]
    1e9c:	0000033b 	andeq	r0, r0, fp, lsr r3
    1ea0:	000cdf13 	andeq	sp, ip, r3, lsl pc
    1ea4:	01260100 	teqeq	r6, r0, lsl #2
    1ea8:	000002a0 	andeq	r0, r0, r0, lsr #5
    1eac:	f7135001 	undefined instruction 0xf7135001
    1eb0:	0100000d 	tsteq	r0, sp
    1eb4:	00b40126 	adcseq	r0, r4, r6, lsr #2
    1eb8:	51010000 	tstpl	r1, r0
    1ebc:	02011200 	andeq	r1, r1, #0	; 0x0
    1ec0:	0100000d 	tsteq	r0, sp
    1ec4:	58010148 	stmdapl	r1, {r3, r6, r8}
    1ec8:	6e08003d 	mcrvs	0, 0, r0, cr8, cr13, {1}
    1ecc:	0108003d 	tsteq	r8, sp, lsr r0
    1ed0:	00038e5d 	andeq	r8, r3, sp, asr lr
    1ed4:	0cdf1300 	ldcleq	3, cr1, [pc], {0}
    1ed8:	47010000 	strmi	r0, [r1, -r0]
    1edc:	0002a001 	andeq	sl, r2, r1
    1ee0:	14500100 	ldrbne	r0, [r0], #-256
    1ee4:	000010f2 	strdeq	r1, [r0], -r2
    1ee8:	4c014701 	stcmi	7, cr4, [r1], {1}
    1eec:	a3000000 	movwge	r0, #0	; 0x0
    1ef0:	13000008 	movwne	r0, #8	; 0x8
    1ef4:	00000df7 	strdeq	r0, [r0], -r7
    1ef8:	b4014701 	strlt	r4, [r1], #-1793
    1efc:	01000000 	tsteq	r0, r0
    1f00:	10f91552 	rscsne	r1, r9, r2, asr r5
    1f04:	49010000 	stmdbmi	r1, {}
    1f08:	00005e01 	andeq	r5, r0, r1, lsl #28
    1f0c:	00510100 	subseq	r0, r1, r0, lsl #2
    1f10:	10dd0112 	sbcsne	r0, sp, r2, lsl r1
    1f14:	67010000 	strvs	r0, [r1, -r0]
    1f18:	3d700101 	ldfcce	f0, [r0, #-4]!
    1f1c:	3d7a0800 	ldclcc	8, cr0, [sl]
    1f20:	5d010800 	stcpl	8, cr0, [r1]
    1f24:	000003b5 	strheq	r0, [r0], -r5
    1f28:	000cdf13 	andeq	sp, ip, r3, lsl pc
    1f2c:	01660100 	cmneq	r6, r0, lsl #2
    1f30:	000002a0 	andeq	r0, r0, r0, lsr #5
    1f34:	16005001 	strne	r5, [r0], -r1
    1f38:	000dd001 	andeq	sp, sp, r1
    1f3c:	01770100 	cmneq	r7, r0, lsl #2
    1f40:	00008901 	andeq	r8, r0, r1, lsl #18
    1f44:	003d7c00 	eorseq	r7, sp, r0, lsl #24
    1f48:	003d8608 	eorseq	r8, sp, r8, lsl #12
    1f4c:	ee5d0108 	rdfe	f0, f5, #0.0
    1f50:	14000003 	strne	r0, [r0], #-3
    1f54:	00000cdf 	ldrdeq	r0, [r0], -pc
    1f58:	a0017601 	andge	r7, r1, r1, lsl #12
    1f5c:	b6000002 	strlt	r0, [r0], -r2
    1f60:	17000008 	strne	r0, [r0, -r8]
    1f64:	00000fdd 	ldrdeq	r0, [r0], -sp
    1f68:	89017801 	stmdbhi	r1, {r0, fp, ip, sp, lr}
    1f6c:	00000000 	andeq	r0, r0, r0
    1f70:	0f9f0112 	svceq	0x009f0112
    1f74:	95010000 	strls	r0, [r1]
    1f78:	3d880101 	stfccs	f0, [r8, #4]
    1f7c:	3d920800 	ldccc	8, cr0, [r2]
    1f80:	5d010800 	stcpl	8, cr0, [r1]
    1f84:	00000415 	andeq	r0, r0, r5, lsl r4
    1f88:	000cdf13 	andeq	sp, ip, r3, lsl pc
    1f8c:	01940100 	orrseq	r0, r4, r0, lsl #2
    1f90:	000002a0 	andeq	r0, r0, r0, lsr #5
    1f94:	16005001 	strne	r5, [r0], -r1
    1f98:	000fc401 	andeq	ip, pc, r1, lsl #8
    1f9c:	01a50100 	undefined instruction 0x01a50100
    1fa0:	00008901 	andeq	r8, r0, r1, lsl #18
    1fa4:	003d9400 	eorseq	r9, sp, r0, lsl #8
    1fa8:	003d9e08 	eorseq	r9, sp, r8, lsl #28
    1fac:	4e5d0108 	rdfmie	f0, f5, #0.0
    1fb0:	14000004 	strne	r0, [r0], #-4
    1fb4:	00000cdf 	ldrdeq	r0, [r0], -pc
    1fb8:	a001a401 	andge	sl, r1, r1, lsl #8
    1fbc:	c9000002 	stmdbgt	r0, {r1}
    1fc0:	17000008 	strne	r0, [r0, -r8]
    1fc4:	00000fdd 	ldrdeq	r0, [r0], -sp
    1fc8:	8901a601 	stmdbhi	r1, {r0, r9, sl, sp, pc}
    1fcc:	00000000 	andeq	r0, r0, r0
    1fd0:	0fe70112 	svceq	0x00e70112
    1fd4:	c5010000 	strgt	r0, [r1]
    1fd8:	3da00101 	stfccs	f0, [r0, #4]!
    1fdc:	3db40800 	ldccc	8, cr0, [r4]
    1fe0:	5d010800 	stcpl	8, cr0, [r1]
    1fe4:	00000483 	andeq	r0, r0, r3, lsl #9
    1fe8:	000cdf13 	andeq	sp, ip, r3, lsl pc
    1fec:	01c40100 	biceq	r0, r4, r0, lsl #2
    1ff0:	000002a0 	andeq	r0, r0, r0, lsr #5
    1ff4:	f7135001 	undefined instruction 0xf7135001
    1ff8:	0100000d 	tsteq	r0, sp
    1ffc:	00b401c4 	adcseq	r0, r4, r4, asr #3
    2000:	51010000 	tstpl	r1, r0
    2004:	cc011600 	stcgt	6, cr1, [r1], {0}
    2008:	0100000e 	tsteq	r0, lr
    200c:	890101e0 	stmdbhi	r1, {r5, r6, r7, r8}
    2010:	b4000000 	strlt	r0, [r0]
    2014:	be08003d 	mcrlt	0, 0, r0, cr8, cr13, {1}
    2018:	0108003d 	tsteq	r8, sp, lsr r0
    201c:	0004bc5d 	andeq	fp, r4, sp, asr ip
    2020:	0cdf1400 	cfldrdeq	mvd1, [pc], {0}
    2024:	df010000 	svcle	0x00010000
    2028:	0002a001 	andeq	sl, r2, r1
    202c:	0008dc00 	andeq	sp, r8, r0, lsl #24
    2030:	0fdd1700 	svceq	0x00dd1700
    2034:	e1010000 	tst	r1, r0
    2038:	00008901 	andeq	r8, r0, r1, lsl #18
    203c:	01120000 	tsteq	r2, r0
    2040:	00000e5a 	andeq	r0, r0, sl, asr lr
    2044:	01020101 	tsteq	r2, r1, lsl #2
    2048:	08003dc0 	stmdaeq	r0, {r6, r7, r8, sl, fp, ip, sp}
    204c:	08003dd0 	stmdaeq	r0, {r4, r6, r7, r8, sl, fp, ip, sp}
    2050:	050d5d01 	streq	r5, [sp, #-3329]
    2054:	df130000 	svcle	0x00130000
    2058:	0100000c 	tsteq	r0, ip
    205c:	02a00200 	adceq	r0, r0, #0	; 0x0
    2060:	50010000 	andpl	r0, r1, r0
    2064:	000d7914 	andeq	r7, sp, r4, lsl r9
    2068:	02000100 	andeq	r0, r0, #0	; 0x0
    206c:	0000005e 	andeq	r0, r0, lr, asr r0
    2070:	000008ef 	andeq	r0, r0, pc, ror #17
    2074:	000ce415 	andeq	lr, ip, r5, lsl r4
    2078:	02020100 	andeq	r0, r2, #0	; 0x0
    207c:	0000003a 	andeq	r0, r0, sl, lsr r0
    2080:	b4175301 	ldrlt	r5, [r7], #-769
    2084:	0100000f 	tsteq	r0, pc
    2088:	003a0203 	eorseq	r0, sl, r3, lsl #4
    208c:	12000000 	andne	r0, r0, #0	; 0x0
    2090:	0010cd01 	andseq	ip, r0, r1, lsl #26
    2094:	02200100 	eoreq	r0, r0, #0	; 0x0
    2098:	003dd001 	eorseq	sp, sp, r1
    209c:	003de408 	eorseq	lr, sp, r8, lsl #8
    20a0:	425d0108 	subsmi	r0, sp, #2	; 0x2
    20a4:	13000005 	movwne	r0, #5	; 0x5
    20a8:	00000cdf 	ldrdeq	r0, [r0], -pc
    20ac:	a0021f01 	andge	r1, r2, r1, lsl #30
    20b0:	01000002 	tsteq	r0, r2
    20b4:	0df71350 	ldcleq	3, cr1, [r7, #320]!
    20b8:	1f010000 	svcne	0x00010000
    20bc:	0000b402 	andeq	fp, r0, r2, lsl #8
    20c0:	00510100 	subseq	r0, r1, r0, lsl #2
    20c4:	0e260118 	mcreq	1, 1, r0, cr6, cr8, {0}
    20c8:	5b010000 	blpl	420d0 <__Stack_Size+0x41cd0>
    20cc:	3de40102 	stfcce	f0, [r4, #8]!
    20d0:	3e7a0800 	cdpcc	8, 7, cr0, cr10, cr0, {0}
    20d4:	09020800 	stmdbeq	r2, {fp}
    20d8:	05b70000 	ldreq	r0, [r7]!
    20dc:	df130000 	svcle	0x00130000
    20e0:	0100000c 	tsteq	r0, ip
    20e4:	02a0025a 	adceq	r0, r0, #-1610612731	; 0xa0000005
    20e8:	50010000 	andpl	r0, r1, r0
    20ec:	000f9314 	andeq	r9, pc, r4, lsl r3
    20f0:	025a0100 	subseq	r0, sl, #0	; 0x0
    20f4:	0000005e 	andeq	r0, r0, lr, asr r0
    20f8:	00000921 	andeq	r0, r0, r1, lsr #18
    20fc:	000e9714 	andeq	r9, lr, r4, lsl r7
    2100:	025a0100 	subseq	r0, sl, #0	; 0x0
    2104:	0000005e 	andeq	r0, r0, lr, asr r0
    2108:	00000955 	andeq	r0, r0, r5, asr r9
    210c:	00104f14 	andseq	r4, r0, r4, lsl pc
    2110:	025a0100 	subseq	r0, sl, #0	; 0x0
    2114:	0000005e 	andeq	r0, r0, lr, asr r0
    2118:	00000973 	andeq	r0, r0, r3, ror r9
    211c:	000ce419 	andeq	lr, ip, r9, lsl r4
    2120:	025c0100 	subseq	r0, ip, #0	; 0x0
    2124:	0000003a 	andeq	r0, r0, sl, lsr r0
    2128:	00000991 	muleq	r0, r1, r9
    212c:	000fb417 	andeq	fp, pc, r7, lsl r4
    2130:	025c0100 	subseq	r0, ip, #0	; 0x0
    2134:	0000003a 	andeq	r0, r0, sl, lsr r0
    2138:	b4011200 	strlt	r1, [r1], #-512
    213c:	0100000e 	tsteq	r0, lr
    2140:	7c0102c0 	sfmvc	f0, 4, [r1], {192}
    2144:	9008003e 	andls	r0, r8, lr, lsr r0
    2148:	0108003e 	tsteq	r8, lr, lsr r0
    214c:	0005ec5d 	andeq	lr, r5, sp, asr ip
    2150:	0cdf1300 	ldcleq	3, cr1, [pc], {0}
    2154:	bf010000 	svclt	0x00010000
    2158:	0002a002 	andeq	sl, r2, r2
    215c:	13500100 	cmpne	r0, #0	; 0x0
    2160:	00000df7 	strdeq	r0, [r0], -r7
    2164:	b402bf01 	strlt	fp, [r2], #-3841
    2168:	01000000 	tsteq	r0, r0
    216c:	01160051 	tsteq	r6, r1, asr r0
    2170:	00000e79 	andeq	r0, r0, r9, ror lr
    2174:	0102d901 	tsteq	r2, r1, lsl #18
    2178:	0000004c 	andeq	r0, r0, ip, asr #32
    217c:	08003e90 	stmdaeq	r0, {r4, r7, r9, sl, fp, ip, sp}
    2180:	08003e96 	stmdaeq	r0, {r1, r2, r4, r7, r9, sl, fp, ip, sp}
    2184:	06195d01 	ldreq	r5, [r9], -r1, lsl #26
    2188:	df140000 	svcle	0x00140000
    218c:	0100000c 	tsteq	r0, ip
    2190:	02a002d8 	adceq	r0, r0, #-2147483635	; 0x8000000d
    2194:	09af0000 	stmibeq	pc!, {}
    2198:	1a000000 	bne	21a0 <__Stack_Size+0x1da0>
    219c:	00113a01 	andseq	r3, r1, r1, lsl #20
    21a0:	02e80100 	rsceq	r0, r8, #0	; 0x0
    21a4:	00003a01 	andeq	r3, r0, r1, lsl #20
    21a8:	003e9800 	eorseq	r9, lr, r0, lsl #16
    21ac:	003ea408 	eorseq	sl, lr, r8, lsl #8
    21b0:	125d0108 	subsne	r0, sp, #2	; 0x2
    21b4:	000e9c01 	andeq	r9, lr, r1, lsl #24
    21b8:	02f90100 	rscseq	r0, r9, #0	; 0x0
    21bc:	003ea401 	eorseq	sl, lr, r1, lsl #8
    21c0:	003eb808 	eorseq	fp, lr, r8, lsl #16
    21c4:	665d0108 	ldrbvs	r0, [sp], -r8, lsl #2
    21c8:	13000006 	movwne	r0, #6	; 0x6
    21cc:	00000cdf 	ldrdeq	r0, [r0], -pc
    21d0:	a002f801 	andge	pc, r2, r1, lsl #16
    21d4:	01000002 	tsteq	r0, r2
    21d8:	0df71350 	ldcleq	3, cr1, [r7, #320]!
    21dc:	f8010000 	undefined instruction 0xf8010000
    21e0:	0000b402 	andeq	fp, r0, r2, lsl #8
    21e4:	00510100 	subseq	r0, r1, r0, lsl #2
    21e8:	0f2c0112 	svceq	0x002c0112
    21ec:	16010000 	strne	r0, [r1], -r0
    21f0:	3eb80103 	frdcce	f0, f0, f3
    21f4:	3ecc0800 	cdpcc	8, 12, cr0, cr12, cr0, {0}
    21f8:	5d010800 	stcpl	8, cr0, [r1]
    21fc:	0000069b 	muleq	r0, fp, r6
    2200:	000cdf13 	andeq	sp, ip, r3, lsl pc
    2204:	03150100 	tsteq	r5, #0	; 0x0
    2208:	000002a0 	andeq	r0, r0, r0, lsr #5
    220c:	f7135001 	undefined instruction 0xf7135001
    2210:	0100000d 	tsteq	r0, sp
    2214:	00b40315 	adcseq	r0, r4, r5, lsl r3
    2218:	51010000 	tstpl	r1, r0
    221c:	44011200 	strmi	r1, [r1], #-512
    2220:	0100000f 	tsteq	r0, pc
    2224:	cc01034e 	stcgt	3, cr0, [r1], {78}
    2228:	d808003e 	stmdale	r8, {r1, r2, r3, r4, r5}
    222c:	0108003e 	tsteq	r8, lr, lsr r0
    2230:	0006e25d 	andeq	lr, r6, sp, asr r2
    2234:	0cdf1300 	ldcleq	3, cr1, [pc], {0}
    2238:	4d010000 	stcmi	0, cr0, [r1]
    223c:	0002a003 	andeq	sl, r2, r3
    2240:	14500100 	ldrbne	r0, [r0], #-256
    2244:	00001115 	andeq	r1, r0, r5, lsl r1
    2248:	3a034d01 	bcc	d5654 <__Stack_Size+0xd5254>
    224c:	c2000000 	andgt	r0, r0, #0	; 0x0
    2250:	19000009 	stmdbne	r0, {r0, r3}
    2254:	00000e90 	muleq	r0, r0, lr
    2258:	3a034f01 	bcc	d5e64 <__Stack_Size+0xd5a64>
    225c:	d5000000 	strle	r0, [r0]
    2260:	00000009 	andeq	r0, r0, r9
    2264:	0f0c0112 	svceq	0x000c0112
    2268:	6b010000 	blvs	42270 <__Stack_Size+0x41e70>
    226c:	3ed80103 	cdpcc	1, 13, cr0, cr8, cr3, {0}
    2270:	3eec0800 	cdpcc	8, 14, cr0, cr12, cr0, {0}
    2274:	5d010800 	stcpl	8, cr0, [r1]
    2278:	00000717 	andeq	r0, r0, r7, lsl r7
    227c:	000cdf13 	andeq	sp, ip, r3, lsl pc
    2280:	036a0100 	cmneq	sl, #0	; 0x0
    2284:	000002a0 	andeq	r0, r0, r0, lsr #5
    2288:	f7135001 	undefined instruction 0xf7135001
    228c:	0100000d 	tsteq	r0, sp
    2290:	00b4036a 	adcseq	r0, r4, sl, ror #6
    2294:	51010000 	tstpl	r1, r0
    2298:	6d011200 	sfmvs	f1, 4, [r1]
    229c:	01000010 	tsteq	r0, r0, lsl r0
    22a0:	ec010388 	stc	3, cr0, [r1], {136}
    22a4:	0008003e 	andeq	r0, r8, lr, lsr r0
    22a8:	0108003f 	tsteq	r8, pc, lsr r0
    22ac:	00074c5d 	andeq	r4, r7, sp, asr ip
    22b0:	0cdf1300 	ldcleq	3, cr1, [pc], {0}
    22b4:	87010000 	strhi	r0, [r1, -r0]
    22b8:	0002a003 	andeq	sl, r2, r3
    22bc:	13500100 	cmpne	r0, #0	; 0x0
    22c0:	00000df7 	strdeq	r0, [r0], -r7
    22c4:	b4038701 	strlt	r8, [r3], #-1793
    22c8:	01000000 	tsteq	r0, r0
    22cc:	01160051 	tsteq	r6, r1, asr r0
    22d0:	00000d0f 	andeq	r0, r0, pc, lsl #26
    22d4:	0103a301 	tsteq	r3, r1, lsl #6
    22d8:	00000089 	andeq	r0, r0, r9, lsl #1
    22dc:	08003f00 	stmdaeq	r0, {r8, r9, sl, fp, ip, sp}
    22e0:	08003f0a 	stmdaeq	r0, {r1, r3, r8, r9, sl, fp, ip, sp}
    22e4:	07855d01 	streq	r5, [r5, r1, lsl #26]
    22e8:	df140000 	svcle	0x00140000
    22ec:	0100000c 	tsteq	r0, ip
    22f0:	02a003a2 	adceq	r0, r0, #-2013265918	; 0x88000002
    22f4:	09f30000 	ldmibeq	r3!, {}^
    22f8:	dd170000 	ldcle	0, cr0, [r7]
    22fc:	0100000f 	tsteq	r0, pc
    2300:	008903a4 	addeq	r0, r9, r4, lsr #7
    2304:	18000000 	stmdane	r0, {}
    2308:	00103501 	andseq	r3, r0, r1, lsl #10
    230c:	03e30100 	mvneq	r0, #0	; 0x0
    2310:	003f0c01 	eorseq	r0, pc, r1, lsl #24
    2314:	003f6e08 	eorseq	r6, pc, r8, lsl #28
    2318:	000a0608 	andeq	r0, sl, r8, lsl #12
    231c:	00080600 	andeq	r0, r8, r0, lsl #12
    2320:	0cdf1300 	ldcleq	3, cr1, [pc], {0}
    2324:	e2010000 	and	r0, r1, #0	; 0x0
    2328:	0002a003 	andeq	sl, r2, r3
    232c:	14500100 	ldrbne	r0, [r0], #-256
    2330:	00000f93 	muleq	r0, r3, pc
    2334:	5e03e201 	cdppl	2, 0, cr14, cr3, cr1, {0}
    2338:	25000000 	strcs	r0, [r0]
    233c:	1400000a 	strne	r0, [r0], #-10
    2340:	00000e97 	muleq	r0, r7, lr
    2344:	5e03e201 	cdppl	2, 0, cr14, cr3, cr1, {0}
    2348:	59000000 	stmdbpl	r0, {}
    234c:	1400000a 	strne	r0, [r0], #-10
    2350:	0000104f 	andeq	r1, r0, pc, asr #32
    2354:	5e03e201 	cdppl	2, 0, cr14, cr3, cr1, {0}
    2358:	77000000 	strvc	r0, [r0, -r0]
    235c:	1900000a 	stmdbne	r0, {r1, r3}
    2360:	00000ce4 	andeq	r0, r0, r4, ror #25
    2364:	3a03e401 	bcc	fb370 <__Stack_Size+0xfaf70>
    2368:	95000000 	strls	r0, [r0]
    236c:	1700000a 	strne	r0, [r0, -sl]
    2370:	00000fb4 	strheq	r0, [r0], -r4
    2374:	3a03e401 	bcc	fb380 <__Stack_Size+0xfaf80>
    2378:	17000000 	strne	r0, [r0, -r0]
    237c:	00000fbc 	strheq	r0, [r0], -ip
    2380:	3a03e401 	bcc	fb38c <__Stack_Size+0xfaf8c>
    2384:	00000000 	andeq	r0, r0, r0
    2388:	10000112 	andne	r0, r0, r2, lsl r1
    238c:	27010000 	strcs	r0, [r1, -r0]
    2390:	3f700104 	svccc	0x00700104
    2394:	3f800800 	svccc	0x00800800
    2398:	5d010800 	stcpl	8, cr0, [r1]
    239c:	00000857 	andeq	r0, r0, r7, asr r8
    23a0:	000cdf13 	andeq	sp, ip, r3, lsl pc
    23a4:	04260100 	strteq	r0, [r6], #-256
    23a8:	000002a0 	andeq	r0, r0, r0, lsr #5
    23ac:	14145001 	ldrne	r5, [r4], #-1
    23b0:	0100000a 	tsteq	r0, sl
    23b4:	005e0426 	subseq	r0, lr, r6, lsr #8
    23b8:	0abe0000 	beq	fef823c0 <SCS_BASE+0x1ef743c0>
    23bc:	e4150000 	ldr	r0, [r5]
    23c0:	0100000c 	tsteq	r0, ip
    23c4:	003a0428 	eorseq	r0, sl, r8, lsr #8
    23c8:	53010000 	movwpl	r0, #4096	; 0x1000
    23cc:	000fb417 	andeq	fp, pc, r7, lsl r4
    23d0:	04290100 	strteq	r0, [r9], #-256
    23d4:	0000003a 	andeq	r0, r0, sl, lsr r0
    23d8:	eb011800 	bl	483e0 <__Stack_Size+0x47fe0>
    23dc:	0100000e 	tsteq	r0, lr
    23e0:	8001044b 	andhi	r0, r1, fp, asr #8
    23e4:	8808003f 	stmdahi	r8, {r0, r1, r2, r3, r4, r5}
    23e8:	d108003f 	tstle	r8, pc, lsr r0
    23ec:	9e00000a 	cdpls	0, 0, cr0, cr0, cr10, {0}
    23f0:	14000008 	strne	r0, [r0], #-8
    23f4:	00000cdf 	ldrdeq	r0, [r0], -pc
    23f8:	a0044a01 	andge	r4, r4, r1, lsl #20
    23fc:	f0000002 	undefined instruction 0xf0000002
    2400:	1300000a 	movwne	r0, #10	; 0xa
    2404:	0000108e 	andeq	r1, r0, lr, lsl #1
    2408:	5e044a01 	fmacspl	s8, s8, s2
    240c:	01000000 	tsteq	r0, r0
    2410:	0efa1351 	mrceq	3, 7, r1, cr10, cr1, {2}
    2414:	4a010000 	bmi	4241c <__Stack_Size+0x4201c>
    2418:	00004c04 	andeq	r4, r0, r4, lsl #24
    241c:	00520100 	subseq	r0, r2, r0, lsl #2
    2420:	0f74011b 	svceq	0x0074011b
    2424:	63010000 	movwvs	r0, #4096	; 0x1000
    2428:	004c0104 	subeq	r0, ip, r4, lsl #2
    242c:	3f880000 	svccc	0x00880000
    2430:	3f960800 	svccc	0x00960800
    2434:	0b030800 	bleq	c443c <__Stack_Size+0xc403c>
    2438:	08db0000 	ldmeq	fp, {}^
    243c:	df140000 	svcle	0x00140000
    2440:	0100000c 	tsteq	r0, ip
    2444:	02a00462 	adceq	r0, r0, #1644167168	; 0x62000000
    2448:	0b220000 	bleq	882450 <__Stack_Size+0x882050>
    244c:	8e130000 	wxorhi	wr0, wr3, wr0
    2450:	01000010 	tsteq	r0, r0, lsl r0
    2454:	005e0462 	subseq	r0, lr, r2, ror #8
    2458:	51010000 	tstpl	r1, r0
    245c:	ec011200 	sfm	f1, 4, [r1], {0}
    2460:	0100000c 	tsteq	r0, ip
    2464:	98010485 	stmdals	r1, {r0, r2, r7, sl}
    2468:	a808003f 	stmdage	r8, {r0, r1, r2, r3, r4, r5}
    246c:	0108003f 	tsteq	r8, pc, lsr r0
    2470:	0009225d 	andeq	r2, r9, sp, asr r2
    2474:	0cdf1300 	ldcleq	3, cr1, [pc], {0}
    2478:	84010000 	strhi	r0, [r1]
    247c:	0002a004 	andeq	sl, r2, r4
    2480:	14500100 	ldrbne	r0, [r0], #-256
    2484:	00001022 	andeq	r1, r0, r2, lsr #32
    2488:	3a048401 	bcc	123494 <__Stack_Size+0x123094>
    248c:	35000000 	strcc	r0, [r0]
    2490:	1900000b 	stmdbne	r0, {r0, r1, r3}
    2494:	00000e90 	muleq	r0, r0, lr
    2498:	3a048601 	bcc	123ca4 <__Stack_Size+0x1238a4>
    249c:	48000000 	stmdami	r0, {}
    24a0:	0000000b 	andeq	r0, r0, fp
    24a4:	0d970112 	ldfeqs	f0, [r7, #72]
    24a8:	a3010000 	movwge	r0, #4096	; 0x1000
    24ac:	3fa80104 	svccc	0x00a80104
    24b0:	3fae0800 	svccc	0x00ae0800
    24b4:	5d010800 	stcpl	8, cr0, [r1]
    24b8:	00000965 	andeq	r0, r0, r5, ror #18
    24bc:	000cdf13 	andeq	sp, ip, r3, lsl pc
    24c0:	04a10100 	strteq	r0, [r1], #256
    24c4:	000002a0 	andeq	r0, r0, r0, lsr #5
    24c8:	4c135001 	ldcmi	0, cr5, [r3], {1}
    24cc:	0100000e 	tsteq	r0, lr
    24d0:	004c04a1 	subeq	r0, ip, r1, lsr #9
    24d4:	51010000 	tstpl	r1, r0
    24d8:	000f6713 	andeq	r6, pc, r3, lsl r7
    24dc:	04a20100 	strteq	r0, [r2], #256
    24e0:	0000004c 	andeq	r0, r0, ip, asr #32
    24e4:	12005201 	andne	r5, r0, #268435456	; 0x10000000
    24e8:	000e0001 	andeq	r0, lr, r1
    24ec:	04cc0100 	strbeq	r0, [ip], #256
    24f0:	003fb001 	eorseq	fp, pc, r1
    24f4:	003fbc08 	eorseq	fp, pc, r8, lsl #24
    24f8:	ac5d0108 	ldfgee	f0, [sp], {8}
    24fc:	13000009 	movwne	r0, #9	; 0x9
    2500:	00000cdf 	ldrdeq	r0, [r0], -pc
    2504:	a004cb01 	andge	ip, r4, r1, lsl #22
    2508:	01000002 	tsteq	r0, r2
    250c:	0f931450 	svceq	0x00931450
    2510:	cb010000 	blgt	42518 <__Stack_Size+0x42118>
    2514:	00005e04 	andeq	r5, r0, r4, lsl #28
    2518:	000b6600 	andeq	r6, fp, r0, lsl #12
    251c:	0e901900 	cdpeq	9, 9, cr1, cr0, cr0, {0}
    2520:	cd010000 	stcgt	0, cr0, [r1]
    2524:	00003a04 	andeq	r3, r0, r4, lsl #20
    2528:	000b7900 	andeq	r7, fp, r0, lsl #18
    252c:	01120000 	tsteq	r2, r0
    2530:	000010b4 	strheq	r1, [r0], -r4
    2534:	0104e601 	tsteq	r4, r1, lsl #12
    2538:	08003fbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp}
    253c:	08003fd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, sl, fp, ip, sp}
    2540:	09d35d01 	ldmibeq	r3, {r0, r8, sl, fp, ip, lr}^
    2544:	f7130000 	undefined instruction 0xf7130000
    2548:	0100000d 	tsteq	r0, sp
    254c:	00b404e5 	adcseq	r0, r4, r5, ror #9
    2550:	50010000 	andpl	r0, r1, r0
    2554:	a2011600 	andge	r1, r1, #0	; 0x0
    2558:	01000010 	tsteq	r0, r0, lsl r0
    255c:	89010505 	stmdbhi	r1, {r0, r2, r8, sl}
    2560:	d8000000 	stmdale	r0, {}
    2564:	e408003f 	str	r0, [r8], #-63
    2568:	0108003f 	tsteq	r8, pc, lsr r0
    256c:	000a1a5d 	andeq	r1, sl, sp, asr sl
    2570:	0cdf1400 	cfldrdeq	mvd1, [pc], {0}
    2574:	04010000 	streq	r0, [r1]
    2578:	0002a005 	andeq	sl, r2, r5
    257c:	000b9700 	andeq	r9, fp, r0, lsl #14
    2580:	0dee1300 	stcleq	3, cr1, [lr]
    2584:	04010000 	streq	r0, [r1]
    2588:	00005e05 	andeq	r5, r0, r5, lsl #28
    258c:	17510100 	ldrbne	r0, [r1, -r0, lsl #2]
    2590:	00000fdd 	ldrdeq	r0, [r0], -sp
    2594:	89050601 	stmdbhi	r5, {r0, r9, sl}
    2598:	00000000 	andeq	r0, r0, r0
    259c:	0d390112 	ldfeqs	f0, [r9, #-72]!
    25a0:	2b010000 	blcs	425a8 <__Stack_Size+0x421a8>
    25a4:	3fe40105 	svccc	0x00e40105
    25a8:	3fec0800 	svccc	0x00ec0800
    25ac:	5d010800 	stcpl	8, cr0, [r1]
    25b0:	00000a51 	andeq	r0, r0, r1, asr sl
    25b4:	000cdf13 	andeq	sp, ip, r3, lsl pc
    25b8:	052a0100 	streq	r0, [sl, #-256]!
    25bc:	000002a0 	andeq	r0, r0, r0, lsr #5
    25c0:	ee145001 	wxor	wr5, wr4, wr1
    25c4:	0100000d 	tsteq	r0, sp
    25c8:	005e052a 	subseq	r0, lr, sl, lsr #10
    25cc:	0baa0000 	bleq	fea825d4 <SCS_BASE+0x1ea745d4>
    25d0:	16000000 	strne	r0, [r0], -r0
    25d4:	000d4701 	andeq	r4, sp, r1, lsl #14
    25d8:	05410100 	strbeq	r0, [r1, #-256]
    25dc:	00009401 	andeq	r9, r0, r1, lsl #8
    25e0:	003fec00 	eorseq	lr, pc, r0, lsl #24
    25e4:	00400608 	subeq	r0, r0, r8, lsl #12
    25e8:	b65d0108 	ldrblt	r0, [sp], -r8, lsl #2
    25ec:	1400000a 	strne	r0, [r0], #-10
    25f0:	00000cdf 	ldrdeq	r0, [r0], -pc
    25f4:	a0054001 	andge	r4, r5, r1
    25f8:	bd000002 	stclt	0, cr0, [r0, #-8]
    25fc:	1400000b 	strne	r0, [r0], #-11
    2600:	000010f2 	strdeq	r1, [r0], -r2
    2604:	4c054001 	stcmi	0, cr4, [r5], {1}
    2608:	db000000 	blle	2610 <__Stack_Size+0x2210>
    260c:	1900000b 	stmdbne	r0, {r0, r1, r3}
    2610:	00000fdd 	ldrdeq	r0, [r0], -sp
    2614:	94054201 	strls	r4, [r5], #-513
    2618:	f9000000 	undefined instruction 0xf9000000
    261c:	1700000b 	strne	r0, [r0, -fp]
    2620:	000010f9 	strdeq	r1, [r0], -r9
    2624:	3a054301 	bcc	153230 <__Stack_Size+0x152e30>
    2628:	17000000 	strne	r0, [r0, -r0]
    262c:	00000e3f 	andeq	r0, r0, pc, lsr lr
    2630:	3a054301 	bcc	15323c <__Stack_Size+0x152e3c>
    2634:	00000000 	andeq	r0, r0, r0
    2638:	0dba0112 	ldfeqs	f0, [sl, #72]!
    263c:	6c010000 	stcvs	0, cr0, [r1], {0}
    2640:	40080105 	andmi	r0, r8, r5, lsl #2
    2644:	40100800 	andsmi	r0, r0, r0, lsl #16
    2648:	5d010800 	stcpl	8, cr0, [r1]
    264c:	00000af9 	strdeq	r0, [r0], -r9
    2650:	000cdf13 	andeq	sp, ip, r3, lsl pc
    2654:	056b0100 	strbeq	r0, [fp, #-256]!
    2658:	000002a0 	andeq	r0, r0, r0, lsr #5
    265c:	f2145001 	vhadd.s16	d5, d4, d1
    2660:	01000010 	tsteq	r0, r0, lsl r0
    2664:	004c056b 	subeq	r0, ip, fp, ror #10
    2668:	0c170000 	ldceq	0, cr0, [r7], {0}
    266c:	f9170000 	undefined instruction 0xf9170000
    2670:	01000010 	tsteq	r0, r0, lsl r0
    2674:	005e056d 	subseq	r0, lr, sp, ror #10
    2678:	1c000000 	stcne	0, cr0, [r0], {0}
    267c:	000f0101 	andeq	r0, pc, r1, lsl #2
    2680:	01830100 	orreq	r0, r3, r0, lsl #2
    2684:	08004010 	stmdaeq	r0, {r4, lr}
    2688:	08004068 	stmdaeq	r0, {r3, r5, r6, lr}
    268c:	00000c2a 	andeq	r0, r0, sl, lsr #24
    2690:	000cdf1d 	andeq	sp, ip, sp, lsl pc
    2694:	a0820100 	addge	r0, r2, r0, lsl #2
    2698:	55000002 	strpl	r0, [r0, #-2]
    269c:	0000000c 	andeq	r0, r0, ip
    26a0:	00073600 	andeq	r3, r7, r0, lsl #12
    26a4:	03000200 	movweq	r0, #512	; 0x200
    26a8:	04000009 	streq	r0, [r0], #-9
    26ac:	00000001 	andeq	r0, r0, r1
    26b0:	12db0100 	sbcsne	r0, fp, #0	; 0x0
    26b4:	019f0000 	orrseq	r0, pc, r0
    26b8:	40680000 	rsbmi	r0, r8, r0
    26bc:	45900800 	ldrmi	r0, [r0, #2048]
    26c0:	09c70800 	stmibeq	r7, {fp}^
    26c4:	04020000 	streq	r0, [r2]
    26c8:	002f9a05 	eoreq	r9, pc, r5, lsl #20
    26cc:	05020200 	streq	r0, [r2, #-512]
    26d0:	00000035 	andeq	r0, r0, r5, lsr r0
    26d4:	a0060102 	andge	r0, r6, r2, lsl #2
    26d8:	03000000 	movweq	r0, #0	; 0x0
    26dc:	00323375 	eorseq	r3, r2, r5, ror r3
    26e0:	00452702 	subeq	r2, r5, r2, lsl #14
    26e4:	04020000 	streq	r0, [r2]
    26e8:	00301407 	eorseq	r1, r0, r7, lsl #8
    26ec:	31750300 	cmncc	r5, r0, lsl #6
    26f0:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    26f4:	00000057 	andeq	r0, r0, r7, asr r0
    26f8:	1f070202 	svcne	0x00070202
    26fc:	03000001 	movweq	r0, #1	; 0x1
    2700:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    2704:	00006829 	andeq	r6, r0, r9, lsr #16
    2708:	08010200 	stmdaeq	r1, {r9}
    270c:	0000009e 	muleq	r0, lr, r0
    2710:	00004504 	andeq	r4, r0, r4, lsl #10
    2714:	00570400 	subseq	r0, r7, r0, lsl #8
    2718:	01050000 	tsteq	r5, r0
    271c:	008e3902 	addeq	r3, lr, r2, lsl #18
    2720:	3a060000 	bcc	182728 <__Stack_Size+0x182328>
    2724:	00000015 	andeq	r0, r0, r5, lsl r0
    2728:	54455307 	strbpl	r5, [r5], #-775
    272c:	08000100 	stmdaeq	r0, {r8}
    2730:	00001e7f 	andeq	r1, r0, pc, ror lr
    2734:	00793902 	rsbseq	r3, r9, r2, lsl #18
    2738:	01050000 	tsteq	r5, r0
    273c:	00ae3b02 	adceq	r3, lr, r2, lsl #22
    2740:	57060000 	strpl	r0, [r6, -r0]
    2744:	00000007 	andeq	r0, r0, r7
    2748:	00077706 	andeq	r7, r7, r6, lsl #14
    274c:	08000100 	stmdaeq	r0, {r8}
    2750:	000008de 	ldrdeq	r0, [r0], -lr
    2754:	00993b02 	addseq	r3, r9, r2, lsl #22
    2758:	04090000 	streq	r0, [r9]
    275c:	03240a07 	teqeq	r4, #28672	; 0x7000
    2760:	014a010d 	cmpeq	sl, sp, lsl #2
    2764:	410b0000 	tstmi	fp, r0
    2768:	03005243 	movweq	r5, #579	; 0x243
    276c:	006f010e 	rsbeq	r0, pc, lr, lsl #2
    2770:	23020000 	movwcs	r0, #8192	; 0x2000
    2774:	12660c00 	rsbne	r0, r6, #0	; 0x0
    2778:	0f030000 	svceq	0x00030000
    277c:	00006f01 	andeq	r6, r0, r1, lsl #30
    2780:	04230200 	strteq	r0, [r3], #-512
    2784:	0012630c 	andseq	r6, r2, ip, lsl #6
    2788:	01100300 	tsteq	r0, r0, lsl #6
    278c:	0000006f 	andeq	r0, r0, pc, rrx
    2790:	0b082302 	bleq	20b3a0 <__Stack_Size+0x20afa0>
    2794:	03005253 	movweq	r5, #595	; 0x253
    2798:	006f0111 	rsbeq	r0, pc, r1, lsl r1
    279c:	23020000 	movwcs	r0, #8192	; 0x2000
    27a0:	52430b0c 	subpl	r0, r3, #12288	; 0x3000
    27a4:	01120300 	tsteq	r2, r0, lsl #6
    27a8:	0000006f 	andeq	r0, r0, pc, rrx
    27ac:	0b102302 	bleq	40b3bc <__Stack_Size+0x40afbc>
    27b0:	03005241 	movweq	r5, #577	; 0x241
    27b4:	006f0113 	rsbeq	r0, pc, r3, lsl r1
    27b8:	23020000 	movwcs	r0, #8192	; 0x2000
    27bc:	14a20c14 	strtne	r0, [r2], #3092
    27c0:	14030000 	strne	r0, [r3]
    27c4:	00006f01 	andeq	r6, r0, r1, lsl #30
    27c8:	18230200 	stmdane	r3!, {r9}
    27cc:	52424f0b 	subpl	r4, r2, #44	; 0x2c
    27d0:	01150300 	tsteq	r5, r0, lsl #6
    27d4:	0000006f 	andeq	r0, r0, pc, rrx
    27d8:	0c1c2302 	ldceq	3, cr2, [ip], {2}
    27dc:	000011f9 	strdeq	r1, [r0], -r9
    27e0:	6f011603 	svcvs	0x00011603
    27e4:	02000000 	andeq	r0, r0, #0	; 0x0
    27e8:	0a002023 	beq	a87c <__Stack_Size+0xa47c>
    27ec:	011a0310 	tsteq	sl, r0, lsl r3
    27f0:	000001cc 	andeq	r0, r0, ip, asr #3
    27f4:	5044520b 	subpl	r5, r4, fp, lsl #4
    27f8:	011b0300 	tsteq	fp, r0, lsl #6
    27fc:	00000074 	andeq	r0, r0, r4, ror r0
    2800:	0c002302 	stceq	3, cr2, [r0], {2}
    2804:	0000146a 	andeq	r1, r0, sl, ror #8
    2808:	74011c03 	strvc	r1, [r1], #-3075
    280c:	02000000 	andeq	r0, r0, #0	; 0x0
    2810:	6f0c0223 	svcvs	0x000c0223
    2814:	03000014 	movweq	r0, #20	; 0x14
    2818:	0074011d 	rsbseq	r0, r4, sp, lsl r1
    281c:	23020000 	movwcs	r0, #8192	; 0x2000
    2820:	14750c04 	ldrbtne	r0, [r5], #-3076
    2824:	1e030000 	cdpne	0, 0, cr0, cr3, cr0, {0}
    2828:	00007401 	andeq	r7, r0, r1, lsl #8
    282c:	06230200 	strteq	r0, [r3], -r0, lsl #4
    2830:	00121f0c 	andseq	r1, r2, ip, lsl #30
    2834:	011f0300 	tsteq	pc, r0, lsl #6
    2838:	00000074 	andeq	r0, r0, r4, ror r0
    283c:	0c082302 	stceq	3, cr2, [r8], {2}
    2840:	00001224 	andeq	r1, r0, r4, lsr #4
    2844:	74012003 	strvc	r2, [r1], #-3
    2848:	02000000 	andeq	r0, r0, #0	; 0x0
    284c:	290c0a23 	stmdbcs	ip, {r0, r1, r5, r9, fp}
    2850:	03000012 	movweq	r0, #18	; 0x12
    2854:	00740121 	rsbseq	r0, r4, r1, lsr #2
    2858:	23020000 	movwcs	r0, #8192	; 0x2000
    285c:	122e0c0c 	eorne	r0, lr, #3072	; 0xc00
    2860:	22030000 	andcs	r0, r3, #0	; 0x0
    2864:	00007401 	andeq	r7, r0, r1, lsl #8
    2868:	0e230200 	cdpeq	2, 2, cr0, cr3, cr0, {0}
    286c:	04010500 	streq	r0, [r1], #-1280
    2870:	0001f31d 	andeq	pc, r1, sp, lsl r3
    2874:	134a0600 	movtne	r0, #42496	; 0xa600
    2878:	06010000 	streq	r0, [r1], -r0
    287c:	000012b7 	strheq	r1, [r0], -r7
    2880:	11a70602 	undefined instruction 0x11a70602
    2884:	06030000 	streq	r0, [r3], -r0
    2888:	0000133b 	andeq	r1, r0, fp, lsr r3
    288c:	135f0604 	cmpne	pc, #4194304	; 0x400000
    2890:	00050000 	andeq	r0, r5, r0
    2894:	00123308 	andseq	r3, r2, r8, lsl #6
    2898:	cc230400 	cfstrsgt	mvf0, [r3]
    289c:	0d000001 	stceq	0, cr0, [r0, #-4]
    28a0:	0013bf01 	andseq	fp, r3, r1, lsl #30
    28a4:	03400100 	movteq	r0, #256	; 0x100
    28a8:	0001f301 	andeq	pc, r1, r1, lsl #6
    28ac:	021e0100 	andseq	r0, lr, #0	; 0x0
    28b0:	9e0e0000 	cdpls	0, 0, cr0, cr14, cr0, {0}
    28b4:	01000012 	tsteq	r0, r2, lsl r0
    28b8:	01f30341 	mvnseq	r0, r1, asr #6
    28bc:	0f000000 	svceq	0x00000000
    28c0:	000011f3 	strdeq	r1, [r0], -r3
    28c4:	01038601 	tsteq	r3, r1, lsl #12
    28c8:	00023701 	andeq	r3, r2, r1, lsl #14
    28cc:	00691000 	rsbeq	r1, r9, r0
    28d0:	6f038701 	svcvs	0x00038701
    28d4:	00000000 	andeq	r0, r0, r0
    28d8:	13eb0111 	mvnne	r0, #1073741828	; 0x40000004
    28dc:	57010000 	strpl	r0, [r1, -r0]
    28e0:	00406801 	subeq	r6, r0, r1, lsl #16
    28e4:	00408008 	subeq	r8, r0, r8
    28e8:	5e5d0108 	rdfple	f0, f5, #0.0
    28ec:	12000002 	andne	r0, r0, #2	; 0x2
    28f0:	000011c7 	andeq	r1, r0, r7, asr #3
    28f4:	003a5601 	eorseq	r5, sl, r1, lsl #12
    28f8:	0c740000 	ldcleq	0, cr0, [r4]
    28fc:	11000000 	tstne	r0, r0
    2900:	0013fc01 	andseq	pc, r3, r1, lsl #24
    2904:	016b0100 	cmneq	fp, r0, lsl #2
    2908:	08004080 	stmdaeq	r0, {r7, lr}
    290c:	08004098 	stmdaeq	r0, {r3, r4, r7, lr}
    2910:	02855d01 	addeq	r5, r5, #64	; 0x40
    2914:	a9120000 	ldmdbge	r2, {}
    2918:	01000013 	tsteq	r0, r3, lsl r0
    291c:	00003a6a 	andeq	r3, r0, sl, ror #20
    2920:	000c8700 	andeq	r8, ip, r0, lsl #14
    2924:	01110000 	tsteq	r1, r0
    2928:	000012ff 	strdeq	r1, [r0], -pc
    292c:	98017f01 	stmdals	r1, {r0, r8, r9, sl, fp, ip, sp, lr}
    2930:	b0080040 	andlt	r0, r8, r0, asr #32
    2934:	01080040 	tsteq	r8, r0, asr #32
    2938:	0002ac5d 	andeq	sl, r2, sp, asr ip
    293c:	14c61200 	strbne	r1, [r6], #512
    2940:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
    2944:	0000003a 	andeq	r0, r0, sl, lsr r0
    2948:	00000c9a 	muleq	r0, sl, ip
    294c:	fe011300 	cdp2	3, 0, cr1, cr1, cr0, {0}
    2950:	01000011 	tsteq	r0, r1, lsl r0
    2954:	40b00191 	umlalsmi	r0, r0, r1, r1
    2958:	40c80800 	sbcmi	r0, r8, r0, lsl #16
    295c:	5d010800 	stcpl	8, cr0, [r1]
    2960:	12c60113 	sbcne	r0, r6, #-1073741820	; 0xc0000004
    2964:	9f010000 	svcls	0x00010000
    2968:	0040c801 	subeq	ip, r0, r1, lsl #16
    296c:	0040d808 	subeq	sp, r0, r8, lsl #16
    2970:	145d0108 	ldrbne	r0, [sp], #-264
    2974:	00143101 	andseq	r3, r4, r1, lsl #2
    2978:	02970100 	addseq	r0, r7, #0	; 0x0
    297c:	00003a01 	andeq	r3, r0, r1, lsl #20
    2980:	0040d800 	subeq	sp, r0, r0, lsl #16
    2984:	0040e408 	subeq	lr, r0, r8, lsl #8
    2988:	145d0108 	ldrbne	r0, [sp], #-264
    298c:	00124001 	andseq	r4, r2, r1
    2990:	02a40100 	adceq	r0, r4, #0	; 0x0
    2994:	00003a01 	andeq	r3, r0, r1, lsl #20
    2998:	0040e400 	subeq	lr, r0, r0, lsl #8
    299c:	0040f008 	subeq	pc, r0, r8
    29a0:	155d0108 	ldrbne	r0, [sp, #-264]
    29a4:	00137501 	andseq	r7, r3, r1, lsl #10
    29a8:	02b20100 	adcseq	r0, r2, #0	; 0x0
    29ac:	00008e01 	andeq	r8, r0, r1, lsl #28
    29b0:	0040f000 	subeq	pc, r0, r0
    29b4:	00410008 	subeq	r0, r1, r8
    29b8:	2b5d0108 	blcs	1742de0 <__Stack_Size+0x17429e0>
    29bc:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
    29c0:	00001199 	muleq	r0, r9, r1
    29c4:	8e02b301 	cdphi	3, 0, cr11, cr2, cr1, {0}
    29c8:	00000000 	andeq	r0, r0, r0
    29cc:	11d50115 	bicsne	r0, r5, r5, lsl r1
    29d0:	c8010000 	stmdagt	r1, {}
    29d4:	008e0102 	addeq	r0, lr, r2, lsl #2
    29d8:	41000000 	tstmi	r0, r0
    29dc:	41100800 	tstmi	r0, r0, lsl #16
    29e0:	5d010800 	stcpl	8, cr0, [r1]
    29e4:	00000354 	andeq	r0, r0, r4, asr r3
    29e8:	000fdd0e 	andeq	sp, pc, lr, lsl #26
    29ec:	02c90100 	sbceq	r0, r9, #0	; 0x0
    29f0:	0000008e 	andeq	r0, r0, lr, lsl #1
    29f4:	59011600 	stmdbpl	r1, {r9, sl, ip}
    29f8:	01000011 	tsteq	r0, r1, lsl r0
    29fc:	100102e3 	andne	r0, r1, r3, ror #5
    2a00:	2c080041 	stccs	0, cr0, [r8], {65}
    2a04:	01080041 	tsteq	r8, r1, asr #32
    2a08:	0003895d 	andeq	r8, r3, sp, asr r9
    2a0c:	14871700 	strne	r1, [r7], #1792
    2a10:	e2010000 	and	r0, r1, #0	; 0x0
    2a14:	00004c02 	andeq	r4, r0, r2, lsl #24
    2a18:	17500100 	ldrbne	r0, [r0, -r0, lsl #2]
    2a1c:	00000df7 	strdeq	r0, [r0], -r7
    2a20:	ae02e201 	cdpge	2, 0, cr14, cr2, cr1, {0}
    2a24:	01000000 	tsteq	r0, r0
    2a28:	01150051 	tsteq	r5, r1, asr r0
    2a2c:	00001317 	andeq	r1, r0, r7, lsl r3
    2a30:	01030201 	tsteq	r3, r1, lsl #4
    2a34:	0000008e 	andeq	r0, r0, lr, lsl #1
    2a38:	0800412c 	stmdaeq	r0, {r2, r3, r5, r8, lr}
    2a3c:	0800414c 	stmdaeq	r0, {r2, r3, r6, r8, lr}
    2a40:	03c65d01 	biceq	r5, r6, #64	; 0x40
    2a44:	5f180000 	svcpl	0x00180000
    2a48:	01000014 	tsteq	r0, r4, lsl r0
    2a4c:	004c0301 	subeq	r0, ip, r1, lsl #6
    2a50:	0cad0000 	stceq	0, cr0, [sp]
    2a54:	dd190000 	ldcle	0, cr0, [r9]
    2a58:	0100000f 	tsteq	r0, pc
    2a5c:	008e0303 	addeq	r0, lr, r3, lsl #6
    2a60:	0ccb0000 	stcleq	0, cr0, [fp], {0}
    2a64:	16000000 	strne	r0, [r0], -r0
    2a68:	00132b01 	andseq	r2, r3, r1, lsl #22
    2a6c:	032f0100 	teqeq	pc, #0	; 0x0
    2a70:	00414c01 	subeq	r4, r1, r1, lsl #24
    2a74:	00415808 	subeq	r5, r1, r8, lsl #16
    2a78:	ed5d0108 	ldfe	f0, [sp, #-32]
    2a7c:	17000003 	strne	r0, [r0, -r3]
    2a80:	0000145f 	andeq	r1, r0, pc, asr r4
    2a84:	4c032e01 	stcmi	14, cr2, [r3], {1}
    2a88:	01000000 	tsteq	r0, r0
    2a8c:	fe1a0050 	mrc2	0, 0, r0, cr10, cr0, {2}
    2a90:	58000001 	stmdapl	r0, {r0}
    2a94:	84080041 	strhi	r0, [r8], #-65
    2a98:	01080041 	tsteq	r8, r1, asr #32
    2a9c:	00040a5d 	andeq	r0, r4, sp, asr sl
    2aa0:	02111b00 	andseq	r1, r1, #0	; 0x0
    2aa4:	0ce90000 	stcleq	0, cr0, [r9]
    2aa8:	1c000000 	stcne	0, cr0, [r0], {0}
    2aac:	0014ab01 	andseq	sl, r4, r1, lsl #22
    2ab0:	03670100 	cmneq	r7, #0	; 0x0
    2ab4:	0001f301 	andeq	pc, r1, r1, lsl #6
    2ab8:	00418400 	subeq	r8, r1, r0, lsl #8
    2abc:	00421808 	subeq	r1, r2, r8, lsl #16
    2ac0:	000d1208 	andeq	r1, sp, r8, lsl #4
    2ac4:	00049d00 	andeq	r9, r4, r0, lsl #26
    2ac8:	136d1800 	cmnne	sp, #0	; 0x0
    2acc:	66010000 	strvs	r0, [r1], -r0
    2ad0:	00003a03 	andeq	r3, r0, r3, lsl #20
    2ad4:	000d3d00 	andeq	r3, sp, r0, lsl #26
    2ad8:	0e451900 	cdpeq	9, 4, cr1, cr5, cr0, {0}
    2adc:	68010000 	stmdavs	r1, {}
    2ae0:	0001f303 	andeq	pc, r1, r3, lsl #6
    2ae4:	000d5b00 	andeq	r5, sp, r0, lsl #22
    2ae8:	01fe1d00 	mvnseq	r1, r0, lsl #26
    2aec:	00200000 	eoreq	r0, r0, r0
    2af0:	6b010000 	blvs	42af8 <__Stack_Size+0x426f8>
    2af4:	00046403 	andeq	r6, r4, r3, lsl #8
    2af8:	00401e00 	subeq	r1, r0, r0, lsl #28
    2afc:	111f0000 	tstne	pc, r0
    2b00:	00000002 	andeq	r0, r0, r2
    2b04:	021e1d00 	andseq	r1, lr, #0	; 0x0
    2b08:	00600000 	rsbeq	r0, r0, r0
    2b0c:	70010000 	andvc	r0, r1, r0
    2b10:	00048403 	andeq	r8, r4, r3, lsl #8
    2b14:	00781e00 	rsbseq	r1, r8, r0, lsl #28
    2b18:	2c1b0000 	ldccs	0, cr0, [fp], {0}
    2b1c:	84000002 	strhi	r0, [r0], #-2
    2b20:	0000000d 	andeq	r0, r0, sp
    2b24:	01fe2000 	mvnseq	r2, r0
    2b28:	00900000 	addseq	r0, r0, r0
    2b2c:	71010000 	tstvc	r1, r0
    2b30:	00a81e03 	adceq	r1, r8, r3, lsl #28
    2b34:	111f0000 	tstne	pc, r0
    2b38:	00000002 	andeq	r0, r0, r2
    2b3c:	011c0000 	tsteq	ip, r0
    2b40:	0000126b 	andeq	r1, r0, fp, ror #4
    2b44:	01026b01 	tsteq	r2, r1, lsl #22
    2b48:	000001f3 	strdeq	r0, [r0], -r3
    2b4c:	08004218 	stmdaeq	r0, {r3, r4, r9, lr}
    2b50:	08004274 	stmdaeq	r0, {r2, r4, r5, r6, r9, lr}
    2b54:	00000dd4 	ldrdeq	r0, [r0], -r4
    2b58:	000004fc 	strdeq	r0, [r0], -ip
    2b5c:	00116818 	andseq	r6, r1, r8, lsl r8
    2b60:	026a0100 	rsbeq	r0, sl, #0	; 0x0
    2b64:	0000004c 	andeq	r0, r0, ip, asr #32
    2b68:	00000dff 	strdeq	r0, [r0], -pc
    2b6c:	00117a18 	andseq	r7, r1, r8, lsl sl
    2b70:	026a0100 	rsbeq	r0, sl, #0	; 0x0
    2b74:	0000004c 	andeq	r0, r0, ip, asr #32
    2b78:	00000e1d 	andeq	r0, r0, sp, lsl lr
    2b7c:	00139618 	andseq	r9, r3, r8, lsl r6
    2b80:	026a0100 	rsbeq	r0, sl, #0	; 0x0
    2b84:	0000004c 	andeq	r0, r0, ip, asr #32
    2b88:	00000e3b 	andeq	r0, r0, fp, lsr lr
    2b8c:	000e4519 	andeq	r4, lr, r9, lsl r5
    2b90:	026c0100 	rsbeq	r0, ip, #0	; 0x0
    2b94:	000001f3 	strdeq	r0, [r0], -r3
    2b98:	00000e59 	andeq	r0, r0, r9, asr lr
    2b9c:	86011c00 	strhi	r1, [r1], -r0, lsl #24
    2ba0:	01000012 	tsteq	r0, r2, lsl r0
    2ba4:	f301021a 	vqsub.u8	d0, d1, d10
    2ba8:	74000001 	strvc	r0, [r0], #-1
    2bac:	10080042 	andne	r0, r8, r2, asr #32
    2bb0:	77080043 	strvc	r0, [r8, -r3, asr #32]
    2bb4:	3b00000e 	blcc	2bf4 <__Stack_Size+0x27f4>
    2bb8:	18000005 	stmdane	r0, {r0, r2}
    2bbc:	00000df7 	strdeq	r0, [r0], -r7
    2bc0:	ae021901 	cdpge	9, 0, cr1, cr2, cr1, {0}
    2bc4:	a2000000 	andge	r0, r0, #0	; 0x0
    2bc8:	1900000e 	stmdbne	r0, {r1, r2, r3}
    2bcc:	00000e45 	andeq	r0, r0, r5, asr #28
    2bd0:	f3021b01 	vqrdmulh.s<illegal width 8>	d1, d2, d1
    2bd4:	c0000001 	andgt	r0, r0, r1
    2bd8:	0000000e 	andeq	r0, r0, lr
    2bdc:	13cf011c 	bicne	r0, pc, #7	; 0x7
    2be0:	cb010000 	blgt	42be8 <__Stack_Size+0x427e8>
    2be4:	01f30101 	mvnseq	r0, r1, lsl #2
    2be8:	43100000 	tstmi	r0, #0	; 0x0
    2bec:	43d00800 	bicsmi	r0, r0, #0	; 0x0
    2bf0:	0ee90800 	cdpeq	8, 14, cr0, cr9, cr0, {0}
    2bf4:	05ba0000 	ldreq	r0, [sl]!
    2bf8:	7b180000 	blvc	602c00 <__Stack_Size+0x602800>
    2bfc:	01000014 	tsteq	r0, r4, lsl r0
    2c00:	003a01ca 	eorseq	r0, sl, sl, asr #3
    2c04:	0f080000 	svceq	0x00080000
    2c08:	9f190000 	svcls	0x00190000
    2c0c:	01000013 	tsteq	r0, r3, lsl r0
    2c10:	004c01cc 	subeq	r0, ip, ip, asr #3
    2c14:	0f260000 	svceq	0x00260000
    2c18:	55190000 	ldrpl	r0, [r9]
    2c1c:	01000013 	tsteq	r0, r3, lsl r0
    2c20:	004c01cc 	subeq	r0, ip, ip, asr #3
    2c24:	0f650000 	svceq	0x00650000
    2c28:	70190000 	andsvc	r0, r9, r0
    2c2c:	01000011 	tsteq	r0, r1, lsl r0
    2c30:	004c01cc 	subeq	r0, ip, ip, asr #3
    2c34:	0f830000 	svceq	0x00830000
    2c38:	d1190000 	tstle	r9, r0
    2c3c:	01000012 	tsteq	r0, r2, lsl r0
    2c40:	004c01cc 	subeq	r0, ip, ip, asr #3
    2c44:	0fa10000 	svceq	0x00a10000
    2c48:	45190000 	ldrmi	r0, [r9]
    2c4c:	0100000e 	tsteq	r0, lr
    2c50:	01f301ce 	mvnseq	r0, lr, asr #3
    2c54:	0fbf0000 	svceq	0x00bf0000
    2c58:	1c000000 	stcne	0, cr0, [r0], {0}
    2c5c:	00141501 	andseq	r1, r4, r1, lsl #10
    2c60:	019a0100 	orrseq	r0, sl, r0, lsl #2
    2c64:	0001f301 	andeq	pc, r1, r1, lsl #6
    2c68:	0043d000 	subeq	sp, r3, r0
    2c6c:	00441408 	subeq	r1, r4, r8, lsl #8
    2c70:	000ffe08 	andeq	pc, pc, r8, lsl #28
    2c74:	00060900 	andeq	r0, r6, r0, lsl #18
    2c78:	2dc71800 	stclcs	8, cr1, [r7]
    2c7c:	99010000 	stmdbls	r1, {}
    2c80:	00003a01 	andeq	r3, r0, r1, lsl #20
    2c84:	00101d00 	andseq	r1, r0, r0, lsl #26
    2c88:	13a41800 	undefined instruction 0x13a41800
    2c8c:	99010000 	stmdbls	r1, {}
    2c90:	00005e01 	andeq	r5, r0, r1, lsl #28
    2c94:	00103b00 	andseq	r3, r0, r0, lsl #22
    2c98:	0e451900 	cdpeq	9, 4, cr1, cr5, cr0, {0}
    2c9c:	9b010000 	blls	42ca4 <__Stack_Size+0x428a4>
    2ca0:	0001f301 	andeq	pc, r1, r1, lsl #6
    2ca4:	00105900 	andseq	r5, r0, r0, lsl #18
    2ca8:	011c0000 	tsteq	ip, r0
    2cac:	00001449 	andeq	r1, r0, r9, asr #8
    2cb0:	01017201 	tsteq	r1, r1, lsl #4
    2cb4:	000001f3 	strdeq	r0, [r0], -r3
    2cb8:	08004414 	stmdaeq	r0, {r2, r4, sl, lr}
    2cbc:	0800444c 	stmdaeq	r0, {r2, r3, r6, sl, lr}
    2cc0:	00001077 	andeq	r1, r0, r7, ror r0
    2cc4:	00000658 	andeq	r0, r0, r8, asr r6
    2cc8:	002dc718 	eoreq	ip, sp, r8, lsl r7
    2ccc:	01710100 	cmneq	r1, r0, lsl #2
    2cd0:	0000003a 	andeq	r0, r0, sl, lsr r0
    2cd4:	00001096 	muleq	r0, r6, r0
    2cd8:	0013a418 	andseq	sl, r3, r8, lsl r4
    2cdc:	01710100 	cmneq	r1, r0, lsl #2
    2ce0:	0000004c 	andeq	r0, r0, ip, asr #32
    2ce4:	000010b4 	strheq	r1, [r0], -r4
    2ce8:	000e4519 	andeq	r4, lr, r9, lsl r5
    2cec:	01730100 	cmneq	r3, r0, lsl #2
    2cf0:	000001f3 	strdeq	r0, [r0], -r3
    2cf4:	000010d2 	ldrdeq	r1, [r0], -r2
    2cf8:	90011c00 	andls	r1, r1, r0, lsl #24
    2cfc:	01000014 	tsteq	r0, r4, lsl r0
    2d00:	f3010137 	veor	d0, d1, d23
    2d04:	4c000001 	stcmi	0, cr0, [r0], {1}
    2d08:	94080044 	strls	r0, [r8], #-68
    2d0c:	f0080044 	undefined instruction 0xf0080044
    2d10:	a7000010 	smladge	r0, r0, r0, r0
    2d14:	18000006 	stmdane	r0, {r1, r2}
    2d18:	00002dc7 	andeq	r2, r0, r7, asr #27
    2d1c:	3a013601 	bcc	50528 <__Stack_Size+0x50128>
    2d20:	0f000000 	svceq	0x00000000
    2d24:	18000011 	stmdane	r0, {r0, r4}
    2d28:	000013a4 	andeq	r1, r0, r4, lsr #7
    2d2c:	3a013601 	bcc	50538 <__Stack_Size+0x50138>
    2d30:	2d000000 	stccs	0, cr0, [r0]
    2d34:	19000011 	stmdbne	r0, {r0, r4}
    2d38:	00000e45 	andeq	r0, r0, r5, asr #28
    2d3c:	f3013801 	vsub.i8	d3, d1, d1
    2d40:	4b000001 	blmi	2d4c <__Stack_Size+0x294c>
    2d44:	00000011 	andeq	r0, r0, r1, lsl r0
    2d48:	11820121 	orrne	r0, r2, r1, lsr #2
    2d4c:	f8010000 	undefined instruction 0xf8010000
    2d50:	0001f301 	andeq	pc, r1, r1, lsl #6
    2d54:	00449400 	subeq	r9, r4, r0, lsl #8
    2d58:	00450c08 	subeq	r0, r5, r8, lsl #24
    2d5c:	00117408 	andseq	r7, r1, r8, lsl #8
    2d60:	0006d400 	andeq	sp, r6, r0, lsl #8
    2d64:	0e452200 	cdpeq	2, 4, cr2, cr5, cr0, {0}
    2d68:	f9010000 	undefined instruction 0xf9010000
    2d6c:	000001f3 	strdeq	r0, [r0], -r3
    2d70:	00001193 	muleq	r0, r3, r1
    2d74:	0b012100 	bleq	4b17c <__Stack_Size+0x4ad7c>
    2d78:	01000012 	tsteq	r0, r2, lsl r0
    2d7c:	01f301d5 	ldrsbeq	r0, [r3, #21]!
    2d80:	450c0000 	strmi	r0, [ip]
    2d84:	45480800 	strbmi	r0, [r8, #-2048]
    2d88:	11bc0800 	undefined instruction 0x11bc0800
    2d8c:	07010000 	streq	r0, [r1, -r0]
    2d90:	45220000 	strmi	r0, [r2]!
    2d94:	0100000e 	tsteq	r0, lr
    2d98:	0001f3d6 	ldrdeq	pc, [r1], -r6
    2d9c:	0011db00 	andseq	sp, r1, r0, lsl #22
    2da0:	01230000 	teqeq	r3, r0
    2da4:	000011b7 	strheq	r1, [r0], -r7
    2da8:	f301ae01 	vcge.f32	d10, d1, d1
    2dac:	48000001 	stmdami	r0, {r0}
    2db0:	90080045 	andls	r0, r8, r5, asr #32
    2db4:	f9080045 	undefined instruction 0xf9080045
    2db8:	12000011 	andne	r0, r0, #17	; 0x11
    2dbc:	000012aa 	andeq	r1, r0, sl, lsr #5
    2dc0:	003aad01 	eorseq	sl, sl, r1, lsl #26
    2dc4:	12240000 	eorne	r0, r4, #0	; 0x0
    2dc8:	45220000 	strmi	r0, [r2]!
    2dcc:	0100000e 	tsteq	r0, lr
    2dd0:	0001f3af 	andeq	pc, r1, pc, lsr #7
    2dd4:	00124200 	andseq	r4, r2, r0, lsl #4
    2dd8:	44000000 	strmi	r0, [r0]
    2ddc:	02000006 	andeq	r0, r0, #6	; 0x6
    2de0:	000b1f00 	andeq	r1, fp, r0, lsl #30
    2de4:	00010400 	andeq	r0, r1, r0, lsl #8
    2de8:	01000000 	tsteq	r0, r0
    2dec:	0000156c 	andeq	r1, r0, ip, ror #10
    2df0:	0000019f 	muleq	r0, pc, r1
    2df4:	08004590 	stmdaeq	r0, {r4, r7, r8, sl, lr}
    2df8:	08004818 	stmdaeq	r0, {r3, r4, fp, lr}
    2dfc:	00000bea 	andeq	r0, r0, sl, ror #23
    2e00:	9a050402 	bls	143e10 <__Stack_Size+0x143a10>
    2e04:	0200002f 	andeq	r0, r0, #47	; 0x2f
    2e08:	00350502 	eorseq	r0, r5, r2, lsl #10
    2e0c:	01020000 	tsteq	r2, r0
    2e10:	0000a006 	andeq	sl, r0, r6
    2e14:	33750300 	cmncc	r5, #0	; 0x0
    2e18:	27020032 	smladxcs	r2, r2, r0, r0
    2e1c:	00000045 	andeq	r0, r0, r5, asr #32
    2e20:	14070402 	strne	r0, [r7], #-1026
    2e24:	03000030 	movweq	r0, #48	; 0x30
    2e28:	00363175 	eorseq	r3, r6, r5, ror r1
    2e2c:	00572802 	subseq	r2, r7, r2, lsl #16
    2e30:	02020000 	andeq	r0, r2, #0	; 0x0
    2e34:	00011f07 	andeq	r1, r1, r7, lsl #30
    2e38:	38750300 	ldmdacc	r5!, {r8, r9}^
    2e3c:	68290200 	stmdavs	r9!, {r9}
    2e40:	02000000 	andeq	r0, r0, #0	; 0x0
    2e44:	009e0801 	addseq	r0, lr, r1, lsl #16
    2e48:	45040000 	strmi	r0, [r4]
    2e4c:	05000000 	streq	r0, [r0]
    2e50:	893b0201 	ldmdbhi	fp!, {r0, r9}
    2e54:	06000000 	streq	r0, [r0], -r0
    2e58:	00000757 	andeq	r0, r0, r7, asr r7
    2e5c:	07770600 	ldrbeq	r0, [r7, -r0, lsl #12]!
    2e60:	00010000 	andeq	r0, r1, r0
    2e64:	0008de07 	andeq	sp, r8, r7, lsl #28
    2e68:	743b0200 	ldrtvc	r0, [fp], #-512
    2e6c:	08000000 	stmdaeq	r0, {}
    2e70:	1c090704 	stcne	7, cr0, [r9], {4}
    2e74:	0a014f03 	beq	56a88 <__Stack_Size+0x56688>
    2e78:	0a000001 	beq	2e84 <__Stack_Size+0x2a84>
    2e7c:	004c5243 	subeq	r5, ip, r3, asr #4
    2e80:	6f015003 	svcvs	0x00015003
    2e84:	02000000 	andeq	r0, r0, #0	; 0x0
    2e88:	430a0023 	movwmi	r0, #40995	; 0xa023
    2e8c:	03004852 	movweq	r4, #2130	; 0x852
    2e90:	006f0151 	rsbeq	r0, pc, r1, asr r1
    2e94:	23020000 	movwcs	r0, #8192	; 0x2000
    2e98:	44490a04 	strbmi	r0, [r9], #-2564
    2e9c:	52030052 	andpl	r0, r3, #82	; 0x52
    2ea0:	00006f01 	andeq	r6, r0, r1, lsl #30
    2ea4:	08230200 	stmdaeq	r3!, {r9}
    2ea8:	52444f0a 	subpl	r4, r4, #40	; 0x28
    2eac:	01530300 	cmpeq	r3, r0, lsl #6
    2eb0:	0000006f 	andeq	r0, r0, pc, rrx
    2eb4:	0b0c2302 	bleq	30bac4 <__Stack_Size+0x30b6c4>
    2eb8:	000007ae 	andeq	r0, r0, lr, lsr #15
    2ebc:	6f015403 	svcvs	0x00015403
    2ec0:	02000000 	andeq	r0, r0, #0	; 0x0
    2ec4:	420a1023 	andmi	r1, sl, #35	; 0x23
    2ec8:	03005252 	movweq	r5, #594	; 0x252
    2ecc:	006f0155 	rsbeq	r0, pc, r5, asr r1
    2ed0:	23020000 	movwcs	r0, #8192	; 0x2000
    2ed4:	09710b14 	ldmdbeq	r1!, {r2, r4, r8, r9, fp}^
    2ed8:	56030000 	strpl	r0, [r3], -r0
    2edc:	00006f01 	andeq	r6, r0, r1, lsl #30
    2ee0:	18230200 	stmdane	r3!, {r9}
    2ee4:	14db0c00 	ldrbne	r0, [fp], #3072
    2ee8:	57030000 	strpl	r0, [r3, -r0]
    2eec:	00009701 	andeq	r9, r0, r1, lsl #14
    2ef0:	03180900 	tsteq	r8, #0	; 0x0
    2ef4:	014d015a 	cmpeq	sp, sl, asr r1
    2ef8:	b30b0000 	movwlt	r0, #45056	; 0xb000
    2efc:	03000016 	movweq	r0, #22	; 0x16
    2f00:	006f015b 	rsbeq	r0, pc, fp, asr r1
    2f04:	23020000 	movwcs	r0, #8192	; 0x2000
    2f08:	16980b00 	ldrne	r0, [r8], r0, lsl #22
    2f0c:	5c030000 	stcpl	0, cr0, [r3], {0}
    2f10:	00006f01 	andeq	r6, r0, r1, lsl #30
    2f14:	04230200 	strteq	r0, [r3], #-512
    2f18:	0015650b 	andseq	r6, r5, fp, lsl #10
    2f1c:	015d0300 	cmpeq	sp, r0, lsl #6
    2f20:	0000015d 	andeq	r0, r0, sp, asr r1
    2f24:	00082302 	andeq	r2, r8, r2, lsl #6
    2f28:	0000450d 	andeq	r4, r0, sp, lsl #10
    2f2c:	00015d00 	andeq	r5, r1, r0, lsl #26
    2f30:	00940e00 	addseq	r0, r4, r0, lsl #28
    2f34:	00030000 	andeq	r0, r3, r0
    2f38:	00014d04 	andeq	r4, r1, r4, lsl #26
    2f3c:	04010500 	streq	r0, [r1], #-1280
    2f40:	00017d23 	andeq	r7, r1, r3, lsr #26
    2f44:	07cb0600 	strbeq	r0, [fp, r0, lsl #12]
    2f48:	06010000 	streq	r0, [r1], -r0
    2f4c:	000007ed 	andeq	r0, r0, sp, ror #15
    2f50:	09230602 	stmdbeq	r3!, {r1, r9, sl}
    2f54:	00030000 	andeq	r0, r3, r0
    2f58:	0008cc07 	andeq	ip, r8, r7, lsl #24
    2f5c:	62270400 	eorvs	r0, r7, #0	; 0x0
    2f60:	05000001 	streq	r0, [r0, #-1]
    2f64:	c22e0401 	eorgt	r0, lr, #16777216	; 0x1000000
    2f68:	06000001 	streq	r0, [r0], -r1
    2f6c:	000008a6 	andeq	r0, r0, r6, lsr #17
    2f70:	095b0600 	ldmdbeq	fp, {r9, sl}^
    2f74:	06040000 	streq	r0, [r4], -r0
    2f78:	000008b4 	strheq	r0, [r0], -r4
    2f7c:	08980628 	ldmeq	r8, {r3, r5, r9, sl}
    2f80:	00c80000 	sbceq	r0, r8, r0
    2f84:	0007dc06 	andeq	sp, r7, r6, lsl #24
    2f88:	ff061400 	undefined instruction 0xff061400
    2f8c:	10000008 	andne	r0, r0, r8
    2f90:	00097606 	andeq	r7, r9, r6, lsl #12
    2f94:	5f061c00 	svcpl	0x00061c00
    2f98:	18000007 	stmdane	r0, {r0, r1, r2}
    2f9c:	094a0700 	stmdbeq	sl, {r8, r9, sl}^
    2fa0:	36040000 	strcc	r0, [r4], -r0
    2fa4:	00000188 	andeq	r0, r0, r8, lsl #3
    2fa8:	3f04040f 	svccc	0x0004040f
    2fac:	00000200 	andeq	r0, r0, r0, lsl #4
    2fb0:	00072810 	andeq	r2, r7, r0, lsl r8
    2fb4:	4c400400 	cfstrdmi	mvd0, [r0], {0}
    2fb8:	02000000 	andeq	r0, r0, #0	; 0x0
    2fbc:	43100023 	tstmi	r0, #35	; 0x23
    2fc0:	04000008 	streq	r0, [r0], #-8
    2fc4:	00017d41 	andeq	r7, r1, r1, asr #26
    2fc8:	02230200 	eoreq	r0, r3, #0	; 0x0
    2fcc:	0008c210 	andeq	ip, r8, r0, lsl r2
    2fd0:	c2420400 	subgt	r0, r2, #0	; 0x0
    2fd4:	02000001 	andeq	r0, r0, #1	; 0x1
    2fd8:	07000323 	streq	r0, [r0, -r3, lsr #6]
    2fdc:	00000810 	andeq	r0, r0, r0, lsl r8
    2fe0:	01cd4304 	biceq	r4, sp, r4, lsl #6
    2fe4:	01050000 	tsteq	r5, r0
    2fe8:	02204704 	eoreq	r4, r0, #1048576	; 0x100000
    2fec:	36060000 	strcc	r0, [r6], -r0
    2ff0:	00000015 	andeq	r0, r0, r5, lsl r0
    2ff4:	0014ef06 	andseq	lr, r4, r6, lsl #30
    2ff8:	07000100 	streq	r0, [r0, -r0, lsl #2]
    2ffc:	0000168e 	andeq	r1, r0, lr, lsl #13
    3000:	020b4904 	andeq	r4, fp, #65536	; 0x10000
    3004:	01110000 	tsteq	r1, r0
    3008:	0000155b 	andeq	r1, r0, fp, asr r5
    300c:	90017d01 	andls	r7, r1, r1, lsl #26
    3010:	36080045 	strcc	r0, [r8], -r5, asr #32
    3014:	60080046 	andvs	r0, r8, r6, asr #32
    3018:	af000012 	svcge	0x00000012
    301c:	12000002 	andne	r0, r0, #2	; 0x2
    3020:	0000169d 	muleq	r0, sp, r6
    3024:	02af7c01 	adceq	r7, pc, #256	; 0x100
    3028:	50010000 	andpl	r0, r1, r0
    302c:	0016a313 	andseq	sl, r6, r3, lsl r3
    3030:	b57c0100 	ldrblt	r0, [ip, #-256]!
    3034:	8b000002 	blhi	3044 <__Stack_Size+0x2c44>
    3038:	14000012 	strne	r0, [r0], #-18
    303c:	00001602 	andeq	r1, r0, r2, lsl #12
    3040:	003a7e01 	eorseq	r7, sl, r1, lsl #28
    3044:	57010000 	strpl	r0, [r1, -r0]
    3048:	00165f14 	andseq	r5, r6, r4, lsl pc
    304c:	3a7e0100 	bcc	1f83454 <__Stack_Size+0x1f83054>
    3050:	01000000 	tsteq	r0, r0
    3054:	14e8145c 	strbtne	r1, [r8], #1116
    3058:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
    305c:	0000003a 	andeq	r0, r0, sl, lsr r0
    3060:	70155101 	andsvc	r5, r5, r1, lsl #2
    3064:	0100736f 	tsteq	r0, pc, ror #6
    3068:	00003a7e 	andeq	r3, r0, lr, ror sl
    306c:	0012b400 	andseq	fp, r2, r0, lsl #8
    3070:	0e901400 	cdpeq	4, 9, cr1, cr0, cr0, {0}
    3074:	7f010000 	svcvc	0x00010000
    3078:	0000003a 	andeq	r0, r0, sl, lsr r0
    307c:	8f165401 	svchi	0x00165401
    3080:	01000015 	tsteq	r0, r5, lsl r0
    3084:	00003a7f 	andeq	r3, r0, pc, ror sl
    3088:	04170000 	ldreq	r0, [r7]
    308c:	0000010a 	andeq	r0, r0, sl, lsl #2
    3090:	02000417 	andeq	r0, r0, #385875968	; 0x17000000
    3094:	01180000 	tsteq	r8, r0
    3098:	0000151f 	andeq	r1, r0, pc, lsl r5
    309c:	3801e601 	stmdacc	r1, {r0, r9, sl, sp, lr, pc}
    30a0:	48080046 	stmdami	r8, {r1, r2, r6}
    30a4:	01080046 	tsteq	r8, r6, asr #32
    30a8:	0002e05d 	andeq	lr, r2, sp, asr r0
    30ac:	16a31200 	strtne	r1, [r3], r0, lsl #4
    30b0:	e5010000 	str	r0, [r1]
    30b4:	000002b5 	strheq	r0, [r0], -r5
    30b8:	19005001 	stmdbne	r0, {r0, ip, lr}
    30bc:	0015d501 	andseq	sp, r5, r1, lsl #10
    30c0:	01f70100 	mvnseq	r0, r0, lsl #2
    30c4:	0000005e 	andeq	r0, r0, lr, asr r0
    30c8:	08004648 	stmdaeq	r0, {r3, r6, r9, sl, lr}
    30cc:	08004654 	stmdaeq	r0, {r2, r4, r6, r9, sl, lr}
    30d0:	03235d01 	teqeq	r3, #64	; 0x40
    30d4:	9d130000 	ldcls	0, cr0, [r3]
    30d8:	01000016 	tsteq	r0, r6, lsl r0
    30dc:	0002aff6 	strdeq	sl, [r2], -r6
    30e0:	0012e800 	andseq	lr, r2, r0, lsl #16
    30e4:	07281200 	streq	r1, [r8, -r0, lsl #4]!
    30e8:	f6010000 	undefined instruction 0xf6010000
    30ec:	0000004c 	andeq	r0, r0, ip, asr #32
    30f0:	dd165101 	ldfles	f5, [r6, #-4]
    30f4:	0100000f 	tsteq	r0, pc
    30f8:	00005ef8 	strdeq	r5, [r0], -r8
    30fc:	011a0000 	tsteq	sl, r0
    3100:	00001631 	andeq	r1, r0, r1, lsr r6
    3104:	01011101 	tsteq	r1, r1, lsl #2
    3108:	0000004c 	andeq	r0, r0, ip, asr #32
    310c:	08004654 	stmdaeq	r0, {r2, r4, r6, r9, sl, lr}
    3110:	0800465a 	stmdaeq	r0, {r1, r3, r4, r6, r9, sl, lr}
    3114:	03505d01 	cmpeq	r0, #64	; 0x40
    3118:	9d1b0000 	ldcls	0, cr0, [fp]
    311c:	01000016 	tsteq	r0, r6, lsl r0
    3120:	02af0110 	adceq	r0, pc, #4	; 0x4
    3124:	12fb0000 	rscsne	r0, fp, #0	; 0x0
    3128:	1a000000 	bne	3130 <__Stack_Size+0x2d30>
    312c:	0016b801 	andseq	fp, r6, r1, lsl #16
    3130:	01220100 	teqeq	r2, r0, lsl #2
    3134:	00005e01 	andeq	r5, r0, r1, lsl #28
    3138:	00465c00 	subeq	r5, r6, r0, lsl #24
    313c:	00466808 	subeq	r6, r6, r8, lsl #16
    3140:	975d0108 	ldrbls	r0, [sp, -r8, lsl #2]
    3144:	1b000003 	blne	3158 <__Stack_Size+0x2d58>
    3148:	0000169d 	muleq	r0, sp, r6
    314c:	af012101 	svcge	0x00012101
    3150:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    3154:	1c000013 	stcne	0, cr0, [r0], {19}
    3158:	00000728 	andeq	r0, r0, r8, lsr #14
    315c:	4c012101 	stfmis	f2, [r1], {1}
    3160:	01000000 	tsteq	r0, r0
    3164:	0fdd1d51 	svceq	0x00dd1d51
    3168:	23010000 	movwcs	r0, #4096	; 0x1000
    316c:	00005e01 	andeq	r5, r0, r1, lsl #28
    3170:	011a0000 	tsteq	sl, r0
    3174:	000014f7 	strdeq	r1, [r0], -r7
    3178:	01013c01 	tsteq	r1, r1, lsl #24
    317c:	0000004c 	andeq	r0, r0, ip, asr #32
    3180:	08004668 	stmdaeq	r0, {r3, r5, r6, r9, sl, lr}
    3184:	0800466e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r9, sl, lr}
    3188:	03c45d01 	biceq	r5, r4, #64	; 0x40
    318c:	9d1b0000 	ldcls	0, cr0, [fp]
    3190:	01000016 	tsteq	r0, r6, lsl r0
    3194:	02af013b 	adceq	r0, pc, #-1073741810	; 0xc000000e
    3198:	13210000 	teqne	r1, #0	; 0x0
    319c:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    31a0:	00154e01 	andseq	r4, r5, r1, lsl #28
    31a4:	014e0100 	cmpeq	lr, r0, lsl #2
    31a8:	00467001 	subeq	r7, r6, r1
    31ac:	00467408 	subeq	r7, r6, r8, lsl #8
    31b0:	f95d0108 	undefined instruction 0xf95d0108
    31b4:	1c000003 	stcne	0, cr0, [r0], {3}
    31b8:	0000169d 	muleq	r0, sp, r6
    31bc:	af014d01 	svcge	0x00014d01
    31c0:	01000002 	tsteq	r0, r2
    31c4:	07281c50 	undefined
    31c8:	4d010000 	stcmi	0, cr0, [r1]
    31cc:	00004c01 	andeq	r4, r0, r1, lsl #24
    31d0:	00510100 	subseq	r0, r1, r0, lsl #2
    31d4:	15eb011e 	strbne	r0, [fp, #286]!
    31d8:	61010000 	tstvs	r1, r0
    31dc:	46740101 	ldrbtmi	r0, [r4], -r1, lsl #2
    31e0:	46780800 	ldrbtmi	r0, [r8], -r0, lsl #16
    31e4:	5d010800 	stcpl	8, cr0, [r1]
    31e8:	0000042e 	andeq	r0, r0, lr, lsr #8
    31ec:	00169d1c 	andseq	r9, r6, ip, lsl sp
    31f0:	01600100 	cmneq	r0, r0, lsl #2
    31f4:	000002af 	andeq	r0, r0, pc, lsr #5
    31f8:	281c5001 	ldmdacs	ip, {r0, ip, lr}
    31fc:	01000007 	tsteq	r0, r7
    3200:	004c0160 	subeq	r0, ip, r0, ror #2
    3204:	51010000 	tstpl	r1, r0
    3208:	40011e00 	andmi	r1, r1, r0, lsl #28
    320c:	01000015 	tsteq	r0, r5, lsl r0
    3210:	78010177 	stmdavc	r1, {r0, r1, r2, r4, r5, r6, r8}
    3214:	82080046 	andhi	r0, r8, #70	; 0x46
    3218:	01080046 	tsteq	r8, r6, asr #32
    321c:	0004715d 	andeq	r7, r4, sp, asr r1
    3220:	169d1c00 	ldrne	r1, [sp], r0, lsl #24
    3224:	76010000 	strvc	r0, [r1], -r0
    3228:	0002af01 	andeq	sl, r2, r1, lsl #30
    322c:	1c500100 	ldfnee	f0, [r0], {0}
    3230:	00000728 	andeq	r0, r0, r8, lsr #14
    3234:	4c017601 	stcmi	6, cr7, [r1], {1}
    3238:	01000000 	tsteq	r0, r0
    323c:	152f1c51 	strne	r1, [pc, #-3153]!	; 25f3 <__Stack_Size+0x21f3>
    3240:	76010000 	strvc	r0, [r1], -r0
    3244:	00022001 	andeq	r2, r2, r1
    3248:	00520100 	subseq	r0, r2, r0, lsl #2
    324c:	166a011e 	undefined
    3250:	91010000 	tstls	r1, r0
    3254:	46840101 	strmi	r0, [r4], r1, lsl #2
    3258:	46880800 	strmi	r0, [r8], r0, lsl #16
    325c:	5d010800 	stcpl	8, cr0, [r1]
    3260:	000004a6 	andeq	r0, r0, r6, lsr #9
    3264:	00169d1c 	andseq	r9, r6, ip, lsl sp
    3268:	01900100 	orrseq	r0, r0, r0, lsl #2
    326c:	000002af 	andeq	r0, r0, pc, lsr #5
    3270:	fa1c5001 	blx	71727c <__Stack_Size+0x716e7c>
    3274:	01000015 	tsteq	r0, r5, lsl r0
    3278:	004c0190 	umaaleq	r0, ip, r0, r1
    327c:	51010000 	tstpl	r1, r0
    3280:	4c011e00 	stcmi	14, cr1, [r1], {0}
    3284:	01000016 	tsteq	r0, r6, lsl r0
    3288:	880101a3 	stmdahi	r1, {r0, r1, r5, r7, r8}
    328c:	98080046 	stmdals	r8, {r1, r2, r6}
    3290:	01080046 	tsteq	r8, r6, asr #32
    3294:	0004e95d 	andeq	lr, r4, sp, asr r9
    3298:	169d1c00 	ldrne	r1, [sp], r0, lsl #24
    329c:	a2010000 	andge	r0, r1, #0	; 0x0
    32a0:	0002af01 	andeq	sl, r2, r1, lsl #30
    32a4:	1c500100 	ldfnee	f0, [r0], {0}
    32a8:	00000728 	andeq	r0, r0, r8, lsr #14
    32ac:	4c01a201 	sfmmi	f2, 1, [r1], {1}
    32b0:	01000000 	tsteq	r0, r0
    32b4:	6d741f51 	ldclvs	15, cr1, [r4, #-324]!
    32b8:	a4010070 	strge	r0, [r1], #-112
    32bc:	00003a01 	andeq	r3, r0, r1, lsl #20
    32c0:	00530100 	subseq	r0, r3, r0, lsl #2
    32c4:	15b3011e 	ldrne	r0, [r3, #286]!
    32c8:	c4010000 	strgt	r0, [r1]
    32cc:	46980101 	ldrmi	r0, [r8], r1, lsl #2
    32d0:	46b80800 	ldrtmi	r0, [r8], r0, lsl #16
    32d4:	5d010800 	stcpl	8, cr0, [r1]
    32d8:	00000530 	andeq	r0, r0, r0, lsr r5
    32dc:	0015971c 	andseq	r9, r5, ip, lsl r7
    32e0:	01c30100 	biceq	r0, r3, r0, lsl #2
    32e4:	0000005e 	andeq	r0, r0, lr, asr r0
    32e8:	221b5001 	andscs	r5, fp, #1	; 0x1
    32ec:	01000016 	tsteq	r0, r6, lsl r0
    32f0:	005e01c3 	subseq	r0, lr, r3, asr #3
    32f4:	13340000 	teqne	r4, #0	; 0x0
    32f8:	90200000 	eorls	r0, r0, r0
    32fc:	0100000e 	tsteq	r0, lr
    3300:	003a01c5 	eorseq	r0, sl, r5, asr #3
    3304:	13470000 	movtne	r0, #28672	; 0x7000
    3308:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    330c:	00150b01 	andseq	r0, r5, r1, lsl #22
    3310:	01dd0100 	bicseq	r0, sp, r0, lsl #2
    3314:	0046b801 	subeq	fp, r6, r1, lsl #16
    3318:	0046c408 	subeq	ip, r6, r8, lsl #8
    331c:	575d0108 	ldrbpl	r0, [sp, -r8, lsl #2]
    3320:	1c000005 	stcne	0, cr0, [r0], {5}
    3324:	00000df7 	strdeq	r0, [r0], -r7
    3328:	8901dc01 	stmdbhi	r1, {r0, sl, fp, ip, lr, pc}
    332c:	01000000 	tsteq	r0, r0
    3330:	01210050 	qsubeq	r0, r0, r1
    3334:	0000160e 	andeq	r1, r0, lr, lsl #12
    3338:	01020801 	tsteq	r2, r1, lsl #16
    333c:	080046c4 	stmdaeq	r0, {r2, r6, r7, r9, sl, lr}
    3340:	08004724 	stmdaeq	r0, {r2, r5, r8, r9, sl, lr}
    3344:	00001386 	andeq	r1, r0, r6, lsl #7
    3348:	000005c6 	andeq	r0, r0, r6, asr #11
    334c:	0015ca1c 	andseq	ip, r5, ip, lsl sl
    3350:	02070100 	andeq	r0, r7, #0	; 0x0
    3354:	0000003a 	andeq	r0, r0, sl, lsr r0
    3358:	f71b5001 	undefined instruction 0xf71b5001
    335c:	0100000d 	tsteq	r0, sp
    3360:	00890207 	addeq	r0, r9, r7, lsl #4
    3364:	13a50000 	undefined instruction 0x13a50000
    3368:	741f0000 	ldrvc	r0, [pc], #0	; 3370 <__Stack_Size+0x2f70>
    336c:	0100706d 	tsteq	r0, sp, rrx
    3370:	003a0209 	eorseq	r0, sl, r9, lsl #4
    3374:	54010000 	strpl	r0, [r1]
    3378:	0016751d 	andseq	r7, r6, sp, lsl r5
    337c:	02090100 	andeq	r0, r9, #0	; 0x0
    3380:	0000003a 	andeq	r0, r0, sl, lsr r0
    3384:	000e9020 	andeq	r9, lr, r0, lsr #32
    3388:	02090100 	andeq	r0, r9, #0	; 0x0
    338c:	0000003a 	andeq	r0, r0, sl, lsr r0
    3390:	000013c3 	andeq	r1, r0, r3, asr #7
    3394:	0016441d 	andseq	r4, r6, sp, lsl r4
    3398:	02090100 	andeq	r0, r9, #0	; 0x0
    339c:	0000003a 	andeq	r0, r0, sl, lsr r0
    33a0:	7a012100 	bvc	4b7a8 <__Stack_Size+0x4b3a8>
    33a4:	01000016 	tsteq	r0, r6, lsl r0
    33a8:	2401023a 	strcs	r0, [r1], #-570
    33ac:	58080047 	stmdapl	r8, {r0, r1, r2, r6}
    33b0:	02080047 	andeq	r0, r8, #71	; 0x47
    33b4:	0d000014 	stceq	0, cr0, [r0, #-80]
    33b8:	1b000006 	blne	33d8 <__Stack_Size+0x2fd8>
    33bc:	00001597 	muleq	r0, r7, r5
    33c0:	5e023901 	cdppl	9, 0, cr3, cr2, cr1, {0}
    33c4:	21000000 	tstcs	r0, r0
    33c8:	1b000014 	blne	3420 <__Stack_Size+0x3020>
    33cc:	00001622 	andeq	r1, r0, r2, lsr #12
    33d0:	5e023901 	cdppl	9, 0, cr3, cr2, cr1, {0}
    33d4:	34000000 	strcc	r0, [r0]
    33d8:	22000014 	andcs	r0, r0, #20	; 0x14
    33dc:	00706d74 	rsbseq	r6, r0, r4, ror sp
    33e0:	3a023b01 	bcc	91fec <__Stack_Size+0x91bec>
    33e4:	00000000 	andeq	r0, r0, r0
    33e8:	16cf0123 	strbne	r0, [pc], r3, lsr #2
    33ec:	6c010000 	stcvs	0, cr0, [r1], {0}
    33f0:	00475801 	subeq	r5, r7, r1, lsl #16
    33f4:	00477008 	subeq	r7, r7, r8
    33f8:	00144708 	andseq	r4, r4, r8, lsl #14
    33fc:	a7012400 	strge	r2, [r1, -r0, lsl #8]
    3400:	01000015 	tsteq	r0, r5, lsl r0
    3404:	47700134 	undefined
    3408:	48180800 	ldmdami	r8, {fp}
    340c:	14720800 	ldrbtne	r0, [r2], #-2048
    3410:	9d130000 	ldcls	0, cr0, [r3]
    3414:	01000016 	tsteq	r0, r6, lsl r0
    3418:	0002af33 	andeq	sl, r2, r3, lsr pc
    341c:	00149d00 	andseq	r9, r4, r0, lsl #26
    3420:	e3000000 	movw	r0, #0	; 0x0
    3424:	02000008 	andeq	r0, r0, #8	; 0x8
    3428:	000d4400 	andeq	r4, sp, r0, lsl #8
    342c:	00010400 	andeq	r0, r1, r0, lsl #8
    3430:	01000000 	tsteq	r0, r0
    3434:	000017d2 	ldrdeq	r1, [r0], -r2
    3438:	0000019f 	muleq	r0, pc, r1
    343c:	08004818 	stmdaeq	r0, {r3, r4, fp, lr}
    3440:	08004b9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, fp, lr}
    3444:	00000d62 	andeq	r0, r0, r2, ror #26
    3448:	9a050402 	bls	144458 <__Stack_Size+0x144058>
    344c:	0200002f 	andeq	r0, r0, #47	; 0x2f
    3450:	00350502 	eorseq	r0, r5, r2, lsl #10
    3454:	01020000 	tsteq	r2, r0
    3458:	0000a006 	andeq	sl, r0, r6
    345c:	33750300 	cmncc	r5, #0	; 0x0
    3460:	27020032 	smladxcs	r2, r2, r0, r0
    3464:	00000045 	andeq	r0, r0, r5, asr #32
    3468:	14070402 	strne	r0, [r7], #-1026
    346c:	03000030 	movweq	r0, #48	; 0x30
    3470:	00363175 	eorseq	r3, r6, r5, ror r1
    3474:	00572802 	subseq	r2, r7, r2, lsl #16
    3478:	02020000 	andeq	r0, r2, #0	; 0x0
    347c:	00011f07 	andeq	r1, r1, r7, lsl #30
    3480:	38750300 	ldmdacc	r5!, {r8, r9}^
    3484:	68290200 	stmdavs	r9!, {r9}
    3488:	02000000 	andeq	r0, r0, #0	; 0x0
    348c:	009e0801 	addseq	r0, lr, r1, lsl #16
    3490:	45040000 	strmi	r0, [r4]
    3494:	05000000 	streq	r0, [r0]
    3498:	0000006f 	andeq	r0, r0, pc, rrx
    349c:	39020106 	stmdbcc	r2, {r1, r2, r8}
    34a0:	0000008e 	andeq	r0, r0, lr, lsl #1
    34a4:	00153a07 	andseq	r3, r5, r7, lsl #20
    34a8:	53080000 	movwpl	r0, #32768	; 0x8000
    34ac:	01005445 	tsteq	r0, r5, asr #8
    34b0:	1c790900 	ldclne	9, cr0, [r9]
    34b4:	39020000 	stmdbcc	r2, {}
    34b8:	00000079 	andeq	r0, r0, r9, ror r0
    34bc:	3b020106 	blcc	838dc <__Stack_Size+0x834dc>
    34c0:	000000ae 	andeq	r0, r0, lr, lsr #1
    34c4:	00075707 	andeq	r5, r7, r7, lsl #14
    34c8:	77070000 	strvc	r0, [r7, -r0]
    34cc:	01000007 	tsteq	r0, r7
    34d0:	08de0900 	ldmeq	lr, {r8, fp}^
    34d4:	3b020000 	blcc	834dc <__Stack_Size+0x830dc>
    34d8:	00000099 	muleq	r0, r9, r0
    34dc:	0b07040a 	bleq	1c450c <__Stack_Size+0x1c410c>
    34e0:	8203033c 	andhi	r0, r3, #-268435456	; 0xf0000000
    34e4:	00017501 	andeq	r7, r1, r1, lsl #10
    34e8:	19ca0c00 	stmibne	sl, {sl, fp}^
    34ec:	83030000 	movwhi	r0, #12288	; 0x3000
    34f0:	00018501 	andeq	r8, r1, r1, lsl #10
    34f4:	00230200 	eoreq	r0, r3, r0, lsl #4
    34f8:	0001420c 	andeq	r4, r1, ip, lsl #4
    34fc:	01840300 	orreq	r0, r4, r0, lsl #6
    3500:	0000018a 	andeq	r0, r0, sl, lsl #3
    3504:	0c082302 	stceq	3, cr2, [r8], {2}
    3508:	0000198e 	andeq	r1, r0, lr, lsl #19
    350c:	9a018503 	bls	64920 <__Stack_Size+0x64520>
    3510:	03000001 	movweq	r0, #1	; 0x1
    3514:	0c018023 	stceq	0, cr8, [r1], {35}
    3518:	0000185a 	andeq	r1, r0, sl, asr r8
    351c:	8a018603 	bhi	64d30 <__Stack_Size+0x64930>
    3520:	03000001 	movweq	r0, #1	; 0x1
    3524:	0c018823 	stceq	8, cr8, [r1], {35}
    3528:	000019a4 	andeq	r1, r0, r4, lsr #19
    352c:	9f018703 	svcls	0x00018703
    3530:	03000001 	movweq	r0, #1	; 0x1
    3534:	0c028023 	stceq	0, cr8, [r2], {35}
    3538:	0000003f 	andeq	r0, r0, pc, lsr r0
    353c:	8a018803 	bhi	65550 <__Stack_Size+0x65150>
    3540:	03000001 	movweq	r0, #1	; 0x1
    3544:	0c028823 	stceq	8, cr8, [r2], {35}
    3548:	0000191a 	andeq	r1, r0, sl, lsl r9
    354c:	a4018903 	strge	r8, [r1], #-2307
    3550:	03000001 	movweq	r0, #1	; 0x1
    3554:	0c038023 	stceq	0, cr8, [r3], {35}
    3558:	00000156 	andeq	r0, r0, r6, asr r1
    355c:	8a018a03 	bhi	65d70 <__Stack_Size+0x65970>
    3560:	03000001 	movweq	r0, #1	; 0x1
    3564:	0c038823 	stceq	8, cr8, [r3], {35}
    3568:	000016df 	ldrdeq	r1, [r0], -pc
    356c:	a9018b03 	stmdbge	r1, {r0, r1, r8, r9, fp, pc}
    3570:	03000001 	movweq	r0, #1	; 0x1
    3574:	0c048023 	stceq	0, cr8, [r4], {35}
    3578:	00000049 	andeq	r0, r0, r9, asr #32
    357c:	ae018c03 	cdpge	12, 0, cr8, cr1, cr3, {0}
    3580:	03000001 	movweq	r0, #1	; 0x1
    3584:	0d048823 	stceq	8, cr8, [r4, #-140]
    3588:	00525049 	subseq	r5, r2, r9, asr #32
    358c:	ce018d03 	cdpgt	13, 0, cr8, cr1, cr3, {0}
    3590:	03000001 	movweq	r0, #1	; 0x1
    3594:	00068023 	andeq	r8, r6, r3, lsr #32
    3598:	0000450e 	andeq	r4, r0, lr, lsl #10
    359c:	00018500 	andeq	r8, r1, r0, lsl #10
    35a0:	00b90f00 	adcseq	r0, r9, r0, lsl #30
    35a4:	00010000 	andeq	r0, r1, r0
    35a8:	00017504 	andeq	r7, r1, r4, lsl #10
    35ac:	003a0e00 	eorseq	r0, sl, r0, lsl #28
    35b0:	019a0000 	orrseq	r0, sl, r0
    35b4:	b90f0000 	stmdblt	pc, {}
    35b8:	1d000000 	stcne	0, cr0, [r0]
    35bc:	01750400 	cmneq	r5, r0, lsl #8
    35c0:	75040000 	strvc	r0, [r4]
    35c4:	04000001 	streq	r0, [r0], #-1
    35c8:	00000175 	andeq	r0, r0, r5, ror r1
    35cc:	00017504 	andeq	r7, r1, r4, lsl #10
    35d0:	003a0e00 	eorseq	r0, sl, r0, lsl #28
    35d4:	01be0000 	undefined instruction 0x01be0000
    35d8:	b90f0000 	stmdblt	pc, {}
    35dc:	3d000000 	stccc	0, cr0, [r0]
    35e0:	00450e00 	subeq	r0, r5, r0, lsl #28
    35e4:	01ce0000 	biceq	r0, lr, r0
    35e8:	b90f0000 	stmdblt	pc, {}
    35ec:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    35f0:	01be0400 	undefined instruction 0x01be0400
    35f4:	40100000 	andsmi	r0, r0, r0
    35f8:	af019103 	svcge	0x00019103
    35fc:	0c000002 	stceq	0, cr0, [r0], {2}
    3600:	000017fd 	strdeq	r1, [r0], -sp
    3604:	74019203 	strvc	r9, [r1], #-515
    3608:	02000000 	andeq	r0, r0, #0	; 0x0
    360c:	550c0023 	strpl	r0, [ip, #-35]
    3610:	03000018 	movweq	r0, #24	; 0x18
    3614:	006f0193 	mlseq	pc, r3, r1, r0
    3618:	23020000 	movwcs	r0, #8192	; 0x2000
    361c:	199f0c04 	ldmibne	pc, {r2, sl, fp}
    3620:	94030000 	strls	r0, [r3]
    3624:	00006f01 	andeq	r6, r0, r1, lsl #30
    3628:	08230200 	stmdaeq	r3!, {r9}
    362c:	0019000c 	andseq	r0, r9, ip
    3630:	01950300 	orrseq	r0, r5, r0, lsl #6
    3634:	0000006f 	andeq	r0, r0, pc, rrx
    3638:	0d0c2302 	stceq	3, cr2, [ip, #-8]
    363c:	00524353 	subseq	r4, r2, r3, asr r3
    3640:	6f019603 	svcvs	0x00019603
    3644:	02000000 	andeq	r0, r0, #0	; 0x0
    3648:	430d1023 	movwmi	r1, #53283	; 0xd023
    364c:	03005243 	movweq	r5, #579	; 0x243
    3650:	006f0197 	mlseq	pc, r7, r1, r0
    3654:	23020000 	movwcs	r0, #8192	; 0x2000
    3658:	19290c14 	stmdbne	r9!, {r2, r4, sl, fp}
    365c:	98030000 	stmdals	r3, {}
    3660:	0002bf01 	andeq	fp, r2, r1, lsl #30
    3664:	18230200 	stmdane	r3!, {r9}
    3668:	00192e0c 	andseq	r2, r9, ip, lsl #28
    366c:	01990300 	orrseq	r0, r9, r0, lsl #6
    3670:	0000006f 	andeq	r0, r0, pc, rrx
    3674:	0c242302 	stceq	3, cr2, [r4], #-8
    3678:	000018db 	ldrdeq	r1, [r0], -fp
    367c:	6f019a03 	svcvs	0x00019a03
    3680:	02000000 	andeq	r0, r0, #0	; 0x0
    3684:	ae0c2823 	cdpge	8, 0, cr2, cr12, cr3, {1}
    3688:	03000019 	movweq	r0, #25	; 0x19
    368c:	006f019b 	mlseq	pc, fp, r1, r0
    3690:	23020000 	movwcs	r0, #8192	; 0x2000
    3694:	19a90c2c 	stmibne	r9!, {r2, r3, r5, sl, fp}
    3698:	9c030000 	stcls	0, cr0, [r3], {0}
    369c:	00006f01 	andeq	r6, r0, r1, lsl #30
    36a0:	30230200 	eorcc	r0, r3, r0, lsl #4
    36a4:	0019440c 	andseq	r4, r9, ip, lsl #8
    36a8:	019d0300 	orrseq	r0, sp, r0, lsl #6
    36ac:	0000006f 	andeq	r0, r0, pc, rrx
    36b0:	0c342302 	ldceq	3, cr2, [r4], #-8
    36b4:	000018b2 	strheq	r1, [r0], -r2
    36b8:	6f019e03 	svcvs	0x00019e03
    36bc:	02000000 	andeq	r0, r0, #0	; 0x0
    36c0:	c50c3823 	strgt	r3, [ip, #-2083]
    36c4:	03000019 	movweq	r0, #25	; 0x19
    36c8:	006f019f 	mlseq	pc, pc, r1, r0
    36cc:	23020000 	movwcs	r0, #8192	; 0x2000
    36d0:	450e003c 	strmi	r0, [lr, #-60]
    36d4:	bf000000 	svclt	0x00000000
    36d8:	0f000002 	svceq	0x00000002
    36dc:	000000b9 	strheq	r0, [r0], -r9
    36e0:	af040002 	svcge	0x00040002
    36e4:	11000002 	tstne	r0, r2
    36e8:	051b0404 	ldreq	r0, [fp, #-1028]
    36ec:	12000003 	andne	r0, r0, #3	; 0x3
    36f0:	0000086d 	andeq	r0, r0, sp, ror #16
    36f4:	005e1c04 	subseq	r1, lr, r4, lsl #24
    36f8:	23020000 	movwcs	r0, #8192	; 0x2000
    36fc:	08211200 	stmdaeq	r1!, {r9, ip}
    3700:	1d040000 	stcne	0, cr0, [r4]
    3704:	0000005e 	andeq	r0, r0, lr, asr r0
    3708:	12012302 	andne	r2, r1, #134217728	; 0x8000000
    370c:	0000087d 	andeq	r0, r0, sp, ror r8
    3710:	005e1e04 	subseq	r1, lr, r4, lsl #28
    3714:	23020000 	movwcs	r0, #8192	; 0x2000
    3718:	07311202 	ldreq	r1, [r1, -r2, lsl #4]!
    371c:	1f040000 	svcne	0x00040000
    3720:	000000ae 	andeq	r0, r0, lr, lsr #1
    3724:	00032302 	andeq	r2, r3, r2, lsl #6
    3728:	0008ee09 	andeq	lr, r8, r9, lsl #28
    372c:	c4200400 	strtgt	r0, [r0], #-1024
    3730:	13000002 	movwne	r0, #2	; 0x2
    3734:	001afb01 	andseq	pc, sl, r1, lsl #22
    3738:	01250100 	teqeq	r5, r0, lsl #2
    373c:	08004818 	stmdaeq	r0, {r3, r4, fp, lr}
    3740:	0800484c 	stmdaeq	r0, {r2, r3, r6, fp, lr}
    3744:	03355d01 	teqeq	r5, #64	; 0x40
    3748:	b3140000 	tstlt	r4, #0	; 0x0
    374c:	0100000a 	tsteq	r0, sl
    3750:	00003a26 	andeq	r3, r0, r6, lsr #20
    3754:	00520100 	subseq	r0, r2, r0, lsl #2
    3758:	1a880113 	bne	fe203bac <SCS_BASE+0x1e1f5bac>
    375c:	3c010000 	stccc	0, cr0, [r1], {0}
    3760:	00484c01 	subeq	r4, r8, r1, lsl #24
    3764:	00487c08 	subeq	r7, r8, r8, lsl #24
    3768:	585d0108 	ldmdapl	sp, {r3, r8}^
    376c:	15000003 	strne	r0, [r0, #-3]
    3770:	00000ab3 	strheq	r0, [r0], -r3
    3774:	003a3d01 	eorseq	r3, sl, r1, lsl #26
    3778:	13000000 	movwne	r0, #0	; 0x0
    377c:	001b0701 	andseq	r0, fp, r1, lsl #14
    3780:	01620100 	cmneq	r2, r0, lsl #2
    3784:	0800487c 	stmdaeq	r0, {r2, r3, r4, r5, r6, fp, lr}
    3788:	08004890 	stmdaeq	r0, {r4, r7, fp, lr}
    378c:	037f5d01 	cmneq	pc, #64	; 0x40
    3790:	03160000 	tsteq	r6, #0	; 0x0
    3794:	01000018 	tsteq	r0, r8, lsl r0
    3798:	00003a61 	andeq	r3, r0, r1, ror #20
    379c:	0014bc00 	andseq	fp, r4, r0, lsl #24
    37a0:	01170000 	tsteq	r7, r0
    37a4:	0000191f 	andeq	r1, r0, pc, lsl r9
    37a8:	90017501 	andls	r7, r1, r1, lsl #10
    37ac:	0c080048 	stceq	0, cr0, [r8], {72}
    37b0:	cf080049 	svcgt	0x00080049
    37b4:	eb000014 	bl	380c <__Stack_Size+0x340c>
    37b8:	16000003 	strne	r0, [r0], -r3
    37bc:	00001703 	andeq	r1, r0, r3, lsl #14
    37c0:	03eb7401 	mvneq	r7, #16777216	; 0x1000000
    37c4:	14ee0000 	strbtne	r0, [lr]
    37c8:	93180000 	tstls	r8, #0	; 0x0
    37cc:	01000019 	tsteq	r0, r9, lsl r0
    37d0:	00003a76 	andeq	r3, r0, r6, ror sl
    37d4:	00150c00 	andseq	r0, r5, r0, lsl #24
    37d8:	0e901800 	cdpeq	8, 9, cr1, cr0, cr0, {0}
    37dc:	76010000 	strvc	r0, [r1], -r0
    37e0:	0000003a 	andeq	r0, r0, sl, lsr r0
    37e4:	00001535 	andeq	r1, r0, r5, lsr r5
    37e8:	00164418 	andseq	r4, r6, r8, lsl r4
    37ec:	3a760100 	bcc	1d83bf4 <__Stack_Size+0x1d837f4>
    37f0:	53000000 	movwpl	r0, #0	; 0x0
    37f4:	15000015 	strne	r0, [r0, #-21]
    37f8:	0000178b 	andeq	r1, r0, fp, lsl #15
    37fc:	003a7701 	eorseq	r7, sl, r1, lsl #14
    3800:	4a150000 	bmi	543808 <__Stack_Size+0x543408>
    3804:	01000019 	tsteq	r0, r9, lsl r0
    3808:	00003a77 	andeq	r3, r0, r7, ror sl
    380c:	04190000 	ldreq	r0, [r9]
    3810:	00000305 	andeq	r0, r0, r5, lsl #6
    3814:	197e0113 	ldmdbne	lr!, {r0, r1, r4, r8}^
    3818:	a9010000 	stmdbge	r1, {}
    381c:	00490c01 	subeq	r0, r9, r1, lsl #24
    3820:	00491808 	subeq	r1, r9, r8, lsl #16
    3824:	165d0108 	ldrbne	r0, [sp], -r8, lsl #2
    3828:	1a000004 	bne	3840 <__Stack_Size+0x3440>
    382c:	00001703 	andeq	r1, r0, r3, lsl #14
    3830:	03eba801 	mvneq	sl, #65536	; 0x10000
    3834:	50010000 	andpl	r0, r1, r0
    3838:	13011b00 	movwne	r1, #6912	; 0x1b00
    383c:	01000017 	tsteq	r0, r7, lsl r0
    3840:	4c010106 	stfmis	f0, [r1], {6}
    3844:	18000000 	stmdane	r0, {}
    3848:	30080049 	andcc	r0, r8, r9, asr #32
    384c:	01080049 	tsteq	r8, r9, asr #32
    3850:	65011c5d 	strvs	r1, [r1, #-3165]
    3854:	0100001a 	tsteq	r0, sl, lsl r0
    3858:	8e010113 	mcrhi	1, 0, r0, cr1, cr3, {0}
    385c:	30000000 	andcc	r0, r0, r0
    3860:	54080049 	strpl	r0, [r8], #-73
    3864:	01080049 	tsteq	r8, r9, asr #32
    3868:	0004755d 	andeq	r7, r4, sp, asr r5
    386c:	086d1d00 	stmdaeq	sp!, {r8, sl, fp, ip}^
    3870:	12010000 	andne	r0, r1, #0	; 0x0
    3874:	00005e01 	andeq	r5, r0, r1, lsl #28
    3878:	00156600 	andseq	r6, r5, r0, lsl #12
    387c:	1b201e00 	blne	80b084 <__Stack_Size+0x80ac84>
    3880:	14010000 	strne	r0, [r1]
    3884:	00008e01 	andeq	r8, r0, r1, lsl #28
    3888:	6d741f00 	ldclvs	15, cr1, [r4]
    388c:	15010070 	strne	r0, [r1, #-112]
    3890:	00003a01 	andeq	r3, r0, r1, lsl #20
    3894:	00520100 	subseq	r0, r2, r0, lsl #2
    3898:	18b70120 	ldmne	r7!, {r5, r8}
    389c:	2f010000 	svccs	0x00010000
    38a0:	49540101 	ldmdbmi	r4, {r0, r8}^
    38a4:	49600800 	stmdbmi	r0!, {fp}^
    38a8:	5d010800 	stcpl	8, cr0, [r1]
    38ac:	0000049c 	muleq	r0, ip, r4
    38b0:	00086d21 	andeq	r6, r8, r1, lsr #26
    38b4:	012e0100 	teqeq	lr, r0, lsl #2
    38b8:	0000005e 	andeq	r0, r0, lr, asr r0
    38bc:	20005001 	andcs	r5, r0, r1
    38c0:	0016e401 	andseq	lr, r6, r1, lsl #8
    38c4:	013e0100 	teqeq	lr, r0, lsl #2
    38c8:	00496001 	subeq	r6, r9, r1
    38cc:	00497808 	subeq	r7, r9, r8, lsl #16
    38d0:	c55d0108 	ldrbgt	r0, [sp, #-264]
    38d4:	1d000004 	stcne	0, cr0, [r0, #-16]
    38d8:	0000086d 	andeq	r0, r0, sp, ror #16
    38dc:	5e013d01 	cdppl	13, 0, cr3, cr1, cr1, {0}
    38e0:	79000000 	stmdbvc	r0, {}
    38e4:	00000015 	andeq	r0, r0, r5, lsl r0
    38e8:	182a011b 	stmdane	sl!, {r0, r1, r3, r4, r8}
    38ec:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    38f0:	004c0101 	subeq	r0, ip, r1, lsl #2
    38f4:	49780000 	ldmdbmi	r8!, {}^
    38f8:	49880800 	stmibmi	r8, {fp}
    38fc:	5d010800 	stcpl	8, cr0, [r1]
    3900:	1ad9011c 	bne	ff643d78 <SCS_BASE+0x1f635d78>
    3904:	5b010000 	blpl	4390c <__Stack_Size+0x4350c>
    3908:	008e0101 	addeq	r0, lr, r1, lsl #2
    390c:	49880000 	stmibmi	r8, {}
    3910:	49ac0800 	stmibmi	ip!, {fp}
    3914:	5d010800 	stcpl	8, cr0, [r1]
    3918:	00000524 	andeq	r0, r0, r4, lsr #10
    391c:	00086d1d 	andeq	r6, r8, sp, lsl sp
    3920:	015a0100 	cmpeq	sl, r0, lsl #2
    3924:	0000005e 	andeq	r0, r0, lr, asr r0
    3928:	0000158c 	andeq	r1, r0, ip, lsl #11
    392c:	001ab01e 	andseq	fp, sl, lr, lsl r0
    3930:	015c0100 	cmpeq	ip, r0, lsl #2
    3934:	0000008e 	andeq	r0, r0, lr, lsl #1
    3938:	706d741f 	rsbvc	r7, sp, pc, lsl r4
    393c:	015d0100 	cmpeq	sp, r0, lsl #2
    3940:	0000003a 	andeq	r0, r0, sl, lsr r0
    3944:	1b005201 	blne	18150 <__Stack_Size+0x17d50>
    3948:	0017f501 	andseq	pc, r7, r1, lsl #10
    394c:	01780100 	cmneq	r8, r0, lsl #2
    3950:	00003a01 	andeq	r3, r0, r1, lsl #20
    3954:	0049ac00 	subeq	sl, r9, r0, lsl #24
    3958:	0049b808 	subeq	fp, r9, r8, lsl #16
    395c:	205d0108 	subscs	r0, sp, r8, lsl #2
    3960:	00190601 	andseq	r0, r9, r1, lsl #12
    3964:	018a0100 	orreq	r0, sl, r0, lsl #2
    3968:	0049b801 	subeq	fp, r9, r1, lsl #16
    396c:	0049cc08 	subeq	ip, r9, r8, lsl #24
    3970:	735d0108 	cmpvc	sp, #2	; 0x2
    3974:	21000005 	tstcs	r0, r5
    3978:	00001aa3 	andeq	r1, r0, r3, lsr #21
    397c:	3a018901 	bcc	65d88 <__Stack_Size+0x65988>
    3980:	01000000 	tsteq	r0, r0
    3984:	0efa1d50 	mrceq	13, 7, r1, cr10, cr0, {2}
    3988:	89010000 	stmdbhi	r1, {}
    398c:	00003a01 	andeq	r3, r0, r1, lsl #20
    3990:	00159f00 	andseq	r9, r5, r0, lsl #30
    3994:	01220000 	teqeq	r2, r0
    3998:	00001772 	andeq	r1, r0, r2, ror r7
    399c:	01019a01 	tsteq	r1, r1, lsl #20
    39a0:	080049cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, fp, lr}
    39a4:	080049dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, fp, lr}
    39a8:	01225d01 	teqeq	r2, r1, lsl #26
    39ac:	00001863 	andeq	r1, r0, r3, ror #16
    39b0:	0101a601 	tsteq	r1, r1, lsl #12
    39b4:	080049dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, fp, lr}
    39b8:	080049ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, fp, lr}
    39bc:	01205d01 	teqeq	r0, r1, lsl #26
    39c0:	0000196a 	andeq	r1, r0, sl, ror #18
    39c4:	0101b901 	tsteq	r1, r1, lsl #18
    39c8:	080049ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, fp, lr}
    39cc:	08004a08 	stmdaeq	r0, {r3, r9, fp, lr}
    39d0:	05d05d01 	ldrbeq	r5, [r0, #3329]
    39d4:	cc210000 	stcgt	0, cr0, [r1]
    39d8:	0100001a 	tsteq	r0, sl, lsl r0
    39dc:	005e01b8 	ldrheq	r0, [lr], #-24
    39e0:	50010000 	andpl	r0, r1, r0
    39e4:	000df721 	andeq	pc, sp, r1, lsr #14
    39e8:	01b80100 	undefined instruction 0x01b80100
    39ec:	000000ae 	andeq	r0, r0, lr, lsr #1
    39f0:	20005101 	andcs	r5, r0, r1, lsl #2
    39f4:	00195101 	andseq	r5, r9, r1, lsl #2
    39f8:	01d70100 	bicseq	r0, r7, r0, lsl #2
    39fc:	004a0801 	subeq	r0, sl, r1, lsl #16
    3a00:	004a3008 	subeq	r3, sl, r8
    3a04:	155d0108 	ldrbne	r0, [sp, #-264]
    3a08:	1d000006 	stcne	0, cr0, [r0, #-24]
    3a0c:	00001847 	andeq	r1, r0, r7, asr #16
    3a10:	3a01d601 	bcc	7921c <__Stack_Size+0x78e1c>
    3a14:	b2000000 	andlt	r0, r0, #0	; 0x0
    3a18:	21000015 	tstcs	r0, r5, lsl r0
    3a1c:	00000df7 	strdeq	r0, [r0], -r7
    3a20:	ae01d601 	cfmadd32ge	mvax0, mvfx13, mvfx1, mvfx1
    3a24:	01000000 	tsteq	r0, r0
    3a28:	0e902351 	mrceq	3, 4, r2, cr0, cr1, {2}
    3a2c:	d8010000 	stmdale	r1, {}
    3a30:	00003a01 	andeq	r3, r0, r1, lsl #20
    3a34:	00500100 	subseq	r0, r0, r0, lsl #2
    3a38:	17b10124 	ldrne	r0, [r1, r4, lsr #2]!
    3a3c:	00010000 	andeq	r0, r1, r0
    3a40:	4a300102 	bmi	c03e50 <__Stack_Size+0xc03a50>
    3a44:	4a880800 	bmi	fe205a4c <SCS_BASE+0x1e1f7a4c>
    3a48:	15c50800 	strbne	r0, [r5, #2048]
    3a4c:	06980000 	ldreq	r0, [r8], r0
    3a50:	471d0000 	ldrmi	r0, [sp, -r0]
    3a54:	01000018 	tsteq	r0, r8, lsl r0
    3a58:	003a01fe 	ldrshteq	r0, [sl], -lr
    3a5c:	15e40000 	strbne	r0, [r4]!
    3a60:	451d0000 	ldrmi	r0, [sp]
    3a64:	0100001a 	tsteq	r0, sl, lsl r0
    3a68:	005e01fe 	ldrsheq	r0, [lr], #-30
    3a6c:	15f70000 	ldrbne	r0, [r7]!
    3a70:	491d0000 	ldmdbmi	sp, {}
    3a74:	01000017 	tsteq	r0, r7, lsl r0
    3a78:	005e01ff 	ldrsheq	r0, [lr], #-31
    3a7c:	160a0000 	strne	r0, [sl], -r0
    3a80:	75250000 	strvc	r0, [r5]!
    3a84:	01000016 	tsteq	r0, r6, lsl r0
    3a88:	003a0201 	eorseq	r0, sl, r1, lsl #4
    3a8c:	161d0000 	ldrne	r0, [sp], -r0
    3a90:	eb1e0000 	bl	783a98 <__Stack_Size+0x783698>
    3a94:	01000019 	tsteq	r0, r9, lsl r0
    3a98:	003a0201 	eorseq	r0, sl, r1, lsl #4
    3a9c:	c01e0000 	andsgt	r0, lr, r0
    3aa0:	0100001a 	tsteq	r0, sl, lsl r0
    3aa4:	003a0201 	eorseq	r0, sl, r1, lsl #4
    3aa8:	93250000 	teqls	r5, #0	; 0x0
    3aac:	01000019 	tsteq	r0, r9, lsl r0
    3ab0:	003a0202 	eorseq	r0, sl, r2, lsl #4
    3ab4:	16300000 	ldrtne	r0, [r0], -r0
    3ab8:	1c000000 	stcne	0, cr0, [r0], {0}
    3abc:	0019f001 	andseq	pc, r9, r1
    3ac0:	02290100 	eoreq	r0, r9, #0	; 0x0
    3ac4:	00008e01 	andeq	r8, r0, r1, lsl #28
    3ac8:	004a8800 	subeq	r8, sl, r0, lsl #16
    3acc:	004aa808 	subeq	sl, sl, r8, lsl #16
    3ad0:	ed5d0108 	ldfe	f0, [sp, #-32]
    3ad4:	1d000006 	stcne	0, cr0, [r0, #-24]
    3ad8:	00001847 	andeq	r1, r0, r7, asr #16
    3adc:	3a022801 	bcc	8dae8 <__Stack_Size+0x8d6e8>
    3ae0:	59000000 	stmdbpl	r0, {}
    3ae4:	1e000016 	mcrne	0, 0, r0, cr0, cr6, {0}
    3ae8:	00000fdd 	ldrdeq	r0, [r0], -sp
    3aec:	8e022a01 	fmacshi	s4, s4, s2
    3af0:	26000000 	strcs	r0, [r0], -r0
    3af4:	00706d74 	rsbseq	r6, r0, r4, ror sp
    3af8:	3a022b01 	bcc	8e704 <__Stack_Size+0x8e304>
    3afc:	25000000 	strcs	r0, [r0]
    3b00:	000018d4 	ldrdeq	r1, [r0], -r4
    3b04:	3a022b01 	bcc	8e710 <__Stack_Size+0x8e310>
    3b08:	6c000000 	stcvs	0, cr0, [r0], {0}
    3b0c:	00000016 	andeq	r0, r0, r6, lsl r0
    3b10:	18e00120 	stmiane	r0!, {r5, r8}^
    3b14:	4f010000 	svcmi	0x00010000
    3b18:	4aa80102 	bmi	fea03f28 <SCS_BASE+0x1e9f5f28>
    3b1c:	4ac00800 	bmi	ff005b24 <SCS_BASE+0x1eff7b24>
    3b20:	5d010800 	stcpl	8, cr0, [r1]
    3b24:	00000722 	andeq	r0, r0, r2, lsr #14
    3b28:	0018471d 	andseq	r4, r8, sp, lsl r7
    3b2c:	024e0100 	subeq	r0, lr, #0	; 0x0
    3b30:	0000003a 	andeq	r0, r0, sl, lsr r0
    3b34:	0000168a 	andeq	r1, r0, sl, lsl #13
    3b38:	706d7426 	rsbvc	r7, sp, r6, lsr #8
    3b3c:	02500100 	subseq	r0, r0, #0	; 0x0
    3b40:	0000003a 	andeq	r0, r0, sl, lsr r0
    3b44:	16012000 	strne	r2, [r1], -r0
    3b48:	0100001a 	tsteq	r0, sl, lsl r0
    3b4c:	c0010267 	andgt	r0, r1, r7, ror #4
    3b50:	d808004a 	stmdale	r8, {r1, r3, r6}
    3b54:	0108004a 	tsteq	r8, sl, asr #32
    3b58:	0007575d 	andeq	r5, r7, sp, asr r7
    3b5c:	18471d00 	stmdane	r7, {r8, sl, fp, ip}^
    3b60:	66010000 	strvs	r0, [r1], -r0
    3b64:	00003a02 	andeq	r3, r0, r2, lsl #20
    3b68:	00169d00 	andseq	r9, r6, r0, lsl #26
    3b6c:	6d742600 	ldclvs	6, cr2, [r4]
    3b70:	68010070 	stmdavs	r1, {r4, r5, r6}
    3b74:	00003a02 	andeq	r3, r0, r2, lsl #20
    3b78:	011c0000 	tsteq	ip, r0
    3b7c:	0000187a 	andeq	r1, r0, sl, ror r8
    3b80:	01028501 	tsteq	r2, r1, lsl #10
    3b84:	0000008e 	andeq	r0, r0, lr, lsl #1
    3b88:	08004ad8 	stmdaeq	r0, {r3, r4, r6, r7, r9, fp, lr}
    3b8c:	08004af8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, fp, lr}
    3b90:	07aa5d01 	streq	r5, [sl, r1, lsl #26]!
    3b94:	471d0000 	ldrmi	r0, [sp, -r0]
    3b98:	01000018 	tsteq	r0, r8, lsl r0
    3b9c:	003a0284 	eorseq	r0, sl, r4, lsl #5
    3ba0:	16b00000 	ldrtne	r0, [r0], r0
    3ba4:	dd1e0000 	ldcle	0, cr0, [lr]
    3ba8:	0100000f 	tsteq	r0, pc
    3bac:	008e0286 	addeq	r0, lr, r6, lsl #5
    3bb0:	74260000 	strtvc	r0, [r6]
    3bb4:	0100706d 	tsteq	r0, sp, rrx
    3bb8:	003a0288 	eorseq	r0, sl, r8, lsl #5
    3bbc:	d4230000 	strtle	r0, [r3]
    3bc0:	01000018 	tsteq	r0, r8, lsl r0
    3bc4:	003a0288 	eorseq	r0, sl, r8, lsl #5
    3bc8:	53010000 	movwpl	r0, #4096	; 0x1000
    3bcc:	cf011c00 	svcgt	0x00011c00
    3bd0:	01000019 	tsteq	r0, r9, lsl r0
    3bd4:	3a0102ad 	bcc	44690 <__Stack_Size+0x44290>
    3bd8:	f8000000 	undefined instruction 0xf8000000
    3bdc:	3c08004a 	stccc	0, cr0, [r8], {74}
    3be0:	0108004b 	tsteq	r8, fp, asr #32
    3be4:	0008075d 	andeq	r0, r8, sp, asr r7
    3be8:	18471d00 	stmdane	r7, {r8, sl, fp, ip}^
    3bec:	ac010000 	stcge	0, cr0, [r1], {0}
    3bf0:	00003a02 	andeq	r3, r0, r2, lsl #20
    3bf4:	0016c300 	andseq	ip, r6, r0, lsl #6
    3bf8:	1a382500 	bne	e0d000 <__Stack_Size+0xe0cc00>
    3bfc:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    3c00:	00003a02 	andeq	r3, r0, r2, lsl #20
    3c04:	0016ec00 	andseq	lr, r6, r0, lsl #24
    3c08:	0e902500 	cdpeq	5, 9, cr2, cr0, cr0, {0}
    3c0c:	af010000 	svcge	0x00010000
    3c10:	00003a02 	andeq	r3, r0, r2, lsl #20
    3c14:	00171500 	andseq	r1, r7, r0, lsl #10
    3c18:	18d42500 	ldmne	r4, {r8, sl, sp}^
    3c1c:	af010000 	svcge	0x00010000
    3c20:	00003a02 	andeq	r3, r0, r2, lsl #20
    3c24:	00173e00 	andseq	r3, r7, r0, lsl #28
    3c28:	011c0000 	tsteq	ip, r0
    3c2c:	00001734 	andeq	r1, r0, r4, lsr r7
    3c30:	0102db01 	tsteq	r2, r1, lsl #22
    3c34:	0000003a 	andeq	r0, r0, sl, lsr r0
    3c38:	08004b3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, fp, lr}
    3c3c:	08004b50 	stmdaeq	r0, {r4, r6, r8, r9, fp, lr}
    3c40:	08505d01 	ldmdaeq	r0, {r0, r8, sl, fp, ip, lr}^
    3c44:	471d0000 	ldrmi	r0, [sp, -r0]
    3c48:	01000018 	tsteq	r0, r8, lsl r0
    3c4c:	003a02da 	ldrsbteq	r0, [sl], -sl
    3c50:	175c0000 	ldrbne	r0, [ip, -r0]
    3c54:	a4250000 	strtge	r0, [r5]
    3c58:	01000017 	tsteq	r0, r7, lsl r0
    3c5c:	003a02dc 	ldrsbteq	r0, [sl], -ip
    3c60:	176f0000 	strbne	r0, [pc, -r0]!
    3c64:	74260000 	strtvc	r0, [r6]
    3c68:	0100706d 	tsteq	r0, sp, rrx
    3c6c:	003a02dd 	ldrsbteq	r0, [sl], -sp
    3c70:	27000000 	strcs	r0, [r0, -r0]
    3c74:	00193401 	andseq	r3, r9, r1, lsl #8
    3c78:	01fa0100 	mvnseq	r0, r0, lsl #2
    3c7c:	0000003a 	andeq	r0, r0, sl, lsr r0
    3c80:	08004b50 	stmdaeq	r0, {r4, r6, r8, r9, fp, lr}
    3c84:	08004b5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, fp, lr}
    3c88:	00001782 	andeq	r1, r0, r2, lsl #15
    3c8c:	189f0117 	ldmne	pc, {r0, r1, r2, r4, r8}
    3c90:	eb010000 	bl	43c98 <__Stack_Size+0x43898>
    3c94:	004b5c01 	subeq	r5, fp, r1, lsl #24
    3c98:	004b6a08 	subeq	r6, fp, r8, lsl #20
    3c9c:	0017ad08 	andseq	sl, r7, r8, lsl #26
    3ca0:	00089200 	andeq	r9, r8, r0, lsl #4
    3ca4:	1a971600 	bne	fe5c94ac <SCS_BASE+0x1e5bb4ac>
    3ca8:	ea010000 	b	43cb0 <__Stack_Size+0x438b0>
    3cac:	0000003a 	andeq	r0, r0, sl, lsr r0
    3cb0:	000017d8 	ldrdeq	r1, [r0], -r8
    3cb4:	16012800 	strne	r2, [r1], -r0, lsl #16
    3cb8:	01000018 	tsteq	r0, r8, lsl r0
    3cbc:	4b6c01dd 	blmi	1b04438 <__Stack_Size+0x1b04038>
    3cc0:	4b780800 	blmi	1e05cc8 <__Stack_Size+0x1e058c8>
    3cc4:	17eb0800 	strbne	r0, [fp, r0, lsl #16]!
    3cc8:	01280000 	teqeq	r8, r0
    3ccc:	000019b3 	strheq	r1, [r0], -r3
    3cd0:	7801d101 	stmdavc	r1, {r0, r8, ip, lr, pc}
    3cd4:	8408004b 	strhi	r0, [r8], #-75
    3cd8:	1608004b 	strne	r0, [r8], -fp, asr #32
    3cdc:	28000018 	stmdacs	r0, {r3, r4}
    3ce0:	00179201 	andseq	r9, r7, r1, lsl #4
    3ce4:	01c50100 	biceq	r0, r5, r0, lsl #2
    3ce8:	08004b84 	stmdaeq	r0, {r2, r7, r8, r9, fp, lr}
    3cec:	08004b90 	stmdaeq	r0, {r4, r7, r8, r9, fp, lr}
    3cf0:	00001841 	andeq	r1, r0, r1, asr #16
    3cf4:	17620128 	strbne	r0, [r2, -r8, lsr #2]!
    3cf8:	b9010000 	stmdblt	r1, {}
    3cfc:	004b9001 	subeq	r9, fp, r1
    3d00:	004b9c08 	subeq	r9, fp, r8, lsl #24
    3d04:	00186c08 	andseq	r6, r8, r8, lsl #24
    3d08:	02430000 	subeq	r0, r3, #0	; 0x0
    3d0c:	00020000 	andeq	r0, r2, r0
    3d10:	00000f9d 	muleq	r0, sp, pc
    3d14:	00000104 	andeq	r0, r0, r4, lsl #2
    3d18:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    3d1c:	9f00001b 	svcls	0x0000001b
    3d20:	9c000001 	stcls	0, cr0, [r0], {1}
    3d24:	7c08004b 	stcvc	0, cr0, [r8], {75}
    3d28:	0c08004c 	stceq	0, cr0, [r8], {76}
    3d2c:	0200000f 	andeq	r0, r0, #15	; 0xf
    3d30:	2f9a0504 	svccs	0x009a0504
    3d34:	02020000 	andeq	r0, r2, #0	; 0x0
    3d38:	00003505 	andeq	r3, r0, r5, lsl #10
    3d3c:	06010200 	streq	r0, [r1], -r0, lsl #4
    3d40:	000000a0 	andeq	r0, r0, r0, lsr #1
    3d44:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    3d48:	45270200 	strmi	r0, [r7, #-512]!
    3d4c:	02000000 	andeq	r0, r0, #0	; 0x0
    3d50:	30140704 	andscc	r0, r4, r4, lsl #14
    3d54:	02020000 	andeq	r0, r2, #0	; 0x0
    3d58:	00011f07 	andeq	r1, r1, r7, lsl #30
    3d5c:	38750300 	ldmdacc	r5!, {r8, r9}^
    3d60:	5d290200 	sfmpl	f0, 4, [r9]
    3d64:	02000000 	andeq	r0, r0, #0	; 0x0
    3d68:	009e0801 	addseq	r0, lr, r1, lsl #16
    3d6c:	45040000 	strmi	r0, [r4]
    3d70:	05000000 	streq	r0, [r0]
    3d74:	7e390201 	cdpvc	2, 3, cr0, cr9, cr1, {0}
    3d78:	06000000 	streq	r0, [r0], -r0
    3d7c:	0000153a 	andeq	r1, r0, sl, lsr r5
    3d80:	45530700 	ldrbmi	r0, [r3, #-1792]
    3d84:	00010054 	andeq	r0, r1, r4, asr r0
    3d88:	001e7f08 	andseq	r7, lr, r8, lsl #30
    3d8c:	69390200 	ldmdbvs	r9!, {r9}
    3d90:	05000000 	streq	r0, [r0]
    3d94:	9e3b0201 	cdpls	2, 3, cr0, cr11, cr1, {0}
    3d98:	06000000 	streq	r0, [r0], -r0
    3d9c:	00000757 	andeq	r0, r0, r7, asr r7
    3da0:	07770600 	ldrbeq	r0, [r7, -r0, lsl #12]!
    3da4:	00010000 	andeq	r0, r1, r0
    3da8:	0008de08 	andeq	sp, r8, r8, lsl #28
    3dac:	893b0200 	ldmdbhi	fp!, {r9}
    3db0:	09000000 	stmdbeq	r0, {}
    3db4:	080a0704 	stmdaeq	sl, {r2, r8, r9, sl}
    3db8:	d301a403 	movwle	sl, #5123	; 0x1403
    3dbc:	0b000000 	bleq	3dc4 <__Stack_Size+0x39c4>
    3dc0:	03005243 	movweq	r5, #579	; 0x243
    3dc4:	006401a5 	rsbeq	r0, r4, r5, lsr #3
    3dc8:	23020000 	movwcs	r0, #8192	; 0x2000
    3dcc:	53430b00 	movtpl	r0, #15104	; 0x3b00
    3dd0:	a6030052 	undefined
    3dd4:	00006401 	andeq	r6, r0, r1, lsl #8
    3dd8:	04230200 	strteq	r0, [r3], #-512
    3ddc:	f5010c00 	undefined instruction 0xf5010c00
    3de0:	0100001b 	tsteq	r0, fp, lsl r0
    3de4:	4b9c0152 	blmi	fe704334 <SCS_BASE+0x1e6f6334>
    3de8:	4ba80800 	blmi	fea05df0 <SCS_BASE+0x1e9f7df0>
    3dec:	5d010800 	stcpl	8, cr0, [r1]
    3df0:	000000f8 	strdeq	r0, [r0], -r8
    3df4:	000df70d 	andeq	pc, sp, sp, lsl #14
    3df8:	9e510100 	rdflss	f0, f1, f0
    3dfc:	01000000 	tsteq	r0, r0
    3e00:	010c0050 	qaddeq	r0, r0, ip
    3e04:	00001b83 	andeq	r1, r0, r3, lsl #23
    3e08:	a8016201 	stmdage	r1, {r0, r9, sp, lr}
    3e0c:	b408004b 	strlt	r0, [r8], #-75
    3e10:	0108004b 	tsteq	r8, fp, asr #32
    3e14:	00011d5d 	andeq	r1, r1, sp, asr sp
    3e18:	0df70d00 	ldcleq	13, cr0, [r7]
    3e1c:	61010000 	tstvs	r1, r0
    3e20:	0000009e 	muleq	r0, lr, r0
    3e24:	0c005001 	stceq	0, cr5, [r0], {1}
    3e28:	001bb001 	andseq	fp, fp, r1
    3e2c:	017b0100 	cmneq	fp, r0, lsl #2
    3e30:	08004bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp, lr}
    3e34:	08004bc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, fp, lr}
    3e38:	01535d01 	cmpeq	r3, r1, lsl #26
    3e3c:	6d0e0000 	stcvs	0, cr0, [lr]
    3e40:	0100001b 	tsteq	r0, fp, lsl r0
    3e44:	00003a7a 	andeq	r3, r0, sl, ror sl
    3e48:	00189700 	andseq	r9, r8, r0, lsl #14
    3e4c:	0e900f00 	cdpeq	15, 9, cr0, cr0, cr0, {0}
    3e50:	7c010000 	stcvc	0, cr0, [r1], {0}
    3e54:	0000003a 	andeq	r0, r0, sl, lsr r0
    3e58:	000018aa 	andeq	r1, r0, sl, lsr #17
    3e5c:	09010c00 	stmdbeq	r1, {sl, fp}
    3e60:	0100001c 	tsteq	r0, ip, lsl r0
    3e64:	4bc80196 	blmi	ff2044c4 <SCS_BASE+0x1f1f64c4>
    3e68:	4bd40800 	blmi	ff505e70 <SCS_BASE+0x1f4f7e70>
    3e6c:	5d010800 	stcpl	8, cr0, [r1]
    3e70:	00000178 	andeq	r0, r0, r8, ror r1
    3e74:	000df70d 	andeq	pc, sp, sp, lsl #14
    3e78:	9e950100 	fmllss	f0, f5, f0
    3e7c:	01000000 	tsteq	r0, r0
    3e80:	01100050 	tsteq	r0, r0, asr r0
    3e84:	00001bc3 	andeq	r1, r0, r3, asr #23
    3e88:	7e01f301 	cdpvc	3, 0, cr15, cr1, cr1, {0}
    3e8c:	d4000000 	strle	r0, [r0]
    3e90:	e808004b 	stmda	r8, {r0, r1, r3, r6}
    3e94:	0108004b 	tsteq	r8, fp, asr #32
    3e98:	0001ae5d 	andeq	sl, r1, sp, asr lr
    3e9c:	1b7a0e00 	blne	1e876a4 <__Stack_Size+0x1e872a4>
    3ea0:	f2010000 	vhadd.s8	d0, d1, d0
    3ea4:	0000003a 	andeq	r0, r0, sl, lsr r0
    3ea8:	000018c8 	andeq	r1, r0, r8, asr #17
    3eac:	000fdd11 	andeq	sp, pc, r1, lsl sp
    3eb0:	7ef40100 	cdpvc	1, 15, cr0, cr4, cr0, {0}
    3eb4:	00000000 	andeq	r0, r0, r0
    3eb8:	1b460112 	blne	1184308 <__Stack_Size+0x1183f08>
    3ebc:	11010000 	tstne	r1, r0
    3ec0:	4be80101 	blmi	ffa042cc <SCS_BASE+0x1f9f62cc>
    3ec4:	4bf80800 	blmi	ffe05ecc <SCS_BASE+0x1fdf7ecc>
    3ec8:	5d010800 	stcpl	8, cr0, [r1]
    3ecc:	000001d5 	ldrdeq	r0, [r0], -r5
    3ed0:	001b7a13 	andseq	r7, fp, r3, lsl sl
    3ed4:	01100100 	tsteq	r0, r0, lsl #2
    3ed8:	0000003a 	andeq	r0, r0, sl, lsr r0
    3edc:	14005001 	strne	r5, [r0], #-1
    3ee0:	001b3101 	andseq	r3, fp, r1, lsl #2
    3ee4:	01d90100 	bicseq	r0, r9, r0, lsl #2
    3ee8:	08004bf8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, fp, lr}
    3eec:	08004c2c 	stmdaeq	r0, {r2, r3, r5, sl, fp, lr}
    3ef0:	000018db 	ldrdeq	r1, [r0], -fp
    3ef4:	1bd50115 	blne	ff544350 <SCS_BASE+0x1f536350>
    3ef8:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    3efc:	004c2c01 	subeq	r2, ip, r1, lsl #24
    3f00:	004c6408 	subeq	r6, ip, r8, lsl #8
    3f04:	00190608 	andseq	r0, r9, r8, lsl #12
    3f08:	00023100 	andeq	r3, r2, r0, lsl #2
    3f0c:	1b5f0e00 	blne	17c7714 <__Stack_Size+0x17c7314>
    3f10:	ad010000 	stcge	0, cr0, [r1]
    3f14:	0000003a 	andeq	r0, r0, sl, lsr r0
    3f18:	00001931 	andeq	r1, r0, r1, lsr r9
    3f1c:	001be70e 	andseq	lr, fp, lr, lsl #14
    3f20:	53ad0100 	undefined instruction 0x53ad0100
    3f24:	44000000 	strmi	r0, [r0]
    3f28:	0f000019 	svceq	0x00000019
    3f2c:	00000e90 	muleq	r0, r0, lr
    3f30:	003aaf01 	eorseq	sl, sl, r1, lsl #30
    3f34:	19620000 	stmdbne	r2!, {}^
    3f38:	14000000 	strne	r0, [r0]
    3f3c:	001b5401 	andseq	r5, fp, r1, lsl #8
    3f40:	01440100 	cmpeq	r4, r0, lsl #2
    3f44:	08004c64 	stmdaeq	r0, {r2, r5, r6, sl, fp, lr}
    3f48:	08004c7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, sl, fp, lr}
    3f4c:	0000198b 	andeq	r1, r0, fp, lsl #19
    3f50:	0008b900 	andeq	fp, r8, r0, lsl #18
    3f54:	dd000200 	sfmle	f0, 4, [r0]
    3f58:	04000010 	streq	r0, [r0], #-16
    3f5c:	00000001 	andeq	r0, r0, r1
    3f60:	1f870100 	svcne	0x00870100
    3f64:	019f0000 	orrseq	r0, pc, r0
    3f68:	4c7c0000 	ldclmi	0, cr0, [ip]
    3f6c:	50200800 	eorpl	r0, r0, r0, lsl #16
    3f70:	0fe20800 	svceq	0x00e20800
    3f74:	04020000 	streq	r0, [r2]
    3f78:	002f9a05 	eoreq	r9, pc, r5, lsl #20
    3f7c:	05020200 	streq	r0, [r2, #-512]
    3f80:	00000035 	andeq	r0, r0, r5, lsr r0
    3f84:	a0060102 	andge	r0, r6, r2, lsl #2
    3f88:	03000000 	movweq	r0, #0	; 0x0
    3f8c:	00323375 	eorseq	r3, r2, r5, ror r3
    3f90:	00452702 	subeq	r2, r5, r2, lsl #14
    3f94:	04020000 	streq	r0, [r2]
    3f98:	00301407 	eorseq	r1, r0, r7, lsl #8
    3f9c:	07020200 	streq	r0, [r2, -r0, lsl #4]
    3fa0:	0000011f 	andeq	r0, r0, pc, lsl r1
    3fa4:	00387503 	eorseq	r7, r8, r3, lsl #10
    3fa8:	005d2902 	subseq	r2, sp, r2, lsl #18
    3fac:	01020000 	tsteq	r2, r0
    3fb0:	00009e08 	andeq	r9, r0, r8, lsl #28
    3fb4:	00450400 	subeq	r0, r5, r0, lsl #8
    3fb8:	01050000 	tsteq	r5, r0
    3fbc:	007e3902 	rsbseq	r3, lr, r2, lsl #18
    3fc0:	3a060000 	bcc	183fc8 <__Stack_Size+0x183bc8>
    3fc4:	00000015 	andeq	r0, r0, r5, lsl r0
    3fc8:	54455307 	strbpl	r5, [r5], #-775
    3fcc:	08000100 	stmdaeq	r0, {r8}
    3fd0:	00001e7f 	andeq	r1, r0, pc, ror lr
    3fd4:	00693902 	rsbeq	r3, r9, r2, lsl #18
    3fd8:	79080000 	stmdbvc	r8, {}
    3fdc:	0200001c 	andeq	r0, r0, #28	; 0x1c
    3fe0:	00006939 	andeq	r6, r0, r9, lsr r9
    3fe4:	02010500 	andeq	r0, r1, #0	; 0x0
    3fe8:	0000a93b 	andeq	sl, r0, fp, lsr r9
    3fec:	07570600 	ldrbeq	r0, [r7, -r0, lsl #12]
    3ff0:	06000000 	streq	r0, [r0], -r0
    3ff4:	00000777 	andeq	r0, r0, r7, ror r7
    3ff8:	de080001 	cdple	0, 0, cr0, cr8, cr1, {0}
    3ffc:	02000008 	andeq	r0, r0, #8	; 0x8
    4000:	0000943b 	andeq	r9, r0, fp, lsr r4
    4004:	02010500 	andeq	r0, r1, #0	; 0x0
    4008:	0000c93e 	andeq	ip, r0, lr, lsr r9
    400c:	07c50600 	strbeq	r0, [r5, r0, lsl #12]
    4010:	06000000 	streq	r0, [r0], -r0
    4014:	0000076f 	andeq	r0, r0, pc, ror #14
    4018:	8f080001 	svchi	0x00080001
    401c:	02000007 	andeq	r0, r0, #7	; 0x7
    4020:	0000b43e 	andeq	fp, r0, lr, lsr r4
    4024:	07040900 	streq	r0, [r4, -r0, lsl #18]
    4028:	ab03280a 	blge	ce058 <__Stack_Size+0xcdc58>
    402c:	00017601 	andeq	r7, r1, r1, lsl #12
    4030:	52430b00 	subpl	r0, r3, #0	; 0x0
    4034:	01ac0300 	undefined instruction 0x01ac0300
    4038:	00000064 	andeq	r0, r0, r4, rrx
    403c:	0c002302 	stceq	3, cr2, [r0], {2}
    4040:	00001cde 	ldrdeq	r1, [r0], -lr
    4044:	6401ad03 	strvs	sl, [r1], #-3331
    4048:	02000000 	andeq	r0, r0, #0	; 0x0
    404c:	430b0423 	movwmi	r0, #46115	; 0xb423
    4050:	03005249 	movweq	r5, #585	; 0x249
    4054:	006401ae 	rsbeq	r0, r4, lr, lsr #3
    4058:	23020000 	movwcs	r0, #8192	; 0x2000
    405c:	1d9d0c08 	ldcne	12, cr0, [sp, #32]
    4060:	af030000 	svcge	0x00030000
    4064:	00006401 	andeq	r6, r0, r1, lsl #8
    4068:	0c230200 	sfmeq	f0, 4, [r3]
    406c:	001c1a0c 	andseq	r1, ip, ip, lsl #20
    4070:	01b00300 	lslseq	r0, r0, #6
    4074:	00000064 	andeq	r0, r0, r4, rrx
    4078:	0c102302 	ldceq	3, cr2, [r0], {2}
    407c:	00001dbf 	strheq	r1, [r0], -pc
    4080:	6401b103 	strvs	fp, [r1], #-259
    4084:	02000000 	andeq	r0, r0, #0	; 0x0
    4088:	f70c1423 	undefined instruction 0xf70c1423
    408c:	0300001d 	movweq	r0, #29	; 0x1d
    4090:	006401b2 	strhteq	r0, [r4], #-18
    4094:	23020000 	movwcs	r0, #8192	; 0x2000
    4098:	1cf20c18 	ldclne	12, cr0, [r2], #96
    409c:	b3030000 	movwlt	r0, #12288	; 0x3000
    40a0:	00006401 	andeq	r6, r0, r1, lsl #8
    40a4:	1c230200 	sfmne	f0, 4, [r3]
    40a8:	001c820c 	andseq	r8, ip, ip, lsl #4
    40ac:	01b40300 	undefined instruction 0x01b40300
    40b0:	00000064 	andeq	r0, r0, r4, rrx
    40b4:	0b202302 	bleq	80ccc4 <__Stack_Size+0x80c8c4>
    40b8:	00525343 	subseq	r5, r2, r3, asr #6
    40bc:	6401b503 	strvs	fp, [r1], #-1283
    40c0:	02000000 	andeq	r0, r0, #0	; 0x0
    40c4:	0d002423 	cfstrseq	mvf2, [r0, #-140]
    40c8:	c51a0414 	ldrgt	r0, [sl, #-1044]
    40cc:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    40d0:	00001edd 	ldrdeq	r1, [r0], -sp
    40d4:	003a1b04 	eorseq	r1, sl, r4, lsl #22
    40d8:	23020000 	movwcs	r0, #8192	; 0x2000
    40dc:	1ce30e00 	stclne	14, cr0, [r3]
    40e0:	1c040000 	stcne	0, cr0, [r4], {0}
    40e4:	0000003a 	andeq	r0, r0, sl, lsr r0
    40e8:	0e042302 	cdpeq	3, 0, cr2, cr4, cr2, {0}
    40ec:	00001f46 	andeq	r1, r0, r6, asr #30
    40f0:	003a1d04 	eorseq	r1, sl, r4, lsl #26
    40f4:	23020000 	movwcs	r0, #8192	; 0x2000
    40f8:	1ef90e08 	cdpne	14, 15, cr0, cr9, cr8, {0}
    40fc:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    4100:	0000003a 	andeq	r0, r0, sl, lsr r0
    4104:	0e0c2302 	cdpeq	3, 0, cr2, cr12, cr2, {0}
    4108:	00001e3f 	andeq	r1, r0, pc, lsr lr
    410c:	003a1f04 	eorseq	r1, sl, r4, lsl #30
    4110:	23020000 	movwcs	r0, #8192	; 0x2000
    4114:	ab080010 	blge	20415c <__Stack_Size+0x203d5c>
    4118:	0400001c 	streq	r0, [r0], #-28
    411c:	00017620 	andeq	r7, r1, r0, lsr #12
    4120:	78010f00 	stmdavc	r1, {r8, r9, sl, fp}
    4124:	0100001e 	tsteq	r0, lr, lsl r0
    4128:	7e0103de 	mcrvc	3, 0, r0, cr1, cr14, {6}
    412c:	01000000 	tsteq	r0, r0
    4130:	00000214 	andeq	r0, r0, r4, lsl r2
    4134:	001e5010 	andseq	r5, lr, r0, lsl r0
    4138:	03dd0100 	bicseq	r0, sp, #0	; 0x0
    413c:	00000053 	andeq	r0, r0, r3, asr r0
    4140:	706d7411 	rsbvc	r7, sp, r1, lsl r4
    4144:	03df0100 	bicseq	r0, pc, #0	; 0x0
    4148:	0000003a 	andeq	r0, r0, sl, lsr r0
    414c:	001dd612 	andseq	sp, sp, r2, lsl r6
    4150:	03e00100 	mvneq	r0, #0	; 0x0
    4154:	0000003a 	andeq	r0, r0, sl, lsr r0
    4158:	000fdd12 	andeq	sp, pc, r2, lsl sp
    415c:	03e10100 	mvneq	r0, #0	; 0x0
    4160:	0000007e 	andeq	r0, r0, lr, ror r0
    4164:	0e011300 	cdpeq	3, 0, cr1, cr1, cr0, {0}
    4168:	0100001d 	tsteq	r0, sp, lsl r0
    416c:	4c7c017d 	ldfmie	f0, [ip], #-500
    4170:	4cbc0800 	ldcmi	8, cr0, [ip]
    4174:	5d010800 	stcpl	8, cr0, [r1]
    4178:	1ecf0114 	mcrne	1, 6, r0, cr15, cr4, {0}
    417c:	a0010000 	andge	r0, r1, r0
    4180:	004cbc01 	subeq	fp, ip, r1, lsl #24
    4184:	004cf008 	subeq	pc, ip, r8
    4188:	4c5d0108 	ldfmie	f0, [sp], {8}
    418c:	15000002 	strne	r0, [r0, #-2]
    4190:	00001f2d 	andeq	r1, r0, sp, lsr #30
    4194:	003a9f01 	eorseq	r9, sl, r1, lsl #30
    4198:	50010000 	andpl	r0, r1, r0
    419c:	19011600 	stmdbne	r1, {r9, sl, ip}
    41a0:	0100001d 	tsteq	r0, sp, lsl r0
    41a4:	00c901c7 	sbceq	r0, r9, r7, asr #3
    41a8:	4cf00000 	ldclmi	0, cr0, [r0]
    41ac:	4d200800 	stcmi	8, cr0, [r0]
    41b0:	19aa0800 	stmibne	sl!, {fp}
    41b4:	02f10000 	rscseq	r0, r1, #0	; 0x0
    41b8:	ff170000 	undefined instruction 0xff170000
    41bc:	0100001d 	tsteq	r0, sp, lsl r0
    41c0:	000064c8 	andeq	r6, r0, r8, asr #9
    41c4:	0019c900 	andseq	ip, r9, r0, lsl #18
    41c8:	0e451800 	cdpeq	8, 4, cr1, cr5, cr0, {0}
    41cc:	c9010000 	stmdbgt	r1, {}
    41d0:	000000c9 	andeq	r0, r0, r9, asr #1
    41d4:	001ec518 	andseq	ip, lr, r8, lsl r5
    41d8:	7eca0100 	polvce	f0, f2, f0
    41dc:	19000000 	stmdbne	r0, {}
    41e0:	000001d0 	ldrdeq	r0, [r0], -r0
    41e4:	08004cf4 	stmdaeq	r0, {r2, r4, r5, r6, r7, sl, fp, lr}
    41e8:	000000c8 	andeq	r0, r0, r8, asr #1
    41ec:	02becf01 	adcseq	ip, lr, #4	; 0x4
    41f0:	e31a0000 	tst	sl, #0	; 0x0
    41f4:	1b000001 	blne	4200 <__Stack_Size+0x3e00>
    41f8:	000000e0 	andeq	r0, r0, r0, ror #1
    41fc:	0001ef1c 	andeq	lr, r1, ip, lsl pc
    4200:	01fb1d00 	mvnseq	r1, r0, lsl #26
    4204:	52010000 	andpl	r0, r1, #0	; 0x0
    4208:	0002071c 	andeq	r0, r2, ip, lsl r7
    420c:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    4210:	000001d0 	ldrdeq	r0, [r0], -r0
    4214:	08004d0e 	stmdaeq	r0, {r1, r2, r3, r8, sl, fp, lr}
    4218:	08004d18 	stmdaeq	r0, {r3, r4, r8, sl, fp, lr}
    421c:	e31ad401 	tst	sl, #16777216	; 0x1000000
    4220:	1f000001 	svcne	0x00000001
    4224:	08004d0e 	stmdaeq	r0, {r1, r2, r3, r8, sl, fp, lr}
    4228:	08004d18 	stmdaeq	r0, {r3, r4, r8, sl, fp, lr}
    422c:	0001ef1c 	andeq	lr, r1, ip, lsl pc
    4230:	01fb2000 	mvnseq	r2, r0
    4234:	19f40000 	ldmibne	r4!, {}^
    4238:	071c0000 	ldreq	r0, [ip, -r0]
    423c:	00000002 	andeq	r0, r0, r2
    4240:	01140000 	tsteq	r4, r0
    4244:	00001e21 	andeq	r1, r0, r1, lsr #28
    4248:	2001ea01 	andcs	lr, r1, r1, lsl #20
    424c:	3408004d 	strcc	r0, [r8], #-77
    4250:	0108004d 	tsteq	r8, sp, asr #32
    4254:	0003235d 	andeq	r2, r3, sp, asr r3
    4258:	1e2b1500 	cfsh64ne	mvdx1, mvdx11, #0
    425c:	e9010000 	stmdb	r1, {}
    4260:	00000053 	andeq	r0, r0, r3, asr r0
    4264:	90215001 	eorls	r5, r1, r1
    4268:	0100000e 	tsteq	r0, lr
    426c:	00003aeb 	andeq	r3, r0, fp, ror #21
    4270:	00530100 	subseq	r0, r3, r0, lsl #2
    4274:	1fe10122 	svcne	0x00e10122
    4278:	07010000 	streq	r0, [r1, -r0]
    427c:	4d340101 	ldfmis	f0, [r4, #-4]!
    4280:	4d400800 	stclmi	8, cr0, [r0]
    4284:	5d010800 	stcpl	8, cr0, [r1]
    4288:	0000034a 	andeq	r0, r0, sl, asr #6
    428c:	000df723 	andeq	pc, sp, r3, lsr #14
    4290:	01060100 	tsteq	r6, r0, lsl #2
    4294:	000000a9 	andeq	r0, r0, r9, lsr #1
    4298:	22005001 	andcs	r5, r0, #1	; 0x1
    429c:	001d5701 	andseq	r5, sp, r1, lsl #14
    42a0:	01200100 	teqeq	r0, r0, lsl #2
    42a4:	004d4001 	subeq	r4, sp, r1
    42a8:	004d5408 	subeq	r5, sp, r8, lsl #8
    42ac:	915d0108 	cmpls	sp, r8, lsl #2
    42b0:	24000003 	strcs	r0, [r0], #-3
    42b4:	00001e59 	andeq	r1, r0, r9, asr lr
    42b8:	3a011f01 	bcc	4bec4 <__Stack_Size+0x4bac4>
    42bc:	07000000 	streq	r0, [r0, -r0]
    42c0:	2300001a 	movwcs	r0, #26	; 0x1a
    42c4:	00001cbd 	strheq	r1, [r0], -sp
    42c8:	3a011f01 	bcc	4bed4 <__Stack_Size+0x4bad4>
    42cc:	01000000 	tsteq	r0, r0
    42d0:	0e902551 	mrceq	5, 4, r2, cr0, cr1, {2}
    42d4:	21010000 	tstcs	r1, r0
    42d8:	00003a01 	andeq	r3, r0, r1, lsl #20
    42dc:	001a1a00 	andseq	r1, sl, r0, lsl #20
    42e0:	01220000 	teqeq	r2, r0
    42e4:	00001ca0 	andeq	r1, r0, r0, lsr #25
    42e8:	01013d01 	tsteq	r1, r1, lsl #26
    42ec:	08004d54 	stmdaeq	r0, {r2, r4, r6, r8, sl, fp, lr}
    42f0:	08004d60 	stmdaeq	r0, {r5, r6, r8, sl, fp, lr}
    42f4:	03b85d01 	undefined instruction 0x03b85d01
    42f8:	f7230000 	undefined instruction 0xf7230000
    42fc:	0100000d 	tsteq	r0, sp
    4300:	00a9013c 	adceq	r0, r9, ip, lsr r1
    4304:	50010000 	andpl	r0, r1, r0
    4308:	67012200 	strvs	r2, [r1, -r0, lsl #4]
    430c:	0100001e 	tsteq	r0, lr, lsl r0
    4310:	60010150 	andvs	r0, r1, r0, asr r1
    4314:	7408004d 	strvc	r0, [r8], #-77
    4318:	0108004d 	tsteq	r8, sp, asr #32
    431c:	0003f15d 	andeq	pc, r3, sp, asr r1
    4320:	1f352400 	svcne	0x00352400
    4324:	4f010000 	svcmi	0x00010000
    4328:	00003a01 	andeq	r3, r0, r1, lsl #20
    432c:	001a3800 	andseq	r3, sl, r0, lsl #16
    4330:	0e902500 	cdpeq	5, 9, cr2, cr0, cr0, {0}
    4334:	51010000 	tstpl	r1, r0
    4338:	00003a01 	andeq	r3, r0, r1, lsl #20
    433c:	001a4b00 	andseq	r4, sl, r0, lsl #22
    4340:	01260000 	teqeq	r6, r0
    4344:	00001d89 	andeq	r1, r0, r9, lsl #27
    4348:	01016e01 	tsteq	r1, r1, lsl #28
    434c:	00000053 	andeq	r0, r0, r3, asr r0
    4350:	08004d74 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, fp, lr}
    4354:	08004d84 	stmdaeq	r0, {r2, r7, r8, sl, fp, lr}
    4358:	01225d01 	teqeq	r2, r1, lsl #26
    435c:	00001fd2 	ldrdeq	r1, [r0], -r2
    4360:	01018501 	tsteq	r1, r1, lsl #10
    4364:	08004d84 	stmdaeq	r0, {r2, r7, r8, sl, fp, lr}
    4368:	08004d98 	stmdaeq	r0, {r3, r4, r7, r8, sl, fp, lr}
    436c:	04425d01 	strbeq	r5, [r2], #-3329
    4370:	ba240000 	blt	904378 <__Stack_Size+0x903f78>
    4374:	0100001e 	tsteq	r0, lr, lsl r0
    4378:	003a0184 	eorseq	r0, sl, r4, lsl #3
    437c:	1a690000 	bne	1a44384 <__Stack_Size+0x1a43f84>
    4380:	90250000 	eorls	r0, r5, r0
    4384:	0100000e 	tsteq	r0, lr
    4388:	003a0186 	eorseq	r0, sl, r6, lsl #3
    438c:	1a7c0000 	bne	1f04394 <__Stack_Size+0x1f03f94>
    4390:	22000000 	andcs	r0, r0, #0	; 0x0
    4394:	001dc601 	andseq	ip, sp, r1, lsl #12
    4398:	01a60100 	undefined instruction 0x01a60100
    439c:	004d9801 	subeq	r9, sp, r1, lsl #16
    43a0:	004dac08 	subeq	sl, sp, r8, lsl #24
    43a4:	7b5d0108 	blvc	17447cc <__Stack_Size+0x17443cc>
    43a8:	24000004 	strcs	r0, [r0], #-4
    43ac:	00001c23 	andeq	r1, r0, r3, lsr #24
    43b0:	3a01a501 	bcc	6d7bc <__Stack_Size+0x6d3bc>
    43b4:	9a000000 	bls	43bc <__Stack_Size+0x3fbc>
    43b8:	2500001a 	strcs	r0, [r0, #-26]
    43bc:	00000e90 	muleq	r0, r0, lr
    43c0:	3a01a701 	bcc	6dfcc <__Stack_Size+0x6dbcc>
    43c4:	ad000000 	stcge	0, cr0, [r0]
    43c8:	0000001a 	andeq	r0, r0, sl, lsl r0
    43cc:	20090122 	andcs	r0, r9, r2, lsr #2
    43d0:	c7010000 	strgt	r0, [r1, -r0]
    43d4:	4dac0101 	stfmis	f0, [ip, #4]!
    43d8:	4dc00800 	stclmi	8, cr0, [r0]
    43dc:	5d010800 	stcpl	8, cr0, [r1]
    43e0:	000004b0 	strheq	r0, [r0], -r0
    43e4:	001c2323 	andseq	r2, ip, r3, lsr #6
    43e8:	01c60100 	biceq	r0, r6, r0, lsl #2
    43ec:	0000003a 	andeq	r0, r0, sl, lsr r0
    43f0:	90275001 	eorls	r5, r7, r1
    43f4:	0100000e 	tsteq	r0, lr
    43f8:	003a01c8 	eorseq	r0, sl, r8, asr #3
    43fc:	53010000 	movwpl	r0, #4096	; 0x1000
    4400:	09012200 	stmdbeq	r1, {r9, sp}
    4404:	0100001f 	tsteq	r0, pc, lsl r0
    4408:	c00101ea 	andgt	r0, r1, sl, ror #3
    440c:	dc08004d 	stcle	0, cr0, [r8], {77}
    4410:	0108004d 	tsteq	r8, sp, asr #32
    4414:	0004e55d 	andeq	lr, r4, sp, asr r5
    4418:	1ff42300 	svcne	0x00f42300
    441c:	e9010000 	stmdb	r1, {}
    4420:	00005301 	andeq	r5, r0, r1, lsl #6
    4424:	23500100 	cmpcs	r0, #0	; 0x0
    4428:	00000df7 	strdeq	r0, [r0], -r7
    442c:	a901e901 	stmdbge	r1, {r0, r8, fp, sp, lr, pc}
    4430:	01000000 	tsteq	r0, r0
    4434:	01220051 	qsubeq	r0, r1, r2
    4438:	00001d6d 	andeq	r1, r0, sp, ror #26
    443c:	01020901 	tsteq	r2, r1, lsl #18
    4440:	08004ddc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, sl, fp, lr}
    4444:	08004de8 	stmdaeq	r0, {r3, r5, r6, r7, r8, sl, fp, lr}
    4448:	050c5d01 	streq	r5, [ip, #-3329]
    444c:	9b230000 	blls	8c4454 <__Stack_Size+0x8c4054>
    4450:	0100001e 	tsteq	r0, lr, lsl r0
    4454:	003a0208 	eorseq	r0, sl, r8, lsl #4
    4458:	50010000 	andpl	r0, r1, r0
    445c:	2c012200 	sfmcs	f2, 4, [r1], {0}
    4460:	0100001c 	tsteq	r0, ip, lsl r0
    4464:	e801021e 	stmda	r1, {r1, r2, r3, r4, r9}
    4468:	fc08004d 	stc2	0, cr0, [r8], {77}
    446c:	0108004d 	tsteq	r8, sp, asr #32
    4470:	0005455d 	andeq	r4, r5, sp, asr r5
    4474:	1c962400 	cfldrsne	mvf2, [r6], {0}
    4478:	1d010000 	stcne	0, cr0, [r1]
    447c:	00003a02 	andeq	r3, r0, r2, lsl #20
    4480:	001acb00 	andseq	ip, sl, r0, lsl #22
    4484:	0e902500 	cdpeq	5, 9, cr2, cr0, cr0, {0}
    4488:	1f010000 	svcne	0x00010000
    448c:	00003a02 	andeq	r3, r0, r2, lsl #20
    4490:	001ade00 	andseq	sp, sl, r0, lsl #28
    4494:	01220000 	teqeq	r2, r0
    4498:	00001f56 	andeq	r1, r0, r6, asr pc
    449c:	01023d01 	tsteq	r2, r1, lsl #26
    44a0:	08004dfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, sl, fp, lr}
    44a4:	08004e1c 	stmdaeq	r0, {r2, r3, r4, r9, sl, fp, lr}
    44a8:	056c5d01 	strbeq	r5, [ip, #-3329]!
    44ac:	6a230000 	bvs	8c44b4 <__Stack_Size+0x8c40b4>
    44b0:	0100001c 	tsteq	r0, ip, lsl r0
    44b4:	0053023c 	subseq	r0, r3, ip, lsr r2
    44b8:	50010000 	andpl	r0, r1, r0
    44bc:	7e012200 	cdpvc	2, 0, cr2, cr1, cr0, {0}
    44c0:	0100001d 	tsteq	r0, sp, lsl r0
    44c4:	1c010264 	sfmne	f0, 4, [r1], {100}
    44c8:	2808004e 	stmdacs	r8, {r1, r2, r3, r6}
    44cc:	0108004e 	tsteq	r8, lr, asr #32
    44d0:	0005935d 	andeq	r9, r5, sp, asr r3
    44d4:	0df72300 	ldcleq	3, cr2, [r7]
    44d8:	63010000 	movwvs	r0, #4096	; 0x1000
    44dc:	0000a902 	andeq	sl, r0, r2, lsl #18
    44e0:	00500100 	subseq	r0, r0, r0, lsl #2
    44e4:	1e8a0122 	rmfneep	f0, f2, f2
    44e8:	7a010000 	bvc	444f0 <__Stack_Size+0x440f0>
    44ec:	4e280102 	sufmie	f0, f0, f2
    44f0:	4e380800 	cdpmi	8, 3, cr0, cr8, cr0, {0}
    44f4:	5d010800 	stcpl	8, cr0, [r1]
    44f8:	000005bc 	strheq	r0, [r0], -ip
    44fc:	001d2f24 	andseq	r2, sp, r4, lsr #30
    4500:	02790100 	rsbseq	r0, r9, #0	; 0x0
    4504:	0000003a 	andeq	r0, r0, sl, lsr r0
    4508:	00001afc 	strdeq	r1, [r0], -ip
    450c:	a9012200 	stmdbge	r1, {r9, sp}
    4510:	0100001f 	tsteq	r0, pc, lsl r0
    4514:	3801028d 	stmdacc	r1, {r0, r2, r3, r7, r9}
    4518:	4408004e 	strmi	r0, [r8], #-78
    451c:	0108004e 	tsteq	r8, lr, asr #32
    4520:	0005e35d 	andeq	lr, r5, sp, asr r3
    4524:	0df72300 	ldcleq	3, cr2, [r7]
    4528:	8c010000 	stchi	0, cr0, [r1], {0}
    452c:	0000a902 	andeq	sl, r0, r2, lsl #18
    4530:	00500100 	subseq	r0, r0, r0, lsl #2
    4534:	1f750122 	svcne	0x00750122
    4538:	9d010000 	stcls	0, cr0, [r1]
    453c:	4e440102 	dvfmis	f0, f4, f2
    4540:	4efc0800 	cdpmi	8, 15, cr0, cr12, cr0, {0}
    4544:	5d010800 	stcpl	8, cr0, [r1]
    4548:	00000644 	andeq	r0, r0, r4, asr #12
    454c:	001eee24 	andseq	lr, lr, r4, lsr #28
    4550:	029c0100 	addseq	r0, ip, #0	; 0x0
    4554:	00000644 	andeq	r0, r0, r4, asr #12
    4558:	00001b0f 	andeq	r1, r0, pc, lsl #22
    455c:	706d7428 	rsbvc	r7, sp, r8, lsr #8
    4560:	029e0100 	addseq	r0, lr, #0	; 0x0
    4564:	0000003a 	andeq	r0, r0, sl, lsr r0
    4568:	00001b2d 	andeq	r1, r0, sp, lsr #22
    456c:	001d6525 	andseq	r6, sp, r5, lsr #10
    4570:	029e0100 	addseq	r0, lr, #0	; 0x0
    4574:	0000003a 	andeq	r0, r0, sl, lsr r0
    4578:	00001b61 	andeq	r1, r0, r1, ror #22
    457c:	001db512 	andseq	fp, sp, r2, lsl r5
    4580:	029e0100 	addseq	r0, lr, #0	; 0x0
    4584:	0000003a 	andeq	r0, r0, sl, lsr r0
    4588:	001cfa12 	andseq	pc, ip, r2, lsl sl
    458c:	029e0100 	addseq	r0, lr, #0	; 0x0
    4590:	0000003a 	andeq	r0, r0, sl, lsr r0
    4594:	c5042900 	strgt	r2, [r4, #-2304]
    4598:	22000001 	andcs	r0, r0, #1	; 0x1
    459c:	001cc801 	andseq	ip, ip, r1, lsl #16
    45a0:	03010100 	movweq	r0, #4352	; 0x1100
    45a4:	004efc01 	subeq	pc, lr, r1, lsl #24
    45a8:	004f1808 	subeq	r1, pc, r8, lsl #16
    45ac:	7f5d0108 	svcvc	0x005d0108
    45b0:	23000006 	movwcs	r0, #6	; 0x6
    45b4:	00001ffb 	strdeq	r1, [r0], -fp
    45b8:	3a030001 	bcc	c45c4 <__Stack_Size+0xc41c4>
    45bc:	01000000 	tsteq	r0, r0
    45c0:	0df72350 	ldcleq	3, cr2, [r7, #320]!
    45c4:	00010000 	andeq	r0, r1, r0
    45c8:	0000a903 	andeq	sl, r0, r3, lsl #18
    45cc:	00510100 	subseq	r0, r1, r0, lsl #2
    45d0:	1f160122 	svcne	0x00160122
    45d4:	22010000 	andcs	r0, r1, #0	; 0x0
    45d8:	4f180103 	svcmi	0x00180103
    45dc:	4f340800 	svcmi	0x00340800
    45e0:	5d010800 	stcpl	8, cr0, [r1]
    45e4:	000006b4 	strheq	r0, [r0], -r4
    45e8:	001c8723 	andseq	r8, ip, r3, lsr #14
    45ec:	03210100 	teqeq	r1, #0	; 0x0
    45f0:	0000003a 	andeq	r0, r0, sl, lsr r0
    45f4:	f7235001 	undefined instruction 0xf7235001
    45f8:	0100000d 	tsteq	r0, sp
    45fc:	00a90321 	adceq	r0, r9, r1, lsr #6
    4600:	51010000 	tstpl	r1, r0
    4604:	e0012200 	and	r2, r1, r0, lsl #4
    4608:	0100001d 	tsteq	r0, sp, lsl r0
    460c:	34010344 	strcc	r0, [r1], #-836
    4610:	5008004f 	andpl	r0, r8, pc, asr #32
    4614:	0108004f 	tsteq	r8, pc, asr #32
    4618:	0006e95d 	andeq	lr, r6, sp, asr r9
    461c:	1da62300 	stcne	3, cr2, [r6]
    4620:	43010000 	movwmi	r0, #4096	; 0x1000
    4624:	00003a03 	andeq	r3, r0, r3, lsl #20
    4628:	23500100 	cmpcs	r0, #0	; 0x0
    462c:	00000df7 	strdeq	r0, [r0], -r7
    4630:	a9034301 	stmdbge	r3, {r0, r8, r9, lr}
    4634:	01000000 	tsteq	r0, r0
    4638:	01220051 	qsubeq	r0, r1, r2
    463c:	00001c53 	andeq	r1, r0, r3, asr ip
    4640:	01036401 	tsteq	r3, r1, lsl #8
    4644:	08004f50 	stmdaeq	r0, {r4, r6, r8, r9, sl, fp, lr}
    4648:	08004f6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, sl, fp, lr}
    464c:	071e5d01 	ldreq	r5, [lr, -r1, lsl #26]
    4650:	87230000 	strhi	r0, [r3, -r0]!
    4654:	0100001c 	tsteq	r0, ip, lsl r0
    4658:	003a0363 	eorseq	r0, sl, r3, ror #6
    465c:	50010000 	andpl	r0, r1, r0
    4660:	000df723 	andeq	pc, sp, r3, lsr #14
    4664:	03630100 	cmneq	r3, #0	; 0x0
    4668:	000000a9 	andeq	r0, r0, r9, lsr #1
    466c:	22005101 	andcs	r5, r0, #1073741824	; 0x40000000
    4670:	001d4001 	andseq	r4, sp, r1
    4674:	03850100 	orreq	r0, r5, #0	; 0x0
    4678:	004f6c01 	subeq	r6, pc, r1, lsl #24
    467c:	004f8808 	subeq	r8, pc, r8, lsl #16
    4680:	535d0108 	cmppl	sp, #2	; 0x2
    4684:	23000007 	movwcs	r0, #7	; 0x7
    4688:	00001da6 	andeq	r1, r0, r6, lsr #27
    468c:	3a038401 	bcc	e5698 <__Stack_Size+0xe5298>
    4690:	01000000 	tsteq	r0, r0
    4694:	0df72350 	ldcleq	3, cr2, [r7, #320]!
    4698:	84010000 	strhi	r0, [r1]
    469c:	0000a903 	andeq	sl, r0, r3, lsl #18
    46a0:	00510100 	subseq	r0, r1, r0, lsl #2
    46a4:	1e0e0122 	adfneep	f0, f6, f2
    46a8:	9d010000 	stcls	0, cr0, [r1]
    46ac:	4f880103 	svcmi	0x00880103
    46b0:	4f940800 	svcmi	0x00940800
    46b4:	5d010800 	stcpl	8, cr0, [r1]
    46b8:	0000077a 	andeq	r0, r0, sl, ror r7
    46bc:	000df723 	andeq	pc, sp, r3, lsr #14
    46c0:	039c0100 	orrseq	r0, ip, #0	; 0x0
    46c4:	000000a9 	andeq	r0, r0, r9, lsr #1
    46c8:	22005001 	andcs	r5, r0, #1	; 0x1
    46cc:	001fb701 	andseq	fp, pc, r1, lsl #14
    46d0:	03ad0100 	undefined instruction 0x03ad0100
    46d4:	004f9401 	subeq	r9, pc, r1, lsl #8
    46d8:	004fa008 	subeq	sl, pc, r8
    46dc:	a15d0108 	cmpge	sp, r8, lsl #2
    46e0:	23000007 	movwcs	r0, #7	; 0x7
    46e4:	00000df7 	strdeq	r0, [r0], -r7
    46e8:	a903ac01 	stmdbge	r3, {r0, sl, fp, sp, pc}
    46ec:	01000000 	tsteq	r0, r0
    46f0:	01220050 	qsubeq	r0, r0, r2
    46f4:	00001d00 	andeq	r1, r0, r0, lsl #26
    46f8:	0103c201 	tsteq	r3, r1, lsl #4
    46fc:	08004fa0 	stmdaeq	r0, {r5, r7, r8, r9, sl, fp, lr}
    4700:	08004fac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, sl, fp, lr}
    4704:	07c85d01 	strbeq	r5, [r8, r1, lsl #26]
    4708:	ec230000 	stc	0, cr0, [r3]
    470c:	0100001f 	tsteq	r0, pc, lsl r0
    4710:	005303c1 	subseq	r0, r3, r1, asr #7
    4714:	50010000 	andpl	r0, r1, r0
    4718:	01d02a00 	bicseq	r2, r0, r0, lsl #20
    471c:	4fac0000 	svcmi	0x00ac0000
    4720:	4ff00800 	svcmi	0x00f00800
    4724:	5d010800 	stcpl	8, cr0, [r1]
    4728:	000007fc 	strdeq	r0, [r0], -ip
    472c:	0001e32b 	andeq	lr, r1, fp, lsr #6
    4730:	001b7f00 	andseq	r7, fp, r0, lsl #30
    4734:	01ef2000 	mvneq	r2, r0
    4738:	1b920000 	blne	fe484740 <SCS_BASE+0x1e476740>
    473c:	fb200000 	blx	804746 <__Stack_Size+0x804346>
    4740:	bb000001 	bllt	474c <__Stack_Size+0x434c>
    4744:	1c00001b 	stcne	0, cr0, [r0], {27}
    4748:	00000207 	andeq	r0, r0, r7, lsl #4
    474c:	ac012c00 	stcge	12, cr2, [r1], {0}
    4750:	0100001e 	tsteq	r0, lr, lsl r0
    4754:	f0010411 	undefined instruction 0xf0010411
    4758:	0008004f 	andeq	r0, r8, pc, asr #32
    475c:	01080050 	qaddeq	r0, r0, r8
    4760:	72012d5d 	andvc	r2, r1, #5952	; 0x1740
    4764:	0100001c 	tsteq	r0, ip, lsl r0
    4768:	89010425 	stmdbhi	r1, {r0, r2, r5, sl}
    476c:	00000000 	andeq	r0, r0, r0
    4770:	14080050 	strne	r0, [r8], #-80
    4774:	01080050 	qaddeq	r0, r0, r8
    4778:	0008495d 	andeq	r4, r8, sp, asr r9
    477c:	1ff42400 	svcne	0x00f42400
    4780:	24010000 	strcs	r0, [r1]
    4784:	00005304 	andeq	r5, r0, r4, lsl #6
    4788:	001be400 	andseq	lr, fp, r0, lsl #8
    478c:	0fdd1200 	svceq	0x00dd1200
    4790:	26010000 	strcs	r0, [r1], -r0
    4794:	00008904 	andeq	r8, r0, r4, lsl #18
    4798:	01220000 	teqeq	r2, r0
    479c:	00001c3d 	andeq	r1, r0, sp, lsr ip
    47a0:	01044801 	tsteq	r4, r1, lsl #16
    47a4:	08005014 	stmdaeq	r0, {r2, r4, ip, lr}
    47a8:	08005020 	stmdaeq	r0, {r5, ip, lr}
    47ac:	08705d01 	ldmdaeq	r0!, {r0, r8, sl, fp, ip, lr}^
    47b0:	f4230000 	vld4.8	{d0-d3}, [r3], r0
    47b4:	0100001f 	tsteq	r0, pc, lsl r0
    47b8:	00530447 	subseq	r0, r3, r7, asr #8
    47bc:	50010000 	andpl	r0, r1, r0
    47c0:	005d2e00 	subseq	r2, sp, r0, lsl #28
    47c4:	08800000 	stmeq	r0, {}
    47c8:	d42f0000 	strtle	r0, [pc], #0	; 47d0 <__Stack_Size+0x43d0>
    47cc:	0f000000 	svceq	0x00000000
    47d0:	1f642100 	svcne	0x00642100
    47d4:	6f010000 	svcvs	0x00010000
    47d8:	00000891 	muleq	r0, r1, r8
    47dc:	62cc0305 	sbcvs	r0, ip, #335544320	; 0x14000000
    47e0:	70300800 	eorsvc	r0, r0, r0, lsl #16
    47e4:	2e000008 	cdpcs	0, 0, cr0, cr0, cr8, {0}
    47e8:	0000005d 	andeq	r0, r0, sp, asr r0
    47ec:	000008a6 	andeq	r0, r0, r6, lsr #17
    47f0:	0000d42f 	andeq	sp, r0, pc, lsr #8
    47f4:	21000300 	tstcs	r0, r0, lsl #6
    47f8:	00002019 	andeq	r2, r0, r9, lsl r0
    47fc:	08b77001 	ldmeq	r7!, {r0, ip, sp, lr}
    4800:	03050000 	movweq	r0, #20480	; 0x5000
    4804:	080062dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, sp, lr}
    4808:	00089630 	andeq	r9, r8, r0, lsr r6
    480c:	01eb0000 	mvneq	r0, r0
    4810:	00020000 	andeq	r0, r2, r0
    4814:	00001378 	andeq	r1, r0, r8, ror r3
    4818:	00000104 	andeq	r0, r0, r4, lsl #2
    481c:	75010000 	strvc	r0, [r1]
    4820:	9f000020 	svcls	0x00000020
    4824:	20000001 	andcs	r0, r0, r1
    4828:	c4080050 	strgt	r0, [r8], #-80
    482c:	9a080050 	bls	204974 <__Stack_Size+0x204574>
    4830:	02000011 	andeq	r0, r0, #17	; 0x11
    4834:	2f9a0504 	svccs	0x009a0504
    4838:	02020000 	andeq	r0, r2, #0	; 0x0
    483c:	00003505 	andeq	r3, r0, r5, lsl #10
    4840:	06010200 	streq	r0, [r1], -r0, lsl #4
    4844:	000000a0 	andeq	r0, r0, r0, lsr #1
    4848:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    484c:	45270200 	strmi	r0, [r7, #-512]!
    4850:	02000000 	andeq	r0, r0, #0	; 0x0
    4854:	30140704 	andscc	r0, r4, r4, lsl #14
    4858:	02020000 	andeq	r0, r2, #0	; 0x0
    485c:	00011f07 	andeq	r1, r1, r7, lsl #30
    4860:	38750300 	ldmdacc	r5!, {r8, r9}^
    4864:	5d290200 	sfmpl	f0, 4, [r9]
    4868:	02000000 	andeq	r0, r0, #0	; 0x0
    486c:	009e0801 	addseq	r0, lr, r1, lsl #16
    4870:	45040000 	strmi	r0, [r4]
    4874:	05000000 	streq	r0, [r0]
    4878:	00000064 	andeq	r0, r0, r4, rrx
    487c:	39020106 	stmdbcc	r2, {r1, r2, r8}
    4880:	00000083 	andeq	r0, r0, r3, lsl #1
    4884:	00153a07 	andseq	r3, r5, r7, lsl #20
    4888:	53080000 	movwpl	r0, #32768	; 0x8000
    488c:	01005445 	tsteq	r0, r5, asr #8
    4890:	1e7f0900 	cdpne	9, 7, cr0, cr15, cr0, {0}
    4894:	39020000 	stmdbcc	r2, {}
    4898:	0000006e 	andeq	r0, r0, lr, rrx
    489c:	3b020106 	blcc	84cbc <__Stack_Size+0x848bc>
    48a0:	000000a3 	andeq	r0, r0, r3, lsr #1
    48a4:	00075707 	andeq	r5, r7, r7, lsl #14
    48a8:	77070000 	strvc	r0, [r7, -r0]
    48ac:	01000007 	tsteq	r0, r7
    48b0:	08de0900 	ldmeq	lr, {r8, fp}^
    48b4:	3b020000 	blcc	848bc <__Stack_Size+0x844bc>
    48b8:	0000008e 	andeq	r0, r0, lr, lsl #1
    48bc:	0b07040a 	bleq	1c58ec <__Stack_Size+0x1c54ec>
    48c0:	02030310 	andeq	r0, r3, #1073741824	; 0x40000000
    48c4:	000000f7 	strdeq	r0, [r0], -r7
    48c8:	00209b0c 	eoreq	r9, r0, ip, lsl #22
    48cc:	02040300 	andeq	r0, r4, #0	; 0x0
    48d0:	00000064 	andeq	r0, r0, r4, rrx
    48d4:	0c002302 	stceq	3, cr2, [r0], {2}
    48d8:	000020db 	ldrdeq	r2, [r0], -fp
    48dc:	64020503 	strvs	r0, [r2], #-1283
    48e0:	02000000 	andeq	r0, r0, #0	; 0x0
    48e4:	560d0423 	strpl	r0, [sp], -r3, lsr #8
    48e8:	03004c41 	movweq	r4, #3137	; 0xc41
    48ec:	00640206 	rsbeq	r0, r4, r6, lsl #4
    48f0:	23020000 	movwcs	r0, #8192	; 0x2000
    48f4:	206f0c08 	rsbcs	r0, pc, r8, lsl #24
    48f8:	07030000 	streq	r0, [r3, -r0]
    48fc:	00006902 	andeq	r6, r0, r2, lsl #18
    4900:	0c230200 	sfmeq	f0, 4, [r3]
    4904:	c3010e00 	movwgt	r0, #7680	; 0x1e00
    4908:	01000020 	tsteq	r0, r0, lsr #32
    490c:	5020012c 	eorpl	r0, r0, ip, lsr #2
    4910:	503c0800 	eorspl	r0, ip, r0, lsl #16
    4914:	5d010800 	stcpl	8, cr0, [r1]
    4918:	0000011c 	andeq	r0, r0, ip, lsl r1
    491c:	0020e00f 	eoreq	lr, r0, pc
    4920:	3a2b0100 	bcc	ac4d28 <__Stack_Size+0xac4928>
    4924:	01000000 	tsteq	r0, r0
    4928:	010e0050 	qaddeq	r0, r0, lr
    492c:	0000203a 	andeq	r2, r0, sl, lsr r0
    4930:	3c014301 	stccc	3, cr4, [r1], {1}
    4934:	48080050 	stmdami	r8, {r4, r6}
    4938:	01080050 	qaddeq	r0, r0, r8
    493c:	0001415d 	andeq	r4, r1, sp, asr r1
    4940:	20450f00 	subcs	r0, r5, r0, lsl #30
    4944:	42010000 	andmi	r0, r1, #0	; 0x0
    4948:	0000003a 	andeq	r0, r0, sl, lsr r0
    494c:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
    4950:	0020a001 	eoreq	sl, r0, r1
    4954:	01560100 	cmpeq	r6, r0, lsl #2
    4958:	08005048 	stmdaeq	r0, {r3, r6, ip, lr}
    495c:	08005074 	stmdaeq	r0, {r2, r4, r5, r6, ip, lr}
    4960:	01665d01 	cmneq	r6, r1, lsl #26
    4964:	b30f0000 	movwlt	r0, #61440	; 0xf000
    4968:	01000020 	tsteq	r0, r0, lsr #32
    496c:	00003a55 	andeq	r3, r0, r5, asr sl
    4970:	00500100 	subseq	r0, r0, r0, lsl #2
    4974:	20f2010e 	rscscs	r0, r2, lr, lsl #2
    4978:	71010000 	tstvc	r1, r0
    497c:	00507401 	subseq	r7, r0, r1, lsl #8
    4980:	00509008 	subseq	r9, r0, r8
    4984:	8b5d0108 	blhi	1744dac <__Stack_Size+0x17449ac>
    4988:	0f000001 	svceq	0x00000001
    498c:	00000df7 	strdeq	r0, [r0], -r7
    4990:	00a37001 	adceq	r7, r3, r1
    4994:	50010000 	andpl	r0, r1, r0
    4998:	27011000 	strcs	r1, [r1, -r0]
    499c:	01000020 	tsteq	r0, r0, lsr #32
    49a0:	003a0187 	eorseq	r0, sl, r7, lsl #3
    49a4:	50900000 	addspl	r0, r0, r0
    49a8:	509c0800 	addspl	r0, ip, r0, lsl #16
    49ac:	5d010800 	stcpl	8, cr0, [r1]
    49b0:	204c0111 	subcs	r0, ip, r1, lsl r1
    49b4:	97010000 	strls	r0, [r1, -r0]
    49b8:	00008301 	andeq	r8, r0, r1, lsl #6
    49bc:	00509c00 	subseq	r9, r0, r0, lsl #24
    49c0:	0050c408 	subseq	ip, r0, r8, lsl #8
    49c4:	125d0108 	subsne	r0, sp, #2	; 0x2
    49c8:	00002062 	andeq	r2, r0, r2, rrx
    49cc:	00539601 	subseq	r9, r3, r1, lsl #12
    49d0:	1bf70000 	blne	ffdc49d8 <SCS_BASE+0x1fdb69d8>
    49d4:	d6130000 	ldrle	r0, [r3], -r0
    49d8:	0100001d 	tsteq	r0, sp, lsl r0
    49dc:	00003a98 	muleq	r0, r8, sl
    49e0:	001c1500 	andseq	r1, ip, r0, lsl #10
    49e4:	6d741400 	cfldrdvs	mvd1, [r4]
    49e8:	98010070 	stmdals	r1, {r4, r5, r6}
    49ec:	0000003a 	andeq	r0, r0, sl, lsr r0
    49f0:	000fdd15 	andeq	sp, pc, r5, lsl sp
    49f4:	83990100 	orrshi	r0, r9, #0	; 0x0
    49f8:	00000000 	andeq	r0, r0, r0
    49fc:	00214500 	eoreq	r4, r1, r0, lsl #10
    4a00:	9e000200 	cdpls	2, 0, cr0, cr0, cr0, {0}
    4a04:	04000014 	streq	r0, [r0], #-20
    4a08:	00000001 	andeq	r0, r0, r1
    4a0c:	24d50100 	ldrbcs	r0, [r5], #256
    4a10:	019f0000 	orrseq	r0, pc, r0
    4a14:	50c40000 	sbcpl	r0, r4, r0
    4a18:	5e4c0800 	cdppl	8, 4, cr0, cr12, cr0, {0}
    4a1c:	12570800 	subsne	r0, r7, #0	; 0x0
    4a20:	04020000 	streq	r0, [r2]
    4a24:	002f9a05 	eoreq	r9, pc, r5, lsl #20
    4a28:	05020200 	streq	r0, [r2, #-512]
    4a2c:	00000035 	andeq	r0, r0, r5, lsr r0
    4a30:	a0060102 	andge	r0, r6, r2, lsl #2
    4a34:	02000000 	andeq	r0, r0, #0	; 0x0
    4a38:	30140704 	andscc	r0, r4, r4, lsl #14
    4a3c:	75030000 	strvc	r0, [r3]
    4a40:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    4a44:	00004c28 	andeq	r4, r0, r8, lsr #24
    4a48:	07020200 	streq	r0, [r2, -r0, lsl #4]
    4a4c:	0000011f 	andeq	r0, r0, pc, lsl r1
    4a50:	00387503 	eorseq	r7, r8, r3, lsl #10
    4a54:	005d2902 	subseq	r2, sp, r2, lsl #18
    4a58:	01020000 	tsteq	r2, r0
    4a5c:	00009e08 	andeq	r9, r0, r8, lsl #28
    4a60:	004c0400 	subeq	r0, ip, r0, lsl #8
    4a64:	01050000 	tsteq	r5, r0
    4a68:	007e3902 	rsbseq	r3, lr, r2, lsl #18
    4a6c:	3a060000 	bcc	184a74 <__Stack_Size+0x184674>
    4a70:	00000015 	andeq	r0, r0, r5, lsl r0
    4a74:	54455307 	strbpl	r5, [r5], #-775
    4a78:	08000100 	stmdaeq	r0, {r8}
    4a7c:	00001e7f 	andeq	r1, r0, pc, ror lr
    4a80:	00693902 	rsbeq	r3, r9, r2, lsl #18
    4a84:	79080000 	stmdbvc	r8, {}
    4a88:	0200001c 	andeq	r0, r0, #28	; 0x1c
    4a8c:	00006939 	andeq	r6, r0, r9, lsr r9
    4a90:	02010500 	andeq	r0, r1, #0	; 0x0
    4a94:	0000a93b 	andeq	sl, r0, fp, lsr r9
    4a98:	07570600 	ldrbeq	r0, [r7, -r0, lsl #12]
    4a9c:	06000000 	streq	r0, [r0], -r0
    4aa0:	00000777 	andeq	r0, r0, r7, ror r7
    4aa4:	de080001 	cdple	0, 0, cr0, cr8, cr1, {0}
    4aa8:	02000008 	andeq	r0, r0, #8	; 0x8
    4aac:	0000943b 	andeq	r9, r0, fp, lsr r4
    4ab0:	07040900 	streq	r0, [r4, -r0, lsl #18]
    4ab4:	0c03500a 	stceq	0, cr5, [r3], {10}
    4ab8:	00031802 	andeq	r1, r3, r2, lsl #16
    4abc:	52430b00 	subpl	r0, r3, #0	; 0x0
    4ac0:	0d030031 	stceq	0, cr0, [r3, #-196]
    4ac4:	00006402 	andeq	r6, r0, r2, lsl #8
    4ac8:	00230200 	eoreq	r0, r3, r0, lsl #4
    4acc:	0001420c 	andeq	r4, r1, ip, lsl #4
    4ad0:	020e0300 	andeq	r0, lr, #0	; 0x0
    4ad4:	00000041 	andeq	r0, r0, r1, asr #32
    4ad8:	0b022302 	bleq	8d6e8 <__Stack_Size+0x8d2e8>
    4adc:	00325243 	eorseq	r5, r2, r3, asr #4
    4ae0:	64020f03 	strvs	r0, [r2], #-3843
    4ae4:	02000000 	andeq	r0, r0, #0	; 0x0
    4ae8:	4c0c0423 	cfstrsmi	mvf0, [ip], {35}
    4aec:	03000001 	movweq	r0, #1	; 0x1
    4af0:	00410210 	subeq	r0, r1, r0, lsl r2
    4af4:	23020000 	movwcs	r0, #8192	; 0x2000
    4af8:	00990c06 	addseq	r0, r9, r6, lsl #24
    4afc:	11030000 	tstne	r3, r0
    4b00:	00006402 	andeq	r6, r0, r2, lsl #8
    4b04:	08230200 	stmdaeq	r3!, {r9}
    4b08:	00003f0c 	andeq	r3, r0, ip, lsl #30
    4b0c:	02120300 	andseq	r0, r2, #0	; 0x0
    4b10:	00000041 	andeq	r0, r0, r1, asr #32
    4b14:	0c0a2302 	stceq	3, cr2, [sl], {2}
    4b18:	0000011a 	andeq	r0, r0, sl, lsl r1
    4b1c:	64021303 	strvs	r1, [r2], #-771
    4b20:	02000000 	andeq	r0, r0, #0	; 0x0
    4b24:	560c0c23 	strpl	r0, [ip], -r3, lsr #24
    4b28:	03000001 	movweq	r0, #1	; 0x1
    4b2c:	00410214 	subeq	r0, r1, r4, lsl r2
    4b30:	23020000 	movwcs	r0, #8192	; 0x2000
    4b34:	52530b0e 	subspl	r0, r3, #14336	; 0x3800
    4b38:	02150300 	andseq	r0, r5, #0	; 0x0
    4b3c:	00000064 	andeq	r0, r0, r4, rrx
    4b40:	0c102302 	ldceq	3, cr2, [r0], {2}
    4b44:	00000049 	andeq	r0, r0, r9, asr #32
    4b48:	41021603 	tstmi	r2, r3, lsl #12
    4b4c:	02000000 	andeq	r0, r0, #0	; 0x0
    4b50:	450b1223 	strmi	r1, [fp, #-547]
    4b54:	03005247 	movweq	r5, #583	; 0x247
    4b58:	00640217 	rsbeq	r0, r4, r7, lsl r2
    4b5c:	23020000 	movwcs	r0, #8192	; 0x2000
    4b60:	016d0c14 	cmneq	sp, r4, lsl ip
    4b64:	18030000 	stmdane	r3, {}
    4b68:	00004102 	andeq	r4, r0, r2, lsl #2
    4b6c:	16230200 	strtne	r0, [r3], -r0, lsl #4
    4b70:	0000160c 	andeq	r1, r0, ip, lsl #12
    4b74:	02190300 	andseq	r0, r9, #0	; 0x0
    4b78:	00000064 	andeq	r0, r0, r4, rrx
    4b7c:	0c182302 	ldceq	3, cr2, [r8], {2}
    4b80:	00000177 	andeq	r0, r0, r7, ror r1
    4b84:	41021a03 	tstmi	r2, r3, lsl #20
    4b88:	02000000 	andeq	r0, r0, #0	; 0x0
    4b8c:	1c0c1a23 	stcne	10, cr1, [ip], {35}
    4b90:	03000000 	movweq	r0, #0	; 0x0
    4b94:	0064021b 	rsbeq	r0, r4, fp, lsl r2
    4b98:	23020000 	movwcs	r0, #8192	; 0x2000
    4b9c:	01810c1c 	orreq	r0, r1, ip, lsl ip
    4ba0:	1c030000 	stcne	0, cr0, [r3], {0}
    4ba4:	00004102 	andeq	r4, r0, r2, lsl #2
    4ba8:	1e230200 	cdpne	2, 2, cr0, cr3, cr0, {0}
    4bac:	00000c0c 	andeq	r0, r0, ip, lsl #24
    4bb0:	021d0300 	andseq	r0, sp, #0	; 0x0
    4bb4:	00000064 	andeq	r0, r0, r4, rrx
    4bb8:	0c202302 	stceq	3, cr2, [r0], #-8
    4bbc:	0000018b 	andeq	r0, r0, fp, lsl #3
    4bc0:	41021e03 	tstmi	r2, r3, lsl #28
    4bc4:	02000000 	andeq	r0, r0, #0	; 0x0
    4bc8:	430b2223 	movwmi	r2, #45603	; 0xb223
    4bcc:	0300544e 	movweq	r5, #1102	; 0x44e
    4bd0:	0064021f 	rsbeq	r0, r4, pc, lsl r2
    4bd4:	23020000 	movwcs	r0, #8192	; 0x2000
    4bd8:	01950c24 	orrseq	r0, r5, r4, lsr #24
    4bdc:	20030000 	andcs	r0, r3, r0
    4be0:	00004102 	andeq	r4, r0, r2, lsl #2
    4be4:	26230200 	strtcs	r0, [r3], -r0, lsl #4
    4be8:	4353500b 	cmpmi	r3, #11	; 0xb
    4bec:	02210300 	eoreq	r0, r1, #0	; 0x0
    4bf0:	00000064 	andeq	r0, r0, r4, rrx
    4bf4:	0c282302 	stceq	3, cr2, [r8], #-8
    4bf8:	000000ac 	andeq	r0, r0, ip, lsr #1
    4bfc:	41022203 	tstmi	r2, r3, lsl #4
    4c00:	02000000 	andeq	r0, r0, #0	; 0x0
    4c04:	410b2a23 	tstmi	fp, r3, lsr #20
    4c08:	03005252 	movweq	r5, #594	; 0x252
    4c0c:	00640223 	rsbeq	r0, r4, r3, lsr #4
    4c10:	23020000 	movwcs	r0, #8192	; 0x2000
    4c14:	00b70c2c 	adcseq	r0, r7, ip, lsr #24
    4c18:	24030000 	strcs	r0, [r3]
    4c1c:	00004102 	andeq	r4, r0, r2, lsl #2
    4c20:	2e230200 	cdpcs	2, 2, cr0, cr3, cr0, {0}
    4c24:	5243520b 	subpl	r5, r3, #-1342177280	; 0xb0000000
    4c28:	02250300 	eoreq	r0, r5, #0	; 0x0
    4c2c:	00000064 	andeq	r0, r0, r4, rrx
    4c30:	0c302302 	ldceq	3, cr2, [r0], #-8
    4c34:	000000c2 	andeq	r0, r0, r2, asr #1
    4c38:	41022603 	tstmi	r2, r3, lsl #12
    4c3c:	02000000 	andeq	r0, r0, #0	; 0x0
    4c40:	5f0c3223 	svcpl	0x000c3223
    4c44:	03000000 	movweq	r0, #0	; 0x0
    4c48:	00640227 	rsbeq	r0, r4, r7, lsr #4
    4c4c:	23020000 	movwcs	r0, #8192	; 0x2000
    4c50:	00cd0c34 	sbceq	r0, sp, r4, lsr ip
    4c54:	28030000 	stmdacs	r3, {}
    4c58:	00004102 	andeq	r4, r0, r2, lsl #2
    4c5c:	36230200 	strtcc	r0, [r3], -r0, lsl #4
    4c60:	0000640c 	andeq	r6, r0, ip, lsl #8
    4c64:	02290300 	eoreq	r0, r9, #0	; 0x0
    4c68:	00000064 	andeq	r0, r0, r4, rrx
    4c6c:	0c382302 	ldceq	3, cr2, [r8], #-8
    4c70:	000000d8 	ldrdeq	r0, [r0], -r8
    4c74:	41022a03 	tstmi	r2, r3, lsl #20
    4c78:	02000000 	andeq	r0, r0, #0	; 0x0
    4c7c:	690c3a23 	stmdbvs	ip, {r0, r1, r5, r9, fp, ip, sp}
    4c80:	03000000 	movweq	r0, #0	; 0x0
    4c84:	0064022b 	rsbeq	r0, r4, fp, lsr #4
    4c88:	23020000 	movwcs	r0, #8192	; 0x2000
    4c8c:	00e30c3c 	rsceq	r0, r3, ip, lsr ip
    4c90:	2c030000 	stccs	0, cr0, [r3], {0}
    4c94:	00004102 	andeq	r4, r0, r2, lsl #2
    4c98:	3e230200 	cdpcc	2, 2, cr0, cr3, cr0, {0}
    4c9c:	00006e0c 	andeq	r6, r0, ip, lsl #28
    4ca0:	022d0300 	eoreq	r0, sp, #0	; 0x0
    4ca4:	00000064 	andeq	r0, r0, r4, rrx
    4ca8:	0c402302 	mcrreq	3, 0, r2, r0, cr2
    4cac:	000000ee 	andeq	r0, r0, lr, ror #1
    4cb0:	41022e03 	tstmi	r2, r3, lsl #28
    4cb4:	02000000 	andeq	r0, r0, #0	; 0x0
    4cb8:	320c4223 	andcc	r4, ip, #805306370	; 0x30000002
    4cbc:	03000001 	movweq	r0, #1	; 0x1
    4cc0:	0064022f 	rsbeq	r0, r4, pc, lsr #4
    4cc4:	23020000 	movwcs	r0, #8192	; 0x2000
    4cc8:	00f90c44 	rscseq	r0, r9, r4, asr #24
    4ccc:	30030000 	andcc	r0, r3, r0
    4cd0:	00004102 	andeq	r4, r0, r2, lsl #2
    4cd4:	46230200 	strtmi	r0, [r3], -r0, lsl #4
    4cd8:	5243440b 	subpl	r4, r3, #184549376	; 0xb000000
    4cdc:	02310300 	eorseq	r0, r1, #0	; 0x0
    4ce0:	00000064 	andeq	r0, r0, r4, rrx
    4ce4:	0c482302 	mcrreq	3, 0, r2, r8, cr2
    4ce8:	00000104 	andeq	r0, r0, r4, lsl #2
    4cec:	41023203 	tstmi	r2, r3, lsl #4
    4cf0:	02000000 	andeq	r0, r0, #0	; 0x0
    4cf4:	110c4a23 	tstne	ip, r3, lsr #20
    4cf8:	03000000 	movweq	r0, #0	; 0x0
    4cfc:	00640233 	rsbeq	r0, r4, r3, lsr r2
    4d00:	23020000 	movwcs	r0, #8192	; 0x2000
    4d04:	010f0c4c 	tsteq	pc, ip, asr #24
    4d08:	34030000 	strcc	r0, [r3]
    4d0c:	00004102 	andeq	r4, r0, r2, lsl #2
    4d10:	4e230200 	cdpmi	2, 2, cr0, cr3, cr0, {0}
    4d14:	23b80d00 	undefined instruction 0x23b80d00
    4d18:	35030000 	strcc	r0, [r3]
    4d1c:	0000b702 	andeq	fp, r0, r2, lsl #14
    4d20:	040a0e00 	streq	r0, [sl], #-3584
    4d24:	0003731c 	andeq	r7, r3, ip, lsl r3
    4d28:	21710f00 	cmncs	r1, r0, lsl #30
    4d2c:	1d040000 	stcne	0, cr0, [r4]
    4d30:	00000041 	andeq	r0, r0, r1, asr #32
    4d34:	0f002302 	svceq	0x00002302
    4d38:	0000271b 	andeq	r2, r0, fp, lsl r7
    4d3c:	00411e04 	subeq	r1, r1, r4, lsl #28
    4d40:	23020000 	movwcs	r0, #8192	; 0x2000
    4d44:	289f0f02 	ldmcs	pc, {r1, r8, r9, sl, fp}
    4d48:	1f040000 	svcne	0x00040000
    4d4c:	00000041 	andeq	r0, r0, r1, asr #32
    4d50:	0f042302 	svceq	0x00042302
    4d54:	00002440 	andeq	r2, r0, r0, asr #8
    4d58:	00412004 	subeq	r2, r1, r4
    4d5c:	23020000 	movwcs	r0, #8192	; 0x2000
    4d60:	26730f06 	ldrbtcs	r0, [r3], -r6, lsl #30
    4d64:	21040000 	tstcs	r4, r0
    4d68:	00000053 	andeq	r0, r0, r3, asr r0
    4d6c:	00082302 	andeq	r2, r8, r2, lsl #6
    4d70:	002af308 	eoreq	pc, sl, r8, lsl #6
    4d74:	24220400 	strtcs	r0, [r2], #-1024
    4d78:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
    4d7c:	f7260410 	undefined instruction 0xf7260410
    4d80:	0f000003 	svceq	0x00000003
    4d84:	00002922 	andeq	r2, r0, r2, lsr #18
    4d88:	00412704 	subeq	r2, r1, r4, lsl #14
    4d8c:	23020000 	movwcs	r0, #8192	; 0x2000
    4d90:	24520f00 	ldrbcs	r0, [r2], #-3840
    4d94:	28040000 	stmdacs	r4, {}
    4d98:	00000041 	andeq	r0, r0, r1, asr #32
    4d9c:	0f022302 	svceq	0x00022302
    4da0:	000029f3 	strdeq	r2, [r0], -r3
    4da4:	00412904 	subeq	r2, r1, r4, lsl #18
    4da8:	23020000 	movwcs	r0, #8192	; 0x2000
    4dac:	24230f04 	strtcs	r0, [r3], #-3844
    4db0:	2a040000 	bcs	104db8 <__Stack_Size+0x1049b8>
    4db4:	00000041 	andeq	r0, r0, r1, asr #32
    4db8:	0f062302 	svceq	0x00062302
    4dbc:	000021c6 	andeq	r2, r0, r6, asr #3
    4dc0:	00412b04 	subeq	r2, r1, r4, lsl #22
    4dc4:	23020000 	movwcs	r0, #8192	; 0x2000
    4dc8:	269c0f08 	ldrcs	r0, [ip], r8, lsl #30
    4dcc:	2c040000 	stccs	0, cr0, [r4], {0}
    4dd0:	00000041 	andeq	r0, r0, r1, asr #32
    4dd4:	0f0a2302 	svceq	0x000a2302
    4dd8:	00002331 	andeq	r2, r0, r1, lsr r3
    4ddc:	00412d04 	subeq	r2, r1, r4, lsl #26
    4de0:	23020000 	movwcs	r0, #8192	; 0x2000
    4de4:	27e20f0c 	strbcs	r0, [r2, ip, lsl #30]!
    4de8:	2e040000 	cdpcs	0, 0, cr0, cr4, cr0, {0}
    4dec:	00000041 	andeq	r0, r0, r1, asr #32
    4df0:	000e2302 	andeq	r2, lr, r2, lsl #6
    4df4:	0021b408 	eoreq	fp, r1, r8, lsl #8
    4df8:	7e2f0400 	cdpvc	4, 2, cr0, cr15, cr0, {0}
    4dfc:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
    4e00:	5133040a 	teqpl	r3, sl, lsl #8
    4e04:	0f000004 	svceq	0x00000004
    4e08:	00002844 	andeq	r2, r0, r4, asr #16
    4e0c:	00413404 	subeq	r3, r1, r4, lsl #8
    4e10:	23020000 	movwcs	r0, #8192	; 0x2000
    4e14:	294a0f00 	stmdbcs	sl, {r8, r9, sl, fp}^
    4e18:	35040000 	strcc	r0, [r4]
    4e1c:	00000041 	andeq	r0, r0, r1, asr #32
    4e20:	0f022302 	svceq	0x00022302
    4e24:	000028da 	ldrdeq	r2, [r0], -sl
    4e28:	00413604 	subeq	r3, r1, r4, lsl #12
    4e2c:	23020000 	movwcs	r0, #8192	; 0x2000
    4e30:	25cd0f04 	strbcs	r0, [sp, #3844]
    4e34:	37040000 	strcc	r0, [r4, -r0]
    4e38:	00000041 	andeq	r0, r0, r1, asr #32
    4e3c:	0f062302 	svceq	0x00062302
    4e40:	00002b50 	andeq	r2, r0, r0, asr fp
    4e44:	00413804 	subeq	r3, r1, r4, lsl #16
    4e48:	23020000 	movwcs	r0, #8192	; 0x2000
    4e4c:	1a080008 	bne	204e74 <__Stack_Size+0x204a74>
    4e50:	04000022 	streq	r0, [r0], #-34
    4e54:	00040239 	andeq	r0, r4, r9, lsr r2
    4e58:	040e0e00 	streq	r0, [lr], #-3584
    4e5c:	0004c73d 	andeq	ip, r4, sp, lsr r7
    4e60:	293c0f00 	ldmdbcs	ip!, {r8, r9, sl, fp}
    4e64:	3e040000 	cdpcc	0, 0, cr0, cr4, cr0, {0}
    4e68:	00000041 	andeq	r0, r0, r1, asr #32
    4e6c:	0f002302 	svceq	0x00002302
    4e70:	000023a3 	andeq	r2, r0, r3, lsr #7
    4e74:	00413f04 	subeq	r3, r1, r4, lsl #30
    4e78:	23020000 	movwcs	r0, #8192	; 0x2000
    4e7c:	25920f02 	ldrcs	r0, [r2, #3842]
    4e80:	40040000 	andmi	r0, r4, r0
    4e84:	00000041 	andeq	r0, r0, r1, asr #32
    4e88:	0f042302 	svceq	0x00042302
    4e8c:	00002a52 	andeq	r2, r0, r2, asr sl
    4e90:	00414104 	subeq	r4, r1, r4, lsl #2
    4e94:	23020000 	movwcs	r0, #8192	; 0x2000
    4e98:	26920f06 	ldrcs	r0, [r2], r6, lsl #30
    4e9c:	42040000 	andmi	r0, r4, #0	; 0x0
    4ea0:	00000041 	andeq	r0, r0, r1, asr #32
    4ea4:	0f082302 	svceq	0x00082302
    4ea8:	00002539 	andeq	r2, r0, r9, lsr r5
    4eac:	00414304 	subeq	r4, r1, r4, lsl #6
    4eb0:	23020000 	movwcs	r0, #8192	; 0x2000
    4eb4:	29cd0f0a 	stmibcs	sp, {r1, r3, r8, r9, sl, fp}^
    4eb8:	44040000 	strmi	r0, [r4]
    4ebc:	00000041 	andeq	r0, r0, r1, asr #32
    4ec0:	000c2302 	andeq	r2, ip, r2, lsl #6
    4ec4:	00262408 	eoreq	r2, r6, r8, lsl #8
    4ec8:	5c450400 	cfstrdpl	mvd0, [r5], {0}
    4ecc:	10000004 	andne	r0, r0, r4
    4ed0:	0027f301 	eoreq	pc, r7, r1, lsl #6
    4ed4:	04b30100 	ldrteq	r0, [r3], #256
    4ed8:	051e0101 	ldreq	r0, [lr, #-257]
    4edc:	5b110000 	blpl	444ee4 <__Stack_Size+0x444ae4>
    4ee0:	01000023 	tsteq	r0, r3, lsr #32
    4ee4:	051e04b1 	ldreq	r0, [lr, #-1201]
    4ee8:	4f110000 	svcmi	0x00110000
    4eec:	01000022 	tsteq	r0, r2, lsr #32
    4ef0:	004104b1 	strheq	r0, [r1], #-65
    4ef4:	d1110000 	tstle	r1, r0
    4ef8:	0100002a 	tsteq	r0, sl, lsr #32
    4efc:	004104b1 	strheq	r0, [r1], #-65
    4f00:	17110000 	ldrne	r0, [r1, -r0]
    4f04:	01000026 	tsteq	r0, r6, lsr #32
    4f08:	004104b2 	strheq	r0, [r1], #-66
    4f0c:	41120000 	tstmi	r2, r0
    4f10:	01000023 	tsteq	r0, r3, lsr #32
    4f14:	004104b4 	strheq	r0, [r1], #-68
    4f18:	13000000 	movwne	r0, #0	; 0x0
    4f1c:	00031804 	andeq	r1, r3, r4, lsl #16
    4f20:	77011000 	strvc	r1, [r1, -r0]
    4f24:	0100002b 	tsteq	r0, fp, lsr #32
    4f28:	01010519 	tsteq	r1, r9, lsl r5
    4f2c:	00000558 	andeq	r0, r0, r8, asr r5
    4f30:	00235b11 	eoreq	r5, r3, r1, lsl fp
    4f34:	05180100 	ldreq	r0, [r8, #-256]
    4f38:	0000051e 	andeq	r0, r0, lr, lsl r5
    4f3c:	00222c11 	eoreq	r2, r2, r1, lsl ip
    4f40:	05180100 	ldreq	r0, [r8, #-256]
    4f44:	00000041 	andeq	r0, r0, r1, asr #32
    4f48:	00234112 	eoreq	r4, r3, r2, lsl r1
    4f4c:	051a0100 	ldreq	r0, [sl, #-256]
    4f50:	00000041 	andeq	r0, r0, r1, asr #32
    4f54:	21fc1400 	mvnscs	r1, r0, lsl #8
    4f58:	1d010000 	stcne	0, cr0, [r1]
    4f5c:	bb01010c 	bllt	45394 <__Stack_Size+0x44f94>
    4f60:	11000005 	tstne	r0, r5
    4f64:	0000235b 	andeq	r2, r0, fp, asr r3
    4f68:	1e0c1b01 	fmacdne	d1, d12, d1
    4f6c:	11000005 	tstne	r0, r5
    4f70:	0000294a 	andeq	r2, r0, sl, asr #18
    4f74:	410c1b01 	tstmi	ip, r1, lsl #22
    4f78:	11000000 	tstne	r0, r0
    4f7c:	000028da 	ldrdeq	r2, [r0], -sl
    4f80:	410c1b01 	tstmi	ip, r1, lsl #22
    4f84:	11000000 	tstne	r0, r0
    4f88:	00002b50 	andeq	r2, r0, r0, asr fp
    4f8c:	410c1c01 	tstmi	ip, r1, lsl #24
    4f90:	12000000 	andne	r0, r0, #0	; 0x0
    4f94:	00002832 	andeq	r2, r0, r2, lsr r8
    4f98:	410c1e01 	tstmi	ip, r1, lsl #28
    4f9c:	12000000 	andne	r0, r0, #0	; 0x0
    4fa0:	0000250a 	andeq	r2, r0, sl, lsl #10
    4fa4:	410c1e01 	tstmi	ip, r1, lsl #28
    4fa8:	15000000 	strne	r0, [r0]
    4fac:	00706d74 	rsbseq	r6, r0, r4, ror sp
    4fb0:	410c1e01 	tstmi	ip, r1, lsl #28
    4fb4:	00000000 	andeq	r0, r0, r0
    4fb8:	0023e814 	eoreq	lr, r3, r4, lsl r8
    4fbc:	0bef0100 	bleq	ffbc53c4 <SCS_BASE+0x1fbb73c4>
    4fc0:	06120101 	ldreq	r0, [r2], -r1, lsl #2
    4fc4:	5b110000 	blpl	444fcc <__Stack_Size+0x444bcc>
    4fc8:	01000023 	tsteq	r0, r3, lsr #32
    4fcc:	051e0bed 	ldreq	r0, [lr, #-3053]
    4fd0:	4a110000 	bmi	444fd8 <__Stack_Size+0x444bd8>
    4fd4:	01000029 	tsteq	r0, r9, lsr #32
    4fd8:	00410bed 	subeq	r0, r1, sp, ror #23
    4fdc:	da110000 	ble	444fe4 <__Stack_Size+0x444be4>
    4fe0:	01000028 	tsteq	r0, r8, lsr #32
    4fe4:	00410bed 	subeq	r0, r1, sp, ror #23
    4fe8:	50110000 	andspl	r0, r1, r0
    4fec:	0100002b 	tsteq	r0, fp, lsr #32
    4ff0:	00410bee 	subeq	r0, r1, lr, ror #23
    4ff4:	32120000 	andscc	r0, r2, #0	; 0x0
    4ff8:	01000028 	tsteq	r0, r8, lsr #32
    4ffc:	00410bf0 	strdeq	r0, [r1], #-176
    5000:	0a120000 	beq	485008 <__Stack_Size+0x484c08>
    5004:	01000025 	tsteq	r0, r5, lsr #32
    5008:	00410bf0 	strdeq	r0, [r1], #-176
    500c:	10000000 	andne	r0, r0, r0
    5010:	0028aa01 	eoreq	sl, r8, r1, lsl #20
    5014:	0a6b0100 	beq	1ac541c <__Stack_Size+0x1ac501c>
    5018:	063a0101 	ldrteq	r0, [sl], -r1, lsl #2
    501c:	5b110000 	blpl	445024 <__Stack_Size+0x444c24>
    5020:	01000023 	tsteq	r0, r3, lsr #32
    5024:	051e0a6a 	ldreq	r0, [lr, #-2666]
    5028:	18110000 	ldmdane	r1, {}
    502c:	01000028 	tsteq	r0, r8, lsr #32
    5030:	00410a6a 	subeq	r0, r1, sl, ror #20
    5034:	10000000 	andne	r0, r0, r0
    5038:	00265f01 	eoreq	r5, r6, r1, lsl #30
    503c:	0a870100 	beq	fe1c5444 <SCS_BASE+0x1e1b7444>
    5040:	06620101 	strbteq	r0, [r2], -r1, lsl #2
    5044:	5b110000 	blpl	44504c <__Stack_Size+0x444c4c>
    5048:	01000023 	tsteq	r0, r3, lsr #32
    504c:	051e0a86 	ldreq	r0, [lr, #-2694]
    5050:	18110000 	ldmdane	r1, {}
    5054:	01000028 	tsteq	r0, r8, lsr #32
    5058:	00410a86 	subeq	r0, r1, r6, lsl #21
    505c:	14000000 	strne	r0, [r0]
    5060:	00002710 	andeq	r2, r0, r0, lsl r7
    5064:	010c4d01 	tsteq	ip, r1, lsl #26
    5068:	0006c501 	andeq	ip, r6, r1, lsl #10
    506c:	235b1100 	cmpcs	fp, #0	; 0x0
    5070:	4b010000 	blmi	45078 <__Stack_Size+0x44c78>
    5074:	00051e0c 	andeq	r1, r5, ip, lsl #28
    5078:	294a1100 	stmdbcs	sl, {r8, ip}^
    507c:	4b010000 	blmi	45084 <__Stack_Size+0x44c84>
    5080:	0000410c 	andeq	r4, r0, ip, lsl #2
    5084:	28da1100 	ldmcs	sl, {r8, ip}^
    5088:	4b010000 	blmi	45090 <__Stack_Size+0x44c90>
    508c:	0000410c 	andeq	r4, r0, ip, lsl #2
    5090:	2b501100 	blcs	1409498 <__Stack_Size+0x1409098>
    5094:	4c010000 	stcmi	0, cr0, [r1], {0}
    5098:	0000410c 	andeq	r4, r0, ip, lsl #2
    509c:	283b1200 	ldmdacs	fp!, {r9, ip}
    50a0:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    50a4:	0000410c 	andeq	r4, r0, ip, lsl #2
    50a8:	250a1200 	strcs	r1, [sl, #-512]
    50ac:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    50b0:	0000410c 	andeq	r4, r0, ip, lsl #2
    50b4:	6d741500 	cfldr64vs	mvdx1, [r4]
    50b8:	4e010070 	mcrmi	0, 0, r0, cr1, cr0, {3}
    50bc:	0000410c 	andeq	r4, r0, ip, lsl #2
    50c0:	01100000 	tsteq	r0, r0
    50c4:	000028c6 	andeq	r2, r0, r6, asr #17
    50c8:	010aa301 	tsteq	sl, r1, lsl #6
    50cc:	0006ed01 	andeq	lr, r6, r1, lsl #26
    50d0:	235b1100 	cmpcs	fp, #0	; 0x0
    50d4:	a2010000 	andge	r0, r1, #0	; 0x0
    50d8:	00051e0a 	andeq	r1, r5, sl, lsl #28
    50dc:	28181100 	ldmdacs	r8, {r8, ip}
    50e0:	a2010000 	andge	r0, r1, #0	; 0x0
    50e4:	0000410a 	andeq	r4, r0, sl, lsl #2
    50e8:	47140000 	ldrmi	r0, [r4, -r0]
    50ec:	0100002a 	tsteq	r0, sl, lsr #32
    50f0:	01010c7c 	tsteq	r1, ip, ror ip
    50f4:	00000750 	andeq	r0, r0, r0, asr r7
    50f8:	00235b11 	eoreq	r5, r3, r1, lsl fp
    50fc:	0c7a0100 	ldfeqe	f0, [sl]
    5100:	0000051e 	andeq	r0, r0, lr, lsl r5
    5104:	00294a11 	eoreq	r4, r9, r1, lsl sl
    5108:	0c7a0100 	ldfeqe	f0, [sl]
    510c:	00000041 	andeq	r0, r0, r1, asr #32
    5110:	0028da11 	eoreq	sp, r8, r1, lsl sl
    5114:	0c7a0100 	ldfeqe	f0, [sl]
    5118:	00000041 	andeq	r0, r0, r1, asr #32
    511c:	002b5011 	eoreq	r5, fp, r1, lsl r0
    5120:	0c7b0100 	ldfeqe	f0, [fp]
    5124:	00000041 	andeq	r0, r0, r1, asr #32
    5128:	00283b12 	eoreq	r3, r8, r2, lsl fp
    512c:	0c7d0100 	ldfeqe	f0, [sp]
    5130:	00000041 	andeq	r0, r0, r1, asr #32
    5134:	00250a12 	eoreq	r0, r5, r2, lsl sl
    5138:	0c7d0100 	ldfeqe	f0, [sp]
    513c:	00000041 	andeq	r0, r0, r1, asr #32
    5140:	706d7415 	rsbvc	r7, sp, r5, lsl r4
    5144:	0c7d0100 	ldfeqe	f0, [sp]
    5148:	00000041 	andeq	r0, r0, r1, asr #32
    514c:	81011000 	tsthi	r1, r0
    5150:	01000023 	tsteq	r0, r3, lsr #32
    5154:	01010abf 	strheq	r0, [r1, -pc]
    5158:	00000778 	andeq	r0, r0, r8, ror r7
    515c:	00235b11 	eoreq	r5, r3, r1, lsl fp
    5160:	0abe0100 	beq	fef85568 <SCS_BASE+0x1ef77568>
    5164:	0000051e 	andeq	r0, r0, lr, lsl r5
    5168:	00281811 	eoreq	r1, r8, r1, lsl r8
    516c:	0abe0100 	beq	fef85574 <SCS_BASE+0x1ef77574>
    5170:	00000041 	andeq	r0, r0, r1, asr #32
    5174:	c5011600 	strgt	r1, [r1, #-1536]
    5178:	01000026 	tsteq	r0, r6, lsr #32
    517c:	50c401c7 	sbcpl	r0, r4, r7, asr #3
    5180:	51180800 	tstpl	r8, r0, lsl #16
    5184:	1c330800 	ldcne	8, cr0, [r3]
    5188:	07b00000 	ldreq	r0, [r0, r0]!
    518c:	5b170000 	blpl	5c5194 <__Stack_Size+0x5c4d94>
    5190:	01000023 	tsteq	r0, r3, lsr #32
    5194:	00051ec6 	andeq	r1, r5, r6, asr #29
    5198:	001c5200 	andseq	r5, ip, r0, lsl #4
    519c:	25631700 	strbcs	r1, [r3, #-1792]!
    51a0:	c6010000 	strgt	r0, [r1], -r0
    51a4:	000007b0 	strheq	r0, [r0], -r0
    51a8:	00001c71 	andeq	r1, r0, r1, ror ip
    51ac:	73041300 	movwvc	r1, #17152	; 0x4300
    51b0:	16000003 	strne	r0, [r0], -r3
    51b4:	0022f001 	eoreq	pc, r2, r1
    51b8:	01ee0100 	mvneq	r0, r0, lsl #2
    51bc:	08005118 	stmdaeq	r0, {r3, r4, r8, ip, lr}
    51c0:	080051c8 	stmdaeq	r0, {r3, r6, r7, r8, ip, lr}
    51c4:	00001c8f 	andeq	r1, r0, pc, lsl #25
    51c8:	0000081b 	andeq	r0, r0, fp, lsl r8
    51cc:	00235b17 	eoreq	r5, r3, r7, lsl fp
    51d0:	1eed0100 	cdpne	1, 14, cr0, cr13, cr0, {0}
    51d4:	ba000005 	blt	51f0 <__Stack_Size+0x4df0>
    51d8:	1700001c 	smladne	r0, ip, r0, r0
    51dc:	000027ab 	andeq	r2, r0, fp, lsr #15
    51e0:	081bed01 	ldmdaeq	fp, {r0, r8, sl, fp, sp, lr, pc}
    51e4:	1cd90000 	ldclne	0, cr0, [r9], {0}
    51e8:	02180000 	andseq	r0, r8, #0	; 0x0
    51ec:	01000029 	tsteq	r0, r9, lsr #32
    51f0:	000041ef 	andeq	r4, r0, pc, ror #3
    51f4:	001cf700 	andseq	pc, ip, r0, lsl #14
    51f8:	250a1800 	strcs	r1, [sl, #-2048]
    51fc:	ef010000 	svc	0x00010000
    5200:	00000041 	andeq	r0, r0, r1, asr #32
    5204:	00001d15 	andeq	r1, r0, r5, lsl sp
    5208:	002b1b18 	eoreq	r1, fp, r8, lsl fp
    520c:	41ef0100 	mvnmi	r0, r0, lsl #2
    5210:	6a000000 	bvs	5218 <__Stack_Size+0x4e18>
    5214:	0000001d 	andeq	r0, r0, sp, lsl r0
    5218:	03f70413 	mvnseq	r0, #318767104	; 0x13000000
    521c:	01190000 	tsteq	r9, r0
    5220:	000023c4 	andeq	r2, r0, r4, asr #7
    5224:	01014901 	tsteq	r1, r1, lsl #18
    5228:	080051c8 	stmdaeq	r0, {r3, r6, r7, r8, ip, lr}
    522c:	08005280 	stmdaeq	r0, {r7, r9, ip, lr}
    5230:	00001d9e 	muleq	r0, lr, sp
    5234:	0000088c 	andeq	r0, r0, ip, lsl #17
    5238:	00235b1a 	eoreq	r5, r3, sl, lsl fp
    523c:	01480100 	cmpeq	r8, r0, lsl #2
    5240:	0000051e 	andeq	r0, r0, lr, lsl r5
    5244:	00001dc9 	andeq	r1, r0, r9, asr #27
    5248:	0027ab1a 	eoreq	sl, r7, sl, lsl fp
    524c:	01480100 	cmpeq	r8, r0, lsl #2
    5250:	0000081b 	andeq	r0, r0, fp, lsl r8
    5254:	00001de8 	andeq	r1, r0, r8, ror #27
    5258:	0029021b 	eoreq	r0, r9, fp, lsl r2
    525c:	014a0100 	cmpeq	sl, r0, lsl #2
    5260:	00000041 	andeq	r0, r0, r1, asr #32
    5264:	00001e06 	andeq	r1, r0, r6, lsl #28
    5268:	00250a1b 	eoreq	r0, r5, fp, lsl sl
    526c:	014a0100 	cmpeq	sl, r0, lsl #2
    5270:	00000041 	andeq	r0, r0, r1, asr #32
    5274:	00001e2f 	andeq	r1, r0, pc, lsr #28
    5278:	002b1b1b 	eoreq	r1, fp, fp, lsl fp
    527c:	014a0100 	cmpeq	sl, r0, lsl #2
    5280:	00000041 	andeq	r0, r0, r1, asr #32
    5284:	00001e79 	andeq	r1, r0, r9, ror lr
    5288:	5f011900 	svcpl	0x00011900
    528c:	0100002a 	tsteq	r0, sl, lsr #32
    5290:	800101a5 	andhi	r0, r1, r5, lsr #3
    5294:	34080052 	strcc	r0, [r8], #-82
    5298:	ad080053 	stcge	0, cr0, [r8, #-332]
    529c:	f700001e 	undefined instruction 0xf700001e
    52a0:	1a000008 	bne	52c8 <__Stack_Size+0x4ec8>
    52a4:	0000235b 	andeq	r2, r0, fp, asr r3
    52a8:	1e01a401 	cdpne	4, 0, cr10, cr1, cr1, {0}
    52ac:	d8000005 	stmdale	r0, {r0, r2}
    52b0:	1a00001e 	bne	5330 <__Stack_Size+0x4f30>
    52b4:	000027ab 	andeq	r2, r0, fp, lsr #15
    52b8:	1b01a401 	blne	6e2c4 <__Stack_Size+0x6dec4>
    52bc:	f7000008 	undefined instruction 0xf7000008
    52c0:	1b00001e 	blne	5340 <__Stack_Size+0x4f40>
    52c4:	00002902 	andeq	r2, r0, r2, lsl #18
    52c8:	4101a601 	tstmi	r1, r1, lsl #12
    52cc:	15000000 	strne	r0, [r0]
    52d0:	1b00001f 	blne	5354 <__Stack_Size+0x4f54>
    52d4:	0000250a 	andeq	r2, r0, sl, lsl #10
    52d8:	4101a601 	tstmi	r1, r1, lsl #12
    52dc:	33000000 	movwcc	r0, #0	; 0x0
    52e0:	1b00001f 	blne	5364 <__Stack_Size+0x4f64>
    52e4:	00002b1b 	andeq	r2, r0, fp, lsl fp
    52e8:	4101a601 	tstmi	r1, r1, lsl #12
    52ec:	7d000000 	stcvc	0, cr0, [r0]
    52f0:	0000001f 	andeq	r0, r0, pc, lsl r0
    52f4:	277c0119 	undefined
    52f8:	01010000 	tsteq	r1, r0
    52fc:	53340102 	teqpl	r4, #-2147483648	; 0x80000000
    5300:	53c80800 	bicpl	r0, r8, #0	; 0x0
    5304:	1fb10800 	svcne	0x00b10800
    5308:	09620000 	stmdbeq	r2!, {}^
    530c:	5b1a0000 	blpl	685314 <__Stack_Size+0x684f14>
    5310:	01000023 	tsteq	r0, r3, lsr #32
    5314:	051e0200 	ldreq	r0, [lr, #-512]
    5318:	1fdc0000 	svcne	0x00dc0000
    531c:	ab1a0000 	blge	685324 <__Stack_Size+0x684f24>
    5320:	01000027 	tsteq	r0, r7, lsr #32
    5324:	081b0200 	ldmdaeq	fp, {r9}
    5328:	1ffb0000 	svcne	0x00fb0000
    532c:	021b0000 	andseq	r0, fp, #0	; 0x0
    5330:	01000029 	tsteq	r0, r9, lsr #32
    5334:	00410202 	subeq	r0, r1, r2, lsl #4
    5338:	20190000 	andscs	r0, r9, r0
    533c:	0a1b0000 	beq	6c5344 <__Stack_Size+0x6c4f44>
    5340:	01000025 	tsteq	r0, r5, lsr #32
    5344:	00410202 	subeq	r0, r1, r2, lsl #4
    5348:	20420000 	subcs	r0, r2, r0
    534c:	1b1b0000 	blne	6c5354 <__Stack_Size+0x6c4f54>
    5350:	0100002b 	tsteq	r0, fp, lsr #32
    5354:	00410202 	subeq	r0, r1, r2, lsl #4
    5358:	20770000 	rsbscs	r0, r7, r0
    535c:	19000000 	stmdbne	r0, {}
    5360:	002b4501 	eoreq	r4, fp, r1, lsl #10
    5364:	024a0100 	subeq	r0, sl, #0	; 0x0
    5368:	0053c801 	subseq	ip, r3, r1, lsl #16
    536c:	00553408 	subseq	r3, r5, r8, lsl #8
    5370:	0020a008 	eoreq	sl, r0, r8
    5374:	000b2800 	andeq	r2, fp, r0, lsl #16
    5378:	235b1a00 	cmpcs	fp, #0	; 0x0
    537c:	49010000 	stmdbmi	r1, {}
    5380:	00051e02 	andeq	r1, r5, r2, lsl #28
    5384:	0020bf00 	eoreq	fp, r0, r0, lsl #30
    5388:	26ff1a00 	ldrbtcs	r1, [pc], r0, lsl #20
    538c:	49010000 	stmdbmi	r1, {}
    5390:	000b2802 	andeq	r2, fp, r2, lsl #16
    5394:	0020dd00 	eoreq	sp, r0, r0, lsl #26
    5398:	05bb1c00 	ldreq	r1, [fp, #3072]!
    539c:	00f80000 	rscseq	r0, r8, r0
    53a0:	56010000 	strpl	r0, [r1], -r0
    53a4:	0009d902 	andeq	sp, r9, r2, lsl #18
    53a8:	05ed1d00 	strbeq	r1, [sp, #3328]!
    53ac:	e11d0000 	tst	sp, r0
    53b0:	1d000005 	stcne	0, cr0, [r0, #-20]
    53b4:	000005d5 	ldrdeq	r0, [r0], -r5
    53b8:	0005c91d 	andeq	ip, r5, sp, lsl r9
    53bc:	01181e00 	tsteq	r8, r0, lsl #28
    53c0:	f91f0000 	undefined instruction 0xf91f0000
    53c4:	fb000005 	blx	53e2 <__Stack_Size+0x4fe2>
    53c8:	1f000020 	svcne	0x00000020
    53cc:	00000605 	andeq	r0, r0, r5, lsl #12
    53d0:	0000210e 	andeq	r2, r0, lr, lsl #2
    53d4:	12200000 	eorne	r0, r0, #0	; 0x0
    53d8:	0e000006 	cdpeq	0, 0, cr0, cr0, cr6, {0}
    53dc:	38080054 	stmdacc	r8, {r2, r4, r6}
    53e0:	01000001 	tsteq	r0, r1
    53e4:	09f8025b 	ldmibeq	r8!, {r0, r1, r3, r4, r6, r9}^
    53e8:	2d1d0000 	ldccs	0, cr0, [sp]
    53ec:	1d000006 	stcne	0, cr0, [r0, #-24]
    53f0:	00000621 	andeq	r0, r0, r1, lsr #12
    53f4:	05581c00 	ldrbeq	r1, [r8, #-3072]
    53f8:	01500000 	cmpeq	r0, r0
    53fc:	60010000 	andvs	r0, r1, r0
    5400:	000a3a02 	andeq	r3, sl, r2, lsl #20
    5404:	058a1d00 	streq	r1, [sl, #3328]
    5408:	7e1d0000 	wxorvc	wr0, wr13, wr0
    540c:	1d000005 	stcne	0, cr0, [r0, #-20]
    5410:	00000572 	andeq	r0, r0, r2, ror r5
    5414:	0005661d 	andeq	r6, r5, sp, lsl r6
    5418:	01701e00 	cmneq	r0, r0, lsl #28
    541c:	961f0000 	ldrls	r0, [pc], -r0
    5420:	21000005 	tstcs	r0, r5
    5424:	1f000021 	svcne	0x00000021
    5428:	000005a2 	andeq	r0, r0, r2, lsr #11
    542c:	0000214a 	andeq	r2, r0, sl, asr #2
    5430:	0005ae21 	andeq	sl, r5, r1, lsr #28
    5434:	20000000 	andcs	r0, r0, r0
    5438:	0000063a 	andeq	r0, r0, sl, lsr r6
    543c:	0800546a 	stmdaeq	r0, {r1, r3, r5, r6, sl, ip, lr}
    5440:	00000190 	muleq	r0, r0, r1
    5444:	59026501 	stmdbpl	r2, {r0, r8, sl, sp, lr}
    5448:	1d00000a 	stcne	0, cr0, [r0, #-40]
    544c:	00000655 	andeq	r0, r0, r5, asr r6
    5450:	0006491d 	andeq	r4, r6, sp, lsl r9
    5454:	62220000 	eorvs	r0, r2, #0	; 0x0
    5458:	92000006 	andls	r0, r0, #6	; 0x6
    545c:	c8080054 	stmdagt	r8, {r2, r4, r6}
    5460:	01080054 	qaddeq	r0, r4, r8
    5464:	0aa3026a 	beq	fe8c5e14 <SCS_BASE+0x1e8b7e14>
    5468:	941d0000 	ldrls	r0, [sp]
    546c:	1d000006 	stcne	0, cr0, [r0, #-24]
    5470:	00000688 	andeq	r0, r0, r8, lsl #13
    5474:	00067c1d 	andeq	r7, r6, sp, lsl ip
    5478:	06701d00 	ldrbteq	r1, [r0], -r0, lsl #26
    547c:	92230000 	eorls	r0, r3, #0	; 0x0
    5480:	c8080054 	stmdagt	r8, {r2, r4, r6}
    5484:	1f080054 	svcne	0x00080054
    5488:	000006a0 	andeq	r0, r0, r0, lsr #13
    548c:	0000215d 	andeq	r2, r0, sp, asr r1
    5490:	0006ac1f 	andeq	sl, r6, pc, lsl ip
    5494:	00217000 	eoreq	r7, r1, r0
    5498:	06b82100 	ldrteq	r2, [r8], r0, lsl #2
    549c:	00000000 	andeq	r0, r0, r0
    54a0:	0006c520 	andeq	ip, r6, r0, lsr #10
    54a4:	0054c800 	subseq	ip, r4, r0, lsl #16
    54a8:	0001a808 	andeq	sl, r1, r8, lsl #16
    54ac:	026f0100 	rsbeq	r0, pc, #0	; 0x0
    54b0:	00000ac2 	andeq	r0, r0, r2, asr #21
    54b4:	0006e01d 	andeq	lr, r6, sp, lsl r0
    54b8:	06d41d00 	ldrbeq	r1, [r4], r0, lsl #26
    54bc:	22000000 	andcs	r0, r0, #0	; 0x0
    54c0:	000006ed 	andeq	r0, r0, sp, ror #13
    54c4:	080054de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, sl, ip, lr}
    54c8:	08005518 	stmdaeq	r0, {r3, r4, r8, sl, ip, lr}
    54cc:	0c027401 	cfstrseq	mvf7, [r2], {1}
    54d0:	1d00000b 	stcne	0, cr0, [r0, #-44]
    54d4:	0000071f 	andeq	r0, r0, pc, lsl r7
    54d8:	0007131d 	andeq	r1, r7, sp, lsl r3
    54dc:	07071d00 	streq	r1, [r7, -r0, lsl #26]
    54e0:	fb1d0000 	blx	7454ea <__Stack_Size+0x7450ea>
    54e4:	23000006 	movwcs	r0, #6	; 0x6
    54e8:	080054de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, sl, ip, lr}
    54ec:	08005518 	stmdaeq	r0, {r3, r4, r8, sl, ip, lr}
    54f0:	00072b1f 	andeq	r2, r7, pc, lsl fp
    54f4:	00218300 	eoreq	r8, r1, r0, lsl #6
    54f8:	07371f00 	ldreq	r1, [r7, -r0, lsl #30]!
    54fc:	21960000 	orrscs	r0, r6, r0
    5500:	43210000 	teqmi	r1, #0	; 0x0
    5504:	00000007 	andeq	r0, r0, r7
    5508:	07502400 	ldrbeq	r2, [r0, -r0, lsl #8]
    550c:	55180000 	ldrpl	r0, [r8]
    5510:	01c00800 	biceq	r0, r0, r0, lsl #16
    5514:	79010000 	stmdbvc	r1, {}
    5518:	076b1d02 	strbeq	r1, [fp, -r2, lsl #26]!
    551c:	5f1d0000 	svcpl	0x001d0000
    5520:	00000007 	andeq	r0, r0, r7
    5524:	51041300 	tstpl	r4, r0, lsl #6
    5528:	19000004 	stmdbne	r0, {r2}
    552c:	002ae401 	eoreq	lr, sl, r1, lsl #8
    5530:	028b0100 	addeq	r0, fp, #0	; 0x0
    5534:	00553401 	subseq	r3, r5, r1, lsl #8
    5538:	00568e08 	subseq	r8, r6, r8, lsl #28
    553c:	0021a908 	eoreq	sl, r1, r8, lsl #18
    5540:	000d1700 	andeq	r1, sp, r0, lsl #14
    5544:	235b2500 	cmpcs	fp, #0	; 0x0
    5548:	8a010000 	bhi	45550 <__Stack_Size+0x45150>
    554c:	00051e02 	andeq	r1, r5, r2, lsl #28
    5550:	1a500100 	bne	1405958 <__Stack_Size+0x1405558>
    5554:	000026ff 	strdeq	r2, [r0], -pc
    5558:	28028a01 	stmdacs	r2, {r0, r9, fp, pc}
    555c:	c800000b 	stmdagt	r0, {r0, r1, r3}
    5560:	26000021 	strcs	r0, [r0], -r1, lsr #32
    5564:	0000296c 	andeq	r2, r0, ip, ror #18
    5568:	41028c01 	tstmi	r2, r1, lsl #24
    556c:	01000000 	tsteq	r0, r0
    5570:	28732657 	ldmdacs	r3!, {r0, r1, r2, r4, r6, r9, sl, sp}^
    5574:	8d010000 	stchi	0, cr0, [r1]
    5578:	00004102 	andeq	r4, r0, r2, lsl #2
    557c:	22560100 	subscs	r0, r6, #0	; 0x0
    5580:	000005bb 	strheq	r0, [r0], -fp
    5584:	08005558 	stmdaeq	r0, {r3, r4, r6, r8, sl, ip, lr}
    5588:	0800558a 	stmdaeq	r0, {r1, r3, r7, r8, sl, ip, lr}
    558c:	c702a901 	strgt	sl, [r2, -r1, lsl #18]
    5590:	1d00000b 	stcne	0, cr0, [r0, #-44]
    5594:	000005ed 	andeq	r0, r0, sp, ror #11
    5598:	0005e11d 	andeq	lr, r5, sp, lsl r1
    559c:	05d51d00 	ldrbeq	r1, [r5, #3328]
    55a0:	c91d0000 	ldmdbgt	sp, {}
    55a4:	23000005 	movwcs	r0, #5	; 0x5
    55a8:	08005558 	stmdaeq	r0, {r3, r4, r6, r8, sl, ip, lr}
    55ac:	0800558a 	stmdaeq	r0, {r1, r3, r7, r8, sl, ip, lr}
    55b0:	0005f91f 	andeq	pc, r5, pc, lsl r9
    55b4:	0021e600 	eoreq	lr, r1, r0, lsl #12
    55b8:	06051f00 	streq	r1, [r5], -r0, lsl #30
    55bc:	21f90000 	mvnscs	r0, r0
    55c0:	00000000 	andeq	r0, r0, r0
    55c4:	00061220 	andeq	r1, r6, r0, lsr #4
    55c8:	00558a00 	subseq	r8, r5, r0, lsl #20
    55cc:	0001d808 	andeq	sp, r1, r8, lsl #16
    55d0:	02ad0100 	adceq	r0, sp, #0	; 0x0
    55d4:	00000be6 	andeq	r0, r0, r6, ror #23
    55d8:	00062d1d 	andeq	r2, r6, sp, lsl sp
    55dc:	06211d00 	strteq	r1, [r1], -r0, lsl #26
    55e0:	22000000 	andcs	r0, r0, #0	; 0x0
    55e4:	00000558 	andeq	r0, r0, r8, asr r5
    55e8:	080055a2 	stmdaeq	r0, {r1, r5, r7, r8, sl, ip, lr}
    55ec:	080055d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, sl, ip, lr}
    55f0:	3002b001 	andcc	fp, r2, r1
    55f4:	1d00000c 	stcne	0, cr0, [r0, #-48]
    55f8:	0000058a 	andeq	r0, r0, sl, lsl #11
    55fc:	00057e1d 	andeq	r7, r5, sp, lsl lr
    5600:	05721d00 	ldrbeq	r1, [r2, #-3328]!
    5604:	661d0000 	ldrvs	r0, [sp], -r0
    5608:	23000005 	movwcs	r0, #5	; 0x5
    560c:	080055a2 	stmdaeq	r0, {r1, r5, r7, r8, sl, ip, lr}
    5610:	080055d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, sl, ip, lr}
    5614:	0005961f 	andeq	r9, r5, pc, lsl r6
    5618:	00220c00 	eoreq	r0, r2, r0, lsl #24
    561c:	05a21f00 	streq	r1, [r2, #3840]!
    5620:	222a0000 	eorcs	r0, sl, #0	; 0x0
    5624:	ae210000 	cdpge	0, 2, cr0, cr1, cr0, {0}
    5628:	00000005 	andeq	r0, r0, r5
    562c:	063a2200 	ldrteq	r2, [sl], -r0, lsl #4
    5630:	55d80000 	ldrbpl	r0, [r8]
    5634:	55f00800 	ldrbpl	r0, [r0, #2048]!
    5638:	b3010800 	movwlt	r0, #6144	; 0x1800
    563c:	000c4f02 	andeq	r4, ip, r2, lsl #30
    5640:	06551d00 	ldrbeq	r1, [r5], -r0, lsl #26
    5644:	491d0000 	ldmdbmi	sp, {}
    5648:	00000006 	andeq	r0, r0, r6
    564c:	00055822 	andeq	r5, r5, r2, lsr #16
    5650:	0055f000 	subseq	pc, r5, r0
    5654:	00562a08 	subseq	r2, r6, r8, lsl #20
    5658:	02b80108 	adcseq	r0, r8, #2	; 0x2
    565c:	00000c99 	muleq	r0, r9, ip
    5660:	00058a1d 	andeq	r8, r5, sp, lsl sl
    5664:	057e1d00 	ldrbeq	r1, [lr, #-3328]!
    5668:	721d0000 	andsvc	r0, sp, #0	; 0x0
    566c:	1d000005 	stcne	0, cr0, [r0, #-20]
    5670:	00000566 	andeq	r0, r0, r6, ror #10
    5674:	0055f023 	subseq	pc, r5, r3, lsr #32
    5678:	00562a08 	subseq	r2, r6, r8, lsl #20
    567c:	05961f08 	ldreq	r1, [r6, #3848]
    5680:	22480000 	subcs	r0, r8, #0	; 0x0
    5684:	a21f0000 	andsge	r0, pc, #0	; 0x0
    5688:	71000005 	tstvc	r0, r5
    568c:	21000022 	tstcs	r0, r2, lsr #32
    5690:	000005ae 	andeq	r0, r0, lr, lsr #11
    5694:	3a200000 	bcc	80569c <__Stack_Size+0x80529c>
    5698:	2a000006 	bcs	56b8 <__Stack_Size+0x52b8>
    569c:	f0080056 	undefined instruction 0xf0080056
    56a0:	01000001 	tsteq	r0, r1
    56a4:	0cb802bc 	lfmeq	f0, 4, [r8], #752
    56a8:	551d0000 	ldrpl	r0, [sp]
    56ac:	1d000006 	stcne	0, cr0, [r0, #-24]
    56b0:	00000649 	andeq	r0, r0, r9, asr #12
    56b4:	05bb2200 	ldreq	r2, [fp, #512]!
    56b8:	56460000 	strbpl	r0, [r6], -r0
    56bc:	56780800 	ldrbtpl	r0, [r8], -r0, lsl #16
    56c0:	bf010800 	svclt	0x00010800
    56c4:	000cfb02 	andeq	pc, ip, r2, lsl #22
    56c8:	05ed1d00 	strbeq	r1, [sp, #3328]!
    56cc:	e11d0000 	tst	sp, r0
    56d0:	1d000005 	stcne	0, cr0, [r0, #-20]
    56d4:	000005d5 	ldrdeq	r0, [r0], -r5
    56d8:	0005c91d 	andeq	ip, r5, sp, lsl r9
    56dc:	56462300 	strbpl	r2, [r6], -r0, lsl #6
    56e0:	56780800 	ldrbtpl	r0, [r8], -r0, lsl #16
    56e4:	f91f0800 	undefined instruction 0xf91f0800
    56e8:	84000005 	strhi	r0, [r0], #-5
    56ec:	27000022 	strcs	r0, [r0, -r2, lsr #32]
    56f0:	00000605 	andeq	r0, r0, r5, lsl #12
    56f4:	00005201 	andeq	r5, r0, r1, lsl #4
    56f8:	00061228 	andeq	r1, r6, r8, lsr #4
    56fc:	00567800 	subseq	r7, r6, r0, lsl #16
    5700:	00568c08 	subseq	r8, r6, r8, lsl #24
    5704:	02c20108 	sbceq	r0, r2, #2	; 0x2
    5708:	00062d1d 	andeq	r2, r6, sp, lsl sp
    570c:	06211d00 	strteq	r1, [r1], -r0, lsl #26
    5710:	00000000 	andeq	r0, r0, r0
    5714:	297f0129 	ldmdbcs	pc!, {r0, r3, r5, r8}^
    5718:	d2010000 	andle	r0, r1, #0	; 0x0
    571c:	56900102 	ldrpl	r0, [r0], r2, lsl #2
    5720:	56b20800 	ldrtpl	r0, [r2], r0, lsl #16
    5724:	5d010800 	stcpl	8, cr0, [r1]
    5728:	00000d4c 	andeq	r0, r0, ip, asr #26
    572c:	00235b25 	eoreq	r5, r3, r5, lsr #22
    5730:	02d10100 	sbcseq	r0, r1, #0	; 0x0
    5734:	0000051e 	andeq	r0, r0, lr, lsl r5
    5738:	f7255001 	undefined instruction 0xf7255001
    573c:	01000024 	tsteq	r0, r4, lsr #32
    5740:	0d4c02d1 	sfmeq	f0, 2, [ip, #-836]
    5744:	51010000 	tstpl	r1, r0
    5748:	c7041300 	strgt	r1, [r4, -r0, lsl #6]
    574c:	29000004 	stmdbcs	r0, {r2}
    5750:	002a0f01 	eoreq	r0, sl, r1, lsl #30
    5754:	02ef0100 	rsceq	r0, pc, #0	; 0x0
    5758:	0056b401 	subseq	fp, r6, r1, lsl #8
    575c:	0056ca08 	subseq	ip, r6, r8, lsl #20
    5760:	795d0108 	ldmdbvc	sp, {r3, r8}^
    5764:	2500000d 	strcs	r0, [r0, #-13]
    5768:	00002563 	andeq	r2, r0, r3, ror #10
    576c:	b002ee01 	andlt	lr, r2, r1, lsl #28
    5770:	01000007 	tsteq	r0, r7
    5774:	01290050 	qsubeq	r0, r0, r9
    5778:	000022a1 	andeq	r2, r0, r1, lsr #5
    577c:	01030101 	tsteq	r3, r1, lsl #2
    5780:	080056cc 	stmdaeq	r0, {r2, r3, r6, r7, r9, sl, ip, lr}
    5784:	080056e2 	stmdaeq	r0, {r1, r5, r6, r7, r9, sl, ip, lr}
    5788:	0da05d01 	stceq	13, cr5, [r0, #4]!
    578c:	ab250000 	blge	945794 <__Stack_Size+0x945394>
    5790:	01000027 	tsteq	r0, r7, lsr #32
    5794:	081b0300 	ldmdaeq	fp, {r8, r9}
    5798:	50010000 	andpl	r0, r1, r0
    579c:	2b012900 	blcs	4fba4 <__Stack_Size+0x4f7a4>
    57a0:	01000021 	tsteq	r0, r1, lsr #32
    57a4:	e4010316 	str	r0, [r1], #-790
    57a8:	fc080056 	stc2	0, cr0, [r8], {86}
    57ac:	01080056 	qaddeq	r0, r6, r8
    57b0:	000dc75d 	andeq	ip, sp, sp, asr r7
    57b4:	26ff2500 	ldrbtcs	r2, [pc], r0, lsl #10
    57b8:	15010000 	strne	r0, [r1]
    57bc:	000b2803 	andeq	r2, fp, r3, lsl #16
    57c0:	00500100 	subseq	r0, r0, r0, lsl #2
    57c4:	2a980129 	bcs	fe605c70 <SCS_BASE+0x1e5f7c70>
    57c8:	28010000 	stmdacs	r1, {}
    57cc:	56fc0103 	ldrbtpl	r0, [ip], r3, lsl #2
    57d0:	57100800 	ldrpl	r0, [r0, -r0, lsl #16]
    57d4:	5d010800 	stcpl	8, cr0, [r1]
    57d8:	00000dee 	andeq	r0, r0, lr, ror #27
    57dc:	0024f725 	eoreq	pc, r4, r5, lsr #14
    57e0:	03270100 	teqeq	r7, #0	; 0x0
    57e4:	00000d4c 	andeq	r0, r0, ip, asr #26
    57e8:	29005001 	stmdbcs	r0, {r0, ip, lr}
    57ec:	002b3d01 	eoreq	r3, fp, r1, lsl #26
    57f0:	033d0100 	teqeq	sp, #0	; 0x0
    57f4:	00571001 	subseq	r1, r7, r1
    57f8:	00572a08 	subseq	r2, r7, r8, lsl #20
    57fc:	235d0108 	cmpcs	sp, #2	; 0x2
    5800:	2500000e 	strcs	r0, [r0, #-14]
    5804:	0000235b 	andeq	r2, r0, fp, asr r3
    5808:	1e033c01 	cdpne	12, 0, cr3, cr3, cr1, {0}
    580c:	01000005 	tsteq	r0, r5
    5810:	0df72550 	cfldr64eq	mvdx2, [r7, #320]!
    5814:	3c010000 	stccc	0, cr0, [r1], {0}
    5818:	0000a903 	andeq	sl, r0, r3, lsl #18
    581c:	00510100 	subseq	r0, r1, r0, lsl #2
    5820:	29590129 	ldmdbcs	r9, {r0, r3, r5, r8}^
    5824:	58010000 	stmdapl	r1, {}
    5828:	572c0103 	strpl	r0, [ip, -r3, lsl #2]!
    582c:	57480800 	strbpl	r0, [r8, -r0, lsl #16]
    5830:	5d010800 	stcpl	8, cr0, [r1]
    5834:	00000e58 	andeq	r0, r0, r8, asr lr
    5838:	00235b25 	eoreq	r5, r3, r5, lsr #22
    583c:	03570100 	cmpeq	r7, #0	; 0x0
    5840:	0000051e 	andeq	r0, r0, lr, lsl r5
    5844:	f7255001 	undefined instruction 0xf7255001
    5848:	0100000d 	tsteq	r0, sp
    584c:	00a90357 	adceq	r0, r9, r7, asr r3
    5850:	51010000 	tstpl	r1, r0
    5854:	26012900 	strcs	r2, [r1], -r0, lsl #18
    5858:	0100002a 	tsteq	r0, sl, lsr #32
    585c:	4801037e 	stmdami	r1, {r1, r2, r3, r4, r5, r6, r8, r9}
    5860:	60080057 	andvs	r0, r8, r7, asr r0
    5864:	01080057 	qaddeq	r0, r7, r8
    5868:	000e9b5d 	andeq	r9, lr, sp, asr fp
    586c:	235b2500 	cmpcs	fp, #0	; 0x0
    5870:	7d010000 	stcvc	0, cr0, [r1]
    5874:	00051e03 	andeq	r1, r5, r3, lsl #28
    5878:	25500100 	ldrbcs	r0, [r0, #-256]
    587c:	00002b22 	andeq	r2, r0, r2, lsr #22
    5880:	41037d01 	tstmi	r3, r1, lsl #26
    5884:	01000000 	tsteq	r0, r0
    5888:	0df72551 	cfldr64eq	mvdx2, [r7, #324]!
    588c:	7d010000 	stcvc	0, cr0, [r1]
    5890:	0000a903 	andeq	sl, r0, r3, lsl #18
    5894:	00520100 	subseq	r0, r2, r0, lsl #2
    5898:	264d0129 	strbcs	r0, [sp], -r9, lsr #2
    589c:	a1010000 	tstge	r1, r0
    58a0:	57600103 	strbpl	r0, [r0, -r3, lsl #2]!
    58a4:	57640800 	strbpl	r0, [r4, -r0, lsl #16]!
    58a8:	5d010800 	stcpl	8, cr0, [r1]
    58ac:	00000ed0 	ldrdeq	r0, [r0], -r0
    58b0:	00235b25 	eoreq	r5, r3, r5, lsr #22
    58b4:	03a00100 	moveq	r0, #0	; 0x0
    58b8:	0000051e 	andeq	r0, r0, lr, lsl r5
    58bc:	22255001 	eorcs	r5, r5, #1	; 0x1
    58c0:	01000028 	tsteq	r0, r8, lsr #32
    58c4:	004103a0 	subeq	r0, r1, r0, lsr #7
    58c8:	51010000 	tstpl	r1, r0
    58cc:	b2012900 	andlt	r2, r1, #0	; 0x0
    58d0:	01000024 	tsteq	r0, r4, lsr #32
    58d4:	640103c0 	strvs	r0, [r1], #-960
    58d8:	6c080057 	stcvs	0, cr0, [r8], {87}
    58dc:	01080057 	qaddeq	r0, r7, r8
    58e0:	000f155d 	andeq	r1, pc, sp, asr r5
    58e4:	235b2500 	cmpcs	fp, #0	; 0x0
    58e8:	bf010000 	svclt	0x00010000
    58ec:	00051e03 	andeq	r1, r5, r3, lsl #28
    58f0:	25500100 	ldrbcs	r0, [r0, #-256]
    58f4:	00002243 	andeq	r2, r0, r3, asr #4
    58f8:	4103bf01 	tstmi	r3, r1, lsl #30
    58fc:	01000000 	tsteq	r0, r0
    5900:	242d1a51 	strtcs	r1, [sp], #-2641
    5904:	bf010000 	svclt	0x00010000
    5908:	00004103 	andeq	r4, r0, r3, lsl #2
    590c:	00229700 	eoreq	r9, r2, r0, lsl #14
    5910:	01290000 	teqeq	r9, r0
    5914:	00002a04 	andeq	r2, r0, r4, lsl #20
    5918:	0103dd01 	tsteq	r3, r1, lsl #26
    591c:	0800576c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, sl, ip, lr}
    5920:	08005784 	stmdaeq	r0, {r2, r7, r8, r9, sl, ip, lr}
    5924:	0f585d01 	svceq	0x00585d01
    5928:	5b250000 	blpl	945930 <__Stack_Size+0x945530>
    592c:	01000023 	tsteq	r0, r3, lsr #32
    5930:	051e03dc 	ldreq	r0, [lr, #-988]
    5934:	50010000 	andpl	r0, r1, r0
    5938:	0025af25 	eoreq	sl, r5, r5, lsr #30
    593c:	03dc0100 	bicseq	r0, ip, #0	; 0x0
    5940:	00000041 	andeq	r0, r0, r1, asr #32
    5944:	f7255101 	undefined instruction 0xf7255101
    5948:	0100000d 	tsteq	r0, sp
    594c:	00a903dc 	ldrdeq	r0, [r9], ip
    5950:	52010000 	andpl	r0, r1, #0	; 0x0
    5954:	87012900 	strhi	r2, [r1, -r0, lsl #18]
    5958:	01000028 	tsteq	r0, r8, lsr #32
    595c:	840103f9 	strhi	r0, [r1], #-1017
    5960:	92080057 	andls	r0, r8, #87	; 0x57
    5964:	01080057 	qaddeq	r0, r7, r8
    5968:	000f7f5d 	andeq	r7, pc, sp, asr pc
    596c:	235b2500 	cmpcs	fp, #0	; 0x0
    5970:	f8010000 	undefined instruction 0xf8010000
    5974:	00051e03 	andeq	r1, r5, r3, lsl #28
    5978:	00500100 	subseq	r0, r0, r0, lsl #2
    597c:	24800129 	strcs	r0, [r0], #297
    5980:	0f010000 	svceq	0x00010000
    5984:	57940104 	ldrpl	r0, [r4, r4, lsl #2]
    5988:	57ae0800 	strpl	r0, [lr, r0, lsl #16]!
    598c:	5d010800 	stcpl	8, cr0, [r1]
    5990:	00000fe4 	andeq	r0, r0, r4, ror #31
    5994:	00235b25 	eoreq	r5, r3, r5, lsr #22
    5998:	040e0100 	streq	r0, [lr], #-256
    599c:	0000051e 	andeq	r0, r0, lr, lsl r5
    59a0:	2c1a5001 	ldccs	0, cr5, [sl], {1}
    59a4:	01000022 	tsteq	r0, r2, lsr #32
    59a8:	0041040e 	subeq	r0, r1, lr, lsl #8
    59ac:	22aa0000 	adccs	r0, sl, #0	; 0x0
    59b0:	24280000 	strtcs	r0, [r8]
    59b4:	94000005 	strls	r0, [r0], #-5
    59b8:	a2080057 	andge	r0, r8, #87	; 0x57
    59bc:	01080057 	qaddeq	r0, r7, r8
    59c0:	3f1d0415 	svccc	0x001d0415
    59c4:	1d000005 	stcne	0, cr0, [r0, #-20]
    59c8:	00000533 	andeq	r0, r0, r3, lsr r5
    59cc:	00579423 	subseq	r9, r7, r3, lsr #8
    59d0:	0057a208 	subseq	sl, r7, r8, lsl #4
    59d4:	054b1f08 	strbeq	r1, [fp, #-3848]
    59d8:	22bd0000 	adcscs	r0, sp, #0	; 0x0
    59dc:	00000000 	andeq	r0, r0, r0
    59e0:	9e011900 	cdpls	9, 0, cr1, cr1, cr0, {0}
    59e4:	01000029 	tsteq	r0, r9, lsr #32
    59e8:	b001042f 	andlt	r0, r1, pc, lsr #8
    59ec:	42080057 	andmi	r0, r8, #87	; 0x57
    59f0:	db080058 	blle	205b58 <__Stack_Size+0x205758>
    59f4:	f8000022 	undefined instruction 0xf8000022
    59f8:	25000010 	strcs	r0, [r0, #-16]
    59fc:	0000235b 	andeq	r2, r0, fp, asr r3
    5a00:	1e042d01 	cdpne	13, 0, cr2, cr4, cr1, {0}
    5a04:	01000005 	tsteq	r0, r5
    5a08:	26ac1a50 	ssatcs	r1, #13, r0, asr #20
    5a0c:	2d010000 	stccs	0, cr0, [r1]
    5a10:	00004104 	andeq	r4, r0, r4, lsl #2
    5a14:	0022fa00 	eoreq	pc, r2, r0, lsl #20
    5a18:	294a1a00 	stmdbcs	sl, {r9, fp, ip}^
    5a1c:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    5a20:	00004104 	andeq	r4, r0, r4, lsl #2
    5a24:	00231800 	eoreq	r1, r3, r0, lsl #16
    5a28:	2b541a00 	blcs	150c230 <__Stack_Size+0x150be30>
    5a2c:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    5a30:	00004104 	andeq	r4, r0, r4, lsl #2
    5a34:	00233600 	eoreq	r3, r3, r0, lsl #12
    5a38:	05582200 	ldrbeq	r2, [r8, #-512]
    5a3c:	57bc0000 	ldrpl	r0, [ip, r0]!
    5a40:	57f20800 	ldrbpl	r0, [r2, r0, lsl #16]!
    5a44:	39010800 	stmdbcc	r1, {fp}
    5a48:	00108604 	andseq	r8, r0, r4, lsl #12
    5a4c:	058a1d00 	streq	r1, [sl, #3328]
    5a50:	7e1d0000 	wxorvc	wr0, wr13, wr0
    5a54:	1d000005 	stcne	0, cr0, [r0, #-20]
    5a58:	00000572 	andeq	r0, r0, r2, ror r5
    5a5c:	0005661d 	andeq	r6, r5, sp, lsl r6
    5a60:	57bc2300 	ldrpl	r2, [ip, r0, lsl #6]!
    5a64:	57f20800 	ldrbpl	r0, [r2, r0, lsl #16]!
    5a68:	961f0800 	ldrls	r0, [pc], -r0, lsl #16
    5a6c:	54000005 	strpl	r0, [r0], #-5
    5a70:	1f000023 	svcne	0x00000023
    5a74:	000005a2 	andeq	r0, r0, r2, lsr #11
    5a78:	0000237d 	andeq	r2, r0, sp, ror r3
    5a7c:	0005ae21 	andeq	sl, r5, r1, lsr #28
    5a80:	22000000 	andcs	r0, r0, #0	; 0x0
    5a84:	000005bb 	strheq	r0, [r0], -fp
    5a88:	080057f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, r9, sl, ip, lr}
    5a8c:	08005826 	stmdaeq	r0, {r1, r2, r5, fp, ip, lr}
    5a90:	c9043d01 	stmdbgt	r4, {r0, r8, sl, fp, ip, sp}
    5a94:	1d000010 	stcne	0, cr0, [r0, #-64]
    5a98:	000005ed 	andeq	r0, r0, sp, ror #11
    5a9c:	0005e11d 	andeq	lr, r5, sp, lsl r1
    5aa0:	05d51d00 	ldrbeq	r1, [r5, #3328]
    5aa4:	c91d0000 	ldmdbgt	sp, {}
    5aa8:	23000005 	movwcs	r0, #5	; 0x5
    5aac:	080057f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, r9, sl, ip, lr}
    5ab0:	08005826 	stmdaeq	r0, {r1, r2, r5, fp, ip, lr}
    5ab4:	0005f91f 	andeq	pc, r5, pc, lsl r9
    5ab8:	00239b00 	eoreq	r9, r3, r0, lsl #22
    5abc:	06052700 	streq	r2, [r5], -r0, lsl #14
    5ac0:	52010000 	andpl	r0, r1, #0	; 0x0
    5ac4:	24280000 	strtcs	r0, [r8]
    5ac8:	26000005 	strcs	r0, [r0], -r5
    5acc:	36080058 	undefined
    5ad0:	01080058 	qaddeq	r0, r8, r8
    5ad4:	3f1d0441 	svccc	0x001d0441
    5ad8:	1d000005 	stcne	0, cr0, [r0, #-20]
    5adc:	00000533 	andeq	r0, r0, r3, lsr r5
    5ae0:	00582623 	subseq	r2, r8, r3, lsr #12
    5ae4:	00583608 	subseq	r3, r8, r8, lsl #12
    5ae8:	054b1f08 	strbeq	r1, [fp, #-3848]
    5aec:	23ae0000 	undefined instruction 0x23ae0000
    5af0:	00000000 	andeq	r0, r0, r0
    5af4:	ea012900 	b	4fefc <__Stack_Size+0x4fafc>
    5af8:	01000028 	tsteq	r0, r8, lsr #32
    5afc:	4401045d 	strmi	r0, [r1], #-1117
    5b00:	6c080058 	stcvs	0, cr0, [r8], {88}
    5b04:	01080058 	qaddeq	r0, r8, r8
    5b08:	0011935d 	andseq	r9, r1, sp, asr r3
    5b0c:	235b2500 	cmpcs	fp, #0	; 0x0
    5b10:	5b010000 	blpl	45b18 <__Stack_Size+0x45718>
    5b14:	00051e04 	andeq	r1, r5, r4, lsl #28
    5b18:	1a500100 	bne	1405f20 <__Stack_Size+0x1405b20>
    5b1c:	0000224f 	andeq	r2, r0, pc, asr #4
    5b20:	41045b01 	tstmi	r4, r1, lsl #22
    5b24:	c1000000 	tstgt	r0, r0
    5b28:	1a000023 	bne	5bbc <__Stack_Size+0x57bc>
    5b2c:	00002ad1 	ldrdeq	r2, [r0], -r1
    5b30:	41045b01 	tstmi	r4, r1, lsl #22
    5b34:	d4000000 	strle	r0, [r0]
    5b38:	1a000023 	bne	5bcc <__Stack_Size+0x57cc>
    5b3c:	00002617 	andeq	r2, r0, r7, lsl r6
    5b40:	41045c01 	tstmi	r4, r1, lsl #24
    5b44:	e7000000 	str	r0, [r0, -r0]
    5b48:	26000023 	strcs	r0, [r0], -r3, lsr #32
    5b4c:	00002341 	andeq	r2, r0, r1, asr #6
    5b50:	41045e01 	tstmi	r4, r1, lsl #28
    5b54:	01000000 	tsteq	r0, r0
    5b58:	04d22853 	ldrbeq	r2, [r2], #2131
    5b5c:	58440000 	stmdapl	r4, {}^
    5b60:	585a0800 	ldmdapl	sl, {fp}^
    5b64:	67010800 	strvs	r0, [r1, -r0, lsl #16]
    5b68:	05051d04 	streq	r1, [r5, #-3332]
    5b6c:	f91d0000 	undefined instruction 0xf91d0000
    5b70:	1d000004 	stcne	0, cr0, [r0, #-16]
    5b74:	000004ed 	andeq	r0, r0, sp, ror #9
    5b78:	0004e11d 	andeq	lr, r4, sp, lsl r1
    5b7c:	58442300 	stmdapl	r4, {r8, r9, sp}^
    5b80:	585a0800 	ldmdapl	sl, {fp}^
    5b84:	11270800 	teqne	r7, r0, lsl #16
    5b88:	01000005 	tsteq	r0, r5
    5b8c:	00000052 	andeq	r0, r0, r2, asr r0
    5b90:	23d00129 	bicscs	r0, r0, #1073741834	; 0x4000000a
    5b94:	8f010000 	svchi	0x00010000
    5b98:	586c0104 	stmdapl	ip!, {r2, r8}^
    5b9c:	588e0800 	stmpl	lr, {fp}
    5ba0:	5d010800 	stcpl	8, cr0, [r1]
    5ba4:	00001220 	andeq	r1, r0, r0, lsr #4
    5ba8:	00235b25 	eoreq	r5, r3, r5, lsr #22
    5bac:	048d0100 	streq	r0, [sp], #256
    5bb0:	0000051e 	andeq	r0, r0, lr, lsl r5
    5bb4:	4f1a5001 	svcmi	0x001a5001
    5bb8:	01000022 	tsteq	r0, r2, lsr #32
    5bbc:	0041048d 	subeq	r0, r1, sp, lsl #9
    5bc0:	23fa0000 	mvnscs	r0, #0	; 0x0
    5bc4:	d11a0000 	tstle	sl, r0
    5bc8:	0100002a 	tsteq	r0, sl, lsr #32
    5bcc:	0041048e 	subeq	r0, r1, lr, lsl #9
    5bd0:	240d0000 	strcs	r0, [sp]
    5bd4:	171a0000 	ldrne	r0, [sl, -r0]
    5bd8:	01000026 	tsteq	r0, r6, lsr #32
    5bdc:	0041048e 	subeq	r0, r1, lr, lsl #9
    5be0:	24200000 	strtcs	r0, [r0]
    5be4:	d2280000 	eorle	r0, r8, #0	; 0x0
    5be8:	6c000004 	stcvs	0, cr0, [r0], {4}
    5bec:	82080058 	andhi	r0, r8, #88	; 0x58
    5bf0:	01080058 	qaddeq	r0, r8, r8
    5bf4:	051d0497 	ldreq	r0, [sp, #-1175]
    5bf8:	1d000005 	stcne	0, cr0, [r0, #-20]
    5bfc:	000004f9 	strdeq	r0, [r0], -r9
    5c00:	0004ed1d 	andeq	lr, r4, sp, lsl sp
    5c04:	04e11d00 	strbteq	r1, [r1], #3328
    5c08:	6c230000 	stcvs	0, cr0, [r3]
    5c0c:	82080058 	andhi	r0, r8, #88	; 0x58
    5c10:	27080058 	smlsdcs	r8, r8, r0, r0
    5c14:	00000511 	andeq	r0, r0, r1, lsl r5
    5c18:	00005201 	andeq	r5, r0, r1, lsl #4
    5c1c:	04d22a00 	ldrbeq	r2, [r2], #2560
    5c20:	58900000 	ldmpl	r0, {}
    5c24:	58a80800 	stmiapl	r8!, {fp}
    5c28:	5d010800 	stcpl	8, cr0, [r1]
    5c2c:	0000125b 	andeq	r1, r0, fp, asr r2
    5c30:	0004e12b 	andeq	lr, r4, fp, lsr #2
    5c34:	2c500100 	ldfcse	f0, [r0], {0}
    5c38:	000004ed 	andeq	r0, r0, sp, ror #9
    5c3c:	00002433 	andeq	r2, r0, r3, lsr r4
    5c40:	0004f92c 	andeq	pc, r4, ip, lsr #18
    5c44:	00244600 	eoreq	r4, r4, r0, lsl #12
    5c48:	05052b00 	streq	r2, [r5, #-2816]
    5c4c:	53010000 	movwpl	r0, #4096	; 0x1000
    5c50:	00051127 	andeq	r1, r5, r7, lsr #2
    5c54:	00520100 	subseq	r0, r2, r0, lsl #2
    5c58:	2b8e0129 	blcs	fe386104 <SCS_BASE+0x1e378104>
    5c5c:	d7010000 	strle	r0, [r1, -r0]
    5c60:	58a80104 	stmiapl	r8!, {r2, r8}
    5c64:	58ae0800 	stmiapl	lr!, {fp}
    5c68:	5d010800 	stcpl	8, cr0, [r1]
    5c6c:	0000129e 	muleq	r0, lr, r2
    5c70:	00235b25 	eoreq	r5, r3, r5, lsr #22
    5c74:	04d60100 	ldrbeq	r0, [r6], #256
    5c78:	0000051e 	andeq	r0, r0, lr, lsl r5
    5c7c:	b4255001 	strtlt	r5, [r5], #-1
    5c80:	01000028 	tsteq	r0, r8, lsr #32
    5c84:	004104d6 	ldrdeq	r0, [r1], #-70
    5c88:	51010000 	tstpl	r1, r0
    5c8c:	0025e925 	eoreq	lr, r5, r5, lsr #18
    5c90:	04d60100 	ldrbeq	r0, [r6], #256
    5c94:	00000041 	andeq	r0, r0, r1, asr #32
    5c98:	29005201 	stmdbcs	r0, {r0, r9, ip, lr}
    5c9c:	00274601 	eoreq	r4, r7, r1, lsl #12
    5ca0:	04f30100 	ldrbteq	r0, [r3], #256
    5ca4:	0058b001 	subseq	fp, r8, r1
    5ca8:	0058c008 	subseq	ip, r8, r8
    5cac:	e55d0108 	ldrb	r0, [sp, #-264]
    5cb0:	25000012 	strcs	r0, [r0, #-18]
    5cb4:	0000235b 	andeq	r2, r0, fp, asr r3
    5cb8:	1e04f201 	cdpne	2, 0, cr15, cr4, cr1, {0}
    5cbc:	01000005 	tsteq	r0, r5
    5cc0:	271b1a50 	undefined
    5cc4:	f2010000 	vhadd.s8	d0, d1, d0
    5cc8:	00004104 	andeq	r4, r0, r4, lsl #2
    5ccc:	00245900 	eoreq	r5, r4, r0, lsl #18
    5cd0:	23b11b00 	undefined instruction 0x23b11b00
    5cd4:	f4010000 	vst4.8	{d0-d3}, [r1], r0
    5cd8:	00004104 	andeq	r4, r0, r4, lsl #2
    5cdc:	00246c00 	eoreq	r6, r4, r0, lsl #24
    5ce0:	242a0000 	strtcs	r0, [sl]
    5ce4:	c0000005 	andgt	r0, r0, r5
    5ce8:	d0080058 	andle	r0, r8, r8, asr r0
    5cec:	01080058 	qaddeq	r0, r8, r8
    5cf0:	0013125d 	andseq	r1, r3, sp, asr r2
    5cf4:	05332b00 	ldreq	r2, [r3, #-2816]!
    5cf8:	50010000 	andpl	r0, r1, r0
    5cfc:	00053f2c 	andeq	r3, r5, ip, lsr #30
    5d00:	00248a00 	eoreq	r8, r4, r0, lsl #20
    5d04:	054b1f00 	strbeq	r1, [fp, #-3840]
    5d08:	249d0000 	ldrcs	r0, [sp]
    5d0c:	19000000 	stmdbne	r0, {}
    5d10:	00272b01 	eoreq	r2, r7, r1, lsl #22
    5d14:	05470100 	strbeq	r0, [r7, #-256]
    5d18:	0058d001 	subseq	sp, r8, r1
    5d1c:	00591608 	subseq	r1, r9, r8, lsl #12
    5d20:	0024bb08 	eoreq	fp, r4, r8, lsl #22
    5d24:	00139500 	andseq	r9, r3, r0, lsl #10
    5d28:	235b2500 	cmpcs	fp, #0	; 0x0
    5d2c:	45010000 	strmi	r0, [r1]
    5d30:	00051e05 	andeq	r1, r5, r5, lsl #28
    5d34:	1a500100 	bne	140613c <__Stack_Size+0x1405d3c>
    5d38:	000025bd 	strheq	r2, [r0], -sp
    5d3c:	41054501 	tstmi	r5, r1, lsl #10
    5d40:	da000000 	ble	5d48 <__Stack_Size+0x5948>
    5d44:	1a000024 	bne	5ddc <__Stack_Size+0x59dc>
    5d48:	00002311 	andeq	r2, r0, r1, lsl r3
    5d4c:	41054601 	tstmi	r5, r1, lsl #12
    5d50:	ed000000 	stc	0, cr0, [r0]
    5d54:	25000024 	strcs	r0, [r0, #-36]
    5d58:	00002371 	andeq	r2, r0, r1, ror r3
    5d5c:	41054601 	tstmi	r5, r1, lsl #12
    5d60:	01000000 	tsteq	r0, r0
    5d64:	23411b53 	movtcs	r1, #6995	; 0x1b53
    5d68:	48010000 	stmdami	r1, {}
    5d6c:	00004105 	andeq	r4, r0, r5, lsl #2
    5d70:	00250000 	eoreq	r0, r5, r0
    5d74:	28322600 	ldmdacs	r2!, {r9, sl, sp}
    5d78:	49010000 	stmdbmi	r1, {}
    5d7c:	00004105 	andeq	r4, r0, r5, lsl #2
    5d80:	26540100 	ldrbcs	r0, [r4], -r0, lsl #2
    5d84:	0000250a 	andeq	r2, r0, sl, lsl #10
    5d88:	41054a01 	tstmi	r5, r1, lsl #20
    5d8c:	01000000 	tsteq	r0, r0
    5d90:	01290052 	qsubeq	r0, r2, r9
    5d94:	00002a33 	andeq	r2, r0, r3, lsr sl
    5d98:	01058001 	tsteq	r5, r1
    5d9c:	08005918 	stmdaeq	r0, {r3, r4, r8, fp, ip, lr}
    5da0:	08005928 	stmdaeq	r0, {r3, r5, r8, fp, ip, lr}
    5da4:	13dc5d01 	bicsne	r5, ip, #64	; 0x40
    5da8:	5b250000 	blpl	945db0 <__Stack_Size+0x9459b0>
    5dac:	01000023 	tsteq	r0, r3, lsr #32
    5db0:	051e057f 	ldreq	r0, [lr, #-1407]
    5db4:	50010000 	andpl	r0, r1, r0
    5db8:	0023601a 	eoreq	r6, r3, sl, lsl r0
    5dbc:	057f0100 	ldrbeq	r0, [pc, #-256]!	; 5cc4 <__Stack_Size+0x58c4>
    5dc0:	00000041 	andeq	r0, r0, r1, asr #32
    5dc4:	0000251e 	andeq	r2, r0, lr, lsl r5
    5dc8:	0028321b 	eoreq	r3, r8, fp, lsl r2
    5dcc:	05810100 	streq	r0, [r1, #256]
    5dd0:	00000041 	andeq	r0, r0, r1, asr #32
    5dd4:	00002531 	andeq	r2, r0, r1, lsr r5
    5dd8:	8d012900 	stchi	9, cr2, [r1]
    5ddc:	01000022 	tsteq	r0, r2, lsr #32
    5de0:	280105a2 	stmdacs	r1, {r1, r5, r7, r8, sl}
    5de4:	3c080059 	stccc	0, cr0, [r8], {89}
    5de8:	01080059 	qaddeq	r0, r9, r8
    5dec:	0014215d 	andseq	r2, r4, sp, asr r1
    5df0:	235b2500 	cmpcs	fp, #0	; 0x0
    5df4:	a1010000 	tstge	r1, r0
    5df8:	00051e05 	andeq	r1, r5, r5, lsl #28
    5dfc:	25500100 	ldrbcs	r0, [r0, #-256]
    5e00:	00002360 	andeq	r2, r0, r0, ror #6
    5e04:	4105a101 	tstmi	r5, r1, lsl #2
    5e08:	01000000 	tsteq	r0, r0
    5e0c:	28321b51 	ldmdacs	r2!, {r0, r4, r6, r8, r9, fp, ip}
    5e10:	a3010000 	movwge	r0, #4096	; 0x1000
    5e14:	00004105 	andeq	r4, r0, r5, lsl #2
    5e18:	00254f00 	eoreq	r4, r5, r0, lsl #30
    5e1c:	01290000 	teqeq	r9, r0
    5e20:	00002b29 	andeq	r2, r0, r9, lsr #22
    5e24:	0105c401 	tsteq	r5, r1, lsl #8
    5e28:	0800593c 	stmdaeq	r0, {r2, r3, r4, r5, r8, fp, ip, lr}
    5e2c:	0800594c 	stmdaeq	r0, {r2, r3, r6, r8, fp, ip, lr}
    5e30:	14685d01 	strbtne	r5, [r8], #-3329
    5e34:	5b250000 	blpl	945e3c <__Stack_Size+0x945a3c>
    5e38:	01000023 	tsteq	r0, r3, lsr #32
    5e3c:	051e05c3 	ldreq	r0, [lr, #-1475]
    5e40:	50010000 	andpl	r0, r1, r0
    5e44:	0023601a 	eoreq	r6, r3, sl, lsl r0
    5e48:	05c30100 	strbeq	r0, [r3, #256]
    5e4c:	00000041 	andeq	r0, r0, r1, asr #32
    5e50:	0000256d 	andeq	r2, r0, sp, ror #10
    5e54:	00283b1b 	eoreq	r3, r8, fp, lsl fp
    5e58:	05c50100 	strbeq	r0, [r5, #256]
    5e5c:	00000041 	andeq	r0, r0, r1, asr #32
    5e60:	00002580 	andeq	r2, r0, r0, lsl #11
    5e64:	88012900 	stmdahi	r1, {r8, fp, sp}
    5e68:	01000027 	tsteq	r0, r7, lsr #32
    5e6c:	4c0105e6 	cfstr32mi	mvfx0, [r1], {230}
    5e70:	60080059 	andvs	r0, r8, r9, asr r0
    5e74:	01080059 	qaddeq	r0, r9, r8
    5e78:	0014ad5d 	andseq	sl, r4, sp, asr sp
    5e7c:	235b2500 	cmpcs	fp, #0	; 0x0
    5e80:	e5010000 	str	r0, [r1]
    5e84:	00051e05 	andeq	r1, r5, r5, lsl #28
    5e88:	25500100 	ldrbcs	r0, [r0, #-256]
    5e8c:	00002360 	andeq	r2, r0, r0, ror #6
    5e90:	4105e501 	tstmi	r5, r1, lsl #10
    5e94:	01000000 	tsteq	r0, r0
    5e98:	283b1b51 	ldmdacs	fp!, {r0, r4, r6, r8, r9, fp, ip}
    5e9c:	e7010000 	str	r0, [r1, -r0]
    5ea0:	00004105 	andeq	r4, r0, r5, lsl #2
    5ea4:	00259e00 	eoreq	r9, r5, r0, lsl #28
    5ea8:	01290000 	teqeq	r9, r0
    5eac:	000024c0 	andeq	r2, r0, r0, asr #9
    5eb0:	01060301 	tsteq	r6, r1, lsl #6
    5eb4:	08005960 	stmdaeq	r0, {r5, r6, r8, fp, ip, lr}
    5eb8:	0800597a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, fp, ip, lr}
    5ebc:	14e25d01 	strbtne	r5, [r2], #3329
    5ec0:	5b250000 	blpl	945ec8 <__Stack_Size+0x945ac8>
    5ec4:	01000023 	tsteq	r0, r3, lsr #32
    5ec8:	051e0602 	ldreq	r0, [lr, #-1538]
    5ecc:	50010000 	andpl	r0, r1, r0
    5ed0:	000df725 	andeq	pc, sp, r5, lsr #14
    5ed4:	06020100 	streq	r0, [r2], -r0, lsl #2
    5ed8:	000000a9 	andeq	r0, r0, r9, lsr #1
    5edc:	29005101 	stmdbcs	r0, {r0, r8, ip, lr}
    5ee0:	00285001 	eoreq	r5, r8, r1
    5ee4:	061e0100 	ldreq	r0, [lr], -r0, lsl #2
    5ee8:	00597c01 	subseq	r7, r9, r1, lsl #24
    5eec:	00599608 	subseq	r9, r9, r8, lsl #12
    5ef0:	175d0108 	ldrbne	r0, [sp, -r8, lsl #2]
    5ef4:	25000015 	strcs	r0, [r0, #-21]
    5ef8:	0000235b 	andeq	r2, r0, fp, asr r3
    5efc:	1e061d01 	cdpne	13, 0, cr1, cr6, cr1, {0}
    5f00:	01000005 	tsteq	r0, r5
    5f04:	0df72550 	cfldr64eq	mvdx2, [r7, #320]!
    5f08:	1d010000 	stcne	0, cr0, [r1]
    5f0c:	0000a906 	andeq	sl, r0, r6, lsl #18
    5f10:	00510100 	subseq	r0, r1, r0, lsl #2
    5f14:	22d50129 	sbcscs	r0, r5, #1073741834	; 0x4000000a
    5f18:	3a010000 	bcc	45f20 <__Stack_Size+0x45b20>
    5f1c:	59980106 	ldmibpl	r8, {r1, r2, r8}
    5f20:	59b20800 	ldmibpl	r2!, {fp}
    5f24:	5d010800 	stcpl	8, cr0, [r1]
    5f28:	0000154c 	andeq	r1, r0, ip, asr #10
    5f2c:	00235b25 	eoreq	r5, r3, r5, lsr #22
    5f30:	06390100 	ldrteq	r0, [r9], -r0, lsl #2
    5f34:	0000051e 	andeq	r0, r0, lr, lsl r5
    5f38:	f7255001 	undefined instruction 0xf7255001
    5f3c:	0100000d 	tsteq	r0, sp
    5f40:	00a90639 	adceq	r0, r9, r9, lsr r6
    5f44:	51010000 	tstpl	r1, r0
    5f48:	5e012900 	cdppl	9, 0, cr2, cr1, cr0, {0}
    5f4c:	01000028 	tsteq	r0, r8, lsr #32
    5f50:	b4010656 	strlt	r0, [r1], #-1622
    5f54:	ce080059 	mcrgt	0, 0, r0, cr8, cr9, {2}
    5f58:	01080059 	qaddeq	r0, r9, r8
    5f5c:	0015815d 	andseq	r8, r5, sp, asr r1
    5f60:	235b2500 	cmpcs	fp, #0	; 0x0
    5f64:	55010000 	strpl	r0, [r1]
    5f68:	00051e06 	andeq	r1, r5, r6, lsl #28
    5f6c:	25500100 	ldrbcs	r0, [r0, #-256]
    5f70:	00000df7 	strdeq	r0, [r0], -r7
    5f74:	a9065501 	stmdbge	r6, {r0, r8, sl, ip, lr}
    5f78:	01000000 	tsteq	r0, r0
    5f7c:	01290051 	qsubeq	r0, r1, r9
    5f80:	000022fc 	strdeq	r2, [r0], -ip
    5f84:	01067501 	tsteq	r6, r1, lsl #10
    5f88:	080059d0 	stmdaeq	r0, {r4, r6, r7, r8, fp, ip, lr}
    5f8c:	080059e0 	stmdaeq	r0, {r5, r6, r7, r8, fp, ip, lr}
    5f90:	15c85d01 	strbne	r5, [r8, #3329]
    5f94:	5b250000 	blpl	945f9c <__Stack_Size+0x945b9c>
    5f98:	01000023 	tsteq	r0, r3, lsr #32
    5f9c:	051e0674 	ldreq	r0, [lr, #-1652]
    5fa0:	50010000 	andpl	r0, r1, r0
    5fa4:	0021a61a 	eoreq	sl, r1, sl, lsl r6
    5fa8:	06740100 	ldrbteq	r0, [r4], -r0, lsl #2
    5fac:	00000041 	andeq	r0, r0, r1, asr #32
    5fb0:	000025bc 	strheq	r2, [r0], -ip
    5fb4:	0028321b 	eoreq	r3, r8, fp, lsl r2
    5fb8:	06760100 	ldrbteq	r0, [r6], -r0, lsl #2
    5fbc:	00000041 	andeq	r0, r0, r1, asr #32
    5fc0:	000025cf 	andeq	r2, r0, pc, asr #11
    5fc4:	78012900 	stmdavc	r1, {r8, fp, sp}
    5fc8:	01000022 	tsteq	r0, r2, lsr #32
    5fcc:	e0010696 	mul	r1, r6, r6
    5fd0:	f4080059 	vst4.16	{d0-d3}, [r8, :64], r9
    5fd4:	01080059 	qaddeq	r0, r9, r8
    5fd8:	00160d5d 	andseq	r0, r6, sp, asr sp
    5fdc:	235b2500 	cmpcs	fp, #0	; 0x0
    5fe0:	95010000 	strls	r0, [r1]
    5fe4:	00051e06 	andeq	r1, r5, r6, lsl #28
    5fe8:	25500100 	ldrbcs	r0, [r0, #-256]
    5fec:	000021a6 	andeq	r2, r0, r6, lsr #3
    5ff0:	41069501 	tstmi	r6, r1, lsl #10
    5ff4:	01000000 	tsteq	r0, r0
    5ff8:	28321b51 	ldmdacs	r2!, {r0, r4, r6, r8, r9, fp, ip}
    5ffc:	97010000 	strls	r0, [r1, -r0]
    6000:	00004106 	andeq	r4, r0, r6, lsl #2
    6004:	0025ed00 	eoreq	lr, r5, r0, lsl #26
    6008:	01290000 	teqeq	r9, r0
    600c:	000021d5 	ldrdeq	r2, [r0], -r5
    6010:	0106b701 	tsteq	r6, r1, lsl #14
    6014:	080059f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, fp, ip, lr}
    6018:	08005a04 	stmdaeq	r0, {r2, r9, fp, ip, lr}
    601c:	16545d01 	ldrbne	r5, [r4], -r1, lsl #26
    6020:	5b250000 	blpl	946028 <__Stack_Size+0x945c28>
    6024:	01000023 	tsteq	r0, r3, lsr #32
    6028:	051e06b6 	ldreq	r0, [lr, #-1718]
    602c:	50010000 	andpl	r0, r1, r0
    6030:	0021a61a 	eoreq	sl, r1, sl, lsl r6
    6034:	06b60100 	ldrteq	r0, [r6], r0, lsl #2
    6038:	00000041 	andeq	r0, r0, r1, asr #32
    603c:	0000260b 	andeq	r2, r0, fp, lsl #12
    6040:	00283b1b 	eoreq	r3, r8, fp, lsl fp
    6044:	06b80100 	ldrteq	r0, [r8], r0, lsl #2
    6048:	00000041 	andeq	r0, r0, r1, asr #32
    604c:	0000261e 	andeq	r2, r0, lr, lsl r6
    6050:	3c012900 	stccc	9, cr2, [r1], {0}
    6054:	01000021 	tsteq	r0, r1, lsr #32
    6058:	040106d8 	streq	r0, [r1], #-1752
    605c:	1808005a 	stmdane	r8, {r1, r3, r4, r6}
    6060:	0108005a 	qaddeq	r0, sl, r8
    6064:	0016995d 	andseq	r9, r6, sp, asr r9
    6068:	235b2500 	cmpcs	fp, #0	; 0x0
    606c:	d7010000 	strle	r0, [r1, -r0]
    6070:	00051e06 	andeq	r1, r5, r6, lsl #28
    6074:	25500100 	ldrbcs	r0, [r0, #-256]
    6078:	000021a6 	andeq	r2, r0, r6, lsr #3
    607c:	4106d701 	tstmi	r6, r1, lsl #14
    6080:	01000000 	tsteq	r0, r0
    6084:	283b1b51 	ldmdacs	fp!, {r0, r4, r6, r8, r9, fp, ip}
    6088:	d9010000 	stmdble	r1, {}
    608c:	00004106 	andeq	r4, r0, r6, lsl #2
    6090:	00263c00 	eoreq	r3, r6, r0, lsl #24
    6094:	01290000 	teqeq	r9, r0
    6098:	000027d0 	ldrdeq	r2, [r0], -r0
    609c:	0106f801 	tstpeq	r6, r1, lsl #16
    60a0:	08005a18 	stmdaeq	r0, {r3, r4, r9, fp, ip, lr}
    60a4:	08005a28 	stmdaeq	r0, {r3, r5, r9, fp, ip, lr}
    60a8:	16e05d01 	strbtne	r5, [r0], r1, lsl #26
    60ac:	5b250000 	blpl	9460b4 <__Stack_Size+0x945cb4>
    60b0:	01000023 	tsteq	r0, r3, lsr #32
    60b4:	051e06f7 	ldreq	r0, [lr, #-1783]
    60b8:	50010000 	andpl	r0, r1, r0
    60bc:	0022071a 	eoreq	r0, r2, sl, lsl r7
    60c0:	06f70100 	ldrbteq	r0, [r7], r0, lsl #2
    60c4:	00000041 	andeq	r0, r0, r1, asr #32
    60c8:	0000265a 	andeq	r2, r0, sl, asr r6
    60cc:	0028321b 	eoreq	r3, r8, fp, lsl r2
    60d0:	06f90100 	ldrbteq	r0, [r9], r0, lsl #2
    60d4:	00000041 	andeq	r0, r0, r1, asr #32
    60d8:	0000266d 	andeq	r2, r0, sp, ror #12
    60dc:	27012900 	strcs	r2, [r1, -r0, lsl #18]
    60e0:	01000025 	tsteq	r0, r5, lsr #32
    60e4:	28010719 	stmdacs	r1, {r0, r3, r4, r8, r9, sl}
    60e8:	3c08005a 	stccc	0, cr0, [r8], {90}
    60ec:	0108005a 	qaddeq	r0, sl, r8
    60f0:	0017255d 	andseq	r2, r7, sp, asr r5
    60f4:	235b2500 	cmpcs	fp, #0	; 0x0
    60f8:	18010000 	stmdane	r1, {}
    60fc:	00051e07 	andeq	r1, r5, r7, lsl #28
    6100:	25500100 	ldrbcs	r0, [r0, #-256]
    6104:	00002207 	andeq	r2, r0, r7, lsl #4
    6108:	41071801 	tstmi	r7, r1, lsl #16
    610c:	01000000 	tsteq	r0, r0
    6110:	28321b51 	ldmdacs	r2!, {r0, r4, r6, r8, r9, fp, ip}
    6114:	1a010000 	bne	4611c <__Stack_Size+0x45d1c>
    6118:	00004107 	andeq	r4, r0, r7, lsl #2
    611c:	00268b00 	eoreq	r8, r6, r0, lsl #22
    6120:	01290000 	teqeq	r9, r0
    6124:	00002349 	andeq	r2, r0, r9, asr #6
    6128:	01073a01 	tsteq	r7, r1, lsl #20
    612c:	08005a3c 	stmdaeq	r0, {r2, r3, r4, r5, r9, fp, ip, lr}
    6130:	08005a4c 	stmdaeq	r0, {r2, r3, r6, r9, fp, ip, lr}
    6134:	176c5d01 	strbne	r5, [ip, -r1, lsl #26]!
    6138:	5b250000 	blpl	946140 <__Stack_Size+0x945d40>
    613c:	01000023 	tsteq	r0, r3, lsr #32
    6140:	051e0739 	ldreq	r0, [lr, #-1849]
    6144:	50010000 	andpl	r0, r1, r0
    6148:	0022071a 	eoreq	r0, r2, sl, lsl r7
    614c:	07390100 	ldreq	r0, [r9, -r0, lsl #2]!
    6150:	00000041 	andeq	r0, r0, r1, asr #32
    6154:	000026a9 	andeq	r2, r0, r9, lsr #13
    6158:	00283b1b 	eoreq	r3, r8, fp, lsl fp
    615c:	073b0100 	ldreq	r0, [fp, -r0, lsl #2]!
    6160:	00000041 	andeq	r0, r0, r1, asr #32
    6164:	000026bc 	strheq	r2, [r0], -ip
    6168:	03012900 	movweq	r2, #6400	; 0x1900
    616c:	01000021 	tsteq	r0, r1, lsr #32
    6170:	4c01075b 	stcmi	7, cr0, [r1], {91}
    6174:	6008005a 	andvs	r0, r8, sl, asr r0
    6178:	0108005a 	qaddeq	r0, sl, r8
    617c:	0017b15d 	andseq	fp, r7, sp, asr r1
    6180:	235b2500 	cmpcs	fp, #0	; 0x0
    6184:	5a010000 	bpl	4618c <__Stack_Size+0x45d8c>
    6188:	00051e07 	andeq	r1, r5, r7, lsl #28
    618c:	25500100 	ldrbcs	r0, [r0, #-256]
    6190:	00002207 	andeq	r2, r0, r7, lsl #4
    6194:	41075a01 	tstmi	r7, r1, lsl #20
    6198:	01000000 	tsteq	r0, r0
    619c:	283b1b51 	ldmdacs	fp!, {r0, r4, r6, r8, r9, fp, ip}
    61a0:	5c010000 	stcpl	0, cr0, [r1], {0}
    61a4:	00004107 	andeq	r4, r0, r7, lsl #2
    61a8:	0026da00 	eoreq	sp, r6, r0, lsl #20
    61ac:	01290000 	teqeq	r9, r0
    61b0:	00002aab 	andeq	r2, r0, fp, lsr #21
    61b4:	01077c01 	tsteq	r7, r1, lsl #24
    61b8:	08005a60 	stmdaeq	r0, {r5, r6, r9, fp, ip, lr}
    61bc:	08005a70 	stmdaeq	r0, {r4, r5, r6, r9, fp, ip, lr}
    61c0:	17f85d01 	ldrbne	r5, [r8, r1, lsl #26]!
    61c4:	5b250000 	blpl	9461cc <__Stack_Size+0x945dcc>
    61c8:	01000023 	tsteq	r0, r3, lsr #32
    61cc:	051e077b 	ldreq	r0, [lr, #-1915]
    61d0:	50010000 	andpl	r0, r1, r0
    61d4:	0025dd1a 	eoreq	sp, r5, sl, lsl sp
    61d8:	077b0100 	ldrbeq	r0, [fp, -r0, lsl #2]!
    61dc:	00000041 	andeq	r0, r0, r1, asr #32
    61e0:	000026f8 	strdeq	r2, [r0], -r8
    61e4:	0028321b 	eoreq	r3, r8, fp, lsl r2
    61e8:	077d0100 	ldrbeq	r0, [sp, -r0, lsl #2]!
    61ec:	00000041 	andeq	r0, r0, r1, asr #32
    61f0:	0000270b 	andeq	r2, r0, fp, lsl #14
    61f4:	8e012900 	cdphi	9, 0, cr2, cr1, cr0, {0}
    61f8:	01000029 	tsteq	r0, r9, lsr #32
    61fc:	7001079c 	mulvc	r1, ip, r7
    6200:	8008005a 	andhi	r0, r8, sl, asr r0
    6204:	0108005a 	qaddeq	r0, sl, r8
    6208:	00183d5d 	andseq	r3, r8, sp, asr sp
    620c:	235b2500 	cmpcs	fp, #0	; 0x0
    6210:	9b010000 	blls	46218 <__Stack_Size+0x45e18>
    6214:	00051e07 	andeq	r1, r5, r7, lsl #28
    6218:	25500100 	ldrbcs	r0, [r0, #-256]
    621c:	000025dd 	ldrdeq	r2, [r0], -sp
    6220:	41079b01 	tstmi	r7, r1, lsl #22
    6224:	01000000 	tsteq	r0, r0
    6228:	28321b51 	ldmdacs	r2!, {r0, r4, r6, r8, r9, fp, ip}
    622c:	9d010000 	stcls	0, cr0, [r1]
    6230:	00004107 	andeq	r4, r0, r7, lsl #2
    6234:	00272900 	eoreq	r2, r7, r0, lsl #18
    6238:	01290000 	teqeq	r9, r0
    623c:	0000276c 	andeq	r2, r0, ip, ror #14
    6240:	0107bc01 	tsteq	r7, r1, lsl #24
    6244:	08005a80 	stmdaeq	r0, {r7, r9, fp, ip, lr}
    6248:	08005a90 	stmdaeq	r0, {r4, r7, r9, fp, ip, lr}
    624c:	18845d01 	stmne	r4, {r0, r8, sl, fp, ip, lr}
    6250:	5b250000 	blpl	946258 <__Stack_Size+0x945e58>
    6254:	01000023 	tsteq	r0, r3, lsr #32
    6258:	051e07bb 	ldreq	r0, [lr, #-1979]
    625c:	50010000 	andpl	r0, r1, r0
    6260:	0025dd1a 	eoreq	sp, r5, sl, lsl sp
    6264:	07bb0100 	ldreq	r0, [fp, r0, lsl #2]!
    6268:	00000041 	andeq	r0, r0, r1, asr #32
    626c:	00002747 	andeq	r2, r0, r7, asr #14
    6270:	00283b1b 	eoreq	r3, r8, fp, lsl fp
    6274:	07bd0100 	ldreq	r0, [sp, r0, lsl #2]!
    6278:	00000041 	andeq	r0, r0, r1, asr #32
    627c:	0000275a 	andeq	r2, r0, sl, asr r7
    6280:	70012900 	andvc	r2, r1, r0, lsl #18
    6284:	01000024 	tsteq	r0, r4, lsr #32
    6288:	900107dc 	ldrdls	r0, [r1], -ip
    628c:	a008005a 	andge	r0, r8, sl, asr r0
    6290:	0108005a 	qaddeq	r0, sl, r8
    6294:	0018c95d 	andseq	ip, r8, sp, asr r9
    6298:	235b2500 	cmpcs	fp, #0	; 0x0
    629c:	db010000 	blle	462a4 <__Stack_Size+0x45ea4>
    62a0:	00051e07 	andeq	r1, r5, r7, lsl #28
    62a4:	25500100 	ldrbcs	r0, [r0, #-256]
    62a8:	000025dd 	ldrdeq	r2, [r0], -sp
    62ac:	4107db01 	tstmi	r7, r1, lsl #22
    62b0:	01000000 	tsteq	r0, r0
    62b4:	283b1b51 	ldmdacs	fp!, {r0, r4, r6, r8, r9, fp, ip}
    62b8:	dd010000 	stcle	0, cr0, [r1]
    62bc:	00004107 	andeq	r4, r0, r7, lsl #2
    62c0:	00277800 	eoreq	r7, r7, r0, lsl #16
    62c4:	01290000 	teqeq	r9, r0
    62c8:	00002115 	andeq	r2, r0, r5, lsl r1
    62cc:	0107fc01 	tstpeq	r7, r1, lsl #24
    62d0:	08005aa0 	stmdaeq	r0, {r5, r7, r9, fp, ip, lr}
    62d4:	08005ab0 	stmdaeq	r0, {r4, r5, r7, r9, fp, ip, lr}
    62d8:	19105d01 	ldmdbne	r0, {r0, r8, sl, fp, ip, lr}
    62dc:	5b250000 	blpl	9462e4 <__Stack_Size+0x945ee4>
    62e0:	01000023 	tsteq	r0, r3, lsr #32
    62e4:	051e07fb 	ldreq	r0, [lr, #-2043]
    62e8:	50010000 	andpl	r0, r1, r0
    62ec:	0021c61a 	eoreq	ip, r1, sl, lsl r6
    62f0:	07fb0100 	ldrbeq	r0, [fp, r0, lsl #2]!
    62f4:	00000041 	andeq	r0, r0, r1, asr #32
    62f8:	00002796 	muleq	r0, r6, r7
    62fc:	00250a1b 	eoreq	r0, r5, fp, lsl sl
    6300:	07fd0100 	ldrbeq	r0, [sp, r0, lsl #2]!
    6304:	00000041 	andeq	r0, r0, r1, asr #32
    6308:	000027a9 	andeq	r2, r0, r9, lsr #15
    630c:	01012900 	tsteq	r1, r0, lsl #18
    6310:	01000028 	tsteq	r0, r8, lsr #32
    6314:	b0010819 	andlt	r0, r1, r9, lsl r8
    6318:	c008005a 	andgt	r0, r8, sl, asr r0
    631c:	0108005a 	qaddeq	r0, sl, r8
    6320:	0019575d 	andseq	r5, r9, sp, asr r7
    6324:	235b2500 	cmpcs	fp, #0	; 0x0
    6328:	18010000 	stmdane	r1, {}
    632c:	00051e08 	andeq	r1, r5, r8, lsl #28
    6330:	1a500100 	bne	1406738 <__Stack_Size+0x1406338>
    6334:	0000269c 	muleq	r0, ip, r6
    6338:	41081801 	tstmi	r8, r1, lsl #16
    633c:	c7000000 	strgt	r0, [r0, -r0]
    6340:	1b000027 	blne	63e4 <__Stack_Size+0x5fe4>
    6344:	0000250a 	andeq	r2, r0, sl, lsl #10
    6348:	41081a01 	tstmi	r8, r1, lsl #20
    634c:	da000000 	ble	6354 <__Stack_Size+0x5f54>
    6350:	00000027 	andeq	r0, r0, r7, lsr #32
    6354:	2ba20129 	blcs	fe886800 <SCS_BASE+0x1e878800>
    6358:	37010000 	strcc	r0, [r1, -r0]
    635c:	5ac00108 	bpl	ff006784 <SCS_BASE+0x1eff8784>
    6360:	5ad40800 	bpl	ff508368 <SCS_BASE+0x1f4fa368>
    6364:	5d010800 	stcpl	8, cr0, [r1]
    6368:	0000199c 	muleq	r0, ip, r9
    636c:	00235b25 	eoreq	r5, r3, r5, lsr #22
    6370:	08360100 	ldmdaeq	r6!, {r8}
    6374:	0000051e 	andeq	r0, r0, lr, lsl r5
    6378:	c6255001 	strtgt	r5, [r5], -r1
    637c:	01000021 	tsteq	r0, r1, lsr #32
    6380:	00410836 	subeq	r0, r1, r6, lsr r8
    6384:	51010000 	tstpl	r1, r0
    6388:	00250a1b 	eoreq	r0, r5, fp, lsl sl
    638c:	08380100 	ldmdaeq	r8!, {r8}
    6390:	00000041 	andeq	r0, r0, r1, asr #32
    6394:	000027f8 	strdeq	r2, [r0], -r8
    6398:	6b012900 	blvs	507a0 <__Stack_Size+0x503a0>
    639c:	0100002a 	tsteq	r0, sl, lsr #32
    63a0:	d4010854 	strle	r0, [r1], #-2132
    63a4:	e808005a 	stmda	r8, {r1, r3, r4, r6}
    63a8:	0108005a 	qaddeq	r0, sl, r8
    63ac:	0019e15d 	andseq	lr, r9, sp, asr r1
    63b0:	235b2500 	cmpcs	fp, #0	; 0x0
    63b4:	53010000 	movwpl	r0, #4096	; 0x1000
    63b8:	00051e08 	andeq	r1, r5, r8, lsl #28
    63bc:	25500100 	ldrbcs	r0, [r0, #-256]
    63c0:	0000269c 	muleq	r0, ip, r6
    63c4:	41085301 	tstmi	r8, r1, lsl #6
    63c8:	01000000 	tsteq	r0, r0
    63cc:	250a1b51 	strcs	r1, [sl, #-2897]
    63d0:	55010000 	strpl	r0, [r1]
    63d4:	00004108 	andeq	r4, r0, r8, lsl #2
    63d8:	00281600 	eoreq	r1, r8, r0, lsl #12
    63dc:	01290000 	teqeq	r9, r0
    63e0:	00002abb 	strheq	r2, [r0], -fp
    63e4:	01087201 	tsteq	r8, r1, lsl #4
    63e8:	08005ae8 	stmdaeq	r0, {r3, r5, r6, r7, r9, fp, ip, lr}
    63ec:	08005afc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, fp, ip, lr}
    63f0:	1a265d01 	bne	99d7fc <__Stack_Size+0x99d3fc>
    63f4:	5b250000 	blpl	9463fc <__Stack_Size+0x945ffc>
    63f8:	01000023 	tsteq	r0, r3, lsr #32
    63fc:	051e0871 	ldreq	r0, [lr, #-2161]
    6400:	50010000 	andpl	r0, r1, r0
    6404:	0021c625 	eoreq	ip, r1, r5, lsr #12
    6408:	08710100 	ldmdaeq	r1!, {r8}^
    640c:	00000041 	andeq	r0, r0, r1, asr #32
    6410:	0a1b5101 	beq	6da81c <__Stack_Size+0x6da41c>
    6414:	01000025 	tsteq	r0, r5, lsr #32
    6418:	00410873 	subeq	r0, r1, r3, ror r8
    641c:	28340000 	ldmdacs	r4!, {}
    6420:	29000000 	stmdbcs	r0, {}
    6424:	00218f01 	eoreq	r8, r1, r1, lsl #30
    6428:	088f0100 	stmeq	pc, {r8}
    642c:	005afc01 	subseq	pc, sl, r1, lsl #24
    6430:	005b1008 	subseq	r1, fp, r8
    6434:	6b5d0108 	blvs	174685c <__Stack_Size+0x174645c>
    6438:	2500001a 	strcs	r0, [r0, #-26]
    643c:	0000235b 	andeq	r2, r0, fp, asr r3
    6440:	1e088e01 	cdpne	14, 0, cr8, cr8, cr1, {0}
    6444:	01000005 	tsteq	r0, r5
    6448:	269c2550 	undefined
    644c:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    6450:	00004108 	andeq	r4, r0, r8, lsl #2
    6454:	1b510100 	blne	144685c <__Stack_Size+0x144645c>
    6458:	0000250a 	andeq	r2, r0, sl, lsl #10
    645c:	41089001 	tstmi	r8, r1
    6460:	52000000 	andpl	r0, r0, #0	; 0x0
    6464:	00000028 	andeq	r0, r0, r8, lsr #32
    6468:	2a820129 	bcs	fe086914 <SCS_BASE+0x1e078914>
    646c:	ad010000 	stcge	0, cr0, [r1]
    6470:	5b100108 	blpl	406898 <__Stack_Size+0x406498>
    6474:	5b240800 	blpl	90847c <__Stack_Size+0x90807c>
    6478:	5d010800 	stcpl	8, cr0, [r1]
    647c:	00001ab0 	strheq	r1, [r0], -r0
    6480:	00235b25 	eoreq	r5, r3, r5, lsr #22
    6484:	08ac0100 	stmiaeq	ip!, {r8}
    6488:	0000051e 	andeq	r0, r0, lr, lsl r5
    648c:	c6255001 	strtgt	r5, [r5], -r1
    6490:	01000021 	tsteq	r0, r1, lsr #32
    6494:	004108ac 	subeq	r0, r1, ip, lsr #17
    6498:	51010000 	tstpl	r1, r0
    649c:	00250a1b 	eoreq	r0, r5, fp, lsl sl
    64a0:	08ae0100 	stmiaeq	lr!, {r8}
    64a4:	00000041 	andeq	r0, r0, r1, asr #32
    64a8:	00002870 	andeq	r2, r0, r0, ror r8
    64ac:	fb012900 	blx	508b6 <__Stack_Size+0x504b6>
    64b0:	01000025 	tsteq	r0, r5, lsr #32
    64b4:	240108cf 	strcs	r0, [r1], #-2255
    64b8:	4408005b 	strmi	r0, [r8], #-91
    64bc:	0108005b 	qaddeq	r0, fp, r8
    64c0:	001af55d 	andseq	pc, sl, sp, asr r5
    64c4:	235b2500 	cmpcs	fp, #0	; 0x0
    64c8:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    64cc:	00051e08 	andeq	r1, r5, r8, lsl #28
    64d0:	25500100 	ldrbcs	r0, [r0, #-256]
    64d4:	00002844 	andeq	r2, r0, r4, asr #16
    64d8:	4108ce01 	tstmi	r8, r1, lsl #28
    64dc:	01000000 	tsteq	r0, r0
    64e0:	28be1a51 	ldmcs	lr!, {r0, r4, r6, r9, fp, ip}
    64e4:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    64e8:	00004108 	andeq	r4, r0, r8, lsl #2
    64ec:	00288e00 	eoreq	r8, r8, r0, lsl #28
    64f0:	01290000 	teqeq	r9, r0
    64f4:	00002263 	andeq	r2, r0, r3, ror #4
    64f8:	0108eb01 	tsteq	r8, r1, lsl #22
    64fc:	08005b44 	stmdaeq	r0, {r2, r6, r8, r9, fp, ip, lr}
    6500:	08005b64 	stmdaeq	r0, {r2, r5, r6, r8, r9, fp, ip, lr}
    6504:	1b3a5d01 	blne	e9d910 <__Stack_Size+0xe9d510>
    6508:	5b250000 	blpl	946510 <__Stack_Size+0x946110>
    650c:	01000023 	tsteq	r0, r3, lsr #32
    6510:	051e08ea 	ldreq	r0, [lr, #-2282]
    6514:	50010000 	andpl	r0, r1, r0
    6518:	00284425 	eoreq	r4, r8, r5, lsr #8
    651c:	08ea0100 	stmiaeq	sl!, {r8}^
    6520:	00000041 	andeq	r0, r0, r1, asr #32
    6524:	891a5101 	ldmdbhi	sl, {r0, r8, ip, lr}
    6528:	01000026 	tsteq	r0, r6, lsr #32
    652c:	004108ea 	subeq	r0, r1, sl, ror #17
    6530:	28a10000 	stmiacs	r1!, {}
    6534:	19000000 	stmdbne	r0, {}
    6538:	00257a01 	eoreq	r7, r5, r1, lsl #20
    653c:	09130100 	ldmdbeq	r3, {r8}
    6540:	005b6401 	subseq	r6, fp, r1, lsl #8
    6544:	005bcc08 	subseq	ip, fp, r8, lsl #24
    6548:	0028b408 	eoreq	fp, r8, r8, lsl #8
    654c:	001b8500 	andseq	r8, fp, r0, lsl #10
    6550:	235b1a00 	cmpcs	fp, #0	; 0x0
    6554:	12010000 	andne	r0, r1, #0	; 0x0
    6558:	00051e09 	andeq	r1, r5, r9, lsl #28
    655c:	0028d300 	eoreq	sp, r8, r0, lsl #6
    6560:	28441a00 	stmdacs	r4, {r9, fp, ip}^
    6564:	12010000 	andne	r0, r1, #0	; 0x0
    6568:	00004109 	andeq	r4, r0, r9, lsl #2
    656c:	0028f200 	eoreq	pc, r8, r0, lsl #4
    6570:	29221a00 	stmdbcs	r2!, {r9, fp, ip}
    6574:	12010000 	andne	r0, r1, #0	; 0x0
    6578:	00004109 	andeq	r4, r0, r9, lsl #2
    657c:	00291000 	eoreq	r1, r9, r0
    6580:	01290000 	teqeq	r9, r0
    6584:	000026d6 	ldrdeq	r2, [r0], -r6
    6588:	01093901 	tsteq	r9, r1, lsl #18
    658c:	08005bcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, fp, ip, lr}
    6590:	08005be6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r8, r9, fp, ip, lr}
    6594:	1bba5d01 	blne	fee9d9a0 <SCS_BASE+0x1ee8f9a0>
    6598:	5b250000 	blpl	9465a0 <__Stack_Size+0x9461a0>
    659c:	01000023 	tsteq	r0, r3, lsr #32
    65a0:	051e0938 	ldreq	r0, [lr, #-2360]
    65a4:	50010000 	andpl	r0, r1, r0
    65a8:	000df725 	andeq	pc, sp, r5, lsr #14
    65ac:	09380100 	ldmdbeq	r8!, {r8}
    65b0:	000000a9 	andeq	r0, r0, r9, lsr #1
    65b4:	29005101 	stmdbcs	r0, {r0, r8, ip, lr}
    65b8:	0022b201 	eoreq	fp, r2, r1, lsl #4
    65bc:	09560100 	ldmdbeq	r6, {r8}^
    65c0:	005be801 	subseq	lr, fp, r1, lsl #16
    65c4:	005c0208 	subseq	r0, ip, r8, lsl #4
    65c8:	ef5d0108 	svc	0x005d0108
    65cc:	2500001b 	strcs	r0, [r0, #-27]
    65d0:	0000235b 	andeq	r2, r0, fp, asr r3
    65d4:	1e095501 	cfsh32ne	mvfx5, mvfx9, #1
    65d8:	01000005 	tsteq	r0, r5
    65dc:	26ee2550 	usatcs	r2, #14, r0, asr #10
    65e0:	55010000 	strpl	r0, [r1]
    65e4:	00004109 	andeq	r4, r0, r9, lsl #2
    65e8:	00510100 	subseq	r0, r1, r0, lsl #2
    65ec:	26380129 	ldrtcs	r0, [r8], -r9, lsr #2
    65f0:	71010000 	tstvc	r1, r0
    65f4:	5c040109 	stfpls	f0, [r4], {9}
    65f8:	5c1e0800 	ldcpl	8, cr0, [lr], {0}
    65fc:	5d010800 	stcpl	8, cr0, [r1]
    6600:	00001c24 	andeq	r1, r0, r4, lsr #24
    6604:	00235b25 	eoreq	r5, r3, r5, lsr #22
    6608:	09700100 	ldmdbeq	r0!, {r8}^
    660c:	0000051e 	andeq	r0, r0, lr, lsl r5
    6610:	f7255001 	undefined instruction 0xf7255001
    6614:	0100000d 	tsteq	r0, sp
    6618:	00a90970 	adceq	r0, r9, r0, ror r9
    661c:	51010000 	tstpl	r1, r0
    6620:	0b012900 	bleq	50a28 <__Stack_Size+0x50628>
    6624:	01000029 	tsteq	r0, r9, lsr #32
    6628:	2001098e 	andcs	r0, r1, lr, lsl #19
    662c:	3608005c 	undefined
    6630:	0108005c 	qaddeq	r0, ip, r8
    6634:	001c5b5d 	andseq	r5, ip, sp, asr fp
    6638:	235b2500 	cmpcs	fp, #0	; 0x0
    663c:	8d010000 	stchi	0, cr0, [r1]
    6640:	00051e09 	andeq	r1, r5, r9, lsl #28
    6644:	1a500100 	bne	1406a4c <__Stack_Size+0x140664c>
    6648:	000022e5 	andeq	r2, r0, r5, ror #5
    664c:	41098d01 	tstmi	r9, r1, lsl #26
    6650:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    6654:	00000029 	andeq	r0, r0, r9, lsr #32
    6658:	254b0129 	strbcs	r0, [fp, #-297]
    665c:	af010000 	svcge	0x00010000
    6660:	5c380109 	ldfpls	f0, [r8], #-36
    6664:	5c4e0800 	mcrrpl	8, 0, r0, lr, cr0
    6668:	5d010800 	stcpl	8, cr0, [r1]
    666c:	00001c92 	muleq	r0, r2, ip
    6670:	00235b25 	eoreq	r5, r3, r5, lsr #22
    6674:	09ae0100 	stmibeq	lr!, {r8}
    6678:	0000051e 	andeq	r0, r0, lr, lsl r5
    667c:	2d1a5001 	ldccs	0, cr5, [sl, #-4]
    6680:	01000029 	tsteq	r0, r9, lsr #32
    6684:	004109ae 	subeq	r0, r1, lr, lsr #19
    6688:	29410000 	stmdbcs	r1, {}^
    668c:	29000000 	stmdbcs	r0, {}
    6690:	0027bc01 	eoreq	fp, r7, r1, lsl #24
    6694:	09cb0100 	stmibeq	fp, {r8}^
    6698:	005c5001 	subseq	r5, ip, r1
    669c:	005c6608 	subseq	r6, ip, r8, lsl #12
    66a0:	c95d0108 	ldmdbgt	sp, {r3, r8}^
    66a4:	2500001c 	strcs	r0, [r0, #-28]
    66a8:	0000235b 	andeq	r2, r0, fp, asr r3
    66ac:	1e09ca01 	fmacsne	s24, s18, s2
    66b0:	01000005 	tsteq	r0, r5
    66b4:	23951a50 	orrscs	r1, r5, #327680	; 0x50000
    66b8:	ca010000 	bgt	466c0 <__Stack_Size+0x462c0>
    66bc:	00004109 	andeq	r4, r0, r9, lsl #2
    66c0:	00295400 	eoreq	r5, r9, r0, lsl #8
    66c4:	01290000 	teqeq	r9, r0
    66c8:	00002b5d 	andeq	r2, r0, sp, asr fp
    66cc:	0109e501 	tsteq	r9, r1, lsl #10
    66d0:	08005c68 	stmdaeq	r0, {r3, r5, r6, sl, fp, ip, lr}
    66d4:	08005c7e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, sl, fp, ip, lr}
    66d8:	1d005d01 	stcne	13, cr5, [r0, #-4]
    66dc:	5b250000 	blpl	9466e4 <__Stack_Size+0x9462e4>
    66e0:	01000023 	tsteq	r0, r3, lsr #32
    66e4:	051e09e4 	ldreq	r0, [lr, #-2532]
    66e8:	50010000 	andpl	r0, r1, r0
    66ec:	0029b91a 	eoreq	fp, r9, sl, lsl r9
    66f0:	09e40100 	stmibeq	r4!, {r8}^
    66f4:	00000041 	andeq	r0, r0, r1, asr #32
    66f8:	00002967 	andeq	r2, r0, r7, ror #18
    66fc:	a0012900 	andge	r2, r1, r0, lsl #18
    6700:	01000025 	tsteq	r0, r5, lsr #32
    6704:	800109fa 	strdhi	r0, [r1], -sl
    6708:	8408005c 	strhi	r0, [r8], #-92
    670c:	0108005c 	qaddeq	r0, ip, r8
    6710:	001d355d 	andseq	r3, sp, sp, asr r5
    6714:	235b2500 	cmpcs	fp, #0	; 0x0
    6718:	f9010000 	undefined instruction 0xf9010000
    671c:	00051e09 	andeq	r1, r5, r9, lsl #28
    6720:	25500100 	ldrbcs	r0, [r0, #-256]
    6724:	000020bb 	strheq	r2, [r0], -fp
    6728:	4109f901 	tstpmi	r9, r1, lsl #18
    672c:	01000000 	tsteq	r0, r0
    6730:	01290051 	qsubeq	r0, r1, r9
    6734:	000029e1 	andeq	r2, r0, r1, ror #19
    6738:	010a0b01 	tsteq	sl, r1, lsl #22
    673c:	08005c84 	stmdaeq	r0, {r2, r7, sl, fp, ip, lr}
    6740:	08005c88 	stmdaeq	r0, {r3, r7, sl, fp, ip, lr}
    6744:	1d6a5d01 	stclne	13, cr5, [sl, #-4]!
    6748:	5b250000 	blpl	946750 <__Stack_Size+0x946350>
    674c:	01000023 	tsteq	r0, r3, lsr #32
    6750:	051e0a0a 	ldreq	r0, [lr, #-2570]
    6754:	50010000 	andpl	r0, r1, r0
    6758:	0029e825 	eoreq	lr, r9, r5, lsr #16
    675c:	0a0a0100 	beq	286b64 <__Stack_Size+0x286764>
    6760:	00000041 	andeq	r0, r0, r1, asr #32
    6764:	29005101 	stmdbcs	r0, {r0, r8, ip, lr}
    6768:	00215101 	eoreq	r5, r1, r1, lsl #2
    676c:	0a1d0100 	beq	746b74 <__Stack_Size+0x746774>
    6770:	005c8801 	subseq	r8, ip, r1, lsl #16
    6774:	005c8c08 	subseq	r8, ip, r8, lsl #24
    6778:	9f5d0108 	svcls	0x005d0108
    677c:	2500001d 	strcs	r0, [r0, #-29]
    6780:	0000235b 	andeq	r2, r0, fp, asr r3
    6784:	1e0a1c01 	cdpne	12, 0, cr1, cr10, cr1, {0}
    6788:	01000005 	tsteq	r0, r5
    678c:	21582550 	cmpcs	r8, r0, asr r5
    6790:	1c010000 	stcne	0, cr0, [r1], {0}
    6794:	0000410a 	andeq	r4, r0, sl, lsl #2
    6798:	00510100 	subseq	r0, r1, r0, lsl #2
    679c:	21610129 	cmncs	r1, r9, lsr #2
    67a0:	2f010000 	svccs	0x00010000
    67a4:	5c8c010a 	stfpls	f0, [ip], {10}
    67a8:	5c900800 	ldcpl	8, cr0, [r0], {0}
    67ac:	5d010800 	stcpl	8, cr0, [r1]
    67b0:	00001dd4 	ldrdeq	r1, [r0], -r4
    67b4:	00235b25 	eoreq	r5, r3, r5, lsr #22
    67b8:	0a2e0100 	beq	b86bc0 <__Stack_Size+0xb867c0>
    67bc:	0000051e 	andeq	r0, r0, lr, lsl r5
    67c0:	68255001 	stmdavs	r5!, {r0, ip, lr}
    67c4:	01000021 	tsteq	r0, r1, lsr #32
    67c8:	00410a2e 	subeq	r0, r1, lr, lsr #20
    67cc:	51010000 	tstpl	r1, r0
    67d0:	5c012900 	stcpl	9, cr2, [r1], {0}
    67d4:	01000027 	tsteq	r0, r7, lsr #32
    67d8:	90010a41 	andls	r0, r1, r1, asr #20
    67dc:	9408005c 	strls	r0, [r8], #-92
    67e0:	0108005c 	qaddeq	r0, ip, r8
    67e4:	001e095d 	andseq	r0, lr, sp, asr r9
    67e8:	235b2500 	cmpcs	fp, #0	; 0x0
    67ec:	40010000 	andmi	r0, r1, r0
    67f0:	00051e0a 	andeq	r1, r5, sl, lsl #28
    67f4:	25500100 	ldrbcs	r0, [r0, #-256]
    67f8:	00002763 	andeq	r2, r0, r3, ror #14
    67fc:	410a4001 	tstmi	sl, r1
    6800:	01000000 	tsteq	r0, r0
    6804:	01290051 	qsubeq	r0, r1, r9
    6808:	0000217f 	andeq	r2, r0, pc, ror r1
    680c:	010a5301 	tsteq	sl, r1, lsl #6
    6810:	08005c94 	stmdaeq	r0, {r2, r4, r7, sl, fp, ip, lr}
    6814:	08005c9a 	stmdaeq	r0, {r1, r3, r4, r7, sl, fp, ip, lr}
    6818:	1e3e5d01 	cdpne	13, 3, cr5, cr14, cr1, {0}
    681c:	5b250000 	blpl	946824 <__Stack_Size+0x946424>
    6820:	01000023 	tsteq	r0, r3, lsr #32
    6824:	051e0a52 	ldreq	r0, [lr, #-2642]
    6828:	50010000 	andpl	r0, r1, r0
    682c:	00218625 	eoreq	r8, r1, r5, lsr #12
    6830:	0a520100 	beq	1486c38 <__Stack_Size+0x1486838>
    6834:	00000041 	andeq	r0, r0, r1, asr #32
    6838:	2a005101 	bcs	1ac44 <__Stack_Size+0x1a844>
    683c:	00000612 	andeq	r0, r0, r2, lsl r6
    6840:	08005c9c 	stmdaeq	r0, {r2, r3, r4, r7, sl, fp, ip, lr}
    6844:	08005cb2 	stmdaeq	r0, {r1, r4, r5, r7, sl, fp, ip, lr}
    6848:	1e625d01 	cdpne	13, 6, cr5, cr2, cr1, {0}
    684c:	212b0000 	teqcs	fp, r0
    6850:	01000006 	tsteq	r0, r6
    6854:	062d2c50 	undefined
    6858:	297a0000 	ldmdbcs	sl!, {}^
    685c:	2a000000 	bcs	6864 <__Stack_Size+0x6464>
    6860:	0000063a 	andeq	r0, r0, sl, lsr r6
    6864:	08005cb4 	stmdaeq	r0, {r2, r4, r5, r7, sl, fp, ip, lr}
    6868:	08005cce 	stmdaeq	r0, {r1, r2, r3, r6, r7, sl, fp, ip, lr}
    686c:	1e845d01 	cdpne	13, 8, cr5, cr4, cr1, {0}
    6870:	492b0000 	stmdbmi	fp!, {}
    6874:	01000006 	tsteq	r0, r6
    6878:	06552b50 	undefined
    687c:	51010000 	tstpl	r1, r0
    6880:	06c52a00 	strbeq	r2, [r5], r0, lsl #20
    6884:	5cd00000 	ldclpl	0, cr0, [r0], {0}
    6888:	5ce60800 	stclpl	8, cr0, [r6]
    688c:	5d010800 	stcpl	8, cr0, [r1]
    6890:	00001ea8 	andeq	r1, r0, r8, lsr #29
    6894:	0006d42b 	andeq	sp, r6, fp, lsr #8
    6898:	2c500100 	ldfcse	f0, [r0], {0}
    689c:	000006e0 	andeq	r0, r0, r0, ror #13
    68a0:	0000298d 	andeq	r2, r0, sp, lsl #19
    68a4:	07502a00 	ldrbeq	r2, [r0, -r0, lsl #20]
    68a8:	5ce80000 	stclpl	0, cr0, [r8]
    68ac:	5d020800 	stcpl	8, cr0, [r2]
    68b0:	5d010800 	stcpl	8, cr0, [r1]
    68b4:	00001eca 	andeq	r1, r0, sl, asr #29
    68b8:	00075f2b 	andeq	r5, r7, fp, lsr #30
    68bc:	2b500100 	blcs	1406cc4 <__Stack_Size+0x14068c4>
    68c0:	0000076b 	andeq	r0, r0, fp, ror #14
    68c4:	29005101 	stmdbcs	r0, {r0, r8, ip, lr}
    68c8:	00251201 	eoreq	r1, r5, r1, lsl #4
    68cc:	0ad90100 	beq	ff646cd4 <SCS_BASE+0x1f638cd4>
    68d0:	005d0401 	subseq	r0, sp, r1, lsl #8
    68d4:	005d1408 	subseq	r1, sp, r8, lsl #8
    68d8:	015d0108 	cmpeq	sp, r8, lsl #2
    68dc:	2500001f 	strcs	r0, [r0, #-31]
    68e0:	0000235b 	andeq	r2, r0, fp, asr r3
    68e4:	1e0ad801 	cdpne	8, 0, cr13, cr10, cr1, {0}
    68e8:	01000005 	tsteq	r0, r5
    68ec:	22121a50 	andscs	r1, r2, #327680	; 0x50000
    68f0:	d8010000 	stmdale	r1, {}
    68f4:	0000410a 	andeq	r4, r0, sl, lsl #2
    68f8:	0029a000 	eoreq	sl, r9, r0
    68fc:	012d0000 	teqeq	sp, r0
    6900:	00002321 	andeq	r2, r0, r1, lsr #6
    6904:	010aed01 	tsteq	sl, r1, lsl #26
    6908:	00000041 	andeq	r0, r0, r1, asr #32
    690c:	08005d14 	stmdaeq	r0, {r2, r4, r8, sl, fp, ip, lr}
    6910:	08005d1a 	stmdaeq	r0, {r1, r3, r4, r8, sl, fp, ip, lr}
    6914:	1f2e5d01 	svcne	0x002e5d01
    6918:	5b1a0000 	blpl	686920 <__Stack_Size+0x686520>
    691c:	01000023 	tsteq	r0, r3, lsr #32
    6920:	051e0aec 	ldreq	r0, [lr, #-2796]
    6924:	29b30000 	ldmibcs	r3!, {}
    6928:	2d000000 	stccs	0, cr0, [r0]
    692c:	0023f301 	eoreq	pc, r3, r1, lsl #6
    6930:	0afe0100 	beq	fff86d38 <SCS_BASE+0x1ff78d38>
    6934:	00004101 	andeq	r4, r0, r1, lsl #2
    6938:	005d1c00 	subseq	r1, sp, r0, lsl #24
    693c:	005d2208 	subseq	r2, sp, r8, lsl #4
    6940:	5b5d0108 	blpl	1746d68 <__Stack_Size+0x1746968>
    6944:	1a00001f 	bne	69c8 <__Stack_Size+0x65c8>
    6948:	0000235b 	andeq	r2, r0, fp, asr r3
    694c:	1e0afd01 	cdpne	13, 0, cr15, cr10, cr1, {0}
    6950:	c6000005 	strgt	r0, [r0], -r5
    6954:	00000029 	andeq	r0, r0, r9, lsr #32
    6958:	2403012d 	strcs	r0, [r3], #-301
    695c:	0f010000 	svceq	0x00010000
    6960:	0041010b 	subeq	r0, r1, fp, lsl #2
    6964:	5d240000 	stcpl	0, cr0, [r4]
    6968:	5d2a0800 	stcpl	8, cr0, [sl]
    696c:	5d010800 	stcpl	8, cr0, [r1]
    6970:	00001f88 	andeq	r1, r0, r8, lsl #31
    6974:	00235b1a 	eoreq	r5, r3, sl, lsl fp
    6978:	0b0e0100 	bleq	386d80 <__Stack_Size+0x386980>
    697c:	0000051e 	andeq	r0, r0, lr, lsl r5
    6980:	000029d9 	ldrdeq	r2, [r0], -r9
    6984:	13012d00 	movwne	r2, #7424	; 0x1d00
    6988:	01000024 	tsteq	r0, r4, lsr #32
    698c:	41010b20 	tstmi	r1, r0, lsr #22
    6990:	2c000000 	stccs	0, cr0, [r0], {0}
    6994:	3408005d 	strcc	r0, [r8], #-93
    6998:	0108005d 	qaddeq	r0, sp, r8
    699c:	001fb55d 	andseq	fp, pc, sp, asr r5
    69a0:	235b1a00 	cmpcs	fp, #0	; 0x0
    69a4:	1f010000 	svcne	0x00010000
    69a8:	00051e0b 	andeq	r1, r5, fp, lsl #28
    69ac:	0029ec00 	eoreq	lr, r9, r0, lsl #24
    69b0:	012d0000 	teqeq	sp, r0
    69b4:	0000279c 	muleq	r0, ip, r7
    69b8:	010b3001 	tsteq	fp, r1
    69bc:	00000041 	andeq	r0, r0, r1, asr #32
    69c0:	08005d34 	stmdaeq	r0, {r2, r4, r5, r8, sl, fp, ip, lr}
    69c4:	08005d3a 	stmdaeq	r0, {r1, r3, r4, r5, r8, sl, fp, ip, lr}
    69c8:	1fe25d01 	svcne	0x00e25d01
    69cc:	5b1a0000 	blpl	6869d4 <__Stack_Size+0x6865d4>
    69d0:	01000023 	tsteq	r0, r3, lsr #32
    69d4:	051e0b2f 	ldreq	r0, [lr, #-2863]
    69d8:	29ff0000 	ldmibcs	pc!, {}^
    69dc:	2d000000 	stccs	0, cr0, [r0]
    69e0:	00260601 	eoreq	r0, r6, r1, lsl #12
    69e4:	0b400100 	bleq	1006dec <__Stack_Size+0x10069ec>
    69e8:	00004101 	andeq	r4, r0, r1, lsl #2
    69ec:	005d3c00 	subseq	r3, sp, r0, lsl #24
    69f0:	005d4208 	subseq	r4, sp, r8, lsl #4
    69f4:	0f5d0108 	svceq	0x005d0108
    69f8:	1a000020 	bne	6a80 <__Stack_Size+0x6680>
    69fc:	0000235b 	andeq	r2, r0, fp, asr r3
    6a00:	1e0b3f01 	cdpne	15, 0, cr3, cr11, cr1, {0}
    6a04:	12000005 	andne	r0, r0, #5	; 0x5
    6a08:	0000002a 	andeq	r0, r0, sl, lsr #32
    6a0c:	21ea012d 	mvncs	r0, sp, lsr #2
    6a10:	5e010000 	cdppl	0, 0, cr0, cr1, cr0, {0}
    6a14:	007e010b 	rsbseq	r0, lr, fp, lsl #2
    6a18:	5d440000 	stclpl	0, cr0, [r4]
    6a1c:	5d500800 	ldclpl	8, cr0, [r0]
    6a20:	5d010800 	stcpl	8, cr0, [r1]
    6a24:	00002056 	andeq	r2, r0, r6, asr r0
    6a28:	00235b1a 	eoreq	r5, r3, sl, lsl fp
    6a2c:	0b5d0100 	bleq	1746e34 <__Stack_Size+0x1746a34>
    6a30:	0000051e 	andeq	r0, r0, lr, lsl r5
    6a34:	00002a25 	andeq	r2, r0, r5, lsr #20
    6a38:	00258925 	eoreq	r8, r5, r5, lsr #18
    6a3c:	0b5d0100 	bleq	1746e44 <__Stack_Size+0x1746a44>
    6a40:	00000041 	andeq	r0, r0, r1, asr #32
    6a44:	dd125101 	ldfles	f5, [r2, #-4]
    6a48:	0100000f 	tsteq	r0, pc
    6a4c:	00890b5f 	addeq	r0, r9, pc, asr fp
    6a50:	29000000 	stmdbcs	r0, {}
    6a54:	00246201 	eoreq	r6, r4, r1, lsl #4
    6a58:	0b870100 	bleq	fe1c6e60 <SCS_BASE+0x1e1b8e60>
    6a5c:	005d5001 	subseq	r5, sp, r1
    6a60:	005d5a08 	subseq	r5, sp, r8, lsl #20
    6a64:	8d5d0108 	ldfhie	f0, [sp, #-32]
    6a68:	25000020 	strcs	r0, [r0, #-32]
    6a6c:	0000235b 	andeq	r2, r0, fp, asr r3
    6a70:	1e0b8601 	cfmadd32ne	mvax0, mvfx8, mvfx11, mvfx1
    6a74:	01000005 	tsteq	r0, r5
    6a78:	25891a50 	strcs	r1, [r9, #2640]
    6a7c:	86010000 	strhi	r0, [r1], -r0
    6a80:	0000410b 	andeq	r4, r0, fp, lsl #2
    6a84:	002a3800 	eoreq	r3, sl, r0, lsl #16
    6a88:	012d0000 	teqeq	sp, r0
    6a8c:	00002b0b 	andeq	r2, r0, fp, lsl #22
    6a90:	010ba301 	tsteq	fp, r1, lsl #6
    6a94:	00000089 	andeq	r0, r0, r9, lsl #1
    6a98:	08005d5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, sl, fp, ip, lr}
    6a9c:	08005d74 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, fp, ip, lr}
    6aa0:	20ec5d01 	rsccs	r5, ip, r1, lsl #26
    6aa4:	5b1a0000 	blpl	686aac <__Stack_Size+0x6866ac>
    6aa8:	01000023 	tsteq	r0, r3, lsr #32
    6aac:	051e0ba2 	ldreq	r0, [lr, #-2978]
    6ab0:	2a4b0000 	bcs	12c6ab8 <__Stack_Size+0x12c66b8>
    6ab4:	22250000 	eorcs	r0, r5, #0	; 0x0
    6ab8:	0100002b 	tsteq	r0, fp, lsr #32
    6abc:	00410ba2 	subeq	r0, r1, r2, lsr #23
    6ac0:	51010000 	tstpl	r1, r0
    6ac4:	000fdd12 	andeq	sp, pc, r2, lsl sp
    6ac8:	0ba40100 	bleq	fe906ed0 <SCS_BASE+0x1e8f8ed0>
    6acc:	00000089 	andeq	r0, r0, r9, lsl #1
    6ad0:	000fde12 	andeq	sp, pc, r2, lsl lr
    6ad4:	0ba50100 	bleq	fe946edc <SCS_BASE+0x1e938edc>
    6ad8:	00000041 	andeq	r0, r0, r1, asr #32
    6adc:	00226f12 	eoreq	r6, r2, r2, lsl pc
    6ae0:	0ba50100 	bleq	fe946ee8 <SCS_BASE+0x1e938ee8>
    6ae4:	00000041 	andeq	r0, r0, r1, asr #32
    6ae8:	9c012900 	stcls	9, cr2, [r1], {0}
    6aec:	01000024 	tsteq	r0, r4, lsr #32
    6af0:	74010bce 	strvc	r0, [r1], #-3022
    6af4:	7e08005d 	mcrvc	0, 0, r0, cr8, cr13, {2}
    6af8:	0108005d 	qaddeq	r0, sp, r8
    6afc:	0021235d 	eoreq	r2, r1, sp, asr r3
    6b00:	235b2500 	cmpcs	fp, #0	; 0x0
    6b04:	cd010000 	stcgt	0, cr0, [r1]
    6b08:	00051e0b 	andeq	r1, r5, fp, lsl #28
    6b0c:	1a500100 	bne	1406f14 <__Stack_Size+0x1406b14>
    6b10:	00002b22 	andeq	r2, r0, r2, lsr #22
    6b14:	410bcd01 	tstmi	fp, r1, lsl #26
    6b18:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
    6b1c:	0000002a 	andeq	r0, r0, sl, lsr #32
    6b20:	22ca012e 	sbccs	r0, sl, #-2147483637	; 0x8000000b
    6b24:	87010000 	strhi	r0, [r1, -r0]
    6b28:	005d8001 	subseq	r8, sp, r1
    6b2c:	005e4c08 	subseq	r4, lr, r8, lsl #24
    6b30:	002a7108 	eoreq	r7, sl, r8, lsl #2
    6b34:	235b1700 	cmpcs	fp, #0	; 0x0
    6b38:	86010000 	strhi	r0, [r1], -r0
    6b3c:	0000051e 	andeq	r0, r0, lr, lsl r5
    6b40:	00002a9c 	muleq	r0, ip, sl
    6b44:	094c0000 	stmdbeq	ip, {}^
    6b48:	00020000 	andeq	r0, r2, r0
    6b4c:	0000171b 	andeq	r1, r0, fp, lsl r7
    6b50:	00000104 	andeq	r0, r0, r4, lsl #2
    6b54:	de010000 	cdple	0, 0, cr0, cr1, cr0, {0}
    6b58:	9f00002e 	svcls	0x0000002e
    6b5c:	4c000001 	stcmi	0, cr0, [r0], {1}
    6b60:	0808005e 	stmdaeq	r8, {r1, r2, r3, r4, r6}
    6b64:	46080062 	strmi	r0, [r8], -r2, rrx
    6b68:	02000018 	andeq	r0, r0, #24	; 0x18
    6b6c:	2f9a0504 	svccs	0x009a0504
    6b70:	02020000 	andeq	r0, r2, #0	; 0x0
    6b74:	00003505 	andeq	r3, r0, r5, lsl #10
    6b78:	06010200 	streq	r0, [r1], -r0, lsl #4
    6b7c:	000000a0 	andeq	r0, r0, r0, lsr #1
    6b80:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    6b84:	45270200 	strmi	r0, [r7, #-512]!
    6b88:	02000000 	andeq	r0, r0, #0	; 0x0
    6b8c:	30140704 	andscc	r0, r4, r4, lsl #14
    6b90:	75030000 	strvc	r0, [r3]
    6b94:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    6b98:	00005728 	andeq	r5, r0, r8, lsr #14
    6b9c:	07020200 	streq	r0, [r2, -r0, lsl #4]
    6ba0:	0000011f 	andeq	r0, r0, pc, lsl r1
    6ba4:	00387503 	eorseq	r7, r8, r3, lsl #10
    6ba8:	00682902 	rsbeq	r2, r8, r2, lsl #18
    6bac:	01020000 	tsteq	r2, r0
    6bb0:	00009e08 	andeq	r9, r0, r8, lsl #28
    6bb4:	00570400 	subseq	r0, r7, r0, lsl #8
    6bb8:	01050000 	tsteq	r5, r0
    6bbc:	00893902 	addeq	r3, r9, r2, lsl #18
    6bc0:	3a060000 	bcc	186bc8 <__Stack_Size+0x1867c8>
    6bc4:	00000015 	andeq	r0, r0, r5, lsl r0
    6bc8:	54455307 	strbpl	r5, [r5], #-775
    6bcc:	08000100 	stmdaeq	r0, {r8}
    6bd0:	00001e7f 	andeq	r1, r0, pc, ror lr
    6bd4:	00743902 	rsbseq	r3, r4, r2, lsl #18
    6bd8:	79080000 	stmdbvc	r8, {}
    6bdc:	0200001c 	andeq	r0, r0, #28	; 0x1c
    6be0:	00007439 	andeq	r7, r0, r9, lsr r4
    6be4:	02010500 	andeq	r0, r1, #0	; 0x0
    6be8:	0000b43b 	andeq	fp, r0, fp, lsr r4
    6bec:	07570600 	ldrbeq	r0, [r7, -r0, lsl #12]
    6bf0:	06000000 	streq	r0, [r0], -r0
    6bf4:	00000777 	andeq	r0, r0, r7, ror r7
    6bf8:	de080001 	cdple	0, 0, cr0, cr8, cr1, {0}
    6bfc:	02000008 	andeq	r0, r0, #8	; 0x8
    6c00:	00009f3b 	andeq	r9, r0, fp, lsr pc
    6c04:	07040900 	streq	r0, [r4, -r0, lsl #18]
    6c08:	39031c0a 	stmdbcc	r3, {r1, r3, sl, fp, ip}
    6c0c:	00019c02 	andeq	r9, r1, r2, lsl #24
    6c10:	52530b00 	subspl	r0, r3, #0	; 0x0
    6c14:	023a0300 	eorseq	r0, sl, #0	; 0x0
    6c18:	0000006f 	andeq	r0, r0, pc, rrx
    6c1c:	0c002302 	stceq	3, cr2, [r0], {2}
    6c20:	00000142 	andeq	r0, r0, r2, asr #2
    6c24:	4c023b03 	stcmi	11, cr3, [r2], {3}
    6c28:	02000000 	andeq	r0, r0, #0	; 0x0
    6c2c:	440b0223 	strmi	r0, [fp], #-547
    6c30:	3c030052 	stccc	0, cr0, [r3], {82}
    6c34:	00006f02 	andeq	r6, r0, r2, lsl #30
    6c38:	04230200 	strteq	r0, [r3], #-512
    6c3c:	00014c0c 	andeq	r4, r1, ip, lsl #24
    6c40:	023d0300 	eorseq	r0, sp, #0	; 0x0
    6c44:	0000004c 	andeq	r0, r0, ip, asr #32
    6c48:	0b062302 	bleq	18f858 <__Stack_Size+0x18f458>
    6c4c:	00525242 	subseq	r5, r2, r2, asr #4
    6c50:	6f023e03 	svcvs	0x00023e03
    6c54:	02000000 	andeq	r0, r0, #0	; 0x0
    6c58:	3f0c0823 	svccc	0x000c0823
    6c5c:	03000000 	movweq	r0, #0	; 0x0
    6c60:	004c023f 	subeq	r0, ip, pc, lsr r2
    6c64:	23020000 	movwcs	r0, #8192	; 0x2000
    6c68:	52430b0a 	subpl	r0, r3, #10240	; 0x2800
    6c6c:	40030031 	andmi	r0, r3, r1, lsr r0
    6c70:	00006f02 	andeq	r6, r0, r2, lsl #30
    6c74:	0c230200 	sfmeq	f0, 4, [r3]
    6c78:	0001560c 	andeq	r5, r1, ip, lsl #12
    6c7c:	02410300 	subeq	r0, r1, #0	; 0x0
    6c80:	0000004c 	andeq	r0, r0, ip, asr #32
    6c84:	0b0e2302 	bleq	38f894 <__Stack_Size+0x38f494>
    6c88:	00325243 	eorseq	r5, r2, r3, asr #4
    6c8c:	6f024203 	svcvs	0x00024203
    6c90:	02000000 	andeq	r0, r0, #0	; 0x0
    6c94:	490c1023 	stmdbmi	ip, {r0, r1, r5, ip}
    6c98:	03000000 	movweq	r0, #0	; 0x0
    6c9c:	004c0243 	subeq	r0, ip, r3, asr #4
    6ca0:	23020000 	movwcs	r0, #8192	; 0x2000
    6ca4:	52430b12 	subpl	r0, r3, #18432	; 0x4800
    6ca8:	44030033 	strmi	r0, [r3], #-51
    6cac:	00006f02 	andeq	r6, r0, r2, lsl #30
    6cb0:	14230200 	strtne	r0, [r3], #-512
    6cb4:	00016d0c 	andeq	r6, r1, ip, lsl #26
    6cb8:	02450300 	subeq	r0, r5, #0	; 0x0
    6cbc:	0000004c 	andeq	r0, r0, ip, asr #32
    6cc0:	0c162302 	ldceq	3, cr2, [r6], {2}
    6cc4:	000009eb 	andeq	r0, r0, fp, ror #19
    6cc8:	6f024603 	svcvs	0x00024603
    6ccc:	02000000 	andeq	r0, r0, #0	; 0x0
    6cd0:	770c1823 	strvc	r1, [ip, -r3, lsr #16]
    6cd4:	03000001 	movweq	r0, #1	; 0x1
    6cd8:	004c0247 	subeq	r0, ip, r7, asr #4
    6cdc:	23020000 	movwcs	r0, #8192	; 0x2000
    6ce0:	0b0d001a 	bleq	346d50 <__Stack_Size+0x346950>
    6ce4:	0300002c 	movweq	r0, #44	; 0x2c
    6ce8:	00c20248 	sbceq	r0, r2, r8, asr #4
    6cec:	100e0000 	andne	r0, lr, r0
    6cf0:	02051b04 	andeq	r1, r5, #4096	; 0x1000
    6cf4:	630f0000 	movwvs	r0, #61440	; 0xf000
    6cf8:	0400000a 	streq	r0, [r0], #-10
    6cfc:	00003a1c 	andeq	r3, r0, ip, lsl sl
    6d00:	00230200 	eoreq	r0, r3, r0, lsl #4
    6d04:	000a0a0f 	andeq	r0, sl, pc, lsl #20
    6d08:	4c1d0400 	cfldrsmi	mvf0, [sp], {0}
    6d0c:	02000000 	andeq	r0, r0, #0	; 0x0
    6d10:	720f0423 	andvc	r0, pc, #587202560	; 0x23000000
    6d14:	0400000a 	streq	r0, [r0], #-10
    6d18:	00004c1e 	andeq	r4, r0, lr, lsl ip
    6d1c:	06230200 	strteq	r0, [r3], -r0, lsl #4
    6d20:	0009a20f 	andeq	sl, r9, pc, lsl #4
    6d24:	4c1f0400 	cfldrsmi	mvf0, [pc], {0}
    6d28:	02000000 	andeq	r0, r0, #0	; 0x0
    6d2c:	9d0f0823 	stcls	8, cr0, [pc, #-140]
    6d30:	0400000a 	streq	r0, [r0], #-10
    6d34:	00004c20 	andeq	r4, r0, r0, lsr #24
    6d38:	0a230200 	beq	8c7540 <__Stack_Size+0x8c7140>
    6d3c:	0009f00f 	andeq	pc, r9, pc
    6d40:	4c210400 	cfstrsmi	mvf0, [r1]
    6d44:	02000000 	andeq	r0, r0, #0	; 0x0
    6d48:	08000c23 	stmdaeq	r0, {r0, r1, r5, sl, fp}
    6d4c:	000009af 	andeq	r0, r0, pc, lsr #19
    6d50:	01a82204 	undefined instruction 0x01a82204
    6d54:	080e0000 	stmdaeq	lr, {}
    6d58:	02512604 	subseq	r2, r1, #4194304	; 0x400000
    6d5c:	090f0000 	stmdbeq	pc, {}
    6d60:	0400002e 	streq	r0, [r0], #-46
    6d64:	00004c27 	andeq	r4, r0, r7, lsr #24
    6d68:	00230200 	eoreq	r0, r3, r0, lsl #4
    6d6c:	002ed30f 	eoreq	sp, lr, pc, lsl #6
    6d70:	4c280400 	cfstrsmi	mvf0, [r8]
    6d74:	02000000 	andeq	r0, r0, #0	; 0x0
    6d78:	c70f0223 	strgt	r0, [pc, -r3, lsr #4]
    6d7c:	0400002b 	streq	r0, [r0], #-43
    6d80:	00004c29 	andeq	r4, r0, r9, lsr #24
    6d84:	04230200 	strteq	r0, [r3], #-512
    6d88:	002c770f 	eoreq	r7, ip, pc, lsl #14
    6d8c:	4c2a0400 	cfstrsmi	mvf0, [sl]
    6d90:	02000000 	andeq	r0, r0, #0	; 0x0
    6d94:	08000623 	stmdaeq	r0, {r0, r1, r5, r9, sl}
    6d98:	00002c19 	andeq	r2, r0, r9, lsl ip
    6d9c:	02102b04 	andseq	r2, r0, #4096	; 0x1000
    6da0:	140e0000 	strne	r0, [lr]
    6da4:	02ab1a05 	adceq	r1, fp, #20480	; 0x5000
    6da8:	dd0f0000 	stcle	0, cr0, [pc]
    6dac:	0500001e 	streq	r0, [r0, #-30]
    6db0:	00003a1b 	andeq	r3, r0, fp, lsl sl
    6db4:	00230200 	eoreq	r0, r3, r0, lsl #4
    6db8:	001ce30f 	andseq	lr, ip, pc, lsl #6
    6dbc:	3a1c0500 	bcc	7081c4 <__Stack_Size+0x707dc4>
    6dc0:	02000000 	andeq	r0, r0, #0	; 0x0
    6dc4:	460f0423 	strmi	r0, [pc], -r3, lsr #8
    6dc8:	0500001f 	streq	r0, [r0, #-31]
    6dcc:	00003a1d 	andeq	r3, r0, sp, lsl sl
    6dd0:	08230200 	stmdaeq	r3!, {r9}
    6dd4:	001ef90f 	andseq	pc, lr, pc, lsl #18
    6dd8:	3a1e0500 	bcc	7881e0 <__Stack_Size+0x787de0>
    6ddc:	02000000 	andeq	r0, r0, #0	; 0x0
    6de0:	3f0f0c23 	svccc	0x000f0c23
    6de4:	0500001e 	streq	r0, [r0, #-30]
    6de8:	00003a1f 	andeq	r3, r0, pc, lsl sl
    6dec:	10230200 	eorne	r0, r3, r0, lsl #4
    6df0:	1cab0800 	stcne	8, cr0, [fp]
    6df4:	20050000 	andcs	r0, r5, r0
    6df8:	0000025c 	andeq	r0, r0, ip, asr r2
    6dfc:	2f0b0110 	svccs	0x000b0110
    6e00:	e9010000 	stmdb	r1, {}
    6e04:	005e4c01 	subseq	r4, lr, r1, lsl #24
    6e08:	005e6a08 	subseq	r6, lr, r8, lsl #20
    6e0c:	db5d0108 	blle	1747234 <__Stack_Size+0x1746e34>
    6e10:	11000002 	tstne	r0, r2
    6e14:	00002db0 	strheq	r2, [r0], -r0
    6e18:	02dbe801 	sbcseq	lr, fp, #65536	; 0x10000
    6e1c:	50010000 	andpl	r0, r1, r0
    6e20:	05041200 	streq	r1, [r4, #-512]
    6e24:	13000002 	movwne	r0, #2	; 0x2
    6e28:	002e8e01 	eoreq	r8, lr, r1, lsl #28
    6e2c:	01000100 	tsteq	r0, r0, lsl #2
    6e30:	005e6c01 	subseq	r6, lr, r1, lsl #24
    6e34:	005e9408 	subseq	r9, lr, r8, lsl #8
    6e38:	245d0108 	ldrbcs	r0, [sp], #-264
    6e3c:	11000003 	tstne	r0, r3
    6e40:	00002d96 	muleq	r0, r6, sp
    6e44:	0324ff01 	msreq	CPSR_s, #4	; 0x4
    6e48:	50010000 	andpl	r0, r1, r0
    6e4c:	002cfe14 	eoreq	pc, ip, r4, lsl lr
    6e50:	2aff0100 	bcs	fffc7258 <SCS_BASE+0x1ffb9258>
    6e54:	bb000003 	bllt	6e68 <__Stack_Size+0x6a68>
    6e58:	1500002a 	strne	r0, [r0, #-42]
    6e5c:	00000e90 	muleq	r0, r0, lr
    6e60:	3a010101 	bcc	4726c <__Stack_Size+0x46e6c>
    6e64:	01000000 	tsteq	r0, r0
    6e68:	04120052 	ldreq	r0, [r2], #-82
    6e6c:	0000019c 	muleq	r0, ip, r1
    6e70:	02510412 	subseq	r0, r1, #301989888	; 0x12000000
    6e74:	01130000 	tsteq	r3, r0
    6e78:	00002d21 	andeq	r2, r0, r1, lsr #26
    6e7c:	01012401 	tsteq	r1, r1, lsl #8
    6e80:	08005e94 	stmdaeq	r0, {r2, r4, r7, r9, sl, fp, ip, lr}
    6e84:	08005ea2 	stmdaeq	r0, {r1, r5, r7, r9, sl, fp, ip, lr}
    6e88:	03575d01 	cmpeq	r7, #64	; 0x40
    6e8c:	fe160000 	cdp2	0, 1, cr0, cr6, cr0, {0}
    6e90:	0100002c 	tsteq	r0, ip, lsr #32
    6e94:	032a0123 	teqeq	sl, #-1073741816	; 0xc0000008
    6e98:	50010000 	andpl	r0, r1, r0
    6e9c:	30011300 	andcc	r1, r1, r0, lsl #6
    6ea0:	0100002c 	tsteq	r0, ip, lsr #32
    6ea4:	a4010138 	strge	r0, [r1], #-312
    6ea8:	be08005e 	mcrlt	0, 0, r0, cr8, cr14, {2}
    6eac:	0108005e 	qaddeq	r0, lr, r8
    6eb0:	00038c5d 	andeq	r8, r3, sp, asr ip
    6eb4:	2d961600 	ldccs	6, cr1, [r6]
    6eb8:	37010000 	strcc	r0, [r1, -r0]
    6ebc:	00032401 	andeq	r2, r3, r1, lsl #8
    6ec0:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    6ec4:	00000df7 	strdeq	r0, [r0], -r7
    6ec8:	b4013701 	strlt	r3, [r1], #-1793
    6ecc:	01000000 	tsteq	r0, r0
    6ed0:	01170051 	tsteq	r7, r1, asr r0
    6ed4:	00002d87 	andeq	r2, r0, r7, lsl #27
    6ed8:	01016301 	tsteq	r1, r1, lsl #6
    6edc:	08005ec0 	stmdaeq	r0, {r6, r7, r9, sl, fp, ip, lr}
    6ee0:	08005efe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, lr}
    6ee4:	00002ace 	andeq	r2, r0, lr, asr #21
    6ee8:	0000040d 	andeq	r0, r0, sp, lsl #8
    6eec:	002d9618 	eoreq	r9, sp, r8, lsl r6
    6ef0:	01620100 	cmneq	r2, r0, lsl #2
    6ef4:	00000324 	andeq	r0, r0, r4, lsr #6
    6ef8:	00002aed 	andeq	r2, r0, sp, ror #21
    6efc:	002e8518 	eoreq	r8, lr, r8, lsl r5
    6f00:	01620100 	cmneq	r2, r0, lsl #2
    6f04:	0000004c 	andeq	r0, r0, ip, asr #32
    6f08:	00002b00 	andeq	r2, r0, r0, lsl #22
    6f0c:	000df716 	andeq	pc, sp, r6, lsl r7
    6f10:	01620100 	cmneq	r2, r0, lsl #2
    6f14:	000000b4 	strheq	r0, [r0], -r4
    6f18:	02155201 	andseq	r5, r5, #268435456	; 0x10000000
    6f1c:	0100002f 	tsteq	r0, pc, lsr #32
    6f20:	003a0164 	eorseq	r0, sl, r4, ror #2
    6f24:	5c010000 	stcpl	0, cr0, [r1], {0}
    6f28:	002dd019 	eoreq	sp, sp, r9, lsl r0
    6f2c:	01640100 	cmneq	r4, r0, lsl #2
    6f30:	0000003a 	andeq	r0, r0, sl, lsr r0
    6f34:	0010f915 	andseq	pc, r0, r5, lsl r9
    6f38:	01640100 	cmneq	r4, r0, lsl #2
    6f3c:	0000003a 	andeq	r0, r0, sl, lsr r0
    6f40:	371a5101 	ldrcc	r5, [sl, -r1, lsl #2]
    6f44:	0100002d 	tsteq	r0, sp, lsr #32
    6f48:	003a0165 	eorseq	r0, sl, r5, ror #2
    6f4c:	2b1e0000 	blcs	786f54 <__Stack_Size+0x786b54>
    6f50:	13000000 	movwne	r0, #0	; 0x0
    6f54:	002c6a01 	eoreq	r6, ip, r1, lsl #20
    6f58:	019e0100 	orrseq	r0, lr, r0, lsl #2
    6f5c:	005f0001 	subseq	r0, pc, r1
    6f60:	005f1808 	subseq	r1, pc, r8, lsl #16
    6f64:	505d0108 	subspl	r0, sp, r8, lsl #2
    6f68:	16000004 	strne	r0, [r0], -r4
    6f6c:	00002d96 	muleq	r0, r6, sp
    6f70:	24019d01 	strcs	r9, [r1], #-3329
    6f74:	01000003 	tsteq	r0, r3
    6f78:	2d141650 	ldccs	6, cr1, [r4, #-320]
    6f7c:	9d010000 	stcls	0, cr0, [r1]
    6f80:	00004c01 	andeq	r4, r0, r1, lsl #24
    6f84:	16510100 	ldrbne	r0, [r1], -r0, lsl #2
    6f88:	00000df7 	strdeq	r0, [r0], -r7
    6f8c:	b4019d01 	strlt	r9, [r1], #-3329
    6f90:	01000000 	tsteq	r0, r0
    6f94:	01130052 	tsteq	r3, r2, asr r0
    6f98:	00002d53 	andeq	r2, r0, r3, asr sp
    6f9c:	0101bd01 	tsteq	r1, r1, lsl #26
    6fa0:	08005f18 	stmdaeq	r0, {r3, r4, r8, r9, sl, fp, ip, lr}
    6fa4:	08005f2e 	stmdaeq	r0, {r1, r2, r3, r5, r8, r9, sl, fp, ip, lr}
    6fa8:	04855d01 	streq	r5, [r5], #3329
    6fac:	96160000 	ldrls	r0, [r6], -r0
    6fb0:	0100002d 	tsteq	r0, sp, lsr #32
    6fb4:	032401bc 	teqeq	r4, #47	; 0x2f
    6fb8:	50010000 	andpl	r0, r1, r0
    6fbc:	002dc116 	eoreq	ip, sp, r6, lsl r1
    6fc0:	01bc0100 	undefined instruction 0x01bc0100
    6fc4:	0000005e 	andeq	r0, r0, lr, asr r0
    6fc8:	13005101 	movwne	r5, #257	; 0x101
    6fcc:	002e9e01 	eoreq	r9, lr, r1, lsl #28
    6fd0:	01d60100 	bicseq	r0, r6, r0, lsl #2
    6fd4:	005f3001 	subseq	r3, pc, r1
    6fd8:	005f4608 	subseq	r4, pc, r8, lsl #12
    6fdc:	bc5d0108 	ldflte	f0, [sp], {8}
    6fe0:	16000004 	strne	r0, [r0], -r4
    6fe4:	00002d96 	muleq	r0, r6, sp
    6fe8:	2401d501 	strcs	sp, [r1], #-1281
    6fec:	01000003 	tsteq	r0, r3
    6ff0:	2c5d1850 	mrrccs	8, 5, r1, sp, cr0
    6ff4:	d5010000 	strle	r0, [r1]
    6ff8:	00004c01 	andeq	r4, r0, r1, lsl #24
    6ffc:	002b4700 	eoreq	r4, fp, r0, lsl #14
    7000:	01130000 	tsteq	r3, r0
    7004:	00002e15 	andeq	r2, r0, r5, lsl lr
    7008:	0101eb01 	tsteq	r1, r1, lsl #22
    700c:	08005f48 	stmdaeq	r0, {r3, r6, r8, r9, sl, fp, ip, lr}
    7010:	08005f62 	stmdaeq	r0, {r1, r5, r6, r8, r9, sl, fp, ip, lr}
    7014:	04f15d01 	ldrbteq	r5, [r1], #3329
    7018:	96160000 	ldrls	r0, [r6], -r0
    701c:	0100002d 	tsteq	r0, sp, lsr #32
    7020:	032401ea 	teqeq	r4, #-2147483590	; 0x8000003a
    7024:	50010000 	andpl	r0, r1, r0
    7028:	000df716 	andeq	pc, sp, r6, lsl r7
    702c:	01ea0100 	mvneq	r0, r0, lsl #2
    7030:	000000b4 	strheq	r0, [r0], -r4
    7034:	13005101 	movwne	r5, #257	; 0x101
    7038:	002cc501 	eoreq	ip, ip, r1, lsl #10
    703c:	020b0100 	andeq	r0, fp, #0	; 0x0
    7040:	005f6401 	subseq	r6, pc, r1, lsl #8
    7044:	005f7a08 	subseq	r7, pc, r8, lsl #20
    7048:	285d0108 	ldmdacs	sp, {r3, r8}^
    704c:	16000005 	strne	r0, [r0], -r5
    7050:	00002d96 	muleq	r0, r6, sp
    7054:	24020a01 	strcs	r0, [r2], #-2561
    7058:	01000003 	tsteq	r0, r3
    705c:	2bf01850 	blcs	ffc0d1a4 <SCS_BASE+0x1fbff1a4>
    7060:	0a010000 	beq	47068 <__Stack_Size+0x46c68>
    7064:	00004c02 	andeq	r4, r0, r2, lsl #24
    7068:	002b5a00 	eoreq	r5, fp, r0, lsl #20
    706c:	01130000 	tsteq	r3, r0
    7070:	00002e3b 	andeq	r2, r0, fp, lsr lr
    7074:	01022001 	tsteq	r2, r1
    7078:	08005f7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}
    707c:	08005f96 	stmdaeq	r0, {r1, r2, r4, r7, r8, r9, sl, fp, ip, lr}
    7080:	055d5d01 	ldrbeq	r5, [sp, #-3329]
    7084:	96160000 	ldrls	r0, [r6], -r0
    7088:	0100002d 	tsteq	r0, sp, lsr #32
    708c:	0324021f 	teqeq	r4, #-268435455	; 0xf0000001
    7090:	50010000 	andpl	r0, r1, r0
    7094:	000df716 	andeq	pc, sp, r6, lsl r7
    7098:	021f0100 	andseq	r0, pc, #0	; 0x0
    709c:	000000b4 	strheq	r0, [r0], -r4
    70a0:	13005101 	movwne	r5, #257	; 0x101
    70a4:	002c3a01 	eoreq	r3, ip, r1, lsl #20
    70a8:	023c0100 	eorseq	r0, ip, #0	; 0x0
    70ac:	005f9801 	subseq	r9, pc, r1, lsl #16
    70b0:	005fa008 	subseq	sl, pc, r8
    70b4:	945d0108 	ldrbls	r0, [sp], #-264
    70b8:	16000005 	strne	r0, [r0], -r5
    70bc:	00002d96 	muleq	r0, r6, sp
    70c0:	24023b01 	strcs	r3, [r2], #-2817
    70c4:	01000003 	tsteq	r0, r3
    70c8:	13a41850 	undefined instruction 0x13a41850
    70cc:	3b010000 	blcc	470d4 <__Stack_Size+0x46cd4>
    70d0:	00004c02 	andeq	r4, r0, r2, lsl #24
    70d4:	002b6d00 	eoreq	r6, fp, r0, lsl #26
    70d8:	011b0000 	tsteq	fp, r0
    70dc:	00002eb1 	strheq	r2, [r0], -r1
    70e0:	01024f01 	tsteq	r2, r1, lsl #30
    70e4:	0000004c 	andeq	r0, r0, ip, asr #32
    70e8:	08005fa0 	stmdaeq	r0, {r5, r7, r8, r9, sl, fp, ip, lr}
    70ec:	08005fa8 	stmdaeq	r0, {r3, r5, r7, r8, r9, sl, fp, ip, lr}
    70f0:	05c15d01 	strbeq	r5, [r1, #3329]
    70f4:	96180000 	ldrls	r0, [r8], -r0
    70f8:	0100002d 	tsteq	r0, sp, lsr #32
    70fc:	0324024e 	teqeq	r4, #-536870908	; 0xe0000004
    7100:	2b800000 	blcs	fe007108 <SCS_BASE+0x1dff9108>
    7104:	13000000 	movwne	r0, #0	; 0x0
    7108:	002d7701 	eoreq	r7, sp, r1, lsl #14
    710c:	02610100 	rsbeq	r0, r1, #0	; 0x0
    7110:	005fa801 	subseq	sl, pc, r1, lsl #16
    7114:	005fb408 	subseq	fp, pc, r8, lsl #8
    7118:	e85d0108 	ldmda	sp, {r3, r8}^
    711c:	16000005 	strne	r0, [r0], -r5
    7120:	00002d96 	muleq	r0, r6, sp
    7124:	24026001 	strcs	r6, [r2], #-1
    7128:	01000003 	tsteq	r0, r3
    712c:	01130050 	tsteq	r3, r0, asr r0
    7130:	00002d64 	andeq	r2, r0, r4, ror #26
    7134:	01027401 	tsteq	r2, r1, lsl #8
    7138:	08005fb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, sl, fp, ip, lr}
    713c:	08005fc6 	stmdaeq	r0, {r1, r2, r6, r7, r8, r9, sl, fp, ip, lr}
    7140:	061d5d01 	ldreq	r5, [sp], -r1, lsl #26
    7144:	96160000 	ldrls	r0, [r6], -r0
    7148:	0100002d 	tsteq	r0, sp, lsr #32
    714c:	03240273 	teqeq	r4, #805306375	; 0x30000007
    7150:	50010000 	andpl	r0, r1, r0
    7154:	002cb516 	eoreq	fp, ip, r6, lsl r5
    7158:	02730100 	rsbseq	r0, r3, #0	; 0x0
    715c:	0000005e 	andeq	r0, r0, lr, asr r0
    7160:	13005101 	movwne	r5, #257	; 0x101
    7164:	002bd201 	eoreq	sp, fp, r1, lsl #4
    7168:	028a0100 	addeq	r0, sl, #0	; 0x0
    716c:	005fc801 	subseq	ip, pc, r1, lsl #16
    7170:	005fda08 	subseq	sp, pc, r8, lsl #20
    7174:	525d0108 	subspl	r0, sp, #2	; 0x2
    7178:	16000006 	strne	r0, [r0], -r6
    717c:	00002d96 	muleq	r0, r6, sp
    7180:	24028901 	strcs	r8, [r2], #-2305
    7184:	01000003 	tsteq	r0, r3
    7188:	2ec31650 	mcrcs	6, 6, r1, cr3, cr0, {2}
    718c:	89010000 	stmdbhi	r1, {}
    7190:	00005e02 	andeq	r5, r0, r2, lsl #28
    7194:	00510100 	subseq	r0, r1, r0, lsl #2
    7198:	2d9d0113 	ldfcss	f0, [sp, #76]
    719c:	a0010000 	andge	r0, r1, r0
    71a0:	5fdc0102 	svcpl	0x00dc0102
    71a4:	5ff60800 	svcpl	0x00f60800
    71a8:	5d010800 	stcpl	8, cr0, [r1]
    71ac:	00000687 	andeq	r0, r0, r7, lsl #13
    71b0:	002d9616 	eoreq	r9, sp, r6, lsl r6
    71b4:	029f0100 	addseq	r0, pc, #0	; 0x0
    71b8:	00000324 	andeq	r0, r0, r4, lsr #6
    71bc:	f7165001 	undefined instruction 0xf7165001
    71c0:	0100000d 	tsteq	r0, sp
    71c4:	00b4029f 	umlalseq	r0, r4, pc, r2
    71c8:	51010000 	tstpl	r1, r0
    71cc:	5a011300 	bpl	4bdd4 <__Stack_Size+0x4b9d4>
    71d0:	0100002e 	tsteq	r0, lr, lsr #32
    71d4:	f80102bd 	undefined instruction 0xf80102bd
    71d8:	1208005f 	andne	r0, r8, #95	; 0x5f
    71dc:	01080060 	tsteq	r8, r0, rrx
    71e0:	0006bc5d 	andeq	fp, r6, sp, asr ip
    71e4:	2d961600 	ldccs	6, cr1, [r6]
    71e8:	bc010000 	stclt	0, cr0, [r1], {0}
    71ec:	00032402 	andeq	r2, r3, r2, lsl #8
    71f0:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    71f4:	00000df7 	strdeq	r0, [r0], -r7
    71f8:	b402bc01 	strlt	fp, [r2], #-3073
    71fc:	01000000 	tsteq	r0, r0
    7200:	01130051 	tsteq	r3, r1, asr r0
    7204:	00002c49 	andeq	r2, r0, r9, asr #24
    7208:	0102da01 	tsteq	r2, r1, lsl #20
    720c:	08006014 	stmdaeq	r0, {r2, r4, sp, lr}
    7210:	0800602e 	stmdaeq	r0, {r1, r2, r3, r5, sp, lr}
    7214:	06f15d01 	ldrbteq	r5, [r1], r1, lsl #26
    7218:	96160000 	ldrls	r0, [r6], -r0
    721c:	0100002d 	tsteq	r0, sp, lsr #32
    7220:	032402d9 	teqeq	r4, #-1879048179	; 0x9000000d
    7224:	50010000 	andpl	r0, r1, r0
    7228:	000df716 	andeq	pc, sp, r6, lsl r7
    722c:	02d90100 	sbcseq	r0, r9, #0	; 0x0
    7230:	000000b4 	strheq	r0, [r0], -r4
    7234:	13005101 	movwne	r5, #257	; 0x101
    7238:	002df801 	eoreq	pc, sp, r1, lsl #16
    723c:	02f90100 	rscseq	r0, r9, #0	; 0x0
    7240:	00603001 	rsbeq	r3, r0, r1
    7244:	00604608 	rsbeq	r4, r0, r8, lsl #12
    7248:	285d0108 	ldmdacs	sp, {r3, r8}^
    724c:	16000007 	strne	r0, [r0], -r7
    7250:	00002d96 	muleq	r0, r6, sp
    7254:	2402f801 	strcs	pc, [r2], #-2049
    7258:	01000003 	tsteq	r0, r3
    725c:	2c851850 	stccs	8, cr1, [r5], {80}
    7260:	f8010000 	undefined instruction 0xf8010000
    7264:	00004c02 	andeq	r4, r0, r2, lsl #24
    7268:	002b9300 	eoreq	r9, fp, r0, lsl #6
    726c:	01130000 	tsteq	r3, r0
    7270:	00002e2d 	andeq	r2, r0, sp, lsr #28
    7274:	01030e01 	tsteq	r3, r1, lsl #28
    7278:	08006048 	stmdaeq	r0, {r3, r6, sp, lr}
    727c:	08006062 	stmdaeq	r0, {r1, r5, r6, sp, lr}
    7280:	075d5d01 	ldrbeq	r5, [sp, -r1, lsl #26]
    7284:	96160000 	ldrls	r0, [r6], -r0
    7288:	0100002d 	tsteq	r0, sp, lsr #32
    728c:	0324030d 	teqeq	r4, #872415232	; 0x34000000
    7290:	50010000 	andpl	r0, r1, r0
    7294:	000df716 	andeq	pc, sp, r6, lsl r7
    7298:	030d0100 	movweq	r0, #53504	; 0xd100
    729c:	000000b4 	strheq	r0, [r0], -r4
    72a0:	1b005101 	blne	1b6ac <__Stack_Size+0x1b2ac>
    72a4:	002e7101 	eoreq	r7, lr, r1, lsl #2
    72a8:	03360100 	teqeq	r6, #0	; 0x0
    72ac:	00008901 	andeq	r8, r0, r1, lsl #18
    72b0:	00606400 	rsbeq	r6, r0, r0, lsl #8
    72b4:	00607008 	rsbeq	r7, r0, r8
    72b8:	a45d0108 	ldrbge	r0, [sp], #-264
    72bc:	18000007 	stmdane	r0, {r0, r1, r2}
    72c0:	00002d96 	muleq	r0, r6, sp
    72c4:	24033501 	strcs	r3, [r3], #-1281
    72c8:	a6000003 	strge	r0, [r0], -r3
    72cc:	1600002b 	strne	r0, [r0], -fp, lsr #32
    72d0:	00002ce6 	andeq	r2, r0, r6, ror #25
    72d4:	4c033501 	cfstr32mi	mvfx3, [r3], {1}
    72d8:	01000000 	tsteq	r0, r0
    72dc:	0fdd1951 	svceq	0x00dd1951
    72e0:	37010000 	strcc	r0, [r1, -r0]
    72e4:	00008903 	andeq	r8, r0, r3, lsl #18
    72e8:	01130000 	tsteq	r3, r0
    72ec:	00002dd6 	ldrdeq	r2, [r0], -r6
    72f0:	01036a01 	tsteq	r3, r1, lsl #20
    72f4:	08006070 	stmdaeq	r0, {r4, r5, r6, sp, lr}
    72f8:	0800607a 	stmdaeq	r0, {r1, r3, r4, r5, r6, sp, lr}
    72fc:	07db5d01 	ldrbeq	r5, [fp, r1, lsl #26]
    7300:	96160000 	ldrls	r0, [r6], -r0
    7304:	0100002d 	tsteq	r0, sp, lsr #32
    7308:	03240369 	teqeq	r4, #-1543503871	; 0xa4000001
    730c:	50010000 	andpl	r0, r1, r0
    7310:	002ce618 	eoreq	lr, ip, r8, lsl r6
    7314:	03690100 	cmneq	r9, #0	; 0x0
    7318:	0000004c 	andeq	r0, r0, ip, asr #32
    731c:	00002bb9 	strheq	r2, [r0], -r9
    7320:	e6011b00 	str	r1, [r1], -r0, lsl #22
    7324:	0100002d 	tsteq	r0, sp, lsr #32
    7328:	9401038b 	strls	r0, [r1], #-907
    732c:	7c000000 	stcvc	0, cr0, [r0], {0}
    7330:	c6080060 	strgt	r0, [r8], -r0, rrx
    7334:	01080060 	tsteq	r8, r0, rrx
    7338:	0008525d 	andeq	r5, r8, sp, asr r2
    733c:	2d961800 	ldccs	8, cr1, [r6]
    7340:	8a010000 	bhi	47348 <__Stack_Size+0x46f48>
    7344:	00032403 	andeq	r2, r3, r3, lsl #8
    7348:	002bcc00 	eoreq	ip, fp, r0, lsl #24
    734c:	2e851800 	cdpcs	8, 8, cr1, cr5, cr0, {0}
    7350:	8a010000 	bhi	47358 <__Stack_Size+0x46f58>
    7354:	00004c03 	andeq	r4, r0, r3, lsl #24
    7358:	002bdf00 	eoreq	sp, fp, r0, lsl #30
    735c:	2dcf1500 	cfstr64cs	mvdx1, [pc]
    7360:	8c010000 	stchi	0, cr0, [r1], {0}
    7364:	00003a03 	andeq	r3, r0, r3, lsl #20
    7368:	1a520100 	bne	1487770 <__Stack_Size+0x1487370>
    736c:	000010f9 	strdeq	r1, [r0], -r9
    7370:	3a038c01 	bcc	ea37c <__Stack_Size+0xe9f7c>
    7374:	08000000 	stmdaeq	r0, {}
    7378:	1a00002c 	bne	7430 <__Stack_Size+0x7030>
    737c:	00002f02 	andeq	r2, r0, r2, lsl #30
    7380:	3a038c01 	bcc	ea38c <__Stack_Size+0xe9f8c>
    7384:	26000000 	strcs	r0, [r0], -r0
    7388:	1900002c 	stmdbne	r0, {r2, r3, r5}
    738c:	00000fdd 	ldrdeq	r0, [r0], -sp
    7390:	94038d01 	strls	r8, [r3], #-3329
    7394:	00000000 	andeq	r0, r0, r0
    7398:	2c9d0113 	ldfcss	f0, [sp], {19}
    739c:	db010000 	blle	473a4 <__Stack_Size+0x46fa4>
    73a0:	60c80103 	sbcvs	r0, r8, r3, lsl #2
    73a4:	60d80800 	sbcsvs	r0, r8, r0, lsl #16
    73a8:	5d010800 	stcpl	8, cr0, [r1]
    73ac:	000008a1 	andeq	r0, r0, r1, lsr #17
    73b0:	002d9616 	eoreq	r9, sp, r6, lsl r6
    73b4:	03da0100 	bicseq	r0, sl, #0	; 0x0
    73b8:	00000324 	andeq	r0, r0, r4, lsr #6
    73bc:	85185001 	ldrhi	r5, [r8, #-1]
    73c0:	0100002e 	tsteq	r0, lr, lsr #32
    73c4:	004c03da 	ldrdeq	r0, [ip], #-58
    73c8:	2c390000 	ldccs	0, cr0, [r9]
    73cc:	cf190000 	svcgt	0x00190000
    73d0:	0100002d 	tsteq	r0, sp, lsr #32
    73d4:	004c03dc 	ldrdeq	r0, [ip], #-60
    73d8:	f9190000 	undefined instruction 0xf9190000
    73dc:	01000010 	tsteq	r0, r0, lsl r0
    73e0:	004c03dc 	ldrdeq	r0, [ip], #-60
    73e4:	1c000000 	stcne	0, cr0, [r0], {0}
    73e8:	002be501 	eoreq	lr, fp, r1, lsl #10
    73ec:	018d0100 	orreq	r0, sp, r0, lsl #2
    73f0:	080060d8 	stmdaeq	r0, {r3, r4, r6, r7, sp, lr}
    73f4:	08006174 	stmdaeq	r0, {r2, r4, r5, r6, r8, sp, lr}
    73f8:	00002c4c 	andeq	r2, r0, ip, asr #24
    73fc:	0000092a 	andeq	r0, r0, sl, lsr #18
    7400:	002d9614 	eoreq	r9, sp, r4, lsl r6
    7404:	248c0100 	strcs	r0, [ip], #256
    7408:	77000003 	strvc	r0, [r0, -r3]
    740c:	1400002c 	strne	r0, [r0], #-44
    7410:	00002db0 	strheq	r2, [r0], -r0
    7414:	02db8c01 	sbcseq	r8, fp, #256	; 0x100
    7418:	2c960000 	ldccs	0, cr0, [r6], {0}
    741c:	901d0000 	andsls	r0, sp, r0
    7420:	0100000e 	tsteq	r0, lr
    7424:	00003a8e 	andeq	r3, r0, lr, lsl #21
    7428:	002cb400 	eoreq	fp, ip, r0, lsl #8
    742c:	2c941d00 	ldccs	13, cr1, [r4], {0}
    7430:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    7434:	0000003a 	andeq	r0, r0, sl, lsr r0
    7438:	00002cdd 	ldrdeq	r2, [r0], -sp
    743c:	002bb81e 	eoreq	fp, fp, lr, lsl r8
    7440:	3a8f0100 	bcc	fe3c7848 <SCS_BASE+0x1e3b9848>
    7444:	01000000 	tsteq	r0, r0
    7448:	2e481f51 	mcrcs	15, 2, r1, cr8, cr1, {2}
    744c:	90010000 	andls	r0, r1, r0
    7450:	0000003a 	andeq	r0, r0, sl, lsr r0
    7454:	002d371e 	eoreq	r3, sp, lr, lsl r7
    7458:	3a910100 	bcc	fe447860 <SCS_BASE+0x1e439860>
    745c:	01000000 	tsteq	r0, r0
    7460:	2d421e54 	stclcs	14, cr1, [r2, #-336]
    7464:	92010000 	andls	r0, r1, #0	; 0x0
    7468:	000002ab 	andeq	r0, r0, fp, lsr #5
    746c:	005c9102 	subseq	r9, ip, r2, lsl #2
    7470:	2cf10120 	ldfcse	f0, [r1], #128
    7474:	5b010000 	blpl	4747c <__Stack_Size+0x4707c>
    7478:	00617401 	rsbeq	r7, r1, r1, lsl #8
    747c:	00620808 	rsbeq	r0, r2, r8, lsl #16
    7480:	002cf008 	eoreq	pc, ip, r8
    7484:	2d961400 	cfldrscs	mvf1, [r6]
    7488:	5a010000 	bpl	47490 <__Stack_Size+0x47090>
    748c:	00000324 	andeq	r0, r0, r4, lsr #6
    7490:	00002d1b 	andeq	r2, r0, fp, lsl sp
    7494:	00950000 	addseq	r0, r5, r0
    7498:	00020000 	andeq	r0, r2, r0
    749c:	000018fc 	strdeq	r1, [r0], -ip
    74a0:	1a440104 	bne	11078b8 <__Stack_Size+0x11074b8>
    74a4:	62080000 	andvs	r0, r8, #0	; 0x0
    74a8:	62760800 	rsbsvs	r0, r6, #0	; 0x0
    74ac:	74730800 	ldrbtvc	r0, [r3], #-2048
    74b0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    74b4:	5f783031 	svcpl	0x00783031
    74b8:	2f62696c 	svccs	0x0062696c
    74bc:	2f637273 	svccs	0x00637273
    74c0:	74726f63 	ldrbtvc	r6, [r2], #-3939
    74c4:	336d7865 	cmncc	sp, #6619136	; 0x650000
    74c8:	63616d5f 	cmnvs	r1, #6080	; 0x17c0
    74cc:	732e6f72 	teqvc	lr, #456	; 0x1c8
    74d0:	5c3a4300 	ldcpl	3, cr4, [sl]
    74d4:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    74d8:	6f6d5c73 	svcvs	0x006d5c73
    74dc:	6e657472 	mcrvs	4, 3, r7, cr5, cr2, {3}
    74e0:	636f445c 	cmnvs	pc, #1543503872	; 0x5c000000
    74e4:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
    74e8:	4d5c7374 	ldclmi	3, cr7, [ip, #-464]
    74ec:	6c75646f 	cfldrdvs	mvd6, [r5], #-444
    74f0:	72207261 	eorvc	r7, r0, #268435462	; 0x10000006
    74f4:	746f626f 	strbtvc	r6, [pc], #623	; 74fc <__Stack_Size+0x70fc>
    74f8:	5c736369 	ldclpl	3, cr6, [r3], #-420
    74fc:	6b736154 	blvs	1cdfa54 <__Stack_Size+0x1cdf654>
    7500:	68575c31 	ldmdavs	r7, {r0, r4, r5, sl, fp, ip, lr}^
    7504:	656c6565 	strbvs	r6, [ip, #-1381]!
    7508:	626f5264 	rsbvs	r5, pc, #1073741830	; 0x40000006
    750c:	6552746f 	ldrbvs	r7, [r2, #-1135]
    7510:	65746f6d 	ldrbvs	r6, [r4, #-3949]!
    7514:	746e6f43 	strbtvc	r6, [lr], #-3907
    7518:	566c6f72 	uqsub16pl	r6, ip, r2
    751c:	4e470031 	mcrmi	0, 2, r0, cr7, cr1, {1}
    7520:	53412055 	movtpl	r2, #4181	; 0x1055
    7524:	312e3220 	teqcc	lr, r0, lsr #4
    7528:	30352e38 	eorscc	r2, r5, r8, lsr lr
    752c:	02800100 	addeq	r0, r0, #0	; 0x0
    7530:	02000001 	andeq	r0, r0, #1	; 0x1
    7534:	00191000 	andseq	r1, r9, r0
    7538:	00010400 	andeq	r0, r1, r0, lsl #8
    753c:	01000000 	tsteq	r0, r0
    7540:	00002f56 	andeq	r2, r0, r6, asr pc
    7544:	0000019f 	muleq	r0, pc, r1
    7548:	08006278 	stmdaeq	r0, {r3, r4, r5, r6, r9, sp, lr}
    754c:	080062cc 	stmdaeq	r0, {r2, r3, r6, r7, r9, sp, lr}
    7550:	00001ae8 	andeq	r1, r0, r8, ror #21
    7554:	9a050402 	bls	148564 <__Stack_Size+0x148164>
    7558:	0200002f 	andeq	r0, r0, #47	; 0x2f
    755c:	00350502 	eorseq	r0, r5, r2, lsl #10
    7560:	01020000 	tsteq	r2, r0
    7564:	0000a006 	andeq	sl, r0, r6
    7568:	07040200 	streq	r0, [r4, -r0, lsl #4]
    756c:	00003014 	andeq	r3, r0, r4, lsl r0
    7570:	1f070202 	svcne	0x00070202
    7574:	02000001 	andeq	r0, r0, #1	; 0x1
    7578:	009e0801 	addseq	r0, lr, r1, lsl #16
    757c:	04030000 	streq	r0, [r3]
    7580:	2b010407 	blcs	485a4 <__Stack_Size+0x481a4>
    7584:	0100002f 	tsteq	r0, pc, lsr #32
    7588:	62780192 	rsbsvs	r0, r8, #-2147483612	; 0x80000024
    758c:	62cc0800 	sbcvs	r0, ip, #0	; 0x0
    7590:	2d3a0800 	ldccs	8, cr0, [sl]
    7594:	00860000 	addeq	r0, r6, r0
    7598:	88050000 	stmdahi	r5, {}
    759c:	0100002f 	tsteq	r0, pc, lsr #32
    75a0:	00008693 	muleq	r0, r3, r6
    75a4:	2f390600 	svccs	0x00390600
    75a8:	93010000 	movwls	r0, #4096	; 0x1000
    75ac:	00000086 	andeq	r0, r0, r6, lsl #1
    75b0:	00002d59 	andeq	r2, r0, r9, asr sp
    75b4:	3a040700 	bcc	1091bc <__Stack_Size+0x108dbc>
    75b8:	08000000 	stmdaeq	r0, {}
    75bc:	00002f41 	andeq	r2, r0, r1, asr #30
    75c0:	003a1901 	eorseq	r1, sl, r1, lsl #18
    75c4:	01010000 	tsteq	r1, r0
    75c8:	002f2408 	eoreq	r2, pc, r8, lsl #8
    75cc:	3a1b0100 	bcc	6c79d4 <__Stack_Size+0x6c75d4>
    75d0:	01000000 	tsteq	r0, r0
    75d4:	2f4f0801 	svccs	0x004f0801
    75d8:	1d010000 	stcne	0, cr0, [r1]
    75dc:	0000003a 	andeq	r0, r0, sl, lsr r0
    75e0:	8f080101 	svchi	0x00080101
    75e4:	0100002f 	tsteq	r0, pc, lsr #32
    75e8:	00003a20 	andeq	r3, r0, r0, lsr #20
    75ec:	08010100 	stmdaeq	r1, {r8}
    75f0:	00002f49 	andeq	r2, r0, r9, asr #30
    75f4:	003a2201 	eorseq	r2, sl, r1, lsl #4
    75f8:	01010000 	tsteq	r1, r0
    75fc:	002f1c09 	eoreq	r1, pc, r9, lsl #24
    7600:	01250100 	teqeq	r5, r0, lsl #2
    7604:	00e80a01 	rsceq	r0, r8, r1, lsl #20
    7608:	00e60000 	rsceq	r0, r6, r0
    760c:	4f0b0000 	svcmi	0x000b0000
    7610:	4c000000 	stcmi	0, cr0, [r0], {0}
    7614:	07010c00 	streq	r0, [r1, -r0, lsl #24]
    7618:	0000e604 	andeq	lr, r0, r4, lsl #12
    761c:	2f7b0d00 	svccs	0x007b0d00
    7620:	39010000 	stmdbcc	r1, {}
    7624:	00000100 	andeq	r0, r0, r0, lsl #2
    7628:	00030501 	andeq	r0, r3, r1, lsl #10
    762c:	0e080030 	mcreq	0, 0, r0, cr8, cr0, {1}
    7630:	000000d6 	ldrdeq	r0, [r0], -r6
    7634:	0000c100 	andeq	ip, r0, r0, lsl #2
    7638:	c5000200 	strgt	r0, [r0, #-512]
    763c:	04000019 	streq	r0, [r0], #-25
    7640:	00000001 	andeq	r0, r0, r1
    7644:	2fda0100 	svccs	0x00da0100
    7648:	2fa30000 	svccs	0x00a30000
	...
    7654:	1b460000 	blne	118765c <__Stack_Size+0x118725c>
    7658:	04020000 	streq	r0, [r2]
    765c:	00301907 	eorseq	r1, r0, r7, lsl #18
    7660:	06010200 	streq	r0, [r1], -r0, lsl #4
    7664:	000000a0 	andeq	r0, r0, r0, lsr #1
    7668:	9e080102 	adflse	f0, f0, f2
    766c:	02000000 	andeq	r0, r0, #0	; 0x0
    7670:	00350502 	eorseq	r0, r5, r2, lsl #10
    7674:	02020000 	andeq	r0, r2, #0	; 0x0
    7678:	00011f07 	andeq	r1, r1, r7, lsl #30
    767c:	05040300 	streq	r0, [r4, #-768]
    7680:	00746e69 	rsbseq	r6, r4, r9, ror #28
    7684:	95050802 	strls	r0, [r5, #-2050]
    7688:	0200002f 	andeq	r0, r0, #47	; 0x2f
    768c:	300f0708 	andcc	r0, pc, r8, lsl #14
    7690:	04020000 	streq	r0, [r2]
    7694:	002f9a05 	eoreq	r9, pc, r5, lsl #20
    7698:	07040400 	streq	r0, [r4, -r0, lsl #8]
    769c:	14070402 	strne	r0, [r7], #-1026
    76a0:	05000030 	streq	r0, [r0, #-48]
    76a4:	6e040601 	cfmadd32vs	mvax0, mvfx0, mvfx4, mvfx1
    76a8:	02000000 	andeq	r0, r0, #0	; 0x0
    76ac:	00a70801 	adceq	r0, r7, r1, lsl #16
    76b0:	3b070000 	blcc	1c76b8 <__Stack_Size+0x1c72b8>
    76b4:	01000030 	tsteq	r0, r0, lsr r0
    76b8:	009c0602 	addseq	r0, ip, r2, lsl #12
    76bc:	4a080000 	bmi	2076c4 <__Stack_Size+0x2072c4>
    76c0:	00000030 	andeq	r0, r0, r0, lsr r0
    76c4:	00302f08 	eorseq	r2, r0, r8, lsl #30
    76c8:	26080100 	strcs	r0, [r8], -r0, lsl #2
    76cc:	02000030 	andeq	r0, r0, #48	; 0x30
    76d0:	4f010900 	svcmi	0x00010900
    76d4:	01000030 	tsteq	r0, r0, lsr r0
    76d8:	00480140 	subeq	r0, r8, r0, asr #2
	...
    76e4:	2d6c0000 	stclcs	0, cr0, [ip]
    76e8:	660a0000 	strvs	r0, [sl], -r0
    76ec:	3d01006e 	stccc	0, cr0, [r1, #-440]
    76f0:	00000070 	andeq	r0, r0, r0, ror r0
    76f4:	00002d97 	muleq	r0, r7, sp
    76f8:	09360000 	ldmdbeq	r6!, {}
    76fc:	00020000 	andeq	r0, r2, r0
    7700:	00001a46 	andeq	r1, r0, r6, asr #20
    7704:	00000104 	andeq	r0, r0, r4, lsl #2
    7708:	62010000 	andvs	r0, r1, #0	; 0x0
    770c:	a3000030 	movwge	r0, #48	; 0x30
    7710:	0000002f 	andeq	r0, r0, pc, lsr #32
    7714:	00000000 	andeq	r0, r0, r0
    7718:	ba000000 	blt	7720 <__Stack_Size+0x7320>
    771c:	0200001b 	andeq	r0, r0, #27	; 0x1b
    7720:	30190704 	andscc	r0, r9, r4, lsl #14
    7724:	01020000 	tsteq	r2, r0
    7728:	0000a006 	andeq	sl, r0, r6
    772c:	08010200 	stmdaeq	r1, {r9}
    7730:	0000009e 	muleq	r0, lr, r0
    7734:	35050202 	strcc	r0, [r5, #-514]
    7738:	02000000 	andeq	r0, r0, #0	; 0x0
    773c:	011f0702 	tsteq	pc, r2, lsl #14
    7740:	04030000 	streq	r0, [r3]
    7744:	746e6905 	strbtvc	r6, [lr], #-2309
    7748:	05080200 	streq	r0, [r8, #-512]
    774c:	00002f95 	muleq	r0, r5, pc
    7750:	0f070802 	svceq	0x00070802
    7754:	04000030 	streq	r0, [r0], #-48
    7758:	00003271 	andeq	r3, r0, r1, ror r2
    775c:	00480702 	subeq	r0, r8, r2, lsl #14
    7760:	04020000 	streq	r0, [r2]
    7764:	002f9a05 	eoreq	r9, pc, r5, lsl #20
    7768:	33200400 	teqcc	r0, #0	; 0x0
    776c:	2c030000 	stccs	0, cr0, [r3], {0}
    7770:	00000068 	andeq	r0, r0, r8, rrx
    7774:	00321905 	eorseq	r1, r2, r5, lsl #18
    7778:	01630400 	cmneq	r3, r0, lsl #8
    777c:	00000025 	andeq	r0, r0, r5, lsr #32
    7780:	47030406 	strmi	r0, [r3, -r6, lsl #8]
    7784:	000000a5 	andeq	r0, r0, r5, lsr #1
    7788:	00321307 	eorseq	r1, r2, r7, lsl #6
    778c:	7a480300 	bvc	1208394 <__Stack_Size+0x1207f94>
    7790:	07000000 	streq	r0, [r0, -r0]
    7794:	000031c5 	andeq	r3, r0, r5, asr #3
    7798:	00a54903 	adceq	r4, r5, r3, lsl #18
    779c:	08000000 	stmdaeq	r0, {}
    77a0:	00000033 	andeq	r0, r0, r3, lsr r0
    77a4:	000000b5 	strheq	r0, [r0], -r5
    77a8:	0000b509 	andeq	fp, r0, r9, lsl #10
    77ac:	0a000300 	beq	83b4 <__Stack_Size+0x7fb4>
    77b0:	080b0704 	stmdaeq	fp, {r2, r8, r9, sl}
    77b4:	00dd4403 	sbcseq	r4, sp, r3, lsl #8
    77b8:	0a0c0000 	beq	3077c0 <__Stack_Size+0x3073c0>
    77bc:	03000033 	movweq	r0, #51	; 0x33
    77c0:	00004845 	andeq	r4, r0, r5, asr #16
    77c4:	00230200 	eoreq	r0, r3, r0, lsl #4
    77c8:	0033120c 	eorseq	r1, r3, ip, lsl #4
    77cc:	864a0300 	strbhi	r0, [sl], -r0, lsl #6
    77d0:	02000000 	andeq	r0, r0, #0	; 0x0
    77d4:	04000423 	streq	r0, [r0], #-1059
    77d8:	000032a6 	andeq	r3, r0, r6, lsr #5
    77dc:	00b84b03 	adcseq	r4, r8, r3, lsl #22
    77e0:	97040000 	strls	r0, [r4, -r0]
    77e4:	03000031 	movweq	r0, #49	; 0x31
    77e8:	00005d4f 	andeq	r5, r0, pc, asr #26
    77ec:	04040d00 	streq	r0, [r4], #-3328
    77f0:	00003353 	andeq	r3, r0, r3, asr r3
    77f4:	01001505 	tsteq	r0, r5, lsl #10
    77f8:	04020000 	streq	r0, [r2]
    77fc:	00301407 	eorseq	r1, r0, r7, lsl #8
    7800:	31a80e00 	undefined instruction 0x31a80e00
    7804:	05180000 	ldreq	r0, [r8]
    7808:	0001662d 	andeq	r6, r1, sp, lsr #12
    780c:	32be0c00 	adcscc	r0, lr, #0	; 0x0
    7810:	2e050000 	cdpcs	0, 0, cr0, cr5, cr0, {0}
    7814:	00000166 	andeq	r0, r0, r6, ror #2
    7818:	0f002302 	svceq	0x00002302
    781c:	05006b5f 	streq	r6, [r0, #-2911]
    7820:	0000482f 	andeq	r4, r0, pc, lsr #16
    7824:	04230200 	strteq	r0, [r3], #-512
    7828:	0032f50c 	eorseq	pc, r2, ip, lsl #10
    782c:	482f0500 	stmdami	pc!, {r8, sl}
    7830:	02000000 	andeq	r0, r0, #0	; 0x0
    7834:	910c0823 	tstls	ip, r3, lsr #16
    7838:	05000031 	streq	r0, [r0, #-49]
    783c:	0000482f 	andeq	r4, r0, pc, lsr #16
    7840:	0c230200 	sfmeq	f0, 4, [r3]
    7844:	00339f0c 	eorseq	r9, r3, ip, lsl #30
    7848:	482f0500 	stmdami	pc!, {r8, sl}
    784c:	02000000 	andeq	r0, r0, #0	; 0x0
    7850:	5f0f1023 	svcpl	0x000f1023
    7854:	30050078 	andcc	r0, r5, r8, ror r0
    7858:	0000016c 	andeq	r0, r0, ip, ror #2
    785c:	00142302 	andseq	r2, r4, r2, lsl #6
    7860:	01070410 	tsteq	r7, r0, lsl r4
    7864:	f5080000 	undefined instruction 0xf5080000
    7868:	7c000000 	stcvc	0, cr0, [r0], {0}
    786c:	09000001 	stmdbeq	r0, {r0}
    7870:	000000b5 	strheq	r0, [r0], -r5
    7874:	c00e0000 	andgt	r0, lr, r0
    7878:	24000031 	strcs	r0, [r0], #-49
    787c:	02073505 	andeq	r3, r7, #20971520	; 0x1400000
    7880:	f40c0000 	vst4.8	{d0-d3}, [ip], r0
    7884:	05000030 	streq	r0, [r0, #-48]
    7888:	00004836 	andeq	r4, r0, r6, lsr r8
    788c:	00230200 	eoreq	r0, r3, r0, lsl #4
    7890:	00332f0c 	eorseq	r2, r3, ip, lsl #30
    7894:	48370500 	ldmdami	r7!, {r8, sl}
    7898:	02000000 	andeq	r0, r0, #0	; 0x0
    789c:	090c0423 	stmdbeq	ip, {r0, r1, r5, sl}
    78a0:	05000031 	streq	r0, [r0, #-49]
    78a4:	00004838 	andeq	r4, r0, r8, lsr r8
    78a8:	08230200 	stmdaeq	r3!, {r9}
    78ac:	0034180c 	eorseq	r1, r4, ip, lsl #16
    78b0:	48390500 	ldmdami	r9!, {r8, sl}
    78b4:	02000000 	andeq	r0, r0, #0	; 0x0
    78b8:	440c0c23 	strmi	r0, [ip], #-3107
    78bc:	05000032 	streq	r0, [r0, #-50]
    78c0:	0000483a 	andeq	r4, r0, sl, lsr r8
    78c4:	10230200 	eorne	r0, r3, r0, lsl #4
    78c8:	0032330c 	eorseq	r3, r2, ip, lsl #6
    78cc:	483b0500 	ldmdami	fp!, {r8, sl}
    78d0:	02000000 	andeq	r0, r0, #0	; 0x0
    78d4:	a40c1423 	strge	r1, [ip], #-1059
    78d8:	05000033 	streq	r0, [r0, #-51]
    78dc:	0000483c 	andeq	r4, r0, ip, lsr r8
    78e0:	18230200 	stmdane	r3!, {r9}
    78e4:	0032880c 	eorseq	r8, r2, ip, lsl #16
    78e8:	483d0500 	ldmdami	sp!, {r8, sl}
    78ec:	02000000 	andeq	r0, r0, #0	; 0x0
    78f0:	df0c1c23 	svcle	0x000c1c23
    78f4:	05000033 	streq	r0, [r0, #-51]
    78f8:	0000483e 	andeq	r4, r0, lr, lsr r8
    78fc:	20230200 	eorcs	r0, r3, r0, lsl #4
    7900:	31181100 	tstcc	r8, r0, lsl #2
    7904:	01080000 	tsteq	r8, r0
    7908:	02504705 	subseq	r4, r0, #1310720	; 0x140000
    790c:	840c0000 	strhi	r0, [ip]
    7910:	05000031 	streq	r0, [r0, #-49]
    7914:	00025048 	andeq	r5, r2, r8, asr #32
    7918:	00230200 	eoreq	r0, r3, r0, lsl #4
    791c:	0030560c 	eorseq	r5, r0, ip, lsl #12
    7920:	50490500 	subpl	r0, r9, r0, lsl #10
    7924:	03000002 	movweq	r0, #2	; 0x2
    7928:	0c018023 	stceq	0, cr8, [r1], {35}
    792c:	00003345 	andeq	r3, r0, r5, asr #6
    7930:	00f54b05 	rscseq	r4, r5, r5, lsl #22
    7934:	23030000 	movwcs	r0, #12288	; 0x3000
    7938:	3d0c0280 	sfmcc	f0, 4, [ip, #-512]
    793c:	05000031 	streq	r0, [r0, #-49]
    7940:	0000f54e 	andeq	pc, r0, lr, asr #10
    7944:	84230300 	strthi	r0, [r3], #-768
    7948:	f3080002 	vhadd.u8	d0, d8, d2
    794c:	60000000 	andvs	r0, r0, r0
    7950:	09000002 	stmdbeq	r0, {r1}
    7954:	000000b5 	strheq	r0, [r0], -r5
    7958:	4e11001f 	mrcmi	0, 0, r0, cr1, cr15, {0}
    795c:	90000030 	andls	r0, r0, r0, lsr r0
    7960:	a7590501 	ldrbge	r0, [r9, -r1, lsl #10]
    7964:	0c000002 	stceq	0, cr0, [r0], {2}
    7968:	000032be 	strheq	r3, [r0], -lr
    796c:	02a75a05 	adceq	r5, r7, #20480	; 0x5000
    7970:	23020000 	movwcs	r0, #8192	; 0x2000
    7974:	32d60c00 	sbcscc	r0, r6, #0	; 0x0
    7978:	5b050000 	blpl	147980 <__Stack_Size+0x147580>
    797c:	00000048 	andeq	r0, r0, r8, asr #32
    7980:	0c042302 	stceq	3, cr2, [r4], {2}
    7984:	0000318c 	andeq	r3, r0, ip, lsl #3
    7988:	02ad5d05 	adceq	r5, sp, #320	; 0x140
    798c:	23020000 	movwcs	r0, #8192	; 0x2000
    7990:	31180c08 	tstcc	r8, r8, lsl #24
    7994:	5e050000 	cdppl	0, 0, cr0, cr5, cr0, {0}
    7998:	00000207 	andeq	r0, r0, r7, lsl #4
    799c:	01882303 	orreq	r2, r8, r3, lsl #6
    79a0:	60041000 	andvs	r1, r4, r0
    79a4:	08000002 	stmdaeq	r0, {r1}
    79a8:	000002bf 	strheq	r0, [r0], -pc
    79ac:	000002bd 	strheq	r0, [r0], -sp
    79b0:	0000b509 	andeq	fp, r0, r9, lsl #10
    79b4:	12001f00 	andne	r1, r0, #0	; 0x0
    79b8:	bd041001 	stclt	0, cr1, [r4, #-4]
    79bc:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    79c0:	00003292 	muleq	r0, r2, r2
    79c4:	ee690508 	cdp	5, 6, cr0, cr9, cr8, {0}
    79c8:	0c000002 	stceq	0, cr0, [r0], {2}
    79cc:	00003103 	andeq	r3, r0, r3, lsl #2
    79d0:	02ee6a05 	rsceq	r6, lr, #20480	; 0x5000
    79d4:	23020000 	movwcs	r0, #8192	; 0x2000
    79d8:	30950c00 	addscc	r0, r5, r0, lsl #24
    79dc:	6b050000 	blvs	1479e4 <__Stack_Size+0x1475e4>
    79e0:	00000048 	andeq	r0, r0, r8, asr #32
    79e4:	00042302 	andeq	r2, r4, r2, lsl #6
    79e8:	00330410 	eorseq	r0, r3, r0, lsl r4
    79ec:	b10e0000 	tstlt	lr, r0
    79f0:	5c000032 	stcpl	0, cr0, [r0], {50}
    79f4:	0432a905 	ldrteq	sl, [r2], #-2309
    79f8:	5f0f0000 	svcpl	0x000f0000
    79fc:	aa050070 	bge	147bc4 <__Stack_Size+0x1477c4>
    7a00:	000002ee 	andeq	r0, r0, lr, ror #5
    7a04:	0f002302 	svceq	0x00002302
    7a08:	0500725f 	streq	r7, [r0, #-607]
    7a0c:	000048ab 	andeq	r4, r0, fp, lsr #17
    7a10:	04230200 	strteq	r0, [r3], #-512
    7a14:	00775f0f 	rsbseq	r5, r7, pc, lsl #30
    7a18:	0048ac05 	subeq	sl, r8, r5, lsl #24
    7a1c:	23020000 	movwcs	r0, #8192	; 0x2000
    7a20:	31360c08 	teqcc	r6, r8, lsl #24
    7a24:	ad050000 	stcge	0, cr0, [r5]
    7a28:	0000003a 	andeq	r0, r0, sl, lsr r0
    7a2c:	0c0c2302 	stceq	3, cr2, [ip], {2}
    7a30:	000031dc 	ldrdeq	r3, [r0], -ip
    7a34:	003aae05 	eorseq	sl, sl, r5, lsl #28
    7a38:	23020000 	movwcs	r0, #8192	; 0x2000
    7a3c:	625f0f0e 	subsvs	r0, pc, #56	; 0x38
    7a40:	af050066 	svcge	0x00050066
    7a44:	000002c5 	andeq	r0, r0, r5, asr #5
    7a48:	0c102302 	ldceq	3, cr2, [r0], {2}
    7a4c:	000030ce 	andeq	r3, r0, lr, asr #1
    7a50:	0048b005 	subeq	fp, r8, r5
    7a54:	23020000 	movwcs	r0, #8192	; 0x2000
    7a58:	31260c18 	teqcc	r6, r8, lsl ip
    7a5c:	b7050000 	strlt	r0, [r5, -r0]
    7a60:	000000f3 	strdeq	r0, [r0], -r3
    7a64:	0c1c2302 	ldceq	3, cr2, [ip], {2}
    7a68:	000031b0 	strheq	r3, [r0], -r0
    7a6c:	05c1b905 	strbeq	fp, [r1, #2309]
    7a70:	23020000 	movwcs	r0, #8192	; 0x2000
    7a74:	322c0c20 	eorcc	r0, ip, #8192	; 0x2000
    7a78:	bb050000 	bllt	147a80 <__Stack_Size+0x147680>
    7a7c:	000005f1 	strdeq	r0, [r0], -r1
    7a80:	0c242302 	stceq	3, cr2, [r4], #-8
    7a84:	0000331a 	andeq	r3, r0, sl, lsl r3
    7a88:	0616bd05 	ldreq	fp, [r6], -r5, lsl #26
    7a8c:	23020000 	movwcs	r0, #8192	; 0x2000
    7a90:	33f90c28 	mvnscc	r0, #10240	; 0x2800
    7a94:	be050000 	cdplt	0, 0, cr0, cr5, cr0, {0}
    7a98:	00000631 	andeq	r0, r0, r1, lsr r6
    7a9c:	0f2c2302 	svceq	0x002c2302
    7aa0:	0062755f 	rsbeq	r7, r2, pc, asr r5
    7aa4:	02c5c105 	sbceq	ip, r5, #1073741825	; 0x40000001
    7aa8:	23020000 	movwcs	r0, #8192	; 0x2000
    7aac:	755f0f30 	ldrbvc	r0, [pc, #-3888]	; 6b84 <__Stack_Size+0x6784>
    7ab0:	c2050070 	andgt	r0, r5, #112	; 0x70
    7ab4:	000002ee 	andeq	r0, r0, lr, ror #5
    7ab8:	0f382302 	svceq	0x00382302
    7abc:	0072755f 	rsbseq	r7, r2, pc, asr r5
    7ac0:	0048c305 	subeq	ip, r8, r5, lsl #6
    7ac4:	23020000 	movwcs	r0, #8192	; 0x2000
    7ac8:	30fd0c3c 	rscscc	r0, sp, ip, lsr ip
    7acc:	c6050000 	strgt	r0, [r5], -r0
    7ad0:	00000637 	andeq	r0, r0, r7, lsr r6
    7ad4:	0c402302 	mcrreq	3, 0, r2, r0, cr2
    7ad8:	000033d1 	ldrdeq	r3, [r0], -r1
    7adc:	0647c705 	strbeq	ip, [r7], -r5, lsl #14
    7ae0:	23020000 	movwcs	r0, #8192	; 0x2000
    7ae4:	6c5f0f43 	mrrcvs	15, 4, r0, pc, cr3
    7ae8:	ca050062 	bgt	147c78 <__Stack_Size+0x147878>
    7aec:	000002c5 	andeq	r0, r0, r5, asr #5
    7af0:	0c442302 	mcrreq	3, 0, r2, r4, cr2
    7af4:	0000314c 	andeq	r3, r0, ip, asr #2
    7af8:	0048cd05 	subeq	ip, r8, r5, lsl #26
    7afc:	23020000 	movwcs	r0, #8192	; 0x2000
    7b00:	315d0c4c 	cmpcc	sp, ip, asr #24
    7b04:	ce050000 	cdpgt	0, 0, cr0, cr5, cr0, {0}
    7b08:	00000048 	andeq	r0, r0, r8, asr #32
    7b0c:	0c502302 	mrrceq	3, 0, r2, r0, cr2
    7b10:	00003428 	andeq	r3, r0, r8, lsr #8
    7b14:	0451d105 	ldrbeq	sp, [r1], #-261
    7b18:	23020000 	movwcs	r0, #8192	; 0x2000
    7b1c:	32200c54 	eorcc	r0, r0, #21504	; 0x5400
    7b20:	d5050000 	strle	r0, [r5]
    7b24:	000000e8 	andeq	r0, r0, r8, ror #1
    7b28:	00582302 	subseq	r2, r8, r2, lsl #6
    7b2c:	00480113 	subeq	r0, r8, r3, lsl r1
    7b30:	04510000 	ldrbeq	r0, [r1]
    7b34:	51140000 	tstpl	r4, r0
    7b38:	14000004 	strne	r0, [r0], #-4
    7b3c:	000000f3 	strdeq	r0, [r0], -r3
    7b40:	0005b414 	andeq	fp, r5, r4, lsl r4
    7b44:	00481400 	subeq	r1, r8, r0, lsl #8
    7b48:	10000000 	andne	r0, r0, r0
    7b4c:	00045704 	andeq	r5, r4, r4, lsl #14
    7b50:	32fd1100 	rscscc	r1, sp, #0	; 0x0
    7b54:	04000000 	streq	r0, [r0]
    7b58:	05b42505 	ldreq	r2, [r4, #1285]!
    7b5c:	28150000 	ldmdacs	r5, {}
    7b60:	05000033 	streq	r0, [r0, #-51]
    7b64:	00480241 	subeq	r0, r8, r1, asr #4
    7b68:	23020000 	movwcs	r0, #8192	; 0x2000
    7b6c:	31451500 	cmpcc	r5, r0, lsl #10
    7b70:	46050000 	strmi	r0, [r5], -r0
    7b74:	0006a402 	andeq	sl, r6, r2, lsl #8
    7b78:	04230200 	strteq	r0, [r3], #-512
    7b7c:	0031cc15 	eorseq	ip, r1, r5, lsl ip
    7b80:	02460500 	subeq	r0, r6, #0	; 0x0
    7b84:	000006a4 	andeq	r0, r0, r4, lsr #13
    7b88:	15082302 	strne	r2, [r8, #-770]
    7b8c:	000031a0 	andeq	r3, r0, r0, lsr #3
    7b90:	a4024605 	strge	r4, [r2], #-1541
    7b94:	02000006 	andeq	r0, r0, #6	; 0x6
    7b98:	d1150c23 	tstle	r5, r3, lsr #24
    7b9c:	05000032 	streq	r0, [r0, #-50]
    7ba0:	00480248 	subeq	r0, r8, r8, asr #4
    7ba4:	23020000 	movwcs	r0, #8192	; 0x2000
    7ba8:	30a31510 	adccc	r1, r3, r0, lsl r5
    7bac:	49050000 	stmdbmi	r5, {}
    7bb0:	0008af02 	andeq	sl, r8, r2, lsl #30
    7bb4:	14230200 	strtne	r0, [r3], #-512
    7bb8:	00337b15 	eorseq	r7, r3, r5, lsl fp
    7bbc:	024b0500 	subeq	r0, fp, #0	; 0x0
    7bc0:	00000048 	andeq	r0, r0, r8, asr #32
    7bc4:	15302302 	ldrne	r2, [r0, #-770]!
    7bc8:	000032db 	ldrdeq	r3, [r0], -fp
    7bcc:	e6024c05 	str	r4, [r2], -r5, lsl #24
    7bd0:	02000005 	andeq	r0, r0, #5	; 0x5
    7bd4:	4d153423 	cfldrsmi	mvf3, [r5, #-140]
    7bd8:	05000032 	streq	r0, [r0, #-50]
    7bdc:	0048024e 	subeq	r0, r8, lr, asr #4
    7be0:	23020000 	movwcs	r0, #8192	; 0x2000
    7be4:	32eb1538 	rsccc	r1, fp, #234881024	; 0xe000000
    7be8:	50050000 	andpl	r0, r5, r0
    7bec:	0008cb02 	andeq	ip, r8, r2, lsl #22
    7bf0:	3c230200 	sfmcc	f0, 4, [r3]
    7bf4:	00320b15 	eorseq	r0, r2, r5, lsl fp
    7bf8:	02530500 	subseq	r0, r3, #0	; 0x0
    7bfc:	00000166 	andeq	r0, r0, r6, ror #2
    7c00:	15402302 	strbne	r2, [r0, #-770]
    7c04:	000031b6 	strheq	r3, [r0], -r6
    7c08:	48025405 	stmdami	r2, {r0, r2, sl, ip, lr}
    7c0c:	02000000 	andeq	r0, r0, #0	; 0x0
    7c10:	13154423 	tstne	r5, #587202560	; 0x23000000
    7c14:	05000034 	streq	r0, [r0, #-52]
    7c18:	01660255 	cmneq	r6, r5, asr r2
    7c1c:	23020000 	movwcs	r0, #8192	; 0x2000
    7c20:	32671548 	rsbcc	r1, r7, #301989888	; 0x12000000
    7c24:	56050000 	strpl	r0, [r5], -r0
    7c28:	0008d102 	andeq	sp, r8, r2, lsl #2
    7c2c:	4c230200 	sfmmi	f0, 4, [r3]
    7c30:	0031d415 	eorseq	sp, r1, r5, lsl r4
    7c34:	02590500 	subseq	r0, r9, #0	; 0x0
    7c38:	00000048 	andeq	r0, r0, r8, asr #32
    7c3c:	15502302 	ldrbne	r2, [r0, #-770]
    7c40:	00003155 	andeq	r3, r0, r5, asr r1
    7c44:	b4025a05 	strlt	r5, [r2], #-2565
    7c48:	02000005 	andeq	r0, r0, #5	; 0x5
    7c4c:	83155423 	tsthi	r5, #587202560	; 0x23000000
    7c50:	05000032 	streq	r0, [r0, #-50]
    7c54:	088d027c 	stmeq	sp, {r2, r3, r4, r5, r6, r9}
    7c58:	23020000 	movwcs	r0, #8192	; 0x2000
    7c5c:	304e1558 	subcc	r1, lr, r8, asr r5
    7c60:	7f050000 	svcvc	0x00050000
    7c64:	0002a702 	andeq	sl, r2, r2, lsl #14
    7c68:	c8230300 	stmdagt	r3!, {r8, r9}
    7c6c:	31e91502 	mvncc	r1, r2, lsl #10
    7c70:	80050000 	andhi	r0, r5, r0
    7c74:	00026002 	andeq	r6, r2, r2
    7c78:	cc230300 	stcgt	3, cr0, [r3]
    7c7c:	33c71502 	biccc	r1, r7, #8388608	; 0x800000
    7c80:	83050000 	movwhi	r0, #20480	; 0x5000
    7c84:	0008e302 	andeq	lr, r8, r2, lsl #6
    7c88:	dc230300 	stcle	3, cr0, [r3]
    7c8c:	312e1505 	teqcc	lr, r5, lsl #10
    7c90:	88050000 	stmdahi	r5, {}
    7c94:	00066302 	andeq	r6, r6, r2, lsl #6
    7c98:	e0230300 	eor	r0, r3, r0, lsl #6
    7c9c:	31131505 	tstcc	r3, r5, lsl #10
    7ca0:	89050000 	stmdbhi	r5, {}
    7ca4:	0008ef02 	andeq	lr, r8, r2, lsl #30
    7ca8:	ec230300 	stc	3, cr0, [r3]
    7cac:	04100005 	ldreq	r0, [r0], #-5
    7cb0:	000005ba 	strheq	r0, [r0], -sl
    7cb4:	a7080102 	strge	r0, [r8, -r2, lsl #2]
    7cb8:	10000000 	andne	r0, r0, r0
    7cbc:	00043204 	andeq	r3, r4, r4, lsl #4
    7cc0:	48011300 	stmdami	r1, {r8, r9, ip}
    7cc4:	e6000000 	str	r0, [r0], -r0
    7cc8:	14000005 	strne	r0, [r0], #-5
    7ccc:	00000451 	andeq	r0, r0, r1, asr r4
    7cd0:	0000f314 	andeq	pc, r0, r4, lsl r3
    7cd4:	05e61400 	strbeq	r1, [r6, #1024]!
    7cd8:	48140000 	ldmdami	r4, {}
    7cdc:	00000000 	andeq	r0, r0, r0
    7ce0:	05ec0410 	strbeq	r0, [ip, #1040]!
    7ce4:	ba160000 	blt	587cec <__Stack_Size+0x5878ec>
    7ce8:	10000005 	andne	r0, r0, r5
    7cec:	0005c704 	andeq	ip, r5, r4, lsl #14
    7cf0:	6f011300 	svcvs	0x00011300
    7cf4:	16000000 	strne	r0, [r0], -r0
    7cf8:	14000006 	strne	r0, [r0], #-6
    7cfc:	00000451 	andeq	r0, r0, r1, asr r4
    7d00:	0000f314 	andeq	pc, r0, r4, lsl r3
    7d04:	006f1400 	rsbeq	r1, pc, r0, lsl #8
    7d08:	48140000 	ldmdami	r4, {}
    7d0c:	00000000 	andeq	r0, r0, r0
    7d10:	05f70410 	ldrbeq	r0, [r7, #1040]!
    7d14:	01130000 	tsteq	r3, r0
    7d18:	00000048 	andeq	r0, r0, r8, asr #32
    7d1c:	00000631 	andeq	r0, r0, r1, lsr r6
    7d20:	00045114 	andeq	r5, r4, r4, lsl r1
    7d24:	00f31400 	rscseq	r1, r3, r0, lsl #8
    7d28:	10000000 	andne	r0, r0, r0
    7d2c:	00061c04 	andeq	r1, r6, r4, lsl #24
    7d30:	00330800 	eorseq	r0, r3, r0, lsl #16
    7d34:	06470000 	strbeq	r0, [r7], -r0
    7d38:	b5090000 	strlt	r0, [r9]
    7d3c:	02000000 	andeq	r0, r0, #0	; 0x0
    7d40:	00330800 	eorseq	r0, r3, r0, lsl #16
    7d44:	06570000 	ldrbeq	r0, [r7], -r0
    7d48:	b5090000 	strlt	r0, [r9]
    7d4c:	00000000 	andeq	r0, r0, r0
    7d50:	329f0500 	addscc	r0, pc, #0	; 0x0
    7d54:	0e050000 	cdpeq	0, 0, cr0, cr5, cr0, {0}
    7d58:	0002f401 	andeq	pc, r2, r1, lsl #8
    7d5c:	33ae1700 	undefined instruction 0x33ae1700
    7d60:	050c0000 	streq	r0, [ip]
    7d64:	069e0113 	undefined
    7d68:	be150000 	wxorlt	wr0, wr5, wr0
    7d6c:	05000032 	streq	r0, [r0, #-50]
    7d70:	069e0114 	undefined
    7d74:	23020000 	movwcs	r0, #8192	; 0x2000
    7d78:	31e21500 	mvncc	r1, r0, lsl #10
    7d7c:	15050000 	strne	r0, [r5]
    7d80:	00004801 	andeq	r4, r0, r1, lsl #16
    7d84:	04230200 	strteq	r0, [r3], #-512
    7d88:	00329915 	eorseq	r9, r2, r5, lsl r9
    7d8c:	01160500 	tsteq	r6, r0, lsl #10
    7d90:	000006a4 	andeq	r0, r0, r4, lsr #13
    7d94:	00082302 	andeq	r2, r8, r2, lsl #6
    7d98:	06630410 	undefined
    7d9c:	04100000 	ldreq	r0, [r0]
    7da0:	00000657 	andeq	r0, r0, r7, asr r6
    7da4:	00309b17 	eorseq	r9, r0, r7, lsl fp
    7da8:	2e050e00 	cdpcs	14, 0, cr0, cr5, cr0, {0}
    7dac:	0006e501 	andeq	lr, r6, r1, lsl #10
    7db0:	33041500 	movwcc	r1, #17664	; 0x4500
    7db4:	2f050000 	svccs	0x00050000
    7db8:	0006e501 	andeq	lr, r6, r1, lsl #10
    7dbc:	00230200 	eoreq	r0, r3, r0, lsl #4
    7dc0:	00322615 	eorseq	r2, r2, r5, lsl r6
    7dc4:	01300500 	teqeq	r0, r0, lsl #10
    7dc8:	000006e5 	andeq	r0, r0, r5, ror #13
    7dcc:	15062302 	strne	r2, [r6, #-770]
    7dd0:	0000334e 	andeq	r3, r0, lr, asr #6
    7dd4:	41013105 	tstmi	r1, r5, lsl #2
    7dd8:	02000000 	andeq	r0, r0, #0	; 0x0
    7ddc:	08000c23 	stmdaeq	r0, {r0, r1, r5, sl, fp}
    7de0:	00000041 	andeq	r0, r0, r1, asr #32
    7de4:	000006f5 	strdeq	r0, [r0], -r5
    7de8:	0000b509 	andeq	fp, r0, r9, lsl #10
    7dec:	18000200 	stmdane	r0, {r9}
    7df0:	025f05d0 	subseq	r0, pc, #872415232	; 0x34000000
    7df4:	00000815 	andeq	r0, r0, r5, lsl r8
    7df8:	00339215 	eorseq	r9, r3, r5, lsl r2
    7dfc:	02600500 	rsbeq	r0, r0, #0	; 0x0
    7e00:	00000025 	andeq	r0, r0, r5, lsr #32
    7e04:	15002302 	strne	r2, [r0, #-770]
    7e08:	00003338 	andeq	r3, r0, r8, lsr r3
    7e0c:	b4026105 	strlt	r6, [r2], #-261
    7e10:	02000005 	andeq	r0, r0, #5	; 0x5
    7e14:	fe150423 	cdp2	4, 1, cr0, cr5, cr3, {1}
    7e18:	05000031 	streq	r0, [r0, #-49]
    7e1c:	08150262 	ldmdaeq	r5, {r1, r5, r6, r9}
    7e20:	23020000 	movwcs	r0, #8192	; 0x2000
    7e24:	33ea1508 	mvncc	r1, #33554432	; 0x2000000
    7e28:	63050000 	movwvs	r0, #20480	; 0x5000
    7e2c:	00017c02 	andeq	r7, r1, r2, lsl #24
    7e30:	24230200 	strtcs	r0, [r3], #-512
    7e34:	00325815 	eorseq	r5, r2, r5, lsl r8
    7e38:	02640500 	rsbeq	r0, r4, #0	; 0x0
    7e3c:	00000048 	andeq	r0, r0, r8, asr #32
    7e40:	15482302 	strbne	r2, [r8, #-770]
    7e44:	000032b9 	strheq	r3, [r0], -r9
    7e48:	56026505 	strpl	r6, [r2], -r5, lsl #10
    7e4c:	02000000 	andeq	r0, r0, #0	; 0x0
    7e50:	00155023 	andseq	r5, r5, r3, lsr #32
    7e54:	05000034 	streq	r0, [r0, #-52]
    7e58:	06aa0266 	strteq	r0, [sl], r6, ror #4
    7e5c:	23020000 	movwcs	r0, #8192	; 0x2000
    7e60:	32c41558 	sbccc	r1, r4, #369098752	; 0x16000000
    7e64:	67050000 	strvs	r0, [r5, -r0]
    7e68:	0000dd02 	andeq	sp, r0, r2, lsl #26
    7e6c:	68230200 	stmdavs	r3!, {r9}
    7e70:	00340515 	eorseq	r0, r4, r5, lsl r5
    7e74:	02680500 	rsbeq	r0, r8, #0	; 0x0
    7e78:	000000dd 	ldrdeq	r0, [r0], -sp
    7e7c:	15702302 	ldrbne	r2, [r0, #-770]!
    7e80:	000030e6 	andeq	r3, r0, r6, ror #1
    7e84:	dd026905 	stcle	9, cr6, [r2, #-20]
    7e88:	02000000 	andeq	r0, r0, #0	; 0x0
    7e8c:	bd157823 	ldclt	8, cr7, [r5, #-140]
    7e90:	05000033 	streq	r0, [r0, #-51]
    7e94:	0825026a 	stmdaeq	r5!, {r1, r3, r5, r6, r9}
    7e98:	23030000 	movwcs	r0, #12288	; 0x3000
    7e9c:	f2150180 	vrhadd.s16	d0, d21, d0
    7ea0:	05000031 	streq	r0, [r0, #-49]
    7ea4:	0835026b 	ldmdaeq	r5!, {r0, r1, r3, r5, r6, r9}
    7ea8:	23030000 	movwcs	r0, #12288	; 0x3000
    7eac:	5b150188 	blpl	5484d4 <__Stack_Size+0x5480d4>
    7eb0:	05000033 	streq	r0, [r0, #-51]
    7eb4:	0048026c 	subeq	r0, r8, ip, ror #4
    7eb8:	23030000 	movwcs	r0, #12288	; 0x3000
    7ebc:	761501a0 	ldrvc	r0, [r5], -r0, lsr #3
    7ec0:	05000031 	streq	r0, [r0, #-49]
    7ec4:	00dd026d 	sbcseq	r0, sp, sp, ror #4
    7ec8:	23030000 	movwcs	r0, #12288	; 0x3000
    7ecc:	d71501a4 	ldrle	r0, [r5, -r4, lsr #3]
    7ed0:	05000030 	streq	r0, [r0, #-48]
    7ed4:	00dd026e 	sbcseq	r0, sp, lr, ror #4
    7ed8:	23030000 	movwcs	r0, #12288	; 0x3000
    7edc:	651501ac 	ldrvs	r0, [r5, #-428]
    7ee0:	05000031 	streq	r0, [r0, #-49]
    7ee4:	00dd026f 	sbcseq	r0, sp, pc, ror #4
    7ee8:	23030000 	movwcs	r0, #12288	; 0x3000
    7eec:	ae1501b4 	mrcge	1, 0, r0, cr5, cr4, {5}
    7ef0:	05000030 	streq	r0, [r0, #-48]
    7ef4:	00dd0270 	sbcseq	r0, sp, r0, ror r2
    7ef8:	23030000 	movwcs	r0, #12288	; 0x3000
    7efc:	bd1501bc 	ldflts	f0, [r5, #-752]
    7f00:	05000030 	streq	r0, [r0, #-48]
    7f04:	00dd0271 	sbcseq	r0, sp, r1, ror r2
    7f08:	23030000 	movwcs	r0, #12288	; 0x3000
    7f0c:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}
    7f10:	000005ba 	strheq	r0, [r0], -sl
    7f14:	00000825 	andeq	r0, r0, r5, lsr #16
    7f18:	0000b509 	andeq	fp, r0, r9, lsl #10
    7f1c:	08001900 	stmdaeq	r0, {r8, fp, ip}
    7f20:	000005ba 	strheq	r0, [r0], -sl
    7f24:	00000835 	andeq	r0, r0, r5, lsr r8
    7f28:	0000b509 	andeq	fp, r0, r9, lsl #10
    7f2c:	08000700 	stmdaeq	r0, {r8, r9, sl}
    7f30:	000005ba 	strheq	r0, [r0], -sl
    7f34:	00000845 	andeq	r0, r0, r5, asr #16
    7f38:	0000b509 	andeq	fp, r0, r9, lsl #10
    7f3c:	18001700 	stmdane	r0, {r8, r9, sl, ip}
    7f40:	027705f0 	rsbseq	r0, r7, #1006632960	; 0x3c000000
    7f44:	0000086d 	andeq	r0, r0, sp, ror #16
    7f48:	00323d15 	eorseq	r3, r2, r5, lsl sp
    7f4c:	02790500 	rsbseq	r0, r9, #0	; 0x0
    7f50:	0000086d 	andeq	r0, r0, sp, ror #16
    7f54:	15002302 	strne	r2, [r0, #-770]
    7f58:	000033b4 	strheq	r3, [r0], -r4
    7f5c:	7d027a05 	fstsvc	s14, [r2, #-20]
    7f60:	02000008 	andeq	r0, r0, #8	; 0x8
    7f64:	08007823 	stmdaeq	r0, {r0, r1, r5, fp, ip, sp, lr}
    7f68:	000002ee 	andeq	r0, r0, lr, ror #5
    7f6c:	0000087d 	andeq	r0, r0, sp, ror r8
    7f70:	0000b509 	andeq	fp, r0, r9, lsl #10
    7f74:	08001d00 	stmdaeq	r0, {r8, sl, fp, ip}
    7f78:	00000025 	andeq	r0, r0, r5, lsr #32
    7f7c:	0000088d 	andeq	r0, r0, sp, lsl #17
    7f80:	0000b509 	andeq	fp, r0, r9, lsl #10
    7f84:	19001d00 	stmdbne	r0, {r8, sl, fp, ip}
    7f88:	025d05f0 	subseq	r0, sp, #1006632960	; 0x3c000000
    7f8c:	000008af 	andeq	r0, r0, pc, lsr #17
    7f90:	0032fd1a 	eorseq	pc, r2, sl, lsl sp
    7f94:	02720500 	rsbseq	r0, r2, #0	; 0x0
    7f98:	000006f5 	strdeq	r0, [r0], -r5
    7f9c:	0033d71a 	eorseq	sp, r3, sl, lsl r7
    7fa0:	027b0500 	rsbseq	r0, fp, #0	; 0x0
    7fa4:	00000845 	andeq	r0, r0, r5, asr #16
    7fa8:	05ba0800 	ldreq	r0, [sl, #2048]!
    7fac:	08bf0000 	ldmeq	pc!, {}
    7fb0:	b5090000 	strlt	r0, [r9]
    7fb4:	18000000 	stmdane	r0, {}
    7fb8:	cb011b00 	blgt	4ebc0 <__Stack_Size+0x4e7c0>
    7fbc:	14000008 	strne	r0, [r0], #-8
    7fc0:	00000451 	andeq	r0, r0, r1, asr r4
    7fc4:	bf041000 	svclt	0x00041000
    7fc8:	10000008 	andne	r0, r0, r8
    7fcc:	00016604 	andeq	r6, r1, r4, lsl #12
    7fd0:	e3011b00 	movw	r1, #6912	; 0x1b00
    7fd4:	14000008 	strne	r0, [r0], #-8
    7fd8:	00000048 	andeq	r0, r0, r8, asr #32
    7fdc:	e9041000 	stmdb	r4, {ip}
    7fe0:	10000008 	andne	r0, r0, r8
    7fe4:	0008d704 	andeq	sp, r8, r4, lsl #14
    7fe8:	06570800 	ldrbeq	r0, [r7], -r0, lsl #16
    7fec:	08ff0000 	ldmeq	pc!, {}^
    7ff0:	b5090000 	strlt	r0, [r9]
    7ff4:	02000000 	andeq	r0, r0, #0	; 0x0
    7ff8:	36011c00 	strcc	r1, [r1], -r0, lsl #24
    7ffc:	01000030 	tsteq	r0, r0, lsr r0
    8000:	0000013c 	andeq	r0, r0, ip, lsr r1
    8004:	00000000 	andeq	r0, r0, r0
    8008:	5d010000 	stcpl	0, cr0, [r1]
    800c:	00000926 	andeq	r0, r0, r6, lsr #18
    8010:	00338d1d 	eorseq	r8, r3, sp, lsl sp
    8014:	483a0100 	ldmdami	sl!, {r8}
    8018:	b5000000 	strlt	r0, [r0]
    801c:	0000002d 	andeq	r0, r0, sp, lsr #32
    8020:	0033681e 	eorseq	r6, r3, lr, lsl r8
    8024:	03280500 	teqeq	r8, #0	; 0x0
    8028:	00000934 	andeq	r0, r0, r4, lsr r9
    802c:	51160101 	tstpl	r6, r1, lsl #2
    8030:	00000004 	andeq	r0, r0, r4
    8034:	00000936 	.word	0x00000936
    8038:	1bbd0002 	.word	0x1bbd0002
    803c:	01040000 	.word	0x01040000
    8040:	00000000 	.word	0x00000000
    8044:	00342e01 	.word	0x00342e01
    8048:	00346200 	.word	0x00346200
	...
    8054:	001ca900 	.word	0x001ca900
    8058:	06010200 	.word	0x06010200
    805c:	000000a0 	.word	0x000000a0
    8060:	9e080102 	.word	0x9e080102
    8064:	02000000 	.word	0x02000000
    8068:	00350502 	.word	0x00350502
    806c:	02020000 	.word	0x02020000
    8070:	00011f07 	.word	0x00011f07
    8074:	05040300 	.word	0x05040300
    8078:	00746e69 	.word	0x00746e69
    807c:	19070402 	.word	0x19070402
    8080:	02000030 	.word	0x02000030
    8084:	2f950508 	.word	0x2f950508
    8088:	08020000 	.word	0x08020000
    808c:	00300f07 	.word	0x00300f07
    8090:	32710400 	.word	0x32710400
    8094:	07010000 	.word	0x07010000
    8098:	00000041 	.word	0x00000041
    809c:	9a050402 	.word	0x9a050402
    80a0:	0400002f 	.word	0x0400002f
    80a4:	00003320 	.word	0x00003320
    80a8:	00682c02 	.word	0x00682c02
    80ac:	19050000 	.word	0x19050000
    80b0:	03000032 	.word	0x03000032
    80b4:	00480163 	.word	0x00480163
    80b8:	04060000 	.word	0x04060000
    80bc:	00a54702 	.word	0x00a54702
    80c0:	13070000 	.word	0x13070000
    80c4:	02000032 	.word	0x02000032
    80c8:	00007a48 	.word	0x00007a48
    80cc:	31c50700 	.word	0x31c50700
    80d0:	49020000 	.word	0x49020000
    80d4:	000000a5 	.word	0x000000a5
    80d8:	002c0800 	.word	0x002c0800
    80dc:	00b50000 	.word	0x00b50000
    80e0:	b5090000 	.word	0xb5090000
    80e4:	03000000 	.word	0x03000000
    80e8:	07040a00 	.word	0x07040a00
    80ec:	4402080b 	.word	0x4402080b
    80f0:	000000dd 	.word	0x000000dd
    80f4:	00330a0c 	.word	0x00330a0c
    80f8:	41450200 	.word	0x41450200
    80fc:	02000000 	.word	0x02000000
    8100:	120c0023 	.word	0x120c0023
    8104:	02000033 	.word	0x02000033
    8108:	0000864a 	.word	0x0000864a
    810c:	04230200 	.word	0x04230200
    8110:	32a60400 	.word	0x32a60400
    8114:	4b020000 	.word	0x4b020000
    8118:	000000b8 	.word	0x000000b8
    811c:	00319704 	.word	0x00319704
    8120:	5d4f0200 	.word	0x5d4f0200
    8124:	0d000000 	.word	0x0d000000
    8128:	33530404 	.word	0x33530404
    812c:	15040000 	.word	0x15040000
    8130:	00000100 	.word	0x00000100
    8134:	14070402 	.word	0x14070402
    8138:	0e000030 	.word	0x0e000030
    813c:	000031a8 	.word	0x000031a8
    8140:	662d0418 	.word	0x662d0418
    8144:	0c000001 	.word	0x0c000001
    8148:	000032be 	.word	0x000032be
    814c:	01662e04 	.word	0x01662e04
    8150:	23020000 	.word	0x23020000
    8154:	6b5f0f00 	.word	0x6b5f0f00
    8158:	412f0400 	.word	0x412f0400
    815c:	02000000 	.word	0x02000000
    8160:	f50c0423 	.word	0xf50c0423
    8164:	04000032 	.word	0x04000032
    8168:	0000412f 	.word	0x0000412f
    816c:	08230200 	.word	0x08230200
    8170:	0031910c 	.word	0x0031910c
    8174:	412f0400 	.word	0x412f0400
    8178:	02000000 	.word	0x02000000
    817c:	9f0c0c23 	.word	0x9f0c0c23
    8180:	04000033 	.word	0x04000033
    8184:	0000412f 	.word	0x0000412f
    8188:	10230200 	.word	0x10230200
    818c:	00785f0f 	.word	0x00785f0f
    8190:	016c3004 	.word	0x016c3004
    8194:	23020000 	.word	0x23020000
    8198:	04100014 	.word	0x04100014
    819c:	00000107 	.word	0x00000107
    81a0:	0000f508 	.word	0x0000f508
    81a4:	00017c00 	.word	0x00017c00
    81a8:	00b50900 	.word	0x00b50900
    81ac:	00000000 	.word	0x00000000
    81b0:	0031c00e 	.word	0x0031c00e
    81b4:	35042400 	.word	0x35042400
    81b8:	00000207 	.word	0x00000207
    81bc:	0030f40c 	.word	0x0030f40c
    81c0:	41360400 	.word	0x41360400
    81c4:	02000000 	.word	0x02000000
    81c8:	2f0c0023 	.word	0x2f0c0023
    81cc:	04000033 	.word	0x04000033
    81d0:	00004137 	.word	0x00004137
    81d4:	04230200 	.word	0x04230200
    81d8:	0031090c 	.word	0x0031090c
    81dc:	41380400 	.word	0x41380400
    81e0:	02000000 	.word	0x02000000
    81e4:	180c0823 	.word	0x180c0823
    81e8:	04000034 	.word	0x04000034
    81ec:	00004139 	.word	0x00004139
    81f0:	0c230200 	.word	0x0c230200
    81f4:	0032440c 	.word	0x0032440c
    81f8:	413a0400 	.word	0x413a0400
    81fc:	02000000 	.word	0x02000000
    8200:	330c1023 	.word	0x330c1023
    8204:	04000032 	.word	0x04000032
    8208:	0000413b 	.word	0x0000413b
    820c:	14230200 	.word	0x14230200
    8210:	0033a40c 	.word	0x0033a40c
    8214:	413c0400 	.word	0x413c0400
    8218:	02000000 	.word	0x02000000
    821c:	880c1823 	.word	0x880c1823
    8220:	04000032 	.word	0x04000032
    8224:	0000413d 	.word	0x0000413d
    8228:	1c230200 	.word	0x1c230200
    822c:	0033df0c 	.word	0x0033df0c
    8230:	413e0400 	.word	0x413e0400
    8234:	02000000 	.word	0x02000000
    8238:	11002023 	.word	0x11002023
    823c:	00003118 	.word	0x00003118
    8240:	47040108 	.word	0x47040108
    8244:	00000250 	.word	0x00000250
    8248:	0031840c 	.word	0x0031840c
    824c:	50480400 	.word	0x50480400
    8250:	02000002 	.word	0x02000002
    8254:	560c0023 	.word	0x560c0023
    8258:	04000030 	.word	0x04000030
    825c:	00025049 	.word	0x00025049
    8260:	80230300 	.word	0x80230300
    8264:	33450c01 	.word	0x33450c01
    8268:	4b040000 	.word	0x4b040000
    826c:	000000f5 	.word	0x000000f5
    8270:	02802303 	.word	0x02802303
    8274:	00313d0c 	.word	0x00313d0c
    8278:	f54e0400 	.word	0xf54e0400
    827c:	03000000 	.word	0x03000000
    8280:	00028423 	.word	0x00028423
    8284:	0000f308 	.word	0x0000f308
    8288:	00026000 	.word	0x00026000
    828c:	00b50900 	.word	0x00b50900
    8290:	001f0000 	.word	0x001f0000
    8294:	00304e11 	.word	0x00304e11
    8298:	04019000 	.word	0x04019000
    829c:	0002a759 	.word	0x0002a759
    82a0:	32be0c00 	.word	0x32be0c00
    82a4:	5a040000 	.word	0x5a040000
    82a8:	000002a7 	.word	0x000002a7
    82ac:	0c002302 	.word	0x0c002302
    82b0:	000032d6 	.word	0x000032d6
    82b4:	00415b04 	.word	0x00415b04
    82b8:	23020000 	.word	0x23020000
    82bc:	318c0c04 	.word	0x318c0c04
    82c0:	5d040000 	.word	0x5d040000
    82c4:	000002ad 	.word	0x000002ad
    82c8:	0c082302 	.word	0x0c082302
    82cc:	00003118 	.word	0x00003118
    82d0:	02075e04 	.word	0x02075e04
    82d4:	23030000 	.word	0x23030000
    82d8:	10000188 	.word	0x10000188
    82dc:	00026004 	.word	0x00026004
    82e0:	02bf0800 	.word	0x02bf0800
    82e4:	02bd0000 	.word	0x02bd0000
    82e8:	b5090000 	.word	0xb5090000
    82ec:	1f000000 	.word	0x1f000000
    82f0:	10011200 	.word	0x10011200
    82f4:	0002bd04 	.word	0x0002bd04
    82f8:	32920e00 	.word	0x32920e00
    82fc:	04080000 	.word	0x04080000
    8300:	0002ee69 	.word	0x0002ee69
    8304:	31030c00 	.word	0x31030c00
    8308:	6a040000 	.word	0x6a040000
    830c:	000002ee 	.word	0x000002ee
    8310:	0c002302 	.word	0x0c002302
    8314:	00003095 	.word	0x00003095
    8318:	00416b04 	.word	0x00416b04
    831c:	23020000 	.word	0x23020000
    8320:	04100004 	.word	0x04100004
    8324:	0000002c 	.word	0x0000002c
    8328:	0032b10e 	.word	0x0032b10e
    832c:	a9045c00 	.word	0xa9045c00
    8330:	00000432 	.word	0x00000432
    8334:	00705f0f 	.word	0x00705f0f
    8338:	02eeaa04 	.word	0x02eeaa04
    833c:	23020000 	.word	0x23020000
    8340:	725f0f00 	.word	0x725f0f00
    8344:	41ab0400 	.word	0x41ab0400
    8348:	02000000 	.word	0x02000000
    834c:	5f0f0423 	.word	0x5f0f0423
    8350:	ac040077 	.word	0xac040077
    8354:	00000041 	.word	0x00000041
    8358:	0c082302 	.word	0x0c082302
    835c:	00003136 	.word	0x00003136
    8360:	0033ad04 	.word	0x0033ad04
    8364:	23020000 	.word	0x23020000
    8368:	31dc0c0c 	.word	0x31dc0c0c
    836c:	ae040000 	.word	0xae040000
    8370:	00000033 	.word	0x00000033
    8374:	0f0e2302 	.word	0x0f0e2302
    8378:	0066625f 	.word	0x0066625f
    837c:	02c5af04 	.word	0x02c5af04
    8380:	23020000 	.word	0x23020000
    8384:	30ce0c10 	.word	0x30ce0c10
    8388:	b0040000 	.word	0xb0040000
    838c:	00000041 	.word	0x00000041
    8390:	0c182302 	.word	0x0c182302
    8394:	00003126 	.word	0x00003126
    8398:	00f3b704 	.word	0x00f3b704
    839c:	23020000 	.word	0x23020000
    83a0:	31b00c1c 	.word	0x31b00c1c
    83a4:	b9040000 	.word	0xb9040000
    83a8:	000005c1 	.word	0x000005c1
    83ac:	0c202302 	.word	0x0c202302
    83b0:	0000322c 	.word	0x0000322c
    83b4:	05f1bb04 	.word	0x05f1bb04
    83b8:	23020000 	.word	0x23020000
    83bc:	331a0c24 	.word	0x331a0c24
    83c0:	bd040000 	.word	0xbd040000
    83c4:	00000616 	.word	0x00000616
    83c8:	0c282302 	.word	0x0c282302
    83cc:	000033f9 	.word	0x000033f9
    83d0:	0631be04 	.word	0x0631be04
    83d4:	23020000 	.word	0x23020000
    83d8:	755f0f2c 	.word	0x755f0f2c
    83dc:	c1040062 	.word	0xc1040062
    83e0:	000002c5 	.word	0x000002c5
    83e4:	0f302302 	.word	0x0f302302
    83e8:	0070755f 	.word	0x0070755f
    83ec:	02eec204 	.word	0x02eec204
    83f0:	23020000 	.word	0x23020000
    83f4:	755f0f38 	.word	0x755f0f38
    83f8:	c3040072 	.word	0xc3040072
    83fc:	00000041 	.word	0x00000041
    8400:	0c3c2302 	.word	0x0c3c2302
    8404:	000030fd 	.word	0x000030fd
    8408:	0637c604 	.word	0x0637c604
    840c:	23020000 	.word	0x23020000
    8410:	33d10c40 	.word	0x33d10c40
    8414:	c7040000 	.word	0xc7040000
    8418:	00000647 	.word	0x00000647
    841c:	0f432302 	.word	0x0f432302
    8420:	00626c5f 	.word	0x00626c5f
    8424:	02c5ca04 	.word	0x02c5ca04
    8428:	23020000 	.word	0x23020000
    842c:	314c0c44 	.word	0x314c0c44
    8430:	cd040000 	.word	0xcd040000
    8434:	00000041 	.word	0x00000041
    8438:	0c4c2302 	.word	0x0c4c2302
    843c:	0000315d 	.word	0x0000315d
    8440:	0041ce04 	.word	0x0041ce04
    8444:	23020000 	.word	0x23020000
    8448:	34280c50 	.word	0x34280c50
    844c:	d1040000 	.word	0xd1040000
    8450:	00000451 	.word	0x00000451
    8454:	0c542302 	.word	0x0c542302
    8458:	00003220 	.word	0x00003220
    845c:	00e8d504 	.word	0x00e8d504
    8460:	23020000 	.word	0x23020000
    8464:	01130058 	.word	0x01130058
    8468:	00000041 	.word	0x00000041
    846c:	00000451 	.word	0x00000451
    8470:	00045114 	.word	0x00045114
    8474:	00f31400 	.word	0x00f31400
    8478:	b4140000 	.word	0xb4140000
    847c:	14000005 	.word	0x14000005
    8480:	00000041 	.word	0x00000041
    8484:	57041000 	.word	0x57041000
    8488:	11000004 	.word	0x11000004
    848c:	000032fd 	.word	0x000032fd
    8490:	25040400 	.word	0x25040400
    8494:	000005b4 	.word	0x000005b4
    8498:	00332815 	.word	0x00332815
    849c:	02410400 	.word	0x02410400
    84a0:	00000041 	.word	0x00000041
    84a4:	15002302 	.word	0x15002302
    84a8:	00003145 	.word	0x00003145
    84ac:	a4024604 	.word	0xa4024604
    84b0:	02000006 	.word	0x02000006
    84b4:	cc150423 	.word	0xcc150423
    84b8:	04000031 	.word	0x04000031
    84bc:	06a40246 	.word	0x06a40246
    84c0:	23020000 	.word	0x23020000
    84c4:	31a01508 	.word	0x31a01508
    84c8:	46040000 	.word	0x46040000
    84cc:	0006a402 	.word	0x0006a402
    84d0:	0c230200 	.word	0x0c230200
    84d4:	0032d115 	.word	0x0032d115
    84d8:	02480400 	.word	0x02480400
    84dc:	00000041 	.word	0x00000041
    84e0:	15102302 	.word	0x15102302
    84e4:	000030a3 	.word	0x000030a3
    84e8:	af024904 	.word	0xaf024904
    84ec:	02000008 	.word	0x02000008
    84f0:	7b151423 	.word	0x7b151423
    84f4:	04000033 	.word	0x04000033
    84f8:	0041024b 	.word	0x0041024b
    84fc:	23020000 	.word	0x23020000
    8500:	32db1530 	.word	0x32db1530
    8504:	4c040000 	.word	0x4c040000
    8508:	0005e602 	.word	0x0005e602
    850c:	34230200 	.word	0x34230200
    8510:	00324d15 	.word	0x00324d15
    8514:	024e0400 	.word	0x024e0400
    8518:	00000041 	.word	0x00000041
    851c:	15382302 	.word	0x15382302
    8520:	000032eb 	.word	0x000032eb
    8524:	cb025004 	.word	0xcb025004
    8528:	02000008 	.word	0x02000008
    852c:	0b153c23 	.word	0x0b153c23
    8530:	04000032 	.word	0x04000032
    8534:	01660253 	.word	0x01660253
    8538:	23020000 	.word	0x23020000
    853c:	31b61540 	.word	0x31b61540
    8540:	54040000 	.word	0x54040000
    8544:	00004102 	.word	0x00004102
    8548:	44230200 	.word	0x44230200
    854c:	00341315 	.word	0x00341315
    8550:	02550400 	.word	0x02550400
    8554:	00000166 	.word	0x00000166
    8558:	15482302 	.word	0x15482302
    855c:	00003267 	.word	0x00003267
    8560:	d1025604 	.word	0xd1025604
    8564:	02000008 	.word	0x02000008
    8568:	d4154c23 	.word	0xd4154c23
    856c:	04000031 	.word	0x04000031
    8570:	00410259 	.word	0x00410259
    8574:	23020000 	.word	0x23020000
    8578:	31551550 	.word	0x31551550
    857c:	5a040000 	.word	0x5a040000
    8580:	0005b402 	.word	0x0005b402
    8584:	54230200 	.word	0x54230200
    8588:	00328315 	.word	0x00328315
    858c:	027c0400 	.word	0x027c0400
    8590:	0000088d 	.word	0x0000088d
    8594:	15582302 	.word	0x15582302
    8598:	0000304e 	.word	0x0000304e
    859c:	a7027f04 	.word	0xa7027f04
    85a0:	03000002 	.word	0x03000002
    85a4:	1502c823 	.word	0x1502c823
    85a8:	000031e9 	.word	0x000031e9
    85ac:	60028004 	.word	0x60028004
    85b0:	03000002 	.word	0x03000002
    85b4:	1502cc23 	.word	0x1502cc23
    85b8:	000033c7 	.word	0x000033c7
    85bc:	e3028304 	.word	0xe3028304
    85c0:	03000008 	.word	0x03000008
    85c4:	1505dc23 	.word	0x1505dc23
    85c8:	0000312e 	.word	0x0000312e
    85cc:	63028804 	.word	0x63028804
    85d0:	03000006 	.word	0x03000006
    85d4:	1505e023 	.word	0x1505e023
    85d8:	00003113 	.word	0x00003113
    85dc:	ef028904 	.word	0xef028904
    85e0:	03000008 	.word	0x03000008
    85e4:	0005ec23 	.word	0x0005ec23
    85e8:	05ba0410 	.word	0x05ba0410
    85ec:	01020000 	.word	0x01020000
    85f0:	0000a708 	.word	0x0000a708
    85f4:	32041000 	.word	0x32041000
    85f8:	13000004 	.word	0x13000004
    85fc:	00004101 	.word	0x00004101
    8600:	0005e600 	.word	0x0005e600
    8604:	04511400 	.word	0x04511400
    8608:	f3140000 	.word	0xf3140000
    860c:	14000000 	.word	0x14000000
    8610:	000005e6 	.word	0x000005e6
    8614:	00004114 	.word	0x00004114
    8618:	04100000 	.word	0x04100000
    861c:	000005ec 	.word	0x000005ec
    8620:	0005ba16 	.word	0x0005ba16
    8624:	c7041000 	.word	0xc7041000
    8628:	13000005 	.word	0x13000005
    862c:	00006f01 	.word	0x00006f01
    8630:	00061600 	.word	0x00061600
    8634:	04511400 	.word	0x04511400
    8638:	f3140000 	.word	0xf3140000
    863c:	14000000 	.word	0x14000000
    8640:	0000006f 	.word	0x0000006f
    8644:	00004114 	.word	0x00004114
    8648:	04100000 	.word	0x04100000
    864c:	000005f7 	.word	0x000005f7
    8650:	00410113 	.word	0x00410113
    8654:	06310000 	.word	0x06310000
    8658:	51140000 	.word	0x51140000
    865c:	14000004 	.word	0x14000004
    8660:	000000f3 	.word	0x000000f3
    8664:	1c041000 	.word	0x1c041000
    8668:	08000006 	.word	0x08000006
    866c:	0000002c 	.word	0x0000002c
    8670:	00000647 	.word	0x00000647
    8674:	0000b509 	.word	0x0000b509
    8678:	08000200 	.word	0x08000200
    867c:	0000002c 	.word	0x0000002c
    8680:	00000657 	.word	0x00000657
    8684:	0000b509 	.word	0x0000b509
    8688:	05000000 	.word	0x05000000
    868c:	0000329f 	.word	0x0000329f
    8690:	f4010e04 	.word	0xf4010e04
    8694:	17000002 	.word	0x17000002
    8698:	000033ae 	.word	0x000033ae
    869c:	0113040c 	.word	0x0113040c
    86a0:	0000069e 	.word	0x0000069e
    86a4:	0032be15 	.word	0x0032be15
    86a8:	01140400 	.word	0x01140400
    86ac:	0000069e 	.word	0x0000069e
    86b0:	15002302 	.word	0x15002302
    86b4:	000031e2 	.word	0x000031e2
    86b8:	41011504 	.word	0x41011504
    86bc:	02000000 	.word	0x02000000
    86c0:	99150423 	.word	0x99150423
    86c4:	04000032 	.word	0x04000032
    86c8:	06a40116 	.word	0x06a40116
    86cc:	23020000 	.word	0x23020000
    86d0:	04100008 	.word	0x04100008
    86d4:	00000663 	.word	0x00000663
    86d8:	06570410 	.word	0x06570410
    86dc:	9b170000 	.word	0x9b170000
    86e0:	0e000030 	.word	0x0e000030
    86e4:	e5012e04 	.word	0xe5012e04
    86e8:	15000006 	.word	0x15000006
    86ec:	00003304 	.word	0x00003304
    86f0:	e5012f04 	.word	0xe5012f04
    86f4:	02000006 	.word	0x02000006
    86f8:	26150023 	.word	0x26150023
    86fc:	04000032 	.word	0x04000032
    8700:	06e50130 	.word	0x06e50130
    8704:	23020000 	.word	0x23020000
    8708:	334e1506 	.word	0x334e1506
    870c:	31040000 	.word	0x31040000
    8710:	00003a01 	.word	0x00003a01
    8714:	0c230200 	.word	0x0c230200
    8718:	003a0800 	.word	0x003a0800
    871c:	06f50000 	.word	0x06f50000
    8720:	b5090000 	.word	0xb5090000
    8724:	02000000 	.word	0x02000000
    8728:	04d01800 	.word	0x04d01800
    872c:	0815025f 	.word	0x0815025f
    8730:	92150000 	.word	0x92150000
    8734:	04000033 	.word	0x04000033
    8738:	00480260 	.word	0x00480260
    873c:	23020000 	.word	0x23020000
    8740:	33381500 	.word	0x33381500
    8744:	61040000 	.word	0x61040000
    8748:	0005b402 	.word	0x0005b402
    874c:	04230200 	.word	0x04230200
    8750:	0031fe15 	.word	0x0031fe15
    8754:	02620400 	.word	0x02620400
    8758:	00000815 	.word	0x00000815
    875c:	15082302 	.word	0x15082302
    8760:	000033ea 	.word	0x000033ea
    8764:	7c026304 	.word	0x7c026304
    8768:	02000001 	.word	0x02000001
    876c:	58152423 	.word	0x58152423
    8770:	04000032 	.word	0x04000032
    8774:	00410264 	.word	0x00410264
    8778:	23020000 	.word	0x23020000
    877c:	32b91548 	.word	0x32b91548
    8780:	65040000 	.word	0x65040000
    8784:	00005602 	.word	0x00005602
    8788:	50230200 	.word	0x50230200
    878c:	00340015 	.word	0x00340015
    8790:	02660400 	.word	0x02660400
    8794:	000006aa 	.word	0x000006aa
    8798:	15582302 	.word	0x15582302
    879c:	000032c4 	.word	0x000032c4
    87a0:	dd026704 	.word	0xdd026704
    87a4:	02000000 	.word	0x02000000
    87a8:	05156823 	.word	0x05156823
    87ac:	04000034 	.word	0x04000034
    87b0:	00dd0268 	.word	0x00dd0268
    87b4:	23020000 	.word	0x23020000
    87b8:	30e61570 	.word	0x30e61570
    87bc:	69040000 	.word	0x69040000
    87c0:	0000dd02 	.word	0x0000dd02
    87c4:	78230200 	.word	0x78230200
    87c8:	0033bd15 	.word	0x0033bd15
    87cc:	026a0400 	.word	0x026a0400
    87d0:	00000825 	.word	0x00000825
    87d4:	01802303 	.word	0x01802303
    87d8:	0031f215 	.word	0x0031f215
    87dc:	026b0400 	.word	0x026b0400
    87e0:	00000835 	.word	0x00000835
    87e4:	01882303 	.word	0x01882303
    87e8:	00335b15 	.word	0x00335b15
    87ec:	026c0400 	.word	0x026c0400
    87f0:	00000041 	.word	0x00000041
    87f4:	01a02303 	.word	0x01a02303
    87f8:	00317615 	.word	0x00317615
    87fc:	026d0400 	.word	0x026d0400
    8800:	000000dd 	.word	0x000000dd
    8804:	01a42303 	.word	0x01a42303
    8808:	0030d715 	.word	0x0030d715
    880c:	026e0400 	.word	0x026e0400
    8810:	000000dd 	.word	0x000000dd
    8814:	01ac2303 	.word	0x01ac2303
    8818:	00316515 	.word	0x00316515
    881c:	026f0400 	.word	0x026f0400
    8820:	000000dd 	.word	0x000000dd
    8824:	01b42303 	.word	0x01b42303
    8828:	0030ae15 	.word	0x0030ae15
    882c:	02700400 	.word	0x02700400
    8830:	000000dd 	.word	0x000000dd
    8834:	01bc2303 	.word	0x01bc2303
    8838:	0030bd15 	.word	0x0030bd15
    883c:	02710400 	.word	0x02710400
    8840:	000000dd 	.word	0x000000dd
    8844:	01c42303 	.word	0x01c42303
    8848:	05ba0800 	.word	0x05ba0800
    884c:	08250000 	.word	0x08250000
    8850:	b5090000 	.word	0xb5090000
    8854:	19000000 	.word	0x19000000
    8858:	05ba0800 	.word	0x05ba0800
    885c:	08350000 	.word	0x08350000
    8860:	b5090000 	.word	0xb5090000
    8864:	07000000 	.word	0x07000000
    8868:	05ba0800 	.word	0x05ba0800
    886c:	08450000 	.word	0x08450000
    8870:	b5090000 	.word	0xb5090000
    8874:	17000000 	.word	0x17000000
    8878:	04f01800 	.word	0x04f01800
    887c:	086d0277 	.word	0x086d0277
    8880:	3d150000 	.word	0x3d150000
    8884:	04000032 	.word	0x04000032
    8888:	086d0279 	.word	0x086d0279
    888c:	23020000 	.word	0x23020000
    8890:	33b41500 	.word	0x33b41500
    8894:	7a040000 	.word	0x7a040000
    8898:	00087d02 	.word	0x00087d02
    889c:	78230200 	.word	0x78230200
    88a0:	02ee0800 	.word	0x02ee0800
    88a4:	087d0000 	.word	0x087d0000
    88a8:	b5090000 	.word	0xb5090000
    88ac:	1d000000 	.word	0x1d000000
    88b0:	00480800 	.word	0x00480800
    88b4:	088d0000 	.word	0x088d0000
    88b8:	b5090000 	.word	0xb5090000
    88bc:	1d000000 	.word	0x1d000000
    88c0:	04f01900 	.word	0x04f01900
    88c4:	08af025d 	.word	0x08af025d
    88c8:	fd1a0000 	.word	0xfd1a0000
    88cc:	04000032 	.word	0x04000032
    88d0:	06f50272 	.word	0x06f50272
    88d4:	d71a0000 	.word	0xd71a0000
    88d8:	04000033 	.word	0x04000033
    88dc:	0845027b 	.word	0x0845027b
    88e0:	08000000 	.word	0x08000000
    88e4:	000005ba 	.word	0x000005ba
    88e8:	000008bf 	.word	0x000008bf
    88ec:	0000b509 	.word	0x0000b509
    88f0:	1b001800 	.word	0x1b001800
    88f4:	0008cb01 	.word	0x0008cb01
    88f8:	04511400 	.word	0x04511400
    88fc:	10000000 	.word	0x10000000
    8900:	0008bf04 	.word	0x0008bf04
    8904:	66041000 	.word	0x66041000
    8908:	1b000001 	.word	0x1b000001
    890c:	0008e301 	.word	0x0008e301
    8910:	00411400 	.word	0x00411400
    8914:	10000000 	.word	0x10000000
    8918:	0008e904 	.word	0x0008e904
    891c:	d7041000 	.word	0xd7041000
    8920:	08000008 	.word	0x08000008
    8924:	00000657 	.word	0x00000657
    8928:	000008ff 	.word	0x000008ff
    892c:	0000b509 	.word	0x0000b509
    8930:	1c000200 	.word	0x1c000200
    8934:	00003422 	.word	0x00003422
    8938:	04570c05 	.word	0x04570c05
    893c:	03050000 	.word	0x03050000
    8940:	00000000 	.word	0x00000000
    8944:	00336f1d 	.word	0x00336f1d
    8948:	51100500 	.word	0x51100500
    894c:	01000004 	.word	0x01000004
    8950:	00000305 	.word	0x00000305
    8954:	681d0000 	.word	0x681d0000
    8958:	05000033 	.word	0x05000033
    895c:	00093411 	.word	0x00093411
    8960:	03050100 	.word	0x03050100
    8964:	00000000 	.word	0x00000000
    8968:	00045116 	.word	0x00045116
    896c:	01420000 	.word	0x01420000
    8970:	00020000 	.word	0x00020000
    8974:	00001d1d 	.word	0x00001d1d
    8978:	00000104 	.word	0x00000104
    897c:	d7010000 	.word	0xd7010000
    8980:	2b000034 	.word	0x2b000034
    8984:	00000035 	.word	0x00000035
    8988:	00000000 	.word	0x00000000
    898c:	84000000 	.word	0x84000000
    8990:	0200001d 	.word	0x0200001d
    8994:	00a00601 	.word	0x00a00601
    8998:	01020000 	.word	0x01020000
    899c:	00009e08 	.word	0x00009e08
    89a0:	05020200 	.word	0x05020200
    89a4:	00000035 	.word	0x00000035
    89a8:	1f070202 	.word	0x1f070202
    89ac:	03000001 	.word	0x03000001
    89b0:	6e690504 	.word	0x6e690504
    89b4:	04020074 	.word	0x04020074
    89b8:	00301907 	.word	0x00301907
    89bc:	05080200 	.word	0x05080200
    89c0:	00002f95 	.word	0x00002f95
    89c4:	0f070802 	.word	0x0f070802
    89c8:	02000030 	.word	0x02000030
    89cc:	2f9a0504 	.word	0x2f9a0504
    89d0:	04040000 	.word	0x04040000
    89d4:	34ab0507 	.word	0x34ab0507
    89d8:	d6020000 	.word	0xd6020000
    89dc:	00000048 	.word	0x00000048
    89e0:	14070402 	.word	0x14070402
    89e4:	02000030 	.word	0x02000030
    89e8:	00a70801 	.word	0x00a70801
    89ec:	01060000 	.word	0x01060000
    89f0:	00003560 	.word	0x00003560
    89f4:	00013201 	.word	0x00013201
    89f8:	00000000 	.word	0x00000000
    89fc:	d3000000 	.word	0xd3000000
    8a00:	b200002d 	.word	0xb200002d
    8a04:	07000000 	.word	0x07000000
    8a08:	0000330c 	.word	0x0000330c
    8a0c:	00673301 	.word	0x00673301
    8a10:	55010000 	.word	0x55010000
    8a14:	01006908 	.word	0x01006908
    8a18:	00006734 	.word	0x00006734
    8a1c:	00540100 	.word	0x00540100
    8a20:	35190106 	.word	0x35190106
    8a24:	20010000 	.word	0x20010000
    8a28:	00000001 	.word	0x00000001
    8a2c:	00000000 	.word	0x00000000
    8a30:	002df200 	.word	0x002df200
    8a34:	0000e400 	.word	0x0000e400
    8a38:	330c0700 	.word	0x330c0700
    8a3c:	21010000 	.word	0x21010000
    8a40:	00000067 	.word	0x00000067
    8a44:	69085501 	.word	0x69085501
    8a48:	67220100 	.word	0x67220100
    8a4c:	01000000 	.word	0x01000000
    8a50:	f1090054 	.word	0xf1090054
    8a54:	ef000000 	.word	0xef000000
    8a58:	0a000000 	.word	0x0a000000
    8a5c:	0c010b00 	.word	0x0c010b00
    8a60:	0000ef04 	.word	0x0000ef04
    8a64:	35720d00 	.word	0x35720d00
    8a68:	13010000 	.word	0x13010000
    8a6c:	000000e4 	.word	0x000000e4
    8a70:	c30d0101 	.word	0xc30d0101
    8a74:	01000034 	.word	0x01000034
    8a78:	0000e414 	.word	0x0000e414
    8a7c:	0d010100 	.word	0x0d010100
    8a80:	00003588 	.word	0x00003588
    8a84:	00e41501 	.word	0x00e41501
    8a88:	01010000 	.word	0x01010000
    8a8c:	0035080d 	.word	0x0035080d
    8a90:	e4160100 	.word	0xe4160100
    8a94:	01000000 	.word	0x01000000
    8a98:	34980d01 	.word	0x34980d01
    8a9c:	17010000 	.word	0x17010000
    8aa0:	000000e4 	.word	0x000000e4
    8aa4:	b20d0101 	.word	0xb20d0101
    8aa8:	01000034 	.word	0x01000034
    8aac:	0000e418 	.word	0x0000e418
    8ab0:	00010100 	.word	0x00010100
    8ab4:	0000010f 	.word	0x0000010f
    8ab8:	1dc10002 	.word	0x1dc10002
    8abc:	01040000 	.word	0x01040000
    8ac0:	00000000 	.word	0x00000000
    8ac4:	0035df01 	.word	0x0035df01
    8ac8:	0035a800 	.word	0x0035a800
	...
    8ad4:	001e2a00 	.word	0x001e2a00
    8ad8:	06010200 	.word	0x06010200
    8adc:	000000a0 	.word	0x000000a0
    8ae0:	9e080102 	.word	0x9e080102
    8ae4:	02000000 	.word	0x02000000
    8ae8:	00350502 	.word	0x00350502
    8aec:	02020000 	.word	0x02020000
    8af0:	00011f07 	.word	0x00011f07
    8af4:	05040300 	.word	0x05040300
    8af8:	00746e69 	.word	0x00746e69
    8afc:	19070402 	.word	0x19070402
    8b00:	02000030 	.word	0x02000030
    8b04:	2f950508 	.word	0x2f950508
    8b08:	08020000 	.word	0x08020000
    8b0c:	00300f07 	.word	0x00300f07
    8b10:	05040200 	.word	0x05040200
    8b14:	00002f9a 	.word	0x00002f9a
    8b18:	05070404 	.word	0x05070404
    8b1c:	07040204 	.word	0x07040204
    8b20:	00003014 	.word	0x00003014
    8b24:	00760406 	.word	0x00760406
    8b28:	01020000 	.word	0x01020000
    8b2c:	0000a708 	.word	0x0000a708
    8b30:	34ab0700 	.word	0x34ab0700
    8b34:	d6020000 	.word	0xd6020000
    8b38:	00000048 	.word	0x00000048
    8b3c:	36140108 	.word	0x36140108
    8b40:	2f010000 	.word	0x2f010000
    8b44:	00006701 	.word	0x00006701
	...
    8b50:	002e1100 	.word	0x002e1100
    8b54:	00010c00 	.word	0x00010c00
    8b58:	006d0900 	.word	0x006d0900
    8b5c:	00672b01 	.word	0x00672b01
    8b60:	2e300000 	.word	0x2e300000
    8b64:	63090000 	.word	0x63090000
    8b68:	412b0100 	.word	0x412b0100
    8b6c:	64000000 	.word	0x64000000
    8b70:	0900002e 	.word	0x0900002e
    8b74:	2b01006e 	.word	0x2b01006e
    8b78:	0000007d 	.word	0x0000007d
    8b7c:	00002e8d 	.word	0x00002e8d
    8b80:	0100730a 	.word	0x0100730a
    8b84:	0000703a 	.word	0x0000703a
    8b88:	002ec100 	.word	0x002ec100
    8b8c:	00690b00 	.word	0x00690b00
    8b90:	00413b01 	.word	0x00413b01
    8b94:	1b0c0000 	.word	0x1b0c0000
    8b98:	01000036 	.word	0x01000036
    8b9c:	0000693c 	.word	0x0000693c
    8ba0:	002edf00 	.word	0x002edf00
    8ba4:	359b0c00 	.word	0x359b0c00
    8ba8:	3d010000 	.word	0x3d010000
    8bac:	0000010c 	.word	0x0000010c
    8bb0:	00002f08 	.word	0x00002f08
    8bb4:	0100640d 	.word	0x0100640d
    8bb8:	0000483e 	.word	0x0000483e
    8bbc:	00550100 	.word	0x00550100
    8bc0:	00690406 	.word	0x00690406
    8bc4:	a1000000 	.word	0xa1000000
    8bc8:	02000009 	.word	0x02000009
    8bcc:	001e7300 	.word	0x001e7300
    8bd0:	00010400 	.word	0x00010400
    8bd4:	01000000 	.word	0x01000000
    8bd8:	00003622 	.word	0x00003622
    8bdc:	00002fa3 	.word	0x00002fa3
	...
    8be8:	00001f06 	.word	0x00001f06
    8bec:	69050402 	.word	0x69050402
    8bf0:	0300746e 	.word	0x0300746e
    8bf4:	30190704 	.word	0x30190704
    8bf8:	01030000 	.word	0x01030000
    8bfc:	0000a006 	.word	0x0000a006
    8c00:	08010300 	.word	0x08010300
    8c04:	0000009e 	.word	0x0000009e
    8c08:	35050203 	.word	0x35050203
    8c0c:	03000000 	.word	0x03000000
    8c10:	011f0702 	.word	0x011f0702
    8c14:	08030000 	.word	0x08030000
    8c18:	002f9505 	.word	0x002f9505
    8c1c:	07080300 	.word	0x07080300
    8c20:	0000300f 	.word	0x0000300f
    8c24:	00327104 	.word	0x00327104
    8c28:	25070200 	.word	0x25070200
    8c2c:	03000000 	.word	0x03000000
    8c30:	2f9a0504 	.word	0x2f9a0504
    8c34:	20040000 	.word	0x20040000
    8c38:	03000033 	.word	0x03000033
    8c3c:	0000682c 	.word	0x0000682c
    8c40:	32190500 	.word	0x32190500
    8c44:	63040000 	.word	0x63040000
    8c48:	00002c01 	.word	0x00002c01
    8c4c:	03040600 	.word	0x03040600
    8c50:	0000a547 	.word	0x0000a547
    8c54:	32130700 	.word	0x32130700
    8c58:	48030000 	.word	0x48030000
    8c5c:	0000007a 	.word	0x0000007a
    8c60:	0031c507 	.word	0x0031c507
    8c64:	a5490300 	.word	0xa5490300
    8c68:	00000000 	.word	0x00000000
    8c6c:	00003a08 	.word	0x00003a08
    8c70:	0000b500 	.word	0x0000b500
    8c74:	00b50900 	.word	0x00b50900
    8c78:	00030000 	.word	0x00030000
    8c7c:	0b07040a 	.word	0x0b07040a
    8c80:	dd440308 	.word	0xdd440308
    8c84:	0c000000 	.word	0x0c000000
    8c88:	0000330a 	.word	0x0000330a
    8c8c:	00254503 	.word	0x00254503
    8c90:	23020000 	.word	0x23020000
    8c94:	33120c00 	.word	0x33120c00
    8c98:	4a030000 	.word	0x4a030000
    8c9c:	00000086 	.word	0x00000086
    8ca0:	00042302 	.word	0x00042302
    8ca4:	0032a604 	.word	0x0032a604
    8ca8:	b84b0300 	.word	0xb84b0300
    8cac:	04000000 	.word	0x04000000
    8cb0:	00003197 	.word	0x00003197
    8cb4:	005d4f03 	.word	0x005d4f03
    8cb8:	040d0000 	.word	0x040d0000
    8cbc:	00335304 	.word	0x00335304
    8cc0:	00150500 	.word	0x00150500
    8cc4:	03000001 	.word	0x03000001
    8cc8:	30140704 	.word	0x30140704
    8ccc:	a80e0000 	.word	0xa80e0000
    8cd0:	18000031 	.word	0x18000031
    8cd4:	01662d05 	.word	0x01662d05
    8cd8:	be0c0000 	.word	0xbe0c0000
    8cdc:	05000032 	.word	0x05000032
    8ce0:	0001662e 	.word	0x0001662e
    8ce4:	00230200 	.word	0x00230200
    8ce8:	006b5f0f 	.word	0x006b5f0f
    8cec:	00252f05 	.word	0x00252f05
    8cf0:	23020000 	.word	0x23020000
    8cf4:	32f50c04 	.word	0x32f50c04
    8cf8:	2f050000 	.word	0x2f050000
    8cfc:	00000025 	.word	0x00000025
    8d00:	0c082302 	.word	0x0c082302
    8d04:	00003191 	.word	0x00003191
    8d08:	00252f05 	.word	0x00252f05
    8d0c:	23020000 	.word	0x23020000
    8d10:	339f0c0c 	.word	0x339f0c0c
    8d14:	2f050000 	.word	0x2f050000
    8d18:	00000025 	.word	0x00000025
    8d1c:	0f102302 	.word	0x0f102302
    8d20:	0500785f 	.word	0x0500785f
    8d24:	00016c30 	.word	0x00016c30
    8d28:	14230200 	.word	0x14230200
    8d2c:	07041000 	.word	0x07041000
    8d30:	08000001 	.word	0x08000001
    8d34:	000000f5 	.word	0x000000f5
    8d38:	0000017c 	.word	0x0000017c
    8d3c:	0000b509 	.word	0x0000b509
    8d40:	0e000000 	.word	0x0e000000
    8d44:	000031c0 	.word	0x000031c0
    8d48:	07350524 	.word	0x07350524
    8d4c:	0c000002 	.word	0x0c000002
    8d50:	000030f4 	.word	0x000030f4
    8d54:	00253605 	.word	0x00253605
    8d58:	23020000 	.word	0x23020000
    8d5c:	332f0c00 	.word	0x332f0c00
    8d60:	37050000 	.word	0x37050000
    8d64:	00000025 	.word	0x00000025
    8d68:	0c042302 	.word	0x0c042302
    8d6c:	00003109 	.word	0x00003109
    8d70:	00253805 	.word	0x00253805
    8d74:	23020000 	.word	0x23020000
    8d78:	34180c08 	.word	0x34180c08
    8d7c:	39050000 	.word	0x39050000
    8d80:	00000025 	.word	0x00000025
    8d84:	0c0c2302 	.word	0x0c0c2302
    8d88:	00003244 	.word	0x00003244
    8d8c:	00253a05 	.word	0x00253a05
    8d90:	23020000 	.word	0x23020000
    8d94:	32330c10 	.word	0x32330c10
    8d98:	3b050000 	.word	0x3b050000
    8d9c:	00000025 	.word	0x00000025
    8da0:	0c142302 	.word	0x0c142302
    8da4:	000033a4 	.word	0x000033a4
    8da8:	00253c05 	.word	0x00253c05
    8dac:	23020000 	.word	0x23020000
    8db0:	32880c18 	.word	0x32880c18
    8db4:	3d050000 	.word	0x3d050000
    8db8:	00000025 	.word	0x00000025
    8dbc:	0c1c2302 	.word	0x0c1c2302
    8dc0:	000033df 	.word	0x000033df
    8dc4:	00253e05 	.word	0x00253e05
    8dc8:	23020000 	.word	0x23020000
    8dcc:	18110020 	.word	0x18110020
    8dd0:	08000031 	.word	0x08000031
    8dd4:	50470501 	.word	0x50470501
    8dd8:	0c000002 	.word	0x0c000002
    8ddc:	00003184 	.word	0x00003184
    8de0:	02504805 	.word	0x02504805
    8de4:	23020000 	.word	0x23020000
    8de8:	30560c00 	.word	0x30560c00
    8dec:	49050000 	.word	0x49050000
    8df0:	00000250 	.word	0x00000250
    8df4:	01802303 	.word	0x01802303
    8df8:	0033450c 	.word	0x0033450c
    8dfc:	f54b0500 	.word	0xf54b0500
    8e00:	03000000 	.word	0x03000000
    8e04:	0c028023 	.word	0x0c028023
    8e08:	0000313d 	.word	0x0000313d
    8e0c:	00f54e05 	.word	0x00f54e05
    8e10:	23030000 	.word	0x23030000
    8e14:	08000284 	.word	0x08000284
    8e18:	000000f3 	.word	0x000000f3
    8e1c:	00000260 	.word	0x00000260
    8e20:	0000b509 	.word	0x0000b509
    8e24:	11001f00 	.word	0x11001f00
    8e28:	0000304e 	.word	0x0000304e
    8e2c:	59050190 	.word	0x59050190
    8e30:	000002a7 	.word	0x000002a7
    8e34:	0032be0c 	.word	0x0032be0c
    8e38:	a75a0500 	.word	0xa75a0500
    8e3c:	02000002 	.word	0x02000002
    8e40:	d60c0023 	.word	0xd60c0023
    8e44:	05000032 	.word	0x05000032
    8e48:	0000255b 	.word	0x0000255b
    8e4c:	04230200 	.word	0x04230200
    8e50:	00318c0c 	.word	0x00318c0c
    8e54:	ad5d0500 	.word	0xad5d0500
    8e58:	02000002 	.word	0x02000002
    8e5c:	180c0823 	.word	0x180c0823
    8e60:	05000031 	.word	0x05000031
    8e64:	0002075e 	.word	0x0002075e
    8e68:	88230300 	.word	0x88230300
    8e6c:	04100001 	.word	0x04100001
    8e70:	00000260 	.word	0x00000260
    8e74:	0002bf08 	.word	0x0002bf08
    8e78:	0002bd00 	.word	0x0002bd00
    8e7c:	00b50900 	.word	0x00b50900
    8e80:	001f0000 	.word	0x001f0000
    8e84:	04100112 	.word	0x04100112
    8e88:	000002bd 	.word	0x000002bd
    8e8c:	0032920e 	.word	0x0032920e
    8e90:	69050800 	.word	0x69050800
    8e94:	000002ee 	.word	0x000002ee
    8e98:	0031030c 	.word	0x0031030c
    8e9c:	ee6a0500 	.word	0xee6a0500
    8ea0:	02000002 	.word	0x02000002
    8ea4:	950c0023 	.word	0x950c0023
    8ea8:	05000030 	.word	0x05000030
    8eac:	0000256b 	.word	0x0000256b
    8eb0:	04230200 	.word	0x04230200
    8eb4:	3a041000 	.word	0x3a041000
    8eb8:	0e000000 	.word	0x0e000000
    8ebc:	000032b1 	.word	0x000032b1
    8ec0:	32a9055c 	.word	0x32a9055c
    8ec4:	0f000004 	.word	0x0f000004
    8ec8:	0500705f 	.word	0x0500705f
    8ecc:	0002eeaa 	.word	0x0002eeaa
    8ed0:	00230200 	.word	0x00230200
    8ed4:	00725f0f 	.word	0x00725f0f
    8ed8:	0025ab05 	.word	0x0025ab05
    8edc:	23020000 	.word	0x23020000
    8ee0:	775f0f04 	.word	0x775f0f04
    8ee4:	25ac0500 	.word	0x25ac0500
    8ee8:	02000000 	.word	0x02000000
    8eec:	360c0823 	.word	0x360c0823
    8ef0:	05000031 	.word	0x05000031
    8ef4:	000041ad 	.word	0x000041ad
    8ef8:	0c230200 	.word	0x0c230200
    8efc:	0031dc0c 	.word	0x0031dc0c
    8f00:	41ae0500 	.word	0x41ae0500
    8f04:	02000000 	.word	0x02000000
    8f08:	5f0f0e23 	.word	0x5f0f0e23
    8f0c:	05006662 	.word	0x05006662
    8f10:	0002c5af 	.word	0x0002c5af
    8f14:	10230200 	.word	0x10230200
    8f18:	0030ce0c 	.word	0x0030ce0c
    8f1c:	25b00500 	.word	0x25b00500
    8f20:	02000000 	.word	0x02000000
    8f24:	260c1823 	.word	0x260c1823
    8f28:	05000031 	.word	0x05000031
    8f2c:	0000f3b7 	.word	0x0000f3b7
    8f30:	1c230200 	.word	0x1c230200
    8f34:	0031b00c 	.word	0x0031b00c
    8f38:	c1b90500 	.word	0xc1b90500
    8f3c:	02000005 	.word	0x02000005
    8f40:	2c0c2023 	.word	0x2c0c2023
    8f44:	05000032 	.word	0x05000032
    8f48:	0005f1bb 	.word	0x0005f1bb
    8f4c:	24230200 	.word	0x24230200
    8f50:	00331a0c 	.word	0x00331a0c
    8f54:	16bd0500 	.word	0x16bd0500
    8f58:	02000006 	.word	0x02000006
    8f5c:	f90c2823 	.word	0xf90c2823
    8f60:	05000033 	.word	0x05000033
    8f64:	000631be 	.word	0x000631be
    8f68:	2c230200 	.word	0x2c230200
    8f6c:	62755f0f 	.word	0x62755f0f
    8f70:	c5c10500 	.word	0xc5c10500
    8f74:	02000002 	.word	0x02000002
    8f78:	5f0f3023 	.word	0x5f0f3023
    8f7c:	05007075 	.word	0x05007075
    8f80:	0002eec2 	.word	0x0002eec2
    8f84:	38230200 	.word	0x38230200
    8f88:	72755f0f 	.word	0x72755f0f
    8f8c:	25c30500 	.word	0x25c30500
    8f90:	02000000 	.word	0x02000000
    8f94:	fd0c3c23 	.word	0xfd0c3c23
    8f98:	05000030 	.word	0x05000030
    8f9c:	000637c6 	.word	0x000637c6
    8fa0:	40230200 	.word	0x40230200
    8fa4:	0033d10c 	.word	0x0033d10c
    8fa8:	47c70500 	.word	0x47c70500
    8fac:	02000006 	.word	0x02000006
    8fb0:	5f0f4323 	.word	0x5f0f4323
    8fb4:	0500626c 	.word	0x0500626c
    8fb8:	0002c5ca 	.word	0x0002c5ca
    8fbc:	44230200 	.word	0x44230200
    8fc0:	00314c0c 	.word	0x00314c0c
    8fc4:	25cd0500 	.word	0x25cd0500
    8fc8:	02000000 	.word	0x02000000
    8fcc:	5d0c4c23 	.word	0x5d0c4c23
    8fd0:	05000031 	.word	0x05000031
    8fd4:	000025ce 	.word	0x000025ce
    8fd8:	50230200 	.word	0x50230200
    8fdc:	0034280c 	.word	0x0034280c
    8fe0:	51d10500 	.word	0x51d10500
    8fe4:	02000004 	.word	0x02000004
    8fe8:	200c5423 	.word	0x200c5423
    8fec:	05000032 	.word	0x05000032
    8ff0:	0000e8d5 	.word	0x0000e8d5
    8ff4:	58230200 	.word	0x58230200
    8ff8:	25011300 	.word	0x25011300
    8ffc:	51000000 	.word	0x51000000
    9000:	14000004 	.word	0x14000004
    9004:	00000451 	.word	0x00000451
    9008:	0000f314 	.word	0x0000f314
    900c:	05b41400 	.word	0x05b41400
    9010:	25140000 	.word	0x25140000
    9014:	00000000 	.word	0x00000000
    9018:	04570410 	.word	0x04570410
    901c:	fd110000 	.word	0xfd110000
    9020:	00000032 	.word	0x00000032
    9024:	b4250504 	.word	0xb4250504
    9028:	15000005 	.word	0x15000005
    902c:	00003328 	.word	0x00003328
    9030:	25024105 	.word	0x25024105
    9034:	02000000 	.word	0x02000000
    9038:	45150023 	.word	0x45150023
    903c:	05000031 	.word	0x05000031
    9040:	06a40246 	.word	0x06a40246
    9044:	23020000 	.word	0x23020000
    9048:	31cc1504 	.word	0x31cc1504
    904c:	46050000 	.word	0x46050000
    9050:	0006a402 	.word	0x0006a402
    9054:	08230200 	.word	0x08230200
    9058:	0031a015 	.word	0x0031a015
    905c:	02460500 	.word	0x02460500
    9060:	000006a4 	.word	0x000006a4
    9064:	150c2302 	.word	0x150c2302
    9068:	000032d1 	.word	0x000032d1
    906c:	25024805 	.word	0x25024805
    9070:	02000000 	.word	0x02000000
    9074:	a3151023 	.word	0xa3151023
    9078:	05000030 	.word	0x05000030
    907c:	08af0249 	.word	0x08af0249
    9080:	23020000 	.word	0x23020000
    9084:	337b1514 	.word	0x337b1514
    9088:	4b050000 	.word	0x4b050000
    908c:	00002502 	.word	0x00002502
    9090:	30230200 	.word	0x30230200
    9094:	0032db15 	.word	0x0032db15
    9098:	024c0500 	.word	0x024c0500
    909c:	000005e6 	.word	0x000005e6
    90a0:	15342302 	.word	0x15342302
    90a4:	0000324d 	.word	0x0000324d
    90a8:	25024e05 	.word	0x25024e05
    90ac:	02000000 	.word	0x02000000
    90b0:	eb153823 	.word	0xeb153823
    90b4:	05000032 	.word	0x05000032
    90b8:	08cb0250 	.word	0x08cb0250
    90bc:	23020000 	.word	0x23020000
    90c0:	320b153c 	.word	0x320b153c
    90c4:	53050000 	.word	0x53050000
    90c8:	00016602 	.word	0x00016602
    90cc:	40230200 	.word	0x40230200
    90d0:	0031b615 	.word	0x0031b615
    90d4:	02540500 	.word	0x02540500
    90d8:	00000025 	.word	0x00000025
    90dc:	15442302 	.word	0x15442302
    90e0:	00003413 	.word	0x00003413
    90e4:	66025505 	.word	0x66025505
    90e8:	02000001 	.word	0x02000001
    90ec:	67154823 	.word	0x67154823
    90f0:	05000032 	.word	0x05000032
    90f4:	08d10256 	.word	0x08d10256
    90f8:	23020000 	.word	0x23020000
    90fc:	31d4154c 	.word	0x31d4154c
    9100:	59050000 	.word	0x59050000
    9104:	00002502 	.word	0x00002502
    9108:	50230200 	.word	0x50230200
    910c:	00315515 	.word	0x00315515
    9110:	025a0500 	.word	0x025a0500
    9114:	000005b4 	.word	0x000005b4
    9118:	15542302 	.word	0x15542302
    911c:	00003283 	.word	0x00003283
    9120:	8d027c05 	.word	0x8d027c05
    9124:	02000008 	.word	0x02000008
    9128:	4e155823 	.word	0x4e155823
    912c:	05000030 	.word	0x05000030
    9130:	02a7027f 	.word	0x02a7027f
    9134:	23030000 	.word	0x23030000
    9138:	e91502c8 	.word	0xe91502c8
    913c:	05000031 	.word	0x05000031
    9140:	02600280 	.word	0x02600280
    9144:	23030000 	.word	0x23030000
    9148:	c71502cc 	.word	0xc71502cc
    914c:	05000033 	.word	0x05000033
    9150:	08e30283 	.word	0x08e30283
    9154:	23030000 	.word	0x23030000
    9158:	2e1505dc 	.word	0x2e1505dc
    915c:	05000031 	.word	0x05000031
    9160:	06630288 	.word	0x06630288
    9164:	23030000 	.word	0x23030000
    9168:	131505e0 	.word	0x131505e0
    916c:	05000031 	.word	0x05000031
    9170:	08ef0289 	.word	0x08ef0289
    9174:	23030000 	.word	0x23030000
    9178:	100005ec 	.word	0x100005ec
    917c:	0005ba04 	.word	0x0005ba04
    9180:	08010300 	.word	0x08010300
    9184:	000000a7 	.word	0x000000a7
    9188:	04320410 	.word	0x04320410
    918c:	01130000 	.word	0x01130000
    9190:	00000025 	.word	0x00000025
    9194:	000005e6 	.word	0x000005e6
    9198:	00045114 	.word	0x00045114
    919c:	00f31400 	.word	0x00f31400
    91a0:	e6140000 	.word	0xe6140000
    91a4:	14000005 	.word	0x14000005
    91a8:	00000025 	.word	0x00000025
    91ac:	ec041000 	.word	0xec041000
    91b0:	16000005 	.word	0x16000005
    91b4:	000005ba 	.word	0x000005ba
    91b8:	05c70410 	.word	0x05c70410
    91bc:	01130000 	.word	0x01130000
    91c0:	0000006f 	.word	0x0000006f
    91c4:	00000616 	.word	0x00000616
    91c8:	00045114 	.word	0x00045114
    91cc:	00f31400 	.word	0x00f31400
    91d0:	6f140000 	.word	0x6f140000
    91d4:	14000000 	.word	0x14000000
    91d8:	00000025 	.word	0x00000025
    91dc:	f7041000 	.word	0xf7041000
    91e0:	13000005 	.word	0x13000005
    91e4:	00002501 	.word	0x00002501
    91e8:	00063100 	.word	0x00063100
    91ec:	04511400 	.word	0x04511400
    91f0:	f3140000 	.word	0xf3140000
    91f4:	00000000 	.word	0x00000000
    91f8:	061c0410 	.word	0x061c0410
    91fc:	3a080000 	.word	0x3a080000
    9200:	47000000 	.word	0x47000000
    9204:	09000006 	.word	0x09000006
    9208:	000000b5 	.word	0x000000b5
    920c:	3a080002 	.word	0x3a080002
    9210:	57000000 	.word	0x57000000
    9214:	09000006 	.word	0x09000006
    9218:	000000b5 	.word	0x000000b5
    921c:	9f050000 	.word	0x9f050000
    9220:	05000032 	.word	0x05000032
    9224:	02f4010e 	.word	0x02f4010e
    9228:	ae170000 	.word	0xae170000
    922c:	0c000033 	.word	0x0c000033
    9230:	9e011305 	.word	0x9e011305
    9234:	15000006 	.word	0x15000006
    9238:	000032be 	.word	0x000032be
    923c:	9e011405 	.word	0x9e011405
    9240:	02000006 	.word	0x02000006
    9244:	e2150023 	.word	0xe2150023
    9248:	05000031 	.word	0x05000031
    924c:	00250115 	.word	0x00250115
    9250:	23020000 	.word	0x23020000
    9254:	32991504 	.word	0x32991504
    9258:	16050000 	.word	0x16050000
    925c:	0006a401 	.word	0x0006a401
    9260:	08230200 	.word	0x08230200
    9264:	63041000 	.word	0x63041000
    9268:	10000006 	.word	0x10000006
    926c:	00065704 	.word	0x00065704
    9270:	309b1700 	.word	0x309b1700
    9274:	050e0000 	.word	0x050e0000
    9278:	06e5012e 	.word	0x06e5012e
    927c:	04150000 	.word	0x04150000
    9280:	05000033 	.word	0x05000033
    9284:	06e5012f 	.word	0x06e5012f
    9288:	23020000 	.word	0x23020000
    928c:	32261500 	.word	0x32261500
    9290:	30050000 	.word	0x30050000
    9294:	0006e501 	.word	0x0006e501
    9298:	06230200 	.word	0x06230200
    929c:	00334e15 	.word	0x00334e15
    92a0:	01310500 	.word	0x01310500
    92a4:	00000048 	.word	0x00000048
    92a8:	000c2302 	.word	0x000c2302
    92ac:	00004808 	.word	0x00004808
    92b0:	0006f500 	.word	0x0006f500
    92b4:	00b50900 	.word	0x00b50900
    92b8:	00020000 	.word	0x00020000
    92bc:	5f05d018 	.word	0x5f05d018
    92c0:	00081502 	.word	0x00081502
    92c4:	33921500 	.word	0x33921500
    92c8:	60050000 	.word	0x60050000
    92cc:	00002c02 	.word	0x00002c02
    92d0:	00230200 	.word	0x00230200
    92d4:	00333815 	.word	0x00333815
    92d8:	02610500 	.word	0x02610500
    92dc:	000005b4 	.word	0x000005b4
    92e0:	15042302 	.word	0x15042302
    92e4:	000031fe 	.word	0x000031fe
    92e8:	15026205 	.word	0x15026205
    92ec:	02000008 	.word	0x02000008
    92f0:	ea150823 	.word	0xea150823
    92f4:	05000033 	.word	0x05000033
    92f8:	017c0263 	.word	0x017c0263
    92fc:	23020000 	.word	0x23020000
    9300:	32581524 	.word	0x32581524
    9304:	64050000 	.word	0x64050000
    9308:	00002502 	.word	0x00002502
    930c:	48230200 	.word	0x48230200
    9310:	0032b915 	.word	0x0032b915
    9314:	02650500 	.word	0x02650500
    9318:	00000056 	.word	0x00000056
    931c:	15502302 	.word	0x15502302
    9320:	00003400 	.word	0x00003400
    9324:	aa026605 	.word	0xaa026605
    9328:	02000006 	.word	0x02000006
    932c:	c4155823 	.word	0xc4155823
    9330:	05000032 	.word	0x05000032
    9334:	00dd0267 	.word	0x00dd0267
    9338:	23020000 	.word	0x23020000
    933c:	34051568 	.word	0x34051568
    9340:	68050000 	.word	0x68050000
    9344:	0000dd02 	.word	0x0000dd02
    9348:	70230200 	.word	0x70230200
    934c:	0030e615 	.word	0x0030e615
    9350:	02690500 	.word	0x02690500
    9354:	000000dd 	.word	0x000000dd
    9358:	15782302 	.word	0x15782302
    935c:	000033bd 	.word	0x000033bd
    9360:	25026a05 	.word	0x25026a05
    9364:	03000008 	.word	0x03000008
    9368:	15018023 	.word	0x15018023
    936c:	000031f2 	.word	0x000031f2
    9370:	35026b05 	.word	0x35026b05
    9374:	03000008 	.word	0x03000008
    9378:	15018823 	.word	0x15018823
    937c:	0000335b 	.word	0x0000335b
    9380:	25026c05 	.word	0x25026c05
    9384:	03000000 	.word	0x03000000
    9388:	1501a023 	.word	0x1501a023
    938c:	00003176 	.word	0x00003176
    9390:	dd026d05 	.word	0xdd026d05
    9394:	03000000 	.word	0x03000000
    9398:	1501a423 	.word	0x1501a423
    939c:	000030d7 	.word	0x000030d7
    93a0:	dd026e05 	.word	0xdd026e05
    93a4:	03000000 	.word	0x03000000
    93a8:	1501ac23 	.word	0x1501ac23
    93ac:	00003165 	.word	0x00003165
    93b0:	dd026f05 	.word	0xdd026f05
    93b4:	03000000 	.word	0x03000000
    93b8:	1501b423 	.word	0x1501b423
    93bc:	000030ae 	.word	0x000030ae
    93c0:	dd027005 	.word	0xdd027005
    93c4:	03000000 	.word	0x03000000
    93c8:	1501bc23 	.word	0x1501bc23
    93cc:	000030bd 	.word	0x000030bd
    93d0:	dd027105 	.word	0xdd027105
    93d4:	03000000 	.word	0x03000000
    93d8:	0001c423 	.word	0x0001c423
    93dc:	0005ba08 	.word	0x0005ba08
    93e0:	00082500 	.word	0x00082500
    93e4:	00b50900 	.word	0x00b50900
    93e8:	00190000 	.word	0x00190000
    93ec:	0005ba08 	.word	0x0005ba08
    93f0:	00083500 	.word	0x00083500
    93f4:	00b50900 	.word	0x00b50900
    93f8:	00070000 	.word	0x00070000
    93fc:	0005ba08 	.word	0x0005ba08
    9400:	00084500 	.word	0x00084500
    9404:	00b50900 	.word	0x00b50900
    9408:	00170000 	.word	0x00170000
    940c:	7705f018 	.word	0x7705f018
    9410:	00086d02 	.word	0x00086d02
    9414:	323d1500 	.word	0x323d1500
    9418:	79050000 	.word	0x79050000
    941c:	00086d02 	.word	0x00086d02
    9420:	00230200 	.word	0x00230200
    9424:	0033b415 	.word	0x0033b415
    9428:	027a0500 	.word	0x027a0500
    942c:	0000087d 	.word	0x0000087d
    9430:	00782302 	.word	0x00782302
    9434:	0002ee08 	.word	0x0002ee08
    9438:	00087d00 	.word	0x00087d00
    943c:	00b50900 	.word	0x00b50900
    9440:	001d0000 	.word	0x001d0000
    9444:	00002c08 	.word	0x00002c08
    9448:	00088d00 	.word	0x00088d00
    944c:	00b50900 	.word	0x00b50900
    9450:	001d0000 	.word	0x001d0000
    9454:	5d05f019 	.word	0x5d05f019
    9458:	0008af02 	.word	0x0008af02
    945c:	32fd1a00 	.word	0x32fd1a00
    9460:	72050000 	.word	0x72050000
    9464:	0006f502 	.word	0x0006f502
    9468:	33d71a00 	.word	0x33d71a00
    946c:	7b050000 	.word	0x7b050000
    9470:	00084502 	.word	0x00084502
    9474:	ba080000 	.word	0xba080000
    9478:	bf000005 	.word	0xbf000005
    947c:	09000008 	.word	0x09000008
    9480:	000000b5 	.word	0x000000b5
    9484:	011b0018 	.word	0x011b0018
    9488:	000008cb 	.word	0x000008cb
    948c:	00045114 	.word	0x00045114
    9490:	04100000 	.word	0x04100000
    9494:	000008bf 	.word	0x000008bf
    9498:	01660410 	.word	0x01660410
    949c:	011b0000 	.word	0x011b0000
    94a0:	000008e3 	.word	0x000008e3
    94a4:	00002514 	.word	0x00002514
    94a8:	04100000 	.word	0x04100000
    94ac:	000008e9 	.word	0x000008e9
    94b0:	08d70410 	.word	0x08d70410
    94b4:	57080000 	.word	0x57080000
    94b8:	ff000006 	.word	0xff000006
    94bc:	09000008 	.word	0x09000008
    94c0:	000000b5 	.word	0x000000b5
    94c4:	3b1c0002 	.word	0x3b1c0002
    94c8:	01000030 	.word	0x01000030
    94cc:	091e0606 	.word	0x091e0606
    94d0:	4a1d0000 	.word	0x4a1d0000
    94d4:	00000030 	.word	0x00000030
    94d8:	00302f1d 	.word	0x00302f1d
    94dc:	261d0100 	.word	0x261d0100
    94e0:	02000030 	.word	0x02000030
    94e4:	5e011e00 	.word	0x5e011e00
    94e8:	01000036 	.word	0x01000036
    94ec:	00250117 	.word	0x00250117
	...
    94f8:	2f3c0000 	.word	0x2f3c0000
    94fc:	098b0000 	.word	0x098b0000
    9500:	591f0000 	.word	0x591f0000
    9504:	01000036 	.word	0x01000036
    9508:	00002511 	.word	0x00002511
    950c:	002f5b00 	.word	0x002f5b00
    9510:	6e662000 	.word	0x6e662000
    9514:	bf110100 	.word	0xbf110100
    9518:	79000002 	.word	0x79000002
    951c:	2000002f 	.word	0x2000002f
    9520:	00677261 	.word	0x00677261
    9524:	00f31101 	.word	0x00f31101
    9528:	2f970000 	.word	0x2f970000
    952c:	64200000 	.word	0x64200000
    9530:	f3110100 	.word	0xf3110100
    9534:	b5000000 	.word	0xb5000000
    9538:	2100002f 	.word	0x2100002f
    953c:	00003121 	.word	0x00003121
    9540:	098b1801 	.word	0x098b1801
    9544:	70220000 	.word	0x70220000
    9548:	a7190100 	.word	0xa7190100
    954c:	01000002 	.word	0x01000002
    9550:	0410005c 	.word	0x0410005c
    9554:	00000207 	.word	0x00000207
    9558:	00336823 	.word	0x00336823
    955c:	03280500 	.word	0x03280500
    9560:	0000099f 	.word	0x0000099f
    9564:	51160101 	.word	0x51160101
    9568:	00000004 	.word	0x00000004
    956c:	000009ae 	.word	0x000009ae
    9570:	202f0002 	.word	0x202f0002
    9574:	01040000 	.word	0x01040000
    9578:	00000000 	.word	0x00000000
    957c:	00368301 	.word	0x00368301
    9580:	002fa300 	.word	0x002fa300
	...
    958c:	00202d00 	.word	0x00202d00
    9590:	07040200 	.word	0x07040200
    9594:	00003019 	.word	0x00003019
    9598:	a0060102 	.word	0xa0060102
    959c:	02000000 	.word	0x02000000
    95a0:	009e0801 	.word	0x009e0801
    95a4:	02020000 	.word	0x02020000
    95a8:	00003505 	.word	0x00003505
    95ac:	07020200 	.word	0x07020200
    95b0:	0000011f 	.word	0x0000011f
    95b4:	69050403 	.word	0x69050403
    95b8:	0200746e 	.word	0x0200746e
    95bc:	2f950508 	.word	0x2f950508
    95c0:	08020000 	.word	0x08020000
    95c4:	00300f07 	.word	0x00300f07
    95c8:	32710400 	.word	0x32710400
    95cc:	07020000 	.word	0x07020000
    95d0:	00000048 	.word	0x00000048
    95d4:	9a050402 	.word	0x9a050402
    95d8:	0400002f 	.word	0x0400002f
    95dc:	00003320 	.word	0x00003320
    95e0:	00682c03 	.word	0x00682c03
    95e4:	19050000 	.word	0x19050000
    95e8:	04000032 	.word	0x04000032
    95ec:	00250163 	.word	0x00250163
    95f0:	04060000 	.word	0x04060000
    95f4:	00a54703 	.word	0x00a54703
    95f8:	13070000 	.word	0x13070000
    95fc:	03000032 	.word	0x03000032
    9600:	00007a48 	.word	0x00007a48
    9604:	31c50700 	.word	0x31c50700
    9608:	49030000 	.word	0x49030000
    960c:	000000a5 	.word	0x000000a5
    9610:	00330800 	.word	0x00330800
    9614:	00b50000 	.word	0x00b50000
    9618:	b5090000 	.word	0xb5090000
    961c:	03000000 	.word	0x03000000
    9620:	07040a00 	.word	0x07040a00
    9624:	4403080b 	.word	0x4403080b
    9628:	000000dd 	.word	0x000000dd
    962c:	00330a0c 	.word	0x00330a0c
    9630:	48450300 	.word	0x48450300
    9634:	02000000 	.word	0x02000000
    9638:	120c0023 	.word	0x120c0023
    963c:	03000033 	.word	0x03000033
    9640:	0000864a 	.word	0x0000864a
    9644:	04230200 	.word	0x04230200
    9648:	32a60400 	.word	0x32a60400
    964c:	4b030000 	.word	0x4b030000
    9650:	000000b8 	.word	0x000000b8
    9654:	00319704 	.word	0x00319704
    9658:	5d4f0300 	.word	0x5d4f0300
    965c:	0d000000 	.word	0x0d000000
    9660:	33530404 	.word	0x33530404
    9664:	15050000 	.word	0x15050000
    9668:	00000100 	.word	0x00000100
    966c:	14070402 	.word	0x14070402
    9670:	0e000030 	.word	0x0e000030
    9674:	000031a8 	.word	0x000031a8
    9678:	662d0518 	.word	0x662d0518
    967c:	0c000001 	.word	0x0c000001
    9680:	000032be 	.word	0x000032be
    9684:	01662e05 	.word	0x01662e05
    9688:	23020000 	.word	0x23020000
    968c:	6b5f0f00 	.word	0x6b5f0f00
    9690:	482f0500 	.word	0x482f0500
    9694:	02000000 	.word	0x02000000
    9698:	f50c0423 	.word	0xf50c0423
    969c:	05000032 	.word	0x05000032
    96a0:	0000482f 	.word	0x0000482f
    96a4:	08230200 	.word	0x08230200
    96a8:	0031910c 	.word	0x0031910c
    96ac:	482f0500 	.word	0x482f0500
    96b0:	02000000 	.word	0x02000000
    96b4:	9f0c0c23 	.word	0x9f0c0c23
    96b8:	05000033 	.word	0x05000033
    96bc:	0000482f 	.word	0x0000482f
    96c0:	10230200 	.word	0x10230200
    96c4:	00785f0f 	.word	0x00785f0f
    96c8:	016c3005 	.word	0x016c3005
    96cc:	23020000 	.word	0x23020000
    96d0:	04100014 	.word	0x04100014
    96d4:	00000107 	.word	0x00000107
    96d8:	0000f508 	.word	0x0000f508
    96dc:	00017c00 	.word	0x00017c00
    96e0:	00b50900 	.word	0x00b50900
    96e4:	00000000 	.word	0x00000000
    96e8:	0031c00e 	.word	0x0031c00e
    96ec:	35052400 	.word	0x35052400
    96f0:	00000207 	.word	0x00000207
    96f4:	0030f40c 	.word	0x0030f40c
    96f8:	48360500 	.word	0x48360500
    96fc:	02000000 	.word	0x02000000
    9700:	2f0c0023 	.word	0x2f0c0023
    9704:	05000033 	.word	0x05000033
    9708:	00004837 	.word	0x00004837
    970c:	04230200 	.word	0x04230200
    9710:	0031090c 	.word	0x0031090c
    9714:	48380500 	.word	0x48380500
    9718:	02000000 	.word	0x02000000
    971c:	180c0823 	.word	0x180c0823
    9720:	05000034 	.word	0x05000034
    9724:	00004839 	.word	0x00004839
    9728:	0c230200 	.word	0x0c230200
    972c:	0032440c 	.word	0x0032440c
    9730:	483a0500 	.word	0x483a0500
    9734:	02000000 	.word	0x02000000
    9738:	330c1023 	.word	0x330c1023
    973c:	05000032 	.word	0x05000032
    9740:	0000483b 	.word	0x0000483b
    9744:	14230200 	.word	0x14230200
    9748:	0033a40c 	.word	0x0033a40c
    974c:	483c0500 	.word	0x483c0500
    9750:	02000000 	.word	0x02000000
    9754:	880c1823 	.word	0x880c1823
    9758:	05000032 	.word	0x05000032
    975c:	0000483d 	.word	0x0000483d
    9760:	1c230200 	.word	0x1c230200
    9764:	0033df0c 	.word	0x0033df0c
    9768:	483e0500 	.word	0x483e0500
    976c:	02000000 	.word	0x02000000
    9770:	11002023 	.word	0x11002023
    9774:	00003118 	.word	0x00003118
    9778:	47050108 	.word	0x47050108
    977c:	00000250 	.word	0x00000250
    9780:	0031840c 	.word	0x0031840c
    9784:	50480500 	.word	0x50480500
    9788:	02000002 	.word	0x02000002
    978c:	560c0023 	.word	0x560c0023
    9790:	05000030 	.word	0x05000030
    9794:	00025049 	.word	0x00025049
    9798:	80230300 	.word	0x80230300
    979c:	33450c01 	.word	0x33450c01
    97a0:	4b050000 	.word	0x4b050000
    97a4:	000000f5 	.word	0x000000f5
    97a8:	02802303 	.word	0x02802303
    97ac:	00313d0c 	.word	0x00313d0c
    97b0:	f54e0500 	.word	0xf54e0500
    97b4:	03000000 	.word	0x03000000
    97b8:	00028423 	.word	0x00028423
    97bc:	0000f308 	.word	0x0000f308
    97c0:	00026000 	.word	0x00026000
    97c4:	00b50900 	.word	0x00b50900
    97c8:	001f0000 	.word	0x001f0000
    97cc:	00304e11 	.word	0x00304e11
    97d0:	05019000 	.word	0x05019000
    97d4:	0002a759 	.word	0x0002a759
    97d8:	32be0c00 	.word	0x32be0c00
    97dc:	5a050000 	.word	0x5a050000
    97e0:	000002a7 	.word	0x000002a7
    97e4:	0c002302 	.word	0x0c002302
    97e8:	000032d6 	.word	0x000032d6
    97ec:	00485b05 	.word	0x00485b05
    97f0:	23020000 	.word	0x23020000
    97f4:	318c0c04 	.word	0x318c0c04
    97f8:	5d050000 	.word	0x5d050000
    97fc:	000002ad 	.word	0x000002ad
    9800:	0c082302 	.word	0x0c082302
    9804:	00003118 	.word	0x00003118
    9808:	02075e05 	.word	0x02075e05
    980c:	23030000 	.word	0x23030000
    9810:	10000188 	.word	0x10000188
    9814:	00026004 	.word	0x00026004
    9818:	02bf0800 	.word	0x02bf0800
    981c:	02bd0000 	.word	0x02bd0000
    9820:	b5090000 	.word	0xb5090000
    9824:	1f000000 	.word	0x1f000000
    9828:	10011200 	.word	0x10011200
    982c:	0002bd04 	.word	0x0002bd04
    9830:	32920e00 	.word	0x32920e00
    9834:	05080000 	.word	0x05080000
    9838:	0002ee69 	.word	0x0002ee69
    983c:	31030c00 	.word	0x31030c00
    9840:	6a050000 	.word	0x6a050000
    9844:	000002ee 	.word	0x000002ee
    9848:	0c002302 	.word	0x0c002302
    984c:	00003095 	.word	0x00003095
    9850:	00486b05 	.word	0x00486b05
    9854:	23020000 	.word	0x23020000
    9858:	04100004 	.word	0x04100004
    985c:	00000033 	.word	0x00000033
    9860:	0032b10e 	.word	0x0032b10e
    9864:	a9055c00 	.word	0xa9055c00
    9868:	00000432 	.word	0x00000432
    986c:	00705f0f 	.word	0x00705f0f
    9870:	02eeaa05 	.word	0x02eeaa05
    9874:	23020000 	.word	0x23020000
    9878:	725f0f00 	.word	0x725f0f00
    987c:	48ab0500 	.word	0x48ab0500
    9880:	02000000 	.word	0x02000000
    9884:	5f0f0423 	.word	0x5f0f0423
    9888:	ac050077 	.word	0xac050077
    988c:	00000048 	.word	0x00000048
    9890:	0c082302 	.word	0x0c082302
    9894:	00003136 	.word	0x00003136
    9898:	003aad05 	.word	0x003aad05
    989c:	23020000 	.word	0x23020000
    98a0:	31dc0c0c 	.word	0x31dc0c0c
    98a4:	ae050000 	.word	0xae050000
    98a8:	0000003a 	.word	0x0000003a
    98ac:	0f0e2302 	.word	0x0f0e2302
    98b0:	0066625f 	.word	0x0066625f
    98b4:	02c5af05 	.word	0x02c5af05
    98b8:	23020000 	.word	0x23020000
    98bc:	30ce0c10 	.word	0x30ce0c10
    98c0:	b0050000 	.word	0xb0050000
    98c4:	00000048 	.word	0x00000048
    98c8:	0c182302 	.word	0x0c182302
    98cc:	00003126 	.word	0x00003126
    98d0:	00f3b705 	.word	0x00f3b705
    98d4:	23020000 	.word	0x23020000
    98d8:	31b00c1c 	.word	0x31b00c1c
    98dc:	b9050000 	.word	0xb9050000
    98e0:	000005c1 	.word	0x000005c1
    98e4:	0c202302 	.word	0x0c202302
    98e8:	0000322c 	.word	0x0000322c
    98ec:	05f1bb05 	.word	0x05f1bb05
    98f0:	23020000 	.word	0x23020000
    98f4:	331a0c24 	.word	0x331a0c24
    98f8:	bd050000 	.word	0xbd050000
    98fc:	00000616 	.word	0x00000616
    9900:	0c282302 	.word	0x0c282302
    9904:	000033f9 	.word	0x000033f9
    9908:	0631be05 	.word	0x0631be05
    990c:	23020000 	.word	0x23020000
    9910:	755f0f2c 	.word	0x755f0f2c
    9914:	c1050062 	.word	0xc1050062
    9918:	000002c5 	.word	0x000002c5
    991c:	0f302302 	.word	0x0f302302
    9920:	0070755f 	.word	0x0070755f
    9924:	02eec205 	.word	0x02eec205
    9928:	23020000 	.word	0x23020000
    992c:	755f0f38 	.word	0x755f0f38
    9930:	c3050072 	.word	0xc3050072
    9934:	00000048 	.word	0x00000048
    9938:	0c3c2302 	.word	0x0c3c2302
    993c:	000030fd 	.word	0x000030fd
    9940:	0637c605 	.word	0x0637c605
    9944:	23020000 	.word	0x23020000
    9948:	33d10c40 	.word	0x33d10c40
    994c:	c7050000 	.word	0xc7050000
    9950:	00000647 	.word	0x00000647
    9954:	0f432302 	.word	0x0f432302
    9958:	00626c5f 	.word	0x00626c5f
    995c:	02c5ca05 	.word	0x02c5ca05
    9960:	23020000 	.word	0x23020000
    9964:	314c0c44 	.word	0x314c0c44
    9968:	cd050000 	.word	0xcd050000
    996c:	00000048 	.word	0x00000048
    9970:	0c4c2302 	.word	0x0c4c2302
    9974:	0000315d 	.word	0x0000315d
    9978:	0048ce05 	.word	0x0048ce05
    997c:	23020000 	.word	0x23020000
    9980:	34280c50 	.word	0x34280c50
    9984:	d1050000 	.word	0xd1050000
    9988:	00000451 	.word	0x00000451
    998c:	0c542302 	.word	0x0c542302
    9990:	00003220 	.word	0x00003220
    9994:	00e8d505 	.word	0x00e8d505
    9998:	23020000 	.word	0x23020000
    999c:	01130058 	.word	0x01130058
    99a0:	00000048 	.word	0x00000048
    99a4:	00000451 	.word	0x00000451
    99a8:	00045114 	.word	0x00045114
    99ac:	00f31400 	.word	0x00f31400
    99b0:	b4140000 	.word	0xb4140000
    99b4:	14000005 	.word	0x14000005
    99b8:	00000048 	.word	0x00000048
    99bc:	57041000 	.word	0x57041000
    99c0:	11000004 	.word	0x11000004
    99c4:	000032fd 	.word	0x000032fd
    99c8:	25050400 	.word	0x25050400
    99cc:	000005b4 	.word	0x000005b4
    99d0:	00332815 	.word	0x00332815
    99d4:	02410500 	.word	0x02410500
    99d8:	00000048 	.word	0x00000048
    99dc:	15002302 	.word	0x15002302
    99e0:	00003145 	.word	0x00003145
    99e4:	a4024605 	.word	0xa4024605
    99e8:	02000006 	.word	0x02000006
    99ec:	cc150423 	.word	0xcc150423
    99f0:	05000031 	.word	0x05000031
    99f4:	06a40246 	.word	0x06a40246
    99f8:	23020000 	.word	0x23020000
    99fc:	31a01508 	.word	0x31a01508
    9a00:	46050000 	.word	0x46050000
    9a04:	0006a402 	.word	0x0006a402
    9a08:	0c230200 	.word	0x0c230200
    9a0c:	0032d115 	.word	0x0032d115
    9a10:	02480500 	.word	0x02480500
    9a14:	00000048 	.word	0x00000048
    9a18:	15102302 	.word	0x15102302
    9a1c:	000030a3 	.word	0x000030a3
    9a20:	af024905 	.word	0xaf024905
    9a24:	02000008 	.word	0x02000008
    9a28:	7b151423 	.word	0x7b151423
    9a2c:	05000033 	.word	0x05000033
    9a30:	0048024b 	.word	0x0048024b
    9a34:	23020000 	.word	0x23020000
    9a38:	32db1530 	.word	0x32db1530
    9a3c:	4c050000 	.word	0x4c050000
    9a40:	0005e602 	.word	0x0005e602
    9a44:	34230200 	.word	0x34230200
    9a48:	00324d15 	.word	0x00324d15
    9a4c:	024e0500 	.word	0x024e0500
    9a50:	00000048 	.word	0x00000048
    9a54:	15382302 	.word	0x15382302
    9a58:	000032eb 	.word	0x000032eb
    9a5c:	cb025005 	.word	0xcb025005
    9a60:	02000008 	.word	0x02000008
    9a64:	0b153c23 	.word	0x0b153c23
    9a68:	05000032 	.word	0x05000032
    9a6c:	01660253 	.word	0x01660253
    9a70:	23020000 	.word	0x23020000
    9a74:	31b61540 	.word	0x31b61540
    9a78:	54050000 	.word	0x54050000
    9a7c:	00004802 	.word	0x00004802
    9a80:	44230200 	.word	0x44230200
    9a84:	00341315 	.word	0x00341315
    9a88:	02550500 	.word	0x02550500
    9a8c:	00000166 	.word	0x00000166
    9a90:	15482302 	.word	0x15482302
    9a94:	00003267 	.word	0x00003267
    9a98:	d1025605 	.word	0xd1025605
    9a9c:	02000008 	.word	0x02000008
    9aa0:	d4154c23 	.word	0xd4154c23
    9aa4:	05000031 	.word	0x05000031
    9aa8:	00480259 	.word	0x00480259
    9aac:	23020000 	.word	0x23020000
    9ab0:	31551550 	.word	0x31551550
    9ab4:	5a050000 	.word	0x5a050000
    9ab8:	0005b402 	.word	0x0005b402
    9abc:	54230200 	.word	0x54230200
    9ac0:	00328315 	.word	0x00328315
    9ac4:	027c0500 	.word	0x027c0500
    9ac8:	0000088d 	.word	0x0000088d
    9acc:	15582302 	.word	0x15582302
    9ad0:	0000304e 	.word	0x0000304e
    9ad4:	a7027f05 	.word	0xa7027f05
    9ad8:	03000002 	.word	0x03000002
    9adc:	1502c823 	.word	0x1502c823
    9ae0:	000031e9 	.word	0x000031e9
    9ae4:	60028005 	.word	0x60028005
    9ae8:	03000002 	.word	0x03000002
    9aec:	1502cc23 	.word	0x1502cc23
    9af0:	000033c7 	.word	0x000033c7
    9af4:	e3028305 	.word	0xe3028305
    9af8:	03000008 	.word	0x03000008
    9afc:	1505dc23 	.word	0x1505dc23
    9b00:	0000312e 	.word	0x0000312e
    9b04:	63028805 	.word	0x63028805
    9b08:	03000006 	.word	0x03000006
    9b0c:	1505e023 	.word	0x1505e023
    9b10:	00003113 	.word	0x00003113
    9b14:	ef028905 	.word	0xef028905
    9b18:	03000008 	.word	0x03000008
    9b1c:	0005ec23 	.word	0x0005ec23
    9b20:	05ba0410 	.word	0x05ba0410
    9b24:	01020000 	.word	0x01020000
    9b28:	0000a708 	.word	0x0000a708
    9b2c:	32041000 	.word	0x32041000
    9b30:	13000004 	.word	0x13000004
    9b34:	00004801 	.word	0x00004801
    9b38:	0005e600 	.word	0x0005e600
    9b3c:	04511400 	.word	0x04511400
    9b40:	f3140000 	.word	0xf3140000
    9b44:	14000000 	.word	0x14000000
    9b48:	000005e6 	.word	0x000005e6
    9b4c:	00004814 	.word	0x00004814
    9b50:	04100000 	.word	0x04100000
    9b54:	000005ec 	.word	0x000005ec
    9b58:	0005ba16 	.word	0x0005ba16
    9b5c:	c7041000 	.word	0xc7041000
    9b60:	13000005 	.word	0x13000005
    9b64:	00006f01 	.word	0x00006f01
    9b68:	00061600 	.word	0x00061600
    9b6c:	04511400 	.word	0x04511400
    9b70:	f3140000 	.word	0xf3140000
    9b74:	14000000 	.word	0x14000000
    9b78:	0000006f 	.word	0x0000006f
    9b7c:	00004814 	.word	0x00004814
    9b80:	04100000 	.word	0x04100000
    9b84:	000005f7 	.word	0x000005f7
    9b88:	00480113 	.word	0x00480113
    9b8c:	06310000 	.word	0x06310000
    9b90:	51140000 	.word	0x51140000
    9b94:	14000004 	.word	0x14000004
    9b98:	000000f3 	.word	0x000000f3
    9b9c:	1c041000 	.word	0x1c041000
    9ba0:	08000006 	.word	0x08000006
    9ba4:	00000033 	.word	0x00000033
    9ba8:	00000647 	.word	0x00000647
    9bac:	0000b509 	.word	0x0000b509
    9bb0:	08000200 	.word	0x08000200
    9bb4:	00000033 	.word	0x00000033
    9bb8:	00000657 	.word	0x00000657
    9bbc:	0000b509 	.word	0x0000b509
    9bc0:	05000000 	.word	0x05000000
    9bc4:	0000329f 	.word	0x0000329f
    9bc8:	f4010e05 	.word	0xf4010e05
    9bcc:	17000002 	.word	0x17000002
    9bd0:	000033ae 	.word	0x000033ae
    9bd4:	0113050c 	.word	0x0113050c
    9bd8:	0000069e 	.word	0x0000069e
    9bdc:	0032be15 	.word	0x0032be15
    9be0:	01140500 	.word	0x01140500
    9be4:	0000069e 	.word	0x0000069e
    9be8:	15002302 	.word	0x15002302
    9bec:	000031e2 	.word	0x000031e2
    9bf0:	48011505 	.word	0x48011505
    9bf4:	02000000 	.word	0x02000000
    9bf8:	99150423 	.word	0x99150423
    9bfc:	05000032 	.word	0x05000032
    9c00:	06a40116 	.word	0x06a40116
    9c04:	23020000 	.word	0x23020000
    9c08:	04100008 	.word	0x04100008
    9c0c:	00000663 	.word	0x00000663
    9c10:	06570410 	.word	0x06570410
    9c14:	9b170000 	.word	0x9b170000
    9c18:	0e000030 	.word	0x0e000030
    9c1c:	e5012e05 	.word	0xe5012e05
    9c20:	15000006 	.word	0x15000006
    9c24:	00003304 	.word	0x00003304
    9c28:	e5012f05 	.word	0xe5012f05
    9c2c:	02000006 	.word	0x02000006
    9c30:	26150023 	.word	0x26150023
    9c34:	05000032 	.word	0x05000032
    9c38:	06e50130 	.word	0x06e50130
    9c3c:	23020000 	.word	0x23020000
    9c40:	334e1506 	.word	0x334e1506
    9c44:	31050000 	.word	0x31050000
    9c48:	00004101 	.word	0x00004101
    9c4c:	0c230200 	.word	0x0c230200
    9c50:	00410800 	.word	0x00410800
    9c54:	06f50000 	.word	0x06f50000
    9c58:	b5090000 	.word	0xb5090000
    9c5c:	02000000 	.word	0x02000000
    9c60:	05d01800 	.word	0x05d01800
    9c64:	0815025f 	.word	0x0815025f
    9c68:	92150000 	.word	0x92150000
    9c6c:	05000033 	.word	0x05000033
    9c70:	00250260 	.word	0x00250260
    9c74:	23020000 	.word	0x23020000
    9c78:	33381500 	.word	0x33381500
    9c7c:	61050000 	.word	0x61050000
    9c80:	0005b402 	.word	0x0005b402
    9c84:	04230200 	.word	0x04230200
    9c88:	0031fe15 	.word	0x0031fe15
    9c8c:	02620500 	.word	0x02620500
    9c90:	00000815 	.word	0x00000815
    9c94:	15082302 	.word	0x15082302
    9c98:	000033ea 	.word	0x000033ea
    9c9c:	7c026305 	.word	0x7c026305
    9ca0:	02000001 	.word	0x02000001
    9ca4:	58152423 	.word	0x58152423
    9ca8:	05000032 	.word	0x05000032
    9cac:	00480264 	.word	0x00480264
    9cb0:	23020000 	.word	0x23020000
    9cb4:	32b91548 	.word	0x32b91548
    9cb8:	65050000 	.word	0x65050000
    9cbc:	00005602 	.word	0x00005602
    9cc0:	50230200 	.word	0x50230200
    9cc4:	00340015 	.word	0x00340015
    9cc8:	02660500 	.word	0x02660500
    9ccc:	000006aa 	.word	0x000006aa
    9cd0:	15582302 	.word	0x15582302
    9cd4:	000032c4 	.word	0x000032c4
    9cd8:	dd026705 	.word	0xdd026705
    9cdc:	02000000 	.word	0x02000000
    9ce0:	05156823 	.word	0x05156823
    9ce4:	05000034 	.word	0x05000034
    9ce8:	00dd0268 	.word	0x00dd0268
    9cec:	23020000 	.word	0x23020000
    9cf0:	30e61570 	.word	0x30e61570
    9cf4:	69050000 	.word	0x69050000
    9cf8:	0000dd02 	.word	0x0000dd02
    9cfc:	78230200 	.word	0x78230200
    9d00:	0033bd15 	.word	0x0033bd15
    9d04:	026a0500 	.word	0x026a0500
    9d08:	00000825 	.word	0x00000825
    9d0c:	01802303 	.word	0x01802303
    9d10:	0031f215 	.word	0x0031f215
    9d14:	026b0500 	.word	0x026b0500
    9d18:	00000835 	.word	0x00000835
    9d1c:	01882303 	.word	0x01882303
    9d20:	00335b15 	.word	0x00335b15
    9d24:	026c0500 	.word	0x026c0500
    9d28:	00000048 	.word	0x00000048
    9d2c:	01a02303 	.word	0x01a02303
    9d30:	00317615 	.word	0x00317615
    9d34:	026d0500 	.word	0x026d0500
    9d38:	000000dd 	.word	0x000000dd
    9d3c:	01a42303 	.word	0x01a42303
    9d40:	0030d715 	.word	0x0030d715
    9d44:	026e0500 	.word	0x026e0500
    9d48:	000000dd 	.word	0x000000dd
    9d4c:	01ac2303 	.word	0x01ac2303
    9d50:	00316515 	.word	0x00316515
    9d54:	026f0500 	.word	0x026f0500
    9d58:	000000dd 	.word	0x000000dd
    9d5c:	01b42303 	.word	0x01b42303
    9d60:	0030ae15 	.word	0x0030ae15
    9d64:	02700500 	.word	0x02700500
    9d68:	000000dd 	.word	0x000000dd
    9d6c:	01bc2303 	.word	0x01bc2303
    9d70:	0030bd15 	.word	0x0030bd15
    9d74:	02710500 	.word	0x02710500
    9d78:	000000dd 	.word	0x000000dd
    9d7c:	01c42303 	.word	0x01c42303
    9d80:	05ba0800 	.word	0x05ba0800
    9d84:	08250000 	.word	0x08250000
    9d88:	b5090000 	.word	0xb5090000
    9d8c:	19000000 	.word	0x19000000
    9d90:	05ba0800 	.word	0x05ba0800
    9d94:	08350000 	.word	0x08350000
    9d98:	b5090000 	.word	0xb5090000
    9d9c:	07000000 	.word	0x07000000
    9da0:	05ba0800 	.word	0x05ba0800
    9da4:	08450000 	.word	0x08450000
    9da8:	b5090000 	.word	0xb5090000
    9dac:	17000000 	.word	0x17000000
    9db0:	05f01800 	.word	0x05f01800
    9db4:	086d0277 	.word	0x086d0277
    9db8:	3d150000 	.word	0x3d150000
    9dbc:	05000032 	.word	0x05000032
    9dc0:	086d0279 	.word	0x086d0279
    9dc4:	23020000 	.word	0x23020000
    9dc8:	33b41500 	.word	0x33b41500
    9dcc:	7a050000 	.word	0x7a050000
    9dd0:	00087d02 	.word	0x00087d02
    9dd4:	78230200 	.word	0x78230200
    9dd8:	02ee0800 	.word	0x02ee0800
    9ddc:	087d0000 	.word	0x087d0000
    9de0:	b5090000 	.word	0xb5090000
    9de4:	1d000000 	.word	0x1d000000
    9de8:	00250800 	.word	0x00250800
    9dec:	088d0000 	.word	0x088d0000
    9df0:	b5090000 	.word	0xb5090000
    9df4:	1d000000 	.word	0x1d000000
    9df8:	05f01900 	.word	0x05f01900
    9dfc:	08af025d 	.word	0x08af025d
    9e00:	fd1a0000 	.word	0xfd1a0000
    9e04:	05000032 	.word	0x05000032
    9e08:	06f50272 	.word	0x06f50272
    9e0c:	d71a0000 	.word	0xd71a0000
    9e10:	05000033 	.word	0x05000033
    9e14:	0845027b 	.word	0x0845027b
    9e18:	08000000 	.word	0x08000000
    9e1c:	000005ba 	.word	0x000005ba
    9e20:	000008bf 	.word	0x000008bf
    9e24:	0000b509 	.word	0x0000b509
    9e28:	1b001800 	.word	0x1b001800
    9e2c:	0008cb01 	.word	0x0008cb01
    9e30:	04511400 	.word	0x04511400
    9e34:	10000000 	.word	0x10000000
    9e38:	0008bf04 	.word	0x0008bf04
    9e3c:	66041000 	.word	0x66041000
    9e40:	1b000001 	.word	0x1b000001
    9e44:	0008e301 	.word	0x0008e301
    9e48:	00481400 	.word	0x00481400
    9e4c:	10000000 	.word	0x10000000
    9e50:	0008e904 	.word	0x0008e904
    9e54:	d7041000 	.word	0xd7041000
    9e58:	08000008 	.word	0x08000008
    9e5c:	00000657 	.word	0x00000657
    9e60:	000008ff 	.word	0x000008ff
    9e64:	0000b509 	.word	0x0000b509
    9e68:	1c000200 	.word	0x1c000200
    9e6c:	00367201 	.word	0x00367201
    9e70:	01120100 	.word	0x01120100
	...
    9e7c:	00002fd3 	.word	0x00002fd3
    9e80:	00000992 	.word	0x00000992
    9e84:	00338d1d 	.word	0x00338d1d
    9e88:	48100100 	.word	0x48100100
    9e8c:	fe000000 	.word	0xfe000000
    9e90:	1e00002f 	.word	0x1e00002f
    9e94:	10010064 	.word	0x10010064
    9e98:	000000f3 	.word	0x000000f3
    9e9c:	0000304d 	.word	0x0000304d
    9ea0:	0100701f 	.word	0x0100701f
    9ea4:	0002a713 	.word	0x0002a713
    9ea8:	20560100 	.word	0x20560100
    9eac:	000036bf 	.word	0x000036bf
    9eb0:	09921401 	.word	0x09921401
    9eb4:	21200000 	.word	0x21200000
    9eb8:	01000031 	.word	0x01000031
    9ebc:	00099815 	.word	0x00099815
    9ec0:	006e1f00 	.word	0x006e1f00
    9ec4:	00481601 	.word	0x00481601
    9ec8:	55010000 	.word	0x55010000
    9ecc:	01006921 	.word	0x01006921
    9ed0:	00004817 	.word	0x00004817
    9ed4:	6e662200 	.word	0x6e662200
    9ed8:	bf180100 	.word	0xbf180100
    9edc:	6b000002 	.word	0x6b000002
    9ee0:	23000030 	.word	0x23000030
    9ee4:	000036c5 	.word	0x000036c5
    9ee8:	08244901 	.word	0x08244901
    9eec:	1f000002 	.word	0x1f000002
    9ef0:	00646e69 	.word	0x00646e69
    9ef4:	00482701 	.word	0x00482701
    9ef8:	58010000 	.word	0x58010000
    9efc:	04100000 	.word	0x04100000
    9f00:	000002a7 	.word	0x000002a7
    9f04:	02070410 	.word	0x02070410
    9f08:	68250000 	.word	0x68250000
    9f0c:	05000033 	.word	0x05000033
    9f10:	09ac0328 	.word	0x09ac0328
    9f14:	01010000 	.word	0x01010000
    9f18:	00045116 	.word	0x00045116
    9f1c:	00490000 	.word	0x00490000
    9f20:	00020000 	.word	0x00020000
    9f24:	000021ff 	.word	0x000021ff
    9f28:	214c0104 	.word	0x214c0104
    9f2c:	02280000 	.word	0x02280000
    9f30:	72630000 	.word	0x72630000
    9f34:	612e6e74 	.word	0x612e6e74
    9f38:	63006d73 	.word	0x63006d73
    9f3c:	69775c3a 	.word	0x69775c3a
    9f40:	6d72616e 	.word	0x6d72616e
    9f44:	75625c73 	.word	0x75625c73
    9f48:	5c646c69 	.word	0x5c646c69
    9f4c:	2d636367 	.word	0x2d636367
    9f50:	6c697562 	.word	0x6c697562
    9f54:	63675c64 	.word	0x63675c64
    9f58:	4e470063 	.word	0x4e470063
    9f5c:	53412055 	.word	0x53412055
    9f60:	312e3220 	.word	0x312e3220
    9f64:	30352e38 	.word	0x30352e38
    9f68:	Address 0x00009f68 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
       0:	10001101 	andne	r1, r0, r1, lsl #2
       4:	03065506 	movweq	r5, #25862	; 0x6506
       8:	25081b08 	strcs	r1, [r8, #-2824]
       c:	00051308 	andeq	r1, r5, r8, lsl #6
      10:	11010000 	tstne	r1, r0
      14:	11061000 	tstne	r6, r0
      18:	03011201 	movweq	r1, #4609	; 0x1201
      1c:	25081b08 	strcs	r1, [r8, #-2824]
      20:	00051308 	andeq	r1, r5, r8, lsl #6
      24:	11010000 	tstne	r1, r0
      28:	130e2501 	movwne	r2, #58625	; 0xe501
      2c:	1b0e030b 	blne	380c60 <__Stack_Size+0x380860>
      30:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
      34:	00061001 	andeq	r1, r6, r1
      38:	00240200 	eoreq	r0, r4, r0, lsl #4
      3c:	0b3e0b0b 	bleq	f82c70 <__Stack_Size+0xf82870>
      40:	00000e03 	andeq	r0, r0, r3, lsl #28
      44:	03001603 	movweq	r1, #1539	; 0x603
      48:	3b0b3a08 	blcc	2ce870 <__Stack_Size+0x2ce470>
      4c:	0013490b 	andseq	r4, r3, fp, lsl #18
      50:	00350400 	eorseq	r0, r5, r0, lsl #8
      54:	00001349 	andeq	r1, r0, r9, asr #6
      58:	0b010405 	bleq	41074 <__Stack_Size+0x40c74>
      5c:	3b0b3a0b 	blcc	2ce890 <__Stack_Size+0x2ce490>
      60:	0013010b 	andseq	r0, r3, fp, lsl #2
      64:	00280600 	eoreq	r0, r8, r0, lsl #12
      68:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
      6c:	28070000 	stmdacs	r7, {}
      70:	1c080300 	stcne	3, cr0, [r8], {0}
      74:	0800000d 	stmdaeq	r0, {r0, r2, r3}
      78:	0b0b0024 	bleq	2c0110 <__Stack_Size+0x2bfd10>
      7c:	00000b3e 	andeq	r0, r0, lr, lsr fp
      80:	0b011309 	bleq	44cac <__Stack_Size+0x448ac>
      84:	3b0b3a0b 	blcc	2ce8b8 <__Stack_Size+0x2ce4b8>
      88:	00130105 	andseq	r0, r3, r5, lsl #2
      8c:	000d0a00 	andeq	r0, sp, r0, lsl #20
      90:	0b3a0803 	bleq	e820a4 <__Stack_Size+0xe81ca4>
      94:	1349053b 	movtne	r0, #38203	; 0x953b
      98:	00000a38 	andeq	r0, r0, r8, lsr sl
      9c:	03000d0b 	movweq	r0, #3339	; 0xd0b
      a0:	3b0b3a0e 	blcc	2ce8e0 <__Stack_Size+0x2ce4e0>
      a4:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
      a8:	0c00000a 	stceq	0, cr0, [r0], {10}
      ac:	0c3f002e 	ldceq	0, cr0, [pc], #-184
      b0:	0b3a0e03 	bleq	e838c4 <__Stack_Size+0xe834c4>
      b4:	0c270b3b 	stceq	11, cr0, [r7], #-236
      b8:	01120111 	tsteq	r2, r1, lsl r1
      bc:	00000a40 	andeq	r0, r0, r0, asr #20
      c0:	3f002e0d 	svccc	0x00002e0d
      c4:	3a0e030c 	bcc	380cfc <__Stack_Size+0x3808fc>
      c8:	110b3b0b 	tstne	fp, fp, lsl #22
      cc:	40011201 	andmi	r1, r1, r1, lsl #4
      d0:	0e000006 	cdpeq	0, 0, cr0, cr0, cr6, {0}
      d4:	0c3f012e 	ldfeqs	f0, [pc], #-184
      d8:	0b3a0e03 	bleq	e838ec <__Stack_Size+0xe834ec>
      dc:	0c270b3b 	stceq	11, cr0, [r7], #-236
      e0:	01111349 	tsteq	r1, r9, asr #6
      e4:	06400112 	undefined
      e8:	00001301 	andeq	r1, r0, r1, lsl #6
      ec:	0300340f 	movweq	r3, #1039	; 0x40f
      f0:	3b0b3a08 	blcc	2ce918 <__Stack_Size+0x2ce518>
      f4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
      f8:	10000006 	andne	r0, r0, r6
      fc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     100:	0b3b0b3a 	bleq	ec2df0 <__Stack_Size+0xec29f0>
     104:	06021349 	streq	r1, [r2], -r9, asr #6
     108:	34110000 	ldrcc	r0, [r1]
     10c:	3a080300 	bcc	200d14 <__Stack_Size+0x200914>
     110:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     114:	000a0213 	andeq	r0, sl, r3, lsl r2
     118:	00241200 	eoreq	r1, r4, r0, lsl #4
     11c:	0b3e0b0b 	bleq	f82d50 <__Stack_Size+0xf82950>
     120:	00000803 	andeq	r0, r0, r3, lsl #16
     124:	03003413 	movweq	r3, #1043	; 0x413
     128:	3b0b3a0e 	blcc	2ce968 <__Stack_Size+0x2ce568>
     12c:	3f13490b 	svccc	0x0013490b
     130:	000c3c0c 	andeq	r3, ip, ip, lsl #24
     134:	01011400 	tsteq	r1, r0, lsl #8
     138:	13011349 	movwne	r1, #4937	; 0x1349
     13c:	21150000 	tstcs	r5, r0
     140:	2f134900 	svccs	0x00134900
     144:	1600000b 	strne	r0, [r0], -fp
     148:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     14c:	0b3b0b3a 	bleq	ec2e3c <__Stack_Size+0xec2a3c>
     150:	0c3f1349 	ldceq	3, cr1, [pc], #-292
     154:	00000a02 	andeq	r0, r0, r2, lsl #20
     158:	01110100 	tsteq	r1, r0, lsl #2
     15c:	0b130e25 	bleq	4c39f8 <__Stack_Size+0x4c35f8>
     160:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     164:	01120111 	tsteq	r2, r1, lsl r1
     168:	00000610 	andeq	r0, r0, r0, lsl r6
     16c:	0b002402 	bleq	917c <__Stack_Size+0x8d7c>
     170:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     174:	0300000e 	movweq	r0, #14	; 0xe
     178:	0b0b0024 	bleq	2c0210 <__Stack_Size+0x2bfe10>
     17c:	00000b3e 	andeq	r0, r0, lr, lsr fp
     180:	3f002e04 	svccc	0x00002e04
     184:	3a0e030c 	bcc	380dbc <__Stack_Size+0x3809bc>
     188:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     18c:	1201110c 	andne	r1, r1, #3	; 0x3
     190:	000a4001 	andeq	r4, sl, r1
     194:	002e0500 	eoreq	r0, lr, r0, lsl #10
     198:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     19c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     1a0:	01110c27 	tsteq	r1, r7, lsr #24
     1a4:	0a400112 	beq	10005f4 <__Stack_Size+0x10001f4>
     1a8:	2e060000 	cdpcs	0, 0, cr0, cr6, cr0, {0}
     1ac:	030c3f00 	movweq	r3, #52992	; 0xcf00
     1b0:	3b0b3a0e 	blcc	2ce9f0 <__Stack_Size+0x2ce5f0>
     1b4:	110c2705 	tstne	ip, r5, lsl #14
     1b8:	40011201 	andmi	r1, r1, r1, lsl #4
     1bc:	07000006 	streq	r0, [r0, -r6]
     1c0:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     1c4:	0b3a0e03 	bleq	e839d8 <__Stack_Size+0xe835d8>
     1c8:	0c270b3b 	stceq	11, cr0, [r7], #-236
     1cc:	01120111 	tsteq	r2, r1, lsl r1
     1d0:	00000640 	andeq	r0, r0, r0, asr #12
     1d4:	01110100 	tsteq	r1, r0, lsl #2
     1d8:	0b130e25 	bleq	4c3a74 <__Stack_Size+0x4c3674>
     1dc:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     1e0:	01120111 	tsteq	r2, r1, lsl r1
     1e4:	00000610 	andeq	r0, r0, r0, lsl r6
     1e8:	0b002402 	bleq	91f8 <__Stack_Size+0x8df8>
     1ec:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     1f0:	0300000e 	movweq	r0, #14	; 0xe
     1f4:	08030016 	stmdaeq	r3, {r1, r2, r4}
     1f8:	0b3b0b3a 	bleq	ec2ee8 <__Stack_Size+0xec2ae8>
     1fc:	00001349 	andeq	r1, r0, r9, asr #6
     200:	49003504 	stmdbmi	r0, {r2, r8, sl, ip, sp}
     204:	05000013 	streq	r0, [r0, #-19]
     208:	0b0b0104 	bleq	2c0620 <__Stack_Size+0x2c0220>
     20c:	0b3b0b3a 	bleq	ec2efc <__Stack_Size+0xec2afc>
     210:	00001301 	andeq	r1, r0, r1, lsl #6
     214:	03002806 	movweq	r2, #2054	; 0x806
     218:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     21c:	00280700 	eoreq	r0, r8, r0, lsl #14
     220:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
     224:	16080000 	strne	r0, [r8], -r0
     228:	3a0e0300 	bcc	380e30 <__Stack_Size+0x380a30>
     22c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     230:	09000013 	stmdbeq	r0, {r0, r1, r4}
     234:	0b0b0024 	bleq	2c02cc <__Stack_Size+0x2bfecc>
     238:	00000b3e 	andeq	r0, r0, lr, lsr fp
     23c:	0b01130a 	bleq	44e6c <__Stack_Size+0x44a6c>
     240:	3b0b3a0b 	blcc	2cea74 <__Stack_Size+0x2ce674>
     244:	00130105 	andseq	r0, r3, r5, lsl #2
     248:	000d0b00 	andeq	r0, sp, r0, lsl #22
     24c:	0b3a0803 	bleq	e82260 <__Stack_Size+0xe81e60>
     250:	1349053b 	movtne	r0, #38203	; 0x953b
     254:	00000a38 	andeq	r0, r0, r8, lsr sl
     258:	03000d0c 	movweq	r0, #3340	; 0xd0c
     25c:	3b0b3a0e 	blcc	2cea9c <__Stack_Size+0x2ce69c>
     260:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     264:	0d00000a 	stceq	0, cr0, [r0, #-40]
     268:	0b0b0113 	bleq	2c06bc <__Stack_Size+0x2c02bc>
     26c:	0b3b0b3a 	bleq	ec2f5c <__Stack_Size+0xec2b5c>
     270:	00001301 	andeq	r1, r0, r1, lsl #6
     274:	03000d0e 	movweq	r0, #3342	; 0xd0e
     278:	3b0b3a0e 	blcc	2ceab8 <__Stack_Size+0x2ce6b8>
     27c:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     280:	0f00000a 	svceq	0x0000000a
     284:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     288:	0b3a0e03 	bleq	e83a9c <__Stack_Size+0xe8369c>
     28c:	01110b3b 	tsteq	r1, fp, lsr fp
     290:	0a400112 	beq	10006e0 <__Stack_Size+0x10002e0>
     294:	2e100000 	wxorcs	wr0, wr0, wr0
     298:	030c3f00 	movweq	r3, #52992	; 0xcf00
     29c:	3b0b3a0e 	blcc	2ceadc <__Stack_Size+0x2ce6dc>
     2a0:	110c270b 	tstne	ip, fp, lsl #14
     2a4:	40011201 	andmi	r1, r1, r1, lsl #4
     2a8:	11000006 	tstne	r0, r6
     2ac:	0c3f012e 	ldfeqs	f0, [pc], #-184
     2b0:	0b3a0e03 	bleq	e83ac4 <__Stack_Size+0xe836c4>
     2b4:	0c270b3b 	stceq	11, cr0, [r7], #-236
     2b8:	01120111 	tsteq	r2, r1, lsl r1
     2bc:	13010640 	movwne	r0, #5696	; 0x1640
     2c0:	34120000 	ldrcc	r0, [r2]
     2c4:	3a0e0300 	bcc	380ecc <__Stack_Size+0x380acc>
     2c8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     2cc:	000a0213 	andeq	r0, sl, r3, lsl r2
     2d0:	012e1300 	teqeq	lr, r0, lsl #6
     2d4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     2d8:	0b3b0b3a 	bleq	ec2fc8 <__Stack_Size+0xec2bc8>
     2dc:	01110c27 	tsteq	r1, r7, lsr #24
     2e0:	06400112 	undefined
     2e4:	34140000 	ldrcc	r0, [r4]
     2e8:	3a0e0300 	bcc	380ef0 <__Stack_Size+0x380af0>
     2ec:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     2f0:	00000013 	andeq	r0, r0, r3, lsl r0
     2f4:	25011101 	strcs	r1, [r1, #-257]
     2f8:	030b130e 	movweq	r1, #45838	; 0xb30e
     2fc:	110e1b0e 	tstne	lr, lr, lsl #22
     300:	10011201 	andne	r1, r1, r1, lsl #4
     304:	02000006 	andeq	r0, r0, #6	; 0x6
     308:	0b0b0024 	bleq	2c03a0 <__Stack_Size+0x2bffa0>
     30c:	0e030b3e 	vmoveq.16	d3[0], r0
     310:	16030000 	strne	r0, [r3], -r0
     314:	3a080300 	bcc	200f1c <__Stack_Size+0x200b1c>
     318:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     31c:	04000013 	streq	r0, [r0], #-19
     320:	13490035 	movtne	r0, #36917	; 0x9035
     324:	04050000 	streq	r0, [r5]
     328:	3a0b0b01 	bcc	2c2f34 <__Stack_Size+0x2c2b34>
     32c:	010b3b0b 	tsteq	fp, fp, lsl #22
     330:	06000013 	undefined
     334:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     338:	00000d1c 	andeq	r0, r0, ip, lsl sp
     33c:	03002807 	movweq	r2, #2055	; 0x807
     340:	000d1c08 	andeq	r1, sp, r8, lsl #24
     344:	00240800 	eoreq	r0, r4, r0, lsl #16
     348:	0b3e0b0b 	bleq	f82f7c <__Stack_Size+0xf82b7c>
     34c:	13090000 	movwne	r0, #36864	; 0x9000
     350:	3a0b0b01 	bcc	2c2f5c <__Stack_Size+0x2c2b5c>
     354:	01053b0b 	tsteq	r5, fp, lsl #22
     358:	0a000013 	beq	3ac <_Minimum_Stack_Size+0x2ac>
     35c:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     360:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     364:	0a381349 	beq	e05090 <__Stack_Size+0xe04c90>
     368:	0d0b0000 	stceq	0, cr0, [fp]
     36c:	3a0e0300 	bcc	380f74 <__Stack_Size+0x380b74>
     370:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     374:	000a3813 	andeq	r3, sl, r3, lsl r8
     378:	01130c00 	tsteq	r3, r0, lsl #24
     37c:	0b3a0b0b 	bleq	e82fb0 <__Stack_Size+0xe82bb0>
     380:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     384:	0d0d0000 	stceq	0, cr0, [sp]
     388:	3a0e0300 	bcc	380f90 <__Stack_Size+0x380b90>
     38c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     390:	000a3813 	andeq	r3, sl, r3, lsl r8
     394:	00160e00 	andseq	r0, r6, r0, lsl #28
     398:	0b3a0e03 	bleq	e83bac <__Stack_Size+0xe837ac>
     39c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     3a0:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
     3a4:	030c3f00 	movweq	r3, #52992	; 0xcf00
     3a8:	3b0b3a0e 	blcc	2cebe8 <__Stack_Size+0x2ce7e8>
     3ac:	1201110b 	andne	r1, r1, #-1073741822	; 0xc0000002
     3b0:	00064001 	andeq	r4, r6, r1
     3b4:	012e1000 	teqeq	lr, r0
     3b8:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     3bc:	0b3b0b3a 	bleq	ec30ac <__Stack_Size+0xec2cac>
     3c0:	01110c27 	tsteq	r1, r7, lsr #24
     3c4:	06400112 	undefined
     3c8:	00001301 	andeq	r1, r0, r1, lsl #6
     3cc:	03000511 	movweq	r0, #1297	; 0x511
     3d0:	3b0b3a0e 	blcc	2cec10 <__Stack_Size+0x2ce810>
     3d4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     3d8:	12000006 	andne	r0, r0, #6	; 0x6
     3dc:	08030005 	stmdaeq	r3, {r0, r2}
     3e0:	0b3b0b3a 	bleq	ec30d0 <__Stack_Size+0xec2cd0>
     3e4:	06021349 	streq	r1, [r2], -r9, asr #6
     3e8:	34130000 	ldrcc	r0, [r3]
     3ec:	3a080300 	bcc	200ff4 <__Stack_Size+0x200bf4>
     3f0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     3f4:	000a0213 	andeq	r0, sl, r3, lsl r2
     3f8:	000f1400 	andeq	r1, pc, r0, lsl #8
     3fc:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     400:	24150000 	ldrcs	r0, [r5]
     404:	3e0b0b00 	fmacdcc	d0, d11, d0
     408:	0008030b 	andeq	r0, r8, fp, lsl #6
     40c:	00341600 	eorseq	r1, r4, r0, lsl #12
     410:	0b3a0e03 	bleq	e83c24 <__Stack_Size+0xe83824>
     414:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     418:	00000a02 	andeq	r0, r0, r2, lsl #20
     41c:	03003417 	movweq	r3, #1047	; 0x417
     420:	3b0b3a0e 	blcc	2cec60 <__Stack_Size+0x2ce860>
     424:	3f13490b 	svccc	0x0013490b
     428:	000a020c 	andeq	r0, sl, ip, lsl #4
     42c:	01011800 	tsteq	r1, r0, lsl #16
     430:	13011349 	movwne	r1, #4937	; 0x1349
     434:	21190000 	tstcs	r9, r0
     438:	2f134900 	svccs	0x00134900
     43c:	0000000b 	andeq	r0, r0, fp
     440:	25011101 	strcs	r1, [r1, #-257]
     444:	030b130e 	movweq	r1, #45838	; 0xb30e
     448:	110e1b0e 	tstne	lr, lr, lsl #22
     44c:	10011201 	andne	r1, r1, r1, lsl #4
     450:	02000006 	andeq	r0, r0, #6	; 0x6
     454:	0b0b0024 	bleq	2c04ec <__Stack_Size+0x2c00ec>
     458:	0e030b3e 	vmoveq.16	d3[0], r0
     45c:	16030000 	strne	r0, [r3], -r0
     460:	3a080300 	bcc	201068 <__Stack_Size+0x200c68>
     464:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     468:	04000013 	streq	r0, [r0], #-19
     46c:	13490035 	movtne	r0, #36917	; 0x9035
     470:	04050000 	streq	r0, [r5]
     474:	3a0b0b01 	bcc	2c3080 <__Stack_Size+0x2c2c80>
     478:	010b3b0b 	tsteq	fp, fp, lsl #22
     47c:	06000013 	undefined
     480:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     484:	00000d1c 	andeq	r0, r0, ip, lsl sp
     488:	03002807 	movweq	r2, #2055	; 0x807
     48c:	000d1c08 	andeq	r1, sp, r8, lsl #24
     490:	00240800 	eoreq	r0, r4, r0, lsl #16
     494:	0b3e0b0b 	bleq	f830c8 <__Stack_Size+0xf82cc8>
     498:	13090000 	movwne	r0, #36864	; 0x9000
     49c:	3a0b0b01 	bcc	2c30a8 <__Stack_Size+0x2c2ca8>
     4a0:	01053b0b 	tsteq	r5, fp, lsl #22
     4a4:	0a000013 	beq	4f8 <__Stack_Size+0xf8>
     4a8:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     4ac:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     4b0:	0a381349 	beq	e051dc <__Stack_Size+0xe04ddc>
     4b4:	0d0b0000 	stceq	0, cr0, [fp]
     4b8:	3a0e0300 	bcc	3810c0 <__Stack_Size+0x380cc0>
     4bc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     4c0:	000a3813 	andeq	r3, sl, r3, lsl r8
     4c4:	01130c00 	tsteq	r3, r0, lsl #24
     4c8:	0b3a0b0b 	bleq	e830fc <__Stack_Size+0xe82cfc>
     4cc:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     4d0:	0d0d0000 	stceq	0, cr0, [sp]
     4d4:	3a0e0300 	bcc	3810dc <__Stack_Size+0x380cdc>
     4d8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     4dc:	000a3813 	andeq	r3, sl, r3, lsl r8
     4e0:	00160e00 	andseq	r0, r6, r0, lsl #28
     4e4:	0b3a0e03 	bleq	e83cf8 <__Stack_Size+0xe838f8>
     4e8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     4ec:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
     4f0:	030c3f01 	movweq	r3, #52993	; 0xcf01
     4f4:	3b0b3a0e 	blcc	2ced34 <__Stack_Size+0x2ce934>
     4f8:	110c270b 	tstne	ip, fp, lsl #14
     4fc:	40011201 	andmi	r1, r1, r1, lsl #4
     500:	00130106 	andseq	r0, r3, r6, lsl #2
     504:	00051000 	andeq	r1, r5, r0
     508:	0b3a0e03 	bleq	e83d1c <__Stack_Size+0xe8391c>
     50c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     510:	00000602 	andeq	r0, r0, r2, lsl #12
     514:	03003411 	movweq	r3, #1041	; 0x411
     518:	3b0b3a0e 	blcc	2ced58 <__Stack_Size+0x2ce958>
     51c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     520:	1200000a 	andne	r0, r0, #10	; 0xa
     524:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     528:	0b3a0e03 	bleq	e83d3c <__Stack_Size+0xe8393c>
     52c:	0c270b3b 	stceq	11, cr0, [r7], #-236
     530:	01120111 	tsteq	r2, r1, lsl r1
     534:	00000640 	andeq	r0, r0, r0, asr #12
     538:	03000513 	movweq	r0, #1299	; 0x513
     53c:	3b0b3a08 	blcc	2ced64 <__Stack_Size+0x2ce964>
     540:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     544:	14000006 	strne	r0, [r0], #-6
     548:	08030034 	stmdaeq	r3, {r2, r4, r5}
     54c:	0b3b0b3a 	bleq	ec323c <__Stack_Size+0xec2e3c>
     550:	06021349 	streq	r1, [r2], -r9, asr #6
     554:	34150000 	ldrcc	r0, [r5]
     558:	3a0e0300 	bcc	381160 <__Stack_Size+0x380d60>
     55c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     560:	00060213 	andeq	r0, r6, r3, lsl r2
     564:	01011600 	tsteq	r1, r0, lsl #12
     568:	13011349 	movwne	r1, #4937	; 0x1349
     56c:	21170000 	tstcs	r7, r0
     570:	2f134900 	svccs	0x00134900
     574:	1800000b 	stmdane	r0, {r0, r1, r3}
     578:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     57c:	0b3b0b3a 	bleq	ec326c <__Stack_Size+0xec2e6c>
     580:	0c3f1349 	ldceq	3, cr1, [pc], #-292
     584:	00000a02 	andeq	r0, r0, r2, lsl #20
     588:	01110100 	tsteq	r1, r0, lsl #2
     58c:	0b130e25 	bleq	4c3e28 <__Stack_Size+0x4c3a28>
     590:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     594:	01120111 	tsteq	r2, r1, lsl r1
     598:	00000610 	andeq	r0, r0, r0, lsl r6
     59c:	0b002402 	bleq	95ac <__Stack_Size+0x91ac>
     5a0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     5a4:	0300000e 	movweq	r0, #14	; 0xe
     5a8:	08030016 	stmdaeq	r3, {r1, r2, r4}
     5ac:	0b3b0b3a 	bleq	ec329c <__Stack_Size+0xec2e9c>
     5b0:	00001349 	andeq	r1, r0, r9, asr #6
     5b4:	0b002404 	bleq	95cc <__Stack_Size+0x91cc>
     5b8:	000b3e0b 	andeq	r3, fp, fp, lsl #28
     5bc:	002e0500 	eoreq	r0, lr, r0, lsl #10
     5c0:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     5c4:	0b3b0b3a 	bleq	ec32b4 <__Stack_Size+0xec2eb4>
     5c8:	01120111 	tsteq	r2, r1, lsl r1
     5cc:	00000a40 	andeq	r0, r0, r0, asr #20
     5d0:	3f012e06 	svccc	0x00012e06
     5d4:	3a0e030c 	bcc	38120c <__Stack_Size+0x380e0c>
     5d8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     5dc:	1201110c 	andne	r1, r1, #3	; 0x3
     5e0:	01064001 	tsteq	r6, r1
     5e4:	07000013 	smladeq	r0, r3, r0, r0
     5e8:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     5ec:	0b3b0b3a 	bleq	ec32dc <__Stack_Size+0xec2edc>
     5f0:	06021349 	streq	r1, [r2], -r9, asr #6
     5f4:	34080000 	strcc	r0, [r8]
     5f8:	3a0e0300 	bcc	381200 <__Stack_Size+0x380e00>
     5fc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     600:	09000013 	stmdbeq	r0, {r0, r1, r4}
     604:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     608:	0b3b0b3a 	bleq	ec32f8 <__Stack_Size+0xec2ef8>
     60c:	06021349 	streq	r1, [r2], -r9, asr #6
     610:	050a0000 	streq	r0, [sl]
     614:	3a080300 	bcc	20121c <__Stack_Size+0x200e1c>
     618:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     61c:	00060213 	andeq	r0, r6, r3, lsl r2
     620:	00340b00 	eorseq	r0, r4, r0, lsl #22
     624:	0b3a0e03 	bleq	e83e38 <__Stack_Size+0xe83a38>
     628:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     62c:	0a020c3f 	beq	83730 <__Stack_Size+0x83330>
     630:	01000000 	tsteq	r0, r0
     634:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     638:	0e030b13 	vmoveq.32	d3[0], r0
     63c:	01110e1b 	tsteq	r1, fp, lsl lr
     640:	06100112 	undefined
     644:	24020000 	strcs	r0, [r2]
     648:	3e0b0b00 	fmacdcc	d0, d11, d0
     64c:	000e030b 	andeq	r0, lr, fp, lsl #6
     650:	00160300 	andseq	r0, r6, r0, lsl #6
     654:	0b3a0803 	bleq	e82668 <__Stack_Size+0xe82268>
     658:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     65c:	35040000 	strcc	r0, [r4]
     660:	00134900 	andseq	r4, r3, r0, lsl #18
     664:	01040500 	tsteq	r4, r0, lsl #10
     668:	0b3a0b0b 	bleq	e8329c <__Stack_Size+0xe82e9c>
     66c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     670:	28060000 	stmdacs	r6, {}
     674:	1c0e0300 	stcne	3, cr0, [lr], {0}
     678:	0700000d 	streq	r0, [r0, -sp]
     67c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     680:	0b3b0b3a 	bleq	ec3370 <__Stack_Size+0xec2f70>
     684:	00001349 	andeq	r1, r0, r9, asr #6
     688:	0b011308 	bleq	452b0 <__Stack_Size+0x44eb0>
     68c:	3b0b3a0b 	blcc	2ceec0 <__Stack_Size+0x2ceac0>
     690:	0013010b 	andseq	r0, r3, fp, lsl #2
     694:	000d0900 	andeq	r0, sp, r0, lsl #18
     698:	0b3a0803 	bleq	e826ac <__Stack_Size+0xe822ac>
     69c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     6a0:	00000a38 	andeq	r0, r0, r8, lsr sl
     6a4:	03000d0a 	movweq	r0, #3338	; 0xd0a
     6a8:	3b0b3a0e 	blcc	2ceee8 <__Stack_Size+0x2ceae8>
     6ac:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     6b0:	0b00000a 	bleq	6e0 <__Stack_Size+0x2e0>
     6b4:	0b0b0024 	bleq	2c074c <__Stack_Size+0x2c034c>
     6b8:	00000b3e 	andeq	r0, r0, lr, lsr fp
     6bc:	0b01130c 	bleq	452f4 <__Stack_Size+0x44ef4>
     6c0:	3b0b3a0b 	blcc	2ceef4 <__Stack_Size+0x2ceaf4>
     6c4:	00130105 	andseq	r0, r3, r5, lsl #2
     6c8:	000d0d00 	andeq	r0, sp, r0, lsl #26
     6cc:	0b3a0803 	bleq	e826e0 <__Stack_Size+0xe822e0>
     6d0:	1349053b 	movtne	r0, #38203	; 0x953b
     6d4:	00000a38 	andeq	r0, r0, r8, lsr sl
     6d8:	03000d0e 	movweq	r0, #3342	; 0xd0e
     6dc:	3b0b3a0e 	blcc	2cef1c <__Stack_Size+0x2ceb1c>
     6e0:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     6e4:	0f00000a 	svceq	0x0000000a
     6e8:	0c3f012e 	ldfeqs	f0, [pc], #-184
     6ec:	0b3a0e03 	bleq	e83f00 <__Stack_Size+0xe83b00>
     6f0:	01110b3b 	tsteq	r1, fp, lsr fp
     6f4:	06400112 	undefined
     6f8:	00001301 	andeq	r1, r0, r1, lsl #6
     6fc:	03003410 	movweq	r3, #1040	; 0x410
     700:	3b0b3a0e 	blcc	2cef40 <__Stack_Size+0x2ceb40>
     704:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     708:	1100000a 	tstne	r0, sl
     70c:	0c3f012e 	ldfeqs	f0, [pc], #-184
     710:	0b3a0e03 	bleq	e83f24 <__Stack_Size+0xe83b24>
     714:	0c270b3b 	stceq	11, cr0, [r7], #-236
     718:	01111349 	tsteq	r1, r9, asr #6
     71c:	06400112 	undefined
     720:	05120000 	ldreq	r0, [r2]
     724:	3a0e0300 	bcc	38132c <__Stack_Size+0x380f2c>
     728:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     72c:	00060213 	andeq	r0, r6, r3, lsl r2
     730:	00341300 	eorseq	r1, r4, r0, lsl #6
     734:	0b3a0e03 	bleq	e83f48 <__Stack_Size+0xe83b48>
     738:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     73c:	00000602 	andeq	r0, r0, r2, lsl #12
     740:	01110100 	tsteq	r1, r0, lsl #2
     744:	0b130e25 	bleq	4c3fe0 <__Stack_Size+0x4c3be0>
     748:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     74c:	01120111 	tsteq	r2, r1, lsl r1
     750:	00000610 	andeq	r0, r0, r0, lsl r6
     754:	0b002402 	bleq	9764 <__Stack_Size+0x9364>
     758:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     75c:	0300000e 	movweq	r0, #14	; 0xe
     760:	08030016 	stmdaeq	r3, {r1, r2, r4}
     764:	0b3b0b3a 	bleq	ec3454 <__Stack_Size+0xec3054>
     768:	00001349 	andeq	r1, r0, r9, asr #6
     76c:	49003504 	stmdbmi	r0, {r2, r8, sl, ip, sp}
     770:	05000013 	streq	r0, [r0, #-19]
     774:	0b0b0104 	bleq	2c0b8c <__Stack_Size+0x2c078c>
     778:	0b3b0b3a 	bleq	ec3468 <__Stack_Size+0xec3068>
     77c:	00001301 	andeq	r1, r0, r1, lsl #6
     780:	03002806 	movweq	r2, #2054	; 0x806
     784:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     788:	00280700 	eoreq	r0, r8, r0, lsl #14
     78c:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
     790:	16080000 	strne	r0, [r8], -r0
     794:	3a0e0300 	bcc	38139c <__Stack_Size+0x380f9c>
     798:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     79c:	09000013 	stmdbeq	r0, {r0, r1, r4}
     7a0:	0b0b0113 	bleq	2c0bf4 <__Stack_Size+0x2c07f4>
     7a4:	0b3b0b3a 	bleq	ec3494 <__Stack_Size+0xec3094>
     7a8:	00001301 	andeq	r1, r0, r1, lsl #6
     7ac:	03000d0a 	movweq	r0, #3338	; 0xd0a
     7b0:	3b0b3a08 	blcc	2cefd8 <__Stack_Size+0x2cebd8>
     7b4:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     7b8:	0b00000a 	bleq	7e8 <__Stack_Size+0x3e8>
     7bc:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     7c0:	0b3b0b3a 	bleq	ec34b0 <__Stack_Size+0xec30b0>
     7c4:	0a381349 	beq	e054f0 <__Stack_Size+0xe050f0>
     7c8:	240c0000 	strcs	r0, [ip]
     7cc:	3e0b0b00 	fmacdcc	d0, d11, d0
     7d0:	0d00000b 	stceq	0, cr0, [r0, #-44]
     7d4:	0c3f012e 	ldfeqs	f0, [pc], #-184
     7d8:	0b3a0e03 	bleq	e83fec <__Stack_Size+0xe83bec>
     7dc:	0c270b3b 	stceq	11, cr0, [r7], #-236
     7e0:	01120111 	tsteq	r2, r1, lsl r1
     7e4:	13010a40 	movwne	r0, #6720	; 0x1a40
     7e8:	050e0000 	streq	r0, [lr]
     7ec:	3a0e0300 	bcc	3813f4 <__Stack_Size+0x380ff4>
     7f0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     7f4:	000a0213 	andeq	r0, sl, r3, lsl r2
     7f8:	00340f00 	eorseq	r0, r4, r0, lsl #30
     7fc:	0b3a0e03 	bleq	e84010 <__Stack_Size+0xe83c10>
     800:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     804:	00000602 	andeq	r0, r0, r2, lsl #12
     808:	03003410 	movweq	r3, #1040	; 0x410
     80c:	3b0b3a0e 	blcc	2cf04c <__Stack_Size+0x2cec4c>
     810:	0013490b 	andseq	r4, r3, fp, lsl #18
     814:	000f1100 	andeq	r1, pc, r0, lsl #2
     818:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     81c:	2e120000 	wxorcs	wr0, wr2, wr0
     820:	030c3f01 	movweq	r3, #52993	; 0xcf01
     824:	3b0b3a0e 	blcc	2cf064 <__Stack_Size+0x2cec64>
     828:	110c2705 	tstne	ip, r5, lsl #14
     82c:	40011201 	andmi	r1, r1, r1, lsl #4
     830:	0013010a 	andseq	r0, r3, sl, lsl #2
     834:	00051300 	andeq	r1, r5, r0, lsl #6
     838:	0b3a0e03 	bleq	e8404c <__Stack_Size+0xe83c4c>
     83c:	1349053b 	movtne	r0, #38203	; 0x953b
     840:	00000a02 	andeq	r0, r0, r2, lsl #20
     844:	03000514 	movweq	r0, #1300	; 0x514
     848:	3b0b3a0e 	blcc	2cf088 <__Stack_Size+0x2cec88>
     84c:	02134905 	andseq	r4, r3, #81920	; 0x14000
     850:	15000006 	strne	r0, [r0, #-6]
     854:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     858:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     85c:	0a021349 	beq	85588 <__Stack_Size+0x85188>
     860:	2e160000 	wxorcs	wr0, wr6, wr0
     864:	030c3f01 	movweq	r3, #52993	; 0xcf01
     868:	3b0b3a0e 	blcc	2cf0a8 <__Stack_Size+0x2ceca8>
     86c:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     870:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     874:	010a4001 	tsteq	sl, r1
     878:	17000013 	smladne	r0, r3, r0, r0
     87c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     880:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     884:	00001349 	andeq	r1, r0, r9, asr #6
     888:	3f012e18 	svccc	0x00012e18
     88c:	3a0e030c 	bcc	3814c4 <__Stack_Size+0x3810c4>
     890:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     894:	1201110c 	andne	r1, r1, #3	; 0x3
     898:	01064001 	tsteq	r6, r1
     89c:	19000013 	stmdbne	r0, {r0, r1, r4}
     8a0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     8a4:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     8a8:	06021349 	streq	r1, [r2], -r9, asr #6
     8ac:	2e1a0000 	wxorcs	wr0, wr10, wr0
     8b0:	030c3f00 	movweq	r3, #52992	; 0xcf00
     8b4:	3b0b3a0e 	blcc	2cf0f4 <__Stack_Size+0x2cecf4>
     8b8:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     8bc:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     8c0:	000a4001 	andeq	r4, sl, r1
     8c4:	012e1b00 	teqeq	lr, r0, lsl #22
     8c8:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     8cc:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     8d0:	13490c27 	movtne	r0, #39975	; 0x9c27
     8d4:	01120111 	tsteq	r2, r1, lsl r1
     8d8:	13010640 	movwne	r0, #5696	; 0x1640
     8dc:	2e1c0000 	wxorcs	wr0, wr12, wr0
     8e0:	030c3f01 	movweq	r3, #52993	; 0xcf01
     8e4:	3b0b3a0e 	blcc	2cf124 <__Stack_Size+0x2ced24>
     8e8:	110c270b 	tstne	ip, fp, lsl #14
     8ec:	40011201 	andmi	r1, r1, r1, lsl #4
     8f0:	1d000006 	stcne	0, cr0, [r0, #-24]
     8f4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     8f8:	0b3b0b3a 	bleq	ec35e8 <__Stack_Size+0xec31e8>
     8fc:	06021349 	streq	r1, [r2], -r9, asr #6
     900:	01000000 	tsteq	r0, r0
     904:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     908:	0e030b13 	vmoveq.32	d3[0], r0
     90c:	01110e1b 	tsteq	r1, fp, lsl lr
     910:	06100112 	undefined
     914:	24020000 	strcs	r0, [r2]
     918:	3e0b0b00 	fmacdcc	d0, d11, d0
     91c:	000e030b 	andeq	r0, lr, fp, lsl #6
     920:	00160300 	andseq	r0, r6, r0, lsl #6
     924:	0b3a0803 	bleq	e82938 <__Stack_Size+0xe82538>
     928:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     92c:	35040000 	strcc	r0, [r4]
     930:	00134900 	andseq	r4, r3, r0, lsl #18
     934:	01040500 	tsteq	r4, r0, lsl #10
     938:	0b3a0b0b 	bleq	e8356c <__Stack_Size+0xe8316c>
     93c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     940:	28060000 	stmdacs	r6, {}
     944:	1c0e0300 	stcne	3, cr0, [lr], {0}
     948:	0700000d 	streq	r0, [r0, -sp]
     94c:	08030028 	stmdaeq	r3, {r3, r5}
     950:	00000d1c 	andeq	r0, r0, ip, lsl sp
     954:	03001608 	movweq	r1, #1544	; 0x608
     958:	3b0b3a0e 	blcc	2cf198 <__Stack_Size+0x2ced98>
     95c:	0013490b 	andseq	r4, r3, fp, lsl #18
     960:	00240900 	eoreq	r0, r4, r0, lsl #18
     964:	0b3e0b0b 	bleq	f83598 <__Stack_Size+0xf83198>
     968:	130a0000 	movwne	r0, #40960	; 0xa000
     96c:	3a0b0b01 	bcc	2c3578 <__Stack_Size+0x2c3178>
     970:	01053b0b 	tsteq	r5, fp, lsl #22
     974:	0b000013 	bleq	9c8 <__Stack_Size+0x5c8>
     978:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     97c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     980:	0a381349 	beq	e056ac <__Stack_Size+0xe052ac>
     984:	0d0c0000 	stceq	0, cr0, [ip]
     988:	3a0e0300 	bcc	381590 <__Stack_Size+0x381190>
     98c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     990:	000a3813 	andeq	r3, sl, r3, lsl r8
     994:	012e0d00 	teqeq	lr, r0, lsl #26
     998:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     99c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     9a0:	13490c27 	movtne	r0, #39975	; 0x9c27
     9a4:	13010b20 	movwne	r0, #6944	; 0x1b20
     9a8:	340e0000 	strcc	r0, [lr]
     9ac:	3a0e0300 	bcc	3815b4 <__Stack_Size+0x3811b4>
     9b0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     9b4:	0f000013 	svceq	0x00000013
     9b8:	0e03012e 	adfeqsp	f0, f3, #0.5
     9bc:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     9c0:	0b200c27 	bleq	803a64 <__Stack_Size+0x803664>
     9c4:	00001301 	andeq	r1, r0, r1, lsl #6
     9c8:	03003410 	movweq	r3, #1040	; 0x410
     9cc:	3b0b3a08 	blcc	2cf1f4 <__Stack_Size+0x2cedf4>
     9d0:	00134905 	andseq	r4, r3, r5, lsl #18
     9d4:	012e1100 	teqeq	lr, r0, lsl #2
     9d8:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     9dc:	0b3b0b3a 	bleq	ec36cc <__Stack_Size+0xec32cc>
     9e0:	01110c27 	tsteq	r1, r7, lsr #24
     9e4:	0a400112 	beq	1000e34 <__Stack_Size+0x1000a34>
     9e8:	00001301 	andeq	r1, r0, r1, lsl #6
     9ec:	03000512 	movweq	r0, #1298	; 0x512
     9f0:	3b0b3a0e 	blcc	2cf230 <__Stack_Size+0x2cee30>
     9f4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     9f8:	13000006 	movwne	r0, #6	; 0x6
     9fc:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     a00:	0b3a0e03 	bleq	e84214 <__Stack_Size+0xe83e14>
     a04:	0c270b3b 	stceq	11, cr0, [r7], #-236
     a08:	01120111 	tsteq	r2, r1, lsl r1
     a0c:	00000a40 	andeq	r0, r0, r0, asr #20
     a10:	3f002e14 	svccc	0x00002e14
     a14:	3a0e030c 	bcc	38164c <__Stack_Size+0x38124c>
     a18:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     a1c:	1113490c 	tstne	r3, ip, lsl #18
     a20:	40011201 	andmi	r1, r1, r1, lsl #4
     a24:	1500000a 	strne	r0, [r0, #-10]
     a28:	0c3f012e 	ldfeqs	f0, [pc], #-184
     a2c:	0b3a0e03 	bleq	e84240 <__Stack_Size+0xe83e40>
     a30:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     a34:	01111349 	tsteq	r1, r9, asr #6
     a38:	0a400112 	beq	1000e88 <__Stack_Size+0x1000a88>
     a3c:	00001301 	andeq	r1, r0, r1, lsl #6
     a40:	3f012e16 	svccc	0x00012e16
     a44:	3a0e030c 	bcc	38167c <__Stack_Size+0x38127c>
     a48:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     a4c:	1201110c 	andne	r1, r1, #3	; 0x3
     a50:	010a4001 	tsteq	sl, r1
     a54:	17000013 	smladne	r0, r3, r0, r0
     a58:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     a5c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     a60:	0a021349 	beq	8578c <__Stack_Size+0x8538c>
     a64:	05180000 	ldreq	r0, [r8]
     a68:	3a0e0300 	bcc	381670 <__Stack_Size+0x381270>
     a6c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     a70:	00060213 	andeq	r0, r6, r3, lsl r2
     a74:	00341900 	eorseq	r1, r4, r0, lsl #18
     a78:	0b3a0e03 	bleq	e8428c <__Stack_Size+0xe83e8c>
     a7c:	1349053b 	movtne	r0, #38203	; 0x953b
     a80:	00000602 	andeq	r0, r0, r2, lsl #12
     a84:	31012e1a 	tstcc	r1, sl, lsl lr
     a88:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     a8c:	010a4001 	tsteq	sl, r1
     a90:	1b000013 	blne	ae4 <__Stack_Size+0x6e4>
     a94:	13310034 	teqne	r1, #52	; 0x34
     a98:	00000602 	andeq	r0, r0, r2, lsl #12
     a9c:	3f012e1c 	svccc	0x00012e1c
     aa0:	3a0e030c 	bcc	3816d8 <__Stack_Size+0x3812d8>
     aa4:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     aa8:	1113490c 	tstne	r3, ip, lsl #18
     aac:	40011201 	andmi	r1, r1, r1, lsl #4
     ab0:	00130106 	andseq	r0, r3, r6, lsl #2
     ab4:	011d1d00 	tsteq	sp, r0, lsl #26
     ab8:	06551331 	undefined
     abc:	05590b58 	ldrbeq	r0, [r9, #-2904]
     ac0:	00001301 	andeq	r1, r0, r1, lsl #6
     ac4:	55010b1e 	strpl	r0, [r1, #-2846]
     ac8:	1f000006 	svcne	0x00000006
     acc:	13310034 	teqne	r1, #52	; 0x34
     ad0:	1d200000 	stcne	0, cr0, [r0]
     ad4:	55133101 	ldrpl	r3, [r3, #-257]
     ad8:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     adc:	21000005 	tstcs	r0, r5
     ae0:	0c3f012e 	ldfeqs	f0, [pc], #-184
     ae4:	0b3a0e03 	bleq	e842f8 <__Stack_Size+0xe83ef8>
     ae8:	0c270b3b 	stceq	11, cr0, [r7], #-236
     aec:	01111349 	tsteq	r1, r9, asr #6
     af0:	06400112 	undefined
     af4:	00001301 	andeq	r1, r0, r1, lsl #6
     af8:	03003422 	movweq	r3, #1058	; 0x422
     afc:	3b0b3a0e 	blcc	2cf33c <__Stack_Size+0x2cef3c>
     b00:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     b04:	23000006 	movwcs	r0, #6	; 0x6
     b08:	0c3f012e 	ldfeqs	f0, [pc], #-184
     b0c:	0b3a0e03 	bleq	e84320 <__Stack_Size+0xe83f20>
     b10:	0c270b3b 	stceq	11, cr0, [r7], #-236
     b14:	01111349 	tsteq	r1, r9, asr #6
     b18:	06400112 	undefined
     b1c:	01000000 	tsteq	r0, r0
     b20:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     b24:	0e030b13 	vmoveq.32	d3[0], r0
     b28:	01110e1b 	tsteq	r1, fp, lsl lr
     b2c:	06100112 	undefined
     b30:	24020000 	strcs	r0, [r2]
     b34:	3e0b0b00 	fmacdcc	d0, d11, d0
     b38:	000e030b 	andeq	r0, lr, fp, lsl #6
     b3c:	00160300 	andseq	r0, r6, r0, lsl #6
     b40:	0b3a0803 	bleq	e82b54 <__Stack_Size+0xe82754>
     b44:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     b48:	35040000 	strcc	r0, [r4]
     b4c:	00134900 	andseq	r4, r3, r0, lsl #18
     b50:	01040500 	tsteq	r4, r0, lsl #10
     b54:	0b3a0b0b 	bleq	e83788 <__Stack_Size+0xe83388>
     b58:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     b5c:	28060000 	stmdacs	r6, {}
     b60:	1c0e0300 	stcne	3, cr0, [lr], {0}
     b64:	0700000d 	streq	r0, [r0, -sp]
     b68:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     b6c:	0b3b0b3a 	bleq	ec385c <__Stack_Size+0xec345c>
     b70:	00001349 	andeq	r1, r0, r9, asr #6
     b74:	0b002408 	bleq	9b9c <__Stack_Size+0x979c>
     b78:	000b3e0b 	andeq	r3, fp, fp, lsl #28
     b7c:	01130900 	tsteq	r3, r0, lsl #18
     b80:	0b3a0b0b 	bleq	e837b4 <__Stack_Size+0xe833b4>
     b84:	1301053b 	movwne	r0, #5435	; 0x153b
     b88:	0d0a0000 	stceq	0, cr0, [sl]
     b8c:	3a080300 	bcc	201794 <__Stack_Size+0x201394>
     b90:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     b94:	000a3813 	andeq	r3, sl, r3, lsl r8
     b98:	000d0b00 	andeq	r0, sp, r0, lsl #22
     b9c:	0b3a0e03 	bleq	e843b0 <__Stack_Size+0xe83fb0>
     ba0:	1349053b 	movtne	r0, #38203	; 0x953b
     ba4:	00000a38 	andeq	r0, r0, r8, lsr sl
     ba8:	0300160c 	movweq	r1, #1548	; 0x60c
     bac:	3b0b3a0e 	blcc	2cf3ec <__Stack_Size+0x2cefec>
     bb0:	00134905 	andseq	r4, r3, r5, lsl #18
     bb4:	01010d00 	tsteq	r1, r0, lsl #26
     bb8:	13011349 	movwne	r1, #4937	; 0x1349
     bbc:	210e0000 	tstcs	lr, r0
     bc0:	2f134900 	svccs	0x00134900
     bc4:	0f00000b 	svceq	0x0000000b
     bc8:	0b0b0113 	bleq	2c101c <__Stack_Size+0x2c0c1c>
     bcc:	0b3b0b3a 	bleq	ec38bc <__Stack_Size+0xec34bc>
     bd0:	00001301 	andeq	r1, r0, r1, lsl #6
     bd4:	03000d10 	movweq	r0, #3344	; 0xd10
     bd8:	3b0b3a0e 	blcc	2cf418 <__Stack_Size+0x2cf018>
     bdc:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     be0:	1100000a 	tstne	r0, sl
     be4:	0c3f012e 	ldfeqs	f0, [pc], #-184
     be8:	0b3a0e03 	bleq	e843fc <__Stack_Size+0xe83ffc>
     bec:	0c270b3b 	stceq	11, cr0, [r7], #-236
     bf0:	01120111 	tsteq	r2, r1, lsl r1
     bf4:	13010640 	movwne	r0, #5696	; 0x1640
     bf8:	05120000 	ldreq	r0, [r2]
     bfc:	3a0e0300 	bcc	381804 <__Stack_Size+0x381404>
     c00:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     c04:	000a0213 	andeq	r0, sl, r3, lsl r2
     c08:	00051300 	andeq	r1, r5, r0, lsl #6
     c0c:	0b3a0e03 	bleq	e84420 <__Stack_Size+0xe84020>
     c10:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     c14:	00000602 	andeq	r0, r0, r2, lsl #12
     c18:	03003414 	movweq	r3, #1044	; 0x414
     c1c:	3b0b3a0e 	blcc	2cf45c <__Stack_Size+0x2cf05c>
     c20:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     c24:	1500000a 	strne	r0, [r0, #-10]
     c28:	08030034 	stmdaeq	r3, {r2, r4, r5}
     c2c:	0b3b0b3a 	bleq	ec391c <__Stack_Size+0xec351c>
     c30:	06021349 	streq	r1, [r2], -r9, asr #6
     c34:	34160000 	ldrcc	r0, [r6]
     c38:	3a0e0300 	bcc	381840 <__Stack_Size+0x381440>
     c3c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     c40:	17000013 	smladne	r0, r3, r0, r0
     c44:	0b0b000f 	bleq	2c0c88 <__Stack_Size+0x2c0888>
     c48:	00001349 	andeq	r1, r0, r9, asr #6
     c4c:	3f012e18 	svccc	0x00012e18
     c50:	3a0e030c 	bcc	381888 <__Stack_Size+0x381488>
     c54:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     c58:	1201110c 	andne	r1, r1, #3	; 0x3
     c5c:	010a4001 	tsteq	sl, r1
     c60:	19000013 	stmdbne	r0, {r0, r1, r4}
     c64:	0c3f012e 	ldfeqs	f0, [pc], #-184
     c68:	0b3a0e03 	bleq	e8447c <__Stack_Size+0xe8407c>
     c6c:	0c270b3b 	stceq	11, cr0, [r7], #-236
     c70:	01111349 	tsteq	r1, r9, asr #6
     c74:	0a400112 	beq	10010c4 <__Stack_Size+0x1000cc4>
     c78:	00001301 	andeq	r1, r0, r1, lsl #6
     c7c:	3f012e1a 	svccc	0x00012e1a
     c80:	3a0e030c 	bcc	3818b8 <__Stack_Size+0x3814b8>
     c84:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     c88:	1113490c 	tstne	r3, ip, lsl #18
     c8c:	40011201 	andmi	r1, r1, r1, lsl #4
     c90:	0013010a 	andseq	r0, r3, sl, lsl #2
     c94:	00051b00 	andeq	r1, r5, r0, lsl #22
     c98:	0b3a0e03 	bleq	e844ac <__Stack_Size+0xe840ac>
     c9c:	1349053b 	movtne	r0, #38203	; 0x953b
     ca0:	00000602 	andeq	r0, r0, r2, lsl #12
     ca4:	0300051c 	movweq	r0, #1308	; 0x51c
     ca8:	3b0b3a0e 	blcc	2cf4e8 <__Stack_Size+0x2cf0e8>
     cac:	02134905 	andseq	r4, r3, #81920	; 0x14000
     cb0:	1d00000a 	stcne	0, cr0, [r0, #-40]
     cb4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     cb8:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     cbc:	00001349 	andeq	r1, r0, r9, asr #6
     cc0:	3f012e1e 	svccc	0x00012e1e
     cc4:	3a0e030c 	bcc	3818fc <__Stack_Size+0x3814fc>
     cc8:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     ccc:	1201110c 	andne	r1, r1, #3	; 0x3
     cd0:	010a4001 	tsteq	sl, r1
     cd4:	1f000013 	svcne	0x00000013
     cd8:	08030034 	stmdaeq	r3, {r2, r4, r5}
     cdc:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     ce0:	0a021349 	beq	85a0c <__Stack_Size+0x8560c>
     ce4:	34200000 	strtcc	r0, [r0]
     ce8:	3a0e0300 	bcc	3818f0 <__Stack_Size+0x3814f0>
     cec:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     cf0:	00060213 	andeq	r0, r6, r3, lsl r2
     cf4:	012e2100 	teqeq	lr, r0, lsl #2
     cf8:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     cfc:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     d00:	01110c27 	tsteq	r1, r7, lsr #24
     d04:	06400112 	undefined
     d08:	00001301 	andeq	r1, r0, r1, lsl #6
     d0c:	03003422 	movweq	r3, #1058	; 0x422
     d10:	3b0b3a08 	blcc	2cf538 <__Stack_Size+0x2cf138>
     d14:	00134905 	andseq	r4, r3, r5, lsl #18
     d18:	002e2300 	eoreq	r2, lr, r0, lsl #6
     d1c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     d20:	0b3b0b3a 	bleq	ec3a10 <__Stack_Size+0xec3610>
     d24:	01110c27 	tsteq	r1, r7, lsr #24
     d28:	06400112 	undefined
     d2c:	2e240000 	cdpcs	0, 2, cr0, cr4, cr0, {0}
     d30:	030c3f01 	movweq	r3, #52993	; 0xcf01
     d34:	3b0b3a0e 	blcc	2cf574 <__Stack_Size+0x2cf174>
     d38:	110c270b 	tstne	ip, fp, lsl #14
     d3c:	40011201 	andmi	r1, r1, r1, lsl #4
     d40:	00000006 	andeq	r0, r0, r6
     d44:	25011101 	strcs	r1, [r1, #-257]
     d48:	030b130e 	movweq	r1, #45838	; 0xb30e
     d4c:	110e1b0e 	tstne	lr, lr, lsl #22
     d50:	10011201 	andne	r1, r1, r1, lsl #4
     d54:	02000006 	andeq	r0, r0, #6	; 0x6
     d58:	0b0b0024 	bleq	2c0df0 <__Stack_Size+0x2c09f0>
     d5c:	0e030b3e 	vmoveq.16	d3[0], r0
     d60:	16030000 	strne	r0, [r3], -r0
     d64:	3a080300 	bcc	20196c <__Stack_Size+0x20156c>
     d68:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     d6c:	04000013 	streq	r0, [r0], #-19
     d70:	13490035 	movtne	r0, #36917	; 0x9035
     d74:	26050000 	strcs	r0, [r5], -r0
     d78:	00134900 	andseq	r4, r3, r0, lsl #18
     d7c:	01040600 	tsteq	r4, r0, lsl #12
     d80:	0b3a0b0b 	bleq	e839b4 <__Stack_Size+0xe835b4>
     d84:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     d88:	28070000 	stmdacs	r7, {}
     d8c:	1c0e0300 	stcne	3, cr0, [lr], {0}
     d90:	0800000d 	stmdaeq	r0, {r0, r2, r3}
     d94:	08030028 	stmdaeq	r3, {r3, r5}
     d98:	00000d1c 	andeq	r0, r0, ip, lsl sp
     d9c:	03001609 	movweq	r1, #1545	; 0x609
     da0:	3b0b3a0e 	blcc	2cf5e0 <__Stack_Size+0x2cf1e0>
     da4:	0013490b 	andseq	r4, r3, fp, lsl #18
     da8:	00240a00 	eoreq	r0, r4, r0, lsl #20
     dac:	0b3e0b0b 	bleq	f839e0 <__Stack_Size+0xf835e0>
     db0:	130b0000 	movwne	r0, #45056	; 0xb000
     db4:	3a050b01 	bcc	1439c0 <__Stack_Size+0x1435c0>
     db8:	01053b0b 	tsteq	r5, fp, lsl #22
     dbc:	0c000013 	stceq	0, cr0, [r0], {19}
     dc0:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     dc4:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     dc8:	0a381349 	beq	e05af4 <__Stack_Size+0xe056f4>
     dcc:	0d0d0000 	stceq	0, cr0, [sp]
     dd0:	3a080300 	bcc	2019d8 <__Stack_Size+0x2015d8>
     dd4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     dd8:	000a3813 	andeq	r3, sl, r3, lsl r8
     ddc:	01010e00 	tsteq	r1, r0, lsl #28
     de0:	13011349 	movwne	r1, #4937	; 0x1349
     de4:	210f0000 	mrscs	r0, CPSR
     de8:	2f134900 	svccs	0x00134900
     dec:	1000000b 	andne	r0, r0, fp
     df0:	0b0b0113 	bleq	2c1244 <__Stack_Size+0x2c0e44>
     df4:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     df8:	00001301 	andeq	r1, r0, r1, lsl #6
     dfc:	0b011311 	bleq	45a48 <__Stack_Size+0x45648>
     e00:	3b0b3a0b 	blcc	2cf634 <__Stack_Size+0x2cf234>
     e04:	0013010b 	andseq	r0, r3, fp, lsl #2
     e08:	000d1200 	andeq	r1, sp, r0, lsl #4
     e0c:	0b3a0e03 	bleq	e84620 <__Stack_Size+0xe84220>
     e10:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     e14:	00000a38 	andeq	r0, r0, r8, lsr sl
     e18:	3f012e13 	svccc	0x00012e13
     e1c:	3a0e030c 	bcc	381a54 <__Stack_Size+0x381654>
     e20:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     e24:	1201110c 	andne	r1, r1, #3	; 0x3
     e28:	010a4001 	tsteq	sl, r1
     e2c:	14000013 	strne	r0, [r0], #-19
     e30:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     e34:	0b3b0b3a 	bleq	ec3b24 <__Stack_Size+0xec3724>
     e38:	0a021349 	beq	85b64 <__Stack_Size+0x85764>
     e3c:	34150000 	ldrcc	r0, [r5]
     e40:	3a0e0300 	bcc	381a48 <__Stack_Size+0x381648>
     e44:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     e48:	16000013 	undefined
     e4c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     e50:	0b3b0b3a 	bleq	ec3b40 <__Stack_Size+0xec3740>
     e54:	06021349 	streq	r1, [r2], -r9, asr #6
     e58:	2e170000 	wxorcs	wr0, wr7, wr0
     e5c:	030c3f01 	movweq	r3, #52993	; 0xcf01
     e60:	3b0b3a0e 	blcc	2cf6a0 <__Stack_Size+0x2cf2a0>
     e64:	110c270b 	tstne	ip, fp, lsl #14
     e68:	40011201 	andmi	r1, r1, r1, lsl #4
     e6c:	00130106 	andseq	r0, r3, r6, lsl #2
     e70:	00341800 	eorseq	r1, r4, r0, lsl #16
     e74:	0b3a0e03 	bleq	e84688 <__Stack_Size+0xe84288>
     e78:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     e7c:	00000602 	andeq	r0, r0, r2, lsl #12
     e80:	0b000f19 	bleq	4aec <__Stack_Size+0x46ec>
     e84:	0013490b 	andseq	r4, r3, fp, lsl #18
     e88:	00051a00 	andeq	r1, r5, r0, lsl #20
     e8c:	0b3a0e03 	bleq	e846a0 <__Stack_Size+0xe842a0>
     e90:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     e94:	00000a02 	andeq	r0, r0, r2, lsl #20
     e98:	3f002e1b 	svccc	0x00002e1b
     e9c:	3a0e030c 	bcc	381ad4 <__Stack_Size+0x3816d4>
     ea0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     ea4:	1113490c 	tstne	r3, ip, lsl #18
     ea8:	40011201 	andmi	r1, r1, r1, lsl #4
     eac:	1c00000a 	stcne	0, cr0, [r0], {10}
     eb0:	0c3f012e 	ldfeqs	f0, [pc], #-184
     eb4:	0b3a0e03 	bleq	e846c8 <__Stack_Size+0xe842c8>
     eb8:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     ebc:	01111349 	tsteq	r1, r9, asr #6
     ec0:	0a400112 	beq	1001310 <__Stack_Size+0x1000f10>
     ec4:	00001301 	andeq	r1, r0, r1, lsl #6
     ec8:	0300051d 	movweq	r0, #1309	; 0x51d
     ecc:	3b0b3a0e 	blcc	2cf70c <__Stack_Size+0x2cf30c>
     ed0:	02134905 	andseq	r4, r3, #81920	; 0x14000
     ed4:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
     ed8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     edc:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     ee0:	00001349 	andeq	r1, r0, r9, asr #6
     ee4:	0300341f 	movweq	r3, #1055	; 0x41f
     ee8:	3b0b3a08 	blcc	2cf710 <__Stack_Size+0x2cf310>
     eec:	02134905 	andseq	r4, r3, #81920	; 0x14000
     ef0:	2000000a 	andcs	r0, r0, sl
     ef4:	0c3f012e 	ldfeqs	f0, [pc], #-184
     ef8:	0b3a0e03 	bleq	e8470c <__Stack_Size+0xe8430c>
     efc:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     f00:	01120111 	tsteq	r2, r1, lsl r1
     f04:	13010a40 	movwne	r0, #6720	; 0x1a40
     f08:	05210000 	streq	r0, [r1]!
     f0c:	3a0e0300 	bcc	381b14 <__Stack_Size+0x381714>
     f10:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     f14:	000a0213 	andeq	r0, sl, r3, lsl r2
     f18:	002e2200 	eoreq	r2, lr, r0, lsl #4
     f1c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     f20:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     f24:	01110c27 	tsteq	r1, r7, lsr #24
     f28:	0a400112 	beq	1001378 <__Stack_Size+0x1000f78>
     f2c:	34230000 	strtcc	r0, [r3]
     f30:	3a0e0300 	bcc	381b38 <__Stack_Size+0x381738>
     f34:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     f38:	000a0213 	andeq	r0, sl, r3, lsl r2
     f3c:	012e2400 	teqeq	lr, r0, lsl #8
     f40:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     f44:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     f48:	01110c27 	tsteq	r1, r7, lsr #24
     f4c:	06400112 	undefined
     f50:	00001301 	andeq	r1, r0, r1, lsl #6
     f54:	03003425 	movweq	r3, #1061	; 0x425
     f58:	3b0b3a0e 	blcc	2cf798 <__Stack_Size+0x2cf398>
     f5c:	02134905 	andseq	r4, r3, #81920	; 0x14000
     f60:	26000006 	strcs	r0, [r0], -r6
     f64:	08030034 	stmdaeq	r3, {r2, r4, r5}
     f68:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     f6c:	00001349 	andeq	r1, r0, r9, asr #6
     f70:	3f002e27 	svccc	0x00002e27
     f74:	3a0e030c 	bcc	381bac <__Stack_Size+0x3817ac>
     f78:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     f7c:	1113490c 	tstne	r3, ip, lsl #18
     f80:	40011201 	andmi	r1, r1, r1, lsl #4
     f84:	28000006 	stmdacs	r0, {r1, r2}
     f88:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     f8c:	0b3a0e03 	bleq	e847a0 <__Stack_Size+0xe843a0>
     f90:	0c270b3b 	stceq	11, cr0, [r7], #-236
     f94:	01120111 	tsteq	r2, r1, lsl r1
     f98:	00000640 	andeq	r0, r0, r0, asr #12
     f9c:	01110100 	tsteq	r1, r0, lsl #2
     fa0:	0b130e25 	bleq	4c483c <__Stack_Size+0x4c443c>
     fa4:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     fa8:	01120111 	tsteq	r2, r1, lsl r1
     fac:	00000610 	andeq	r0, r0, r0, lsl r6
     fb0:	0b002402 	bleq	9fc0 <__Stack_Size+0x9bc0>
     fb4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     fb8:	0300000e 	movweq	r0, #14	; 0xe
     fbc:	08030016 	stmdaeq	r3, {r1, r2, r4}
     fc0:	0b3b0b3a 	bleq	ec3cb0 <__Stack_Size+0xec38b0>
     fc4:	00001349 	andeq	r1, r0, r9, asr #6
     fc8:	49003504 	stmdbmi	r0, {r2, r8, sl, ip, sp}
     fcc:	05000013 	streq	r0, [r0, #-19]
     fd0:	0b0b0104 	bleq	2c13e8 <__Stack_Size+0x2c0fe8>
     fd4:	0b3b0b3a 	bleq	ec3cc4 <__Stack_Size+0xec38c4>
     fd8:	00001301 	andeq	r1, r0, r1, lsl #6
     fdc:	03002806 	movweq	r2, #2054	; 0x806
     fe0:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     fe4:	00280700 	eoreq	r0, r8, r0, lsl #14
     fe8:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
     fec:	16080000 	strne	r0, [r8], -r0
     ff0:	3a0e0300 	bcc	381bf8 <__Stack_Size+0x3817f8>
     ff4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     ff8:	09000013 	stmdbeq	r0, {r0, r1, r4}
     ffc:	0b0b0024 	bleq	2c1094 <__Stack_Size+0x2c0c94>
    1000:	00000b3e 	andeq	r0, r0, lr, lsr fp
    1004:	0b01130a 	bleq	45c34 <__Stack_Size+0x45834>
    1008:	3b0b3a0b 	blcc	2cf83c <__Stack_Size+0x2cf43c>
    100c:	00130105 	andseq	r0, r3, r5, lsl #2
    1010:	000d0b00 	andeq	r0, sp, r0, lsl #22
    1014:	0b3a0803 	bleq	e83028 <__Stack_Size+0xe82c28>
    1018:	1349053b 	movtne	r0, #38203	; 0x953b
    101c:	00000a38 	andeq	r0, r0, r8, lsr sl
    1020:	3f012e0c 	svccc	0x00012e0c
    1024:	3a0e030c 	bcc	381c5c <__Stack_Size+0x38185c>
    1028:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    102c:	1201110c 	andne	r1, r1, #3	; 0x3
    1030:	010a4001 	tsteq	sl, r1
    1034:	0d000013 	stceq	0, cr0, [r0, #-76]
    1038:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    103c:	0b3b0b3a 	bleq	ec3d2c <__Stack_Size+0xec392c>
    1040:	0a021349 	beq	85d6c <__Stack_Size+0x8596c>
    1044:	050e0000 	streq	r0, [lr]
    1048:	3a0e0300 	bcc	381c50 <__Stack_Size+0x381850>
    104c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1050:	00060213 	andeq	r0, r6, r3, lsl r2
    1054:	00340f00 	eorseq	r0, r4, r0, lsl #30
    1058:	0b3a0e03 	bleq	e8486c <__Stack_Size+0xe8446c>
    105c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1060:	00000602 	andeq	r0, r0, r2, lsl #12
    1064:	3f012e10 	svccc	0x00012e10
    1068:	3a0e030c 	bcc	381ca0 <__Stack_Size+0x3818a0>
    106c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1070:	1113490c 	tstne	r3, ip, lsl #18
    1074:	40011201 	andmi	r1, r1, r1, lsl #4
    1078:	0013010a 	andseq	r0, r3, sl, lsl #2
    107c:	00341100 	eorseq	r1, r4, r0, lsl #2
    1080:	0b3a0e03 	bleq	e84894 <__Stack_Size+0xe84494>
    1084:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1088:	2e120000 	wxorcs	wr0, wr2, wr0
    108c:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1090:	3b0b3a0e 	blcc	2cf8d0 <__Stack_Size+0x2cf4d0>
    1094:	110c2705 	tstne	ip, r5, lsl #14
    1098:	40011201 	andmi	r1, r1, r1, lsl #4
    109c:	0013010a 	andseq	r0, r3, sl, lsl #2
    10a0:	00051300 	andeq	r1, r5, r0, lsl #6
    10a4:	0b3a0e03 	bleq	e848b8 <__Stack_Size+0xe844b8>
    10a8:	1349053b 	movtne	r0, #38203	; 0x953b
    10ac:	00000a02 	andeq	r0, r0, r2, lsl #20
    10b0:	3f002e14 	svccc	0x00002e14
    10b4:	3a0e030c 	bcc	381cec <__Stack_Size+0x3818ec>
    10b8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    10bc:	1201110c 	andne	r1, r1, #3	; 0x3
    10c0:	00064001 	andeq	r4, r6, r1
    10c4:	012e1500 	teqeq	lr, r0, lsl #10
    10c8:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    10cc:	0b3b0b3a 	bleq	ec3dbc <__Stack_Size+0xec39bc>
    10d0:	01110c27 	tsteq	r1, r7, lsr #24
    10d4:	06400112 	undefined
    10d8:	00001301 	andeq	r1, r0, r1, lsl #6
    10dc:	01110100 	tsteq	r1, r0, lsl #2
    10e0:	0b130e25 	bleq	4c497c <__Stack_Size+0x4c457c>
    10e4:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    10e8:	01120111 	tsteq	r2, r1, lsl r1
    10ec:	00000610 	andeq	r0, r0, r0, lsl r6
    10f0:	0b002402 	bleq	a100 <__Stack_Size+0x9d00>
    10f4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    10f8:	0300000e 	movweq	r0, #14	; 0xe
    10fc:	08030016 	stmdaeq	r3, {r1, r2, r4}
    1100:	0b3b0b3a 	bleq	ec3df0 <__Stack_Size+0xec39f0>
    1104:	00001349 	andeq	r1, r0, r9, asr #6
    1108:	49003504 	stmdbmi	r0, {r2, r8, sl, ip, sp}
    110c:	05000013 	streq	r0, [r0, #-19]
    1110:	0b0b0104 	bleq	2c1528 <__Stack_Size+0x2c1128>
    1114:	0b3b0b3a 	bleq	ec3e04 <__Stack_Size+0xec3a04>
    1118:	00001301 	andeq	r1, r0, r1, lsl #6
    111c:	03002806 	movweq	r2, #2054	; 0x806
    1120:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    1124:	00280700 	eoreq	r0, r8, r0, lsl #14
    1128:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
    112c:	16080000 	strne	r0, [r8], -r0
    1130:	3a0e0300 	bcc	381d38 <__Stack_Size+0x381938>
    1134:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1138:	09000013 	stmdbeq	r0, {r0, r1, r4}
    113c:	0b0b0024 	bleq	2c11d4 <__Stack_Size+0x2c0dd4>
    1140:	00000b3e 	andeq	r0, r0, lr, lsr fp
    1144:	0b01130a 	bleq	45d74 <__Stack_Size+0x45974>
    1148:	3b0b3a0b 	blcc	2cf97c <__Stack_Size+0x2cf57c>
    114c:	00130105 	andseq	r0, r3, r5, lsl #2
    1150:	000d0b00 	andeq	r0, sp, r0, lsl #22
    1154:	0b3a0803 	bleq	e83168 <__Stack_Size+0xe82d68>
    1158:	1349053b 	movtne	r0, #38203	; 0x953b
    115c:	00000a38 	andeq	r0, r0, r8, lsr sl
    1160:	03000d0c 	movweq	r0, #3340	; 0xd0c
    1164:	3b0b3a0e 	blcc	2cf9a4 <__Stack_Size+0x2cf5a4>
    1168:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    116c:	0d00000a 	stceq	0, cr0, [r0, #-40]
    1170:	0b0b0113 	bleq	2c15c4 <__Stack_Size+0x2c11c4>
    1174:	0b3b0b3a 	bleq	ec3e64 <__Stack_Size+0xec3a64>
    1178:	00001301 	andeq	r1, r0, r1, lsl #6
    117c:	03000d0e 	movweq	r0, #3342	; 0xd0e
    1180:	3b0b3a0e 	blcc	2cf9c0 <__Stack_Size+0x2cf5c0>
    1184:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1188:	0f00000a 	svceq	0x0000000a
    118c:	0c3f012e 	ldfeqs	f0, [pc], #-184
    1190:	0b3a0e03 	bleq	e849a4 <__Stack_Size+0xe845a4>
    1194:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
    1198:	0b201349 	bleq	805ec4 <__Stack_Size+0x805ac4>
    119c:	00001301 	andeq	r1, r0, r1, lsl #6
    11a0:	03000510 	movweq	r0, #1296	; 0x510
    11a4:	3b0b3a0e 	blcc	2cf9e4 <__Stack_Size+0x2cf5e4>
    11a8:	00134905 	andseq	r4, r3, r5, lsl #18
    11ac:	00341100 	eorseq	r1, r4, r0, lsl #2
    11b0:	0b3a0803 	bleq	e831c4 <__Stack_Size+0xe82dc4>
    11b4:	1349053b 	movtne	r0, #38203	; 0x953b
    11b8:	34120000 	ldrcc	r0, [r2]
    11bc:	3a0e0300 	bcc	381dc4 <__Stack_Size+0x3819c4>
    11c0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    11c4:	13000013 	movwne	r0, #19	; 0x13
    11c8:	0c3f002e 	ldceq	0, cr0, [pc], #-184
    11cc:	0b3a0e03 	bleq	e849e0 <__Stack_Size+0xe845e0>
    11d0:	0c270b3b 	stceq	11, cr0, [r7], #-236
    11d4:	01120111 	tsteq	r2, r1, lsl r1
    11d8:	00000a40 	andeq	r0, r0, r0, asr #20
    11dc:	3f012e14 	svccc	0x00012e14
    11e0:	3a0e030c 	bcc	381e18 <__Stack_Size+0x381a18>
    11e4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    11e8:	1201110c 	andne	r1, r1, #3	; 0x3
    11ec:	010a4001 	tsteq	sl, r1
    11f0:	15000013 	strne	r0, [r0, #-19]
    11f4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    11f8:	0b3b0b3a 	bleq	ec3ee8 <__Stack_Size+0xec3ae8>
    11fc:	0a021349 	beq	85f28 <__Stack_Size+0x85b28>
    1200:	2e160000 	wxorcs	wr0, wr6, wr0
    1204:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1208:	3b0b3a0e 	blcc	2cfa48 <__Stack_Size+0x2cf648>
    120c:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
    1210:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1214:	01064001 	tsteq	r6, r1
    1218:	17000013 	smladne	r0, r3, r0, r0
    121c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1220:	0b3b0b3a 	bleq	ec3f10 <__Stack_Size+0xec3b10>
    1224:	06021349 	streq	r1, [r2], -r9, asr #6
    1228:	34180000 	ldrcc	r0, [r8]
    122c:	3a0e0300 	bcc	381e34 <__Stack_Size+0x381a34>
    1230:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1234:	19000013 	stmdbne	r0, {r0, r1, r4}
    1238:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    123c:	06550152 	undefined
    1240:	0b590b58 	bleq	1643fa8 <__Stack_Size+0x1643ba8>
    1244:	00001301 	andeq	r1, r0, r1, lsl #6
    1248:	3100051a 	tstcc	r0, sl, lsl r5
    124c:	1b000013 	blne	12a0 <__Stack_Size+0xea0>
    1250:	0655010b 	ldrbeq	r0, [r5], -fp, lsl #2
    1254:	341c0000 	ldrcc	r0, [ip]
    1258:	00133100 	andseq	r3, r3, r0, lsl #2
    125c:	00341d00 	eorseq	r1, r4, r0, lsl #26
    1260:	0a021331 	beq	85f2c <__Stack_Size+0x85b2c>
    1264:	1d1e0000 	ldcne	0, cr0, [lr]
    1268:	11133101 	tstne	r3, r1, lsl #2
    126c:	58011201 	stmdapl	r1, {r0, r9, ip}
    1270:	000b590b 	andeq	r5, fp, fp, lsl #18
    1274:	010b1f00 	tsteq	fp, r0, lsl #30
    1278:	01120111 	tsteq	r2, r1, lsl r1
    127c:	34200000 	strtcc	r0, [r0]
    1280:	02133100 	andseq	r3, r3, #0	; 0x0
    1284:	21000006 	tstcs	r0, r6
    1288:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    128c:	0b3b0b3a 	bleq	ec3f7c <__Stack_Size+0xec3b7c>
    1290:	0a021349 	beq	85fbc <__Stack_Size+0x85bbc>
    1294:	2e220000 	cdpcs	0, 2, cr0, cr2, cr0, {0}
    1298:	030c3f01 	movweq	r3, #52993	; 0xcf01
    129c:	3b0b3a0e 	blcc	2cfadc <__Stack_Size+0x2cf6dc>
    12a0:	110c2705 	tstne	ip, r5, lsl #14
    12a4:	40011201 	andmi	r1, r1, r1, lsl #4
    12a8:	0013010a 	andseq	r0, r3, sl, lsl #2
    12ac:	00052300 	andeq	r2, r5, r0, lsl #6
    12b0:	0b3a0e03 	bleq	e84ac4 <__Stack_Size+0xe846c4>
    12b4:	1349053b 	movtne	r0, #38203	; 0x953b
    12b8:	00000a02 	andeq	r0, r0, r2, lsl #20
    12bc:	03000524 	movweq	r0, #1316	; 0x524
    12c0:	3b0b3a0e 	blcc	2cfb00 <__Stack_Size+0x2cf700>
    12c4:	02134905 	andseq	r4, r3, #81920	; 0x14000
    12c8:	25000006 	strcs	r0, [r0, #-6]
    12cc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    12d0:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    12d4:	06021349 	streq	r1, [r2], -r9, asr #6
    12d8:	2e260000 	cdpcs	0, 2, cr0, cr6, cr0, {0}
    12dc:	030c3f00 	movweq	r3, #52992	; 0xcf00
    12e0:	3b0b3a0e 	blcc	2cfb20 <__Stack_Size+0x2cf720>
    12e4:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
    12e8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    12ec:	000a4001 	andeq	r4, sl, r1
    12f0:	00342700 	eorseq	r2, r4, r0, lsl #14
    12f4:	0b3a0e03 	bleq	e84b08 <__Stack_Size+0xe84708>
    12f8:	1349053b 	movtne	r0, #38203	; 0x953b
    12fc:	00000a02 	andeq	r0, r0, r2, lsl #20
    1300:	03003428 	movweq	r3, #1064	; 0x428
    1304:	3b0b3a08 	blcc	2cfb2c <__Stack_Size+0x2cf72c>
    1308:	02134905 	andseq	r4, r3, #81920	; 0x14000
    130c:	29000006 	stmdbcs	r0, {r1, r2}
    1310:	0b0b000f 	bleq	2c1354 <__Stack_Size+0x2c0f54>
    1314:	00001349 	andeq	r1, r0, r9, asr #6
    1318:	31012e2a 	tstcc	r1, sl, lsr #28
    131c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1320:	010a4001 	tsteq	sl, r1
    1324:	2b000013 	blcs	1378 <__Stack_Size+0xf78>
    1328:	13310005 	teqne	r1, #5	; 0x5
    132c:	00000602 	andeq	r0, r0, r2, lsl #12
    1330:	3f002e2c 	svccc	0x00002e2c
    1334:	3a0e030c 	bcc	381f6c <__Stack_Size+0x381b6c>
    1338:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    133c:	1201110c 	andne	r1, r1, #3	; 0x3
    1340:	000a4001 	andeq	r4, sl, r1
    1344:	012e2d00 	teqeq	lr, r0, lsl #26
    1348:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    134c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1350:	13490c27 	movtne	r0, #39975	; 0x9c27
    1354:	01120111 	tsteq	r2, r1, lsl r1
    1358:	13010a40 	movwne	r0, #6720	; 0x1a40
    135c:	012e0000 	teqeq	lr, r0
    1360:	01134901 	tsteq	r3, r1, lsl #18
    1364:	2f000013 	svccs	0x00000013
    1368:	13490021 	movtne	r0, #36897	; 0x9021
    136c:	00000b2f 	andeq	r0, r0, pc, lsr #22
    1370:	49002630 	stmdbmi	r0, {r4, r5, r9, sl, sp}
    1374:	00000013 	andeq	r0, r0, r3, lsl r0
    1378:	25011101 	strcs	r1, [r1, #-257]
    137c:	030b130e 	movweq	r1, #45838	; 0xb30e
    1380:	110e1b0e 	tstne	lr, lr, lsl #22
    1384:	10011201 	andne	r1, r1, r1, lsl #4
    1388:	02000006 	andeq	r0, r0, #6	; 0x6
    138c:	0b0b0024 	bleq	2c1424 <__Stack_Size+0x2c1024>
    1390:	0e030b3e 	vmoveq.16	d3[0], r0
    1394:	16030000 	strne	r0, [r3], -r0
    1398:	3a080300 	bcc	201fa0 <__Stack_Size+0x201ba0>
    139c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    13a0:	04000013 	streq	r0, [r0], #-19
    13a4:	13490035 	movtne	r0, #36917	; 0x9035
    13a8:	26050000 	strcs	r0, [r5], -r0
    13ac:	00134900 	andseq	r4, r3, r0, lsl #18
    13b0:	01040600 	tsteq	r4, r0, lsl #12
    13b4:	0b3a0b0b 	bleq	e83fe8 <__Stack_Size+0xe83be8>
    13b8:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    13bc:	28070000 	stmdacs	r7, {}
    13c0:	1c0e0300 	stcne	3, cr0, [lr], {0}
    13c4:	0800000d 	stmdaeq	r0, {r0, r2, r3}
    13c8:	08030028 	stmdaeq	r3, {r3, r5}
    13cc:	00000d1c 	andeq	r0, r0, ip, lsl sp
    13d0:	03001609 	movweq	r1, #1545	; 0x609
    13d4:	3b0b3a0e 	blcc	2cfc14 <__Stack_Size+0x2cf814>
    13d8:	0013490b 	andseq	r4, r3, fp, lsl #18
    13dc:	00240a00 	eoreq	r0, r4, r0, lsl #20
    13e0:	0b3e0b0b 	bleq	f84014 <__Stack_Size+0xf83c14>
    13e4:	130b0000 	movwne	r0, #45056	; 0xb000
    13e8:	3a0b0b01 	bcc	2c3ff4 <__Stack_Size+0x2c3bf4>
    13ec:	01053b0b 	tsteq	r5, fp, lsl #22
    13f0:	0c000013 	stceq	0, cr0, [r0], {19}
    13f4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    13f8:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    13fc:	0a381349 	beq	e06128 <__Stack_Size+0xe05d28>
    1400:	0d0d0000 	stceq	0, cr0, [sp]
    1404:	3a080300 	bcc	20200c <__Stack_Size+0x201c0c>
    1408:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    140c:	000a3813 	andeq	r3, sl, r3, lsl r8
    1410:	012e0e00 	teqeq	lr, r0, lsl #28
    1414:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1418:	0b3b0b3a 	bleq	ec4108 <__Stack_Size+0xec3d08>
    141c:	01110c27 	tsteq	r1, r7, lsr #24
    1420:	0a400112 	beq	1001870 <__Stack_Size+0x1001470>
    1424:	00001301 	andeq	r1, r0, r1, lsl #6
    1428:	0300050f 	movweq	r0, #1295	; 0x50f
    142c:	3b0b3a0e 	blcc	2cfc6c <__Stack_Size+0x2cf86c>
    1430:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1434:	1000000a 	andne	r0, r0, sl
    1438:	0c3f002e 	ldceq	0, cr0, [pc], #-184
    143c:	0b3a0e03 	bleq	e84c50 <__Stack_Size+0xe84850>
    1440:	0c270b3b 	stceq	11, cr0, [r7], #-236
    1444:	01111349 	tsteq	r1, r9, asr #6
    1448:	0a400112 	beq	1001898 <__Stack_Size+0x1001498>
    144c:	2e110000 	wxorcs	wr0, wr1, wr0
    1450:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1454:	3b0b3a0e 	blcc	2cfc94 <__Stack_Size+0x2cf894>
    1458:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
    145c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1460:	000a4001 	andeq	r4, sl, r1
    1464:	00051200 	andeq	r1, r5, r0, lsl #4
    1468:	0b3a0e03 	bleq	e84c7c <__Stack_Size+0xe8487c>
    146c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1470:	00000602 	andeq	r0, r0, r2, lsl #12
    1474:	03003413 	movweq	r3, #1043	; 0x413
    1478:	3b0b3a0e 	blcc	2cfcb8 <__Stack_Size+0x2cf8b8>
    147c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1480:	14000006 	strne	r0, [r0], #-6
    1484:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1488:	0b3b0b3a 	bleq	ec4178 <__Stack_Size+0xec3d78>
    148c:	00001349 	andeq	r1, r0, r9, asr #6
    1490:	03003415 	movweq	r3, #1045	; 0x415
    1494:	3b0b3a0e 	blcc	2cfcd4 <__Stack_Size+0x2cf8d4>
    1498:	0013490b 	andseq	r4, r3, fp, lsl #18
    149c:	11010000 	tstne	r1, r0
    14a0:	130e2501 	movwne	r2, #58625	; 0xe501
    14a4:	1b0e030b 	blne	3820d8 <__Stack_Size+0x381cd8>
    14a8:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    14ac:	00061001 	andeq	r1, r6, r1
    14b0:	00240200 	eoreq	r0, r4, r0, lsl #4
    14b4:	0b3e0b0b 	bleq	f840e8 <__Stack_Size+0xf83ce8>
    14b8:	00000e03 	andeq	r0, r0, r3, lsl #28
    14bc:	03001603 	movweq	r1, #1539	; 0x603
    14c0:	3b0b3a08 	blcc	2cfce8 <__Stack_Size+0x2cf8e8>
    14c4:	0013490b 	andseq	r4, r3, fp, lsl #18
    14c8:	00350400 	eorseq	r0, r5, r0, lsl #8
    14cc:	00001349 	andeq	r1, r0, r9, asr #6
    14d0:	0b010405 	bleq	424ec <__Stack_Size+0x420ec>
    14d4:	3b0b3a0b 	blcc	2cfd08 <__Stack_Size+0x2cf908>
    14d8:	0013010b 	andseq	r0, r3, fp, lsl #2
    14dc:	00280600 	eoreq	r0, r8, r0, lsl #12
    14e0:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    14e4:	28070000 	stmdacs	r7, {}
    14e8:	1c080300 	stcne	3, cr0, [r8], {0}
    14ec:	0800000d 	stmdaeq	r0, {r0, r2, r3}
    14f0:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    14f4:	0b3b0b3a 	bleq	ec41e4 <__Stack_Size+0xec3de4>
    14f8:	00001349 	andeq	r1, r0, r9, asr #6
    14fc:	0b002409 	bleq	a528 <__Stack_Size+0xa128>
    1500:	000b3e0b 	andeq	r3, fp, fp, lsl #28
    1504:	01130a00 	tsteq	r3, r0, lsl #20
    1508:	0b3a0b0b 	bleq	e8413c <__Stack_Size+0xe83d3c>
    150c:	1301053b 	movwne	r0, #5435	; 0x153b
    1510:	0d0b0000 	stceq	0, cr0, [fp]
    1514:	3a080300 	bcc	20211c <__Stack_Size+0x201d1c>
    1518:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    151c:	000a3813 	andeq	r3, sl, r3, lsl r8
    1520:	000d0c00 	andeq	r0, sp, r0, lsl #24
    1524:	0b3a0e03 	bleq	e84d38 <__Stack_Size+0xe84938>
    1528:	1349053b 	movtne	r0, #38203	; 0x953b
    152c:	00000a38 	andeq	r0, r0, r8, lsr sl
    1530:	0300160d 	movweq	r1, #1549	; 0x60d
    1534:	3b0b3a0e 	blcc	2cfd74 <__Stack_Size+0x2cf974>
    1538:	00134905 	andseq	r4, r3, r5, lsl #18
    153c:	01130e00 	tsteq	r3, r0, lsl #28
    1540:	0b3a0b0b 	bleq	e84174 <__Stack_Size+0xe83d74>
    1544:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1548:	0d0f0000 	stceq	0, cr0, [pc]
    154c:	3a0e0300 	bcc	382154 <__Stack_Size+0x381d54>
    1550:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1554:	000a3813 	andeq	r3, sl, r3, lsl r8
    1558:	012e1000 	teqeq	lr, r0
    155c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1560:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1564:	0b200c27 	bleq	804608 <__Stack_Size+0x804208>
    1568:	00001301 	andeq	r1, r0, r1, lsl #6
    156c:	03000511 	movweq	r0, #1297	; 0x511
    1570:	3b0b3a0e 	blcc	2cfdb0 <__Stack_Size+0x2cf9b0>
    1574:	00134905 	andseq	r4, r3, r5, lsl #18
    1578:	00341200 	eorseq	r1, r4, r0, lsl #4
    157c:	0b3a0e03 	bleq	e84d90 <__Stack_Size+0xe84990>
    1580:	1349053b 	movtne	r0, #38203	; 0x953b
    1584:	0f130000 	svceq	0x00130000
    1588:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    158c:	14000013 	strne	r0, [r0], #-19
    1590:	0e03012e 	adfeqsp	f0, f3, #0.5
    1594:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1598:	0b200c27 	bleq	80463c <__Stack_Size+0x80423c>
    159c:	00001301 	andeq	r1, r0, r1, lsl #6
    15a0:	03003415 	movweq	r3, #1045	; 0x415
    15a4:	3b0b3a08 	blcc	2cfdcc <__Stack_Size+0x2cf9cc>
    15a8:	00134905 	andseq	r4, r3, r5, lsl #18
    15ac:	012e1600 	teqeq	lr, r0, lsl #12
    15b0:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    15b4:	0b3b0b3a 	bleq	ec42a4 <__Stack_Size+0xec3ea4>
    15b8:	01110c27 	tsteq	r1, r7, lsr #24
    15bc:	06400112 	undefined
    15c0:	00001301 	andeq	r1, r0, r1, lsl #6
    15c4:	03000517 	movweq	r0, #1303	; 0x517
    15c8:	3b0b3a0e 	blcc	2cfe08 <__Stack_Size+0x2cfa08>
    15cc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    15d0:	18000006 	stmdane	r0, {r1, r2}
    15d4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    15d8:	0b3b0b3a 	bleq	ec42c8 <__Stack_Size+0xec3ec8>
    15dc:	06021349 	streq	r1, [r2], -r9, asr #6
    15e0:	2e190000 	wxorcs	wr0, wr9, wr0
    15e4:	030c3f01 	movweq	r3, #52993	; 0xcf01
    15e8:	3b0b3a0e 	blcc	2cfe28 <__Stack_Size+0x2cfa28>
    15ec:	110c2705 	tstne	ip, r5, lsl #14
    15f0:	40011201 	andmi	r1, r1, r1, lsl #4
    15f4:	00130106 	andseq	r0, r3, r6, lsl #2
    15f8:	00051a00 	andeq	r1, r5, r0, lsl #20
    15fc:	0b3a0e03 	bleq	e84e10 <__Stack_Size+0xe84a10>
    1600:	1349053b 	movtne	r0, #38203	; 0x953b
    1604:	00000602 	andeq	r0, r0, r2, lsl #12
    1608:	0300341b 	movweq	r3, #1051	; 0x41b
    160c:	3b0b3a0e 	blcc	2cfe4c <__Stack_Size+0x2cfa4c>
    1610:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1614:	1c000006 	stcne	0, cr0, [r0], {6}
    1618:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    161c:	0b580655 	bleq	1602f78 <__Stack_Size+0x1602b78>
    1620:	13010559 	movwne	r0, #5465	; 0x1559
    1624:	051d0000 	ldreq	r0, [sp]
    1628:	00133100 	andseq	r3, r3, r0, lsl #2
    162c:	010b1e00 	tsteq	fp, r0, lsl #28
    1630:	00000655 	andeq	r0, r0, r5, asr r6
    1634:	3100341f 	tstcc	r0, pc, lsl r4
    1638:	00060213 	andeq	r0, r6, r3, lsl r2
    163c:	011d2000 	tsteq	sp, r0
    1640:	01521331 	cmpeq	r2, r1, lsr r3
    1644:	0b580655 	bleq	1602fa0 <__Stack_Size+0x1602ba0>
    1648:	13010559 	movwne	r0, #5465	; 0x1559
    164c:	34210000 	strtcc	r0, [r1]
    1650:	00133100 	andseq	r3, r3, r0, lsl #2
    1654:	011d2200 	tsteq	sp, r0, lsl #4
    1658:	01111331 	tsteq	r1, r1, lsr r3
    165c:	0b580112 	bleq	1601aac <__Stack_Size+0x16016ac>
    1660:	13010559 	movwne	r0, #5465	; 0x1559
    1664:	0b230000 	bleq	8c166c <__Stack_Size+0x8c126c>
    1668:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
    166c:	24000001 	strcs	r0, [r0], #-1
    1670:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    1674:	06550152 	undefined
    1678:	05590b58 	ldrbeq	r0, [r9, #-2904]
    167c:	05250000 	streq	r0, [r5]!
    1680:	3a0e0300 	bcc	382288 <__Stack_Size+0x381e88>
    1684:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1688:	000a0213 	andeq	r0, sl, r3, lsl r2
    168c:	00342600 	eorseq	r2, r4, r0, lsl #12
    1690:	0b3a0e03 	bleq	e84ea4 <__Stack_Size+0xe84aa4>
    1694:	1349053b 	movtne	r0, #38203	; 0x953b
    1698:	00000a02 	andeq	r0, r0, r2, lsl #20
    169c:	31003427 	tstcc	r0, r7, lsr #8
    16a0:	000a0213 	andeq	r0, sl, r3, lsl r2
    16a4:	011d2800 	tsteq	sp, r0, lsl #16
    16a8:	01111331 	tsteq	r1, r1, lsr r3
    16ac:	0b580112 	bleq	1601afc <__Stack_Size+0x16016fc>
    16b0:	00000559 	andeq	r0, r0, r9, asr r5
    16b4:	3f012e29 	svccc	0x00012e29
    16b8:	3a0e030c 	bcc	3822f0 <__Stack_Size+0x381ef0>
    16bc:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    16c0:	1201110c 	andne	r1, r1, #3	; 0x3
    16c4:	010a4001 	tsteq	sl, r1
    16c8:	2a000013 	bcs	171c <__Stack_Size+0x131c>
    16cc:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
    16d0:	01120111 	tsteq	r2, r1, lsl r1
    16d4:	13010a40 	movwne	r0, #6720	; 0x1a40
    16d8:	052b0000 	streq	r0, [fp]!
    16dc:	02133100 	andseq	r3, r3, #0	; 0x0
    16e0:	2c00000a 	stccs	0, cr0, [r0], {10}
    16e4:	13310005 	teqne	r1, #5	; 0x5
    16e8:	00000602 	andeq	r0, r0, r2, lsl #12
    16ec:	3f012e2d 	svccc	0x00012e2d
    16f0:	3a0e030c 	bcc	382328 <__Stack_Size+0x381f28>
    16f4:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    16f8:	1113490c 	tstne	r3, ip, lsl #18
    16fc:	40011201 	andmi	r1, r1, r1, lsl #4
    1700:	0013010a 	andseq	r0, r3, sl, lsl #2
    1704:	012e2e00 	teqeq	lr, r0, lsl #28
    1708:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    170c:	0b3b0b3a 	bleq	ec43fc <__Stack_Size+0xec3ffc>
    1710:	01110c27 	tsteq	r1, r7, lsr #24
    1714:	06400112 	undefined
    1718:	01000000 	tsteq	r0, r0
    171c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1720:	0e030b13 	vmoveq.32	d3[0], r0
    1724:	01110e1b 	tsteq	r1, fp, lsl lr
    1728:	06100112 	undefined
    172c:	24020000 	strcs	r0, [r2]
    1730:	3e0b0b00 	fmacdcc	d0, d11, d0
    1734:	000e030b 	andeq	r0, lr, fp, lsl #6
    1738:	00160300 	andseq	r0, r6, r0, lsl #6
    173c:	0b3a0803 	bleq	e83750 <__Stack_Size+0xe83350>
    1740:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1744:	35040000 	strcc	r0, [r4]
    1748:	00134900 	andseq	r4, r3, r0, lsl #18
    174c:	01040500 	tsteq	r4, r0, lsl #10
    1750:	0b3a0b0b 	bleq	e84384 <__Stack_Size+0xe83f84>
    1754:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1758:	28060000 	stmdacs	r6, {}
    175c:	1c0e0300 	stcne	3, cr0, [lr], {0}
    1760:	0700000d 	streq	r0, [r0, -sp]
    1764:	08030028 	stmdaeq	r3, {r3, r5}
    1768:	00000d1c 	andeq	r0, r0, ip, lsl sp
    176c:	03001608 	movweq	r1, #1544	; 0x608
    1770:	3b0b3a0e 	blcc	2cffb0 <__Stack_Size+0x2cfbb0>
    1774:	0013490b 	andseq	r4, r3, fp, lsl #18
    1778:	00240900 	eoreq	r0, r4, r0, lsl #18
    177c:	0b3e0b0b 	bleq	f843b0 <__Stack_Size+0xf83fb0>
    1780:	130a0000 	movwne	r0, #40960	; 0xa000
    1784:	3a0b0b01 	bcc	2c4390 <__Stack_Size+0x2c3f90>
    1788:	01053b0b 	tsteq	r5, fp, lsl #22
    178c:	0b000013 	bleq	17e0 <__Stack_Size+0x13e0>
    1790:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    1794:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1798:	0a381349 	beq	e064c4 <__Stack_Size+0xe060c4>
    179c:	0d0c0000 	stceq	0, cr0, [ip]
    17a0:	3a0e0300 	bcc	3823a8 <__Stack_Size+0x381fa8>
    17a4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    17a8:	000a3813 	andeq	r3, sl, r3, lsl r8
    17ac:	00160d00 	andseq	r0, r6, r0, lsl #26
    17b0:	0b3a0e03 	bleq	e84fc4 <__Stack_Size+0xe84bc4>
    17b4:	1349053b 	movtne	r0, #38203	; 0x953b
    17b8:	130e0000 	movwne	r0, #57344	; 0xe000
    17bc:	3a0b0b01 	bcc	2c43c8 <__Stack_Size+0x2c3fc8>
    17c0:	010b3b0b 	tsteq	fp, fp, lsl #22
    17c4:	0f000013 	svceq	0x00000013
    17c8:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    17cc:	0b3b0b3a 	bleq	ec44bc <__Stack_Size+0xec40bc>
    17d0:	0a381349 	beq	e064fc <__Stack_Size+0xe060fc>
    17d4:	2e100000 	wxorcs	wr0, wr0, wr0
    17d8:	030c3f01 	movweq	r3, #52993	; 0xcf01
    17dc:	3b0b3a0e 	blcc	2d001c <__Stack_Size+0x2cfc1c>
    17e0:	110c270b 	tstne	ip, fp, lsl #14
    17e4:	40011201 	andmi	r1, r1, r1, lsl #4
    17e8:	0013010a 	andseq	r0, r3, sl, lsl #2
    17ec:	00051100 	andeq	r1, r5, r0, lsl #2
    17f0:	0b3a0e03 	bleq	e85004 <__Stack_Size+0xe84c04>
    17f4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    17f8:	00000a02 	andeq	r0, r0, r2, lsl #20
    17fc:	0b000f12 	bleq	544c <__Stack_Size+0x504c>
    1800:	0013490b 	andseq	r4, r3, fp, lsl #18
    1804:	012e1300 	teqeq	lr, r0, lsl #6
    1808:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    180c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1810:	01110c27 	tsteq	r1, r7, lsr #24
    1814:	0a400112 	beq	1001c64 <__Stack_Size+0x1001864>
    1818:	00001301 	andeq	r1, r0, r1, lsl #6
    181c:	03000514 	movweq	r0, #1300	; 0x514
    1820:	3b0b3a0e 	blcc	2d0060 <__Stack_Size+0x2cfc60>
    1824:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1828:	15000006 	strne	r0, [r0, #-6]
    182c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1830:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1834:	0a021349 	beq	86560 <__Stack_Size+0x86160>
    1838:	05160000 	ldreq	r0, [r6]
    183c:	3a0e0300 	bcc	382444 <__Stack_Size+0x382044>
    1840:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1844:	000a0213 	andeq	r0, sl, r3, lsl r2
    1848:	012e1700 	teqeq	lr, r0, lsl #14
    184c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1850:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1854:	01110c27 	tsteq	r1, r7, lsr #24
    1858:	06400112 	undefined
    185c:	00001301 	andeq	r1, r0, r1, lsl #6
    1860:	03000518 	movweq	r0, #1304	; 0x518
    1864:	3b0b3a0e 	blcc	2d00a4 <__Stack_Size+0x2cfca4>
    1868:	02134905 	andseq	r4, r3, #81920	; 0x14000
    186c:	19000006 	stmdbne	r0, {r1, r2}
    1870:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1874:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1878:	00001349 	andeq	r1, r0, r9, asr #6
    187c:	0300341a 	movweq	r3, #1050	; 0x41a
    1880:	3b0b3a0e 	blcc	2d00c0 <__Stack_Size+0x2cfcc0>
    1884:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1888:	1b000006 	blne	18a8 <__Stack_Size+0x14a8>
    188c:	0c3f012e 	ldfeqs	f0, [pc], #-184
    1890:	0b3a0e03 	bleq	e850a4 <__Stack_Size+0xe84ca4>
    1894:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
    1898:	01111349 	tsteq	r1, r9, asr #6
    189c:	0a400112 	beq	1001cec <__Stack_Size+0x10018ec>
    18a0:	00001301 	andeq	r1, r0, r1, lsl #6
    18a4:	3f012e1c 	svccc	0x00012e1c
    18a8:	3a0e030c 	bcc	3824e0 <__Stack_Size+0x3820e0>
    18ac:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    18b0:	1201110c 	andne	r1, r1, #3	; 0x3
    18b4:	01064001 	tsteq	r6, r1
    18b8:	1d000013 	stcne	0, cr0, [r0, #-76]
    18bc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    18c0:	0b3b0b3a 	bleq	ec45b0 <__Stack_Size+0xec41b0>
    18c4:	06021349 	streq	r1, [r2], -r9, asr #6
    18c8:	341e0000 	ldrcc	r0, [lr]
    18cc:	3a0e0300 	bcc	3824d4 <__Stack_Size+0x3820d4>
    18d0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    18d4:	000a0213 	andeq	r0, sl, r3, lsl r2
    18d8:	00341f00 	eorseq	r1, r4, r0, lsl #30
    18dc:	0b3a0e03 	bleq	e850f0 <__Stack_Size+0xe84cf0>
    18e0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    18e4:	2e200000 	cdpcs	0, 2, cr0, cr0, cr0, {0}
    18e8:	030c3f01 	movweq	r3, #52993	; 0xcf01
    18ec:	3b0b3a0e 	blcc	2d012c <__Stack_Size+0x2cfd2c>
    18f0:	110c270b 	tstne	ip, fp, lsl #14
    18f4:	40011201 	andmi	r1, r1, r1, lsl #4
    18f8:	00000006 	andeq	r0, r0, r6
    18fc:	10001101 	andne	r1, r0, r1, lsl #2
    1900:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
    1904:	1b080301 	blne	202510 <__Stack_Size+0x202110>
    1908:	13082508 	movwne	r2, #34056	; 0x8508
    190c:	00000005 	andeq	r0, r0, r5
    1910:	25011101 	strcs	r1, [r1, #-257]
    1914:	030b130e 	movweq	r1, #45838	; 0xb30e
    1918:	110e1b0e 	tstne	lr, lr, lsl #22
    191c:	10011201 	andne	r1, r1, r1, lsl #4
    1920:	02000006 	andeq	r0, r0, #6	; 0x6
    1924:	0b0b0024 	bleq	2c19bc <__Stack_Size+0x2c15bc>
    1928:	0e030b3e 	vmoveq.16	d3[0], r0
    192c:	24030000 	strcs	r0, [r3]
    1930:	3e0b0b00 	fmacdcc	d0, d11, d0
    1934:	0400000b 	streq	r0, [r0], #-11
    1938:	0c3f012e 	ldfeqs	f0, [pc], #-184
    193c:	0b3a0e03 	bleq	e85150 <__Stack_Size+0xe84d50>
    1940:	0c270b3b 	stceq	11, cr0, [r7], #-236
    1944:	01120111 	tsteq	r2, r1, lsl r1
    1948:	13010640 	movwne	r0, #5696	; 0x1640
    194c:	34050000 	strcc	r0, [r5]
    1950:	3a0e0300 	bcc	382558 <__Stack_Size+0x382158>
    1954:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1958:	06000013 	undefined
    195c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1960:	0b3b0b3a 	bleq	ec4650 <__Stack_Size+0xec4250>
    1964:	06021349 	streq	r1, [r2], -r9, asr #6
    1968:	0f070000 	svceq	0x00070000
    196c:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1970:	08000013 	stmdaeq	r0, {r0, r1, r4}
    1974:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1978:	0b3b0b3a 	bleq	ec4668 <__Stack_Size+0xec4268>
    197c:	0c3f1349 	ldceq	3, cr1, [pc], #-292
    1980:	00000c3c 	andeq	r0, r0, ip, lsr ip
    1984:	03003409 	movweq	r3, #1033	; 0x409
    1988:	3b0b3a0e 	blcc	2d01c8 <__Stack_Size+0x2cfdc8>
    198c:	3c0c3f0b 	stccc	15, cr3, [ip], {11}
    1990:	0a00000c 	beq	19c8 <__Stack_Size+0x15c8>
    1994:	13490101 	movtne	r0, #37121	; 0x9101
    1998:	00001301 	andeq	r1, r0, r1, lsl #6
    199c:	4900210b 	stmdbmi	r0, {r0, r1, r3, r8, sp}
    19a0:	000b2f13 	andeq	r2, fp, r3, lsl pc
    19a4:	00150c00 	andseq	r0, r5, r0, lsl #24
    19a8:	00000c27 	andeq	r0, r0, r7, lsr #24
    19ac:	0300340d 	movweq	r3, #1037	; 0x40d
    19b0:	3b0b3a0e 	blcc	2d01f0 <__Stack_Size+0x2cfdf0>
    19b4:	3f13490b 	svccc	0x0013490b
    19b8:	000a020c 	andeq	r0, sl, ip, lsl #4
    19bc:	00260e00 	eoreq	r0, r6, r0, lsl #28
    19c0:	00001349 	andeq	r1, r0, r9, asr #6
    19c4:	01110100 	tsteq	r1, r0, lsl #2
    19c8:	0b130e25 	bleq	4c5264 <__Stack_Size+0x4c4e64>
    19cc:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    19d0:	01120111 	tsteq	r2, r1, lsl r1
    19d4:	00000610 	andeq	r0, r0, r0, lsl r6
    19d8:	0b002402 	bleq	a9e8 <__Stack_Size+0xa5e8>
    19dc:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    19e0:	0300000e 	movweq	r0, #14	; 0xe
    19e4:	0b0b0024 	bleq	2c1a7c <__Stack_Size+0x2c167c>
    19e8:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
    19ec:	24040000 	strcs	r0, [r4]
    19f0:	3e0b0b00 	fmacdcc	d0, d11, d0
    19f4:	0500000b 	streq	r0, [r0, #-11]
    19f8:	0c270015 	stceq	0, cr0, [r7], #-84
    19fc:	0f060000 	svceq	0x00060000
    1a00:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1a04:	07000013 	smladeq	r0, r3, r0, r0
    1a08:	0e030104 	adfeqs	f0, f3, f4
    1a0c:	0b3a0b0b 	bleq	e84640 <__Stack_Size+0xe84240>
    1a10:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1a14:	28080000 	stmdacs	r8, {}
    1a18:	1c0e0300 	stcne	3, cr0, [lr], {0}
    1a1c:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    1a20:	0c3f012e 	ldfeqs	f0, [pc], #-184
    1a24:	0b3a0e03 	bleq	e85238 <__Stack_Size+0xe84e38>
    1a28:	0c270b3b 	stceq	11, cr0, [r7], #-236
    1a2c:	01111349 	tsteq	r1, r9, asr #6
    1a30:	06400112 	undefined
    1a34:	050a0000 	streq	r0, [sl]
    1a38:	3a080300 	bcc	202640 <__Stack_Size+0x202240>
    1a3c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1a40:	00060213 	andeq	r0, r6, r3, lsl r2
    1a44:	11010000 	tstne	r1, r0
    1a48:	130e2501 	movwne	r2, #58625	; 0xe501
    1a4c:	1b0e030b 	blne	382680 <__Stack_Size+0x382280>
    1a50:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    1a54:	00061001 	andeq	r1, r6, r1
    1a58:	00240200 	eoreq	r0, r4, r0, lsl #4
    1a5c:	0b3e0b0b 	bleq	f84690 <__Stack_Size+0xf84290>
    1a60:	00000e03 	andeq	r0, r0, r3, lsl #28
    1a64:	0b002403 	bleq	aa78 <__Stack_Size+0xa678>
    1a68:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1a6c:	04000008 	streq	r0, [r0], #-8
    1a70:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1a74:	0b3b0b3a 	bleq	ec4764 <__Stack_Size+0xec4364>
    1a78:	00001349 	andeq	r1, r0, r9, asr #6
    1a7c:	03001605 	movweq	r1, #1541	; 0x605
    1a80:	3b0b3a0e 	blcc	2d02c0 <__Stack_Size+0x2cfec0>
    1a84:	00134905 	andseq	r4, r3, r5, lsl #18
    1a88:	01170600 	tsteq	r7, r0, lsl #12
    1a8c:	0b3a0b0b 	bleq	e846c0 <__Stack_Size+0xe842c0>
    1a90:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1a94:	0d070000 	stceq	0, cr0, [r7]
    1a98:	3a0e0300 	bcc	3826a0 <__Stack_Size+0x3822a0>
    1a9c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1aa0:	08000013 	stmdaeq	r0, {r0, r1, r4}
    1aa4:	13490101 	movtne	r0, #37121	; 0x9101
    1aa8:	00001301 	andeq	r1, r0, r1, lsl #6
    1aac:	49002109 	stmdbmi	r0, {r0, r3, r8, sp}
    1ab0:	000b2f13 	andeq	r2, fp, r3, lsl pc
    1ab4:	00240a00 	eoreq	r0, r4, r0, lsl #20
    1ab8:	0b3e0b0b 	bleq	f846ec <__Stack_Size+0xf842ec>
    1abc:	130b0000 	movwne	r0, #45056	; 0xb000
    1ac0:	3a0b0b01 	bcc	2c46cc <__Stack_Size+0x2c42cc>
    1ac4:	010b3b0b 	tsteq	fp, fp, lsl #22
    1ac8:	0c000013 	stceq	0, cr0, [r0], {19}
    1acc:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1ad0:	0b3b0b3a 	bleq	ec47c0 <__Stack_Size+0xec43c0>
    1ad4:	0a381349 	beq	e06800 <__Stack_Size+0xe06400>
    1ad8:	0f0d0000 	svceq	0x000d0000
    1adc:	000b0b00 	andeq	r0, fp, r0, lsl #22
    1ae0:	01130e00 	tsteq	r3, r0, lsl #28
    1ae4:	0b0b0e03 	bleq	2c52f8 <__Stack_Size+0x2c4ef8>
    1ae8:	0b3b0b3a 	bleq	ec47d8 <__Stack_Size+0xec43d8>
    1aec:	00001301 	andeq	r1, r0, r1, lsl #6
    1af0:	03000d0f 	movweq	r0, #3343	; 0xd0f
    1af4:	3b0b3a08 	blcc	2d031c <__Stack_Size+0x2cff1c>
    1af8:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1afc:	1000000a 	andne	r0, r0, sl
    1b00:	0b0b000f 	bleq	2c1b44 <__Stack_Size+0x2c1744>
    1b04:	00001349 	andeq	r1, r0, r9, asr #6
    1b08:	03011311 	movweq	r1, #4881	; 0x1311
    1b0c:	3a050b0e 	bcc	14474c <__Stack_Size+0x14434c>
    1b10:	010b3b0b 	tsteq	fp, fp, lsl #22
    1b14:	12000013 	andne	r0, r0, #19	; 0x13
    1b18:	0c270015 	stceq	0, cr0, [r7], #-84
    1b1c:	15130000 	ldrne	r0, [r3]
    1b20:	490c2701 	stmdbmi	ip, {r0, r8, r9, sl, sp}
    1b24:	00130113 	andseq	r0, r3, r3, lsl r1
    1b28:	00051400 	andeq	r1, r5, r0, lsl #8
    1b2c:	00001349 	andeq	r1, r0, r9, asr #6
    1b30:	03000d15 	movweq	r0, #3349	; 0xd15
    1b34:	3b0b3a0e 	blcc	2d0374 <__Stack_Size+0x2cff74>
    1b38:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1b3c:	1600000a 	strne	r0, [r0], -sl
    1b40:	13490026 	movtne	r0, #36902	; 0x9026
    1b44:	13170000 	tstne	r7, #0	; 0x0
    1b48:	0b0e0301 	bleq	382754 <__Stack_Size+0x382354>
    1b4c:	3b0b3a0b 	blcc	2d0380 <__Stack_Size+0x2cff80>
    1b50:	00130105 	andseq	r0, r3, r5, lsl #2
    1b54:	01131800 	tsteq	r3, r0, lsl #16
    1b58:	0b3a0b0b 	bleq	e8478c <__Stack_Size+0xe8438c>
    1b5c:	1301053b 	movwne	r0, #5435	; 0x153b
    1b60:	17190000 	ldrne	r0, [r9, -r0]
    1b64:	3a0b0b01 	bcc	2c4770 <__Stack_Size+0x2c4370>
    1b68:	01053b0b 	tsteq	r5, fp, lsl #22
    1b6c:	1a000013 	bne	1bc0 <__Stack_Size+0x17c0>
    1b70:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1b74:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1b78:	00001349 	andeq	r1, r0, r9, asr #6
    1b7c:	2701151b 	smladcs	r1, fp, r5, r1
    1b80:	0013010c 	andseq	r0, r3, ip, lsl #2
    1b84:	012e1c00 	teqeq	lr, r0, lsl #24
    1b88:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1b8c:	0b3b0b3a 	bleq	ec487c <__Stack_Size+0xec447c>
    1b90:	01110c27 	tsteq	r1, r7, lsr #24
    1b94:	0a400112 	beq	1001fe4 <__Stack_Size+0x1001be4>
    1b98:	00001301 	andeq	r1, r0, r1, lsl #6
    1b9c:	0300051d 	movweq	r0, #1309	; 0x51d
    1ba0:	3b0b3a0e 	blcc	2d03e0 <__Stack_Size+0x2cffe0>
    1ba4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1ba8:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
    1bac:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1bb0:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1bb4:	0c3f1349 	ldceq	3, cr1, [pc], #-292
    1bb8:	00000c3c 	andeq	r0, r0, ip, lsr ip
    1bbc:	01110100 	tsteq	r1, r0, lsl #2
    1bc0:	0b130e25 	bleq	4c545c <__Stack_Size+0x4c505c>
    1bc4:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1bc8:	01120111 	tsteq	r2, r1, lsl r1
    1bcc:	00000610 	andeq	r0, r0, r0, lsl r6
    1bd0:	0b002402 	bleq	abe0 <__Stack_Size+0xa7e0>
    1bd4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1bd8:	0300000e 	movweq	r0, #14	; 0xe
    1bdc:	0b0b0024 	bleq	2c1c74 <__Stack_Size+0x2c1874>
    1be0:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
    1be4:	16040000 	strne	r0, [r4], -r0
    1be8:	3a0e0300 	bcc	3827f0 <__Stack_Size+0x3823f0>
    1bec:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1bf0:	05000013 	streq	r0, [r0, #-19]
    1bf4:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1bf8:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1bfc:	00001349 	andeq	r1, r0, r9, asr #6
    1c00:	0b011706 	bleq	47820 <__Stack_Size+0x47420>
    1c04:	3b0b3a0b 	blcc	2d0438 <__Stack_Size+0x2d0038>
    1c08:	0013010b 	andseq	r0, r3, fp, lsl #2
    1c0c:	000d0700 	andeq	r0, sp, r0, lsl #14
    1c10:	0b3a0e03 	bleq	e85424 <__Stack_Size+0xe85024>
    1c14:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1c18:	01080000 	tsteq	r8, r0
    1c1c:	01134901 	tsteq	r3, r1, lsl #18
    1c20:	09000013 	stmdbeq	r0, {r0, r1, r4}
    1c24:	13490021 	movtne	r0, #36897	; 0x9021
    1c28:	00000b2f 	andeq	r0, r0, pc, lsr #22
    1c2c:	0b00240a 	bleq	ac5c <__Stack_Size+0xa85c>
    1c30:	000b3e0b 	andeq	r3, fp, fp, lsl #28
    1c34:	01130b00 	tsteq	r3, r0, lsl #22
    1c38:	0b3a0b0b 	bleq	e8486c <__Stack_Size+0xe8446c>
    1c3c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1c40:	0d0c0000 	stceq	0, cr0, [ip]
    1c44:	3a0e0300 	bcc	38284c <__Stack_Size+0x38244c>
    1c48:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1c4c:	000a3813 	andeq	r3, sl, r3, lsl r8
    1c50:	000f0d00 	andeq	r0, pc, r0, lsl #26
    1c54:	00000b0b 	andeq	r0, r0, fp, lsl #22
    1c58:	0301130e 	movweq	r1, #4878	; 0x130e
    1c5c:	3a0b0b0e 	bcc	2c489c <__Stack_Size+0x2c449c>
    1c60:	010b3b0b 	tsteq	fp, fp, lsl #22
    1c64:	0f000013 	svceq	0x00000013
    1c68:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    1c6c:	0b3b0b3a 	bleq	ec495c <__Stack_Size+0xec455c>
    1c70:	0a381349 	beq	e0699c <__Stack_Size+0xe0659c>
    1c74:	0f100000 	svceq	0x00100000
    1c78:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1c7c:	11000013 	tstne	r0, r3, lsl r0
    1c80:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
    1c84:	0b3a050b 	bleq	e830b8 <__Stack_Size+0xe82cb8>
    1c88:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1c8c:	15120000 	ldrne	r0, [r2]
    1c90:	000c2700 	andeq	r2, ip, r0, lsl #14
    1c94:	01151300 	tsteq	r5, r0, lsl #6
    1c98:	13490c27 	movtne	r0, #39975	; 0x9c27
    1c9c:	00001301 	andeq	r1, r0, r1, lsl #6
    1ca0:	49000514 	stmdbmi	r0, {r2, r4, r8, sl}
    1ca4:	15000013 	strne	r0, [r0, #-19]
    1ca8:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1cac:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1cb0:	0a381349 	beq	e069dc <__Stack_Size+0xe065dc>
    1cb4:	26160000 	ldrcs	r0, [r6], -r0
    1cb8:	00134900 	andseq	r4, r3, r0, lsl #18
    1cbc:	01131700 	tsteq	r3, r0, lsl #14
    1cc0:	0b0b0e03 	bleq	2c54d4 <__Stack_Size+0x2c50d4>
    1cc4:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1cc8:	00001301 	andeq	r1, r0, r1, lsl #6
    1ccc:	0b011318 	bleq	46934 <__Stack_Size+0x46534>
    1cd0:	3b0b3a0b 	blcc	2d0504 <__Stack_Size+0x2d0104>
    1cd4:	00130105 	andseq	r0, r3, r5, lsl #2
    1cd8:	01171900 	tsteq	r7, r0, lsl #18
    1cdc:	0b3a0b0b 	bleq	e84910 <__Stack_Size+0xe84510>
    1ce0:	1301053b 	movwne	r0, #5435	; 0x153b
    1ce4:	0d1a0000 	ldceq	0, cr0, [sl]
    1ce8:	3a0e0300 	bcc	3828f0 <__Stack_Size+0x3824f0>
    1cec:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1cf0:	1b000013 	blne	1d44 <__Stack_Size+0x1944>
    1cf4:	0c270115 	stfeqs	f0, [r7], #-84
    1cf8:	00001301 	andeq	r1, r0, r1, lsl #6
    1cfc:	0300341c 	movweq	r3, #1052	; 0x41c
    1d00:	3b0b3a0e 	blcc	2d0540 <__Stack_Size+0x2d0140>
    1d04:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1d08:	1d00000a 	stcne	0, cr0, [r0, #-40]
    1d0c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1d10:	0b3b0b3a 	bleq	ec4a00 <__Stack_Size+0xec4600>
    1d14:	0c3f1349 	ldceq	3, cr1, [pc], #-292
    1d18:	00000a02 	andeq	r0, r0, r2, lsl #20
    1d1c:	01110100 	tsteq	r1, r0, lsl #2
    1d20:	0b130e25 	bleq	4c55bc <__Stack_Size+0x4c51bc>
    1d24:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1d28:	01120111 	tsteq	r2, r1, lsl r1
    1d2c:	00000610 	andeq	r0, r0, r0, lsl r6
    1d30:	0b002402 	bleq	ad40 <__Stack_Size+0xa940>
    1d34:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1d38:	0300000e 	movweq	r0, #14	; 0xe
    1d3c:	0b0b0024 	bleq	2c1dd4 <__Stack_Size+0x2c19d4>
    1d40:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
    1d44:	24040000 	strcs	r0, [r4]
    1d48:	3e0b0b00 	fmacdcc	d0, d11, d0
    1d4c:	0500000b 	streq	r0, [r0, #-11]
    1d50:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1d54:	0b3b0b3a 	bleq	ec4a44 <__Stack_Size+0xec4644>
    1d58:	00001349 	andeq	r1, r0, r9, asr #6
    1d5c:	3f012e06 	svccc	0x00012e06
    1d60:	3a0e030c 	bcc	382998 <__Stack_Size+0x382598>
    1d64:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1d68:	1201110c 	andne	r1, r1, #3	; 0x3
    1d6c:	01064001 	tsteq	r6, r1
    1d70:	07000013 	smladeq	r0, r3, r0, r0
    1d74:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1d78:	0b3b0b3a 	bleq	ec4a68 <__Stack_Size+0xec4668>
    1d7c:	0a021349 	beq	86aa8 <__Stack_Size+0x866a8>
    1d80:	34080000 	strcc	r0, [r8]
    1d84:	3a080300 	bcc	20298c <__Stack_Size+0x20258c>
    1d88:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1d8c:	000a0213 	andeq	r0, sl, r3, lsl r2
    1d90:	01010900 	tsteq	r1, r0, lsl #18
    1d94:	13011349 	movwne	r1, #4937	; 0x1349
    1d98:	210a0000 	tstcs	sl, r0
    1d9c:	0b000000 	bleq	1da4 <__Stack_Size+0x19a4>
    1da0:	0c270015 	stceq	0, cr0, [r7], #-84
    1da4:	0f0c0000 	svceq	0x000c0000
    1da8:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1dac:	0d000013 	stceq	0, cr0, [r0, #-76]
    1db0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1db4:	0b3b0b3a 	bleq	ec4aa4 <__Stack_Size+0xec46a4>
    1db8:	0c3f1349 	ldceq	3, cr1, [pc], #-292
    1dbc:	00000c3c 	andeq	r0, r0, ip, lsr ip
    1dc0:	01110100 	tsteq	r1, r0, lsl #2
    1dc4:	0b130e25 	bleq	4c5660 <__Stack_Size+0x4c5260>
    1dc8:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1dcc:	01120111 	tsteq	r2, r1, lsl r1
    1dd0:	00000610 	andeq	r0, r0, r0, lsl r6
    1dd4:	0b002402 	bleq	ade4 <__Stack_Size+0xa9e4>
    1dd8:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1ddc:	0300000e 	movweq	r0, #14	; 0xe
    1de0:	0b0b0024 	bleq	2c1e78 <__Stack_Size+0x2c1a78>
    1de4:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
    1de8:	24040000 	strcs	r0, [r4]
    1dec:	3e0b0b00 	fmacdcc	d0, d11, d0
    1df0:	0500000b 	streq	r0, [r0, #-11]
    1df4:	0b0b000f 	bleq	2c1e38 <__Stack_Size+0x2c1a38>
    1df8:	0f060000 	svceq	0x00060000
    1dfc:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1e00:	07000013 	smladeq	r0, r3, r0, r0
    1e04:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1e08:	0b3b0b3a 	bleq	ec4af8 <__Stack_Size+0xec46f8>
    1e0c:	00001349 	andeq	r1, r0, r9, asr #6
    1e10:	3f012e08 	svccc	0x00012e08
    1e14:	3a0e030c 	bcc	382a4c <__Stack_Size+0x38264c>
    1e18:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1e1c:	1113490c 	tstne	r3, ip, lsl #18
    1e20:	40011201 	andmi	r1, r1, r1, lsl #4
    1e24:	00130106 	andseq	r0, r3, r6, lsl #2
    1e28:	00050900 	andeq	r0, r5, r0, lsl #18
    1e2c:	0b3a0803 	bleq	e83e40 <__Stack_Size+0xe83a40>
    1e30:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1e34:	00000602 	andeq	r0, r0, r2, lsl #12
    1e38:	0300340a 	movweq	r3, #1034	; 0x40a
    1e3c:	3b0b3a08 	blcc	2d0664 <__Stack_Size+0x2d0264>
    1e40:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1e44:	0b000006 	bleq	1e64 <__Stack_Size+0x1a64>
    1e48:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1e4c:	0b3b0b3a 	bleq	ec4b3c <__Stack_Size+0xec473c>
    1e50:	00001349 	andeq	r1, r0, r9, asr #6
    1e54:	0300340c 	movweq	r3, #1036	; 0x40c
    1e58:	3b0b3a0e 	blcc	2d0698 <__Stack_Size+0x2d0298>
    1e5c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1e60:	0d000006 	stceq	0, cr0, [r0, #-24]
    1e64:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1e68:	0b3b0b3a 	bleq	ec4b58 <__Stack_Size+0xec4758>
    1e6c:	0a021349 	beq	86b98 <__Stack_Size+0x86798>
    1e70:	01000000 	tsteq	r0, r0
    1e74:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1e78:	0e030b13 	vmoveq.32	d3[0], r0
    1e7c:	01110e1b 	tsteq	r1, fp, lsl lr
    1e80:	06100112 	undefined
    1e84:	24020000 	strcs	r0, [r2]
    1e88:	3e0b0b00 	fmacdcc	d0, d11, d0
    1e8c:	0008030b 	andeq	r0, r8, fp, lsl #6
    1e90:	00240300 	eoreq	r0, r4, r0, lsl #6
    1e94:	0b3e0b0b 	bleq	f84ac8 <__Stack_Size+0xf846c8>
    1e98:	00000e03 	andeq	r0, r0, r3, lsl #28
    1e9c:	03001604 	movweq	r1, #1540	; 0x604
    1ea0:	3b0b3a0e 	blcc	2d06e0 <__Stack_Size+0x2d02e0>
    1ea4:	0013490b 	andseq	r4, r3, fp, lsl #18
    1ea8:	00160500 	andseq	r0, r6, r0, lsl #10
    1eac:	0b3a0e03 	bleq	e856c0 <__Stack_Size+0xe852c0>
    1eb0:	1349053b 	movtne	r0, #38203	; 0x953b
    1eb4:	17060000 	strne	r0, [r6, -r0]
    1eb8:	3a0b0b01 	bcc	2c4ac4 <__Stack_Size+0x2c46c4>
    1ebc:	010b3b0b 	tsteq	fp, fp, lsl #22
    1ec0:	07000013 	smladeq	r0, r3, r0, r0
    1ec4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1ec8:	0b3b0b3a 	bleq	ec4bb8 <__Stack_Size+0xec47b8>
    1ecc:	00001349 	andeq	r1, r0, r9, asr #6
    1ed0:	49010108 	stmdbmi	r1, {r3, r8}
    1ed4:	00130113 	andseq	r0, r3, r3, lsl r1
    1ed8:	00210900 	eoreq	r0, r1, r0, lsl #18
    1edc:	0b2f1349 	bleq	bc6c08 <__Stack_Size+0xbc6808>
    1ee0:	240a0000 	strcs	r0, [sl]
    1ee4:	3e0b0b00 	fmacdcc	d0, d11, d0
    1ee8:	0b00000b 	bleq	1f1c <__Stack_Size+0x1b1c>
    1eec:	0b0b0113 	bleq	2c2340 <__Stack_Size+0x2c1f40>
    1ef0:	0b3b0b3a 	bleq	ec4be0 <__Stack_Size+0xec47e0>
    1ef4:	00001301 	andeq	r1, r0, r1, lsl #6
    1ef8:	03000d0c 	movweq	r0, #3340	; 0xd0c
    1efc:	3b0b3a0e 	blcc	2d073c <__Stack_Size+0x2d033c>
    1f00:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1f04:	0d00000a 	stceq	0, cr0, [r0, #-40]
    1f08:	0b0b000f 	bleq	2c1f4c <__Stack_Size+0x2c1b4c>
    1f0c:	130e0000 	movwne	r0, #57344	; 0xe000
    1f10:	0b0e0301 	bleq	382b1c <__Stack_Size+0x38271c>
    1f14:	3b0b3a0b 	blcc	2d0748 <__Stack_Size+0x2d0348>
    1f18:	0013010b 	andseq	r0, r3, fp, lsl #2
    1f1c:	000d0f00 	andeq	r0, sp, r0, lsl #30
    1f20:	0b3a0803 	bleq	e83f34 <__Stack_Size+0xe83b34>
    1f24:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1f28:	00000a38 	andeq	r0, r0, r8, lsr sl
    1f2c:	0b000f10 	bleq	5b74 <__Stack_Size+0x5774>
    1f30:	0013490b 	andseq	r4, r3, fp, lsl #18
    1f34:	01131100 	tsteq	r3, r0, lsl #2
    1f38:	050b0e03 	streq	r0, [fp, #-3587]
    1f3c:	0b3b0b3a 	bleq	ec4c2c <__Stack_Size+0xec482c>
    1f40:	00001301 	andeq	r1, r0, r1, lsl #6
    1f44:	27001512 	smladcs	r0, r2, r5, r1
    1f48:	1300000c 	movwne	r0, #12	; 0xc
    1f4c:	0c270115 	stfeqs	f0, [r7], #-84
    1f50:	13011349 	movwne	r1, #4937	; 0x1349
    1f54:	05140000 	ldreq	r0, [r4]
    1f58:	00134900 	andseq	r4, r3, r0, lsl #18
    1f5c:	000d1500 	andeq	r1, sp, r0, lsl #10
    1f60:	0b3a0e03 	bleq	e85774 <__Stack_Size+0xe85374>
    1f64:	1349053b 	movtne	r0, #38203	; 0x953b
    1f68:	00000a38 	andeq	r0, r0, r8, lsr sl
    1f6c:	49002616 	stmdbmi	r0, {r1, r2, r4, r9, sl, sp}
    1f70:	17000013 	smladne	r0, r3, r0, r0
    1f74:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
    1f78:	0b3a0b0b 	bleq	e84bac <__Stack_Size+0xe847ac>
    1f7c:	1301053b 	movwne	r0, #5435	; 0x153b
    1f80:	13180000 	tstne	r8, #0	; 0x0
    1f84:	3a0b0b01 	bcc	2c4b90 <__Stack_Size+0x2c4790>
    1f88:	01053b0b 	tsteq	r5, fp, lsl #22
    1f8c:	19000013 	stmdbne	r0, {r0, r1, r4}
    1f90:	0b0b0117 	bleq	2c23f4 <__Stack_Size+0x2c1ff4>
    1f94:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1f98:	00001301 	andeq	r1, r0, r1, lsl #6
    1f9c:	03000d1a 	movweq	r0, #3354	; 0xd1a
    1fa0:	3b0b3a0e 	blcc	2d07e0 <__Stack_Size+0x2d03e0>
    1fa4:	00134905 	andseq	r4, r3, r5, lsl #18
    1fa8:	01151b00 	tsteq	r5, r0, lsl #22
    1fac:	13010c27 	movwne	r0, #7207	; 0x1c27
    1fb0:	041c0000 	ldreq	r0, [ip]
    1fb4:	0b0e0301 	bleq	382bc0 <__Stack_Size+0x3827c0>
    1fb8:	3b0b3a0b 	blcc	2d07ec <__Stack_Size+0x2d03ec>
    1fbc:	0013010b 	andseq	r0, r3, fp, lsl #2
    1fc0:	00281d00 	eoreq	r1, r8, r0, lsl #26
    1fc4:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    1fc8:	2e1e0000 	wxorcs	wr0, wr14, wr0
    1fcc:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1fd0:	3b0b3a0e 	blcc	2d0810 <__Stack_Size+0x2d0410>
    1fd4:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
    1fd8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1fdc:	01064001 	tsteq	r6, r1
    1fe0:	1f000013 	svcne	0x00000013
    1fe4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1fe8:	0b3b0b3a 	bleq	ec4cd8 <__Stack_Size+0xec48d8>
    1fec:	06021349 	streq	r1, [r2], -r9, asr #6
    1ff0:	05200000 	streq	r0, [r0]!
    1ff4:	3a080300 	bcc	202bfc <__Stack_Size+0x2027fc>
    1ff8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1ffc:	00060213 	andeq	r0, r6, r3, lsl r2
    2000:	00342100 	eorseq	r2, r4, r0, lsl #2
    2004:	0b3a0e03 	bleq	e85818 <__Stack_Size+0xe85418>
    2008:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    200c:	34220000 	strtcc	r0, [r2]
    2010:	3a080300 	bcc	202c18 <__Stack_Size+0x202818>
    2014:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2018:	000a0213 	andeq	r0, sl, r3, lsl r2
    201c:	00342300 	eorseq	r2, r4, r0, lsl #6
    2020:	0b3a0e03 	bleq	e85834 <__Stack_Size+0xe85434>
    2024:	1349053b 	movtne	r0, #38203	; 0x953b
    2028:	0c3c0c3f 	ldceq	12, cr0, [ip], #-252
    202c:	01000000 	tsteq	r0, r0
    2030:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    2034:	0e030b13 	vmoveq.32	d3[0], r0
    2038:	01110e1b 	tsteq	r1, fp, lsl lr
    203c:	06100112 	undefined
    2040:	24020000 	strcs	r0, [r2]
    2044:	3e0b0b00 	fmacdcc	d0, d11, d0
    2048:	000e030b 	andeq	r0, lr, fp, lsl #6
    204c:	00240300 	eoreq	r0, r4, r0, lsl #6
    2050:	0b3e0b0b 	bleq	f84c84 <__Stack_Size+0xf84884>
    2054:	00000803 	andeq	r0, r0, r3, lsl #16
    2058:	03001604 	movweq	r1, #1540	; 0x604
    205c:	3b0b3a0e 	blcc	2d089c <__Stack_Size+0x2d049c>
    2060:	0013490b 	andseq	r4, r3, fp, lsl #18
    2064:	00160500 	andseq	r0, r6, r0, lsl #10
    2068:	0b3a0e03 	bleq	e8587c <__Stack_Size+0xe8547c>
    206c:	1349053b 	movtne	r0, #38203	; 0x953b
    2070:	17060000 	strne	r0, [r6, -r0]
    2074:	3a0b0b01 	bcc	2c4c80 <__Stack_Size+0x2c4880>
    2078:	010b3b0b 	tsteq	fp, fp, lsl #22
    207c:	07000013 	smladeq	r0, r3, r0, r0
    2080:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    2084:	0b3b0b3a 	bleq	ec4d74 <__Stack_Size+0xec4974>
    2088:	00001349 	andeq	r1, r0, r9, asr #6
    208c:	49010108 	stmdbmi	r1, {r3, r8}
    2090:	00130113 	andseq	r0, r3, r3, lsl r1
    2094:	00210900 	eoreq	r0, r1, r0, lsl #18
    2098:	0b2f1349 	bleq	bc6dc4 <__Stack_Size+0xbc69c4>
    209c:	240a0000 	strcs	r0, [sl]
    20a0:	3e0b0b00 	fmacdcc	d0, d11, d0
    20a4:	0b00000b 	bleq	20d8 <__Stack_Size+0x1cd8>
    20a8:	0b0b0113 	bleq	2c24fc <__Stack_Size+0x2c20fc>
    20ac:	0b3b0b3a 	bleq	ec4d9c <__Stack_Size+0xec499c>
    20b0:	00001301 	andeq	r1, r0, r1, lsl #6
    20b4:	03000d0c 	movweq	r0, #3340	; 0xd0c
    20b8:	3b0b3a0e 	blcc	2d08f8 <__Stack_Size+0x2d04f8>
    20bc:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    20c0:	0d00000a 	stceq	0, cr0, [r0, #-40]
    20c4:	0b0b000f 	bleq	2c2108 <__Stack_Size+0x2c1d08>
    20c8:	130e0000 	movwne	r0, #57344	; 0xe000
    20cc:	0b0e0301 	bleq	382cd8 <__Stack_Size+0x3828d8>
    20d0:	3b0b3a0b 	blcc	2d0904 <__Stack_Size+0x2d0504>
    20d4:	0013010b 	andseq	r0, r3, fp, lsl #2
    20d8:	000d0f00 	andeq	r0, sp, r0, lsl #30
    20dc:	0b3a0803 	bleq	e840f0 <__Stack_Size+0xe83cf0>
    20e0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    20e4:	00000a38 	andeq	r0, r0, r8, lsr sl
    20e8:	0b000f10 	bleq	5d30 <__Stack_Size+0x5930>
    20ec:	0013490b 	andseq	r4, r3, fp, lsl #18
    20f0:	01131100 	tsteq	r3, r0, lsl #2
    20f4:	050b0e03 	streq	r0, [fp, #-3587]
    20f8:	0b3b0b3a 	bleq	ec4de8 <__Stack_Size+0xec49e8>
    20fc:	00001301 	andeq	r1, r0, r1, lsl #6
    2100:	27001512 	smladcs	r0, r2, r5, r1
    2104:	1300000c 	movwne	r0, #12	; 0xc
    2108:	0c270115 	stfeqs	f0, [r7], #-84
    210c:	13011349 	movwne	r1, #4937	; 0x1349
    2110:	05140000 	ldreq	r0, [r4]
    2114:	00134900 	andseq	r4, r3, r0, lsl #18
    2118:	000d1500 	andeq	r1, sp, r0, lsl #10
    211c:	0b3a0e03 	bleq	e85930 <__Stack_Size+0xe85530>
    2120:	1349053b 	movtne	r0, #38203	; 0x953b
    2124:	00000a38 	andeq	r0, r0, r8, lsr sl
    2128:	49002616 	stmdbmi	r0, {r1, r2, r4, r9, sl, sp}
    212c:	17000013 	smladne	r0, r3, r0, r0
    2130:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
    2134:	0b3a0b0b 	bleq	e84d68 <__Stack_Size+0xe84968>
    2138:	1301053b 	movwne	r0, #5435	; 0x153b
    213c:	13180000 	tstne	r8, #0	; 0x0
    2140:	3a0b0b01 	bcc	2c4d4c <__Stack_Size+0x2c494c>
    2144:	01053b0b 	tsteq	r5, fp, lsl #22
    2148:	19000013 	stmdbne	r0, {r0, r1, r4}
    214c:	0b0b0117 	bleq	2c25b0 <__Stack_Size+0x2c21b0>
    2150:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    2154:	00001301 	andeq	r1, r0, r1, lsl #6
    2158:	03000d1a 	movweq	r0, #3354	; 0xd1a
    215c:	3b0b3a0e 	blcc	2d099c <__Stack_Size+0x2d059c>
    2160:	00134905 	andseq	r4, r3, r5, lsl #18
    2164:	01151b00 	tsteq	r5, r0, lsl #22
    2168:	13010c27 	movwne	r0, #7207	; 0x1c27
    216c:	2e1c0000 	wxorcs	wr0, wr12, wr0
    2170:	030c3f01 	movweq	r3, #52993	; 0xcf01
    2174:	3b0b3a0e 	blcc	2d09b4 <__Stack_Size+0x2d05b4>
    2178:	110c270b 	tstne	ip, fp, lsl #14
    217c:	40011201 	andmi	r1, r1, r1, lsl #4
    2180:	00130106 	andseq	r0, r3, r6, lsl #2
    2184:	00051d00 	andeq	r1, r5, r0, lsl #26
    2188:	0b3a0e03 	bleq	e8599c <__Stack_Size+0xe8559c>
    218c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2190:	00000602 	andeq	r0, r0, r2, lsl #12
    2194:	0300051e 	movweq	r0, #1310	; 0x51e
    2198:	3b0b3a08 	blcc	2d09c0 <__Stack_Size+0x2d05c0>
    219c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    21a0:	1f000006 	svcne	0x00000006
    21a4:	08030034 	stmdaeq	r3, {r2, r4, r5}
    21a8:	0b3b0b3a 	bleq	ec4e98 <__Stack_Size+0xec4a98>
    21ac:	0a021349 	beq	86ed8 <__Stack_Size+0x86ad8>
    21b0:	34200000 	strtcc	r0, [r0]
    21b4:	3a0e0300 	bcc	382dbc <__Stack_Size+0x3829bc>
    21b8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    21bc:	21000013 	tstcs	r0, r3, lsl r0
    21c0:	08030034 	stmdaeq	r3, {r2, r4, r5}
    21c4:	0b3b0b3a 	bleq	ec4eb4 <__Stack_Size+0xec4ab4>
    21c8:	00001349 	andeq	r1, r0, r9, asr #6
    21cc:	03003422 	movweq	r3, #1058	; 0x422
    21d0:	3b0b3a08 	blcc	2d09f8 <__Stack_Size+0x2d05f8>
    21d4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    21d8:	23000006 	movwcs	r0, #6	; 0x6
    21dc:	0e03000a 	cdpeq	0, 0, cr0, cr3, cr10, {0}
    21e0:	0b3b0b3a 	bleq	ec4ed0 <__Stack_Size+0xec4ad0>
    21e4:	0b240000 	bleq	9021ec <__Stack_Size+0x901dec>
    21e8:	00065501 	andeq	r5, r6, r1, lsl #10
    21ec:	00342500 	eorseq	r2, r4, r0, lsl #10
    21f0:	0b3a0e03 	bleq	e85a04 <__Stack_Size+0xe85604>
    21f4:	1349053b 	movtne	r0, #38203	; 0x953b
    21f8:	0c3c0c3f 	ldceq	12, cr0, [ip], #-252
    21fc:	01000000 	tsteq	r0, r0
    2200:	06100011 	undefined
    2204:	08030655 	stmdaeq	r3, {r0, r2, r4, r6, r9, sl}
    2208:	0825081b 	stmdaeq	r5!, {r0, r1, r3, r4, fp}
    220c:	00000513 	andeq	r0, r0, r3, lsl r5
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
       0:	00000045 	andeq	r0, r0, r5, asr #32
       4:	001f0002 	andseq	r0, pc, r2
       8:	01020000 	tsteq	r2, r0
       c:	000d0efb 	strdeq	r0, [sp], -fp
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	tsteq	r0, r0
      18:	00010000 	andeq	r0, r1, r0
      1c:	69747263 	ldmdbvs	r4!, {r0, r1, r5, r6, r9, ip, sp, lr}^
      20:	6d73612e 	ldfvse	f6, [r3, #-184]!
      24:	00000000 	andeq	r0, r0, r0
      28:	02050000 	andeq	r0, r5, #0	; 0x0
      2c:	00000000 	andeq	r0, r0, r0
      30:	0100cc03 	tsteq	r0, r3, lsl #24
      34:	01000602 	tsteq	r0, r2, lsl #12
      38:	02050001 	andeq	r0, r5, #1	; 0x1
      3c:	00000000 	andeq	r0, r0, r0
      40:	0100d703 	tsteq	r0, r3, lsl #14
      44:	01000602 	tsteq	r0, r2, lsl #12
      48:	00009601 	andeq	r9, r0, r1, lsl #12
      4c:	40000200 	andmi	r0, r0, r0, lsl #4
      50:	02000000 	andeq	r0, r0, #0	; 0x0
      54:	0d0efb01 	vstreq	d15, [lr, #-4]
      58:	01010100 	tsteq	r1, r0, lsl #2
      5c:	00000001 	andeq	r0, r0, r1
      60:	01000001 	tsteq	r0, r1
      64:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
      68:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
      6c:	2f2e2e2f 	svccs	0x002e2e2f
      70:	2d636367 	stclcs	3, cr6, [r3, #-412]!
      74:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
      78:	696c2f30 	stmdbvs	ip!, {r4, r5, r8, r9, sl, fp, sp}^
      7c:	6f6c6762 	svcvs	0x006c6762
      80:	612f7373 	teqvs	pc, r3, ror r3
      84:	00006d72 	andeq	r6, r0, r2, ror sp
      88:	30747263 	rsbscc	r7, r4, r3, ror #4
      8c:	0100532e 	tsteq	r0, lr, lsr #6
      90:	00000000 	andeq	r0, r0, r0
      94:	00000205 	andeq	r0, r0, r5, lsl #4
      98:	d2030000 	andle	r0, r3, #0	; 0x0
      9c:	2f2f0100 	svccs	0x002f0100
      a0:	2f2f2f33 	svccs	0x002f2f33
      a4:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
      a8:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
      ac:	2f302f2f 	svccs	0x00302f2f
      b0:	2f2f302f 	svccs	0x002f302f
      b4:	2f302f2f 	svccs	0x00302f2f
      b8:	09032f30 	stmdbeq	r3, {r4, r5, r8, r9, sl, fp, sp}
      bc:	2f2f322e 	svccs	0x002f322e
      c0:	032f2f30 	teqeq	pc, #192	; 0xc0
      c4:	2f342e0e 	svccs	0x00342e0e
      c8:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
      cc:	2f2f2f2f 	svccs	0x002f2f2f
      d0:	f9032f30 	undefined instruction 0xf9032f30
      d4:	2f2f2e00 	svccs	0x002f2e00
      d8:	2f2f2f2f 	svccs	0x002f2f2f
      dc:	10023030 	andne	r3, r2, r0, lsr r0
      e0:	ca010100 	bgt	404e8 <__Stack_Size+0x400e8>
      e4:	02000000 	andeq	r0, r0, #0	; 0x0
      e8:	00007b00 	andeq	r7, r0, r0, lsl #22
      ec:	fb010200 	blx	408f6 <__Stack_Size+0x404f6>
      f0:	01000d0e 	tsteq	r0, lr, lsl #26
      f4:	00010101 	andeq	r0, r1, r1, lsl #2
      f8:	00010000 	andeq	r0, r1, r0
      fc:	50410100 	subpl	r0, r1, r0, lsl #2
     100:	72732f50 	rsbsvc	r2, r3, #320	; 0x140
     104:	74730063 	ldrbtvc	r0, [r3], #-99
     108:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     10c:	5f783031 	svcpl	0x00783031
     110:	2f62696c 	svccs	0x0062696c
     114:	00636e69 	rsbeq	r6, r3, r9, ror #28
     118:	2f505041 	svccs	0x00505041
     11c:	00636e69 	rsbeq	r6, r3, r9, ror #28
     120:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
     124:	00632e6e 	rsbeq	r2, r3, lr, ror #28
     128:	73000001 	movwvc	r0, #1	; 0x1
     12c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     130:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     134:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     138:	00682e65 	rsbeq	r2, r8, r5, ror #28
     13c:	73000002 	movwvc	r0, #2	; 0x2
     140:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     144:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     148:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     14c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     150:	43500000 	cmpmi	r0, #0	; 0x0
     154:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!
     158:	0300682e 	movweq	r6, #2094	; 0x82e
     15c:	58440000 	stmdapl	r4, {}^
     160:	00682e4c 	rsbeq	r2, r8, ip, asr #28
     164:	00000003 	andeq	r0, r0, r3
     168:	34020500 	strcc	r0, [r2], #-1280
     16c:	03080031 	movweq	r0, #32817	; 0x8031
     170:	13010193 	movwne	r0, #4499	; 0x1193
     174:	73033d3d 	movwvc	r3, #15677	; 0x3d3d
     178:	3d76214a 	ldfcce	f2, [r6, #-296]!
     17c:	7fad0368 	svcvc	0x00ad0368
     180:	3131323c 	teqcc	r1, ip, lsr r2
     184:	5a3e3031 	bpl	f8c250 <__Stack_Size+0xf8be50>
     188:	323e3d30 	eorscc	r3, lr, #3072	; 0xc00
     18c:	4b5b6a3e 	blmi	16daa8c <__Stack_Size+0x16da68c>
     190:	2f3d3d3d 	svccs	0x003d3d3d
     194:	033d2f1f 	teqeq	sp, #124	; 0x7c
     198:	03713c78 	cmneq	r1, #30720	; 0x7800
     19c:	5b785811 	blpl	1e161e8 <__Stack_Size+0x1e15de8>
     1a0:	3d3d3d4b 	ldccc	13, cr3, [sp, #-300]!
     1a4:	3d2f1f2f 	stccc	15, cr1, [pc, #-188]!
     1a8:	713c7803 	teqvc	ip, r3, lsl #16
     1ac:	01001502 	tsteq	r0, r2, lsl #10
     1b0:	00015601 	andeq	r5, r1, r1, lsl #12
     1b4:	2d000200 	sfmcs	f0, 4, [r0]
     1b8:	02000000 	andeq	r0, r0, #0	; 0x0
     1bc:	0d0efb01 	vstreq	d15, [lr, #-4]
     1c0:	01010100 	tsteq	r1, r0, lsl #2
     1c4:	00000001 	andeq	r0, r0, r1
     1c8:	01000001 	tsteq	r0, r1
     1cc:	2f505041 	svccs	0x00505041
     1d0:	00637273 	rsbeq	r7, r3, r3, ror r2
     1d4:	6d747300 	ldclvs	3, cr7, [r4]
     1d8:	31663233 	cmncc	r6, r3, lsr r2
     1dc:	695f7830 	ldmdbvs	pc, {r4, r5, fp, ip, sp, lr}^
     1e0:	00632e74 	rsbeq	r2, r3, r4, ror lr
     1e4:	00000001 	andeq	r0, r0, r1
     1e8:	8c020500 	cfstr32hi	mvfx0, [r2], {0}
     1ec:	03080032 	movweq	r0, #32818	; 0x8032
     1f0:	03130124 	tsteq	r3, #9	; 0x9
     1f4:	0f032e0a 	svceq	0x00032e0a
     1f8:	2e0f032e 	cdpcs	3, 0, cr0, cr15, cr14, {1}
     1fc:	032e0f03 	teqeq	lr, #12	; 0xc
     200:	03132e0f 	tsteq	r3, #240	; 0xf0
     204:	03132e0a 	tsteq	r3, #160	; 0xa0
     208:	03132e0a 	tsteq	r3, #160	; 0xa0
     20c:	03132e16 	tsteq	r3, #352	; 0x160
     210:	03132e0a 	tsteq	r3, #160	; 0xa0
     214:	03132e0a 	tsteq	r3, #160	; 0xa0
     218:	03132e0a 	tsteq	r3, #160	; 0xa0
     21c:	03132e0a 	tsteq	r3, #160	; 0xa0
     220:	03132e0a 	tsteq	r3, #160	; 0xa0
     224:	03132e0a 	tsteq	r3, #160	; 0xa0
     228:	03132e0a 	tsteq	r3, #160	; 0xa0
     22c:	03132e0a 	tsteq	r3, #160	; 0xa0
     230:	03132e0a 	tsteq	r3, #160	; 0xa0
     234:	03132e0a 	tsteq	r3, #160	; 0xa0
     238:	03132e0a 	tsteq	r3, #160	; 0xa0
     23c:	03132e0a 	tsteq	r3, #160	; 0xa0
     240:	03132e0a 	tsteq	r3, #160	; 0xa0
     244:	03132e0a 	tsteq	r3, #160	; 0xa0
     248:	03132e0a 	tsteq	r3, #160	; 0xa0
     24c:	03132e0a 	tsteq	r3, #160	; 0xa0
     250:	03132e0a 	tsteq	r3, #160	; 0xa0
     254:	03132e0b 	tsteq	r3, #176	; 0xb0
     258:	03132e0b 	tsteq	r3, #176	; 0xb0
     25c:	03132e0b 	tsteq	r3, #176	; 0xb0
     260:	03132e0a 	tsteq	r3, #160	; 0xa0
     264:	03132e0a 	tsteq	r3, #160	; 0xa0
     268:	03132e0a 	tsteq	r3, #160	; 0xa0
     26c:	03132e0a 	tsteq	r3, #160	; 0xa0
     270:	03132e0b 	tsteq	r3, #176	; 0xb0
     274:	03132e0b 	tsteq	r3, #176	; 0xb0
     278:	03132e0a 	tsteq	r3, #160	; 0xa0
     27c:	03132e16 	tsteq	r3, #352	; 0x160
     280:	03132e0a 	tsteq	r3, #160	; 0xa0
     284:	03132e0a 	tsteq	r3, #160	; 0xa0
     288:	03132e0a 	tsteq	r3, #160	; 0xa0
     28c:	03132e0a 	tsteq	r3, #160	; 0xa0
     290:	03132e0a 	tsteq	r3, #160	; 0xa0
     294:	03132e0a 	tsteq	r3, #160	; 0xa0
     298:	03132e0a 	tsteq	r3, #160	; 0xa0
     29c:	03132e17 	tsteq	r3, #368	; 0x170
     2a0:	03132e16 	tsteq	r3, #352	; 0x160
     2a4:	03132e0a 	tsteq	r3, #160	; 0xa0
     2a8:	03132e0a 	tsteq	r3, #160	; 0xa0
     2ac:	03132e0a 	tsteq	r3, #160	; 0xa0
     2b0:	03132e0b 	tsteq	r3, #176	; 0xb0
     2b4:	03132e0b 	tsteq	r3, #176	; 0xb0
     2b8:	03132e0a 	tsteq	r3, #160	; 0xa0
     2bc:	03132e0a 	tsteq	r3, #160	; 0xa0
     2c0:	03132e0a 	tsteq	r3, #160	; 0xa0
     2c4:	03132e0a 	tsteq	r3, #160	; 0xa0
     2c8:	03132e0a 	tsteq	r3, #160	; 0xa0
     2cc:	03132e0a 	tsteq	r3, #160	; 0xa0
     2d0:	03132e0a 	tsteq	r3, #160	; 0xa0
     2d4:	03132e0a 	tsteq	r3, #160	; 0xa0
     2d8:	03132e0a 	tsteq	r3, #160	; 0xa0
     2dc:	03132e0a 	tsteq	r3, #160	; 0xa0
     2e0:	03132e0a 	tsteq	r3, #160	; 0xa0
     2e4:	03132e0a 	tsteq	r3, #160	; 0xa0
     2e8:	03132e0a 	tsteq	r3, #160	; 0xa0
     2ec:	03132e0b 	tsteq	r3, #176	; 0xb0
     2f0:	2f2e7e9f 	svccs	0x002e7e9f
     2f4:	2e66032f 	cdpcs	3, 6, cr0, cr6, cr15, {1}
     2f8:	99032f30 	stmdbls	r3, {r4, r5, r8, r9, sl, fp, sp}
     2fc:	2f2f2e7f 	svccs	0x002f2e7f
     300:	2e7db903 	cdpcs	9, 7, cr11, cr13, cr3, {0}
     304:	02022f2f 	andeq	r2, r2, #188	; 0xbc
     308:	22010100 	andcs	r0, r1, #0	; 0x0
     30c:	02000001 	andeq	r0, r0, #1	; 0x1
     310:	00008a00 	andeq	r8, r0, r0, lsl #20
     314:	fb010200 	blx	40b1e <__Stack_Size+0x4071e>
     318:	01000d0e 	tsteq	r0, lr, lsl #26
     31c:	00010101 	andeq	r0, r1, r1, lsl #2
     320:	00010000 	andeq	r0, r1, r0
     324:	50410100 	subpl	r0, r1, r0, lsl #2
     328:	72732f50 	rsbsvc	r2, r3, #320	; 0x140
     32c:	74730063 	ldrbtvc	r0, [r3], #-99
     330:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     334:	5f783031 	svcpl	0x00783031
     338:	2f62696c 	svccs	0x0062696c
     33c:	00636e69 	rsbeq	r6, r3, r9, ror #28
     340:	73797300 	cmnvc	r9, #0	; 0x0
     344:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
     348:	00632e74 	rsbeq	r2, r3, r4, ror lr
     34c:	73000001 	movwvc	r0, #1	; 0x1
     350:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     354:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     358:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     35c:	00682e65 	rsbeq	r2, r8, r5, ror #28
     360:	73000002 	movwvc	r0, #2	; 0x2
     364:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     368:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     36c:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     370:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     374:	74730000 	ldrbtvc	r0, [r3]
     378:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     37c:	5f783031 	svcpl	0x00783031
     380:	6f697067 	svcvs	0x00697067
     384:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     388:	74730000 	ldrbtvc	r0, [r3]
     38c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     390:	5f783031 	svcpl	0x00783031
     394:	6369766e 	cmnvs	r9, #115343360	; 0x6e00000
     398:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     39c:	00000000 	andeq	r0, r0, r0
     3a0:	33c00205 	biccc	r0, r0, #1342177280	; 0x50000000
     3a4:	b5030800 	strlt	r0, [r3, #-2048]
     3a8:	59130101 	ldmdbpl	r3, {r0, r8}
     3ac:	3d3d3e3d 	ldccc	14, cr3, [sp, #-244]!
     3b0:	6d033e3d 	stcvs	14, cr3, [r3, #-244]
     3b4:	221e2220 	andscs	r2, lr, #2	; 0x2
     3b8:	46033d31 	undefined
     3bc:	0d03302e 	stceq	0, cr3, [r3, #-184]
     3c0:	20730320 	rsbscs	r0, r3, r0, lsr #6
     3c4:	311e2141 	tstcc	lr, r1, asr #2
     3c8:	2f2f2f2b 	svccs	0x002f2f2b
     3cc:	2f2b3131 	svccs	0x002b3131
     3d0:	4c302f2f 	ldcmi	15, cr2, [r0], #-188
     3d4:	2f1f211f 	svccs	0x001f211f
     3d8:	211f4d30 	tstcs	pc, r0, lsr sp
     3dc:	30302d1f 	eorscc	r2, r0, pc, lsl sp
     3e0:	4e4b4c4b 	cdpmi	12, 4, cr4, cr11, cr11, {2}
     3e4:	2b317130 	blcs	c5c8ac <__Stack_Size+0xc5c4ac>
     3e8:	312f1b35 	teqcc	pc, r5, lsr fp
     3ec:	2f2f2c30 	svccs	0x002f2c30
     3f0:	2f2c3030 	svccs	0x002c3030
     3f4:	ab03312f 	blge	cc8b8 <__Stack_Size+0xcc4b8>
     3f8:	0328907f 	teqeq	r8, #127	; 0x7f
     3fc:	03282e78 	teqeq	r8, #1920	; 0x780
     400:	79034a0b 	stmdbvc	r3, {r0, r1, r3, r9, fp, lr}
     404:	231f4e20 	tstcs	pc, #512	; 0x200
     408:	2f2f1c21 	svccs	0x002f1c21
     40c:	24312f2f 	ldrtcs	r2, [r1], #-3887
     410:	2f2f2f1c 	svccs	0x002f2f1c
     414:	a1032f2f 	tstge	r3, pc, lsr #30
     418:	31313c7f 	teqcc	r1, pc, ror ip
     41c:	3f31304d 	svccc	0x0031304d
     420:	4d3f3f3f 	ldcmi	15, cr3, [pc, #-252]!
     424:	3f5d3f69 	svccc	0x005d3f69
     428:	3d4c5c52 	stclcc	12, cr5, [ip, #-328]
     42c:	01000502 	tsteq	r0, r2, lsl #10
     430:	0000d401 	andeq	sp, r0, r1, lsl #8
     434:	75000200 	strvc	r0, [r0, #-512]
     438:	02000000 	andeq	r0, r0, #0	; 0x0
     43c:	0d0efb01 	vstreq	d15, [lr, #-4]
     440:	01010100 	tsteq	r1, r0, lsl #2
     444:	00000001 	andeq	r0, r0, r1
     448:	01000001 	tsteq	r0, r1
     44c:	2f505041 	svccs	0x00505041
     450:	00637273 	rsbeq	r7, r3, r3, ror r2
     454:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     458:	30316632 	eorscc	r6, r1, r2, lsr r6
     45c:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     460:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     464:	50000063 	andpl	r0, r0, r3, rrx
     468:	6f435f43 	svcvs	0x00435f43
     46c:	00632e6d 	rsbeq	r2, r3, sp, ror #28
     470:	73000001 	movwvc	r0, #1	; 0x1
     474:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     478:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     47c:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     480:	00682e65 	rsbeq	r2, r8, r5, ror #28
     484:	73000002 	movwvc	r0, #2	; 0x2
     488:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     48c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     490:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     494:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     498:	74730000 	ldrbtvc	r0, [r3]
     49c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     4a0:	5f783031 	svcpl	0x00783031
     4a4:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
     4a8:	00682e74 	rsbeq	r2, r8, r4, ror lr
     4ac:	00000002 	andeq	r0, r0, r2
     4b0:	d0020500 	andle	r0, r2, r0, lsl #10
     4b4:	03080035 	movweq	r0, #32821	; 0x8035
     4b8:	210100f1 	strdcs	r0, [r1, -r1]
     4bc:	03408368 	movteq	r8, #872	; 0x368
     4c0:	22209e69 	eorcs	r9, r0, #1680	; 0x690
     4c4:	4c4d303e 	mcrrmi	0, 3, r3, sp, cr14
     4c8:	4a6f033d 	bmi	1bc11c4 <__Stack_Size+0x1bc0dc4>
     4cc:	3d214921 	stccc	9, cr4, [r1, #-132]!
     4d0:	213c7803 	teqcs	ip, r3, lsl #16
     4d4:	673d211f 	undefined
     4d8:	204a7403 	subcs	r7, sl, r3, lsl #8
     4dc:	03403a4e 	movteq	r3, #2638	; 0xa4e
     4e0:	303c2075 	eorscc	r2, ip, r5, ror r0
     4e4:	4d034c2d 	stcmi	12, cr4, [r3, #-180]
     4e8:	1c242e3c 	stcne	14, cr2, [r4], #-240
     4ec:	2f4b3224 	svccs	0x004b3224
     4f0:	78032f2f 	stmdavc	r3, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}
     4f4:	3125232e 	teqcc	r5, lr, lsr #6
     4f8:	4d3e3d22 	ldcmi	13, cr3, [lr, #-136]!
     4fc:	3d30316a 	ldfccs	f3, [r0, #-424]!
     500:	4c6a4d3e 	stclmi	13, cr4, [sl], #-248
     504:	01000602 	tsteq	r0, r2, lsl #12
     508:	0000fb01 	andeq	pc, r0, r1, lsl #22
     50c:	72000200 	andvc	r0, r0, #0	; 0x0
     510:	02000000 	andeq	r0, r0, #0	; 0x0
     514:	0d0efb01 	vstreq	d15, [lr, #-4]
     518:	01010100 	tsteq	r1, r0, lsl #2
     51c:	00000001 	andeq	r0, r0, r1
     520:	01000001 	tsteq	r0, r1
     524:	2f505041 	svccs	0x00505041
     528:	00637273 	rsbeq	r7, r3, r3, ror r2
     52c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     530:	30316632 	eorscc	r6, r1, r2, lsr r6
     534:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     538:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     53c:	44000063 	strmi	r0, [r0], #-99
     540:	632e4c58 	teqvs	lr, #22528	; 0x5800
     544:	00000100 	andeq	r0, r0, r0, lsl #2
     548:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     54c:	30316632 	eorscc	r6, r1, r2, lsr r6
     550:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     554:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     558:	00000200 	andeq	r0, r0, r0, lsl #4
     55c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     560:	30316632 	eorscc	r6, r1, r2, lsr r6
     564:	616d5f78 	smcvs	54776
     568:	00682e70 	rsbeq	r2, r8, r0, ror lr
     56c:	73000002 	movwvc	r0, #2	; 0x2
     570:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     574:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     578:	6173755f 	cmnvs	r3, pc, asr r5
     57c:	682e7472 	stmdavs	lr!, {r1, r4, r5, r6, sl, ip, sp, lr}
     580:	00000200 	andeq	r0, r0, r0, lsl #4
     584:	02050000 	andeq	r0, r5, #0	; 0x0
     588:	0800372c 	stmdaeq	r0, {r2, r3, r5, r8, r9, sl, ip, sp}
     58c:	0101b703 	tsteq	r1, r3, lsl #14
     590:	283f242e 	ldmdacs	pc!, {r1, r2, r3, r5, sl, sp}
     594:	4b207903 	blmi	81e9a8 <__Stack_Size+0x81e5a8>
     598:	1d322f2f 	ldcne	15, cr2, [r2, #-188]!
     59c:	4d3e2f4d 	ldcmi	15, cr2, [lr, #-308]!
     5a0:	2e6b036a 	cdpcs	3, 6, cr0, cr11, cr10, {3}
     5a4:	30201503 	eorcc	r1, r0, r3, lsl #10
     5a8:	587ed503 	ldmdapl	lr!, {r0, r1, r8, sl, ip, lr, pc}^
     5ac:	82032f2f 	andhi	r2, r3, #188	; 0xbc
     5b0:	1f212e01 	svcne	0x00212e01
     5b4:	3e835a21 	fdivscc	s10, s6, s3
     5b8:	907fb203 	rsbsls	fp, pc, r3, lsl #4
     5bc:	41221e22 	teqmi	r2, r2, lsr #28
     5c0:	6a4b4e1c 	bvs	12d3e38 <__Stack_Size+0x12d3a38>
     5c4:	245f4c4b 	ldrbcs	r4, [pc], #3147	; 5cc <__Stack_Size+0x1cc>
     5c8:	3130244b 	teqcc	r0, fp, asr #8
     5cc:	26207903 	strtcs	r7, [r0], -r3, lsl #18
     5d0:	03207303 	teqeq	r0, #201326592	; 0xc000000
     5d4:	5a25200e 	bpl	948614 <__Stack_Size+0x948214>
     5d8:	1d506b56 	vldrne	d22, [r0, #-344]
     5dc:	3356323f 	cmpcc	r6, #-268435453	; 0xf0000003
     5e0:	033c0a03 	teqeq	ip, #12288	; 0x3000
     5e4:	23747f87 	cmncs	r4, #540	; 0x21c
     5e8:	29443467 	stmdbcs	r4, {r0, r1, r2, r5, r6, sl, ip, sp}^
     5ec:	03301e26 	teqeq	r0, #608	; 0x260
     5f0:	34272e6d 	strtcc	r2, [r7], #-3693
     5f4:	5a2e0a03 	bpl	b82e08 <__Stack_Size+0xb82a08>
     5f8:	1d425d56 	stclne	13, cr5, [r2, #-344]
     5fc:	41563231 	cmpmi	r6, r1, lsr r2
     600:	024f1e30 	subeq	r1, pc, #768	; 0x300
     604:	01010007 	tsteq	r1, r7
     608:	000000aa 	andeq	r0, r0, sl, lsr #1
     60c:	00530002 	subseq	r0, r3, r2
     610:	01020000 	tsteq	r2, r0
     614:	000d0efb 	strdeq	r0, [sp], -fp
     618:	01010101 	tsteq	r1, r1, lsl #2
     61c:	01000000 	tsteq	r0, r0
     620:	41010000 	tstmi	r1, r0
     624:	732f5050 	teqvc	pc, #80	; 0x50
     628:	73006372 	movwvc	r6, #882	; 0x372
     62c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     630:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     634:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     638:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     63c:	6f4d0000 	svcvs	0x004d0000
     640:	43726f74 	cmnmi	r2, #464	; 0x1d0
     644:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
     648:	632e6c6f 	teqvs	lr, #28416	; 0x6f00
     64c:	00000100 	andeq	r0, r0, r0, lsl #2
     650:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     654:	30316632 	eorscc	r6, r1, r2, lsr r6
     658:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     65c:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     660:	00000200 	andeq	r0, r0, r0, lsl #4
     664:	02050000 	andeq	r0, r5, #0	; 0x0
     668:	08003914 	stmdaeq	r0, {r2, r4, r8, fp, ip, sp}
     66c:	0100d903 	tsteq	r0, r3, lsl #18
     670:	2e6e0316 	mcrcs	3, 3, r0, cr14, cr6, {0}
     674:	20780328 	rsbscs	r0, r8, r8, lsr #6
     678:	20780336 	rsbscs	r0, r8, r6, lsr r3
     67c:	03766744 	cmneq	r6, #17825792	; 0x1100000
     680:	227a3c67 	rsbscs	r3, sl, #26368	; 0x6700
     684:	032f221e 	teqeq	pc, #-536870911	; 0xe0000001
     688:	09033c77 	stmdbeq	r3, {r0, r1, r2, r4, r5, r6, sl, fp, ip, sp}
     68c:	5a2f1f20 	bpl	bc8314 <__Stack_Size+0xbc7f14>
     690:	204a6603 	subcs	r6, sl, r3, lsl #12
     694:	221f216e 	andscs	r2, pc, #-2147483621	; 0x8000001b
     698:	2f1f2f2d 	svccs	0x001f2f2d
     69c:	4a65035a 	bmi	194140c <__Stack_Size+0x194100c>
     6a0:	1f2f6e20 	svcne	0x002f6e20
     6a4:	594b2121 	stmdbpl	fp, {r0, r5, r8, sp}^
     6a8:	343c6903 	ldrtcc	r6, [ip], #-2307
     6ac:	262e7a03 	strtcs	r7, [lr], -r3, lsl #20
     6b0:	00020276 	andeq	r0, r2, r6, ror r2
     6b4:	00fc0101 	rscseq	r0, ip, r1, lsl #2
     6b8:	00020000 	andeq	r0, r2, r0
     6bc:	00000070 	andeq	r0, r0, r0, ror r0
     6c0:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     6c4:	0101000d 	tsteq	r1, sp
     6c8:	00000101 	andeq	r0, r0, r1, lsl #2
     6cc:	00000100 	andeq	r0, r0, r0, lsl #2
     6d0:	50504101 	subspl	r4, r0, r1, lsl #2
     6d4:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     6d8:	6d747300 	ldclvs	3, cr7, [r4]
     6dc:	31663233 	cmncc	r6, r3, lsr r2
     6e0:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
     6e4:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}
     6e8:	0000636e 	andeq	r6, r0, lr, ror #6
     6ec:	2e434441 	cdpcs	4, 4, cr4, cr3, cr1, {2}
     6f0:	00010063 	andeq	r0, r1, r3, rrx
     6f4:	6d747300 	ldclvs	3, cr7, [r4]
     6f8:	31663233 	cmncc	r6, r3, lsr r2
     6fc:	745f7830 	ldrbvc	r7, [pc], #2096	; 704 <__Stack_Size+0x304>
     700:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     704:	00020068 	andeq	r0, r2, r8, rrx
     708:	6d747300 	ldclvs	3, cr7, [r4]
     70c:	31663233 	cmncc	r6, r3, lsr r2
     710:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]
     714:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
     718:	00000200 	andeq	r0, r0, r0, lsl #4
     71c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     720:	30316632 	eorscc	r6, r1, r2, lsr r6
     724:	64615f78 	strbtvs	r5, [r1], #-3960
     728:	00682e63 	rsbeq	r2, r8, r3, ror #28
     72c:	00000002 	andeq	r0, r0, r2
     730:	00020500 	andeq	r0, r2, r0, lsl #10
     734:	0308003a 	movweq	r0, #32826	; 0x803a
     738:	310101c0 	smlabtcc	r1, r0, r1, r0
     73c:	24232b50 	strtcs	r2, [r3], #-2896
     740:	7903221e 	stmdbvc	r3, {r1, r2, r3, r4, r9, sp}
     744:	302f2120 	eorcc	r2, pc, r0, lsr #2
     748:	6d313021 	ldcvs	0, cr3, [r1, #-132]!
     74c:	675d3d4e 	ldrbvs	r3, [sp, -lr, asr #26]
     750:	a603755c 	undefined
     754:	be24587e 	mcrlt	8, 1, r5, cr4, cr14, {3}
     758:	4b4c4b3d 	blmi	1313454 <__Stack_Size+0x1313054>
     75c:	4d3f684c 	ldcmi	8, cr6, [pc, #-304]!
     760:	211f3d3e 	tstcs	pc, lr, lsr sp
     764:	4c4b433d 	mcrrmi	3, 3, r4, fp, cr13
     768:	3f684c4b 	svccc	0x00684c4b
     76c:	1f3d3e4d 	svcne	0x003d3e4d
     770:	0a033d21 	beq	cfbfc <__Stack_Size+0xcf7fc>
     774:	4b4c4b3c 	blmi	131346c <__Stack_Size+0x131306c>
     778:	4d3f684c 	ldcmi	8, cr6, [pc, #-304]!
     77c:	211f3d3e 	tstcs	pc, lr, lsr sp
     780:	3c09033d 	stccc	3, cr0, [r9], {61}
     784:	4c4b5a59 	mcrrmi	10, 5, r5, fp, cr9
     788:	3e4d3f68 	cdpcc	15, 4, cr3, cr13, cr8, {3}
     78c:	3d212d3d 	stccc	13, cr2, [r1, #-244]!
     790:	592e0903 	stmdbpl	lr!, {r0, r1, r8, fp}
     794:	684c4b5a 	stmdavs	ip, {r1, r3, r4, r6, r8, r9, fp, lr}^
     798:	3d3e4d3f 	ldccc	13, cr4, [lr, #-252]!
     79c:	033d212d 	teqeq	sp, #1073741835	; 0x4000000b
     7a0:	5a594a0a 	bpl	1652fd0 <__Stack_Size+0x1652bd0>
     7a4:	3f684c4b 	svccc	0x00684c4b
     7a8:	2d3d3e4d 	ldccs	14, cr3, [sp, #-308]!
     7ac:	0e033d21 	cdpeq	13, 0, cr3, cr3, cr1, {1}
     7b0:	000d0258 	andeq	r0, sp, r8, asr r2
     7b4:	020d0101 	andeq	r0, sp, #1073741824	; 0x40000000
     7b8:	00020000 	andeq	r0, r2, r0
     7bc:	00000084 	andeq	r0, r0, r4, lsl #1
     7c0:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     7c4:	0101000d 	tsteq	r1, sp
     7c8:	00000101 	andeq	r0, r0, r1, lsl #2
     7cc:	00000100 	andeq	r0, r0, r0, lsl #2
     7d0:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
     7d4:	31663233 	cmncc	r6, r3, lsr r2
     7d8:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
     7dc:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
     7e0:	73006372 	movwvc	r6, #882	; 0x372
     7e4:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     7e8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     7ec:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     7f0:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     7f4:	74730000 	ldrbtvc	r0, [r3]
     7f8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     7fc:	5f783031 	svcpl	0x00783031
     800:	2e636461 	cdpcs	4, 6, cr6, cr3, cr1, {3}
     804:	00010063 	andeq	r0, r1, r3, rrx
     808:	6d747300 	ldclvs	3, cr7, [r4]
     80c:	31663233 	cmncc	r6, r3, lsr r2
     810:	745f7830 	ldrbvc	r7, [pc], #2096	; 818 <__Stack_Size+0x418>
     814:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     818:	00020068 	andeq	r0, r2, r8, rrx
     81c:	6d747300 	ldclvs	3, cr7, [r4]
     820:	31663233 	cmncc	r6, r3, lsr r2
     824:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]
     828:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
     82c:	00000200 	andeq	r0, r0, r0, lsl #4
     830:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     834:	30316632 	eorscc	r6, r1, r2, lsr r6
     838:	64615f78 	strbtvs	r5, [r1], #-3960
     83c:	00682e63 	rsbeq	r2, r8, r3, ror #28
     840:	00000002 	andeq	r0, r0, r2
     844:	d4020500 	strle	r0, [r2], #-1280
     848:	0308003c 	movweq	r0, #32828	; 0x803c
     84c:	030101ae 	movweq	r0, #4526	; 0x11ae
     850:	9226010f 	eorls	r0, r6, #-1073741821	; 0xc0000003
     854:	03200b03 	teqeq	r0, #3072	; 0xc00
     858:	85352e79 	ldrhi	r2, [r5, #-3705]!
     85c:	03200a03 	teqeq	r0, #12288	; 0x3000
     860:	1c26207a 	stcne	0, cr2, [r6], #-488
     864:	03213e32 	teqeq	r1, #800	; 0x320
     868:	31153c0b 	tstcc	r5, fp, lsl #24
     86c:	23232323 	teqcs	r3, #-1946157056	; 0x8c000000
     870:	2e0c032f 	cdpcs	3, 0, cr0, cr12, cr15, {1}
     874:	4c4f2317 	mcrrmi	3, 1, r2, pc, cr7
     878:	17200d03 	strne	r0, [r0, -r3, lsl #26]!
     87c:	034c4f23 	movteq	r4, #53027	; 0xcf23
     880:	09032012 	stmdbeq	r3, {r1, r4, sp}
     884:	4f232201 	svcmi	0x00232201
     888:	2e0a034c 	cdpcs	3, 0, cr0, cr10, cr12, {2}
     88c:	0a034b17 	beq	d34f0 <__Stack_Size+0xd30f0>
     890:	0d03192e 	stceq	9, cr1, [r3, #-184]
     894:	2e0a034a 	cdpcs	3, 0, cr0, cr10, cr10, {2}
     898:	0a034b17 	beq	d34fc <__Stack_Size+0xd30fc>
     89c:	0d03192e 	stceq	9, cr1, [r3, #-184]
     8a0:	2e0c034a 	cdpcs	3, 0, cr0, cr12, cr10, {2}
     8a4:	4c502417 	cfldrdmi	mvd2, [r0], {23}
     8a8:	19200a03 	stmdbne	r0!, {r0, r1, r9, fp}
     8ac:	034a0d03 	movteq	r0, #44291	; 0xad03
     8b0:	09032e0d 	stmdbeq	r3, {r0, r2, r3, r9, sl, fp, sp}
     8b4:	311d2501 	tstcc	sp, r1, lsl #10
     8b8:	0e032130 	flteqsp	f3, r2
     8bc:	4f231720 	svcmi	0x00231720
     8c0:	202c034c 	eorcs	r0, ip, ip, asr #6
     8c4:	03010a03 	movweq	r0, #6659	; 0x1a03
     8c8:	03202076 	teqeq	r0, #118	; 0x76
     8cc:	3025580a 	eorcc	r5, r5, sl, lsl #16
     8d0:	2e780332 	mrccs	3, 3, r0, cr8, cr2, {1}
     8d4:	35223224 	strcc	r3, [r2, #-548]!
     8d8:	78033222 	stmdavc	r3, {r1, r5, r9, ip, sp}
     8dc:	2232242e 	eorscs	r2, r2, #771751936	; 0x2e000000
     8e0:	323e4123 	eorscc	r4, lr, #-1073741816	; 0xc0000008
     8e4:	242e7803 	strtcs	r7, [lr], #-2051
     8e8:	5d312232 	lfmpl	f2, 4, [r1, #-200]!
     8ec:	78033230 	stmdavc	r3, {r4, r5, r9, ip, sp}
     8f0:	2232242e 	eorscs	r2, r2, #771751936	; 0x2e000000
     8f4:	03323036 	teqeq	r2, #54	; 0x36
     8f8:	32242e78 	eorcc	r2, r4, #1920	; 0x780
     8fc:	0d032222 	sfmeq	f2, 4, [r3, #-136]
     900:	4f23172e 	svcmi	0x0023172e
     904:	200a034c 	andcs	r0, sl, ip, asr #6
     908:	09032f17 	stmdbeq	r3, {r0, r1, r2, r4, r8, r9, sl, fp, sp}
     90c:	032f142e 	teqeq	pc, #771751936	; 0x2e000000
     910:	23174a0e 	tstcs	r7, #57344	; 0xe000
     914:	0e034c4f 	cdpeq	12, 0, cr4, cr3, cr15, {2}
     918:	4f231720 	svcmi	0x00231720
     91c:	2029034c 	eorcs	r0, r9, ip, asr #6
     920:	2230221a 	eorscs	r2, r0, #-1610612735	; 0xa0000001
     924:	200e0321 	andcs	r0, lr, r1, lsr #6
     928:	4c4f2317 	mcrrmi	3, 1, r2, pc, cr7
     92c:	17200e03 	strne	r0, [r0, -r3, lsl #28]!
     930:	034c5024 	movteq	r5, #49188	; 0xc024
     934:	0319200a 	tsteq	r9, #10	; 0xa
     938:	2c034a0d 	stccs	10, cr4, [r3], {13}
     93c:	010a032e 	tsteq	sl, lr, lsr #6
     940:	20207603 	eorcs	r7, r0, r3, lsl #12
     944:	25580a03 	ldrbcs	r0, [r8, #-2563]
     948:	78033230 	stmdavc	r3, {r4, r5, r9, ip, sp}
     94c:	2232242e 	eorscs	r2, r2, #771751936	; 0x2e000000
     950:	03322235 	teqeq	r2, #1342177283	; 0x50000003
     954:	32242e78 	eorcc	r2, r4, #1920	; 0x780
     958:	1e262522 	cfsh64ne	mvdx2, mvdx6, #18
     95c:	322a2492 	eorcc	r2, sl, #-1845493760	; 0x92000000
     960:	0c032122 	stfeqs	f2, [r3], {34}
     964:	0109032e 	tsteq	r9, lr, lsr #6
     968:	30311d25 	eorscc	r1, r1, r5, lsr #26
     96c:	20130321 	andscs	r0, r3, r1, lsr #6
     970:	10032127 	andne	r2, r3, r7, lsr #2
     974:	3d26202e 	stccc	0, cr2, [r6, #-184]!
     978:	1a3c1b03 	bne	f0758c <__Stack_Size+0xf0718c>
     97c:	21224c22 	teqcs	r2, r2, lsr #24
     980:	19200f03 	stmdbne	r0!, {r0, r1, r8, r9, sl, fp}
     984:	1f032122 	svcne	0x00032122
     988:	30221a2e 	eorcc	r1, r2, lr, lsr #20
     98c:	0b032122 	bleq	c8e1c <__Stack_Size+0xc8a1c>
     990:	5d231620 	stcpl	6, cr1, [r3, #-128]!
     994:	3c11035a 	ldccc	3, cr0, [r1], {90}
     998:	580d031a 	stmdapl	sp, {r1, r3, r4, r8, r9}
     99c:	18201103 	stmdane	r0!, {r0, r1, r8, ip}
     9a0:	200f033d 	andcs	r0, pc, sp, lsr r3
     9a4:	23010c03 	movwcs	r0, #7171	; 0x1c03
     9a8:	03ac0d03 	undefined instruction 0x03ac0d03
     9ac:	0b032e0f 	bleq	cc1f0 <__Stack_Size+0xcbdf0>
     9b0:	8b033d01 	blhi	cfdbc <__Stack_Size+0xcf9bc>
     9b4:	1c242076 	stcne	0, cr2, [r4], #-472
     9b8:	94241c24 	strtls	r1, [r4], #-3108
     9bc:	415a415a 	cmpmi	sl, sl, asr r1
     9c0:	04025e5a 	streq	r5, [r2], #-3674
     9c4:	1f010100 	svcne	0x00010100
     9c8:	02000002 	andeq	r0, r0, #2	; 0x2
     9cc:	00008800 	andeq	r8, r0, r0, lsl #16
     9d0:	fb010200 	blx	411da <__Stack_Size+0x40dda>
     9d4:	01000d0e 	tsteq	r0, lr, lsl #26
     9d8:	00010101 	andeq	r0, r1, r1, lsl #2
     9dc:	00010000 	andeq	r0, r1, r0
     9e0:	74730100 	ldrbtvc	r0, [r3], #-256
     9e4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     9e8:	5f783031 	svcpl	0x00783031
     9ec:	2f62696c 	svccs	0x0062696c
     9f0:	00637273 	rsbeq	r7, r3, r3, ror r2
     9f4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     9f8:	30316632 	eorscc	r6, r1, r2, lsr r6
     9fc:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     a00:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     a04:	73000063 	movwvc	r0, #99	; 0x63
     a08:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     a0c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     a10:	616c665f 	cmnvs	ip, pc, asr r6
     a14:	632e6873 	teqvs	lr, #7536640	; 0x730000
     a18:	00000100 	andeq	r0, r0, r0, lsl #2
     a1c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     a20:	30316632 	eorscc	r6, r1, r2, lsr r6
     a24:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     a28:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     a2c:	00000200 	andeq	r0, r0, r0, lsl #4
     a30:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     a34:	30316632 	eorscc	r6, r1, r2, lsr r6
     a38:	616d5f78 	smcvs	54776
     a3c:	00682e70 	rsbeq	r2, r8, r0, ror lr
     a40:	73000002 	movwvc	r0, #2	; 0x2
     a44:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     a48:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     a4c:	616c665f 	cmnvs	ip, pc, asr r6
     a50:	682e6873 	stmdavs	lr!, {r0, r1, r4, r5, r6, fp, sp, lr}
     a54:	00000200 	andeq	r0, r0, r0, lsl #4
     a58:	02050000 	andeq	r0, r5, #0	; 0x0
     a5c:	08004068 	stmdaeq	r0, {r3, r5, r6, lr}
     a60:	0100d603 	tsteq	r0, r3, lsl #12
     a64:	033d5917 	teqeq	sp, #376832	; 0x5c000
     a68:	59174a0d 	ldmdbpl	r7, {r0, r2, r3, r9, fp, lr}
     a6c:	4a0d033d 	bmi	341768 <__Stack_Size+0x341368>
     a70:	033d5917 	teqeq	sp, #376832	; 0x5c000
     a74:	3d144a0b 	fldscc	s8, [r4, #-44]
     a78:	660a033d 	undefined
     a7c:	f5035914 	undefined instruction 0xf5035914
     a80:	3d143c03 	ldccc	12, cr3, [r4, #-12]
     a84:	143c0a03 	ldrtne	r0, [ip], #-2563
     a88:	4a0b032f 	bmi	2c174c <__Stack_Size+0x2c134c>
     a8c:	58090315 	stmdapl	r9, {r0, r2, r4, r8, r9}
     a90:	153c0a03 	ldrne	r0, [ip, #-2563]!
     a94:	03580a03 	cmpeq	r8, #12288	; 0x3000
     a98:	23173c0e 	tstcs	r7, #3584	; 0xe00
     a9c:	10035a5d 	andne	r5, r3, sp, asr sl
     aa0:	0330183c 	teqeq	r0, #3932160	; 0x3c0000
     aa4:	0b03580b 	bleq	d6ad8 <__Stack_Size+0xd66d8>
     aa8:	3c0f0366 	stccc	3, cr0, [pc], {102}
     aac:	0b032f17 	bleq	cc710 <__Stack_Size+0xcc310>
     ab0:	6c7a154a 	cfldr64vs	mvdx1, [sl], #-296
     ab4:	03660c03 	cmneq	r6, #768	; 0x300
     ab8:	5c033c0c 	stcpl	12, cr3, [r3], {12}
     abc:	20240320 	eorcs	r0, r4, r0, lsr #6
     ac0:	03205c03 	teqeq	r0, #768	; 0x300
     ac4:	5c032024 	stcpl	0, cr2, [r3], {36}
     ac8:	036c5e20 	cmneq	ip, #512	; 0x200
     acc:	03227438 	teqeq	r2, #939524096	; 0x38000000
     ad0:	6c907fba 	ldcvs	15, cr7, [r0], {186}
     ad4:	6623036c 	strtvs	r0, [r3], -ip, ror #6
     ad8:	032e5103 	teqeq	lr, #-1073741824	; 0xc0000000
     adc:	222000c4 	eorcs	r0, r0, #196	; 0xc4
     ae0:	a52e6503 	strge	r6, [lr, #-1283]!
     ae4:	7def0343 	stclvc	3, cr0, [pc, #268]!
     ae8:	2009034a 	andcs	r0, r9, sl, asr #6
     aec:	032e7703 	teqeq	lr, #786432	; 0xc0000
     af0:	03212009 	teqeq	r1, #9	; 0x9
     af4:	0a032e76 	beq	cc4d4 <__Stack_Size+0xcc0d4>
     af8:	73032320 	movwvc	r2, #13088	; 0x3320
     afc:	2e0d0320 	cdpcs	3, 0, cr0, cr13, cr0, {1}
     b00:	1e223130 	mcrne	1, 1, r3, cr2, cr0, {1}
     b04:	233e773e 	teqcs	lr, #16252928	; 0xf80000
     b08:	7f8e036b 	svcvc	0x008e036b
     b0c:	314c4282 	smlalbbcc	r4, ip, r2, r2
     b10:	2e790335 	mrccs	3, 3, r0, cr9, cr5, {1}
     b14:	1c243e21 	stcne	14, cr3, [r4], #-132
     b18:	31304d3d 	teqcc	r0, sp, lsr sp
     b1c:	4e224c69 	cdpmi	12, 2, cr4, cr2, cr9, {3}
     b20:	87314c4e 	ldrhi	r4, [r1, -lr, asr #24]!
     b24:	f8036c23 	undefined instruction 0xf8036c23
     b28:	0320827e 	teqeq	r0, #-536870905	; 0xe0000007
     b2c:	313e200f 	teqcc	lr, pc
     b30:	032e7403 	teqeq	lr, #50331648	; 0x3000000
     b34:	3d212e0c 	stccc	14, cr2, [r1, #-48]!
     b38:	03207303 	teqeq	r0, #201326592	; 0xc000000
     b3c:	1e30200d 	cdpne	0, 3, cr2, cr0, cr13, {0}
     b40:	1d232222 	sfmne	f2, 4, [r3, #-136]!
     b44:	2e6d0323 	cdpcs	3, 6, cr0, cr13, cr3, {1}
     b48:	a03c1503 	eorsge	r1, ip, r3, lsl #10
     b4c:	03231d23 	teqeq	r3, #2240	; 0x8c0
     b50:	1c032e67 	stcne	14, cr2, [r3], {103}
     b54:	1d23a03c 	stcne	0, cr10, [r3, #-240]!
     b58:	2e600323 	cdpcs	3, 6, cr0, cr0, cr3, {1}
     b5c:	a0202303 	eorge	r2, r0, r3, lsl #6
     b60:	31231d23 	teqcc	r3, r3, lsr #26
     b64:	90038723 	andls	r8, r3, r3, lsr #14
     b68:	2620827f 	undefined
     b6c:	26207a03 	strtcs	r7, [r0], -r3, lsl #20
     b70:	03363130 	teqeq	r6, #12	; 0xc
     b74:	3f212078 	svccc	0x00212078
     b78:	2330234b 	teqcs	r0, #738197505	; 0x2c000001
     b7c:	7fbb036b 	svcvc	0x00bb036b
     b80:	03272058 	teqeq	r7, #88	; 0x58
     b84:	30272079 	eorcc	r2, r7, r9, ror r0
     b88:	4c1c2431 	cfldrsmi	mvf2, [ip], {49}
     b8c:	6b233022 	blvs	8ccc1c <__Stack_Size+0x8cc81c>
     b90:	4a7fab03 	bmi	1feb7a4 <__Stack_Size+0x1feb3a4>
     b94:	79032720 	stmdbvc	r3, {r5, r8, r9, sl, sp}
     b98:	32302720 	eorscc	r2, r0, #8388608	; 0x800000
     b9c:	314c1b25 	cmpcc	ip, r5, lsr #22
     ba0:	03313230 	teqeq	r1, #3	; 0x3
     ba4:	6c233c0a 	stcvs	12, cr3, [r3], #-40
     ba8:	4a7f9303 	bmi	1fe57bc <__Stack_Size+0x1fe53bc>
     bac:	36314c24 	ldrtcc	r4, [r1], -r4, lsr #24
     bb0:	212e7803 	teqcs	lr, r3, lsl #16
     bb4:	3d1c243f 	cfldrscc	mvf2, [ip, #-252]
     bb8:	6931304d 	ldmdbvs	r1!, {r0, r2, r3, r6, ip, sp}
     bbc:	233f2b23 	teqcs	pc, #35840	; 0x8c00
     bc0:	0a03231d 	beq	c983c <__Stack_Size+0xc943c>
     bc4:	036c232e 	cmneq	ip, #-1207959552	; 0xb8000000
     bc8:	24827fab 	strcs	r7, [r2], #4011
     bcc:	234b314c 	movtcs	r3, #45388	; 0xb14c
     bd0:	233e3f2b 	teqcs	lr, #172	; 0xac
     bd4:	3c42036b 	mcrrcc	3, 6, r0, r2, cr11
     bd8:	25314c43 	ldrcs	r4, [r1, #-3139]!
     bdc:	3d1b2529 	cfldr32cc	mvfx2, [fp, #-164]
     be0:	23304d21 	teqcs	r0, #2112	; 0x840
     be4:	0005026b 	andeq	r0, r5, fp, ror #4
     be8:	01740101 	cmneq	r4, r1, lsl #2
     bec:	00020000 	andeq	r0, r2, r0
     bf0:	00000086 	andeq	r0, r0, r6, lsl #1
     bf4:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     bf8:	0101000d 	tsteq	r1, sp
     bfc:	00000101 	andeq	r0, r0, r1, lsl #2
     c00:	00000100 	andeq	r0, r0, r0, lsl #2
     c04:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
     c08:	31663233 	cmncc	r6, r3, lsr r2
     c0c:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
     c10:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
     c14:	73006372 	movwvc	r6, #882	; 0x372
     c18:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     c1c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     c20:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     c24:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     c28:	74730000 	ldrbtvc	r0, [r3]
     c2c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     c30:	5f783031 	svcpl	0x00783031
     c34:	6f697067 	svcvs	0x00697067
     c38:	0100632e 	tsteq	r0, lr, lsr #6
     c3c:	74730000 	ldrbtvc	r0, [r3]
     c40:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     c44:	5f783031 	svcpl	0x00783031
     c48:	65707974 	ldrbvs	r7, [r0, #-2420]!
     c4c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     c50:	74730000 	ldrbtvc	r0, [r3]
     c54:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     c58:	5f783031 	svcpl	0x00783031
     c5c:	2e70616d 	rpwcssz	f6, f0, #5.0
     c60:	00020068 	andeq	r0, r2, r8, rrx
     c64:	6d747300 	ldclvs	3, cr7, [r4]
     c68:	31663233 	cmncc	r6, r3, lsr r2
     c6c:	675f7830 	smmlarvs	pc, r0, r8, r7
     c70:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
     c74:	00020068 	andeq	r0, r2, r8, rrx
     c78:	05000000 	streq	r0, [r0]
     c7c:	00459002 	subeq	r9, r5, r2
     c80:	00fc0308 	rscseq	r0, ip, r8, lsl #6
     c84:	200a0301 	andcs	r0, sl, r1, lsl #6
     c88:	03200c03 	teqeq	r0, #768	; 0x300
     c8c:	03332076 	teqeq	r3, #118	; 0x76
     c90:	33352e79 	teqcc	r5, #1936	; 0x790
     c94:	032e6a03 	teqeq	lr, #12288	; 0x3000
     c98:	32222016 	eorcc	r2, r2, #22	; 0x16
     c9c:	2132303e 	teqcs	r2, lr, lsr r0
     ca0:	23312b31 	teqcs	r1, #50176	; 0xc400
     ca4:	28207a03 	stmdacs	r0!, {r0, r1, r9, fp, ip, sp, lr}
     ca8:	0322273a 	teqeq	r2, #15204352	; 0xe80000
     cac:	1f033c66 	svcne	0x00033c66
     cb0:	3130253c 	teqcc	r0, ip, lsr r5
     cb4:	21322f5a 	teqcs	r2, sl, asr pc
     cb8:	23312b31 	teqcs	r1, #50176	; 0xc400
     cbc:	28207a03 	stmdacs	r0!, {r0, r1, r9, fp, ip, sp, lr}
     cc0:	0322253a 	teqeq	r2, #243269632	; 0xe800000
     cc4:	1b033c69 	blne	cfe70 <__Stack_Size+0xcfa70>
     cc8:	0b03223c 	bleq	c95c0 <__Stack_Size+0xc91c0>
     ccc:	2f3d143c 	svccs	0x003d143c
     cd0:	200c032f 	andcs	r0, ip, pc, lsr #6
     cd4:	58090319 	stmdapl	r9, {r0, r3, r4, r8, r9}
     cd8:	16200a03 	strtne	r0, [r0], -r3, lsl #20
     cdc:	2e0c032f 	cdpcs	3, 0, cr0, cr12, cr15, {1}
     ce0:	58090319 	stmdapl	r9, {r0, r3, r4, r8, r9}
     ce4:	16200a03 	strtne	r0, [r0], -r3, lsl #20
     ce8:	2e0d032f 	cdpcs	3, 0, cr0, cr13, cr15, {1}
     cec:	0d032117 	stfeqs	f2, [r3, #-92]
     cf0:	03211720 	teqeq	r1, #8388608	; 0x800000
     cf4:	22182010 	andscs	r2, r8, #16	; 0x10
     cf8:	0c032232 	sfmeq	f2, 4, [r3], {50}
     cfc:	0321162e 	teqeq	r1, #48234496	; 0x2e00000
     d00:	3019200d 	andscc	r2, r9, sp
     d04:	22222222 	eorcs	r2, r2, #536870914	; 0x20000002
     d08:	200f0321 	andcs	r0, pc, r1, lsr #6
     d0c:	312c3019 	teqcc	ip, r9, lsl r0
     d10:	2f22302d 	svccs	0x0022302d
     d14:	163c0b03 	ldrtne	r0, [ip], -r3, lsl #22
     d18:	4a26032f 	bmi	9819dc <__Stack_Size+0x9815dc>
     d1c:	2c200c03 	stccs	12, cr0, [r0], #-12
     d20:	27207603 	strcs	r7, [r0, -r3, lsl #12]!
     d24:	33292223 	teqcc	r9, #805306370	; 0x30000002
     d28:	4c2f1f23 	stcmi	15, cr1, [pc], #-140
     d2c:	31676b3f 	cmncc	r7, pc, lsr fp
     d30:	032f5b22 	teqeq	pc, #34816	; 0x8800
     d34:	3e274a0f 	fmulscc	s8, s14, s30
     d38:	599f1f2f 	ldmibpl	pc, {r0, r1, r2, r3, r5, r8, r9, sl, fp, ip}
     d3c:	4a7ca703 	bmi	1f2a950 <__Stack_Size+0x1f2a550>
     d40:	2f212d21 	svccs	0x00212d21
     d44:	2e45034b 	cdpcs	3, 4, cr0, cr5, cr11, {2}
     d48:	1c241c24 	stcne	12, cr1, [r4], #-144
     d4c:	4ba10824 	blmi	fe842de4 <SCS_BASE+0x1e834de4>
     d50:	4b324b32 	blmi	c93a20 <__Stack_Size+0xc93620>
     d54:	4b324b32 	blmi	c93a24 <__Stack_Size+0xc93624>
     d58:	59324b32 	ldmdbpl	r2!, {r1, r4, r5, r8, r9, fp, lr}
     d5c:	0006025e 	andeq	r0, r6, lr, asr r2
     d60:	01a60101 	undefined instruction 0x01a60101
     d64:	00020000 	andeq	r0, r2, r0
     d68:	00000086 	andeq	r0, r0, r6, lsl #1
     d6c:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     d70:	0101000d 	tsteq	r1, sp
     d74:	00000101 	andeq	r0, r0, r1, lsl #2
     d78:	00000100 	andeq	r0, r0, r0, lsl #2
     d7c:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
     d80:	31663233 	cmncc	r6, r3, lsr r2
     d84:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
     d88:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
     d8c:	73006372 	movwvc	r6, #882	; 0x372
     d90:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     d94:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     d98:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     d9c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     da0:	74730000 	ldrbtvc	r0, [r3]
     da4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     da8:	5f783031 	svcpl	0x00783031
     dac:	6369766e 	cmnvs	r9, #115343360	; 0x6e00000
     db0:	0100632e 	tsteq	r0, lr, lsr #6
     db4:	74730000 	ldrbtvc	r0, [r3]
     db8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     dbc:	5f783031 	svcpl	0x00783031
     dc0:	65707974 	ldrbvs	r7, [r0, #-2420]!
     dc4:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     dc8:	74730000 	ldrbtvc	r0, [r3]
     dcc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     dd0:	5f783031 	svcpl	0x00783031
     dd4:	2e70616d 	rpwcssz	f6, f0, #5.0
     dd8:	00020068 	andeq	r0, r2, r8, rrx
     ddc:	6d747300 	ldclvs	3, cr7, [r4]
     de0:	31663233 	cmncc	r6, r3, lsr r2
     de4:	6e5f7830 	mrcvs	8, 2, r7, cr15, cr0, {1}
     de8:	2e636976 	mcrcs	9, 3, r6, cr3, cr6, {3}
     dec:	00020068 	andeq	r0, r2, r8, rrx
     df0:	05000000 	streq	r0, [r0]
     df4:	00481802 	subeq	r1, r8, r2, lsl #16
     df8:	01240308 	teqeq	r4, r8, lsl #6
     dfc:	352d3d15 	strcc	r3, [sp, #-3349]!
     e00:	2f207a03 	svccs	0x00207a03
     e04:	241c322f 	ldrcs	r3, [ip], #-559
     e08:	242c302c 	strtcs	r3, [ip], #-44
     e0c:	153c0b03 	ldrne	r0, [ip, #-2819]!
     e10:	2f211e3e 	svccs	0x00211e3e
     e14:	3e232121 	sufccsp	f2, f3, f1
     e18:	21212f21 	teqcs	r1, r1, lsr #30
     e1c:	17661603 	strbne	r1, [r6, -r3, lsl #12]!
     e20:	4a0d0367 	bmi	341bc4 <__Stack_Size+0x3417c4>
     e24:	3f200a03 	svccc	0x00200a03
     e28:	0a031c24 	beq	c7ec0 <__Stack_Size+0xc7ac0>
     e2c:	20760320 	rsbscs	r0, r6, r0, lsr #6
     e30:	2b3f3d5c 	blcs	fd03a8 <__Stack_Size+0xfcffa8>
     e34:	2b241f31 	blcs	908b00 <__Stack_Size+0x908700>
     e38:	301e6a22 	andscc	r6, lr, r2, lsr #20
     e3c:	93883122 	orrls	r3, r8, #-2147483640	; 0x80000008
     e40:	14580b03 	ldrbne	r0, [r8], #-2819
     e44:	2121212f 	teqcs	r1, pc, lsr #2
     e48:	2000d703 	andcs	sp, r0, r3, lsl #14
     e4c:	0b036713 	bleq	daaa0 <__Stack_Size+0xda6a0>
     e50:	034c1966 	movteq	r1, #51558	; 0xc966
     e54:	0a039e09 	beq	e8680 <__Stack_Size+0xe8280>
     e58:	032f164a 	teqeq	pc, #77594624	; 0x4a00000
     e5c:	91164a0a 	tstls	r6, sl, lsl #20
     e60:	133c0b03 	teqne	ip, #3072	; 0xc00
     e64:	4a0b034b 	bmi	2c1b98 <__Stack_Size+0x2c1798>
     e68:	09034c19 	stmdbeq	r3, {r0, r3, r4, sl, fp, lr}
     e6c:	4a0b039e 	bmi	2c1cec <__Stack_Size+0x2c18ec>
     e70:	10032f13 	andne	r2, r3, r3, lsl pc
     e74:	0375174a 	cmneq	r5, #19398656	; 0x1280000
     e78:	3d133c0a 	ldccc	12, cr3, [r3, #-40]
     e7c:	13580a03 	cmpne	r8, #12288	; 0x3000
     e80:	5811033d 	ldmdapl	r1, {r0, r2, r3, r4, r5, r8, r9}
     e84:	5a5c2217 	bpl	17096e8 <__Stack_Size+0x17092e8>
     e88:	193c1103 	ldmdbne	ip!, {r0, r1, r8, ip}
     e8c:	5a5c225a 	bpl	17097fc <__Stack_Size+0x17093fc>
     e90:	034a1803 	movteq	r1, #43011	; 0xa803
     e94:	4b782009 	blmi	1e08ec0 <__Stack_Size+0x1e08ac0>
     e98:	033f3169 	teqeq	pc, #1073741850	; 0x4000001a
     e9c:	03282e79 	teqeq	r8, #1936	; 0x790
     ea0:	7525207a 	strvc	r2, [r5, #-122]!
     ea4:	4a100359 	bmi	401c10 <__Stack_Size+0x401810>
     ea8:	034c2319 	movteq	r2, #49945	; 0xc319
     eac:	0f03820b 	svceq	0x0003820b
     eb0:	0109033c 	tsteq	r9, ip, lsr r3
     eb4:	4a0e0383 	bmi	381cc8 <__Stack_Size+0x3818c8>
     eb8:	91010903 	tstls	r1, r3, lsl #18
     ebc:	033c1403 	teqeq	ip, #50331648	; 0x3000000
     ec0:	035a010a 	cmpeq	sl, #-2147483646	; 0x80000002
     ec4:	1103820b 	tstne	r3, fp, lsl #4
     ec8:	3e23193c 	mcrcc	9, 1, r1, cr3, cr12, {1}
     ecc:	7803303e 	stmdavc	r3, {r1, r2, r3, r4, r5, ip, sp}
     ed0:	78032858 	stmdavc	r3, {r3, r4, r6, fp, sp}
     ed4:	224b3620 	subcs	r3, fp, #33554432	; 0x2000000
     ed8:	03314140 	teqeq	r1, #16	; 0x10
     edc:	09033c0f 	stmdbeq	r3, {r0, r1, r2, r3, sl, fp, ip, sp}
     ee0:	1c323001 	ldcne	0, cr3, [r2], #-4
     ee4:	8d032324 	stchi	3, cr2, [r3, #-144]
     ee8:	2f2f3c7c 	svccs	0x002f3c7c
     eec:	242e6f03 	strtcs	r6, [lr], #-3843
     ef0:	032f241c 	teqeq	pc, #469762048	; 0x1c000000
     ef4:	2f2f3c6d 	svccs	0x002f3c6d
     ef8:	2f2e7203 	svccs	0x002e7203
     efc:	2e72032f 	cdpcs	3, 7, cr0, cr2, cr15, {1}
     f00:	72032f2f 	andvc	r2, r3, #188	; 0xbc
     f04:	022f2f2e 	eoreq	r2, pc, #184	; 0xb8
     f08:	01010002 	tsteq	r1, r2
     f0c:	000000d2 	ldrdeq	r0, [r0], -r2
     f10:	00710002 	rsbseq	r0, r1, r2
     f14:	01020000 	tsteq	r2, r0
     f18:	000d0efb 	strdeq	r0, [sp], -fp
     f1c:	01010101 	tsteq	r1, r1, lsl #2
     f20:	01000000 	tsteq	r0, r0
     f24:	73010000 	movwvc	r0, #4096	; 0x1000
     f28:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     f2c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     f30:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     f34:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     f38:	6d747300 	ldclvs	3, cr7, [r4]
     f3c:	31663233 	cmncc	r6, r3, lsr r2
     f40:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
     f44:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}
     f48:	0000636e 	andeq	r6, r0, lr, ror #6
     f4c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     f50:	30316632 	eorscc	r6, r1, r2, lsr r6
     f54:	77705f78 	undefined
     f58:	00632e72 	rsbeq	r2, r3, r2, ror lr
     f5c:	73000001 	movwvc	r0, #1	; 0x1
     f60:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     f64:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     f68:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     f6c:	00682e65 	rsbeq	r2, r8, r5, ror #28
     f70:	73000002 	movwvc	r0, #2	; 0x2
     f74:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     f78:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     f7c:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     f80:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     f84:	00000000 	andeq	r0, r0, r0
     f88:	4b9c0205 	blmi	fe7017a4 <SCS_BASE+0x1e6f37a4>
     f8c:	d1030800 	tstle	r3, r0, lsl #16
     f90:	2f160100 	svccs	0x00160100
     f94:	164a0b03 	strbne	r0, [sl], -r3, lsl #22
     f98:	4a14032f 	bmi	501c5c <__Stack_Size+0x50185c>
     f9c:	23313118 	teqcs	r1, #6	; 0x6
     fa0:	4a0b0321 	bmi	2c1c2c <__Stack_Size+0x2c182c>
     fa4:	d8032f16 	stmdale	r3, {r1, r2, r4, r8, r9, sl, fp, sp}
     fa8:	03184a00 	tsteq	r8, #0	; 0x0
     fac:	0d03660b 	stceq	6, cr6, [r3, #-44]
     fb0:	0359164a 	cmpeq	r9, #77594624	; 0x4a00000
     fb4:	1e143c43 	cdpne	12, 1, cr3, cr4, cr3, {2}
     fb8:	3f221e22 	svccc	0x00221e22
     fbc:	032f934d 	teqeq	pc, #872415233	; 0x34000001
     fc0:	031a4a49 	tsteq	sl, #299008	; 0x49000
     fc4:	03282078 	teqeq	r8, #120	; 0x78
     fc8:	0b032078 	bleq	c91b0 <__Stack_Size+0xc8db0>
     fcc:	23233120 	teqcs	r3, #8	; 0x8
     fd0:	233f1d69 	teqcs	pc, #6720	; 0x1a40
     fd4:	f5033041 	undefined instruction 0xf5033041
     fd8:	67214a7e 	undefined
     fdc:	0001024b 	andeq	r0, r1, fp, asr #4
     fe0:	01b40101 	undefined instruction 0x01b40101
     fe4:	00020000 	andeq	r0, r2, r0
     fe8:	00000084 	andeq	r0, r0, r4, lsl #1
     fec:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     ff0:	0101000d 	tsteq	r1, sp
     ff4:	00000101 	andeq	r0, r0, r1, lsl #2
     ff8:	00000100 	andeq	r0, r0, r0, lsl #2
     ffc:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    1000:	31663233 	cmncc	r6, r3, lsr r2
    1004:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    1008:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    100c:	73006372 	movwvc	r6, #882	; 0x372
    1010:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1014:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1018:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    101c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1020:	74730000 	ldrbtvc	r0, [r3]
    1024:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1028:	5f783031 	svcpl	0x00783031
    102c:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
    1030:	00010063 	andeq	r0, r1, r3, rrx
    1034:	6d747300 	ldclvs	3, cr7, [r4]
    1038:	31663233 	cmncc	r6, r3, lsr r2
    103c:	745f7830 	ldrbvc	r7, [pc], #2096	; 1044 <__Stack_Size+0xc44>
    1040:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    1044:	00020068 	andeq	r0, r2, r8, rrx
    1048:	6d747300 	ldclvs	3, cr7, [r4]
    104c:	31663233 	cmncc	r6, r3, lsr r2
    1050:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]
    1054:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    1058:	00000200 	andeq	r0, r0, r0, lsl #4
    105c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1060:	30316632 	eorscc	r6, r1, r2, lsr r6
    1064:	63725f78 	cmnvs	r2, #480	; 0x1e0
    1068:	00682e63 	rsbeq	r2, r8, r3, ror #28
    106c:	00000002 	andeq	r0, r0, r2
    1070:	7c020500 	cfstr32vc	mvfx0, [r2], {0}
    1074:	0308004c 	movweq	r0, #32844	; 0x804c
    1078:	140100fc 	strne	r0, [r1], #-252
    107c:	4d695b5b 	fstmdbxmi	r9!, {d21-d65}
    1080:	11032f4d 	tstne	r3, sp, asr #30
    1084:	03261866 	teqeq	r6, #6684672	; 0x660000
    1088:	4d4d2e7a 	stclmi	14, cr2, [sp, #-488]
    108c:	0350415c 	cmpeq	r0, #23	; 0x17
    1090:	03213c0c 	teqeq	r1, #3072	; 0xc00
    1094:	032006a3 	teqeq	r0, #170917888	; 0xa300000
    1098:	032079dd 	teqeq	r0, #3620864	; 0x374000
    109c:	032006a3 	teqeq	r0, #170917888	; 0xa300000
    10a0:	2f2079e5 	svccs	0x002079e5
    10a4:	9a03212d 	bls	c9560 <__Stack_Size+0xc9160>
    10a8:	f3035806 	vsub.i8	d5, d3, d6
    10ac:	0c035879 	stceq	8, cr5, [r3], {121}
    10b0:	3131184a 	teqcc	r1, sl, asr #16
    10b4:	0d032131 	stfeqs	f2, [r3, #-196]
    10b8:	032f163c 	teqeq	pc, #62914560	; 0x3c00000
    10bc:	34194a14 	ldrcc	r4, [r9], #-2580
    10c0:	0c03214d 	stfeqs	f2, [r3], {77}
    10c4:	032f163c 	teqeq	pc, #62914560	; 0x3c00000
    10c8:	31184a0e 	tstcc	r8, lr, lsl #20
    10cc:	03212331 	teqeq	r1, #-1006632960	; 0xc4000000
    10d0:	4b134a0e 	blmi	4d3910 <__Stack_Size+0x4d3510>
    10d4:	184a1503 	stmdane	sl, {r0, r1, r8, sl, ip}^
    10d8:	21233131 	teqcs	r3, r1, lsr r1
    10dc:	184a1103 	stmdane	sl, {r0, r1, r8, ip}^
    10e0:	21233131 	teqcs	r3, r1, lsr r1
    10e4:	184a1103 	stmdane	sl, {r0, r1, r8, ip}^
    10e8:	21313131 	teqcs	r1, r1, lsr r1
    10ec:	173c1303 	ldrne	r1, [ip, -r3, lsl #6]!
    10f0:	035a5d23 	cmpeq	sl, #2240	; 0x8c0
    10f4:	2f163c10 	svccs	0x00163c10
    10f8:	184a1003 	stmdane	sl, {r0, r1, ip}^
    10fc:	21233131 	teqcs	r3, r1, lsr r1
    1100:	184a0f03 	stmdane	sl, {r0, r1, r8, r9, sl, fp}^
    1104:	207a0334 	rsbscs	r0, sl, r4, lsr r3
    1108:	032a2723 	teqeq	sl, #9175040	; 0x8c0000
    110c:	03343c09 	teqeq	r4, #2304	; 0x900
    1110:	2f164a0c 	svccs	0x00164a0c
    1114:	174a1103 	strbne	r1, [sl, -r3, lsl #2]
    1118:	4a0d034b 	bmi	341e4c <__Stack_Size+0x341a4c>
    111c:	0b032f16 	bleq	ccd7c <__Stack_Size+0xcc97c>
    1120:	241c164a 	ldrcs	r1, [ip], #-1610
    1124:	660c0322 	strvs	r0, [ip], -r2, lsr #6
    1128:	30224c21 	eorcc	r4, r2, r1, lsr #24
    112c:	7869273a 	stmdavc	r9!, {r1, r3, r4, r5, r8, r9, sl, sp}^
    1130:	7a03267a 	bvc	cab20 <__Stack_Size+0xca720>
    1134:	1b253420 	blne	94e1bc <__Stack_Size+0x94ddbc>
    1138:	69417733 	stmdbvs	r1, {r0, r1, r4, r5, r8, r9, sl, ip, sp, lr}^
    113c:	78033641 	stmdavc	r3, {r0, r6, r9, sl, ip, sp}
    1140:	67413f20 	strbvs	r3, [r1, -r0, lsr #30]
    1144:	17901503 	ldrne	r1, [r0, r3, lsl #10]
    1148:	035a5c22 	cmpeq	sl, #8704	; 0x2200
    114c:	22173c14 	andscs	r3, r7, #5120	; 0x1400
    1150:	15035a5c 	strne	r5, [r3, #-2652]
    1154:	5c22173c 	stcpl	7, cr1, [r2], #-240
    1158:	3c13035a 	ldccc	3, cr0, [r3], {90}
    115c:	5a5c2217 	bpl	17099c0 <__Stack_Size+0x17095c0>
    1160:	173c1403 	ldrne	r1, [ip, -r3, lsl #8]!
    1164:	035a5c22 	cmpeq	sl, #8704	; 0x2200
    1168:	2f163c0b 	svccs	0x00163c0b
    116c:	164a0b03 	strbne	r0, [sl], -r3, lsl #22
    1170:	4a10032f 	bmi	401e34 <__Stack_Size+0x401a34>
    1174:	16032f17 	undefined
    1178:	0109034a 	tsteq	r9, sl, asr #6
    117c:	30923022 	addscc	r3, r2, r2, lsr #32
    1180:	82110394 	andshi	r0, r1, #1342177282	; 0x50000002
    1184:	143c0d03 	ldrtne	r0, [ip], #-3331
    1188:	3c110359 	ldccc	3, cr0, [r1], {89}
    118c:	660b0319 	undefined
    1190:	184a1103 	stmdane	sl, {r0, r1, r8, ip}^
    1194:	0004022f 	andeq	r0, r4, pc, lsr #4
    1198:	00b90101 	adcseq	r0, r9, r1, lsl #2
    119c:	00020000 	andeq	r0, r2, r0
    11a0:	00000075 	andeq	r0, r0, r5, ror r0
    11a4:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    11a8:	0101000d 	tsteq	r1, sp
    11ac:	00000101 	andeq	r0, r0, r1, lsl #2
    11b0:	00000100 	andeq	r0, r0, r0, lsl #2
    11b4:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    11b8:	31663233 	cmncc	r6, r3, lsr r2
    11bc:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    11c0:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    11c4:	73006372 	movwvc	r6, #882	; 0x372
    11c8:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    11cc:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    11d0:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    11d4:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    11d8:	74730000 	ldrbtvc	r0, [r3]
    11dc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    11e0:	5f783031 	svcpl	0x00783031
    11e4:	74737973 	ldrbtvc	r7, [r3], #-2419
    11e8:	2e6b6369 	cdpcs	3, 6, cr6, cr11, cr9, {3}
    11ec:	00010063 	andeq	r0, r1, r3, rrx
    11f0:	6d747300 	ldclvs	3, cr7, [r4]
    11f4:	31663233 	cmncc	r6, r3, lsr r2
    11f8:	745f7830 	ldrbvc	r7, [pc], #2096	; 1200 <__Stack_Size+0xe00>
    11fc:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    1200:	00020068 	andeq	r0, r2, r8, rrx
    1204:	6d747300 	ldclvs	3, cr7, [r4]
    1208:	31663233 	cmncc	r6, r3, lsr r2
    120c:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]
    1210:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    1214:	00000200 	andeq	r0, r0, r0, lsl #4
    1218:	02050000 	andeq	r0, r5, #0	; 0x0
    121c:	08005020 	stmdaeq	r0, {r5, ip, lr}
    1220:	16012b03 	strne	r2, [r1], -r3, lsl #22
    1224:	035a4e30 	cmpeq	sl, #768	; 0x300
    1228:	2f163c0b 	svccs	0x00163c0b
    122c:	164a0e03 	strbne	r0, [sl], -r3, lsl #28
    1230:	6a3e4c30 	bvs	f942f8 <__Stack_Size+0xf93ef8>
    1234:	4a0b033e 	bmi	2c1f34 <__Stack_Size+0x2c1b34>
    1238:	5a5c2216 	bpl	1709a98 <__Stack_Size+0x1709698>
    123c:	133c0a03 	teqne	ip, #12288	; 0x3000
    1240:	4a0e032f 	bmi	381f04 <__Stack_Size+0x381b04>
    1244:	03010a03 	movweq	r0, #6659	; 0x1a03
    1248:	0a032e76 	beq	ccc28 <__Stack_Size+0xcc828>
    124c:	03782220 	cmneq	r8, #2	; 0x2
    1250:	0402580c 	streq	r5, [r2], #-2060
    1254:	eb010100 	bl	4165c <__Stack_Size+0x4125c>
    1258:	02000005 	andeq	r0, r0, #5	; 0x5
    125c:	00008400 	andeq	r8, r0, r0, lsl #8
    1260:	fb010200 	blx	41a6a <__Stack_Size+0x4166a>
    1264:	01000d0e 	tsteq	r0, lr, lsl #26
    1268:	00010101 	andeq	r0, r1, r1, lsl #2
    126c:	00010000 	andeq	r0, r1, r0
    1270:	74730100 	ldrbtvc	r0, [r3], #-256
    1274:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1278:	5f783031 	svcpl	0x00783031
    127c:	2f62696c 	svccs	0x0062696c
    1280:	00637273 	rsbeq	r7, r3, r3, ror r2
    1284:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1288:	30316632 	eorscc	r6, r1, r2, lsr r6
    128c:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1290:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    1294:	73000063 	movwvc	r0, #99	; 0x63
    1298:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    129c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    12a0:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!
    12a4:	0100632e 	tsteq	r0, lr, lsr #6
    12a8:	74730000 	ldrbtvc	r0, [r3]
    12ac:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    12b0:	5f783031 	svcpl	0x00783031
    12b4:	65707974 	ldrbvs	r7, [r0, #-2420]!
    12b8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    12bc:	74730000 	ldrbtvc	r0, [r3]
    12c0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    12c4:	5f783031 	svcpl	0x00783031
    12c8:	2e70616d 	rpwcssz	f6, f0, #5.0
    12cc:	00020068 	andeq	r0, r2, r8, rrx
    12d0:	6d747300 	ldclvs	3, cr7, [r4]
    12d4:	31663233 	cmncc	r6, r3, lsr r2
    12d8:	745f7830 	ldrbvc	r7, [pc], #2096	; 12e0 <__Stack_Size+0xee0>
    12dc:	682e6d69 	stmdavs	lr!, {r0, r3, r5, r6, r8, sl, fp, sp, lr}
    12e0:	00000200 	andeq	r0, r0, r0, lsl #4
    12e4:	02050000 	andeq	r0, r5, #0	; 0x0
    12e8:	080050c4 	stmdaeq	r0, {r2, r6, r7, ip, lr}
    12ec:	0101c603 	tsteq	r1, r3, lsl #12
    12f0:	20790319 	rsbscs	r0, r9, r9, lsl r3
    12f4:	78033d27 	stmdavc	r3, {r0, r1, r2, r5, r8, sl, fp, ip, sp}
    12f8:	283f2858 	ldmdacs	pc!, {r3, r4, r6, fp, sp}
    12fc:	23207803 	teqcs	r0, #196608	; 0x30000
    1300:	03207203 	teqeq	r0, #805306368	; 0x30000000
    1304:	3e23200e 	cdpcc	0, 2, cr2, cr3, cr14, {0}
    1308:	0f033ea1 	svceq	0x00033ea1
    130c:	010a0366 	tsteq	sl, r6, ror #6
    1310:	03207603 	teqeq	r0, #3145728	; 0x300000
    1314:	235b200a 	cmpcs	fp, #10	; 0xa
    1318:	03207003 	teqeq	r0, #3	; 0x3
    131c:	03232010 	teqeq	r3, #16	; 0x10
    1320:	7403200c 	strvc	r2, [r3], #-12
    1324:	200c032e 	andcs	r0, ip, lr, lsr #6
    1328:	231d312b 	tstcs	sp, #-1073741814	; 0xc000000a
    132c:	0331261d 	teqeq	r1, #30408704	; 0x1d00000
    1330:	0c032e74 	stceq	14, cr2, [r3], {116}
    1334:	5903222e 	stmdbpl	r3, {r1, r2, r3, r5, r9, sp}
    1338:	20270366 	eorcs	r0, r7, r6, ror #6
    133c:	034a5903 	movteq	r5, #43267	; 0xa903
    1340:	4d282027 	stcmi	0, cr2, [r8, #-156]!
    1344:	4d233f2b 	stcmi	15, cr3, [r3, #-172]!
    1348:	47352a32 	undefined
    134c:	54033131 	strpl	r3, [r3], #-305
    1350:	2c034d2e 	stccs	13, cr4, [r3], {46}
    1354:	21232320 	teqcs	r3, r0, lsr #6
    1358:	03740f03 	cmneq	r4, #12	; 0xc
    135c:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    1360:	200a0320 	andcs	r0, sl, r0, lsr #6
    1364:	0c03235b 	stceq	3, cr2, [r3], {91}
    1368:	2e740320 	cdpcs	3, 7, cr0, cr4, cr0, {1}
    136c:	20090323 	andcs	r0, r9, r3, lsr #6
    1370:	03207703 	teqeq	r0, #786432	; 0xc0000
    1374:	231d200c 	tstcs	sp, #12	; 0xc
    1378:	3f231d31 	svccc	0x00231d31
    137c:	03207403 	teqeq	r0, #50331648	; 0x3000000
    1380:	0322200c 	teqeq	r2, #12	; 0xc
    1384:	27036659 	smlsdcs	r3, r9, r6, r6
    1388:	4a590320 	bmi	1642010 <__Stack_Size+0x1641c10>
    138c:	282e2703 	stmdacs	lr!, {r0, r1, r8, r9, sl, sp}
    1390:	313f2b4d 	teqcc	pc, sp, asr #22
    1394:	4d2b5f4d 	stcmi	15, cr5, [fp, #-308]!
    1398:	03232b31 	teqeq	r3, #50176	; 0xc400
    139c:	034d3c54 	movteq	r3, #56404	; 0xdc54
    13a0:	23233c2d 	teqcs	r3, #11520	; 0x2d00
    13a4:	740f0321 	strvc	r0, [pc], #801	; 13ac <__Stack_Size+0xfac>
    13a8:	03010a03 	movweq	r0, #6659	; 0x1a03
    13ac:	0a032076 	beq	c958c <__Stack_Size+0xc918c>
    13b0:	03235b20 	teqeq	r3, #32768	; 0x8000
    13b4:	7403200c 	strvc	r2, [r3], #-12
    13b8:	0903232e 	stmdbeq	r3, {r1, r2, r3, r5, r8, r9, sp}
    13bc:	20770320 	rsbscs	r0, r7, r0, lsr #6
    13c0:	1d200c03 	stcne	12, cr0, [r0, #-12]!
    13c4:	231d3123 	tstcs	sp, #-1073741816	; 0xc0000008
    13c8:	2074033f 	rsbscs	r0, r4, pc, lsr r3
    13cc:	22200c03 	eorcs	r0, r0, #768	; 0x300
    13d0:	03665903 	cmneq	r6, #49152	; 0xc000
    13d4:	59032027 	stmdbpl	r3, {r0, r1, r2, r5, sp}
    13d8:	2e27034a 	cdpcs	3, 2, cr0, cr7, cr10, {2}
    13dc:	3f2b4d28 	svccc	0x002b4d28
    13e0:	2b5f4d31 	blcs	17d48ac <__Stack_Size+0x17d44ac>
    13e4:	232b314d 	teqcs	fp, #1073741843	; 0x40000013
    13e8:	4d3c5403 	cfldrsmi	mvf5, [ip, #-12]!
    13ec:	23202d03 	teqcs	r0, #192	; 0xc0
    13f0:	0f032123 	svceq	0x00032123
    13f4:	010a0374 	tsteq	sl, r4, ror r3
    13f8:	03207603 	teqeq	r0, #3145728	; 0x300000
    13fc:	035b200a 	cmpeq	fp, #10	; 0xa
    1400:	0d032073 	stceq	0, cr2, [r3, #-460]
    1404:	12033120 	andne	r3, r3, #8	; 0x8
    1408:	206e0320 	rsbcs	r0, lr, r0, lsr #6
    140c:	7a032631 	bvc	cacd8 <__Stack_Size+0xca8d8>
    1410:	20120320 	andscs	r0, r2, r0, lsr #6
    1414:	26207a03 	strtcs	r7, [r0], -r3, lsl #20
    1418:	03251b30 	teqeq	r5, #49152	; 0xc000
    141c:	27039059 	smlsdcs	r3, r9, r0, r9
    1420:	1d31252e 	cfldr32ne	mvfx2, [r1, #-184]!
    1424:	4a670323 	bmi	19c20b8 <__Stack_Size+0x19c1cb8>
    1428:	17033f4d 	strne	r3, [r3, -sp, asr #30]
    142c:	66033120 	strvs	r3, [r3], -r0, lsr #2
    1430:	1d314d20 	ldcne	13, cr4, [r1, #-128]!
    1434:	3c170323 	ldccc	3, cr0, [r7], {35}
    1438:	740f0321 	strvc	r0, [pc], #801	; 1440 <__Stack_Size+0x1040>
    143c:	03010903 	movweq	r0, #6403	; 0x1903
    1440:	03202077 	teqeq	r0, #119	; 0x77
    1444:	a0032e09 	andge	r2, r3, r9, lsl #28
    1448:	e3032013 	movw	r2, #12307	; 0x3013
    144c:	9d03206c 	stcls	0, cr2, [r3, #-432]
    1450:	e3032013 	movw	r2, #12307	; 0x3013
    1454:	9d034a6c 	fstsls	s8, [r3, #-432]
    1458:	21223c13 	teqcs	r2, r3, lsl ip
    145c:	312b4d24 	teqcc	fp, r4, lsr #26
    1460:	2a21231d 	bcs	84a0dc <__Stack_Size+0x849cdc>
    1464:	03212332 	teqeq	r1, #-939524096	; 0xc8000000
    1468:	03207cef 	teqeq	r0, #61184	; 0xef00
    146c:	03206fea 	teqeq	r0, #936	; 0x3a8
    1470:	5b201096 	blpl	8056d0 <__Stack_Size+0x8052d0>
    1474:	4a6fe903 	bmi	1bfb888 <__Stack_Size+0x1bfb488>
    1478:	2e13c403 	cfmulscs	mvf12, mvf3, mvf3
    147c:	206cbf03 	rsbcs	fp, ip, r3, lsl #30
    1480:	2e13c103 	mnfcss	f4, f3
    1484:	4a6cbf03 	bmi	1b31098 <__Stack_Size+0x1b30c98>
    1488:	2e13c103 	mnfcss	f4, f3
    148c:	42242122 	eormi	r2, r4, #-2147483640	; 0x80000008
    1490:	262e7a03 	strtcs	r7, [lr], -r3, lsl #20
    1494:	251b331b 	ldrcs	r3, [fp, #-795]
    1498:	241c322a 	ldrcs	r3, [ip], #-554
    149c:	db032131 	blle	c9968 <__Stack_Size+0xc9568>
    14a0:	d803207c 	stmdale	r3, {r2, r3, r4, r5, r6, sp}
    14a4:	a803206f 	stmdage	r3, {r0, r1, r2, r3, r5, r6, sp}
    14a8:	035b2010 	cmpeq	fp, #16	; 0x10
    14ac:	03746fd7 	cmneq	r4, #860	; 0x35c
    14b0:	686613ea 	stmdavs	r6!, {r1, r3, r5, r6, r7, r8, r9, ip}^
    14b4:	2a322521 	bcs	c8a940 <__Stack_Size+0xc8a540>
    14b8:	1c241c24 	stcne	12, cr1, [r4], #-144
    14bc:	1c242a32 	stcne	10, cr2, [r4], #-200
    14c0:	03213124 	teqeq	r1, #9	; 0x9
    14c4:	03207cc8 	teqeq	r0, #51200	; 0xc800
    14c8:	03206fc6 	teqeq	r0, #792	; 0x318
    14cc:	5b2010ba 	blpl	8057bc <__Stack_Size+0x8053bc>
    14d0:	4a03d403 	bmi	f64e4 <__Stack_Size+0xf60e4>
    14d4:	40252168 	eormi	r2, r5, r8, ror #2
    14d8:	321c242a 	andscc	r2, ip, #704643072	; 0x2a000000
    14dc:	322a241c 	eorcc	r2, sl, #469762048	; 0x1c000000
    14e0:	2131241c 	teqcs	r1, ip, lsl r4
    14e4:	207cb503 	rsbscs	fp, ip, r3, lsl #10
    14e8:	206fb403 	rsbcs	fp, pc, r3, lsl #8
    14ec:	2010cc03 	andscs	ip, r0, r3, lsl #24
    14f0:	6fb3035b 	svcvs	0x00b3035b
    14f4:	20100366 	andscs	r0, r0, r6, ror #6
    14f8:	032e1b03 	teqeq	lr, #3072	; 0xc00
    14fc:	0a032e6d 	beq	cceb8 <__Stack_Size+0xccab8>
    1500:	20760320 	rsbscs	r0, r6, r0, lsr #6
    1504:	034a0a03 	movteq	r0, #43523	; 0xaa03
    1508:	cd036609 	stcgt	6, cr6, [r3, #-36]
    150c:	21682e12 	cmncs	r8, r2, lsl lr
    1510:	232b6924 	teqcs	fp, #589824	; 0x90000
    1514:	3f21231d 	svccc	0x0021231d
    1518:	7cef0321 	stclvc	3, cr0, [pc], #132
    151c:	70bc0320 	adcsvc	r0, ip, r0, lsr #6
    1520:	0fc40320 	svceq	0x00c40320
    1524:	ad035b2e 	vstrge	d5, [r3, #-184]
    1528:	21684a03 	cmncs	r8, r3, lsl #20
    152c:	7a034224 	bvc	d1dc4 <__Stack_Size+0xd19c4>
    1530:	331b262e 	tstcc	fp, #48234496	; 0x2e00000
    1534:	322a251b 	eorcc	r2, sl, #113246208	; 0x6c00000
    1538:	db032131 	blle	c9a04 <__Stack_Size+0xc9604>
    153c:	0369207c 	cmneq	r9, #124	; 0x7c
    1540:	68660391 	stmdavs	r6!, {r0, r4, r7, r8, r9}^
    1544:	03422421 	movteq	r2, #9249	; 0x2421
    1548:	1b262e7a 	blne	98cf38 <__Stack_Size+0x98cb38>
    154c:	2a251b33 	bcs	948220 <__Stack_Size+0x947e20>
    1550:	31241c32 	teqcc	r4, r2, lsr ip
    1554:	7cdb0321 	ldclvc	3, cr0, [fp], {33}
    1558:	70af0320 	adcvc	r0, pc, r0, lsr #6
    155c:	0fd10320 	svceq	0x00d10320
    1560:	e3035b2e 	movw	r5, #15150	; 0x3b2e
    1564:	21686602 	cmncs	r8, r2, lsl #12
    1568:	242a4024 	strtcs	r4, [sl], #-36
    156c:	241c321c 	ldrcs	r3, [ip], #-540
    1570:	2123242a 	teqcs	r3, sl, lsr #8
    1574:	207cef03 	rsbscs	lr, ip, r3, lsl #30
    1578:	70d00369 	sbcsvc	r0, r0, r9, ror #6
    157c:	2e0e034a 	cdpcs	3, 0, cr0, cr14, cr10, {2}
    1580:	f7010d03 	undefined instruction 0xf7010d03
    1584:	142e0b03 	strtne	r0, [lr], #-2819
    1588:	21213d3d 	teqcs	r1, sp, lsr sp
    158c:	2e0b032f 	cdpcs	3, 0, cr0, cr11, cr15, {1}
    1590:	21213d14 	teqcs	r1, r4, lsl sp
    1594:	21212121 	teqcs	r1, r1, lsr #2
    1598:	2e0b0321 	cdpcs	3, 0, cr0, cr11, cr1, {1}
    159c:	3d213d14 	stccc	13, cr3, [r1, #-80]!
    15a0:	0b03213d 	bleq	c9a9c <__Stack_Size+0xc969c>
    15a4:	213d1420 	teqcs	sp, r0, lsr #8
    15a8:	21212121 	teqcs	r1, r1, lsr #2
    15ac:	200c0321 	andcs	r0, ip, r1, lsr #6
    15b0:	685d2317 	ldmdavs	sp, {r0, r1, r2, r4, r8, r9, sp}^
    15b4:	172e0c03 	strne	r0, [lr, -r3, lsl #24]!
    15b8:	03686b23 	cmneq	r8, #35840	; 0x8c00
    15bc:	23192017 	tstcs	r9, #23	; 0x17
    15c0:	12035a5d 	andne	r5, r3, #380928	; 0x5d000
    15c4:	03211920 	teqeq	r1, #524288	; 0x80000
    15c8:	3d192017 	ldccc	0, cr2, [r9, #-92]
    15cc:	19201503 	stmdbne	r0!, {r0, r1, r8, sl, ip}
    15d0:	035a5d23 	cmpeq	sl, #2240	; 0x8c0
    15d4:	6717200b 	ldrvs	r2, [r7, -fp]
    15d8:	032e1003 	teqeq	lr, #3	; 0x3
    15dc:	23010292 	movwcs	r0, #4754	; 0x1292
    15e0:	ee03234d 	cdp	3, 0, cr2, cr3, cr13, {2}
    15e4:	0359207d 	cmpeq	r9, #125	; 0x7d
    15e8:	28202e16 	stmdacs	r0!, {r1, r2, r4, r9, sl, fp, sp}
    15ec:	36207803 	strtcc	r7, [r0], -r3, lsl #16
    15f0:	200fea03 	andcs	lr, pc, r3, lsl #20
    15f4:	34242168 	strtcc	r2, [r4], #-360
    15f8:	262e7a03 	strtcs	r7, [lr], -r3, lsl #20
    15fc:	26207a03 	strtcs	r7, [r0], -r3, lsl #20
    1600:	322a331b 	eorcc	r3, sl, #1811939328	; 0x6c000000
    1604:	4503242a 	strmi	r2, [r3, #-1066]
    1608:	2421682e 	strtcs	r6, [r1], #-2094
    160c:	1c242a40 	stcne	10, cr2, [r4], #-256
    1610:	2a321c32 	bcs	c886e0 <__Stack_Size+0xc882e0>
    1614:	03212324 	teqeq	r1, #-1879048192	; 0x90000000
    1618:	2320729f 	teqcs	r0, #-268435447	; 0xf0000009
    161c:	9a03314d 	bls	cdb58 <__Stack_Size+0xcd758>
    1620:	0359207e 	cmpeq	r9, #126	; 0x7e
    1624:	df032e18 	svcle	0x00032e18
    1628:	85340100 	ldrhi	r0, [r4, #-256]!
    162c:	207fa503 	rsbscs	sl, pc, r3, lsl #10
    1630:	21314e25 	teqcs	r1, r5, lsr #28
    1634:	03201803 	teqeq	r0, #196608	; 0x30000
    1638:	8534012d 	ldrhi	r0, [r4, #-301]!
    163c:	59205503 	stmdbpl	r0!, {r0, r1, r8, sl, ip, lr}
    1640:	032e1803 	teqeq	lr, #196608	; 0x30000
    1644:	85340109 	ldrhi	r0, [r4, #-265]!
    1648:	20110321 	andscs	r0, r1, r1, lsr #6
    164c:	03212318 	teqeq	r1, #1610612736	; 0x60000000
    1650:	23192e12 	tstcs	r9, #288	; 0x120
    1654:	0321234d 	teqeq	r1, #872415233	; 0x34000001
    1658:	231a2015 	tstcs	sl, #21	; 0x15
    165c:	0321234d 	teqeq	r1, #872415233	; 0x34000001
    1660:	0c03201c 	stceq	0, cr2, [r3], {28}
    1664:	2e740301 	cdpcs	3, 7, cr0, cr4, cr1, {0}
    1668:	23200f03 	teqcs	r0, #12	; 0xc
    166c:	33293327 	teqcc	r9, #-1677721600	; 0x9c000000
    1670:	32207703 	eorcc	r7, r0, #786432	; 0xc0000
    1674:	20770325 	rsbscs	r0, r7, r5, lsr #6
    1678:	77032532 	smladxvc	r3, r2, r5, r2
    167c:	03323320 	teqeq	r2, #-2147483648	; 0x80000000
    1680:	32322e78 	eorscc	r2, r2, #1920	; 0x780
    1684:	21232323 	teqcs	r3, r3, lsr #6
    1688:	192e1103 	stmdbne	lr!, {r0, r1, r8, ip}
    168c:	21234d23 	teqcs	r3, r3, lsr #26
    1690:	19201103 	stmdbne	r0!, {r0, r1, r8, ip}
    1694:	213f4d23 	teqcs	pc, r3, lsr #26
    1698:	19201103 	stmdbne	r0!, {r0, r1, r8, ip}
    169c:	21234d23 	teqcs	r3, r3, lsr #26
    16a0:	18201103 	stmdane	r0!, {r0, r1, r8, ip}
    16a4:	213f4d23 	teqcs	pc, r3, lsr #26
    16a8:	17200d03 	strne	r0, [r0, -r3, lsl #26]!
    16ac:	03685d23 	cmneq	r8, #2240	; 0x8c0
    16b0:	23172e0c 	tstcs	r7, #192	; 0xc0
    16b4:	0d03685d 	stceq	8, cr6, [r3, #-372]
    16b8:	5d23172e 	stcpl	7, cr1, [r3, #-184]!
    16bc:	2e0d0368 	cdpcs	3, 0, cr0, cr13, cr8, {3}
    16c0:	685d2317 	ldmdavs	sp, {r0, r1, r2, r4, r8, r9, sp}^
    16c4:	192e1003 	stmdbne	lr!, {r0, r1, ip}
    16c8:	21234d23 	teqcs	r3, r3, lsr #26
    16cc:	19201003 	stmdbne	r0!, {r0, r1, ip}
    16d0:	213f4d23 	teqcs	pc, r3, lsr #26
    16d4:	19201003 	stmdbne	r0!, {r0, r1, ip}
    16d8:	21234d23 	teqcs	r3, r3, lsr #26
    16dc:	19201003 	stmdbne	r0!, {r0, r1, ip}
    16e0:	213f4d23 	teqcs	pc, r3, lsr #26
    16e4:	1a200f03 	bne	8052f8 <__Stack_Size+0x804ef8>
    16e8:	21234d23 	teqcs	r3, r3, lsr #26
    16ec:	1a200f03 	bne	805300 <__Stack_Size+0x804f00>
    16f0:	213f4d23 	teqcs	pc, r3, lsr #26
    16f4:	1a200f03 	bne	805308 <__Stack_Size+0x804f08>
    16f8:	21234d23 	teqcs	r3, r3, lsr #26
    16fc:	1a200f03 	bne	805310 <__Stack_Size+0x804f10>
    1700:	213f4d23 	teqcs	pc, r3, lsr #26
    1704:	19200f03 	stmdbne	r0!, {r0, r1, r8, r9, sl, fp}
    1708:	21234d23 	teqcs	r3, r3, lsr #26
    170c:	19200f03 	stmdbne	r0!, {r0, r1, r8, r9, sl, fp}
    1710:	213f3123 	teqcs	pc, r3, lsr #2
    1714:	19200f03 	stmdbne	r0!, {r0, r1, r8, r9, sl, fp}
    1718:	21234d23 	teqcs	r3, r3, lsr #26
    171c:	19200f03 	stmdbne	r0!, {r0, r1, r8, r9, sl, fp}
    1720:	213f3123 	teqcs	pc, r3, lsr #2
    1724:	19200f03 	stmdbne	r0!, {r0, r1, r8, r9, sl, fp}
    1728:	21234b23 	teqcs	r3, r3, lsr #22
    172c:	19200e03 	stmdbne	r0!, {r0, r1, r9, sl, fp}
    1730:	21234b23 	teqcs	r3, r3, lsr #22
    1734:	19200f03 	stmdbne	r0!, {r0, r1, r8, r9, sl, fp}
    1738:	213f4b23 	teqcs	pc, r3, lsr #22
    173c:	19200e03 	stmdbne	r0!, {r0, r1, r9, sl, fp}
    1740:	213f4b23 	teqcs	pc, r3, lsr #22
    1744:	19200f03 	stmdbne	r0!, {r0, r1, r8, r9, sl, fp}
    1748:	213f4b23 	teqcs	pc, r3, lsr #22
    174c:	19200e03 	stmdbne	r0!, {r0, r1, r9, sl, fp}
    1750:	213f4b23 	teqcs	pc, r3, lsr #22
    1754:	19200f03 	stmdbne	r0!, {r0, r1, r8, r9, sl, fp}
    1758:	213f4b23 	teqcs	pc, r3, lsr #22
    175c:	19201303 	stmdbne	r0!, {r0, r1, r8, r9, ip}
    1760:	4b851d31 	blmi	fe148c2c <SCS_BASE+0x1e13ac2c>
    1764:	19201103 	stmdbne	r0!, {r0, r1, r8, ip}
    1768:	4b851d31 	blmi	fe148c34 <SCS_BASE+0x1e13ac34>
    176c:	19201d03 	stmdbne	r0!, {r0, r1, r8, sl, fp, ip}
    1770:	272e7903 	strcs	r7, [lr, -r3, lsl #18]!
    1774:	27207903 	strcs	r7, [r0, -r3, lsl #18]!
    1778:	8277033e 	rsbshi	r0, r7, #-134217728	; 0xf8000000
    177c:	93232227 	teqls	r3, #1879048194	; 0x70000002
    1780:	0368af5e 	cmneq	r8, #376	; 0x178
    1784:	23172e0c 	tstcs	r7, #192	; 0xc0
    1788:	0e03685d 	mcreq	8, 0, r6, cr3, cr13, {2}
    178c:	5d23172e 	stcpl	7, cr1, [r3, #-184]!
    1790:	2e0c0368 	cdpcs	3, 0, cr0, cr12, cr8, {3}
    1794:	685d2317 	ldmdavs	sp, {r0, r1, r2, r4, r8, r9, sp}^
    1798:	182e0e03 	stmdane	lr!, {r0, r1, r9, sl, fp}
    179c:	17034b69 	strne	r4, [r3, -r9, ror #22]
    17a0:	4b69192e 	blmi	1a47c60 <__Stack_Size+0x1a47860>
    17a4:	182e1103 	stmdane	lr!, {r0, r1, r8, ip}
    17a8:	10034b69 	andne	r4, r3, r9, ror #22
    17ac:	4b69182e 	blmi	1a4786c <__Stack_Size+0x1a4746c>
    17b0:	172e0b03 	strne	r0, [lr, -r3, lsl #22]!
    17b4:	200b0321 	andcs	r0, fp, r1, lsr #6
    17b8:	0c032117 	stfeqs	f2, [r3], {23}
    17bc:	03211720 	teqeq	r1, #8388608	; 0x800000
    17c0:	2117200c 	tstcs	r7, ip
    17c4:	17200c03 	strne	r0, [r0, -r3, lsl #24]!
    17c8:	200c0321 	andcs	r0, ip, r1, lsr #6
    17cc:	12032f17 	andne	r2, r3, #92	; 0x5c
    17d0:	4b69182e 	blmi	1a47890 <__Stack_Size+0x1a47490>
    17d4:	182e1203 	stmdane	lr!, {r0, r1, r9, ip}
    17d8:	12036769 	andne	r6, r3, #27525120	; 0x1a40000
    17dc:	4b69182e 	blmi	1a4789c <__Stack_Size+0x1a4749c>
    17e0:	182e1203 	stmdane	lr!, {r0, r1, r9, ip}
    17e4:	10036769 	andne	r6, r3, r9, ror #14
    17e8:	4b3f182e 	blmi	fc78a8 <__Stack_Size+0xfc74a8>
    17ec:	17200a03 	strne	r0, [r0, -r3, lsl #20]!
    17f0:	2e0b032f 	cdpcs	3, 0, cr0, cr11, cr15, {1}
    17f4:	0b032f17 	bleq	cd458 <__Stack_Size+0xcd058>
    17f8:	032f172e 	teqeq	pc, #12058624	; 0xb80000
    17fc:	3d172e0b 	ldccc	14, cr2, [r7, #-44]
    1800:	17200a03 	strne	r0, [r0, -r3, lsl #20]!
    1804:	2e0a032f 	cdpcs	3, 0, cr0, cr10, cr15, {1}
    1808:	18032f17 	stmdane	r3, {r0, r1, r2, r4, r8, r9, sl, fp, sp}
    180c:	09031a2e 	stmdbeq	r3, {r1, r2, r3, r5, r9, fp, ip}
    1810:	20180358 	andscs	r0, r8, r8, asr r3
    1814:	15034b18 	strne	r4, [r3, #-2840]
    1818:	0109032e 	tsteq	r9, lr, lsr #6
    181c:	09032222 	stmdbeq	r3, {r1, r5, r9, sp}
    1820:	20150390 	mulscs	r5, r0, r3
    1824:	b2034b18 	andlt	r4, r3, #24576	; 0x6000
    1828:	1c242e69 	stcne	14, cr2, [r4], #-420
    182c:	08241c24 	stmdaeq	r4!, {r2, r5, sl, fp, ip}
    1830:	4b4059d9 	blmi	1017f9c <__Stack_Size+0x1017b9c>
    1834:	4b324b32 	blmi	c94504 <__Stack_Size+0xc94104>
    1838:	4b324b32 	blmi	c94508 <__Stack_Size+0xc94108>
    183c:	595c4b32 	ldmdbpl	ip, {r1, r4, r5, r8, r9, fp, lr}^
    1840:	0009025e 	andeq	r0, r9, lr, asr r2
    1844:	01fa0101 	mvnseq	r0, r1, lsl #2
    1848:	00020000 	andeq	r0, r2, r0
    184c:	0000009b 	muleq	r0, fp, r0
    1850:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1854:	0101000d 	tsteq	r1, sp
    1858:	00000101 	andeq	r0, r0, r1, lsl #2
    185c:	00000100 	andeq	r0, r0, r0, lsl #2
    1860:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    1864:	31663233 	cmncc	r6, r3, lsr r2
    1868:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    186c:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1870:	73006372 	movwvc	r6, #882	; 0x372
    1874:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1878:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    187c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    1880:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1884:	74730000 	ldrbtvc	r0, [r3]
    1888:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    188c:	5f783031 	svcpl	0x00783031
    1890:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
    1894:	00632e74 	rsbeq	r2, r3, r4, ror lr
    1898:	73000001 	movwvc	r0, #1	; 0x1
    189c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    18a0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    18a4:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    18a8:	00682e65 	rsbeq	r2, r8, r5, ror #28
    18ac:	73000002 	movwvc	r0, #2	; 0x2
    18b0:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    18b4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    18b8:	70616d5f 	rsbvc	r6, r1, pc, asr sp
    18bc:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    18c0:	74730000 	ldrbtvc	r0, [r3]
    18c4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    18c8:	5f783031 	svcpl	0x00783031
    18cc:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
    18d0:	00682e74 	rsbeq	r2, r8, r4, ror lr
    18d4:	73000002 	movwvc	r0, #2	; 0x2
    18d8:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    18dc:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    18e0:	6363725f 	cmnvs	r3, #-268435451	; 0xf0000005
    18e4:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    18e8:	00000000 	andeq	r0, r0, r0
    18ec:	5e4c0205 	cdppl	2, 4, cr0, cr12, cr5, {0}
    18f0:	e8030800 	stmda	r3, {fp}
    18f4:	3d140101 	ldfccs	f0, [r4, #-4]
    18f8:	3d21213d 	stfccs	f2, [r1, #-244]!
    18fc:	2e0f033d 	mcrcs	3, 0, r0, cr15, cr13, {1}
    1900:	03011803 	movweq	r1, #6147	; 0x1803
    1904:	0d033c73 	stceq	12, cr3, [r3, #-460]
    1908:	58750320 	ldmdapl	r5!, {r5, r8, r9}^
    190c:	032e0b03 	teqeq	lr, #3072	; 0xc00
    1910:	0b032e75 	bleq	cd2ec <__Stack_Size+0xcceec>
    1914:	20750320 	rsbscs	r0, r5, r0, lsr #6
    1918:	3d200b03 	fstmdbxcc	r0!, {d0}
    191c:	14200b03 	strtne	r0, [r0], #-2819
    1920:	2121213d 	teqcs	r1, sp, lsr r1
    1924:	172e0e03 	strne	r0, [lr, -r3, lsl #28]!
    1928:	03685d23 	cmneq	r8, #2240	; 0x8c0
    192c:	0d032e1c 	stceq	14, cr2, [r3, #-112]
    1930:	6e034101 	adfvss	f4, f3, f1
    1934:	2012033c 	andscs	r0, r2, ip, lsr r3
    1938:	2e6c0330 	mcrcs	3, 3, r0, cr12, cr0, {1}
    193c:	22201403 	eorcs	r1, r0, #50331648	; 0x3000000
    1940:	22323e30 	eorscs	r3, r2, #768	; 0x300
    1944:	034c4022 	movteq	r4, #49186	; 0xc022
    1948:	24183c13 	ldrcs	r3, [r8], #-3091
    194c:	0d035a5e 	fstseq	s10, [r3, #-376]
    1950:	4b681820 	blmi	1a079d8 <__Stack_Size+0x1a075d8>
    1954:	172e1003 	strne	r1, [lr, -r3]!
    1958:	0e034b67 	fnmacdeq	d4, d3, d23
    195c:	5d23172e 	stcpl	7, cr1, [r3, #-184]!
    1960:	2e110368 	cdpcs	3, 1, cr0, cr1, cr8, {3}
    1964:	034b6717 	movteq	r6, #46871	; 0xb717
    1968:	23172e0e 	tstcs	r7, #224	; 0xe0
    196c:	0d03685d 	stceq	8, cr6, [r3, #-372]
    1970:	033d182e 	teqeq	sp, #3014656	; 0x2e0000
    1974:	3d17200c 	ldccc	0, cr2, [r7, #-48]
    1978:	17200c03 	strne	r0, [r0, -r3, lsl #24]!
    197c:	200d0359 	andcs	r0, sp, r9, asr r3
    1980:	03593e17 	cmpeq	r9, #368	; 0x170
    1984:	4c172e0e 	ldcmi	14, cr2, [r7], {14}
    1988:	2e0e034b 	cdpcs	3, 0, cr0, cr14, cr11, {2}
    198c:	685d2317 	ldmdavs	sp, {r0, r1, r2, r4, r8, r9, sp}^
    1990:	172e0e03 	strne	r0, [lr, -r3, lsl #28]!
    1994:	03685d23 	cmneq	r8, #2240	; 0x8c0
    1998:	23172e0e 	tstcs	r7, #224	; 0xe0
    199c:	1003685d 	andne	r6, r3, sp, asr r8
    19a0:	4b67172e 	blmi	19c7660 <__Stack_Size+0x19c7260>
    19a4:	172e0e03 	strne	r0, [lr, -r3, lsl #28]!
    19a8:	03685d23 	cmneq	r8, #2240	; 0x8c0
    19ac:	031a2e19 	tsteq	sl, #400	; 0x190
    19b0:	23035809 	movwcs	r5, #14345	; 0x3809
    19b4:	034b1820 	movteq	r1, #47136	; 0xb820
    19b8:	0a032e1a 	beq	cd228 <__Stack_Size+0xcce28>
    19bc:	305a4101 	subscc	r4, sl, r1, lsl #2
    19c0:	3230242c 	eorscc	r2, r0, #738197504	; 0x2c000000
    19c4:	03303d4f 	teqeq	r0, #5056	; 0x13c0
    19c8:	23039e0a 	movwcs	r9, #15882	; 0x3e0a
    19cc:	010b032e 	tsteq	fp, lr, lsr #6
    19d0:	79a60375 	stmibvc	r6!, {r0, r2, r4, r5, r6, r8, r9}
    19d4:	01150320 	tsteq	r5, r0, lsr #6
    19d8:	03200903 	teqeq	r0, #49152	; 0xc000
    19dc:	31512079 	cmpcc	r1, r9, ror r0
    19e0:	03205f03 	teqeq	r0, #12	; 0xc
    19e4:	5303202d 	movwpl	r2, #12333	; 0x302d
    19e8:	202d0320 	eorcs	r0, sp, r0, lsr #6
    19ec:	03207603 	teqeq	r0, #3145728	; 0x300000
    19f0:	76032e0a 	strvc	r2, [r3], -sl, lsl #28
    19f4:	2e0a032e 	cdpcs	3, 0, cr0, cr10, cr14, {1}
    19f8:	03207603 	teqeq	r0, #3145728	; 0x300000
    19fc:	033f2e0a 	teqeq	pc, #160	; 0xa0
    1a00:	79032009 	stmdbvc	r3, {r0, r3, sp}
    1a04:	4a4e0320 	bmi	138268c <__Stack_Size+0x138228c>
    1a08:	03203903 	teqeq	r0, #49152	; 0xc000
    1a0c:	39032047 	stmdbcc	r3, {r0, r1, r2, r6, sp}
    1a10:	20470320 	subcs	r0, r7, r0, lsr #6
    1a14:	03201203 	teqeq	r0, #805306368	; 0x30000000
    1a18:	033d202b 	teqeq	sp, #43	; 0x2b
    1a1c:	7503200b 	strvc	r2, [r3, #-11]
    1a20:	24322220 	ldrtcs	r2, [r2], #-544
    1a24:	321c3283 	andscc	r3, ip, #805306376	; 0x30000008
    1a28:	fd034b93 	stc2	11, cr4, [r3, #-588]
    1a2c:	1c24667e 	stcne	6, cr6, [r4], #-504
    1a30:	08241c24 	stmdaeq	r4!, {r2, r5, sl, fp, ip}
    1a34:	596a5923 	stmdbpl	sl!, {r0, r1, r5, r8, fp, ip, lr}^
    1a38:	59405940 	stmdbpl	r0, {r6, r8, fp, ip, lr}^
    1a3c:	025e5940 	subseq	r5, lr, #1048576	; 0x100000
    1a40:	01010006 	tsteq	r1, r6
    1a44:	000000a0 	andeq	r0, r0, r0, lsr #1
    1a48:	00390002 	eorseq	r0, r9, r2
    1a4c:	01020000 	tsteq	r2, r0
    1a50:	000d0efb 	strdeq	r0, [sp], -fp
    1a54:	01010101 	tsteq	r1, r1, lsl #2
    1a58:	01000000 	tsteq	r0, r0
    1a5c:	73010000 	movwvc	r0, #4096	; 0x1000
    1a60:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1a64:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1a68:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    1a6c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1a70:	6f630000 	svcvs	0x00630000
    1a74:	78657472 	stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^
    1a78:	6d5f336d 	ldclvs	3, cr3, [pc, #-436]
    1a7c:	6f726361 	svcvs	0x00726361
    1a80:	0100732e 	tsteq	r0, lr, lsr #6
    1a84:	00000000 	andeq	r0, r0, r0
    1a88:	62080205 	andvs	r0, r8, #1342177280	; 0x50000000
    1a8c:	34030800 	strcc	r0, [r3], #-2048
    1a90:	0b032101 	bleq	c9e9c <__Stack_Size+0xc9a9c>
    1a94:	0b032120 	bleq	c9f1c <__Stack_Size+0xc9b1c>
    1a98:	0b032120 	bleq	c9f20 <__Stack_Size+0xc9b20>
    1a9c:	0b032f20 	bleq	cd724 <__Stack_Size+0xcd324>
    1aa0:	0b032f20 	bleq	cd728 <__Stack_Size+0xcd328>
    1aa4:	0b032f20 	bleq	cd72c <__Stack_Size+0xcd32c>
    1aa8:	0b032120 	bleq	c9f30 <__Stack_Size+0xc9b30>
    1aac:	0b032f20 	bleq	cd734 <__Stack_Size+0xcd334>
    1ab0:	032f2f20 	teqeq	pc, #128	; 0x80
    1ab4:	032f200a 	teqeq	pc, #10	; 0xa
    1ab8:	032f200b 	teqeq	pc, #11	; 0xb
    1abc:	032f200b 	teqeq	pc, #11	; 0xb
    1ac0:	032f200b 	teqeq	pc, #11	; 0xb
    1ac4:	0321200a 	teqeq	r1, #10	; 0xa
    1ac8:	0321200b 	teqeq	r1, #11	; 0xb
    1acc:	0321200b 	teqeq	r1, #11	; 0xb
    1ad0:	0321200b 	teqeq	r1, #11	; 0xb
    1ad4:	032f200b 	teqeq	pc, #11	; 0xb
    1ad8:	032f200b 	teqeq	pc, #11	; 0xb
    1adc:	0321200a 	teqeq	r1, #10	; 0xa
    1ae0:	0221200b 	eoreq	r2, r1, #11	; 0xb
    1ae4:	01010001 	tsteq	r1, r1
    1ae8:	0000005a 	andeq	r0, r0, sl, asr r0
    1aec:	003b0002 	eorseq	r0, fp, r2
    1af0:	01020000 	tsteq	r2, r0
    1af4:	000d0efb 	strdeq	r0, [sp], -fp
    1af8:	01010101 	tsteq	r1, r1, lsl #2
    1afc:	01000000 	tsteq	r0, r0
    1b00:	73010000 	movwvc	r0, #4096	; 0x1000
    1b04:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1b08:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1b0c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    1b10:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1b14:	74730000 	ldrbtvc	r0, [r3]
    1b18:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1b1c:	5f783031 	svcpl	0x00783031
    1b20:	74636576 	strbtvc	r6, [r3], #-1398
    1b24:	632e726f 	teqvs	lr, #-268435450	; 0xf0000006
    1b28:	00000100 	andeq	r0, r0, r0, lsl #2
    1b2c:	02050000 	andeq	r0, r5, #0	; 0x0
    1b30:	08006278 	stmdaeq	r0, {r3, r4, r5, r6, r9, sp, lr}
    1b34:	01019103 	tsteq	r1, r3, lsl #2
    1b38:	563e2758 	undefined
    1b3c:	36482260 	strbcc	r2, [r8], -r0, ror #4
    1b40:	000e022f 	andeq	r0, lr, pc, lsr #4
    1b44:	00700101 	rsbseq	r0, r0, r1, lsl #2
    1b48:	00020000 	andeq	r0, r2, r0
    1b4c:	00000057 	andeq	r0, r0, r7, asr r0
    1b50:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1b54:	0101000d 	tsteq	r1, sp
    1b58:	00000101 	andeq	r0, r0, r1, lsl #2
    1b5c:	00000100 	andeq	r0, r0, r0, lsl #2
    1b60:	2f2e2e01 	svccs	0x002e2e01
    1b64:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1b68:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1b6c:	2f2e2e2f 	svccs	0x002e2e2f
    1b70:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    1b74:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
    1b78:	656e2f30 	strbvs	r2, [lr, #-3888]!
    1b7c:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    1b80:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    1b84:	74732f63 	ldrbtvc	r2, [r3], #-3939
    1b88:	62696c64 	rsbvs	r6, r9, #25600	; 0x6400
    1b8c:	74610000 	strbtvc	r0, [r1]
    1b90:	74697865 	strbtvc	r7, [r9], #-2149
    1b94:	0100632e 	tsteq	r0, lr, lsr #6
    1b98:	74610000 	strbtvc	r0, [r1]
    1b9c:	74697865 	strbtvc	r7, [r9], #-2149
    1ba0:	0100682e 	tsteq	r0, lr, lsr #16
    1ba4:	00000000 	andeq	r0, r0, r0
    1ba8:	00000205 	andeq	r0, r0, r5, lsl #4
    1bac:	3f030000 	svccc	0x00030000
    1bb0:	2f2d4b01 	svccs	0x002d4b01
    1bb4:	00060267 	andeq	r0, r6, r7, ror #4
    1bb8:	00eb0101 	rsceq	r0, fp, r1, lsl #2
    1bbc:	00020000 	andeq	r0, r2, r0
    1bc0:	000000d0 	ldrdeq	r0, [r0], -r0
    1bc4:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1bc8:	0101000d 	tsteq	r1, sp
    1bcc:	00000101 	andeq	r0, r0, r1, lsl #2
    1bd0:	00000100 	andeq	r0, r0, r0, lsl #2
    1bd4:	2f2e2e01 	svccs	0x002e2e01
    1bd8:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1bdc:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1be0:	2f2e2e2f 	svccs	0x002e2e2f
    1be4:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    1be8:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
    1bec:	656e2f30 	strbvs	r2, [lr, #-3888]!
    1bf0:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    1bf4:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    1bf8:	74732f63 	ldrbtvc	r2, [r3], #-3939
    1bfc:	62696c64 	rsbvs	r6, r9, #25600	; 0x6400
    1c00:	2f3a6300 	svccs	0x003a6300
    1c04:	616e6977 	smcvs	59031
    1c08:	2f736d72 	svccs	0x00736d72
    1c0c:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    1c10:	63672f64 	cmnvs	r7, #400	; 0x190
    1c14:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    1c18:	2f302e33 	svccs	0x00302e33
    1c1c:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    1c20:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    1c24:	2f636269 	svccs	0x00636269
    1c28:	6c636e69 	stclvs	14, cr6, [r3], #-420
    1c2c:	2f656475 	svccs	0x00656475
    1c30:	00737973 	rsbseq	r7, r3, r3, ror r9
    1c34:	772f3a63 	strvc	r3, [pc, -r3, ror #20]!
    1c38:	72616e69 	rsbvc	r6, r1, #1680	; 0x690
    1c3c:	622f736d 	eorvs	r7, pc, #-1275068415	; 0xb4000001
    1c40:	646c6975 	strbtvs	r6, [ip], #-2421
    1c44:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1c48:	6975622d 	ldmdbvs	r5!, {r0, r2, r3, r5, r9, sp, lr}^
    1c4c:	672f646c 	strvs	r6, [pc, -ip, ror #8]!
    1c50:	692f6363 	stmdbvs	pc!, {r0, r1, r5, r6, r8, r9, sp, lr}
    1c54:	756c636e 	strbvc	r6, [ip, #-878]!
    1c58:	00006564 	andeq	r6, r0, r4, ror #10
    1c5c:	74697865 	strbtvc	r7, [r9], #-2149
    1c60:	0100632e 	tsteq	r0, lr, lsr #6
    1c64:	6f6c0000 	svcvs	0x006c0000
    1c68:	682e6b63 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, fp, sp, lr}
    1c6c:	00000200 	andeq	r0, r0, r0, lsl #4
    1c70:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    1c74:	682e7365 	stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}
    1c78:	00000200 	andeq	r0, r0, r0, lsl #4
    1c7c:	64647473 	strbtvs	r7, [r4], #-1139
    1c80:	682e6665 	stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}
    1c84:	00000300 	andeq	r0, r0, r0, lsl #6
    1c88:	6e656572 	mcrvs	5, 3, r6, cr5, cr2, {3}
    1c8c:	00682e74 	rsbeq	r2, r8, r4, ror lr
    1c90:	00000002 	andeq	r0, r0, r2
    1c94:	00020500 	andeq	r0, r2, r0, lsl #10
    1c98:	03000000 	movweq	r0, #0	; 0x0
    1c9c:	2d13013b 	ldfcss	f0, [r3, #-236]
    1ca0:	4b83302f 	blmi	fe0cdd64 <SCS_BASE+0x1e0bfd64>
    1ca4:	01000602 	tsteq	r0, r2, lsl #12
    1ca8:	0000d701 	andeq	sp, r0, r1, lsl #14
    1cac:	d1000200 	tstle	r0, r0, lsl #4
    1cb0:	02000000 	andeq	r0, r0, #0	; 0x0
    1cb4:	0d0efb01 	vstreq	d15, [lr, #-4]
    1cb8:	01010100 	tsteq	r1, r0, lsl #2
    1cbc:	00000001 	andeq	r0, r0, r1
    1cc0:	01000001 	tsteq	r0, r1
    1cc4:	772f3a63 	strvc	r3, [pc, -r3, ror #20]!
    1cc8:	72616e69 	rsbvc	r6, r1, #1680	; 0x690
    1ccc:	622f736d 	eorvs	r7, pc, #-1275068415	; 0xb4000001
    1cd0:	646c6975 	strbtvs	r6, [ip], #-2421
    1cd4:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1cd8:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    1cdc:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    1ce0:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    1ce4:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    1ce8:	692f6362 	stmdbvs	pc!, {r1, r5, r6, r8, r9, sp, lr}
    1cec:	756c636e 	strbvc	r6, [ip, #-878]!
    1cf0:	732f6564 	teqvc	pc, #419430400	; 0x19000000
    1cf4:	63007379 	movwvs	r7, #889	; 0x379
    1cf8:	69772f3a 	ldmdbvs	r7!, {r1, r3, r4, r5, r8, r9, sl, fp, sp}^
    1cfc:	6d72616e 	ldfvse	f6, [r2, #-440]!
    1d00:	75622f73 	strbvc	r2, [r2, #-3955]!
    1d04:	2f646c69 	svccs	0x00646c69
    1d08:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    1d0c:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    1d10:	63672f64 	cmnvs	r7, #400	; 0x190
    1d14:	6e692f63 	cdpvs	15, 6, cr2, cr9, cr3, {3}
    1d18:	64756c63 	ldrbtvs	r6, [r5], #-3171
    1d1c:	2e2e0065 	cdpcs	0, 2, cr0, cr14, cr5, {3}
    1d20:	2f2e2e2f 	svccs	0x002e2e2f
    1d24:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1d28:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1d2c:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1d30:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    1d34:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    1d38:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    1d3c:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    1d40:	722f6362 	eorvc	r6, pc, #-2013265919	; 0x88000001
    1d44:	746e6565 	strbtvc	r6, [lr], #-1381
    1d48:	6f6c0000 	svcvs	0x006c0000
    1d4c:	682e6b63 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, fp, sp, lr}
    1d50:	00000100 	andeq	r0, r0, r0, lsl #2
    1d54:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    1d58:	682e7365 	stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}
    1d5c:	00000100 	andeq	r0, r0, r0, lsl #2
    1d60:	64647473 	strbtvs	r7, [r4], #-1139
    1d64:	682e6665 	stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}
    1d68:	00000200 	andeq	r0, r0, r0, lsl #4
    1d6c:	6e656572 	mcrvs	5, 3, r6, cr5, cr2, {3}
    1d70:	00682e74 	rsbeq	r2, r8, r4, ror lr
    1d74:	69000001 	stmdbvs	r0, {r0}
    1d78:	7275706d 	rsbsvc	r7, r5, #109	; 0x6d
    1d7c:	00632e65 	rsbeq	r2, r3, r5, ror #28
    1d80:	00000003 	andeq	r0, r0, r3
    1d84:	000000a2 	andeq	r0, r0, r2, lsr #1
    1d88:	007a0002 	rsbseq	r0, sl, r2
    1d8c:	01020000 	tsteq	r2, r0
    1d90:	000d0efb 	strdeq	r0, [sp], -fp
    1d94:	01010101 	tsteq	r1, r1, lsl #2
    1d98:	01000000 	tsteq	r0, r0
    1d9c:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    1da0:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1da4:	2f2e2e2f 	svccs	0x002e2e2f
    1da8:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1dac:	63672f2e 	cmnvs	r7, #184	; 0xb8
    1db0:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    1db4:	2f302e33 	svccs	0x00302e33
    1db8:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    1dbc:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    1dc0:	2f636269 	svccs	0x00636269
    1dc4:	6373696d 	cmnvs	r3, #1785856	; 0x1b4000
    1dc8:	2f3a6300 	svccs	0x003a6300
    1dcc:	616e6977 	smcvs	59031
    1dd0:	2f736d72 	svccs	0x00736d72
    1dd4:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    1dd8:	63672f64 	cmnvs	r7, #400	; 0x190
    1ddc:	75622d63 	strbvc	r2, [r2, #-3427]!
    1de0:	2f646c69 	svccs	0x00646c69
    1de4:	2f636367 	svccs	0x00636367
    1de8:	6c636e69 	stclvs	14, cr6, [r3], #-420
    1dec:	00656475 	rsbeq	r6, r5, r5, ror r4
    1df0:	696e6900 	stmdbvs	lr!, {r8, fp, sp, lr}^
    1df4:	00632e74 	rsbeq	r2, r3, r4, ror lr
    1df8:	73000001 	movwvc	r0, #1	; 0x1
    1dfc:	65646474 	strbvs	r6, [r4, #-1140]!
    1e00:	00682e66 	rsbeq	r2, r8, r6, ror #28
    1e04:	00000002 	andeq	r0, r0, r2
    1e08:	00020500 	andeq	r0, r2, r0, lsl #10
    1e0c:	03000000 	movweq	r0, #0	; 0x0
    1e10:	67320131 	undefined
    1e14:	2f696567 	svccs	0x00696567
    1e18:	32826503 	addcc	r6, r2, #12582912	; 0xc00000
    1e1c:	69656767 	stmdbvs	r5!, {r0, r1, r2, r5, r6, r8, r9, sl, sp, lr}^
    1e20:	65676730 	strbvs	r6, [r7, #-1840]!
    1e24:	000c0268 	andeq	r0, ip, r8, ror #4
    1e28:	00d80101 	sbcseq	r0, r8, r1, lsl #2
    1e2c:	00020000 	andeq	r0, r2, r0
    1e30:	0000007e 	andeq	r0, r0, lr, ror r0
    1e34:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1e38:	0101000d 	tsteq	r1, sp
    1e3c:	00000101 	andeq	r0, r0, r1, lsl #2
    1e40:	00000100 	andeq	r0, r0, r0, lsl #2
    1e44:	2f2e2e01 	svccs	0x002e2e01
    1e48:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1e4c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1e50:	2f2e2e2f 	svccs	0x002e2e2f
    1e54:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    1e58:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
    1e5c:	656e2f30 	strbvs	r2, [lr, #-3888]!
    1e60:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    1e64:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    1e68:	74732f63 	ldrbtvc	r2, [r3], #-3939
    1e6c:	676e6972 	undefined
    1e70:	2f3a6300 	svccs	0x003a6300
    1e74:	616e6977 	smcvs	59031
    1e78:	2f736d72 	svccs	0x00736d72
    1e7c:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    1e80:	63672f64 	cmnvs	r7, #400	; 0x190
    1e84:	75622d63 	strbvc	r2, [r2, #-3427]!
    1e88:	2f646c69 	svccs	0x00646c69
    1e8c:	2f636367 	svccs	0x00636367
    1e90:	6c636e69 	stclvs	14, cr6, [r3], #-420
    1e94:	00656475 	rsbeq	r6, r5, r5, ror r4
    1e98:	6d656d00 	stclvs	13, cr6, [r5]
    1e9c:	2e746573 	mrccs	5, 3, r6, cr4, cr3, {3}
    1ea0:	00010063 	andeq	r0, r1, r3, rrx
    1ea4:	64747300 	ldrbtvs	r7, [r4], #-768
    1ea8:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
    1eac:	00020068 	andeq	r0, r2, r8, rrx
    1eb0:	05000000 	streq	r0, [r0]
    1eb4:	00000002 	andeq	r0, r0, r2
    1eb8:	012e0300 	teqeq	lr, r0, lsl #6
    1ebc:	03011203 	movweq	r1, #4611	; 0x1203
    1ec0:	0b032e6e 	bleq	cd880 <__Stack_Size+0xcd480>
    1ec4:	2e75032e 	cdpcs	3, 7, cr0, cr5, cr14, {1}
    1ec8:	312e0f03 	teqcc	lr, r3, lsl #30
    1ecc:	03661303 	cmneq	r6, #201326592	; 0xc000000
    1ed0:	032f2e76 	teqeq	pc, #1888	; 0x760
    1ed4:	036c2e09 	cmneq	ip, #144	; 0x90
    1ed8:	2f302e7a 	svccs	0x00302e7a
    1edc:	56032f2f 	strpl	r2, [r3], -pc, lsr #30
    1ee0:	2e25032e 	cdpcs	3, 2, cr0, cr5, cr14, {1}
    1ee4:	032e5b03 	teqeq	lr, #3072	; 0xc00
    1ee8:	5203822e 	andpl	r8, r3, #-536870910	; 0xe0000002
    1eec:	2e2e032e 	cdpcs	3, 2, cr0, cr14, cr14, {1}
    1ef0:	032e7703 	teqeq	lr, #786432	; 0xc0000
    1ef4:	03482e0b 	movteq	r2, #36363	; 0x8e0b
    1ef8:	34036652 	strcc	r6, [r3], #-1618
    1efc:	4884319e 	stmmi	r4, {r1, r2, r3, r4, r7, r8, ip, sp}
    1f00:	00060251 	andeq	r0, r6, r1, asr r2
    1f04:	01230101 	teqeq	r3, r1, lsl #2
    1f08:	00020000 	andeq	r0, r2, r0
    1f0c:	000000e0 	andeq	r0, r0, r0, ror #1
    1f10:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1f14:	0101000d 	tsteq	r1, sp
    1f18:	00000101 	andeq	r0, r0, r1, lsl #2
    1f1c:	00000100 	andeq	r0, r0, r0, lsl #2
    1f20:	2f2e2e01 	svccs	0x002e2e01
    1f24:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1f28:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1f2c:	2f2e2e2f 	svccs	0x002e2e2f
    1f30:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    1f34:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
    1f38:	656e2f30 	strbvs	r2, [lr, #-3888]!
    1f3c:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    1f40:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    1f44:	74732f63 	ldrbtvc	r2, [r3], #-3939
    1f48:	62696c64 	rsbvs	r6, r9, #25600	; 0x6400
    1f4c:	2f3a6300 	svccs	0x003a6300
    1f50:	616e6977 	smcvs	59031
    1f54:	2f736d72 	svccs	0x00736d72
    1f58:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    1f5c:	63672f64 	cmnvs	r7, #400	; 0x190
    1f60:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    1f64:	2f302e33 	svccs	0x00302e33
    1f68:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    1f6c:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    1f70:	2f636269 	svccs	0x00636269
    1f74:	6c636e69 	stclvs	14, cr6, [r3], #-420
    1f78:	2f656475 	svccs	0x00656475
    1f7c:	00737973 	rsbseq	r7, r3, r3, ror r9
    1f80:	772f3a63 	strvc	r3, [pc, -r3, ror #20]!
    1f84:	72616e69 	rsbvc	r6, r1, #1680	; 0x690
    1f88:	622f736d 	eorvs	r7, pc, #-1275068415	; 0xb4000001
    1f8c:	646c6975 	strbtvs	r6, [ip], #-2421
    1f90:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1f94:	6975622d 	ldmdbvs	r5!, {r0, r2, r3, r5, r9, sp, lr}^
    1f98:	672f646c 	strvs	r6, [pc, -ip, ror #8]!
    1f9c:	692f6363 	stmdbvs	pc!, {r0, r1, r5, r6, r8, r9, sp, lr}
    1fa0:	756c636e 	strbvc	r6, [ip, #-878]!
    1fa4:	00006564 	andeq	r6, r0, r4, ror #10
    1fa8:	74615f5f 	strbtvc	r5, [r1], #-3935
    1fac:	74697865 	strbtvc	r7, [r9], #-2149
    1fb0:	0100632e 	tsteq	r0, lr, lsr #6
    1fb4:	6f6c0000 	svcvs	0x006c0000
    1fb8:	682e6b63 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, fp, sp, lr}
    1fbc:	00000200 	andeq	r0, r0, r0, lsl #4
    1fc0:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    1fc4:	682e7365 	stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}
    1fc8:	00000200 	andeq	r0, r0, r0, lsl #4
    1fcc:	64647473 	strbtvs	r7, [r4], #-1139
    1fd0:	682e6665 	stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}
    1fd4:	00000300 	andeq	r0, r0, r0, lsl #6
    1fd8:	6e656572 	mcrvs	5, 3, r6, cr5, cr2, {3}
    1fdc:	00682e74 	rsbeq	r2, r8, r4, ror lr
    1fe0:	61000002 	tstvs	r0, r2
    1fe4:	69786574 	ldmdbvs	r8!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    1fe8:	00682e74 	rsbeq	r2, r8, r4, ror lr
    1fec:	00000001 	andeq	r0, r0, r1
    1ff0:	00020500 	andeq	r0, r2, r0, lsl #10
    1ff4:	03000000 	movweq	r0, #0	; 0x0
    1ff8:	0a030116 	beq	c2458 <__Stack_Size+0xc2058>
    1ffc:	2e760301 	cdpcs	3, 7, cr0, cr6, cr1, {0}
    2000:	4b2e0a03 	blmi	b84814 <__Stack_Size+0xb84414>
    2004:	2e74032f 	cdpcs	3, 7, cr0, cr4, cr15, {1}
    2008:	2d2e0d03 	stccs	13, cr0, [lr, #-12]!
    200c:	2e73032f 	cdpcs	3, 7, cr0, cr3, cr15, {1}
    2010:	03660d03 	cmneq	r6, #192	; 0xc0
    2014:	1b034a17 	blne	d4878 <__Stack_Size+0xd4478>
    2018:	7603a34a 	strvc	sl, [r3], -sl, asr #6
    201c:	2f2b4c4a 	svccs	0x002b4c4a
    2020:	2f2b322d 	svccs	0x002b322d
    2024:	312d2c30 	teqcc	sp, r0, lsr ip
    2028:	01000602 	tsteq	r0, r2, lsl #12
    202c:	00011b01 	andeq	r1, r1, r1, lsl #22
    2030:	d9000200 	stmdble	r0, {r9}
    2034:	02000000 	andeq	r0, r0, #0	; 0x0
    2038:	0d0efb01 	vstreq	d15, [lr, #-4]
    203c:	01010100 	tsteq	r1, r0, lsl #2
    2040:	00000001 	andeq	r0, r0, r1
    2044:	01000001 	tsteq	r0, r1
    2048:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    204c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    2050:	2f2e2e2f 	svccs	0x002e2e2f
    2054:	672f2e2e 	strvs	r2, [pc, -lr, lsr #28]!
    2058:	342d6363 	strtcc	r6, [sp], #-867
    205c:	302e332e 	eorcc	r3, lr, lr, lsr #6
    2060:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    2064:	2f62696c 	svccs	0x0062696c
    2068:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    206c:	6474732f 	ldrbtvs	r7, [r4], #-815
    2070:	0062696c 	rsbeq	r6, r2, ip, ror #18
    2074:	772f3a63 	strvc	r3, [pc, -r3, ror #20]!
    2078:	72616e69 	rsbvc	r6, r1, #1680	; 0x690
    207c:	622f736d 	eorvs	r7, pc, #-1275068415	; 0xb4000001
    2080:	646c6975 	strbtvs	r6, [ip], #-2421
    2084:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    2088:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    208c:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    2090:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    2094:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    2098:	692f6362 	stmdbvs	pc!, {r1, r5, r6, r8, r9, sp, lr}
    209c:	756c636e 	strbvc	r6, [ip, #-878]!
    20a0:	732f6564 	teqvc	pc, #419430400	; 0x19000000
    20a4:	63007379 	movwvs	r7, #889	; 0x379
    20a8:	69772f3a 	ldmdbvs	r7!, {r1, r3, r4, r5, r8, r9, sl, fp, sp}^
    20ac:	6d72616e 	ldfvse	f6, [r2, #-440]!
    20b0:	75622f73 	strbvc	r2, [r2, #-3955]!
    20b4:	2f646c69 	svccs	0x00646c69
    20b8:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    20bc:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    20c0:	63672f64 	cmnvs	r7, #400	; 0x190
    20c4:	6e692f63 	cdpvs	15, 6, cr2, cr9, cr3, {3}
    20c8:	64756c63 	ldrbtvs	r6, [r5], #-3171
    20cc:	5f000065 	svcpl	0x00000065
    20d0:	6c61635f 	stclvs	3, cr6, [r1], #-380
    20d4:	74615f6c 	strbtvc	r5, [r1], #-3948
    20d8:	74697865 	strbtvc	r7, [r9], #-2149
    20dc:	0100632e 	tsteq	r0, lr, lsr #6
    20e0:	6f6c0000 	svcvs	0x006c0000
    20e4:	682e6b63 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, fp, sp, lr}
    20e8:	00000200 	andeq	r0, r0, r0, lsl #4
    20ec:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    20f0:	682e7365 	stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}
    20f4:	00000200 	andeq	r0, r0, r0, lsl #4
    20f8:	64647473 	strbtvs	r7, [r4], #-1139
    20fc:	682e6665 	stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}
    2100:	00000300 	andeq	r0, r0, r0, lsl #6
    2104:	6e656572 	mcrvs	5, 3, r6, cr5, cr2, {3}
    2108:	00682e74 	rsbeq	r2, r8, r4, ror lr
    210c:	00000002 	andeq	r0, r0, r2
    2110:	00020500 	andeq	r0, r2, r0, lsl #10
    2114:	03000000 	movweq	r0, #0	; 0x0
    2118:	0a030111 	beq	c2564 <__Stack_Size+0xc2164>
    211c:	4a76032e 	bmi	1d82ddc <__Stack_Size+0x1d829dc>
    2120:	4a2c034a 	bmi	b02e50 <__Stack_Size+0xb02a50>
    2124:	032e7703 	teqeq	lr, #786432	; 0xc0000
    2128:	c1512e69 	cmpgt	r1, r9, ror #28
    212c:	039e7903 	orrseq	r7, lr, #49152	; 0xc000
    2130:	4f03663e 	svcmi	0x0003663e
    2134:	4b2f2d66 	blmi	bcd6d4 <__Stack_Size+0xbcd2d4>
    2138:	63503130 	cmpvs	r0, #12	; 0xc
    213c:	89673031 	stmdbhi	r7!, {r0, r4, r5, ip, sp}^
    2140:	039e7703 	orrseq	r7, lr, #786432	; 0xc0000
    2144:	02d14a09 	sbcseq	r4, r1, #36864	; 0x9000
    2148:	0101000a 	tsteq	r1, sl
    214c:	00000045 	andeq	r0, r0, r5, asr #32
    2150:	001f0002 	andseq	r0, pc, r2
    2154:	01020000 	tsteq	r2, r0
    2158:	000d0efb 	strdeq	r0, [sp], -fp
    215c:	01010101 	tsteq	r1, r1, lsl #2
    2160:	01000000 	tsteq	r0, r0
    2164:	00010000 	andeq	r0, r1, r0
    2168:	6e747263 	cdpvs	2, 7, cr7, cr4, cr3, {3}
    216c:	6d73612e 	ldfvse	f6, [r3, #-184]!
    2170:	00000000 	andeq	r0, r0, r0
    2174:	02050000 	andeq	r0, r5, #0	; 0x0
    2178:	00000000 	andeq	r0, r0, r0
    217c:	0100ce03 	tsteq	r0, r3, lsl #28
    2180:	01000602 	tsteq	r0, r2, lsl #12
    2184:	02050001 	andeq	r0, r5, #1	; 0x1
    2188:	00000000 	andeq	r0, r0, r0
    218c:	0100d203 	tsteq	r0, r3, lsl #4
    2190:	01000602 	tsteq	r0, r2, lsl #12
    2194:	Address 0x00002194 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
       0:	0000000c 	andeq	r0, r0, ip
       4:	ffffffff 	undefined instruction 0xffffffff
       8:	7c010001 	stcvc	0, cr0, [r1], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      10:	0000000c 	andeq	r0, r0, ip
      14:	00000000 	andeq	r0, r0, r0
      18:	08003134 	stmdaeq	r0, {r2, r4, r5, r8, ip, sp}
      1c:	00000014 	andeq	r0, r0, r4, lsl r0
      20:	00000014 	andeq	r0, r0, r4, lsl r0
      24:	00000000 	andeq	r0, r0, r0
      28:	08003148 	stmdaeq	r0, {r3, r6, r8, ip, sp}
      2c:	00000028 	andeq	r0, r0, r8, lsr #32
      30:	8e080e42 	cdphi	14, 0, cr0, cr8, cr2, {2}
      34:	00028401 	andeq	r8, r2, r1, lsl #8
      38:	0000001c 	andeq	r0, r0, ip, lsl r0
      3c:	00000000 	andeq	r0, r0, r0
      40:	08003170 	stmdaeq	r0, {r4, r5, r6, r8, ip, sp}
      44:	0000011c 	andeq	r0, r0, ip, lsl r1
      48:	42140e42 	andsmi	r0, r4, #1056	; 0x420
      4c:	018e180e 	orreq	r1, lr, lr, lsl #16
      50:	03860287 	orreq	r0, r6, #1879048200	; 0x70000008
      54:	05840485 	streq	r0, [r4, #1157]
      58:	0000000c 	.word	0x0000000c
      5c:	ffffffff 	.word	0xffffffff
      60:	7c010001 	.word	0x7c010001
      64:	000d0c0e 	.word	0x000d0c0e
      68:	0000000c 	.word	0x0000000c
      6c:	00000058 	.word	0x00000058
      70:	0800328c 	.word	0x0800328c
      74:	00000002 	.word	0x00000002
      78:	0000000c 	.word	0x0000000c
      7c:	00000058 	.word	0x00000058
      80:	08003290 	.word	0x08003290
      84:	00000002 	.word	0x00000002
      88:	0000000c 	.word	0x0000000c
      8c:	00000058 	.word	0x00000058
      90:	08003294 	.word	0x08003294
      94:	00000002 	.word	0x00000002
      98:	0000000c 	.word	0x0000000c
      9c:	00000058 	.word	0x00000058
      a0:	08003298 	.word	0x08003298
      a4:	00000002 	.word	0x00000002
      a8:	0000000c 	.word	0x0000000c
      ac:	00000058 	.word	0x00000058
      b0:	0800329c 	.word	0x0800329c
      b4:	00000002 	.word	0x00000002
      b8:	0000000c 	.word	0x0000000c
      bc:	00000058 	.word	0x00000058
      c0:	080032a0 	.word	0x080032a0
      c4:	00000002 	.word	0x00000002
      c8:	0000000c 	.word	0x0000000c
      cc:	00000058 	.word	0x00000058
      d0:	32a4      	.short	0x32a4
      d2:	00          	.byte	0x00
      d3:	08          	.byte	0x08
      d4:	00000002 	.word	0x00000002
      d8:	0000000c 	.word	0x0000000c
      dc:	00000058 	.word	0x00000058
      e0:	080032a8 	.word	0x080032a8
      e4:	00000002 	.word	0x00000002
      e8:	0000000c 	.word	0x0000000c
      ec:	00000058 	.word	0x00000058
      f0:	080032ac 	.word	0x080032ac
      f4:	00000002 	.word	0x00000002
      f8:	0000000c 	.word	0x0000000c
      fc:	00000058 	.word	0x00000058
     100:	080032b0 	.word	0x080032b0
     104:	00000002 	.word	0x00000002
     108:	0000000c 	.word	0x0000000c
     10c:	00000058 	.word	0x00000058
     110:	080032b4 	.word	0x080032b4
     114:	00000002 	.word	0x00000002
     118:	0000000c 	.word	0x0000000c
     11c:	00000058 	.word	0x00000058
     120:	080032b8 	.word	0x080032b8
     124:	00000002 	.word	0x00000002
     128:	0000000c 	.word	0x0000000c
     12c:	00000058 	.word	0x00000058
     130:	080032bc 	.word	0x080032bc
     134:	00000002 	.word	0x00000002
     138:	0000000c 	.word	0x0000000c
     13c:	00000058 	.word	0x00000058
     140:	080032c0 	.word	0x080032c0
     144:	00000002 	.word	0x00000002
     148:	0000000c 	.word	0x0000000c
     14c:	00000058 	.word	0x00000058
     150:	080032c4 	.word	0x080032c4
     154:	00000002 	.word	0x00000002
     158:	0000000c 	.word	0x0000000c
     15c:	00000058 	.word	0x00000058
     160:	080032c8 	.word	0x080032c8
     164:	00000002 	.word	0x00000002
     168:	0000000c 	.word	0x0000000c
     16c:	00000058 	.word	0x00000058
     170:	080032cc 	.word	0x080032cc
     174:	00000002 	.word	0x00000002
     178:	0000000c 	.word	0x0000000c
     17c:	00000058 	.word	0x00000058
     180:	080032d0 	.word	0x080032d0
     184:	00000002 	.word	0x00000002
     188:	0000000c 	.word	0x0000000c
     18c:	00000058 	.word	0x00000058
     190:	080032d4 	.word	0x080032d4
     194:	00000002 	.word	0x00000002
     198:	0000000c 	.word	0x0000000c
     19c:	00000058 	.word	0x00000058
     1a0:	080032d8 	.word	0x080032d8
     1a4:	00000002 	.word	0x00000002
     1a8:	0000000c 	.word	0x0000000c
     1ac:	00000058 	.word	0x00000058
     1b0:	080032dc 	.word	0x080032dc
     1b4:	00000002 	.word	0x00000002
     1b8:	0000000c 	.word	0x0000000c
     1bc:	00000058 	.word	0x00000058
     1c0:	080032e0 	.word	0x080032e0
     1c4:	00000002 	.word	0x00000002
     1c8:	0000000c 	.word	0x0000000c
     1cc:	00000058 	.word	0x00000058
     1d0:	080032e4 	.word	0x080032e4
     1d4:	00000002 	.word	0x00000002
     1d8:	0000000c 	.word	0x0000000c
     1dc:	00000058 	.word	0x00000058
     1e0:	080032e8 	.word	0x080032e8
     1e4:	00000002 	.word	0x00000002
     1e8:	0000000c 	.word	0x0000000c
     1ec:	00000058 	.word	0x00000058
     1f0:	080032ec 	.word	0x080032ec
     1f4:	00000002 	.word	0x00000002
     1f8:	0000000c 	.word	0x0000000c
     1fc:	00000058 	.word	0x00000058
     200:	080032f0 	.word	0x080032f0
     204:	00000002 	.word	0x00000002
     208:	0000000c 	.word	0x0000000c
     20c:	00000058 	.word	0x00000058
     210:	080032f4 	.word	0x080032f4
     214:	00000002 	.word	0x00000002
     218:	0000000c 	.word	0x0000000c
     21c:	00000058 	.word	0x00000058
     220:	080032f8 	.word	0x080032f8
     224:	00000002 	.word	0x00000002
     228:	0000000c 	.word	0x0000000c
     22c:	00000058 	.word	0x00000058
     230:	080032fc 	.word	0x080032fc
     234:	00000002 	.word	0x00000002
     238:	0000000c 	.word	0x0000000c
     23c:	00000058 	.word	0x00000058
     240:	08003300 	.word	0x08003300
     244:	00000002 	.word	0x00000002
     248:	0000000c 	.word	0x0000000c
     24c:	00000058 	.word	0x00000058
     250:	08003304 	.word	0x08003304
     254:	00000002 	.word	0x00000002
     258:	0000000c 	.word	0x0000000c
     25c:	00000058 	.word	0x00000058
     260:	08003308 	.word	0x08003308
     264:	00000002 	.word	0x00000002
     268:	0000000c 	.word	0x0000000c
     26c:	00000058 	.word	0x00000058
     270:	0800330c 	.word	0x0800330c
     274:	00000002 	.word	0x00000002
     278:	0000000c 	.word	0x0000000c
     27c:	00000058 	.word	0x00000058
     280:	08003310 	.word	0x08003310
     284:	00000002 	.word	0x00000002
     288:	0000000c 	.word	0x0000000c
     28c:	00000058 	.word	0x00000058
     290:	08003314 	.word	0x08003314
     294:	00000002 	.word	0x00000002
     298:	0000000c 	.word	0x0000000c
     29c:	00000058 	.word	0x00000058
     2a0:	08003318 	.word	0x08003318
     2a4:	00000002 	.word	0x00000002
     2a8:	0000000c 	.word	0x0000000c
     2ac:	00000058 	.word	0x00000058
     2b0:	0800331c 	.word	0x0800331c
     2b4:	00000002 	.word	0x00000002
     2b8:	0000000c 	.word	0x0000000c
     2bc:	00000058 	.word	0x00000058
     2c0:	08003320 	.word	0x08003320
     2c4:	00000002 	.word	0x00000002
     2c8:	0000000c 	.word	0x0000000c
     2cc:	00000058 	.word	0x00000058
     2d0:	08003324 	.word	0x08003324
     2d4:	00000002 	.word	0x00000002
     2d8:	0000000c 	.word	0x0000000c
     2dc:	00000058 	.word	0x00000058
     2e0:	08003328 	.word	0x08003328
     2e4:	00000002 	.word	0x00000002
     2e8:	0000000c 	.word	0x0000000c
     2ec:	00000058 	.word	0x00000058
     2f0:	0800332c 	.word	0x0800332c
     2f4:	00000002 	.word	0x00000002
     2f8:	0000000c 	.word	0x0000000c
     2fc:	00000058 	.word	0x00000058
     300:	08003330 	.word	0x08003330
     304:	00000002 	.word	0x00000002
     308:	0000000c 	.word	0x0000000c
     30c:	00000058 	.word	0x00000058
     310:	08003334 	.word	0x08003334
     314:	00000002 	.word	0x00000002
     318:	0000000c 	.word	0x0000000c
     31c:	00000058 	.word	0x00000058
     320:	08003338 	.word	0x08003338
     324:	00000002 	.word	0x00000002
     328:	0000000c 	.word	0x0000000c
     32c:	00000058 	.word	0x00000058
     330:	0800333c 	.word	0x0800333c
     334:	00000002 	.word	0x00000002
     338:	0000000c 	.word	0x0000000c
     33c:	00000058 	.word	0x00000058
     340:	08003340 	.word	0x08003340
     344:	00000002 	.word	0x00000002
     348:	0000000c 	.word	0x0000000c
     34c:	00000058 	.word	0x00000058
     350:	08003344 	.word	0x08003344
     354:	00000002 	.word	0x00000002
     358:	0000000c 	.word	0x0000000c
     35c:	00000058 	.word	0x00000058
     360:	08003348 	.word	0x08003348
     364:	00000002 	.word	0x00000002
     368:	0000000c 	.word	0x0000000c
     36c:	00000058 	.word	0x00000058
     370:	0800334c 	.word	0x0800334c
     374:	00000002 	.word	0x00000002
     378:	0000000c 	.word	0x0000000c
     37c:	00000058 	.word	0x00000058
     380:	08003350 	.word	0x08003350
     384:	00000002 	.word	0x00000002
     388:	0000000c 	.word	0x0000000c
     38c:	00000058 	.word	0x00000058
     390:	08003354 	.word	0x08003354
     394:	00000002 	.word	0x00000002
     398:	0000000c 	.word	0x0000000c
     39c:	00000058 	.word	0x00000058
     3a0:	08003358 	.word	0x08003358
     3a4:	00000002 	.word	0x00000002
     3a8:	0000000c 	.word	0x0000000c
     3ac:	00000058 	.word	0x00000058
     3b0:	0800335c 	.word	0x0800335c
     3b4:	00000002 	.word	0x00000002
     3b8:	0000000c 	.word	0x0000000c
     3bc:	00000058 	.word	0x00000058
     3c0:	08003360 	.word	0x08003360
     3c4:	00000002 	.word	0x00000002
     3c8:	0000000c 	.word	0x0000000c
     3cc:	00000058 	.word	0x00000058
     3d0:	08003364 	.word	0x08003364
     3d4:	00000002 	.word	0x00000002
     3d8:	0000000c 	.word	0x0000000c
     3dc:	00000058 	.word	0x00000058
     3e0:	08003368 	.word	0x08003368
     3e4:	00000002 	.word	0x00000002
     3e8:	0000000c 	.word	0x0000000c
     3ec:	00000058 	.word	0x00000058
     3f0:	0800336c 	.word	0x0800336c
     3f4:	00000002 	.word	0x00000002
     3f8:	0000000c 	.word	0x0000000c
     3fc:	00000058 	.word	0x00000058
     400:	08003370 	.word	0x08003370
     404:	00000002 	.word	0x00000002
     408:	0000000c 	.word	0x0000000c
     40c:	00000058 	.word	0x00000058
     410:	08003374 	.word	0x08003374
     414:	00000002 	.word	0x00000002
     418:	0000000c 	.word	0x0000000c
     41c:	00000058 	.word	0x00000058
     420:	08003378 	.word	0x08003378
     424:	00000002 	.word	0x00000002
     428:	0000000c 	.word	0x0000000c
     42c:	00000058 	.word	0x00000058
     430:	0800337c 	.word	0x0800337c
     434:	00000002 	.word	0x00000002
     438:	0000000c 	.word	0x0000000c
     43c:	00000058 	.word	0x00000058
     440:	08003380 	.word	0x08003380
     444:	00000002 	.word	0x00000002
     448:	0000000c 	.word	0x0000000c
     44c:	00000058 	.word	0x00000058
     450:	08003384 	.word	0x08003384
     454:	00000002 	.word	0x00000002
     458:	0000000c 	.word	0x0000000c
     45c:	00000058 	.word	0x00000058
     460:	08003388 	.word	0x08003388
     464:	00000002 	.word	0x00000002
     468:	0000000c 	.word	0x0000000c
     46c:	00000058 	.word	0x00000058
     470:	0800338c 	.word	0x0800338c
     474:	00000002 	.word	0x00000002
     478:	00000014 	.word	0x00000014
     47c:	00000058 	.word	0x00000058
     480:	08003390 	.word	0x08003390
     484:	0000000c 	.word	0x0000000c
     488:	42040e42 	.word	0x42040e42
     48c:	018e080e 	.word	0x018e080e
     490:	00000014 	.word	0x00000014
     494:	00000058 	.word	0x00000058
     498:	0800339c 	.word	0x0800339c
     49c:	0000000c 	.word	0x0000000c
     4a0:	42040e42 	.word	0x42040e42
     4a4:	018e080e 	.word	0x018e080e
     4a8:	00000014 	.word	0x00000014
     4ac:	00000058 	.word	0x00000058
     4b0:	080033a8 	.word	0x080033a8
     4b4:	0000000c 	.word	0x0000000c
     4b8:	42040e42 	.word	0x42040e42
     4bc:	018e080e 	.word	0x018e080e
     4c0:	00000014 	.word	0x00000014
     4c4:	00000058 	.word	0x00000058
     4c8:	080033b4 	.word	0x080033b4
     4cc:	0000000c 	.word	0x0000000c
     4d0:	42040e42 	.word	0x42040e42
     4d4:	018e080e 	.word	0x018e080e
     4d8:	0000000c 	.word	0x0000000c
     4dc:	ffffffff 	.word	0xffffffff
     4e0:	7c010001 	.word	0x7c010001
     4e4:	000d0c0e 	.word	0x000d0c0e
     4e8:	0000000c 	.word	0x0000000c
     4ec:	000004d8 	.word	0x000004d8
     4f0:	080033c0 	.word	0x080033c0
     4f4:	00000030 	.word	0x00000030
     4f8:	00000014 	.word	0x00000014
     4fc:	000004d8 	.word	0x000004d8
     500:	080033f0 	.word	0x080033f0
     504:	00000014 	.word	0x00000014
     508:	44040e42 	.word	0x44040e42
     50c:	018e080e 	.word	0x018e080e
     510:	0000001c 	.word	0x0000001c
     514:	000004d8 	.word	0x000004d8
     518:	08003404 	.word	0x08003404
     51c:	000000f4 	.word	0x000000f4
     520:	42140e42 	.word	0x42140e42
     524:	018e200e 	.word	0x018e200e
     528:	03860287 	.word	0x03860287
     52c:	05840485 	.word	0x05840485
     530:	0000001c 	.word	0x0000001c
     534:	000004d8 	.word	0x000004d8
     538:	080034f8 	.word	0x080034f8
     53c:	00000052 	.word	0x00000052
     540:	46100e42 	.word	0x46100e42
     544:	018e180e 	.word	0x018e180e
     548:	03850286 	.word	0x03850286
     54c:	00000484 	.word	0x00000484
     550:	00000014 	.word	0x00000014
     554:	000004d8 	.word	0x000004d8
     558:	0800354c 	.word	0x0800354c
     55c:	00000084 	.word	0x00000084
     560:	42040e42 	.word	0x42040e42
     564:	018e080e 	.word	0x018e080e
     568:	0000000c 	.word	0x0000000c
     56c:	ffffffff 	.word	0xffffffff
     570:	7c010001 	.word	0x7c010001
     574:	000d0c0e 	.word	0x000d0c0e
     578:	00000014 	.word	0x00000014
     57c:	00000568 	.word	0x00000568
     580:	080035d0 	.word	0x080035d0
     584:	00000038 	.word	0x00000038
     588:	8e080e42 	.word	0x8e080e42
     58c:	00028401 	.word	0x00028401
     590:	00000014 	.word	0x00000014
     594:	00000568 	.word	0x00000568
     598:	08003608 	.word	0x08003608
     59c:	0000002c 	.word	0x0000002c
     5a0:	8e080e42 	.word	0x8e080e42
     5a4:	00028401 	.word	0x00028401
     5a8:	00000014 	.word	0x00000014
     5ac:	00000568 	.word	0x00000568
     5b0:	08003634 	.word	0x08003634
     5b4:	00000016 	.word	0x00000016
     5b8:	4a040e42 	.word	0x4a040e42
     5bc:	018e080e 	.word	0x018e080e
     5c0:	00000014 	.word	0x00000014
     5c4:	00000568 	.word	0x00000568
     5c8:	0800364c 	.word	0x0800364c
     5cc:	00000020 	.word	0x00000020
     5d0:	44040e42 	.word	0x44040e42
     5d4:	018e080e 	.word	0x018e080e
     5d8:	00000018 	.word	0x00000018
     5dc:	00000568 	.word	0x00000568
     5e0:	0800366c 	.word	0x0800366c
     5e4:	00000018 	.word	0x00000018
     5e8:	8e100e42 	.word	0x8e100e42
     5ec:	85028601 	.word	0x85028601
     5f0:	00048403 	.word	0x00048403
     5f4:	00000018 	.word	0x00000018
     5f8:	00000568 	.word	0x00000568
     5fc:	08003684 	.word	0x08003684
     600:	0000001a 	.word	0x0000001a
     604:	8e0c0e42 	.word	0x8e0c0e42
     608:	84028501 	.word	0x84028501
     60c:	100e4403 	.word	0x100e4403
     610:	0000001c 	.word	0x0000001c
     614:	00000568 	.word	0x00000568
     618:	080036a0 	.word	0x080036a0
     61c:	0000008c 	.word	0x0000008c
     620:	42100e42 	.word	0x42100e42
     624:	018e200e 	.word	0x018e200e
     628:	0286      	.short	0x0286
     62a:	0385      	.short	0x0385
     62c:	00000484 	.word	0x00000484
     630:	0000000c 	.word	0x0000000c
     634:	ffffffff 	.word	0xffffffff
     638:	7c010001 	.word	0x7c010001
     63c:	000d0c0e 	.word	0x000d0c0e
     640:	00000018 	.word	0x00000018
     644:	00000630 	.word	0x00000630
     648:	0800372c 	.word	0x0800372c
     64c:	00000060 	.word	0x00000060
     650:	420c0e42 	.word	0x420c0e42
     654:	018e200e 	.word	0x018e200e
     658:	03840285 	.word	0x03840285
     65c:	00000014 	.word	0x00000014
     660:	00000630 	.word	0x00000630
     664:	0800378c 	.word	0x0800378c
     668:	0000000c 	.word	0x0000000c
     66c:	42040e42 	.word	0x42040e42
     670:	018e080e 	.word	0x018e080e
     674:	00000018 	.word	0x00000018
     678:	00000630 	.word	0x00000630
     67c:	08003798 	.word	0x08003798
     680:	00000038 	.word	0x00000038
     684:	440c0e42 	.word	0x440c0e42
     688:	018e100e 	.word	0x018e100e
     68c:	03840285 	.word	0x03840285
     690:	00000014 	.word	0x00000014
     694:	00000630 	.word	0x00000630
     698:	080037d0 	.word	0x080037d0
     69c:	00000044 	.word	0x00000044
     6a0:	8e080e42 	.word	0x8e080e42
     6a4:	00028401 	.word	0x00028401
     6a8:	00000018 	.word	0x00000018
     6ac:	00000630 	.word	0x00000630
     6b0:	08003814 	.word	0x08003814
     6b4:	00000074 	.word	0x00000074
     6b8:	5a0c0e42 	.word	0x5a0c0e42
     6bc:	018e100e 	.word	0x018e100e
     6c0:	03840285 	.word	0x03840285
     6c4:	00000018 	.word	0x00000018
     6c8:	00000630 	.word	0x00000630
     6cc:	08003888 	.word	0x08003888
     6d0:	0000008c 	.word	0x0000008c
     6d4:	680c0e42 	.word	0x680c0e42
     6d8:	018e100e 	.word	0x018e100e
     6dc:	03840285 	.word	0x03840285
     6e0:	0000000c 	.word	0x0000000c
     6e4:	ffffffff 	.word	0xffffffff
     6e8:	7c010001 	.word	0x7c010001
     6ec:	000d0c0e 	.word	0x000d0c0e
     6f0:	0000000c 	.word	0x0000000c
     6f4:	000006e0 	.word	0x000006e0
     6f8:	08003914 	.word	0x08003914
     6fc:	00000002 	.word	0x00000002
     700:	00000014 	.word	0x00000014
     704:	000006e0 	.word	0x000006e0
     708:	08003918 	.word	0x08003918
     70c:	00000030 	.word	0x00000030
     710:	8e080e42 	.word	0x8e080e42
     714:	00028401 	.word	0x00028401
     718:	00000018 	.word	0x00000018
     71c:	000006e0 	.word	0x000006e0
     720:	08003948 	.word	0x08003948
     724:	00000038 	.word	0x00000038
     728:	8e0c0e42 	.word	0x8e0c0e42
     72c:	84028501 	.word	0x84028501
     730:	100e5e03 	.word	0x100e5e03
     734:	00000014 	.word	0x00000014
     738:	000006e0 	.word	0x000006e0
     73c:	08003980 	.word	0x08003980
     740:	00000034 	.word	0x00000034
     744:	8e080e42 	.word	0x8e080e42
     748:	00028401 	.word	0x00028401
     74c:	00000014 	.word	0x00000014
     750:	000006e0 	.word	0x000006e0
     754:	080039b4 	.word	0x080039b4
     758:	00000030 	.word	0x00000030
     75c:	8e080e42 	.word	0x8e080e42
     760:	00028401 	.word	0x00028401
     764:	00000014 	.word	0x00000014
     768:	000006e0 	.word	0x000006e0
     76c:	080039e4 	.word	0x080039e4
     770:	0000001c 	.word	0x0000001c
     774:	48040e42 	.word	0x48040e42
     778:	018e080e 	.word	0x018e080e
     77c:	0000000c 	.word	0x0000000c
     780:	ffffffff 	.word	0xffffffff
     784:	7c010001 	.word	0x7c010001
     788:	000d0c0e 	.word	0x000d0c0e
     78c:	00000018 	.word	0x00000018
     790:	0000077c 	.word	0x0000077c
     794:	08003a00 	.word	0x08003a00
     798:	00000080 	.word	0x00000080
     79c:	42080e42 	.word	0x42080e42
     7a0:	018e200e 	.word	0x018e200e
     7a4:	00000284 	.word	0x00000284
     7a8:	00000014 	.word	0x00000014
     7ac:	0000077c 	.word	0x0000077c
     7b0:	08003a80 	.word	0x08003a80
     7b4:	00000254 	.word	0x00000254
     7b8:	8e080e42 	.word	0x8e080e42
     7bc:	00028401 	.word	0x00028401
     7c0:	0000000c 	.word	0x0000000c
     7c4:	ffffffff 	.word	0xffffffff
     7c8:	7c010001 	.word	0x7c010001
     7cc:	000d0c0e 	.word	0x000d0c0e
     7d0:	0000000c 	.word	0x0000000c
     7d4:	000007c0 	.word	0x000007c0
     7d8:	08003cd4 	.word	0x08003cd4
     7dc:	00000048 	.word	0x00000048
     7e0:	0000000c 	.word	0x0000000c
     7e4:	000007c0 	.word	0x000007c0
     7e8:	08003d1c 	.word	0x08003d1c
     7ec:	00000012 	.word	0x00000012
     7f0:	0000000c 	.word	0x0000000c
     7f4:	000007c0 	.word	0x000007c0
     7f8:	08003d30 	.word	0x08003d30
     7fc:	00000014 	.word	0x00000014
     800:	0000000c 	.word	0x0000000c
     804:	000007c0 	.word	0x000007c0
     808:	08003d44 	.word	0x08003d44
     80c:	00000014 	.word	0x00000014
     810:	0000000c 	.word	0x0000000c
     814:	000007c0 	.word	0x000007c0
     818:	08003d58 	.word	0x08003d58
     81c:	00000016 	.word	0x00000016
     820:	0000000c 	.word	0x0000000c
     824:	000007c0 	.word	0x000007c0
     828:	08003d70 	.word	0x08003d70
     82c:	0000000a 	.word	0x0000000a
     830:	0000000c 	.word	0x0000000c
     834:	000007c0 	.word	0x000007c0
     838:	08003d7c 	.word	0x08003d7c
     83c:	0000000a 	.word	0x0000000a
     840:	0000000c 	.word	0x0000000c
     844:	000007c0 	.word	0x000007c0
     848:	08003d88 	.word	0x08003d88
     84c:	0000000a 	.word	0x0000000a
     850:	0000000c 	.word	0x0000000c
     854:	000007c0 	.word	0x000007c0
     858:	08003d94 	.word	0x08003d94
     85c:	0000000a 	.word	0x0000000a
     860:	0000000c 	.word	0x0000000c
     864:	000007c0 	.word	0x000007c0
     868:	08003da0 	.word	0x08003da0
     86c:	00000014 	.word	0x00000014
     870:	0000000c 	.word	0x0000000c
     874:	000007c0 	.word	0x000007c0
     878:	08003db4 	.word	0x08003db4
     87c:	0000000a 	.word	0x0000000a
     880:	0000000c 	.word	0x0000000c
     884:	000007c0 	.word	0x000007c0
     888:	08003dc0 	.word	0x08003dc0
     88c:	00000010 	.word	0x00000010
     890:	0000000c 	.word	0x0000000c
     894:	000007c0 	.word	0x000007c0
     898:	08003dd0 	.word	0x08003dd0
     89c:	00000014 	.word	0x00000014
     8a0:	00000018 	.word	0x00000018
     8a4:	000007c0 	.word	0x000007c0
     8a8:	08003de4 	.word	0x08003de4
     8ac:	00000096 	.word	0x00000096
     8b0:	8e0c0e44 	.word	0x8e0c0e44
     8b4:	84028501 	.word	0x84028501
     8b8:	00000003 	.word	0x00000003
     8bc:	0000000c 	.word	0x0000000c
     8c0:	000007c0 	.word	0x000007c0
     8c4:	08003e7c 	.word	0x08003e7c
     8c8:	00000014 	.word	0x00000014
     8cc:	0000000c 	.word	0x0000000c
     8d0:	000007c0 	.word	0x000007c0
     8d4:	08003e90 	.word	0x08003e90
     8d8:	00000006 	.word	0x00000006
     8dc:	0000000c 	.word	0x0000000c
     8e0:	000007c0 	.word	0x000007c0
     8e4:	08003e98 	.word	0x08003e98
     8e8:	0000000c 	.word	0x0000000c
     8ec:	0000000c 	.word	0x0000000c
     8f0:	000007c0 	.word	0x000007c0
     8f4:	08003ea4 	.word	0x08003ea4
     8f8:	00000014 	.word	0x00000014
     8fc:	0000000c 	.word	0x0000000c
     900:	000007c0 	.word	0x000007c0
     904:	08003eb8 	.word	0x08003eb8
     908:	00000014 	.word	0x00000014
     90c:	0000000c 	.word	0x0000000c
     910:	000007c0 	.word	0x000007c0
     914:	08003ecc 	.word	0x08003ecc
     918:	0000000c 	.word	0x0000000c
     91c:	0000000c 	.word	0x0000000c
     920:	000007c0 	.word	0x000007c0
     924:	08003ed8 	.word	0x08003ed8
     928:	00000014 	.word	0x00000014
     92c:	0000000c 	.word	0x0000000c
     930:	000007c0 	.word	0x000007c0
     934:	08003eec 	.word	0x08003eec
     938:	00000014 	.word	0x00000014
     93c:	0000000c 	.word	0x0000000c
     940:	000007c0 	.word	0x000007c0
     944:	08003f00 	.word	0x08003f00
     948:	0000000a 	.word	0x0000000a
     94c:	00000018 	.word	0x00000018
     950:	000007c0 	.word	0x000007c0
     954:	08003f0c 	.word	0x08003f0c
     958:	00000062 	.word	0x00000062
     95c:	8e0c0e44 	.word	0x8e0c0e44
     960:	84028501 	.word	0x84028501
     964:	00000003 	.word	0x00000003
     968:	0000000c 	.word	0x0000000c
     96c:	000007c0 	.word	0x000007c0
     970:	08003f70 	.word	0x08003f70
     974:	00000010 	.word	0x00000010
     978:	00000010 	.word	0x00000010
     97c:	000007c0 	.word	0x000007c0
     980:	08003f80 	.word	0x08003f80
     984:	00000008 	.word	0x00000008
     988:	00080e42 	.word	0x00080e42
     98c:	00000010 	.word	0x00000010
     990:	000007c0 	.word	0x000007c0
     994:	08003f88 	.word	0x08003f88
     998:	0000000e 	.word	0x0000000e
     99c:	00080e42 	.word	0x00080e42
     9a0:	0000000c 	.word	0x0000000c
     9a4:	000007c0 	.word	0x000007c0
     9a8:	08003f98 	.word	0x08003f98
     9ac:	00000010 	.word	0x00000010
     9b0:	0000000c 	.word	0x0000000c
     9b4:	000007c0 	.word	0x000007c0
     9b8:	08003fa8 	.word	0x08003fa8
     9bc:	00000006 	.word	0x00000006
     9c0:	0000000c 	.word	0x0000000c
     9c4:	000007c0 	.word	0x000007c0
     9c8:	08003fb0 	.word	0x08003fb0
     9cc:	0000000c 	.word	0x0000000c
     9d0:	0000000c 	.word	0x0000000c
     9d4:	000007c0 	.word	0x000007c0
     9d8:	08003fbc 	.word	0x08003fbc
     9dc:	0000001c 	.word	0x0000001c
     9e0:	0000000c 	.word	0x0000000c
     9e4:	000007c0 	.word	0x000007c0
     9e8:	08003fd8 	.word	0x08003fd8
     9ec:	0000000c 	.word	0x0000000c
     9f0:	0000000c 	.word	0x0000000c
     9f4:	000007c0 	.word	0x000007c0
     9f8:	08003fe4 	.word	0x08003fe4
     9fc:	00000008 	.word	0x00000008
     a00:	0000000c 	.word	0x0000000c
     a04:	000007c0 	.word	0x000007c0
     a08:	08003fec 	.word	0x08003fec
     a0c:	0000001a 	.word	0x0000001a
     a10:	0000000c 	.word	0x0000000c
     a14:	000007c0 	.word	0x000007c0
     a18:	08004008 	.word	0x08004008
     a1c:	00000008 	.word	0x00000008
     a20:	00000014 	.word	0x00000014
     a24:	000007c0 	.word	0x000007c0
     a28:	08004010 	.word	0x08004010
     a2c:	00000058 	.word	0x00000058
     a30:	44040e42 	.word	0x44040e42
     a34:	018e100e 	.word	0x018e100e
     a38:	0000000c 	.word	0x0000000c
     a3c:	ffffffff 	.word	0xffffffff
     a40:	7c010001 	.word	0x7c010001
     a44:	000d0c0e 	.word	0x000d0c0e
     a48:	0000000c 	.word	0x0000000c
     a4c:	00000a38 	.word	0x00000a38
     a50:	08004068 	.word	0x08004068
     a54:	00000018 	.word	0x00000018
     a58:	0000000c 	.word	0x0000000c
     a5c:	00000a38 	.word	0x00000a38
     a60:	08004080 	.word	0x08004080
     a64:	00000018 	.word	0x00000018
     a68:	0000000c 	.word	0x0000000c
     a6c:	00000a38 	.word	0x00000a38
     a70:	08004098 	.word	0x08004098
     a74:	00000018 	.word	0x00000018
     a78:	0000000c 	.word	0x0000000c
     a7c:	00000a38 	.word	0x00000a38
     a80:	080040b0 	.word	0x080040b0
     a84:	00000018 	.word	0x00000018
     a88:	0000000c 	.word	0x0000000c
     a8c:	00000a38 	.word	0x00000a38
     a90:	080040c8 	.word	0x080040c8
     a94:	00000010 	.word	0x00000010
     a98:	0000000c 	.word	0x0000000c
     a9c:	00000a38 	.word	0x00000a38
     aa0:	080040d8 	.word	0x080040d8
     aa4:	0000000c 	.word	0x0000000c
     aa8:	0000000c 	.word	0x0000000c
     aac:	00000a38 	.word	0x00000a38
     ab0:	080040e4 	.word	0x080040e4
     ab4:	0000000c 	.word	0x0000000c
     ab8:	0000000c 	.word	0x0000000c
     abc:	00000a38 	.word	0x00000a38
     ac0:	080040f0 	.word	0x080040f0
     ac4:	00000010 	.word	0x00000010
     ac8:	0000000c 	.word	0x0000000c
     acc:	00000a38 	.word	0x00000a38
     ad0:	08004100 	.word	0x08004100
     ad4:	00000010 	.word	0x00000010
     ad8:	0000000c 	.word	0x0000000c
     adc:	00000a38 	.word	0x00000a38
     ae0:	08004110 	.word	0x08004110
     ae4:	0000001c 	.word	0x0000001c
     ae8:	0000000c 	.word	0x0000000c
     aec:	00000a38 	.word	0x00000a38
     af0:	0800412c 	.word	0x0800412c
     af4:	00000020 	.word	0x00000020
     af8:	0000000c 	.word	0x0000000c
     afc:	00000a38 	.word	0x00000a38
     b00:	0800414c 	.word	0x0800414c
     b04:	0000000c 	.word	0x0000000c
     b08:	0000000c 	.word	0x0000000c
     b0c:	00000a38 	.word	0x00000a38
     b10:	08004158 	.word	0x08004158
     b14:	0000002c 	.word	0x0000002c
     b18:	00000018 	.word	0x00000018
     b1c:	00000a38 	.word	0x00000a38
     b20:	08004184 	.word	0x08004184
     b24:	00000094 	.word	0x00000094
     b28:	44080e42 	.word	0x44080e42
     b2c:	018e100e 	.word	0x018e100e
     b30:	00000284 	.word	0x00000284
     b34:	0000001c 	.word	0x0000001c
     b38:	00000a38 	.word	0x00000a38
     b3c:	08004218 	.word	0x08004218
     b40:	0000005c 	.word	0x0000005c
     b44:	8e140e42 	.word	0x8e140e42
     b48:	86028701 	.word	0x86028701
     b4c:	84048503 	.word	0x84048503
     b50:	180e4605 	.word	0x180e4605
     b54:	00000018 	.word	0x00000018
     b58:	00000a38 	.word	0x00000a38
     b5c:	08004274 	.word	0x08004274
     b60:	0000009c 	.word	0x0000009c
     b64:	8e0c0e42 	.word	0x8e0c0e42
     b68:	84028501 	.word	0x84028501
     b6c:	100e4403 	.word	0x100e4403
     b70:	00000014 	.word	0x00000014
     b74:	00000a38 	.word	0x00000a38
     b78:	08004310 	.word	0x08004310
     b7c:	000000c0 	.word	0x000000c0
     b80:	8e080e42 	.word	0x8e080e42
     b84:	00028401 	.word	0x00028401
     b88:	00000018 	.word	0x00000018
     b8c:	00000a38 	.word	0x00000a38
     b90:	080043d0 	.word	0x080043d0
     b94:	00000044 	.word	0x00000044
     b98:	8e100e42 	.word	0x8e100e42
     b9c:	85028601 	.word	0x85028601
     ba0:	00048403 	.word	0x00048403
     ba4:	00000018 	.word	0x00000018
     ba8:	00000a38 	.word	0x00000a38
     bac:	08004414 	.word	0x08004414
     bb0:	00000038 	.word	0x00000038
     bb4:	8e100e42 	.word	0x8e100e42
     bb8:	85028601 	.word	0x85028601
     bbc:	00048403 	.word	0x00048403
     bc0:	00000018 	.word	0x00000018
     bc4:	00000a38 	.word	0x00000a38
     bc8:	0800444c 	.word	0x0800444c
     bcc:	00000048 	.word	0x00000048
     bd0:	8e100e42 	.word	0x8e100e42
     bd4:	85028601 	.word	0x85028601
     bd8:	00048403 	.word	0x00048403
     bdc:	00000014 	.word	0x00000014
     be0:	00000a38 	.word	0x00000a38
     be4:	08004494 	.word	0x08004494
     be8:	00000078 	.word	0x00000078
     bec:	8e080e42 	.word	0x8e080e42
     bf0:	00028401 	.word	0x00028401
     bf4:	00000014 	.word	0x00000014
     bf8:	00000a38 	.word	0x00000a38
     bfc:	0800450c 	.word	0x0800450c
     c00:	0000003c 	.word	0x0000003c
     c04:	8e080e42 	.word	0x8e080e42
     c08:	00028401 	.word	0x00028401
     c0c:	00000018 	.word	0x00000018
     c10:	00000a38 	.word	0x00000a38
     c14:	08004548 	.word	0x08004548
     c18:	00000048 	.word	0x00000048
     c1c:	8e0c0e42 	.word	0x8e0c0e42
     c20:	84028501 	.word	0x84028501
     c24:	100e4403 	.word	0x100e4403
     c28:	0000000c 	.word	0x0000000c
     c2c:	ffffffff 	.word	0xffffffff
     c30:	7c010001 	.word	0x7c010001
     c34:	000d0c0e 	.word	0x000d0c0e
     c38:	0000001c 	.word	0x0000001c
     c3c:	00000c28 	.word	0x00000c28
     c40:	08004590 	.word	0x08004590
     c44:	000000a6 	.word	0x000000a6
     c48:	8e140e42 	.word	0x8e140e42
     c4c:	86028701 	.word	0x86028701
     c50:	84048503 	.word	0x84048503
     c54:	200e5a05 	.word	0x200e5a05
     c58:	0000000c 	.word	0x0000000c
     c5c:	00000c28 	.word	0x00000c28
     c60:	08004638 	.word	0x08004638
     c64:	00000010 	.word	0x00000010
     c68:	0000000c 	.word	0x0000000c
     c6c:	00000c28 	.word	0x00000c28
     c70:	08004648 	.word	0x08004648
     c74:	0000000c 	.word	0x0000000c
     c78:	0000000c 	.word	0x0000000c
     c7c:	00000c28 	.word	0x00000c28
     c80:	08004654 	.word	0x08004654
     c84:	00000006 	.word	0x00000006
     c88:	0000000c 	.word	0x0000000c
     c8c:	00000c28 	.word	0x00000c28
     c90:	0800465c 	.word	0x0800465c
     c94:	0000000c 	.word	0x0000000c
     c98:	0000000c 	.word	0x0000000c
     c9c:	00000c28 	.word	0x00000c28
     ca0:	08004668 	.word	0x08004668
     ca4:	00000006 	.word	0x00000006
     ca8:	0000000c 	.word	0x0000000c
     cac:	00000c28 	.word	0x00000c28
     cb0:	08004670 	.word	0x08004670
     cb4:	00000004 	.word	0x00000004
     cb8:	0000000c 	.word	0x0000000c
     cbc:	00000c28 	.word	0x00000c28
     cc0:	08004674 	.word	0x08004674
     cc4:	00000004 	.word	0x00000004
     cc8:	0000000c 	.word	0x0000000c
     ccc:	00000c28 	.word	0x00000c28
     cd0:	08004678 	.word	0x08004678
     cd4:	0000000a 	.word	0x0000000a
     cd8:	0000000c 	.word	0x0000000c
     cdc:	00000c28 	.word	0x00000c28
     ce0:	08004684 	.word	0x08004684
     ce4:	00000004 	.word	0x00000004
     ce8:	0000000c 	.word	0x0000000c
     cec:	00000c28 	.word	0x00000c28
     cf0:	08004688 	.word	0x08004688
     cf4:	00000010 	.word	0x00000010
     cf8:	0000000c 	.word	0x0000000c
     cfc:	00000c28 	.word	0x00000c28
     d00:	08004698 	.word	0x08004698
     d04:	00000020 	.word	0x00000020
     d08:	0000000c 	.word	0x0000000c
     d0c:	00000c28 	.word	0x00000c28
     d10:	080046b8 	.word	0x080046b8
     d14:	0000000c 	.word	0x0000000c
     d18:	00000018 	.word	0x00000018
     d1c:	00000c28 	.word	0x00000c28
     d20:	080046c4 	.word	0x080046c4
     d24:	00000060 	.word	0x00000060
     d28:	8e0c0e42 	.word	0x8e0c0e42
     d2c:	84028501 	.word	0x84028501
     d30:	00000003 	.word	0x00000003
     d34:	00000014 	.word	0x00000014
     d38:	00000c28 	.word	0x00000c28
     d3c:	08004724 	.word	0x08004724
     d40:	00000034 	.word	0x00000034
     d44:	8e080e42 	.word	0x8e080e42
     d48:	00028401 	.word	0x00028401
     d4c:	00000014 	.word	0x00000014
     d50:	00000c28 	.word	0x00000c28
     d54:	08004758 	.word	0x08004758
     d58:	00000018 	.word	0x00000018
     d5c:	46040e42 	.word	0x46040e42
     d60:	018e080e 	.word	0x018e080e
     d64:	00000014 	.word	0x00000014
     d68:	00000c28 	.word	0x00000c28
     d6c:	08004770 	.word	0x08004770
     d70:	000000a8 	.word	0x000000a8
     d74:	44040e42 	.word	0x44040e42
     d78:	018e100e 	.word	0x018e100e
     d7c:	0000000c 	.word	0x0000000c
     d80:	ffffffff 	.word	0xffffffff
     d84:	7c010001 	.word	0x7c010001
     d88:	000d0c0e 	.word	0x000d0c0e
     d8c:	0000000c 	.word	0x0000000c
     d90:	00000d7c 	.word	0x00000d7c
     d94:	08004818 	.word	0x08004818
     d98:	00000034 	.word	0x00000034
     d9c:	0000000c 	.word	0x0000000c
     da0:	00000d7c 	.word	0x00000d7c
     da4:	0800484c 	.word	0x0800484c
     da8:	00000030 	.word	0x00000030
     dac:	0000000c 	.word	0x0000000c
     db0:	00000d7c 	.word	0x00000d7c
     db4:	0800487c 	.word	0x0800487c
     db8:	00000014 	.word	0x00000014
     dbc:	00000018 	.word	0x00000018
     dc0:	00000d7c 	.word	0x00000d7c
     dc4:	08004890 	.word	0x08004890
     dc8:	0000007c 	.word	0x0000007c
     dcc:	8e0c0e42 	.word	0x8e0c0e42
     dd0:	84028501 	.word	0x84028501
     dd4:	00000003 	.word	0x00000003
     dd8:	0000000c 	.word	0x0000000c
     ddc:	00000d7c 	.word	0x00000d7c
     de0:	0800490c 	.word	0x0800490c
     de4:	0000000c 	.word	0x0000000c
     de8:	0000000c 	.word	0x0000000c
     dec:	00000d7c 	.word	0x00000d7c
     df0:	08004918 	.word	0x08004918
     df4:	00000018 	.word	0x00000018
     df8:	0000000c 	.word	0x0000000c
     dfc:	00000d7c 	.word	0x00000d7c
     e00:	08004930 	.word	0x08004930
     e04:	00000024 	.word	0x00000024
     e08:	0000000c 	.word	0x0000000c
     e0c:	00000d7c 	.word	0x00000d7c
     e10:	08004954 	.word	0x08004954
     e14:	0000000c 	.word	0x0000000c
     e18:	0000000c 	.word	0x0000000c
     e1c:	00000d7c 	.word	0x00000d7c
     e20:	08004960 	.word	0x08004960
     e24:	00000018 	.word	0x00000018
     e28:	0000000c 	.word	0x0000000c
     e2c:	00000d7c 	.word	0x00000d7c
     e30:	08004978 	.word	0x08004978
     e34:	00000010 	.word	0x00000010
     e38:	0000000c 	.word	0x0000000c
     e3c:	00000d7c 	.word	0x00000d7c
     e40:	08004988 	.word	0x08004988
     e44:	00000024 	.word	0x00000024
     e48:	0000000c 	.word	0x0000000c
     e4c:	00000d7c 	.word	0x00000d7c
     e50:	080049ac 	.word	0x080049ac
     e54:	0000000c 	.word	0x0000000c
     e58:	0000000c 	.word	0x0000000c
     e5c:	00000d7c 	.word	0x00000d7c
     e60:	080049b8 	.word	0x080049b8
     e64:	00000014 	.word	0x00000014
     e68:	0000000c 	.word	0x0000000c
     e6c:	00000d7c 	.word	0x00000d7c
     e70:	080049cc 	.word	0x080049cc
     e74:	00000010 	.word	0x00000010
     e78:	0000000c 	.word	0x0000000c
     e7c:	00000d7c 	.word	0x00000d7c
     e80:	080049dc 	.word	0x080049dc
     e84:	00000010 	.word	0x00000010
     e88:	0000000c 	.word	0x0000000c
     e8c:	00000d7c 	.word	0x00000d7c
     e90:	080049ec 	.word	0x080049ec
     e94:	0000001c 	.word	0x0000001c
     e98:	0000000c 	.word	0x0000000c
     e9c:	00000d7c 	.word	0x00000d7c
     ea0:	08004a08 	.word	0x08004a08
     ea4:	00000028 	.word	0x00000028
     ea8:	00000014 	.word	0x00000014
     eac:	00000d7c 	.word	0x00000d7c
     eb0:	08004a30 	.word	0x08004a30
     eb4:	00000058 	.word	0x00000058
     eb8:	8e080e42 	.word	0x8e080e42
     ebc:	00028401 	.word	0x00028401
     ec0:	0000000c 	.word	0x0000000c
     ec4:	00000d7c 	.word	0x00000d7c
     ec8:	08004a88 	.word	0x08004a88
     ecc:	00000020 	.word	0x00000020
     ed0:	0000000c 	.word	0x0000000c
     ed4:	00000d7c 	.word	0x00000d7c
     ed8:	08004aa8 	.word	0x08004aa8
     edc:	00000018 	.word	0x00000018
     ee0:	0000000c 	.word	0x0000000c
     ee4:	00000d7c 	.word	0x00000d7c
     ee8:	08004ac0 	.word	0x08004ac0
     eec:	00000018 	.word	0x00000018
     ef0:	0000000c 	.word	0x0000000c
     ef4:	00000d7c 	.word	0x00000d7c
     ef8:	08004ad8 	.word	0x08004ad8
     efc:	00000020 	.word	0x00000020
     f00:	0000000c 	.word	0x0000000c
     f04:	00000d7c 	.word	0x00000d7c
     f08:	08004af8 	.word	0x08004af8
     f0c:	00000044 	.word	0x00000044
     f10:	0000000c 	.word	0x0000000c
     f14:	00000d7c 	.word	0x00000d7c
     f18:	08004b3c 	.word	0x08004b3c
     f1c:	00000014 	.word	0x00000014
     f20:	00000014 	.word	0x00000014
     f24:	00000d7c 	.word	0x00000d7c
     f28:	08004b50 	.word	0x08004b50
     f2c:	0000000c 	.word	0x0000000c
     f30:	42040e42 	.word	0x42040e42
     f34:	018e080e 	.word	0x018e080e
     f38:	00000014 	.word	0x00000014
     f3c:	00000d7c 	.word	0x00000d7c
     f40:	08004b5c 	.word	0x08004b5c
     f44:	0000000e 	.word	0x0000000e
     f48:	44040e42 	.word	0x44040e42
     f4c:	018e080e 	.word	0x018e080e
     f50:	00000014 	.word	0x00000014
     f54:	00000d7c 	.word	0x00000d7c
     f58:	08004b6c 	.word	0x08004b6c
     f5c:	0000000c 	.word	0x0000000c
     f60:	42040e42 	.word	0x42040e42
     f64:	018e080e 	.word	0x018e080e
     f68:	00000014 	.word	0x00000014
     f6c:	00000d7c 	.word	0x00000d7c
     f70:	08004b78 	.word	0x08004b78
     f74:	0000000c 	.word	0x0000000c
     f78:	42040e42 	.word	0x42040e42
     f7c:	018e080e 	.word	0x018e080e
     f80:	00000014 	.word	0x00000014
     f84:	00000d7c 	.word	0x00000d7c
     f88:	08004b84 	.word	0x08004b84
     f8c:	0000000c 	.word	0x0000000c
     f90:	42040e42 	.word	0x42040e42
     f94:	018e080e 	.word	0x018e080e
     f98:	00000014 	.word	0x00000014
     f9c:	00000d7c 	.word	0x00000d7c
     fa0:	08004b90 	.word	0x08004b90
     fa4:	0000000c 	.word	0x0000000c
     fa8:	42040e42 	.word	0x42040e42
     fac:	018e080e 	.word	0x018e080e
     fb0:	0000000c 	.word	0x0000000c
     fb4:	ffffffff 	.word	0xffffffff
     fb8:	7c010001 	.word	0x7c010001
     fbc:	000d0c0e 	.word	0x000d0c0e
     fc0:	0000000c 	.word	0x0000000c
     fc4:	00000fb0 	.word	0x00000fb0
     fc8:	08004b9c 	.word	0x08004b9c
     fcc:	0000000c 	.word	0x0000000c
     fd0:	0000000c 	.word	0x0000000c
     fd4:	00000fb0 	.word	0x00000fb0
     fd8:	08004ba8 	.word	0x08004ba8
     fdc:	0000000c 	.word	0x0000000c
     fe0:	0000000c 	.word	0x0000000c
     fe4:	00000fb0 	.word	0x00000fb0
     fe8:	08004bb4 	.word	0x08004bb4
     fec:	00000014 	.word	0x00000014
     ff0:	0000000c 	.word	0x0000000c
     ff4:	00000fb0 	.word	0x00000fb0
     ff8:	08004bc8 	.word	0x08004bc8
     ffc:	0000000c 	.word	0x0000000c
    1000:	0000000c 	.word	0x0000000c
    1004:	00000fb0 	.word	0x00000fb0
    1008:	08004bd4 	.word	0x08004bd4
    100c:	00000014 	.word	0x00000014
    1010:	0000000c 	.word	0x0000000c
    1014:	00000fb0 	.word	0x00000fb0
    1018:	08004be8 	.word	0x08004be8
    101c:	00000010 	.word	0x00000010
    1020:	00000014 	.word	0x00000014
    1024:	00000fb0 	.word	0x00000fb0
    1028:	08004bf8 	.word	0x08004bf8
    102c:	00000034 	.word	0x00000034
    1030:	44040e44 	.word	0x44040e44
    1034:	018e080e 	.word	0x018e080e
    1038:	00000014 	.word	0x00000014
    103c:	00000fb0 	.word	0x00000fb0
    1040:	08004c2c 	.word	0x08004c2c
    1044:	00000038 	.word	0x00000038
    1048:	44040e44 	.word	0x44040e44
    104c:	018e080e 	.word	0x018e080e
    1050:	00000014 	.word	0x00000014
    1054:	00000fb0 	.word	0x00000fb0
    1058:	08004c64 	.word	0x08004c64
    105c:	00000018 	.word	0x00000018
    1060:	8e080e42 	.word	0x8e080e42
    1064:	00028401 	.word	0x00028401
    1068:	0000000c 	.word	0x0000000c
    106c:	ffffffff 	.word	0xffffffff
    1070:	7c010001 	.word	0x7c010001
    1074:	000d0c0e 	.word	0x000d0c0e
    1078:	0000000c 	.word	0x0000000c
    107c:	00001068 	.word	0x00001068
    1080:	08004c7c 	.word	0x08004c7c
    1084:	00000040 	.word	0x00000040
    1088:	0000000c 	.word	0x0000000c
    108c:	00001068 	.word	0x00001068
    1090:	08004cbc 	.word	0x08004cbc
    1094:	00000034 	.word	0x00000034
    1098:	00000010 	.word	0x00000010
    109c:	00001068 	.word	0x00001068
    10a0:	08004cf0 	.word	0x08004cf0
    10a4:	00000030 	.word	0x00000030
    10a8:	00080e42 	.word	0x00080e42
    10ac:	0000000c 	.word	0x0000000c
    10b0:	00001068 	.word	0x00001068
    10b4:	08004d20 	.word	0x08004d20
    10b8:	00000014 	.word	0x00000014
    10bc:	0000000c 	.word	0x0000000c
    10c0:	00001068 	.word	0x00001068
    10c4:	08004d34 	.word	0x08004d34
    10c8:	0000000c 	.word	0x0000000c
    10cc:	0000000c 	.word	0x0000000c
    10d0:	00001068 	.word	0x00001068
    10d4:	08004d40 	.word	0x08004d40
    10d8:	00000014 	.word	0x00000014
    10dc:	0000000c 	.word	0x0000000c
    10e0:	00001068 	.word	0x00001068
    10e4:	08004d54 	.word	0x08004d54
    10e8:	0000000c 	.word	0x0000000c
    10ec:	0000000c 	.word	0x0000000c
    10f0:	00001068 	.word	0x00001068
    10f4:	08004d60 	.word	0x08004d60
    10f8:	00000014 	.word	0x00000014
    10fc:	0000000c 	.word	0x0000000c
    1100:	00001068 	.word	0x00001068
    1104:	08004d74 	.word	0x08004d74
    1108:	00000010 	.word	0x00000010
    110c:	0000000c 	.word	0x0000000c
    1110:	00001068 	.word	0x00001068
    1114:	08004d84 	.word	0x08004d84
    1118:	00000014 	.word	0x00000014
    111c:	0000000c 	.word	0x0000000c
    1120:	00001068 	.word	0x00001068
    1124:	08004d98 	.word	0x08004d98
    1128:	00000014 	.word	0x00000014
    112c:	0000000c 	.word	0x0000000c
    1130:	00001068 	.word	0x00001068
    1134:	08004dac 	.word	0x08004dac
    1138:	00000014 	.word	0x00000014
    113c:	0000000c 	.word	0x0000000c
    1140:	00001068 	.word	0x00001068
    1144:	08004dc0 	.word	0x08004dc0
    1148:	0000001c 	.word	0x0000001c
    114c:	0000000c 	.word	0x0000000c
    1150:	00001068 	.word	0x00001068
    1154:	08004ddc 	.word	0x08004ddc
    1158:	0000000c 	.word	0x0000000c
    115c:	0000000c 	.word	0x0000000c
    1160:	00001068 	.word	0x00001068
    1164:	08004de8 	.word	0x08004de8
    1168:	00000014 	.word	0x00000014
    116c:	0000000c 	.word	0x0000000c
    1170:	00001068 	.word	0x00001068
    1174:	08004dfc 	.word	0x08004dfc
    1178:	00000020 	.word	0x00000020
    117c:	0000000c 	.word	0x0000000c
    1180:	00001068 	.word	0x00001068
    1184:	08004e1c 	.word	0x08004e1c
    1188:	0000000c 	.word	0x0000000c
    118c:	0000000c 	.word	0x0000000c
    1190:	00001068 	.word	0x00001068
    1194:	08004e28 	.word	0x08004e28
    1198:	00000010 	.word	0x00000010
    119c:	0000000c 	.word	0x0000000c
    11a0:	00001068 	.word	0x00001068
    11a4:	08004e38 	.word	0x08004e38
    11a8:	0000000c 	.word	0x0000000c
    11ac:	0000000c 	.word	0x0000000c
    11b0:	00001068 	.word	0x00001068
    11b4:	08004e44 	.word	0x08004e44
    11b8:	000000b8 	.word	0x000000b8
    11bc:	0000000c 	.word	0x0000000c
    11c0:	00001068 	.word	0x00001068
    11c4:	08004efc 	.word	0x08004efc
    11c8:	0000001c 	.word	0x0000001c
    11cc:	0000000c 	.word	0x0000000c
    11d0:	00001068 	.word	0x00001068
    11d4:	08004f18 	.word	0x08004f18
    11d8:	0000001c 	.word	0x0000001c
    11dc:	0000000c 	.word	0x0000000c
    11e0:	00001068 	.word	0x00001068
    11e4:	08004f34 	.word	0x08004f34
    11e8:	0000001c 	.word	0x0000001c
    11ec:	0000000c 	.word	0x0000000c
    11f0:	00001068 	.word	0x00001068
    11f4:	08004f50 	.word	0x08004f50
    11f8:	0000001c 	.word	0x0000001c
    11fc:	0000000c 	.word	0x0000000c
    1200:	00001068 	.word	0x00001068
    1204:	08004f6c 	.word	0x08004f6c
    1208:	0000001c 	.word	0x0000001c
    120c:	0000000c 	.word	0x0000000c
    1210:	00001068 	.word	0x00001068
    1214:	08004f88 	.word	0x08004f88
    1218:	0000000c 	.word	0x0000000c
    121c:	0000000c 	.word	0x0000000c
    1220:	00001068 	.word	0x00001068
    1224:	08004f94 	.word	0x08004f94
    1228:	0000000c 	.word	0x0000000c
    122c:	0000000c 	.word	0x0000000c
    1230:	00001068 	.word	0x00001068
    1234:	08004fa0 	.word	0x08004fa0
    1238:	0000000c 	.word	0x0000000c
    123c:	0000000c 	.word	0x0000000c
    1240:	00001068 	.word	0x00001068
    1244:	08004fac 	.word	0x08004fac
    1248:	00000044 	.word	0x00000044
    124c:	0000000c 	.word	0x0000000c
    1250:	00001068 	.word	0x00001068
    1254:	08004ff0 	.word	0x08004ff0
    1258:	00000010 	.word	0x00000010
    125c:	0000000c 	.word	0x0000000c
    1260:	00001068 	.word	0x00001068
    1264:	08005000 	.word	0x08005000
    1268:	00000014 	.word	0x00000014
    126c:	0000000c 	.word	0x0000000c
    1270:	00001068 	.word	0x00001068
    1274:	08005014 	.word	0x08005014
    1278:	0000000c 	.word	0x0000000c
    127c:	0000000c 	.word	0x0000000c
    1280:	ffffffff 	.word	0xffffffff
    1284:	7c010001 	.word	0x7c010001
    1288:	000d0c0e 	.word	0x000d0c0e
    128c:	0000000c 	.word	0x0000000c
    1290:	0000127c 	.word	0x0000127c
    1294:	08005020 	.word	0x08005020
    1298:	0000001c 	.word	0x0000001c
    129c:	0000000c 	.word	0x0000000c
    12a0:	0000127c 	.word	0x0000127c
    12a4:	0800503c 	.word	0x0800503c
    12a8:	0000000c 	.word	0x0000000c
    12ac:	0000000c 	.word	0x0000000c
    12b0:	0000127c 	.word	0x0000127c
    12b4:	08005048 	.word	0x08005048
    12b8:	0000002c 	.word	0x0000002c
    12bc:	0000000c 	.word	0x0000000c
    12c0:	0000127c 	.word	0x0000127c
    12c4:	08005074 	.word	0x08005074
    12c8:	0000001c 	.word	0x0000001c
    12cc:	0000000c 	.word	0x0000000c
    12d0:	0000127c 	.word	0x0000127c
    12d4:	08005090 	.word	0x08005090
    12d8:	0000000c 	.word	0x0000000c
    12dc:	0000000c 	.word	0x0000000c
    12e0:	0000127c 	.word	0x0000127c
    12e4:	0800509c 	.word	0x0800509c
    12e8:	00000028 	.word	0x00000028
    12ec:	0000000c 	.word	0x0000000c
    12f0:	ffffffff 	.word	0xffffffff
    12f4:	7c010001 	.word	0x7c010001
    12f8:	000d0c0e 	.word	0x000d0c0e
    12fc:	00000010 	.word	0x00000010
    1300:	000012ec 	.word	0x000012ec
    1304:	080050c4 	.word	0x080050c4
    1308:	00000054 	.word	0x00000054
    130c:	00080e44 	.word	0x00080e44
    1310:	0000001c 	.word	0x0000001c
    1314:	000012ec 	.word	0x000012ec
    1318:	08005118 	.word	0x08005118
    131c:	000000b0 	.word	0x000000b0
    1320:	8e140e54 	.word	0x8e140e54
    1324:	86028701 	.word	0x86028701
    1328:	84048503 	.word	0x84048503
    132c:	200e7605 	.word	0x200e7605
    1330:	00000020 	.word	0x00000020
    1334:	000012ec 	.word	0x000012ec
    1338:	080051c8 	.word	0x080051c8
    133c:	000000b8 	.word	0x000000b8
    1340:	8e140e44 	.word	0x8e140e44
    1344:	86028701 	.word	0x86028701
    1348:	84048503 	.word	0x84048503
    134c:	0e400205 	.word	0x0e400205
    1350:	00000020 	.word	0x00000020
    1354:	00000020 	.word	0x00000020
    1358:	000012ec 	.word	0x000012ec
    135c:	08005280 	.word	0x08005280
    1360:	000000b4 	.word	0x000000b4
    1364:	8e140e44 	.word	0x8e140e44
    1368:	86028701 	.word	0x86028701
    136c:	84048503 	.word	0x84048503
    1370:	0e400205 	.word	0x0e400205
    1374:	00000020 	.word	0x00000020
    1378:	0000001c 	.word	0x0000001c
    137c:	000012ec 	.word	0x000012ec
    1380:	08005334 	.word	0x08005334
    1384:	00000094 	.word	0x00000094
    1388:	4e140e44 	.word	0x4e140e44
    138c:	018e280e 	.word	0x018e280e
    1390:	03860287 	.word	0x03860287
    1394:	05840485 	.word	0x05840485
    1398:	00000018 	.word	0x00000018
    139c:	000012ec 	.word	0x000012ec
    13a0:	080053c8 	.word	0x080053c8
    13a4:	0000016c 	.word	0x0000016c
    13a8:	8e0c0e44 	.word	0x8e0c0e44
    13ac:	84028501 	.word	0x84028501
    13b0:	00000003 	.word	0x00000003
    13b4:	0000001c 	.word	0x0000001c
    13b8:	000012ec 	.word	0x000012ec
    13bc:	08005534 	.word	0x08005534
    13c0:	0000015a 	.word	0x0000015a
    13c4:	8e140e44 	.word	0x8e140e44
    13c8:	86028701 	.word	0x86028701
    13cc:	84048503 	.word	0x84048503
    13d0:	00000005 	.word	0x00000005
    13d4:	0000000c 	.word	0x0000000c
    13d8:	000012ec 	.word	0x000012ec
    13dc:	08005690 	.word	0x08005690
    13e0:	00000022 	.word	0x00000022
    13e4:	0000000c 	.word	0x0000000c
    13e8:	000012ec 	.word	0x000012ec
    13ec:	080056b4 	.word	0x080056b4
    13f0:	00000016 	.word	0x00000016
    13f4:	0000000c 	.word	0x0000000c
    13f8:	000012ec 	.word	0x000012ec
    13fc:	080056cc 	.word	0x080056cc
    1400:	00000016 	.word	0x00000016
    1404:	0000000c 	.word	0x0000000c
    1408:	000012ec 	.word	0x000012ec
    140c:	080056e4 	.word	0x080056e4
    1410:	00000018 	.word	0x00000018
    1414:	0000000c 	.word	0x0000000c
    1418:	000012ec 	.word	0x000012ec
    141c:	080056fc 	.word	0x080056fc
    1420:	00000014 	.word	0x00000014
    1424:	0000000c 	.word	0x0000000c
    1428:	000012ec 	.word	0x000012ec
    142c:	08005710 	.word	0x08005710
    1430:	0000001a 	.word	0x0000001a
    1434:	0000000c 	.word	0x0000000c
    1438:	000012ec 	.word	0x000012ec
    143c:	0800572c 	.word	0x0800572c
    1440:	0000001c 	.word	0x0000001c
    1444:	0000000c 	.word	0x0000000c
    1448:	000012ec 	.word	0x000012ec
    144c:	08005748 	.word	0x08005748
    1450:	00000018 	.word	0x00000018
    1454:	0000000c 	.word	0x0000000c
    1458:	000012ec 	.word	0x000012ec
    145c:	08005760 	.word	0x08005760
    1460:	00000004 	.word	0x00000004
    1464:	0000000c 	.word	0x0000000c
    1468:	000012ec 	.word	0x000012ec
    146c:	08005764 	.word	0x08005764
    1470:	00000008 	.word	0x00000008
    1474:	0000000c 	.word	0x0000000c
    1478:	000012ec 	.word	0x000012ec
    147c:	0800576c 	.word	0x0800576c
    1480:	00000018 	.word	0x00000018
    1484:	0000000c 	.word	0x0000000c
    1488:	000012ec 	.word	0x000012ec
    148c:	08005784 	.word	0x08005784
    1490:	0000000e 	.word	0x0000000e
    1494:	0000000c 	.word	0x0000000c
    1498:	000012ec 	.word	0x000012ec
    149c:	08005794 	.word	0x08005794
    14a0:	0000001a 	.word	0x0000001a
    14a4:	00000014 	.word	0x00000014
    14a8:	000012ec 	.word	0x000012ec
    14ac:	080057b0 	.word	0x080057b0
    14b0:	00000092 	.word	0x00000092
    14b4:	8e080e42 	.word	0x8e080e42
    14b8:	00028401 	.word	0x00028401
    14bc:	0000000c 	.word	0x0000000c
    14c0:	000012ec 	.word	0x000012ec
    14c4:	08005844 	.word	0x08005844
    14c8:	00000028 	.word	0x00000028
    14cc:	0000000c 	.word	0x0000000c
    14d0:	000012ec 	.word	0x000012ec
    14d4:	0800586c 	.word	0x0800586c
    14d8:	00000022 	.word	0x00000022
    14dc:	0000000c 	.word	0x0000000c
    14e0:	000012ec 	.word	0x000012ec
    14e4:	08005890 	.word	0x08005890
    14e8:	00000018 	.word	0x00000018
    14ec:	0000000c 	.word	0x0000000c
    14f0:	000012ec 	.word	0x000012ec
    14f4:	080058a8 	.word	0x080058a8
    14f8:	00000006 	.word	0x00000006
    14fc:	0000000c 	.word	0x0000000c
    1500:	000012ec 	.word	0x000012ec
    1504:	080058b0 	.word	0x080058b0
    1508:	00000010 	.word	0x00000010
    150c:	0000000c 	.word	0x0000000c
    1510:	000012ec 	.word	0x000012ec
    1514:	080058c0 	.word	0x080058c0
    1518:	00000010 	.word	0x00000010
    151c:	00000018 	.word	0x00000018
    1520:	000012ec 	.word	0x000012ec
    1524:	080058d0 	.word	0x080058d0
    1528:	00000046 	.word	0x00000046
    152c:	8e0c0e46 	.word	0x8e0c0e46
    1530:	84028501 	.word	0x84028501
    1534:	00000003 	.word	0x00000003
    1538:	0000000c 	.word	0x0000000c
    153c:	000012ec 	.word	0x000012ec
    1540:	08005918 	.word	0x08005918
    1544:	00000010 	.word	0x00000010
    1548:	0000000c 	.word	0x0000000c
    154c:	000012ec 	.word	0x000012ec
    1550:	08005928 	.word	0x08005928
    1554:	00000014 	.word	0x00000014
    1558:	0000000c 	.word	0x0000000c
    155c:	000012ec 	.word	0x000012ec
    1560:	0800593c 	.word	0x0800593c
    1564:	00000010 	.word	0x00000010
    1568:	0000000c 	.word	0x0000000c
    156c:	000012ec 	.word	0x000012ec
    1570:	0800594c 	.word	0x0800594c
    1574:	00000014 	.word	0x00000014
    1578:	0000000c 	.word	0x0000000c
    157c:	000012ec 	.word	0x000012ec
    1580:	08005960 	.word	0x08005960
    1584:	0000001a 	.word	0x0000001a
    1588:	0000000c 	.word	0x0000000c
    158c:	000012ec 	.word	0x000012ec
    1590:	0800597c 	.word	0x0800597c
    1594:	0000001a 	.word	0x0000001a
    1598:	0000000c 	.word	0x0000000c
    159c:	000012ec 	.word	0x000012ec
    15a0:	08005998 	.word	0x08005998
    15a4:	0000001a 	.word	0x0000001a
    15a8:	0000000c 	.word	0x0000000c
    15ac:	000012ec 	.word	0x000012ec
    15b0:	080059b4 	.word	0x080059b4
    15b4:	0000001a 	.word	0x0000001a
    15b8:	0000000c 	.word	0x0000000c
    15bc:	000012ec 	.word	0x000012ec
    15c0:	080059d0 	.word	0x080059d0
    15c4:	00000010 	.word	0x00000010
    15c8:	0000000c 	.word	0x0000000c
    15cc:	000012ec 	.word	0x000012ec
    15d0:	080059e0 	.word	0x080059e0
    15d4:	00000014 	.word	0x00000014
    15d8:	0000000c 	.word	0x0000000c
    15dc:	000012ec 	.word	0x000012ec
    15e0:	080059f4 	.word	0x080059f4
    15e4:	00000010 	.word	0x00000010
    15e8:	0000000c 	.word	0x0000000c
    15ec:	000012ec 	.word	0x000012ec
    15f0:	08005a04 	.word	0x08005a04
    15f4:	00000014 	.word	0x00000014
    15f8:	0000000c 	.word	0x0000000c
    15fc:	000012ec 	.word	0x000012ec
    1600:	08005a18 	.word	0x08005a18
    1604:	00000010 	.word	0x00000010
    1608:	0000000c 	.word	0x0000000c
    160c:	000012ec 	.word	0x000012ec
    1610:	08005a28 	.word	0x08005a28
    1614:	00000014 	.word	0x00000014
    1618:	0000000c 	.word	0x0000000c
    161c:	000012ec 	.word	0x000012ec
    1620:	08005a3c 	.word	0x08005a3c
    1624:	00000010 	.word	0x00000010
    1628:	0000000c 	.word	0x0000000c
    162c:	000012ec 	.word	0x000012ec
    1630:	08005a4c 	.word	0x08005a4c
    1634:	00000014 	.word	0x00000014
    1638:	0000000c 	.word	0x0000000c
    163c:	000012ec 	.word	0x000012ec
    1640:	08005a60 	.word	0x08005a60
    1644:	00000010 	.word	0x00000010
    1648:	0000000c 	.word	0x0000000c
    164c:	000012ec 	.word	0x000012ec
    1650:	08005a70 	.word	0x08005a70
    1654:	00000010 	.word	0x00000010
    1658:	0000000c 	.word	0x0000000c
    165c:	000012ec 	.word	0x000012ec
    1660:	08005a80 	.word	0x08005a80
    1664:	00000010 	.word	0x00000010
    1668:	0000000c 	.word	0x0000000c
    166c:	000012ec 	.word	0x000012ec
    1670:	08005a90 	.word	0x08005a90
    1674:	00000010 	.word	0x00000010
    1678:	0000000c 	.word	0x0000000c
    167c:	000012ec 	.word	0x000012ec
    1680:	08005aa0 	.word	0x08005aa0
    1684:	00000010 	.word	0x00000010
    1688:	0000000c 	.word	0x0000000c
    168c:	000012ec 	.word	0x000012ec
    1690:	08005ab0 	.word	0x08005ab0
    1694:	00000010 	.word	0x00000010
    1698:	0000000c 	.word	0x0000000c
    169c:	000012ec 	.word	0x000012ec
    16a0:	08005ac0 	.word	0x08005ac0
    16a4:	00000014 	.word	0x00000014
    16a8:	0000000c 	.word	0x0000000c
    16ac:	000012ec 	.word	0x000012ec
    16b0:	08005ad4 	.word	0x08005ad4
    16b4:	00000014 	.word	0x00000014
    16b8:	0000000c 	.word	0x0000000c
    16bc:	000012ec 	.word	0x000012ec
    16c0:	08005ae8 	.word	0x08005ae8
    16c4:	00000014 	.word	0x00000014
    16c8:	0000000c 	.word	0x0000000c
    16cc:	000012ec 	.word	0x000012ec
    16d0:	08005afc 	.word	0x08005afc
    16d4:	00000014 	.word	0x00000014
    16d8:	0000000c 	.word	0x0000000c
    16dc:	000012ec 	.word	0x000012ec
    16e0:	08005b10 	.word	0x08005b10
    16e4:	00000014 	.word	0x00000014
    16e8:	0000000c 	.word	0x0000000c
    16ec:	000012ec 	.word	0x000012ec
    16f0:	08005b24 	.word	0x08005b24
    16f4:	00000020 	.word	0x00000020
    16f8:	0000000c 	.word	0x0000000c
    16fc:	000012ec 	.word	0x000012ec
    1700:	08005b44 	.word	0x08005b44
    1704:	00000020 	.word	0x00000020
    1708:	00000010 	.word	0x00000010
    170c:	000012ec 	.word	0x000012ec
    1710:	08005b64 	.word	0x08005b64
    1714:	00000068 	.word	0x00000068
    1718:	00080e4a 	.word	0x00080e4a
    171c:	0000000c 	.word	0x0000000c
    1720:	000012ec 	.word	0x000012ec
    1724:	08005bcc 	.word	0x08005bcc
    1728:	0000001a 	.word	0x0000001a
    172c:	0000000c 	.word	0x0000000c
    1730:	000012ec 	.word	0x000012ec
    1734:	08005be8 	.word	0x08005be8
    1738:	0000001a 	.word	0x0000001a
    173c:	0000000c 	.word	0x0000000c
    1740:	000012ec 	.word	0x000012ec
    1744:	08005c04 	.word	0x08005c04
    1748:	0000001a 	.word	0x0000001a
    174c:	0000000c 	.word	0x0000000c
    1750:	000012ec 	.word	0x000012ec
    1754:	08005c20 	.word	0x08005c20
    1758:	00000016 	.word	0x00000016
    175c:	0000000c 	.word	0x0000000c
    1760:	000012ec 	.word	0x000012ec
    1764:	08005c38 	.word	0x08005c38
    1768:	00000016 	.word	0x00000016
    176c:	0000000c 	.word	0x0000000c
    1770:	000012ec 	.word	0x000012ec
    1774:	08005c50 	.word	0x08005c50
    1778:	00000016 	.word	0x00000016
    177c:	0000000c 	.word	0x0000000c
    1780:	000012ec 	.word	0x000012ec
    1784:	08005c68 	.word	0x08005c68
    1788:	00000016 	.word	0x00000016
    178c:	0000000c 	.word	0x0000000c
    1790:	000012ec 	.word	0x000012ec
    1794:	08005c80 	.word	0x08005c80
    1798:	00000004 	.word	0x00000004
    179c:	0000000c 	.word	0x0000000c
    17a0:	000012ec 	.word	0x000012ec
    17a4:	08005c84 	.word	0x08005c84
    17a8:	00000004 	.word	0x00000004
    17ac:	0000000c 	.word	0x0000000c
    17b0:	000012ec 	.word	0x000012ec
    17b4:	08005c88 	.word	0x08005c88
    17b8:	00000004 	.word	0x00000004
    17bc:	0000000c 	.word	0x0000000c
    17c0:	000012ec 	.word	0x000012ec
    17c4:	08005c8c 	.word	0x08005c8c
    17c8:	00000004 	.word	0x00000004
    17cc:	0000000c 	.word	0x0000000c
    17d0:	000012ec 	.word	0x000012ec
    17d4:	08005c90 	.word	0x08005c90
    17d8:	00000004 	.word	0x00000004
    17dc:	0000000c 	.word	0x0000000c
    17e0:	000012ec 	.word	0x000012ec
    17e4:	08005c94 	.word	0x08005c94
    17e8:	00000006 	.word	0x00000006
    17ec:	0000000c 	.word	0x0000000c
    17f0:	000012ec 	.word	0x000012ec
    17f4:	08005c9c 	.word	0x08005c9c
    17f8:	00000016 	.word	0x00000016
    17fc:	0000000c 	.word	0x0000000c
    1800:	000012ec 	.word	0x000012ec
    1804:	08005cb4 	.word	0x08005cb4
    1808:	0000001a 	.word	0x0000001a
    180c:	0000000c 	.word	0x0000000c
    1810:	000012ec 	.word	0x000012ec
    1814:	08005cd0 	.word	0x08005cd0
    1818:	00000016 	.word	0x00000016
    181c:	0000000c 	.word	0x0000000c
    1820:	000012ec 	.word	0x000012ec
    1824:	08005ce8 	.word	0x08005ce8
    1828:	0000001a 	.word	0x0000001a
    182c:	0000000c 	.word	0x0000000c
    1830:	000012ec 	.word	0x000012ec
    1834:	08005d04 	.word	0x08005d04
    1838:	00000010 	.word	0x00000010
    183c:	0000000c 	.word	0x0000000c
    1840:	000012ec 	.word	0x000012ec
    1844:	08005d14 	.word	0x08005d14
    1848:	00000006 	.word	0x00000006
    184c:	0000000c 	.word	0x0000000c
    1850:	000012ec 	.word	0x000012ec
    1854:	08005d1c 	.word	0x08005d1c
    1858:	00000006 	.word	0x00000006
    185c:	0000000c 	.word	0x0000000c
    1860:	000012ec 	.word	0x000012ec
    1864:	08005d24 	.word	0x08005d24
    1868:	00000006 	.word	0x00000006
    186c:	0000000c 	.word	0x0000000c
    1870:	000012ec 	.word	0x000012ec
    1874:	08005d2c 	.word	0x08005d2c
    1878:	00000008 	.word	0x00000008
    187c:	0000000c 	.word	0x0000000c
    1880:	000012ec 	.word	0x000012ec
    1884:	08005d34 	.word	0x08005d34
    1888:	00000006 	.word	0x00000006
    188c:	0000000c 	.word	0x0000000c
    1890:	000012ec 	.word	0x000012ec
    1894:	5d3c      	.short	0x5d3c
    1896:	00          	.byte	0x00
    1897:	08          	.byte	0x08
    1898:	00000006 	.word	0x00000006
    189c:	0000000c 	.word	0x0000000c
    18a0:	000012ec 	.word	0x000012ec
    18a4:	08005d44 	.word	0x08005d44
    18a8:	0000000c 	.word	0x0000000c
    18ac:	0000000c 	.word	0x0000000c
    18b0:	000012ec 	.word	0x000012ec
    18b4:	08005d50 	.word	0x08005d50
    18b8:	0000000a 	.word	0x0000000a
    18bc:	0000000c 	.word	0x0000000c
    18c0:	000012ec 	.word	0x000012ec
    18c4:	08005d5c 	.word	0x08005d5c
    18c8:	00000018 	.word	0x00000018
    18cc:	0000000c 	.word	0x0000000c
    18d0:	000012ec 	.word	0x000012ec
    18d4:	08005d74 	.word	0x08005d74
    18d8:	0000000a 	.word	0x0000000a
    18dc:	00000014 	.word	0x00000014
    18e0:	000012ec 	.word	0x000012ec
    18e4:	08005d80 	.word	0x08005d80
    18e8:	000000cc 	.word	0x000000cc
    18ec:	44040e42 	.word	0x44040e42
    18f0:	018e100e 	.word	0x018e100e
    18f4:	0000000c 	.word	0x0000000c
    18f8:	ffffffff 	.word	0xffffffff
    18fc:	7c010001 	.word	0x7c010001
    1900:	000d0c0e 	.word	0x000d0c0e
    1904:	0000000c 	.word	0x0000000c
    1908:	000018f4 	.word	0x000018f4
    190c:	08005e4c 	.word	0x08005e4c
    1910:	0000001e 	.word	0x0000001e
    1914:	0000000c 	.word	0x0000000c
    1918:	000018f4 	.word	0x000018f4
    191c:	08005e6c 	.word	0x08005e6c
    1920:	00000028 	.word	0x00000028
    1924:	0000000c 	.word	0x0000000c
    1928:	000018f4 	.word	0x000018f4
    192c:	08005e94 	.word	0x08005e94
    1930:	0000000e 	.word	0x0000000e
    1934:	0000000c 	.word	0x0000000c
    1938:	000018f4 	.word	0x000018f4
    193c:	08005ea4 	.word	0x08005ea4
    1940:	0000001a 	.word	0x0000001a
    1944:	00000010 	.word	0x00000010
    1948:	000018f4 	.word	0x000018f4
    194c:	08005ec0 	.word	0x08005ec0
    1950:	0000003e 	.word	0x0000003e
    1954:	00080e4e 	.word	0x00080e4e
    1958:	0000000c 	.word	0x0000000c
    195c:	000018f4 	.word	0x000018f4
    1960:	08005f00 	.word	0x08005f00
    1964:	00000018 	.word	0x00000018
    1968:	0000000c 	.word	0x0000000c
    196c:	000018f4 	.word	0x000018f4
    1970:	08005f18 	.word	0x08005f18
    1974:	00000016 	.word	0x00000016
    1978:	0000000c 	.word	0x0000000c
    197c:	000018f4 	.word	0x000018f4
    1980:	08005f30 	.word	0x08005f30
    1984:	00000016 	.word	0x00000016
    1988:	0000000c 	.word	0x0000000c
    198c:	000018f4 	.word	0x000018f4
    1990:	08005f48 	.word	0x08005f48
    1994:	0000001a 	.word	0x0000001a
    1998:	0000000c 	.word	0x0000000c
    199c:	000018f4 	.word	0x000018f4
    19a0:	08005f64 	.word	0x08005f64
    19a4:	00000016 	.word	0x00000016
    19a8:	0000000c 	.word	0x0000000c
    19ac:	000018f4 	.word	0x000018f4
    19b0:	08005f7c 	.word	0x08005f7c
    19b4:	0000001a 	.word	0x0000001a
    19b8:	0000000c 	.word	0x0000000c
    19bc:	000018f4 	.word	0x000018f4
    19c0:	08005f98 	.word	0x08005f98
    19c4:	00000008 	.word	0x00000008
    19c8:	0000000c 	.word	0x0000000c
    19cc:	000018f4 	.word	0x000018f4
    19d0:	08005fa0 	.word	0x08005fa0
    19d4:	00000008 	.word	0x00000008
    19d8:	0000000c 	.word	0x0000000c
    19dc:	000018f4 	.word	0x000018f4
    19e0:	08005fa8 	.word	0x08005fa8
    19e4:	0000000c 	.word	0x0000000c
    19e8:	0000000c 	.word	0x0000000c
    19ec:	000018f4 	.word	0x000018f4
    19f0:	08005fb4 	.word	0x08005fb4
    19f4:	00000012 	.word	0x00000012
    19f8:	0000000c 	.word	0x0000000c
    19fc:	000018f4 	.word	0x000018f4
    1a00:	08005fc8 	.word	0x08005fc8
    1a04:	00000012 	.word	0x00000012
    1a08:	0000000c 	.word	0x0000000c
    1a0c:	000018f4 	.word	0x000018f4
    1a10:	08005fdc 	.word	0x08005fdc
    1a14:	0000001a 	.word	0x0000001a
    1a18:	0000000c 	.word	0x0000000c
    1a1c:	000018f4 	.word	0x000018f4
    1a20:	08005ff8 	.word	0x08005ff8
    1a24:	0000001a 	.word	0x0000001a
    1a28:	0000000c 	.word	0x0000000c
    1a2c:	000018f4 	.word	0x000018f4
    1a30:	08006014 	.word	0x08006014
    1a34:	0000001a 	.word	0x0000001a
    1a38:	0000000c 	.word	0x0000000c
    1a3c:	000018f4 	.word	0x000018f4
    1a40:	08006030 	.word	0x08006030
    1a44:	00000016 	.word	0x00000016
    1a48:	0000000c 	.word	0x0000000c
    1a4c:	000018f4 	.word	0x000018f4
    1a50:	08006048 	.word	0x08006048
    1a54:	0000001a 	.word	0x0000001a
    1a58:	0000000c 	.word	0x0000000c
    1a5c:	000018f4 	.word	0x000018f4
    1a60:	08006064 	.word	0x08006064
    1a64:	0000000c 	.word	0x0000000c
    1a68:	0000000c 	.word	0x0000000c
    1a6c:	000018f4 	.word	0x000018f4
    1a70:	08006070 	.word	0x08006070
    1a74:	0000000a 	.word	0x0000000a
    1a78:	0000000c 	.word	0x0000000c
    1a7c:	000018f4 	.word	0x000018f4
    1a80:	0800607c 	.word	0x0800607c
    1a84:	0000004a 	.word	0x0000004a
    1a88:	0000000c 	.word	0x0000000c
    1a8c:	000018f4 	.word	0x000018f4
    1a90:	080060c8 	.word	0x080060c8
    1a94:	00000010 	.word	0x00000010
    1a98:	0000001c 	.word	0x0000001c
    1a9c:	000018f4 	.word	0x000018f4
    1aa0:	080060d8 	.word	0x080060d8
    1aa4:	0000009c 	.word	0x0000009c
    1aa8:	8e100e54 	.word	0x8e100e54
    1aac:	85028601 	.word	0x85028601
    1ab0:	6c048403 	.word	0x6c048403
    1ab4:	0000300e 	.word	0x0000300e
    1ab8:	00000014 	.word	0x00000014
    1abc:	000018f4 	.word	0x000018f4
    1ac0:	08006174 	.word	0x08006174
    1ac4:	00000094 	.word	0x00000094
    1ac8:	44040e42 	.word	0x44040e42
    1acc:	018e100e 	.word	0x018e100e
    1ad0:	0000000c 	.word	0x0000000c
    1ad4:	ffffffff 	.word	0xffffffff
    1ad8:	7c010001 	.word	0x7c010001
    1adc:	000d0c0e 	.word	0x000d0c0e
    1ae0:	00000018 	.word	0x00000018
    1ae4:	00001ad0 	.word	0x00001ad0
    1ae8:	08006278 	.word	0x08006278
    1aec:	00000054 	.word	0x00000054
    1af0:	000d0946 	.word	0x000d0946
    1af4:	8e080e44 	.word	0x8e080e44
    1af8:	00028d01 	.word	0x00028d01
    1afc:	0000000c 	.word	0x0000000c
    1b00:	ffffffff 	.word	0xffffffff
    1b04:	7c010001 	.word	0x7c010001
    1b08:	000d0c0e 	.word	0x000d0c0e
    1b0c:	00000014 	.word	0x00000014
    1b10:	00001afc 	.word	0x00001afc
    1b14:	00000000 	.word	0x00000000
    1b18:	00000028 	.word	0x00000028
    1b1c:	4c040e44 	.word	0x4c040e44
    1b20:	018e080e 	.word	0x018e080e
    1b24:	0000000c 	.word	0x0000000c
    1b28:	ffffffff 	.word	0xffffffff
    1b2c:	7c010001 	.word	0x7c010001
    1b30:	000d0c0e 	.word	0x000d0c0e
    1b34:	0000000c 	.word	0x0000000c
    1b38:	00001b24 	.word	0x00001b24
    1b3c:	00000000 	.word	0x00000000
    1b40:	00000030 	.word	0x00000030
    1b44:	0000000c 	.word	0x0000000c
    1b48:	ffffffff 	.word	0xffffffff
    1b4c:	7c010001 	.word	0x7c010001
    1b50:	000d0c0e 	.word	0x000d0c0e
    1b54:	00000018 	.word	0x00000018
    1b58:	00001b44 	.word	0x00001b44
    1b5c:	00000000 	.word	0x00000000
    1b60:	00000048 	.word	0x00000048
    1b64:	8e100e44 	.word	0x8e100e44
    1b68:	85028601 	.word	0x85028601
    1b6c:	00048403 	.word	0x00048403
    1b70:	00000018 	.word	0x00000018
    1b74:	00001b44 	.word	0x00001b44
    1b78:	00000000 	.word	0x00000000
    1b7c:	00000080 	.word	0x00000080
    1b80:	8e100e44 	.word	0x8e100e44
    1b84:	85028601 	.word	0x85028601
    1b88:	00048403 	.word	0x00048403
    1b8c:	0000000c 	.word	0x0000000c
    1b90:	ffffffff 	.word	0xffffffff
    1b94:	7c010001 	.word	0x7c010001
    1b98:	000d0c0e 	.word	0x000d0c0e
    1b9c:	00000014 	.word	0x00000014
    1ba0:	00001b8c 	.word	0x00001b8c
    1ba4:	00000000 	.word	0x00000000
    1ba8:	000000d0 	.word	0x000000d0
    1bac:	85080e48 	.word	0x85080e48
    1bb0:	00028401 	.word	0x00028401
    1bb4:	0000000c 	.word	0x0000000c
    1bb8:	ffffffff 	.word	0xffffffff
    1bbc:	7c010001 	.word	0x7c010001
    1bc0:	000d0c0e 	.word	0x000d0c0e
    1bc4:	0000001c 	.word	0x0000001c
    1bc8:	00001bb4 	.word	0x00001bb4
    1bcc:	00000000 	.word	0x00000000
    1bd0:	0000009c 	.word	0x0000009c
    1bd4:	88140e48 	.word	0x88140e48
    1bd8:	86028701 	.word	0x86028701
    1bdc:	84048503 	.word	0x84048503
    1be0:	00000005 	.word	0x00000005
    1be4:	0000000c 	.word	0x0000000c
    1be8:	ffffffff 	.word	0xffffffff
    1bec:	7c010001 	.word	0x7c010001
    1bf0:	000d0c0e 	.word	0x000d0c0e
    1bf4:	00000024 	.word	0x00000024
    1bf8:	00001be4 	.word	0x00001be4
    1bfc:	00000000 	.word	0x00000000
    1c00:	0000010c 	.word	0x0000010c
    1c04:	8e240e44 	.word	0x8e240e44
    1c08:	8a028b01 	.word	0x8a028b01
    1c0c:	88048903 	.word	0x88048903
    1c10:	86068705 	.word	0x86068705
    1c14:	84088507 	.word	0x84088507
    1c18:	300e4c09 	.word	0x300e4c09

Disassembly of section .debug_str:

00000000 <.debug_str>:
       0:	20554e47 	subscs	r4, r5, r7, asr #28
       4:	2e342043 	cdpcs	0, 3, cr2, cr4, cr3, {2}
       8:	00302e33 	eorseq	r2, r0, r3, lsr lr
       c:	52454343 	subpl	r4, r5, #201326593	; 0xc000001
      10:	414d4400 	cmpmi	sp, r0, lsl #8
      14:	43430052 	movtmi	r0, #12370	; 0x3052
      18:	0031524d 	eorseq	r5, r1, sp, asr #4
      1c:	524d4343 	subpl	r4, sp, #201326593	; 0xc000001
      20:	77670032 	undefined
      24:	696d6954 	stmdbvs	sp!, {r2, r4, r6, r8, fp, sp, lr}^
      28:	6544676e 	strbvs	r6, [r4, #-1902]
      2c:	0079616c 	rsbseq	r6, r9, ip, ror #2
      30:	6e69616d 	powvsez	f6, f1, #5.0
      34:	6f687300 	svcvs	0x00687300
      38:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
      3c:	5200746e 	andpl	r7, r0, #1845493760	; 0x6e000000
      40:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
      44:	32444556 	subcc	r4, r4, #360710144	; 0x15800000
      48:	53455200 	movtpl	r5, #20992	; 0x5200
      4c:	45565245 	ldrbmi	r5, [r6, #-581]
      50:	5f003444 	svcpl	0x00003444
      54:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
      58:	4c45445f 	cfstrdmi	mvd4, [r5], {95}
      5c:	43005941 	movwmi	r5, #2369	; 0x941
      60:	00315243 	eorseq	r5, r1, r3, asr #4
      64:	32524343 	subscc	r4, r2, #201326593	; 0xc000001
      68:	52434300 	subpl	r4, r3, #0	; 0x0
      6c:	43430033 	movtmi	r0, #12339	; 0x3033
      70:	5f003452 	svcpl	0x00003452
      74:	4d49545f 	cfstrdmi	mvd5, [r9, #-380]
      78:	53495f32 	movtpl	r5, #40754	; 0x9f32
      7c:	58440052 	stmdapl	r4, {r1, r4, r6}^
      80:	58525f4c 	ldmdapl	r2, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^
      84:	6d6f635f 	stclvs	3, cr6, [pc, #-380]!
      88:	6675625f 	undefined
      8c:	75614200 	strbvc	r4, [r1, #-512]!
      90:	74617264 	strbtvc	r7, [r1], #-612
      94:	43505f65 	cmpmi	r0, #404	; 0x194
      98:	434d5300 	movtmi	r5, #54016	; 0xd300
      9c:	6e750052 	mrcvs	0, 3, r0, cr5, cr2, {2}
      a0:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
      a4:	63206465 	teqvs	r0, #1694498816	; 0x65000000
      a8:	00726168 	rsbseq	r6, r2, r8, ror #2
      ac:	45534552 	ldrbmi	r4, [r3, #-1362]
      b0:	44455652 	strbmi	r5, [r5], #-1618
      b4:	52003031 	andpl	r3, r0, #49	; 0x31
      b8:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
      bc:	31444556 	cmpcc	r4, r6, asr r5
      c0:	45520031 	ldrbmi	r0, [r2, #-49]
      c4:	56524553 	undefined
      c8:	32314445 	eorscc	r4, r1, #1157627904	; 0x45000000
      cc:	53455200 	movtpl	r5, #20992	; 0x5200
      d0:	45565245 	ldrbmi	r5, [r6, #-581]
      d4:	00333144 	eorseq	r3, r3, r4, asr #2
      d8:	45534552 	ldrbmi	r4, [r3, #-1362]
      dc:	44455652 	strbmi	r5, [r5], #-1618
      e0:	52003431 	andpl	r3, r0, #822083584	; 0x31000000
      e4:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
      e8:	31444556 	cmpcc	r4, r6, asr r5
      ec:	45520035 	ldrbmi	r0, [r2, #-53]
      f0:	56524553 	undefined
      f4:	36314445 	ldrtcc	r4, [r1], -r5, asr #8
      f8:	53455200 	movtpl	r5, #20992	; 0x5200
      fc:	45565245 	ldrbmi	r5, [r6, #-581]
     100:	00373144 	eorseq	r3, r7, r4, asr #2
     104:	45534552 	ldrbmi	r4, [r3, #-1362]
     108:	44455652 	strbmi	r5, [r5], #-1618
     10c:	52003831 	andpl	r3, r0, #3211264	; 0x310000
     110:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     114:	31444556 	cmpcc	r4, r6, asr r5
     118:	49440039 	stmdbmi	r4, {r0, r3, r4, r5}^
     11c:	73005245 	movwvc	r5, #581	; 0x245
     120:	74726f68 	ldrbtvc	r6, [r2], #-3944
     124:	736e7520 	cmnvc	lr, #134217728	; 0x8000000
     128:	656e6769 	strbvs	r6, [lr, #-1897]!
     12c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
     130:	44420074 	strbmi	r0, [r2], #-116
     134:	74005254 	strvc	r5, [r0], #-596
     138:	41706d65 	cmnmi	r0, r5, ror #26
     13c:	65724344 	ldrbvs	r4, [r2, #-836]!
     140:	45520073 	ldrbmi	r0, [r2, #-115]
     144:	56524553 	undefined
     148:	00304445 	eorseq	r4, r0, r5, asr #8
     14c:	45534552 	ldrbmi	r4, [r3, #-1362]
     150:	44455652 	strbmi	r5, [r5], #-1618
     154:	45520031 	ldrbmi	r0, [r2, #-49]
     158:	56524553 	undefined
     15c:	00334445 	eorseq	r4, r3, r5, asr #8
     160:	64756142 	ldrbtvs	r6, [r5], #-322
     164:	65746172 	ldrbvs	r6, [r4, #-370]!
     168:	4c58445f 	cfldrdmi	mvd4, [r8], {95}
     16c:	53455200 	movtpl	r5, #20992	; 0x5200
     170:	45565245 	ldrbmi	r5, [r6, #-581]
     174:	52003544 	andpl	r3, r0, #285212672	; 0x11000000
     178:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     17c:	36444556 	undefined
     180:	53455200 	movtpl	r5, #20992	; 0x5200
     184:	45565245 	ldrbmi	r5, [r6, #-581]
     188:	52003744 	andpl	r3, r0, #17825792	; 0x1100000
     18c:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     190:	38444556 	stmdacc	r4, {r1, r2, r4, r6, r8, sl, lr}^
     194:	53455200 	movtpl	r5, #20992	; 0x5200
     198:	45565245 	ldrbmi	r5, [r6, #-581]
     19c:	43003944 	movwmi	r3, #2372	; 0x944
     1a0:	73555c3a 	cmpvc	r5, #14848	; 0x3a00
     1a4:	5c737265 	lfmpl	f7, 2, [r3], #-404
     1a8:	74726f6d 	ldrbtvc	r6, [r2], #-3949
     1ac:	445c6e65 	ldrbmi	r6, [ip], #-3685
     1b0:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!
     1b4:	73746e65 	cmnvc	r4, #1616	; 0x650
     1b8:	646f4d5c 	strbtvs	r4, [pc], #3420	; 1c0 <_Minimum_Stack_Size+0xc0>
     1bc:	72616c75 	rsbvc	r6, r1, #29952	; 0x7500
     1c0:	626f7220 	rsbvs	r7, pc, #2	; 0x2
     1c4:	6369746f 	cmnvs	r9, #1862270976	; 0x6f000000
     1c8:	61545c73 	cmpvs	r4, r3, ror ip
     1cc:	5c316b73 	ldcpl	11, cr6, [r1], #-460
     1d0:	65656857 	strbvs	r6, [r5, #-2135]!
     1d4:	5264656c 	rsbpl	r6, r4, #452984832	; 0x1b000000
     1d8:	746f626f 	strbtvc	r6, [pc], #623	; 1e0 <_Minimum_Stack_Size+0xe0>
     1dc:	6f6d6552 	svcvs	0x006d6552
     1e0:	6f436574 	svcvs	0x00436574
     1e4:	6f72746e 	svcvs	0x0072746e
     1e8:	0031566c 	eorseq	r5, r1, ip, ror #12
     1ec:	2f505041 	svccs	0x00505041
     1f0:	2f637273 	svccs	0x00637273
     1f4:	6e69616d 	powvsez	f6, f1, #5.0
     1f8:	4900632e 	stmdbmi	r0, {r1, r2, r3, r5, r8, r9, sp, lr}
     1fc:	5f314332 	svcpl	0x00314332
     200:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^
     204:	61485152 	cmpvs	r8, r2, asr r1
     208:	656c646e 	strbvs	r6, [ip, #-1134]!
     20c:	50410072 	subpl	r0, r1, r2, ror r0
     210:	72732f50 	rsbsvc	r2, r3, #320	; 0x140
     214:	74732f63 	ldrbtvc	r2, [r3], #-3939
     218:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     21c:	5f783031 	svcpl	0x00783031
     220:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
     224:	4d495400 	cfstrdmi	mvd5, [r9]
     228:	52425f31 	subpl	r5, r2, #196	; 0xc4
     22c:	52495f4b 	subpl	r5, r9, #300	; 0x12c
     230:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     234:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     238:	4d495400 	cfstrdmi	mvd5, [r9]
     23c:	52545f31 	subspl	r5, r4, #196	; 0xc4
     240:	4f435f47 	svcmi	0x00435f47
     244:	52495f4d 	subpl	r5, r9, #308	; 0x134
     248:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     24c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     250:	61735500 	cmnvs	r3, r0, lsl #10
     254:	61466567 	cmpvs	r6, r7, ror #10
     258:	45746c75 	ldrbmi	r6, [r4, #-3189]!
     25c:	70656378 	rsbvc	r6, r5, r8, ror r3
     260:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     264:	414d4400 	cmpmi	sp, r0, lsl #8
     268:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     26c:	656e6e61 	strbvs	r6, [lr, #-3681]!
     270:	495f356c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, ip, sp}^
     274:	61485152 	cmpvs	r8, r2, asr r1
     278:	656c646e 	strbvs	r6, [ip, #-1134]!
     27c:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     280:	495f324d 	ldmdbmi	pc, {r0, r2, r3, r6, r9, ip, sp}^
     284:	61485152 	cmpvs	r8, r2, asr r1
     288:	656c646e 	strbvs	r6, [ip, #-1134]!
     28c:	54520072 	ldrbpl	r0, [r2], #-114
     290:	52495f43 	subpl	r5, r9, #268	; 0x10c
     294:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     298:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     29c:	4d495400 	cfstrdmi	mvd5, [r9]
     2a0:	52495f33 	subpl	r5, r9, #204	; 0xcc
     2a4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     2a8:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     2ac:	4d534600 	ldclmi	6, cr4, [r3]
     2b0:	52495f43 	subpl	r5, r9, #268	; 0x10c
     2b4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     2b8:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     2bc:	73795300 	cmnvc	r9, #0	; 0x0
     2c0:	6b636954 	blvs	18da818 <__Stack_Size+0x18da418>
     2c4:	646e6148 	strbtvs	r6, [lr], #-328
     2c8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     2cc:	344d4954 	strbcc	r4, [sp], #-2388
     2d0:	5152495f 	cmppl	r2, pc, asr r9
     2d4:	646e6148 	strbtvs	r6, [lr], #-328
     2d8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     2dc:	57425355 	smlsldpl	r5, r2, r5, r3
     2e0:	55656b61 	strbpl	r6, [r5, #-2913]!
     2e4:	52495f70 	subpl	r5, r9, #448	; 0x1c0
     2e8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     2ec:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     2f0:	4d495400 	cfstrdmi	mvd5, [r9]
     2f4:	52495f35 	subpl	r5, r9, #212	; 0xd4
     2f8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     2fc:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     300:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
     304:	52495f31 	subpl	r5, r9, #196	; 0xc4
     308:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     30c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     310:	73754200 	cmnvc	r5, #0	; 0x0
     314:	6c756146 	ldfvse	f6, [r5], #-280
     318:	63784574 	cmnvs	r8, #486539264	; 0x1d000000
     31c:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     320:	53006e6f 	movwpl	r6, #3695	; 0xe6f
     324:	5f324950 	svcpl	0x00324950
     328:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     32c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     330:	55007265 	strpl	r7, [r0, #-613]
     334:	485f4253 	ldmdami	pc, {r0, r1, r4, r6, r9, lr}^
     338:	41435f50 	cmpmi	r3, r0, asr pc
     33c:	58545f4e 	ldmdapl	r4, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     340:	5152495f 	cmppl	r2, pc, asr r9
     344:	646e6148 	strbtvs	r6, [lr], #-328
     348:	0072656c 	rsbseq	r6, r2, ip, ror #10
     34c:	33495053 	movtcc	r5, #36947	; 0x9053
     350:	5152495f 	cmppl	r2, pc, asr r9
     354:	646e6148 	strbtvs	r6, [lr], #-328
     358:	0072656c 	rsbseq	r6, r2, ip, ror #10
     35c:	5f445650 	svcpl	0x00445650
     360:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     364:	6c646e61 	stclvs	14, cr6, [r4], #-388
     368:	54007265 	strpl	r7, [r0], #-613
     36c:	5f314d49 	svcpl	0x00314d49
     370:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^
     374:	61485152 	cmpvs	r8, r2, asr r1
     378:	656c646e 	strbvs	r6, [ip, #-1134]!
     37c:	41550072 	cmpmi	r5, r2, ror r0
     380:	5f345452 	svcpl	0x00345452
     384:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     388:	6c646e61 	stclvs	14, cr6, [r4], #-388
     38c:	41007265 	tstmi	r0, r5, ror #4
     390:	5f314344 	svcpl	0x00314344
     394:	52495f32 	subpl	r5, r9, #200	; 0xc8
     398:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     39c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     3a0:	52415500 	subpl	r5, r1, #0	; 0x0
     3a4:	495f3554 	ldmdbmi	pc, {r2, r4, r6, r8, sl, ip, sp}^
     3a8:	61485152 	cmpvs	r8, r2, asr r1
     3ac:	656c646e 	strbvs	r6, [ip, #-1134]!
     3b0:	4d440072 	stclmi	0, cr0, [r4, #-456]
     3b4:	435f3241 	cmpmi	pc, #268435460	; 0x10000004
     3b8:	6e6e6168 	powvsez	f6, f6, #0.0
     3bc:	5f316c65 	svcpl	0x00316c65
     3c0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     3c4:	6c646e61 	stclvs	14, cr6, [r4], #-388
     3c8:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     3cc:	5f324332 	svcpl	0x00324332
     3d0:	495f5645 	ldmdbmi	pc, {r0, r2, r6, r9, sl, ip, lr}^
     3d4:	61485152 	cmpvs	r8, r2, asr r1
     3d8:	656c646e 	strbvs	r6, [ip, #-1134]!
     3dc:	4d440072 	stclmi	0, cr0, [r4, #-456]
     3e0:	435f3241 	cmpmi	pc, #268435460	; 0x10000004
     3e4:	6e6e6168 	powvsez	f6, f6, #0.0
     3e8:	5f326c65 	svcpl	0x00326c65
     3ec:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     3f0:	6c646e61 	stclvs	14, cr6, [r4], #-388
     3f4:	45007265 	strmi	r7, [r0, #-613]
     3f8:	31495458 	cmpcc	r9, r8, asr r4
     3fc:	5152495f 	cmppl	r2, pc, asr r9
     400:	646e6148 	strbtvs	r6, [lr], #-328
     404:	0072656c 	rsbseq	r6, r2, ip, ror #10
     408:	32414d44 	subcc	r4, r1, #4352	; 0x1100
     40c:	6168435f 	cmnvs	r8, pc, asr r3
     410:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     414:	52495f33 	subpl	r5, r9, #204	; 0xcc
     418:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     41c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     420:	54584500 	ldrbpl	r4, [r8], #-1280
     424:	495f3249 	ldmdbmi	pc, {r0, r3, r6, r9, ip, sp}^
     428:	61485152 	cmpvs	r8, r2, asr r1
     42c:	656c646e 	strbvs	r6, [ip, #-1134]!
     430:	4d440072 	stclmi	0, cr0, [r4, #-456]
     434:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     438:	6e6e6168 	powvsez	f6, f6, #0.0
     43c:	5f376c65 	svcpl	0x00376c65
     440:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     444:	6c646e61 	stclvs	14, cr6, [r4], #-388
     448:	53007265 	movwpl	r7, #613	; 0x265
     44c:	5f4f4944 	svcpl	0x004f4944
     450:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     454:	6c646e61 	stclvs	14, cr6, [r4], #-388
     458:	55007265 	strpl	r7, [r0, #-613]
     45c:	4c5f4253 	lfmmi	f4, 2, [pc], {83}
     460:	41435f50 	cmpmi	r3, r0, asr pc
     464:	58525f4e 	ldmdapl	r2, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     468:	52495f30 	subpl	r5, r9, #192	; 0xc0
     46c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     470:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     474:	43565300 	cmpmi	r6, #0	; 0x0
     478:	646e6148 	strbtvs	r6, [lr], #-328
     47c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     480:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     484:	52495f33 	subpl	r5, r9, #204	; 0xcc
     488:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     48c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     490:	54584500 	ldrbpl	r4, [r8], #-1280
     494:	355f3949 	ldrbcc	r3, [pc, #-2377]	; fffffb53 <SCS_BASE+0x1fff1b53>
     498:	5152495f 	cmppl	r2, pc, asr r9
     49c:	646e6148 	strbtvs	r6, [lr], #-328
     4a0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     4a4:	384d4954 	stmdacc	sp, {r2, r4, r6, r8, fp, lr}^
     4a8:	4752545f 	undefined
     4ac:	4d4f435f 	stclmi	3, cr4, [pc, #-380]
     4b0:	5152495f 	cmppl	r2, pc, asr r9
     4b4:	646e6148 	strbtvs	r6, [lr], #-328
     4b8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     4bc:	5f4e4143 	svcpl	0x004e4143
     4c0:	5f315852 	svcpl	0x00315852
     4c4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     4c8:	6c646e61 	stclvs	14, cr6, [r4], #-388
     4cc:	45007265 	strmi	r7, [r0, #-613]
     4d0:	34495458 	strbcc	r5, [r9], #-1112
     4d4:	5152495f 	cmppl	r2, pc, asr r9
     4d8:	646e6148 	strbtvs	r6, [lr], #-328
     4dc:	0072656c 	rsbseq	r6, r2, ip, ror #10
     4e0:	314d4954 	cmpcc	sp, r4, asr r9
     4e4:	5f50555f 	svcpl	0x0050555f
     4e8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     4ec:	6c646e61 	stclvs	14, cr6, [r4], #-388
     4f0:	48007265 	stmdami	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     4f4:	46647261 	strbtmi	r7, [r4], -r1, ror #4
     4f8:	746c7561 	strbtvc	r7, [ip], #-1377
     4fc:	65637845 	strbvs	r7, [r3, #-2117]!
     500:	6f697470 	svcvs	0x00697470
     504:	4352006e 	cmpmi	r2, #110	; 0x6e
     508:	52495f43 	subpl	r5, r9, #268	; 0x10c
     50c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     510:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     514:	414d4400 	cmpmi	sp, r0, lsl #8
     518:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     51c:	656e6e61 	strbvs	r6, [lr, #-3681]!
     520:	495f366c 	ldmdbmi	pc, {r2, r3, r5, r6, r9, sl, ip, sp}^
     524:	61485152 	cmpvs	r8, r2, asr r1
     528:	656c646e 	strbvs	r6, [ip, #-1134]!
     52c:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     530:	435f384d 	cmpmi	pc, #5046272	; 0x4d0000
     534:	52495f43 	subpl	r5, r9, #268	; 0x10c
     538:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     53c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     540:	44575700 	ldrbmi	r5, [r7], #-1792
     544:	52495f47 	subpl	r5, r9, #284	; 0x11c
     548:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     54c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     550:	4d415400 	cfstrdmi	mvd5, [r1]
     554:	5f524550 	svcpl	0x00524550
     558:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     55c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     560:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     564:	5f314332 	svcpl	0x00314332
     568:	495f5645 	ldmdbmi	pc, {r0, r2, r6, r9, sl, ip, lr}^
     56c:	61485152 	cmpvs	r8, r2, asr r1
     570:	656c646e 	strbvs	r6, [ip, #-1134]!
     574:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     578:	425f384d 	subsmi	r3, pc, #5046272	; 0x4d0000
     57c:	495f4b52 	ldmdbmi	pc, {r1, r4, r6, r8, r9, fp, lr}^
     580:	61485152 	cmpvs	r8, r2, asr r1
     584:	656c646e 	strbvs	r6, [ip, #-1134]!
     588:	4c460072 	mcrrmi	0, 7, r0, r6, cr2
     58c:	5f485341 	svcpl	0x00485341
     590:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     594:	6c646e61 	stclvs	14, cr6, [r4], #-388
     598:	54007265 	strpl	r7, [r0], #-613
     59c:	5f364d49 	svcpl	0x00364d49
     5a0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     5a4:	6c646e61 	stclvs	14, cr6, [r4], #-388
     5a8:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
     5ac:	6c414354 	mcrrvs	3, 5, r4, r1, cr4
     5b0:	5f6d7261 	svcpl	0x006d7261
     5b4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     5b8:	6c646e61 	stclvs	14, cr6, [r4], #-388
     5bc:	54007265 	strpl	r7, [r0], #-613
     5c0:	5f374d49 	svcpl	0x00374d49
     5c4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     5c8:	6c646e61 	stclvs	14, cr6, [r4], #-388
     5cc:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     5d0:	5f324332 	svcpl	0x00324332
     5d4:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^
     5d8:	61485152 	cmpvs	r8, r2, asr r1
     5dc:	656c646e 	strbvs	r6, [ip, #-1134]!
     5e0:	44410072 	strbmi	r0, [r1], #-114
     5e4:	495f3343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, ip, sp}^
     5e8:	61485152 	cmpvs	r8, r2, asr r1
     5ec:	656c646e 	strbvs	r6, [ip, #-1134]!
     5f0:	65440072 	strbvs	r0, [r4, #-114]
     5f4:	4d677562 	cfstr64mi	mvdx7, [r7, #-392]!
     5f8:	74696e6f 	strbtvc	r6, [r9], #-3695
     5fc:	5500726f 	strpl	r7, [r0, #-623]
     600:	54524153 	ldrbpl	r4, [r2], #-339
     604:	52495f31 	subpl	r5, r9, #196	; 0xc4
     608:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     60c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     610:	414d4400 	cmpmi	sp, r0, lsl #8
     614:	68435f32 	stmdavs	r3, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^
     618:	656e6e61 	strbvs	r6, [lr, #-3681]!
     61c:	355f346c 	ldrbcc	r3, [pc, #-1132]	; 1b8 <_Minimum_Stack_Size+0xb8>
     620:	5152495f 	cmppl	r2, pc, asr r9
     624:	646e6148 	strbtvs	r6, [lr], #-328
     628:	0072656c 	rsbseq	r6, r2, ip, ror #10
     62c:	646e6550 	strbtvs	r6, [lr], #-1360
     630:	00435653 	subeq	r5, r3, r3, asr r6
     634:	45494d4e 	strbmi	r4, [r9, #-3406]
     638:	70656378 	rsbvc	r6, r5, r8, ror r3
     63c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     640:	4d495400 	cfstrdmi	mvd5, [r9]
     644:	50555f38 	subspl	r5, r5, r8, lsr pc
     648:	5152495f 	cmppl	r2, pc, asr r9
     64c:	646e6148 	strbtvs	r6, [lr], #-328
     650:	0072656c 	rsbseq	r6, r2, ip, ror #10
     654:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     658:	495f3254 	ldmdbmi	pc, {r2, r4, r6, r9, ip, sp}^
     65c:	61485152 	cmpvs	r8, r2, asr r1
     660:	656c646e 	strbvs	r6, [ip, #-1134]!
     664:	4d440072 	stclmi	0, cr0, [r4, #-456]
     668:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     66c:	6e6e6168 	powvsez	f6, f6, #0.0
     670:	5f346c65 	svcpl	0x00346c65
     674:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     678:	6c646e61 	stclvs	14, cr6, [r4], #-388
     67c:	55007265 	strpl	r7, [r0, #-613]
     680:	54524153 	ldrbpl	r4, [r2], #-339
     684:	52495f33 	subpl	r5, r9, #204	; 0xcc
     688:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     68c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     690:	54584500 	ldrbpl	r4, [r8], #-1280
     694:	495f3049 	ldmdbmi	pc, {r0, r3, r6, ip, sp}^
     698:	61485152 	cmpvs	r8, r2, asr r1
     69c:	656c646e 	strbvs	r6, [ip, #-1134]!
     6a0:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
     6a4:	35314954 	ldrcc	r4, [r1, #-2388]!
     6a8:	5f30315f 	svcpl	0x0030315f
     6ac:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     6b0:	6c646e61 	stclvs	14, cr6, [r4], #-388
     6b4:	44007265 	strmi	r7, [r0], #-613
     6b8:	5f31414d 	svcpl	0x0031414d
     6bc:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     6c0:	316c656e 	cmncc	ip, lr, ror #10
     6c4:	5152495f 	cmppl	r2, pc, asr r9
     6c8:	646e6148 	strbtvs	r6, [lr], #-328
     6cc:	0072656c 	rsbseq	r6, r2, ip, ror #10
     6d0:	31414d44 	cmpcc	r1, r4, asr #26
     6d4:	6168435f 	cmnvs	r8, pc, asr r3
     6d8:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     6dc:	52495f32 	subpl	r5, r9, #200	; 0xc8
     6e0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     6e4:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     6e8:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
     6ec:	4543535f 	strbmi	r5, [r3, #-863]
     6f0:	5152495f 	cmppl	r2, pc, asr r9
     6f4:	646e6148 	strbtvs	r6, [lr], #-328
     6f8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     6fc:	31414d44 	cmpcc	r1, r4, asr #26
     700:	6168435f 	cmnvs	r8, pc, asr r3
     704:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     708:	52495f33 	subpl	r5, r9, #204	; 0xcc
     70c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     710:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     714:	6d654d00 	stclvs	13, cr4, [r5]
     718:	616e614d 	cmnvs	lr, sp, asr #2
     71c:	78456567 	stmdavc	r5, {r0, r1, r2, r5, r6, r8, sl, sp, lr}^
     720:	74706563 	ldrbtvc	r6, [r0], #-1379
     724:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     728:	4f495047 	svcmi	0x00495047
     72c:	6e69505f 	mcrvs	0, 3, r5, cr9, cr15, {2}
     730:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     734:	52495f43 	subpl	r5, r9, #268	; 0x10c
     738:	61684351 	cmnvs	r8, r1, asr r3
     73c:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     740:	00646d43 	rsbeq	r6, r4, r3, asr #26
     744:	2f505041 	svccs	0x00505041
     748:	2f637273 	svccs	0x00637273
     74c:	5f737973 	svcpl	0x00737973
     750:	74696e69 	strbtvc	r6, [r9], #-3689
     754:	4400632e 	strmi	r6, [r0], #-814
     758:	42415349 	submi	r5, r1, #603979777	; 0x24000001
     75c:	4700454c 	strmi	r4, [r0, -ip, asr #10]
     760:	5f4f4950 	svcpl	0x004f4950
     764:	65646f4d 	strbvs	r6, [r4, #-3917]!
     768:	5f46415f 	svcpl	0x0046415f
     76c:	53005050 	movwpl	r5, #80	; 0x50
     770:	45434355 	strbmi	r4, [r3, #-853]
     774:	45005353 	strmi	r5, [r0, #-851]
     778:	4c42414e 	stfmie	f4, [r2], {78}
     77c:	53480045 	movtpl	r0, #32837	; 0x8045
     780:	61745345 	cmnvs	r4, r5, asr #6
     784:	70557472 	subsvc	r7, r5, r2, ror r4
     788:	74617453 	strbtvc	r7, [r1], #-1107
     78c:	45007375 	strmi	r7, [r0, #-885]
     790:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
     794:	74617453 	strbtvc	r7, [r1], #-1107
     798:	4e007375 	mcrmi	3, 0, r7, cr0, cr5, {3}
     79c:	5f434956 	svcpl	0x00434956
     7a0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     7a4:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     7a8:	6f697461 	svcvs	0x00697461
     7ac:	5342006e 	movtpl	r0, #8302	; 0x206e
     7b0:	52005252 	andpl	r5, r0, #536870917	; 0x20000005
     7b4:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
     7b8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     7bc:	61727567 	cmnvs	r2, r7, ror #10
     7c0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     7c4:	52524500 	subspl	r4, r2, #0	; 0x0
     7c8:	4700524f 	strmi	r5, [r0, -pc, asr #4]
     7cc:	5f4f4950 	svcpl	0x004f4950
     7d0:	65657053 	strbvs	r7, [r5, #-83]!
     7d4:	30315f64 	eorscc	r5, r1, r4, ror #30
     7d8:	007a484d 	rsbseq	r4, sl, sp, asr #16
     7dc:	4f495047 	svcmi	0x00495047
     7e0:	646f4d5f 	strbtvs	r4, [pc], #3423	; 7e8 <__Stack_Size+0x3e8>
     7e4:	754f5f65 	strbvc	r5, [pc, #-3941]	; fffff887 <SCS_BASE+0x1fff1887>
     7e8:	444f5f74 	strbmi	r5, [pc], #3956	; 7f0 <__Stack_Size+0x3f0>
     7ec:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     7f0:	70535f4f 	subsvc	r5, r3, pc, asr #30
     7f4:	5f646565 	svcpl	0x00646565
     7f8:	7a484d32 	bvc	1213cc8 <__Stack_Size+0x12138c8>
     7fc:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     800:	6f435f4f 	svcvs	0x00435f4f
     804:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     808:	74617275 	strbtvc	r7, [r1], #-629
     80c:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     810:	4f495047 	svcmi	0x00495047
     814:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     818:	70795474 	rsbsvc	r5, r9, r4, ror r4
     81c:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     820:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     824:	52495f43 	subpl	r5, r9, #268	; 0x10c
     828:	61684351 	cmnvs	r8, r1, asr r3
     82c:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     830:	65657250 	strbvs	r7, [r5, #-592]!
     834:	6974706d 	ldmdbvs	r4!, {r0, r2, r3, r5, r6, ip, sp, lr}^
     838:	72506e6f 	subsvc	r6, r0, #1776	; 0x6f0
     83c:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
     840:	47007974 	smlsdxmi	r0, r4, r9, r7
     844:	5f4f4950 	svcpl	0x004f4950
     848:	65657053 	strbvs	r7, [r5, #-83]!
     84c:	6e490064 	cdpvs	0, 4, cr0, cr9, cr4, {3}
     850:	545f7469 	ldrbpl	r7, [pc], #1129	; 858 <__Stack_Size+0x458>
     854:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
     858:	564e0032 	undefined
     85c:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^
     860:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
     864:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
     868:	65727574 	ldrbvs	r7, [r2, #-1396]!
     86c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     870:	52495f43 	subpl	r5, r9, #268	; 0x10c
     874:	61684351 	cmnvs	r8, r1, asr r3
     878:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     87c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     880:	52495f43 	subpl	r5, r9, #268	; 0x10c
     884:	61684351 	cmnvs	r8, r1, asr r3
     888:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     88c:	50627553 	rsbpl	r7, r2, r3, asr r5
     890:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
     894:	00797469 	rsbseq	r7, r9, r9, ror #8
     898:	4f495047 	svcmi	0x00495047
     89c:	646f4d5f 	strbtvs	r4, [pc], #3423	; 8a4 <__Stack_Size+0x4a4>
     8a0:	50495f65 	subpl	r5, r9, r5, ror #30
     8a4:	50470055 	subpl	r0, r7, r5, asr r0
     8a8:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]
     8ac:	5f65646f 	svcpl	0x0065646f
     8b0:	004e4941 	subeq	r4, lr, r1, asr #18
     8b4:	4f495047 	svcmi	0x00495047
     8b8:	646f4d5f 	strbtvs	r4, [pc], #3423	; 8c0 <__Stack_Size+0x4c0>
     8bc:	50495f65 	subpl	r5, r9, r5, ror #30
     8c0:	50470044 	subpl	r0, r7, r4, asr #32
     8c4:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]
     8c8:	0065646f 	rsbeq	r6, r5, pc, ror #8
     8cc:	4f495047 	svcmi	0x00495047
     8d0:	65657053 	strbvs	r7, [r5, #-83]!
     8d4:	79545f64 	ldmdbvc	r4, {r2, r5, r6, r8, r9, sl, fp, ip, lr}^
     8d8:	65446570 	strbvs	r6, [r4, #-1392]
     8dc:	75460066 	strbvc	r0, [r6, #-102]
     8e0:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
     8e4:	6c616e6f 	stclvs	14, cr6, [r1], #-444
     8e8:	74617453 	strbtvc	r7, [r1], #-1107
     8ec:	564e0065 	strbpl	r0, [lr], -r5, rrx
     8f0:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^
     8f4:	5474696e 	ldrbtpl	r6, [r4], #-2414
     8f8:	44657079 	strbtmi	r7, [r5], #-121
     8fc:	47006665 	strmi	r6, [r0, -r5, ror #12]
     900:	5f4f4950 	svcpl	0x004f4950
     904:	65646f4d 	strbvs	r6, [r4, #-3917]!
     908:	74754f5f 	ldrbtvc	r4, [r5], #-3935
     90c:	0050505f 	subseq	r5, r0, pc, asr r0
     910:	4f495047 	svcmi	0x00495047
     914:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     918:	72745374 	rsbsvc	r5, r4, #-805306367	; 0xd0000001
     91c:	75746375 	ldrbvc	r6, [r4, #-885]!
     920:	47006572 	smlsdxmi	r0, r2, r5, r6
     924:	5f4f4950 	svcpl	0x004f4950
     928:	65657053 	strbvs	r7, [r5, #-83]!
     92c:	30355f64 	eorscc	r5, r5, r4, ror #30
     930:	007a484d 	rsbseq	r4, sl, sp, asr #16
     934:	54737953 	ldrbtpl	r7, [r3], #-2387
     938:	5f6b6369 	svcpl	0x006b6369
     93c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     940:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     944:	6f697461 	svcvs	0x00697461
     948:	5047006e 	subpl	r0, r7, lr, rrx
     94c:	6f4d4f49 	svcvs	0x004d4f49
     950:	545f6564 	ldrbpl	r6, [pc], #1380	; 958 <__Stack_Size+0x558>
     954:	44657079 	strbtmi	r7, [r5], #-121
     958:	47006665 	strmi	r6, [r0, -r5, ror #12]
     95c:	5f4f4950 	svcpl	0x004f4950
     960:	65646f4d 	strbvs	r6, [r4, #-3917]!
     964:	5f4e495f 	svcpl	0x004e495f
     968:	414f4c46 	cmpmi	pc, r6, asr #24
     96c:	474e4954 	smlsldmi	r4, lr, r4, r9
     970:	4b434c00 	blmi	10d3978 <__Stack_Size+0x10d3578>
     974:	50470052 	subpl	r0, r7, r2, asr r0
     978:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]
     97c:	5f65646f 	svcpl	0x0065646f
     980:	4f5f4641 	svcmi	0x005f4641
     984:	78540044 	ldmdavc	r4, {r2, r6}^
     988:	61727241 	cmnvs	r2, r1, asr #4
     98c:	77670079 	undefined
     990:	43736d31 	cmnmi	r3, #3136	; 0xc40
     994:	746e756f 	strbtvc	r7, [lr], #-1391
     998:	6d007265 	sfmvs	f7, 4, [r0, #-404]
     99c:	616c6544 	cmnvs	ip, r4, asr #10
     9a0:	53550079 	cmppl	r5, #121	; 0x79
     9a4:	5f545241 	svcpl	0x00545241
     9a8:	69726150 	ldmdbvs	r2!, {r4, r6, r8, sp, lr}^
     9ac:	55007974 	strpl	r7, [r0, #-2420]
     9b0:	54524153 	ldrbpl	r4, [r2], #-339
     9b4:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     9b8:	70795474 	rsbsvc	r5, r9, r4, ror r4
     9bc:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     9c0:	44785400 	ldrbtmi	r5, [r8], #-1024
     9c4:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
     9c8:	5000676e 	andpl	r6, r0, lr, ror #14
     9cc:	61645f43 	cmnvs	r4, r3, asr #30
     9d0:	725f6174 	subsvc	r6, pc, #29	; 0x1d
     9d4:	55007964 	strpl	r7, [r0, #-2404]
     9d8:	54524153 	ldrbpl	r4, [r2], #-339
     9dc:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     9e0:	72745374 	rsbsvc	r5, r4, #-805306367	; 0xd0000001
     9e4:	75746375 	ldrbvc	r6, [r4, #-885]!
     9e8:	47006572 	smlsdxmi	r0, r2, r5, r6
     9ec:	00525054 	subseq	r5, r2, r4, asr r0
     9f0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     9f4:	61485f54 	cmpvs	r8, r4, asr pc
     9f8:	61776472 	cmnvs	r7, r2, ror r4
     9fc:	6c466572 	cfstr64vs	mvdx6, [r6], {114}
     a00:	6f43776f 	svcvs	0x0043776f
     a04:	6f72746e 	svcvs	0x0072746e
     a08:	5355006c 	cmppl	r5, #108	; 0x6c
     a0c:	5f545241 	svcpl	0x00545241
     a10:	64726f57 	ldrbtvs	r6, [r2], #-3927
     a14:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
     a18:	75006874 	strvc	r6, [r0, #-2164]
     a1c:	616c6544 	cmnvs	ip, r4, asr #10
     a20:	53550079 	cmppl	r5, #121	; 0x79
     a24:	5f545241 	svcpl	0x00545241
     a28:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     a2c:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     a30:	6f697461 	svcvs	0x00697461
     a34:	6162006e 	cmnvs	r2, lr, rrx
     a38:	61726475 	cmnvs	r2, r5, ror r4
     a3c:	50006574 	andpl	r6, r0, r4, ror r5
     a40:	0054524f 	subseq	r5, r4, pc, asr #4
     a44:	43505f5f 	cmpmi	r0, #380	; 0x17c
     a48:	6d6f635f 	stclvs	3, cr6, [pc, #-380]!
     a4c:	5f58525f 	svcpl	0x0058525f
     a50:	00525349 	subseq	r5, r2, r9, asr #6
     a54:	64785462 	ldrbtvs	r5, [r8], #-1122
     a58:	61746144 	cmnvs	r4, r4, asr #2
     a5c:	61446200 	cmpvs	r4, r0, lsl #4
     a60:	55006174 	strpl	r6, [r0, #-372]
     a64:	54524153 	ldrbpl	r4, [r2], #-339
     a68:	7561425f 	strbvc	r4, [r1, #-607]!
     a6c:	74615264 	strbtvc	r5, [r1], #-612
     a70:	53550065 	cmppl	r5, #101	; 0x65
     a74:	5f545241 	svcpl	0x00545241
     a78:	706f7453 	rsbvc	r7, pc, r3, asr r4
     a7c:	73746942 	cmnvc	r4, #1081344	; 0x108000
     a80:	50504100 	subspl	r4, r0, r0, lsl #2
     a84:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     a88:	5f43502f 	svcpl	0x0043502f
     a8c:	2e6d6f43 	cdpcs	15, 6, cr6, cr13, cr3, {2}
     a90:	78540063 	ldmdavc	r4, {r0, r1, r5, r6}^
     a94:	74794244 	ldrbtvc	r4, [r9], #-580
     a98:	43505f65 	cmpmi	r0, #404	; 0x194
     a9c:	41535500 	cmpmi	r3, r0, lsl #10
     aa0:	4d5f5452 	cfldrdmi	mvd5, [pc, #-328]
     aa4:	0065646f 	rsbeq	r6, r5, pc, ror #8
     aa8:	525f4350 	subspl	r4, pc, #1073741825	; 0x40000001
     aac:	75625f58 	strbvc	r5, [r2, #-3928]!
     ab0:	695f6666 	ldmdbvs	pc, {r1, r2, r5, r6, r9, sl, sp, lr}^
     ab4:	7865646e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^
     ab8:	5f435000 	svcpl	0x00435000
     abc:	635f5852 	cmpvs	pc, #5373952	; 0x520000
     ac0:	625f6d6f 	subsvs	r6, pc, #7104	; 0x1bc0
     ac4:	6e006675 	mcrvs	6, 0, r6, cr0, cr5, {3}
     ac8:	656d6954 	strbvs	r6, [sp, #-2388]!
     acc:	4c584400 	cfldrdmi	mvd4, [r8], {0}
     ad0:	5f58525f 	svcpl	0x0058525f
     ad4:	65746e69 	ldrbvs	r6, [r4, #-3689]!
     ad8:	70757272 	rsbsvc	r7, r5, r2, ror r2
     adc:	58440074 	stmdapl	r4, {r2, r4, r5, r6}^
     ae0:	65725f4c 	ldrbvs	r5, [r2, #-3916]!
     ae4:	625f6461 	subsvs	r6, pc, #1627389952	; 0x61000000
     ae8:	00657479 	rsbeq	r7, r5, r9, ror r4
     aec:	5f4c5844 	svcpl	0x004c5844
     af0:	625f5854 	subsvs	r5, pc, #5505024	; 0x540000
     af4:	5f666675 	svcpl	0x00666675
     af8:	65646e69 	strbvs	r6, [r4, #-3689]!
     afc:	58440078 	stmdapl	r4, {r3, r4, r5, r6}^
     b00:	58545f4c 	ldmdapl	r4, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     b04:	65686300 	strbvs	r6, [r8, #-768]!
     b08:	75736b63 	ldrbvc	r6, [r3, #-2915]!
     b0c:	5844006d 	stmdapl	r4, {r0, r2, r3, r5, r6}^
     b10:	6e695f4c 	cdpvs	15, 6, cr5, cr9, cr12, {2}
     b14:	62007469 	andvs	r7, r0, #1761607680	; 0x69000000
     b18:	00647561 	rsbeq	r7, r4, r1, ror #10
     b1c:	5f4c5844 	svcpl	0x004c5844
     b20:	625f5852 	subsvs	r5, pc, #5373952	; 0x520000
     b24:	5f666675 	svcpl	0x00666675
     b28:	65646e69 	strbvs	r6, [r4, #-3689]!
     b2c:	58440078 	stmdapl	r4, {r3, r4, r5, r6}^
     b30:	65735f4c 	ldrbvs	r5, [r3, #-3916]!
     b34:	775f646e 	ldrbvc	r6, [pc, -lr, ror #8]
     b38:	0064726f 	rsbeq	r7, r4, pc, ror #4
     b3c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     b40:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
     b44:	75676966 	strbvc	r6, [r7, #-2406]!
     b48:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     b4c:	44006e6f 	strmi	r6, [r0], #-3695
     b50:	545f4c58 	ldrbpl	r4, [pc], #3160	; b58 <__Stack_Size+0x758>
     b54:	6f635f58 	svcvs	0x00635f58
     b58:	75625f6d 	strbvc	r5, [r2, #-3949]!
     b5c:	65640066 	strbvs	r0, [r4, #-102]!
     b60:	00644976 	rsbeq	r4, r4, r6, ror r9
     b64:	2f505041 	svccs	0x00505041
     b68:	2f637273 	svccs	0x00637273
     b6c:	2e4c5844 	cdpcs	8, 4, cr5, cr12, cr4, {2}
     b70:	6e690063 	cdpvs	0, 6, cr0, cr9, cr3, {3}
     b74:	6d5f7469 	cfldrdvs	mvd7, [pc, #-420]
     b78:	726f746f 	rsbvc	r7, pc, #1862270976	; 0x6f000000
     b7c:	65740073 	ldrbvs	r0, [r4, #-115]!
     b80:	6d00706d 	stcvs	0, cr7, [r0, #-436]
     b84:	5f65766f 	svcpl	0x0065766f
     b88:	6b636162 	blvs	18d9118 <__Stack_Size+0x18d8d18>
     b8c:	64726177 	ldrbtvs	r6, [r2], #-375
     b90:	766f6d00 	strbtvc	r6, [pc], -r0, lsl #26
     b94:	656c5f65 	strbvs	r5, [ip, #-3941]!
     b98:	6d007466 	cfstrsvs	mvf7, [r0, #-408]
     b9c:	5f65766f 	svcpl	0x0065766f
     ba0:	68676972 	stmdavs	r7!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     ba4:	6f6d0074 	svcvs	0x006d0074
     ba8:	665f6576 	undefined
     bac:	6177726f 	cmnvs	r7, pc, ror #4
     bb0:	6f006472 	svcvs	0x00006472
     bb4:	735f646c 	cmpvc	pc, #1811939328	; 0x6c000000
     bb8:	64656570 	strbtvs	r6, [r5], #-1392
     bbc:	74657300 	strbtvc	r7, [r5], #-768
     bc0:	5f52495f 	svcpl	0x0052495f
     bc4:	69736f70 	ldmdbvs	r3!, {r4, r5, r6, r8, r9, sl, fp, sp, lr}^
     bc8:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     bcc:	50504100 	subspl	r4, r0, r0, lsl #2
     bd0:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     bd4:	746f4d2f 	strbtvc	r4, [pc], #3375	; bdc <__Stack_Size+0x7dc>
     bd8:	6f43726f 	svcvs	0x0043726f
     bdc:	6f72746e 	svcvs	0x0072746e
     be0:	00632e6c 	rsbeq	r2, r3, ip, ror #28
     be4:	2f505041 	svccs	0x00505041
     be8:	2f637273 	svccs	0x00637273
     bec:	2e434441 	cdpcs	4, 4, cr4, cr3, cr1, {2}
     bf0:	44410063 	strbmi	r0, [r1], #-99
     bf4:	6f435f43 	svcvs	0x00435f43
     bf8:	6e69746e 	cdpvs	4, 6, cr7, cr9, cr14, {3}
     bfc:	73756f75 	cmnvc	r5, #468	; 0x1d4
     c00:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     c04:	65646f4d 	strbvs	r6, [r4, #-3917]!
     c08:	43444100 	movtmi	r4, #16640	; 0x4100
     c0c:	006d756e 	rsbeq	r7, sp, lr, ror #10
     c10:	5f434441 	svcpl	0x00434441
     c14:	6e616353 	mcrvs	3, 3, r6, cr1, cr3, {2}
     c18:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     c1c:	65646f4d 	strbvs	r6, [r4, #-3917]!
     c20:	43444100 	movtmi	r4, #16640	; 0x4100
     c24:	646f4d5f 	strbtvs	r4, [pc], #3423	; c2c <__Stack_Size+0x82c>
     c28:	534a0065 	movtpl	r0, #41061	; 0xa065
     c2c:	41005251 	tstmi	r0, r1, asr r2
     c30:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^
     c34:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
     c38:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
     c3c:	65727574 	ldrbvs	r7, [r2, #-1396]!
     c40:	52444a00 	subpl	r4, r4, #0	; 0x0
     c44:	444a0031 	strbmi	r0, [sl], #-49
     c48:	4a003252 	bmi	d598 <__Stack_Size+0xd198>
     c4c:	00335244 	eorseq	r5, r3, r4, asr #4
     c50:	3452444a 	ldrbcc	r4, [r2], #-1098
     c54:	464f4a00 	strbmi	r4, [pc], -r0, lsl #20
     c58:	4a003152 	bmi	d1a8 <__Stack_Size+0xcda8>
     c5c:	3252464f 	subscc	r4, r2, #82837504	; 0x4f00000
     c60:	464f4a00 	strbmi	r4, [pc], -r0, lsl #20
     c64:	4a003352 	bmi	d9b4 <__Stack_Size+0xd5b4>
     c68:	3452464f 	ldrbcc	r4, [r2], #-1615
     c6c:	6d617300 	stclvs	3, cr7, [r1]
     c70:	41656c70 	smcmi	22208
     c74:	41004344 	tstmi	r0, r4, asr #6
     c78:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^
     c7c:	5474696e 	ldrbtpl	r6, [r4], #-2414
     c80:	44657079 	strbtmi	r7, [r5], #-121
     c84:	53006665 	movwpl	r6, #1637	; 0x665
     c88:	00315251 	eorseq	r5, r1, r1, asr r2
     c8c:	32525153 	subscc	r5, r2, #-1073741804	; 0xc0000014
     c90:	52515300 	subspl	r5, r1, #0	; 0x0
     c94:	44410033 	strbmi	r0, [r1], #-51
     c98:	78455f43 	stmdavc	r5, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
     c9c:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
     ca0:	72546c61 	subsvc	r6, r4, #24832	; 0x6100
     ca4:	6f436769 	svcvs	0x00436769
     ca8:	5300766e 	movwpl	r7, #1646	; 0x66e
     cac:	3152504d 	cmpcc	r2, sp, asr #32
     cb0:	504d5300 	subpl	r5, sp, r0, lsl #6
     cb4:	41003252 	tstmi	r0, r2, asr r2
     cb8:	4e5f4344 	cdpmi	3, 5, cr4, cr15, cr4, {2}
     cbc:	664f7262 	strbvs	r7, [pc], -r2, ror #4
     cc0:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     cc4:	006c656e 	rsbeq	r6, ip, lr, ror #10
     cc8:	74696e69 	strbtvc	r6, [r9], #-3689
     ccc:	4344415f 	movtmi	r4, #16735	; 0x415f
     cd0:	43444100 	movtmi	r4, #16640	; 0x4100
     cd4:	7461445f 	strbtvc	r4, [r1], #-1119
     cd8:	696c4161 	stmdbvs	ip!, {r0, r5, r6, r8, lr}^
     cdc:	41006e67 	tstmi	r0, r7, ror #28
     ce0:	00784344 	rsbseq	r4, r8, r4, asr #6
     ce4:	72706d74 	rsbsvc	r6, r0, #7424	; 0x1d00
     ce8:	00316765 	eorseq	r6, r1, r5, ror #14
     cec:	5f434441 	svcpl	0x00434441
     cf0:	6c616e41 	stclvs	14, cr6, [r1], #-260
     cf4:	6157676f 	cmpvs	r7, pc, ror #14
     cf8:	64686374 	strbtvs	r6, [r8], #-884
     cfc:	6d43676f 	stclvs	7, cr6, [r3, #-444]
     d00:	44410064 	strbmi	r0, [r1], #-100
     d04:	54495f43 	strbpl	r5, [r9], #-3907
     d08:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     d0c:	41006769 	tstmi	r0, r9, ror #14
     d10:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
     d14:	6f537465 	svcvs	0x00537465
     d18:	61777466 	cmnvs	r7, r6, ror #8
     d1c:	74536572 	ldrbvc	r6, [r3], #-1394
     d20:	49747261 	ldmdbmi	r4!, {r0, r5, r6, r9, ip, sp, lr}^
     d24:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
     d28:	43646574 	cmnmi	r4, #486539264	; 0x1d000000
     d2c:	43766e6f 	cmnmi	r6, #1776	; 0x6f0
     d30:	7453646d 	ldrbvc	r6, [r3], #-1133
     d34:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     d38:	43444100 	movtmi	r4, #16640	; 0x4100
     d3c:	656c435f 	strbvs	r4, [ip, #-863]!
     d40:	6c467261 	sfmvs	f7, 2, [r6], {97}
     d44:	41006761 	tstmi	r0, r1, ror #14
     d48:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
     d4c:	54497465 	strbpl	r7, [r9], #-1125
     d50:	74617453 	strbtvc	r7, [r1], #-1107
     d54:	73007375 	movwvc	r7, #885	; 0x375
     d58:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     d5c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     d60:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     d64:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     d68:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!
     d6c:	31663233 	cmncc	r6, r3, lsr r2
     d70:	615f7830 	cmpvs	pc, r0, lsr r8
     d74:	632e6364 	teqvs	lr, #-1879048191	; 0x90000001
     d78:	6d754e00 	ldclvs	14, cr4, [r5]
     d7c:	00726562 	rsbseq	r6, r2, r2, ror #10
     d80:	5f434441 	svcpl	0x00434441
     d84:	00646d43 	rsbeq	r6, r4, r3, asr #26
     d88:	5f434441 	svcpl	0x00434441
     d8c:	74696e49 	strbtvc	r6, [r9], #-3657
     d90:	75727453 	ldrbvc	r7, [r2, #-1107]!
     d94:	41007463 	tstmi	r0, r3, ror #8
     d98:	415f4344 	cmpmi	pc, r4, asr #6
     d9c:	6f6c616e 	svcvs	0x006c616e
     da0:	74615767 	strbtvc	r5, [r1], #-1895
     da4:	6f646863 	svcvs	0x00646863
     da8:	72685467 	rsbvc	r5, r8, #1728053248	; 0x67000000
     dac:	6f687365 	svcvs	0x00687365
     db0:	4373646c 	cmnmi	r3, #1811939328	; 0x6c000000
     db4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     db8:	44410067 	strbmi	r0, [r1], #-103
     dbc:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
     dc0:	49726165 	ldmdbmi	r2!, {r0, r2, r5, r6, r8, sp, lr}^
     dc4:	6e655054 	mcrvs	0, 3, r5, cr5, cr4, {2}
     dc8:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
     dcc:	00746942 	rsbseq	r6, r4, r2, asr #18
     dd0:	5f434441 	svcpl	0x00434441
     dd4:	52746547 	rsbspl	r6, r4, #297795584	; 0x11c00000
     dd8:	74657365 	strbtvc	r7, [r5], #-869
     ddc:	696c6143 	stmdbvs	ip!, {r0, r1, r6, r8, sp, lr}^
     de0:	74617262 	strbtvc	r7, [r1], #-610
     de4:	536e6f69 	cmnpl	lr, #420	; 0x1a4
     de8:	75746174 	ldrbvc	r6, [r4, #-372]!
     dec:	44410073 	strbmi	r0, [r1], #-115
     df0:	4c465f43 	mcrrmi	15, 4, r5, r6, cr3
     df4:	4e004741 	cdpmi	7, 0, cr4, cr0, cr1, {2}
     df8:	74537765 	ldrbvc	r7, [r3], #-1893
     dfc:	00657461 	rsbeq	r7, r5, r1, ror #8
     e00:	5f434441 	svcpl	0x00434441
     e04:	6c616e41 	stclvs	14, cr6, [r1], #-260
     e08:	6157676f 	cmpvs	r7, pc, ror #14
     e0c:	64686374 	strbtvs	r6, [r8], #-884
     e10:	6953676f 	ldmdbvs	r3, {r0, r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
     e14:	656c676e 	strbvs	r6, [ip, #-1902]!
     e18:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     e1c:	436c656e 	cmnmi	ip, #461373440	; 0x1b800000
     e20:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     e24:	44410067 	strbmi	r0, [r1], #-103
     e28:	65525f43 	ldrbvs	r5, [r2, #-3907]
     e2c:	616c7567 	cmnvs	ip, r7, ror #10
     e30:	61684372 	smcvs	33842
     e34:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     e38:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     e3c:	65006769 	strvs	r6, [r0, #-1897]
     e40:	6c62616e 	stfvse	f6, [r2], #-440
     e44:	61747365 	cmnvs	r4, r5, ror #6
     e48:	00737574 	rsbseq	r7, r3, r4, ror r5
     e4c:	68676948 	stmdavs	r7!, {r3, r6, r8, fp, sp, lr}^
     e50:	65726854 	ldrbvs	r6, [r2, #-2132]!
     e54:	6c6f6873 	stclvs	8, cr6, [pc], #-460
     e58:	44410064 	strbmi	r0, [r1], #-100
     e5c:	69445f43 	stmdbvs	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
     e60:	6f4d6373 	svcvs	0x004d6373
     e64:	68436564 	stmdavs	r3, {r2, r5, r6, r8, sl, sp, lr}^
     e68:	656e6e61 	strbvs	r6, [lr, #-3681]!
     e6c:	756f436c 	strbvc	r4, [pc, #-876]!	; b08 <__Stack_Size+0x708>
     e70:	6f43746e 	svcvs	0x0043746e
     e74:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     e78:	43444100 	movtmi	r4, #16640	; 0x4100
     e7c:	7465475f 	strbtvc	r4, [r5], #-1887
     e80:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     e84:	69737265 	ldmdbvs	r3!, {r0, r2, r5, r6, r9, ip, sp, lr}^
     e88:	61566e6f 	cmpvs	r6, pc, ror #28
     e8c:	0065756c 	rsbeq	r7, r5, ip, ror #10
     e90:	72706d74 	rsbsvc	r6, r0, #7424	; 0x1d00
     e94:	52006765 	andpl	r6, r0, #26476544	; 0x1940000
     e98:	006b6e61 	rsbeq	r6, fp, r1, ror #28
     e9c:	5f434441 	svcpl	0x00434441
     ea0:	6f747541 	svcvs	0x00747541
     ea4:	656a6e49 	strbvs	r6, [sl, #-3657]!
     ea8:	64657463 	strbtvs	r7, [r5], #-1123
     eac:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     eb0:	00646d43 	rsbeq	r6, r4, r3, asr #26
     eb4:	5f434441 	svcpl	0x00434441
     eb8:	65747845 	ldrbvs	r7, [r4, #-2117]!
     ebc:	6c616e72 	stclvs	14, cr6, [r1], #-456
     ec0:	67697254 	undefined
     ec4:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     ec8:	00646d43 	rsbeq	r6, r4, r3, asr #26
     ecc:	5f434441 	svcpl	0x00434441
     ed0:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
     ed4:	7774666f 	ldrbvc	r6, [r4, -pc, ror #12]!
     ed8:	53657261 	cmnpl	r5, #268435462	; 0x10000006
     edc:	74726174 	ldrbtvc	r6, [r2], #-372
     ee0:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     ee4:	74617453 	strbtvc	r7, [r1], #-1107
     ee8:	41007375 	tstmi	r0, r5, ror r3
     eec:	535f4344 	cmppl	pc, #268435457	; 0x10000001
     ef0:	6e497465 	cdpvs	4, 4, cr7, cr9, cr5, {3}
     ef4:	7463656a 	strbtvc	r6, [r3], #-1386
     ef8:	664f6465 	strbvs	r6, [pc], -r5, ror #8
     efc:	74657366 	strbtvc	r7, [r5], #-870
     f00:	43444100 	movtmi	r4, #16640	; 0x4100
     f04:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
     f08:	0074696e 	rsbseq	r6, r4, lr, ror #18
     f0c:	5f434441 	svcpl	0x00434441
     f10:	65747845 	ldrbvs	r7, [r4, #-2117]!
     f14:	6c616e72 	stclvs	14, cr6, [r1], #-456
     f18:	67697254 	undefined
     f1c:	656a6e49 	strbvs	r6, [sl, #-3657]!
     f20:	64657463 	strbtvs	r7, [r5], #-1123
     f24:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     f28:	00646d43 	rsbeq	r6, r4, r3, asr #26
     f2c:	5f434441 	svcpl	0x00434441
     f30:	656a6e49 	strbvs	r6, [sl, #-3657]!
     f34:	64657463 	strbtvs	r7, [r5], #-1123
     f38:	63736944 	cmnvs	r3, #1114112	; 0x110000
     f3c:	65646f4d 	strbvs	r6, [r4, #-3917]!
     f40:	00646d43 	rsbeq	r6, r4, r3, asr #26
     f44:	5f434441 	svcpl	0x00434441
     f48:	65747845 	ldrbvs	r7, [r4, #-2117]!
     f4c:	6c616e72 	stclvs	14, cr6, [r1], #-456
     f50:	67697254 	undefined
     f54:	656a6e49 	strbvs	r6, [sl, #-3657]!
     f58:	64657463 	strbtvs	r7, [r5], #-1123
     f5c:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     f60:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     f64:	4c006769 	stcmi	7, cr6, [r0], {105}
     f68:	6854776f 	ldmdavs	r4, {r0, r1, r2, r3, r5, r6, r8, r9, sl, ip, sp, lr}^
     f6c:	68736572 	ldmdavs	r3!, {r1, r4, r5, r6, r8, sl, sp, lr}^
     f70:	00646c6f 	rsbeq	r6, r4, pc, ror #24
     f74:	5f434441 	svcpl	0x00434441
     f78:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
     f7c:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
     f80:	43646574 	cmnmi	r4, #486539264	; 0x1d000000
     f84:	65766e6f 	ldrbvs	r6, [r6, #-3695]!
     f88:	6f697372 	svcvs	0x00697372
     f8c:	6c61566e 	stclvs	6, cr5, [r1], #-440
     f90:	41006575 	tstmi	r0, r5, ror r5
     f94:	435f4344 	cmpmi	pc, #268435457	; 0x10000001
     f98:	6e6e6168 	powvsez	f6, f6, #0.0
     f9c:	41006c65 	tstmi	r0, r5, ror #24
     fa0:	535f4344 	cmppl	pc, #268435457	; 0x10000001
     fa4:	74726174 	ldrbtvc	r6, [r2], #-372
     fa8:	696c6143 	stmdbvs	ip!, {r0, r1, r6, r8, sp, lr}^
     fac:	74617262 	strbtvc	r7, [r1], #-610
     fb0:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     fb4:	72706d74 	rsbsvc	r6, r0, #7424	; 0x1d00
     fb8:	00326765 	eorseq	r6, r2, r5, ror #14
     fbc:	72706d74 	rsbsvc	r6, r0, #7424	; 0x1d00
     fc0:	00336765 	eorseq	r6, r3, r5, ror #14
     fc4:	5f434441 	svcpl	0x00434441
     fc8:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
     fcc:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
     fd0:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     fd4:	74536e6f 	ldrbvc	r6, [r3], #-3695
     fd8:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     fdc:	74696200 	strbtvc	r6, [r9], #-512
     fe0:	74617473 	strbtvc	r7, [r1], #-1139
     fe4:	41007375 	tstmi	r0, r5, ror r3
     fe8:	535f4344 	cmppl	pc, #268435457	; 0x10000001
     fec:	7774666f 	ldrbvc	r6, [r4, -pc, ror #12]!
     ff0:	53657261 	cmnpl	r5, #268435462	; 0x10000006
     ff4:	74726174 	ldrbtvc	r6, [r2], #-372
     ff8:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     ffc:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1000:	5f434441 	svcpl	0x00434441
    1004:	656a6e49 	strbvs	r6, [sl, #-3657]!
    1008:	64657463 	strbtvs	r7, [r5], #-1123
    100c:	75716553 	ldrbvc	r6, [r1, #-1363]!
    1010:	65636e65 	strbvs	r6, [r3, #-3685]!
    1014:	6e654c72 	mcrvs	12, 3, r4, cr5, cr2, {3}
    1018:	43687467 	cmnmi	r8, #1728053248	; 0x67000000
    101c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1020:	44410067 	strbmi	r0, [r1], #-103
    1024:	6e415f43 	cdpvs	15, 4, cr5, cr1, cr3, {2}
    1028:	676f6c61 	strbvs	r6, [pc, -r1, ror #24]!
    102c:	63746157 	cmnvs	r4, #-1073741803	; 0xc0000015
    1030:	676f6468 	strbvs	r6, [pc, -r8, ror #8]!
    1034:	43444100 	movtmi	r4, #16640	; 0x4100
    1038:	6a6e495f 	bvs	1b935bc <__Stack_Size+0x1b931bc>
    103c:	65746365 	ldrbvs	r6, [r4, #-869]!
    1040:	61684364 	cmnvs	r8, r4, ror #6
    1044:	6c656e6e 	stclvs	14, cr6, [r5], #-440
    1048:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    104c:	41006769 	tstmi	r0, r9, ror #14
    1050:	535f4344 	cmppl	pc, #268435457	; 0x10000001
    1054:	6c706d61 	ldclvs	13, cr6, [r0], #-388
    1058:	6d695465 	cfstrdvs	mvd5, [r9, #-404]!
    105c:	44410065 	strbmi	r0, [r1], #-101
    1060:	74535f43 	ldrbvc	r5, [r3], #-3907
    1064:	74637572 	strbtvc	r7, [r3], #-1394
    1068:	74696e49 	strbtvc	r6, [r9], #-3657
    106c:	43444100 	movtmi	r4, #16640	; 0x4100
    1070:	666f535f 	undefined
    1074:	72617774 	rsbvc	r7, r1, #30408704	; 0x1d00000
    1078:	61745365 	cmnvs	r4, r5, ror #6
    107c:	6e497472 	mcrvs	4, 2, r7, cr9, cr2, {3}
    1080:	7463656a 	strbtvc	r6, [r3], #-1386
    1084:	6f436465 	svcvs	0x00436465
    1088:	6d43766e 	stclvs	6, cr7, [r3, #-440]
    108c:	44410064 	strbmi	r0, [r1], #-100
    1090:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    1094:	7463656a 	strbtvc	r6, [r3], #-1386
    1098:	68436465 	stmdavs	r3, {r0, r2, r5, r6, sl, sp, lr}^
    109c:	656e6e61 	strbvs	r6, [lr, #-3681]!
    10a0:	4441006c 	strbmi	r0, [r1], #-108
    10a4:	65475f43 	strbvs	r5, [r7, #-3907]
    10a8:	616c4674 	smcvs	50276
    10ac:	61745367 	cmnvs	r4, r7, ror #6
    10b0:	00737574 	rsbseq	r7, r3, r4, ror r5
    10b4:	5f434441 	svcpl	0x00434441
    10b8:	706d6554 	rsbvc	r6, sp, r4, asr r5
    10bc:	736e6553 	cmnvc	lr, #348127232	; 0x14c00000
    10c0:	7256726f 	subsvc	r7, r6, #-268435450	; 0xf0000006
    10c4:	6e696665 	cdpvs	6, 6, cr6, cr9, cr5, {3}
    10c8:	646d4374 	strbtvs	r4, [sp], #-884
    10cc:	43444100 	movtmi	r4, #16640	; 0x4100
    10d0:	7369445f 	cmnvc	r9, #1593835520	; 0x5f000000
    10d4:	646f4d63 	strbtvs	r4, [pc], #3427	; 10dc <__Stack_Size+0xcdc>
    10d8:	646d4365 	strbtvs	r4, [sp], #-869
    10dc:	43444100 	movtmi	r4, #16640	; 0x4100
    10e0:	7365525f 	cmnvc	r5, #-268435451	; 0xf0000005
    10e4:	61437465 	cmpvs	r3, r5, ror #8
    10e8:	7262696c 	rsbvc	r6, r2, #1769472	; 0x1b0000
    10ec:	6f697461 	svcvs	0x00697461
    10f0:	4441006e 	strbmi	r0, [r1], #-110
    10f4:	54495f43 	strbpl	r5, [r9], #-3907
    10f8:	6d746900 	ldclvs	9, cr6, [r4]
    10fc:	006b7361 	rsbeq	r7, fp, r1, ror #6
    1100:	5f434441 	svcpl	0x00434441
    1104:	65707954 	ldrbvs	r7, [r0, #-2388]!
    1108:	00666544 	rsbeq	r6, r6, r4, asr #10
    110c:	5f434441 	svcpl	0x00434441
    1110:	74696e49 	strbtvc	r6, [r9], #-3657
    1114:	43444100 	movtmi	r4, #16640	; 0x4100
    1118:	7478455f 	ldrbtvc	r4, [r8], #-1375
    111c:	616e7265 	cmnvs	lr, r5, ror #4
    1120:	6972546c 	ldmdbvs	r2!, {r2, r3, r5, r6, sl, ip, lr}^
    1124:	6a6e4967 	bvs	1b936c8 <__Stack_Size+0x1b932c8>
    1128:	6f436365 	svcvs	0x00436365
    112c:	4100766e 	tstmi	r0, lr, ror #12
    1130:	445f4344 	ldrbmi	r4, [pc], #836	; 1138 <__Stack_Size+0xd38>
    1134:	6d43414d 	stfvse	f4, [r3, #-308]
    1138:	44410064 	strbmi	r0, [r1], #-100
    113c:	65475f43 	strbvs	r5, [r7, #-3907]
    1140:	61754474 	cmnvs	r5, r4, ror r4
    1144:	646f4d6c 	strbtvs	r4, [pc], #3436	; 114c <__Stack_Size+0xd4c>
    1148:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    114c:	73726576 	cmnvc	r2, #494927872	; 0x1d800000
    1150:	566e6f69 	strbtpl	r6, [lr], -r9, ror #30
    1154:	65756c61 	ldrbvs	r6, [r5, #-3169]!
    1158:	414c4600 	cmpmi	ip, r0, lsl #12
    115c:	495f4853 	ldmdbmi	pc, {r0, r1, r4, r6, fp, lr}^
    1160:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
    1164:	00676966 	rsbeq	r6, r7, r6, ror #18
    1168:	495f424f 	ldmdbmi	pc, {r0, r1, r2, r3, r6, r9, lr}^
    116c:	00474457 	subeq	r4, r7, r7, asr r4
    1170:	32505257 	subscc	r5, r0, #1879048197	; 0x70000005
    1174:	7461445f 	strbtvc	r4, [r1], #-1119
    1178:	424f0061 	submi	r0, pc, #97	; 0x61
    117c:	4f54535f 	svcmi	0x0054535f
    1180:	4c460050 	mcrrmi	0, 5, r0, r6, cr0
    1184:	5f485341 	svcpl	0x00485341
    1188:	73617245 	cmnvc	r1, #1342177284	; 0x50000004
    118c:	74704f65 	ldrbtvc	r4, [r0], #-3941
    1190:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
    1194:	73657479 	cmnvc	r5, #2030043136	; 0x79000000
    1198:	61657200 	cmnvs	r5, r0, lsl #4
    119c:	74756f64 	ldrbtvc	r6, [r5], #-3940
    11a0:	74617473 	strbtvc	r7, [r1], #-1139
    11a4:	46007375 	undefined
    11a8:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    11ac:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
    11b0:	575f524f 	ldrbpl	r5, [pc, -pc, asr #4]
    11b4:	46005052 	undefined
    11b8:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    11bc:	6172455f 	cmnvs	r2, pc, asr r5
    11c0:	61506573 	cmpvs	r0, r3, ror r5
    11c4:	46006567 	strmi	r6, [r0], -r7, ror #10
    11c8:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    11cc:	74614c5f 	strbtvc	r4, [r1], #-3167
    11d0:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    11d4:	414c4600 	cmpmi	ip, r0, lsl #12
    11d8:	475f4853 	undefined
    11dc:	72507465 	subsvc	r7, r0, #1694498816	; 0x65000000
    11e0:	74656665 	strbtvc	r6, [r5], #-1637
    11e4:	75426863 	strbvc	r6, [r2, #-2147]
    11e8:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
    11ec:	74617453 	strbtvc	r7, [r1], #-1107
    11f0:	64007375 	strvs	r7, [r0], #-885
    11f4:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
    11f8:	50525700 	subspl	r5, r2, r0, lsl #14
    11fc:	4c460052 	mcrrmi	0, 5, r0, r6, cr2
    1200:	5f485341 	svcpl	0x00485341
    1204:	6f6c6e55 	svcvs	0x006c6e55
    1208:	46006b63 	strmi	r6, [r0], -r3, ror #22
    120c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1210:	6172455f 	cmnvs	r2, pc, asr r5
    1214:	6c416573 	cfstr64vs	mvdx6, [r1], {115}
    1218:	6761506c 	strbvs	r5, [r1, -ip, rrx]!
    121c:	57007365 	strpl	r7, [r0, -r5, ror #6]
    1220:	00305052 	eorseq	r5, r0, r2, asr r0
    1224:	31505257 	cmpcc	r0, r7, asr r2
    1228:	50525700 	subspl	r5, r2, r0, lsl #14
    122c:	52570032 	subspl	r0, r7, #50	; 0x32
    1230:	46003350 	undefined
    1234:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1238:	6174535f 	cmnvs	r4, pc, asr r3
    123c:	00737574 	rsbseq	r7, r3, r4, ror r5
    1240:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1244:	65475f48 	strbvs	r5, [r7, #-3912]
    1248:	69725774 	ldmdbvs	r2!, {r2, r4, r5, r6, r8, r9, sl, ip, lr}^
    124c:	72506574 	subsvc	r6, r0, #486539264	; 0x1d000000
    1250:	6365746f 	cmnvs	r5, #1862270976	; 0x6f000000
    1254:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1258:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
    125c:	79426e6f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1260:	4f006574 	svcmi	0x00006574
    1264:	454b5450 	strbmi	r5, [fp, #-1104]
    1268:	46005259 	undefined
    126c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1270:	6573555f 	ldrbvs	r5, [r3, #-1375]!
    1274:	74704f72 	ldrbtvc	r4, [r0], #-3954
    1278:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
    127c:	43657479 	cmnmi	r5, #2030043136	; 0x79000000
    1280:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1284:	4c460067 	mcrrmi	0, 6, r0, r6, cr7
    1288:	5f485341 	svcpl	0x00485341
    128c:	64616552 	strbtvs	r6, [r1], #-1362
    1290:	5074754f 	rsbspl	r7, r4, pc, asr #10
    1294:	65746f72 	ldrbvs	r6, [r4, #-3954]!
    1298:	6f697463 	svcvs	0x00697463
    129c:	6c66006e 	stclvs	0, cr0, [r6], #-440
    12a0:	73687361 	cmnvc	r8, #-2080374783	; 0x84000001
    12a4:	75746174 	ldrbvc	r6, [r4, #-372]!
    12a8:	61500073 	cmpvs	r0, r3, ror r0
    12ac:	415f6567 	cmpmi	pc, r7, ror #10
    12b0:	65726464 	ldrbvs	r6, [r2, #-1124]!
    12b4:	46007373 	undefined
    12b8:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    12bc:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
    12c0:	505f524f 	subspl	r5, pc, pc, asr #4
    12c4:	4c460047 	mcrrmi	0, 4, r0, r6, cr7
    12c8:	5f485341 	svcpl	0x00485341
    12cc:	6b636f4c 	blvs	18dd004 <__Stack_Size+0x18dcc04>
    12d0:	50525700 	subspl	r5, r2, r0, lsl #14
    12d4:	61445f33 	cmpvs	r4, r3, lsr pc
    12d8:	73006174 	movwvc	r6, #372	; 0x174
    12dc:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    12e0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    12e4:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    12e8:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    12ec:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!
    12f0:	31663233 	cmncc	r6, r3, lsr r2
    12f4:	665f7830 	undefined
    12f8:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
    12fc:	4600632e 	strmi	r6, [r0], -lr, lsr #6
    1300:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1304:	6572505f 	ldrbvs	r5, [r2, #-95]!
    1308:	63746566 	cmnvs	r4, #427819008	; 0x19800000
    130c:	66754268 	ldrbtvs	r4, [r5], -r8, ror #4
    1310:	43726566 	cmnmi	r2, #427819008	; 0x19800000
    1314:	4600646d 	strmi	r6, [r0], -sp, ror #8
    1318:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    131c:	7465475f 	strbtvc	r4, [r5], #-1887
    1320:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    1324:	74617453 	strbtvc	r7, [r1], #-1107
    1328:	46007375 	undefined
    132c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1330:	656c435f 	strbvs	r4, [ip, #-863]!
    1334:	6c467261 	sfmvs	f7, 2, [r6], {97}
    1338:	46006761 	strmi	r6, [r0], -r1, ror #14
    133c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1340:	4d4f435f 	stclmi	3, cr4, [pc, #-380]
    1344:	54454c50 	strbpl	r4, [r5], #-3152
    1348:	4c460045 	mcrrmi	0, 4, r0, r6, cr5
    134c:	5f485341 	svcpl	0x00485341
    1350:	59535542 	ldmdbpl	r3, {r1, r6, r8, sl, ip, lr}^
    1354:	50525700 	subspl	r5, r2, r0, lsl #14
    1358:	61445f31 	cmpvs	r4, r1, lsr pc
    135c:	46006174 	undefined
    1360:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1364:	4d49545f 	cfstrdmi	mvd5, [r9, #-380]
    1368:	54554f45 	ldrbpl	r4, [r5], #-3909
    136c:	6d695400 	cfstrdvs	mvd5, [r9]
    1370:	74756f65 	ldrbtvc	r6, [r5], #-3941
    1374:	414c4600 	cmpmi	ip, r0, lsl #12
    1378:	475f4853 	undefined
    137c:	65527465 	ldrbvs	r7, [r2, #-1125]
    1380:	754f6461 	strbvc	r6, [pc, #-1121]	; f27 <__Stack_Size+0xb27>
    1384:	6f725074 	svcvs	0x00725074
    1388:	74636574 	strbtvc	r6, [r3], #-1396
    138c:	536e6f69 	cmnpl	lr, #420	; 0x1a4
    1390:	75746174 	ldrbvc	r6, [r4, #-372]!
    1394:	424f0073 	submi	r0, pc, #115	; 0x73
    1398:	4454535f 	ldrbmi	r5, [r4], #-863
    139c:	57005942 	strpl	r5, [r0, -r2, asr #18]
    13a0:	5f305052 	svcpl	0x00305052
    13a4:	61746144 	cmnvs	r4, r4, asr #2
    13a8:	414c4600 	cmpmi	ip, r0, lsl #12
    13ac:	485f4853 	ldmdami	pc, {r0, r1, r4, r6, fp, lr}^
    13b0:	43666c61 	cmnmi	r6, #24832	; 0x6100
    13b4:	656c6379 	strbvs	r6, [ip, #-889]!
    13b8:	65636341 	strbvs	r6, [r3, #-833]!
    13bc:	46007373 	undefined
    13c0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    13c4:	7465475f 	strbtvc	r4, [r5], #-1887
    13c8:	74617453 	strbtvc	r7, [r1], #-1107
    13cc:	46007375 	undefined
    13d0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    13d4:	616e455f 	cmnvs	lr, pc, asr r5
    13d8:	57656c62 	strbpl	r6, [r5, -r2, ror #24]!
    13dc:	65746972 	ldrbvs	r6, [r4, #-2418]!
    13e0:	746f7250 	strbtvc	r7, [pc], #592	; 13e8 <__Stack_Size+0xfe8>
    13e4:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    13e8:	46006e6f 	strmi	r6, [r0], -pc, ror #28
    13ec:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    13f0:	7465535f 	strbtvc	r5, [r5], #-863
    13f4:	6574614c 	ldrbvs	r6, [r4, #-332]!
    13f8:	0079636e 	rsbseq	r6, r9, lr, ror #6
    13fc:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1400:	61485f48 	cmpvs	r8, r8, asr #30
    1404:	7943666c 	stmdbvc	r3, {r2, r3, r5, r6, r9, sl, sp, lr}^
    1408:	41656c63 	cmnmi	r5, r3, ror #24
    140c:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
    1410:	646d4373 	strbtvs	r4, [sp], #-883
    1414:	414c4600 	cmpmi	ip, r0, lsl #12
    1418:	505f4853 	subspl	r4, pc, r3, asr r8
    141c:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
    1420:	704f6d61 	subvc	r6, pc, r1, ror #26
    1424:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1428:	65747942 	ldrbvs	r7, [r4, #-2370]!
    142c:	61746144 	cmnvs	r4, r4, asr #2
    1430:	414c4600 	cmpmi	ip, r0, lsl #12
    1434:	475f4853 	undefined
    1438:	73557465 	cmpvc	r5, #1694498816	; 0x65000000
    143c:	704f7265 	subvc	r7, pc, r5, ror #4
    1440:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1444:	65747942 	ldrbvs	r7, [r4, #-2370]!
    1448:	414c4600 	cmpmi	ip, r0, lsl #12
    144c:	505f4853 	subspl	r4, pc, r3, asr r8
    1450:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
    1454:	61486d61 	cmpvs	r8, r1, ror #26
    1458:	6f57666c 	svcvs	0x0057666c
    145c:	46006472 	undefined
    1460:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1464:	414c465f 	cmpmi	ip, pc, asr r6
    1468:	53550047 	cmppl	r5, #71	; 0x47
    146c:	44005245 	strmi	r5, [r0], #-581
    1470:	30617461 	rsbcc	r7, r1, r1, ror #8
    1474:	74614400 	strbtvc	r4, [r1], #-1024
    1478:	46003161 	strmi	r3, [r0], -r1, ror #2
    147c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1480:	6761505f 	undefined
    1484:	46007365 	strmi	r7, [r0], -r5, ror #6
    1488:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    148c:	0054495f 	subseq	r4, r4, pc, asr r9
    1490:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1494:	72505f48 	subsvc	r5, r0, #288	; 0x120
    1498:	6172676f 	cmnvs	r2, pc, ror #14
    149c:	726f576d 	rsbvc	r5, pc, #28573696	; 0x1b40000
    14a0:	45520064 	ldrbmi	r0, [r2, #-100]
    14a4:	56524553 	undefined
    14a8:	46004445 	strmi	r4, [r0], -r5, asr #8
    14ac:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    14b0:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    14b4:	726f4674 	rsbvc	r4, pc, #121634816	; 0x7400000
    14b8:	7473614c 	ldrbtvc	r6, [r3], #-332
    14bc:	7265704f 	rsbvc	r7, r5, #79	; 0x4f
    14c0:	6f697461 	svcvs	0x00697461
    14c4:	4c46006e 	mcrrmi	0, 6, r0, r6, cr14
    14c8:	5f485341 	svcpl	0x00485341
    14cc:	66657250 	undefined
    14d0:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    14d4:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    14d8:	47007265 	strmi	r7, [r0, -r5, ror #4]
    14dc:	5f4f4950 	svcpl	0x004f4950
    14e0:	65707954 	ldrbvs	r7, [r0, #-2388]!
    14e4:	00666544 	rsbeq	r6, r6, r4, asr #10
    14e8:	706e6970 	rsbvc	r6, lr, r0, ror r9
    14ec:	4200736f 	andmi	r7, r0, #-1140850687	; 0xbc000001
    14f0:	535f7469 	cmppl	pc, #1761607680	; 0x69000000
    14f4:	47005445 	strmi	r5, [r0, -r5, asr #8]
    14f8:	5f4f4950 	svcpl	0x004f4950
    14fc:	64616552 	strbtvs	r6, [r1], #-1362
    1500:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    1504:	61447475 	cmpvs	r4, r5, ror r4
    1508:	47006174 	smlsdxmi	r0, r4, r1, r6
    150c:	5f4f4950 	svcpl	0x004f4950
    1510:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    1514:	74754f74 	ldrbtvc	r4, [r5], #-3956
    1518:	43747570 	cmnmi	r4, #469762048	; 0x1c000000
    151c:	4700646d 	strmi	r6, [r0, -sp, ror #8]
    1520:	5f4f4950 	svcpl	0x004f4950
    1524:	75727453 	ldrbvc	r7, [r2, #-1107]!
    1528:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    152c:	42007469 	andmi	r7, r0, #1761607680	; 0x69000000
    1530:	61567469 	cmpvs	r6, r9, ror #8
    1534:	6942006c 	stmdbvs	r2, {r2, r3, r5, r6}^
    1538:	45525f74 	ldrbmi	r5, [r2, #-3956]
    153c:	00544553 	subseq	r4, r4, r3, asr r5
    1540:	4f495047 	svcmi	0x00495047
    1544:	6972575f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    1548:	69426574 	stmdbvs	r2, {r2, r4, r5, r6, r8, sl, sp, lr}^
    154c:	50470074 	subpl	r0, r7, r4, ror r0
    1550:	535f4f49 	cmppl	pc, #292	; 0x124
    1554:	69427465 	stmdbvs	r2, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1558:	47007374 	smlsdxmi	r0, r4, r3, r7
    155c:	5f4f4950 	svcpl	0x004f4950
    1560:	74696e49 	strbtvc	r6, [r9], #-3657
    1564:	54584500 	ldrbpl	r4, [r8], #-1280
    1568:	00524349 	subseq	r4, r2, r9, asr #6
    156c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1570:	30316632 	eorscc	r6, r1, r2, lsr r6
    1574:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1578:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    157c:	74732f63 	ldrbtvc	r2, [r3], #-3939
    1580:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1584:	5f783031 	svcpl	0x00783031
    1588:	6f697067 	svcvs	0x00697067
    158c:	7000632e 	andvc	r6, r0, lr, lsr #6
    1590:	616d6e69 	cmnvs	sp, r9, ror #28
    1594:	47006b73 	smlsdxmi	r0, r3, fp, r6
    1598:	5f4f4950 	svcpl	0x004f4950
    159c:	74726f50 	ldrbtvc	r6, [r2], #-3920
    15a0:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    15a4:	47006563 	strmi	r6, [r0, -r3, ror #10]
    15a8:	5f4f4950 	svcpl	0x004f4950
    15ac:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    15b0:	47007469 	strmi	r7, [r0, -r9, ror #8]
    15b4:	5f4f4950 	svcpl	0x004f4950
    15b8:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    15bc:	74754f74 	ldrbtvc	r4, [r5], #-3956
    15c0:	43747570 	cmnmi	r4, #469762048	; 0x1c000000
    15c4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    15c8:	50470067 	subpl	r0, r7, r7, rrx
    15cc:	525f4f49 	subspl	r4, pc, #292	; 0x124
    15d0:	70616d65 	rsbvc	r6, r1, r5, ror #26
    15d4:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    15d8:	65525f4f 	ldrbvs	r5, [r2, #-3919]
    15dc:	6e496461 	cdpvs	4, 4, cr6, cr9, cr1, {3}
    15e0:	44747570 	ldrbtmi	r7, [r4], #-1392
    15e4:	42617461 	rsbmi	r7, r1, #1627389952	; 0x61000000
    15e8:	47007469 	strmi	r7, [r0, -r9, ror #8]
    15ec:	5f4f4950 	svcpl	0x004f4950
    15f0:	65736552 	ldrbvs	r6, [r3, #-1362]!
    15f4:	74694274 	strbtvc	r4, [r9], #-628
    15f8:	6f500073 	svcvs	0x00500073
    15fc:	61567472 	cmpvs	r6, r2, ror r4
    1600:	7563006c 	strbvc	r0, [r3, #-108]!
    1604:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    1608:	646f6d74 	strbtvs	r6, [pc], #3444	; 1610 <__Stack_Size+0x1210>
    160c:	50470065 	subpl	r0, r7, r5, rrx
    1610:	505f4f49 	subspl	r4, pc, r9, asr #30
    1614:	65526e69 	ldrbvs	r6, [r2, #-3689]
    1618:	4370616d 	cmnmi	r0, #1073741851	; 0x4000001b
    161c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1620:	50470067 	subpl	r0, r7, r7, rrx
    1624:	505f4f49 	subspl	r4, pc, r9, asr #30
    1628:	6f536e69 	svcvs	0x00536e69
    162c:	65637275 	strbvs	r7, [r3, #-629]!
    1630:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1634:	65525f4f 	ldrbvs	r5, [r2, #-3919]
    1638:	6e496461 	cdpvs	4, 4, cr6, cr9, cr1, {3}
    163c:	44747570 	ldrbtmi	r7, [r4], #-1392
    1640:	00617461 	rsbeq	r7, r1, r1, ror #8
    1644:	6d706d74 	ldclvs	13, cr6, [r0, #-464]!
    1648:	006b7361 	rsbeq	r7, fp, r1, ror #6
    164c:	4f495047 	svcmi	0x00495047
    1650:	6e69505f 	mcrvs	0, 3, r5, cr9, cr15, {2}
    1654:	6b636f4c 	blvs	18dd38c <__Stack_Size+0x18dcf8c>
    1658:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    165c:	63006769 	movwvs	r6, #1897	; 0x769
    1660:	65727275 	ldrbvs	r7, [r2, #-629]!
    1664:	6970746e 	ldmdbvs	r0!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
    1668:	5047006e 	subpl	r0, r7, lr, rrx
    166c:	575f4f49 	ldrbpl	r4, [pc, -r9, asr #30]
    1670:	65746972 	ldrbvs	r6, [r4, #-2418]!
    1674:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    1678:	50470031 	subpl	r0, r7, r1, lsr r0
    167c:	455f4f49 	ldrbmi	r4, [pc, #-3913]	; 73b <__Stack_Size+0x33b>
    1680:	4c495458 	cfstrdmi	mvd5, [r9], {88}
    1684:	43656e69 	cmnmi	r5, #1680	; 0x690
    1688:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    168c:	69420067 	stmdbvs	r2, {r0, r1, r2, r5, r6}^
    1690:	74634174 	strbtvc	r4, [r3], #-372
    1694:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    1698:	5250414d 	subspl	r4, r0, #1073741843	; 0x40000013
    169c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    16a0:	4700784f 	strmi	r7, [r0, -pc, asr #16]
    16a4:	5f4f4950 	svcpl	0x004f4950
    16a8:	74696e49 	strbtvc	r6, [r9], #-3657
    16ac:	75727453 	ldrbvc	r7, [r2, #-1107]!
    16b0:	45007463 	strmi	r7, [r0, #-1123]
    16b4:	00524356 	subseq	r4, r2, r6, asr r3
    16b8:	4f495047 	svcmi	0x00495047
    16bc:	6165525f 	cmnvs	r5, pc, asr r2
    16c0:	74754f64 	ldrbtvc	r4, [r5], #-3940
    16c4:	44747570 	ldrbtmi	r7, [r4], #-1392
    16c8:	42617461 	rsbmi	r7, r1, #1627389952	; 0x61000000
    16cc:	47007469 	strmi	r7, [r0, -r9, ror #8]
    16d0:	5f4f4950 	svcpl	0x004f4950
    16d4:	4f494641 	svcmi	0x00494641
    16d8:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    16dc:	49007469 	stmdbmi	r0, {r0, r3, r5, r6, sl, ip, sp, lr}
    16e0:	00524241 	subseq	r4, r2, r1, asr #4
    16e4:	4349564e 	movtmi	r5, #38478	; 0x964e
    16e8:	656c435f 	strbvs	r4, [ip, #-863]!
    16ec:	52497261 	subpl	r7, r9, #268435462	; 0x10000006
    16f0:	61684351 	cmnvs	r8, r1, asr r3
    16f4:	6c656e6e 	stclvs	14, cr6, [r5], #-440
    16f8:	646e6550 	strbtvs	r6, [lr], #-1360
    16fc:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    1700:	4e007469 	cdpmi	4, 0, cr7, cr0, cr9, {3}
    1704:	5f434956 	svcpl	0x00434956
    1708:	74696e49 	strbtvc	r6, [r9], #-3657
    170c:	75727453 	ldrbvc	r7, [r2, #-1107]!
    1710:	4e007463 	cdpmi	4, 0, cr7, cr0, cr3, {3}
    1714:	5f434956 	svcpl	0x00434956
    1718:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    171c:	65727275 	ldrbvs	r7, [r2, #-629]!
    1720:	6550746e 	ldrbvs	r7, [r0, #-1134]
    1724:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    1728:	51524967 	cmppl	r2, r7, ror #18
    172c:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    1730:	006c656e 	rsbeq	r6, ip, lr, ror #10
    1734:	4349564e 	movtmi	r5, #38478	; 0x964e
    1738:	7465475f 	strbtvc	r4, [r5], #-1887
    173c:	6c756146 	ldfvse	f6, [r5], #-280
    1740:	64644174 	strbtvs	r4, [r4], #-372
    1744:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    1748:	73795300 	cmnvc	r9, #0	; 0x0
    174c:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    1750:	6c646e61 	stclvs	14, cr6, [r4], #-388
    1754:	75537265 	ldrbvc	r7, [r3, #-613]
    1758:	69725062 	ldmdbvs	r2!, {r1, r5, r6, ip, lr}^
    175c:	7469726f 	strbtvc	r7, [r9], #-623
    1760:	564e0079 	undefined
    1764:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    1768:	52505445 	subspl	r5, r0, #1157627904	; 0x45000000
    176c:	53414d49 	movtpl	r4, #7497	; 0x1d49
    1770:	564e004b 	strbpl	r0, [lr], -fp, asr #32
    1774:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    1778:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
    177c:	53657461 	cmnpl	r5, #1627389952	; 0x61000000
    1780:	65747379 	ldrbvs	r7, [r4, #-889]!
    1784:	7365526d 	cmnvc	r5, #-805306362	; 0xd0000006
    1788:	74007465 	strvc	r7, [r0], #-1125
    178c:	7270706d 	rsbsvc	r7, r0, #109	; 0x6d
    1790:	564e0065 	strbpl	r0, [lr], -r5, rrx
    1794:	525f4349 	subspl	r4, pc, #603979777	; 0x24000001
    1798:	54455345 	strbpl	r5, [r5], #-837
    179c:	4d495250 	sfmmi	f5, 2, [r9, #-320]
    17a0:	004b5341 	subeq	r5, fp, r1, asr #6
    17a4:	6c756166 	ldfvse	f6, [r5], #-408
    17a8:	64646174 	strbtvs	r6, [r4], #-372
    17ac:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    17b0:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    17b4:	79535f43 	ldmdbvc	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    17b8:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    17bc:	646e6148 	strbtvs	r6, [lr], #-328
    17c0:	5072656c 	rsbspl	r6, r2, ip, ror #10
    17c4:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    17c8:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    17cc:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    17d0:	74730067 	ldrbtvc	r0, [r3], #-103
    17d4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    17d8:	5f783031 	svcpl	0x00783031
    17dc:	2f62696c 	svccs	0x0062696c
    17e0:	2f637273 	svccs	0x00637273
    17e4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    17e8:	30316632 	eorscc	r6, r1, r2, lsr r6
    17ec:	766e5f78 	uqsub16vc	r5, lr, r8
    17f0:	632e6369 	teqvs	lr, #-1543503871	; 0xa4000001
    17f4:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    17f8:	65475f43 	strbvs	r5, [r7, #-3907]
    17fc:	55504374 	ldrbpl	r4, [r0, #-884]
    1800:	4e004449 	cdpmi	4, 0, cr4, cr0, cr9, {2}
    1804:	5f434956 	svcpl	0x00434956
    1808:	6f697250 	svcvs	0x00697250
    180c:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1810:	756f7247 	strbvc	r7, [pc, #-583]!	; 15d1 <__Stack_Size+0x11d1>
    1814:	564e0070 	undefined
    1818:	525f4349 	subspl	r4, pc, #603979777	; 0x24000001
    181c:	54455345 	strbpl	r5, [r5], #-837
    1820:	4c554146 	ldfmie	f4, [r5], {70}
    1824:	53414d54 	movtpl	r4, #7508	; 0x1d54
    1828:	564e004b 	strbpl	r0, [lr], -fp, asr #32
    182c:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    1830:	75437465 	strbvc	r7, [r3, #-1125]
    1834:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    1838:	74634174 	strbtvc	r4, [r3], #-372
    183c:	48657669 	stmdami	r5!, {r0, r3, r5, r6, r9, sl, ip, sp, lr}^
    1840:	6c646e61 	stclvs	14, cr6, [r4], #-388
    1844:	53007265 	movwpl	r7, #613	; 0x265
    1848:	65747379 	ldrbvs	r7, [r4, #-889]!
    184c:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    1850:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    1854:	53434900 	movtpl	r4, #14592	; 0x3900
    1858:	53520052 	cmppl	r2, #82	; 0x52
    185c:	45565245 	ldrbmi	r5, [r6, #-581]
    1860:	4e003144 	adfmism	f3, f0, f4
    1864:	5f434956 	svcpl	0x00434956
    1868:	656e6547 	strbvs	r6, [lr, #-1351]!
    186c:	65746172 	ldrbvs	r6, [r4, #-370]!
    1870:	65726f43 	ldrbvs	r6, [r2, #-3907]!
    1874:	65736552 	ldrbvs	r6, [r3, #-1362]!
    1878:	564e0074 	undefined
    187c:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    1880:	79537465 	ldmdbvc	r3, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1884:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    1888:	646e6148 	strbtvs	r6, [lr], #-328
    188c:	4172656c 	cmnmi	r2, ip, ror #10
    1890:	76697463 	strbtvc	r7, [r9], -r3, ror #8
    1894:	74694265 	strbtvc	r4, [r9], #-613
    1898:	74617453 	strbtvc	r7, [r1], #-1107
    189c:	4e007375 	mcrmi	3, 0, r7, cr0, cr5, {3}
    18a0:	5f434956 	svcpl	0x00434956
    18a4:	45534142 	ldrbmi	r4, [r3, #-322]
    18a8:	43495250 	movtmi	r5, #37456	; 0x9250
    18ac:	49464e4f 	stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^
    18b0:	46420047 	strbmi	r0, [r2], -r7, asr #32
    18b4:	4e005241 	cdpmi	2, 0, cr5, cr0, cr1, {2}
    18b8:	5f434956 	svcpl	0x00434956
    18bc:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    18c0:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    18c4:	656e6e61 	strbvs	r6, [lr, #-3681]!
    18c8:	6e65506c 	cdpvs	0, 6, cr5, cr5, cr12, {3}
    18cc:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    18d0:	00746942 	rsbseq	r6, r4, r2, asr #18
    18d4:	70706d74 	rsbsvc	r6, r0, r4, ror sp
    18d8:	4300736f 	movwmi	r7, #879	; 0x36f
    18dc:	00525346 	subseq	r5, r2, r6, asr #6
    18e0:	4349564e 	movtmi	r5, #38478	; 0x964e
    18e4:	7465535f 	strbtvc	r5, [r5], #-863
    18e8:	74737953 	ldrbtvc	r7, [r3], #-2387
    18ec:	61486d65 	cmpvs	r8, r5, ror #26
    18f0:	656c646e 	strbvs	r6, [ip, #-1134]!
    18f4:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
    18f8:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    18fc:	00746942 	rsbseq	r6, r4, r2, asr #18
    1900:	43524941 	cmpmi	r2, #1064960	; 0x104000
    1904:	564e0052 	undefined
    1908:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    190c:	65567465 	ldrbvs	r7, [r6, #-1125]
    1910:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    1914:	6c626154 	stfvse	f6, [r2], #-336
    1918:	43490065 	movtmi	r0, #36965	; 0x9065
    191c:	4e005250 	mcrmi	2, 0, r5, cr0, cr0, {2}
    1920:	5f434956 	svcpl	0x00434956
    1924:	74696e49 	strbtvc	r6, [r9], #-3657
    1928:	50485300 	subpl	r5, r8, r0, lsl #6
    192c:	48530052 	ldmdami	r3, {r1, r4, r6}^
    1930:	00525343 	subseq	r5, r2, r3, asr #6
    1934:	4349564e 	movtmi	r5, #38478	; 0x964e
    1938:	7465475f 	strbtvc	r4, [r5], #-1887
    193c:	45534142 	ldrbmi	r4, [r3, #-322]
    1940:	00495250 	subeq	r5, r9, r0, asr r2
    1944:	41464d4d 	cmpmi	r6, sp, asr #26
    1948:	6d740052 	ldclvs	0, cr0, [r4, #-328]!
    194c:	62757370 	rsbsvs	r7, r5, #-1073741823	; 0xc0000001
    1950:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1954:	79535f43 	ldmdbvc	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    1958:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    195c:	646e6148 	strbtvs	r6, [lr], #-328
    1960:	4372656c 	cmnmi	r2, #452984832	; 0x1b000000
    1964:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1968:	564e0067 	strbpl	r0, [lr], -r7, rrx
    196c:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    1970:	65747379 	ldrbvs	r7, [r4, #-889]!
    1974:	43504c6d 	cmpmi	r0, #27904	; 0x6d00
    1978:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    197c:	564e0067 	strbpl	r0, [lr], -r7, rrx
    1980:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    1984:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    1988:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    198c:	43490074 	movtmi	r0, #36980	; 0x9074
    1990:	74005245 	strvc	r5, [r0], #-581
    1994:	7270706d 	rsbsvc	r7, r0, #109	; 0x6d
    1998:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    199c:	56007974 	undefined
    19a0:	00524f54 	subseq	r4, r2, r4, asr pc
    19a4:	52505349 	subspl	r5, r0, #603979777	; 0x24000001
    19a8:	53464400 	movtpl	r4, #25600	; 0x6400
    19ac:	46480052 	undefined
    19b0:	4e005253 	mcrmi	2, 0, r5, cr0, cr3, {2}
    19b4:	5f434956 	svcpl	0x00434956
    19b8:	46544553 	undefined
    19bc:	544c5541 	strbpl	r5, [ip], #-1345
    19c0:	4b53414d 	blmi	14d1efc <__Stack_Size+0x14d1afc>
    19c4:	53464100 	movtpl	r4, #24832	; 0x6100
    19c8:	53490052 	movtpl	r0, #36946	; 0x9052
    19cc:	4e005245 	cdpmi	2, 0, cr5, cr0, cr5, {2}
    19d0:	5f434956 	svcpl	0x00434956
    19d4:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    19d8:	746c7561 	strbtvc	r7, [ip], #-1377
    19dc:	646e6148 	strbtvs	r6, [lr], #-328
    19e0:	5372656c 	cmnpl	r2, #452984832	; 0x1b000000
    19e4:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    19e8:	74007365 	strvc	r7, [r0], #-869
    19ec:	0032706d 	eorseq	r7, r2, sp, rrx
    19f0:	4349564e 	movtmi	r5, #38478	; 0x964e
    19f4:	7465475f 	strbtvc	r4, [r5], #-1887
    19f8:	74737953 	ldrbtvc	r7, [r3], #-2387
    19fc:	61486d65 	cmpvs	r8, r5, ror #26
    1a00:	656c646e 	strbvs	r6, [ip, #-1134]!
    1a04:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
    1a08:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    1a0c:	53746942 	cmnpl	r4, #1081344	; 0x108000
    1a10:	75746174 	ldrbvc	r6, [r4, #-372]!
    1a14:	564e0073 	undefined
    1a18:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
    1a1c:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    1a20:	74737953 	ldrbtvc	r7, [r3], #-2387
    1a24:	61486d65 	cmpvs	r8, r5, ror #26
    1a28:	656c646e 	strbvs	r6, [ip, #-1134]!
    1a2c:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
    1a30:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    1a34:	00746942 	rsbseq	r6, r4, r2, asr #18
    1a38:	6c756166 	ldfvse	f6, [r5], #-408
    1a3c:	756f7374 	strbvc	r7, [pc, #-884]!	; 16d0 <__Stack_Size+0x12d0>
    1a40:	73656372 	cmnvc	r5, #-939524095	; 0xc8000001
    1a44:	73795300 	cmnvc	r9, #0	; 0x0
    1a48:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    1a4c:	6c646e61 	stclvs	14, cr6, [r4], #-388
    1a50:	72507265 	subsvc	r7, r0, #1342177286	; 0x50000006
    1a54:	706d6565 	rsbvc	r6, sp, r5, ror #10
    1a58:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1a5c:	6f697250 	svcvs	0x00697250
    1a60:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1a64:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1a68:	65475f43 	strbvs	r5, [r7, #-3907]
    1a6c:	51524974 	cmppl	r2, r4, ror r9
    1a70:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    1a74:	506c656e 	rsbpl	r6, ip, lr, ror #10
    1a78:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1a7c:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    1a80:	61745374 	cmnvs	r4, r4, ror r3
    1a84:	00737574 	rsbseq	r7, r3, r4, ror r5
    1a88:	4349564e 	movtmi	r5, #38478	; 0x964e
    1a8c:	4243535f 	submi	r5, r3, #2080374785	; 0x7c000001
    1a90:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    1a94:	4e007469 	cdpmi	4, 0, cr7, cr0, cr9, {3}
    1a98:	72507765 	subsvc	r7, r0, #26476544	; 0x1940000
    1a9c:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    1aa0:	4e007974 	mcrmi	9, 0, r7, cr0, cr4, {3}
    1aa4:	5f434956 	svcpl	0x00434956
    1aa8:	74636556 	strbtvc	r6, [r3], #-1366
    1aac:	00626154 	rsbeq	r6, r2, r4, asr r1
    1ab0:	69746361 	ldmdbvs	r4!, {r0, r5, r6, r8, r9, sp, lr}^
    1ab4:	72696576 	rsbvc	r6, r9, #494927872	; 0x1d800000
    1ab8:	61747371 	cmnvs	r4, r1, ror r3
    1abc:	00737574 	rsbseq	r7, r3, r4, ror r5
    1ac0:	646e6168 	strbtvs	r6, [lr], #-360
    1ac4:	6d72656c 	cfldr64vs	mvdx6, [r2, #-432]!
    1ac8:	006b7361 	rsbeq	r7, fp, r1, ror #6
    1acc:	50776f4c 	rsbspl	r6, r7, ip, asr #30
    1ad0:	7265776f 	rsbvc	r7, r5, #29097984	; 0x1bc0000
    1ad4:	65646f4d 	strbvs	r6, [r4, #-3917]!
    1ad8:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1adc:	65475f43 	strbvs	r5, [r7, #-3907]
    1ae0:	51524974 	cmppl	r2, r4, ror r9
    1ae4:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    1ae8:	416c656e 	cmnmi	ip, lr, ror #10
    1aec:	76697463 	strbtvc	r7, [r9], -r3, ror #8
    1af0:	74694265 	strbtvc	r4, [r9], #-613
    1af4:	74617453 	strbtvc	r7, [r1], #-1107
    1af8:	4e007375 	mcrmi	3, 0, r7, cr0, cr5, {3}
    1afc:	5f434956 	svcpl	0x00434956
    1b00:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    1b04:	4e007469 	cdpmi	4, 0, cr7, cr0, cr9, {3}
    1b08:	5f434956 	svcpl	0x00434956
    1b0c:	6f697250 	svcvs	0x00697250
    1b10:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1b14:	756f7247 	strbvc	r7, [pc, #-583]!	; 18d5 <__Stack_Size+0x14d5>
    1b18:	6e6f4370 	mcrvs	3, 3, r4, cr15, cr0, {3}
    1b1c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1b20:	646e6570 	strbtvs	r6, [lr], #-1392
    1b24:	69676e69 	stmdbvs	r7!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
    1b28:	74737172 	ldrbtvc	r7, [r3], #-370
    1b2c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1b30:	52575000 	subspl	r5, r7, #0	; 0x0
    1b34:	746e455f 	strbtvc	r4, [lr], #-1375
    1b38:	54537265 	ldrbpl	r7, [r3], #-613
    1b3c:	42444e41 	submi	r4, r4, #1040	; 0x410
    1b40:	646f4d59 	strbtvs	r4, [pc], #3417	; 1b48 <__Stack_Size+0x1748>
    1b44:	57500065 	ldrbpl	r0, [r0, -r5, rrx]
    1b48:	6c435f52 	mcrrvs	15, 5, r5, r3, cr2
    1b4c:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    1b50:	0067616c 	rsbeq	r6, r7, ip, ror #2
    1b54:	5f525750 	svcpl	0x00525750
    1b58:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    1b5c:	50007469 	andpl	r7, r0, r9, ror #8
    1b60:	525f5257 	subspl	r5, pc, #1879048197	; 0x70000005
    1b64:	6c756765 	ldclvs	7, cr6, [r5], #-404
    1b68:	726f7461 	rsbvc	r7, pc, #1627389952	; 0x61000000
    1b6c:	52575000 	subspl	r5, r7, #0	; 0x0
    1b70:	4456505f 	ldrbmi	r5, [r6], #-95
    1b74:	6576654c 	ldrbvs	r6, [r6, #-1356]!
    1b78:	5750006c 	ldrbpl	r0, [r0, -ip, rrx]
    1b7c:	4c465f52 	mcrrmi	15, 5, r5, r6, cr2
    1b80:	50004741 	andpl	r4, r0, r1, asr #14
    1b84:	505f5257 	subspl	r5, pc, r7, asr r2
    1b88:	6d434456 	cfstrdvs	mvd4, [r3, #-344]
    1b8c:	74730064 	ldrbtvc	r0, [r3], #-100
    1b90:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1b94:	5f783031 	svcpl	0x00783031
    1b98:	2f62696c 	svccs	0x0062696c
    1b9c:	2f637273 	svccs	0x00637273
    1ba0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1ba4:	30316632 	eorscc	r6, r1, r2, lsr r6
    1ba8:	77705f78 	undefined
    1bac:	00632e72 	rsbeq	r2, r3, r2, ror lr
    1bb0:	5f525750 	svcpl	0x00525750
    1bb4:	4c445650 	mcrrmi	6, 5, r5, r4, cr0
    1bb8:	6c657665 	stclvs	6, cr7, [r5], #-404
    1bbc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1bc0:	50006769 	andpl	r6, r0, r9, ror #14
    1bc4:	475f5257 	undefined
    1bc8:	6c467465 	cfstrdvs	mvd7, [r6], {101}
    1bcc:	74536761 	ldrbvc	r6, [r3], #-1889
    1bd0:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1bd4:	52575000 	subspl	r5, r7, #0	; 0x0
    1bd8:	746e455f 	strbtvc	r4, [lr], #-1375
    1bdc:	54537265 	ldrbpl	r7, [r3], #-613
    1be0:	6f4d504f 	svcvs	0x004d504f
    1be4:	50006564 	andpl	r6, r0, r4, ror #10
    1be8:	535f5257 	cmppl	pc, #1879048197	; 0x70000005
    1bec:	45504f54 	ldrbmi	r4, [r0, #-3924]
    1bf0:	7972746e 	ldmdbvc	r2!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
    1bf4:	52575000 	subspl	r5, r7, #0	; 0x0
    1bf8:	6361425f 	cmnvs	r1, #-268435451	; 0xf0000005
    1bfc:	4170756b 	cmnmi	r0, fp, ror #10
    1c00:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
    1c04:	646d4373 	strbtvs	r4, [sp], #-883
    1c08:	52575000 	subspl	r5, r7, #0	; 0x0
    1c0c:	6b61575f 	blvs	1857990 <__Stack_Size+0x1857590>
    1c10:	50705565 	rsbspl	r5, r0, r5, ror #10
    1c14:	6d436e69 	stclvs	14, cr6, [r3, #-420]
    1c18:	50410064 	subpl	r0, r1, r4, rrx
    1c1c:	53523142 	cmppl	r2, #-2147483632	; 0x80000010
    1c20:	52005254 	andpl	r5, r0, #1073741829	; 0x40000005
    1c24:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^
    1c28:	004b4c43 	subeq	r4, fp, r3, asr #24
    1c2c:	5f434352 	svcpl	0x00434352
    1c30:	43434441 	movtmi	r4, #13377	; 0x3441
    1c34:	6f434b4c 	svcvs	0x00434b4c
    1c38:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1c3c:	43435200 	movtmi	r5, #12800	; 0x3200
    1c40:	656c435f 	strbvs	r4, [ip, #-863]!
    1c44:	54497261 	strbpl	r7, [r9], #-609
    1c48:	646e6550 	strbtvs	r6, [lr], #-1360
    1c4c:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    1c50:	52007469 	andpl	r7, r0, #1761607680	; 0x69000000
    1c54:	415f4343 	cmpmi	pc, r3, asr #6
    1c58:	50324250 	eorspl	r4, r2, r0, asr r2
    1c5c:	70697265 	rsbvc	r7, r9, r5, ror #4
    1c60:	73655268 	cmnvc	r5, #-2147483642	; 0x80000006
    1c64:	6d437465 	cfstrdvs	mvd7, [r3, #-404]
    1c68:	43520064 	cmpmi	r2, #100	; 0x64
    1c6c:	534c5f43 	movtpl	r5, #53059	; 0xcf43
    1c70:	43520045 	cmpmi	r2, #69	; 0x45
    1c74:	65475f43 	strbvs	r5, [r7, #-3907]
    1c78:	53544974 	cmppl	r4, #1900544	; 0x1d0000
    1c7c:	75746174 	ldrbvc	r6, [r4, #-372]!
    1c80:	44420073 	strbmi	r0, [r2], #-115
    1c84:	52005243 	andpl	r5, r0, #805306372	; 0x30000004
    1c88:	415f4343 	cmpmi	pc, r3, asr #6
    1c8c:	50324250 	eorspl	r4, r2, r0, asr r2
    1c90:	70697265 	rsbvc	r7, r9, r5, ror #4
    1c94:	43520068 	cmpmi	r2, #104	; 0x68
    1c98:	43505f43 	cmpmi	r0, #268	; 0x10c
    1c9c:	00324b4c 	eorseq	r4, r2, ip, asr #22
    1ca0:	5f434352 	svcpl	0x00434352
    1ca4:	434c4c50 	movtmi	r4, #52304	; 0xcc50
    1ca8:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    1cac:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    1cb0:	6b636f6c 	blvs	18dda68 <__Stack_Size+0x18dd668>
    1cb4:	70795473 	rsbsvc	r5, r9, r3, ror r4
    1cb8:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    1cbc:	43435200 	movtmi	r5, #12800	; 0x3200
    1cc0:	4c4c505f 	mcrrmi	0, 5, r5, ip, cr15
    1cc4:	006c754d 	rsbeq	r7, ip, sp, asr #10
    1cc8:	5f434352 	svcpl	0x00434352
    1ccc:	50424841 	subpl	r4, r2, r1, asr #16
    1cd0:	70697265 	rsbvc	r7, r9, r5, ror #4
    1cd4:	6f6c4368 	svcvs	0x006c4368
    1cd8:	6d436b63 	vstrvs	d22, [r3, #-396]
    1cdc:	46430064 	strbmi	r0, [r3], -r4, rrx
    1ce0:	48005247 	stmdami	r0, {r0, r1, r2, r6, r9, ip, lr}
    1ce4:	5f4b4c43 	svcpl	0x004b4c43
    1ce8:	71657246 	cmnvc	r5, r6, asr #4
    1cec:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
    1cf0:	50410079 	subpl	r0, r1, r9, ror r0
    1cf4:	4e453142 	dvfmism	f3, f5, f2
    1cf8:	72700052 	rsbsvc	r0, r0, #82	; 0x52
    1cfc:	00637365 	rsbeq	r7, r3, r5, ror #6
    1d00:	5f434352 	svcpl	0x00434352
    1d04:	434f434d 	movtmi	r4, #62285	; 0xf34d
    1d08:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1d0c:	43520067 	cmpmi	r2, #103	; 0x67
    1d10:	65445f43 	strbvs	r5, [r4, #-3907]
    1d14:	74696e49 	strbtvc	r6, [r9], #-3657
    1d18:	43435200 	movtmi	r5, #12800	; 0x3200
    1d1c:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    1d20:	726f4674 	rsbvc	r4, pc, #121634816	; 0x7400000
    1d24:	53455348 	movtpl	r5, #21320	; 0x5348
    1d28:	74726174 	ldrbtvc	r6, [r2], #-372
    1d2c:	52007055 	andpl	r7, r0, #85	; 0x55
    1d30:	525f4343 	subspl	r4, pc, #201326593	; 0xc000001
    1d34:	4c434354 	mcrrmi	3, 5, r4, r3, cr4
    1d38:	756f534b 	strbvc	r5, [pc, #-843]!	; 19f5 <__Stack_Size+0x15f5>
    1d3c:	00656372 	rsbeq	r6, r5, r2, ror r3
    1d40:	5f434352 	svcpl	0x00434352
    1d44:	31425041 	cmpcc	r2, r1, asr #32
    1d48:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    1d4c:	65526870 	ldrbvs	r6, [r2, #-2160]
    1d50:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
    1d54:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    1d58:	505f4343 	subspl	r4, pc, r3, asr #6
    1d5c:	6f434c4c 	svcvs	0x00434c4c
    1d60:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1d64:	6c6c7000 	stclvs	0, cr7, [ip]
    1d68:	6c6c756d 	cfstr64vs	mvdx7, [ip], #-436
    1d6c:	43435200 	movtmi	r5, #12800	; 0x3200
    1d70:	4253555f 	subsmi	r5, r3, #398458880	; 0x17c00000
    1d74:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    1d78:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1d7c:	43520067 	cmpmi	r2, #103	; 0x67
    1d80:	534c5f43 	movtpl	r5, #53059	; 0xcf43
    1d84:	646d4349 	strbtvs	r4, [sp], #-841
    1d88:	43435200 	movtmi	r5, #12800	; 0x3200
    1d8c:	7465475f 	strbtvc	r4, [r5], #-1887
    1d90:	43535953 	cmpmi	r3, #1359872	; 0x14c000
    1d94:	6f534b4c 	svcvs	0x00534b4c
    1d98:	65637275 	strbvs	r7, [r3, #-629]!
    1d9c:	42504100 	subsmi	r4, r0, #0	; 0x0
    1da0:	54535232 	ldrbpl	r5, [r3], #-562
    1da4:	43520052 	cmpmi	r2, #82	; 0x52
    1da8:	50415f43 	subpl	r5, r1, r3, asr #30
    1dac:	65503142 	ldrbvs	r3, [r0, #-322]
    1db0:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1db4:	6c6c7000 	stclvs	0, cr7, [ip]
    1db8:	72756f73 	rsbsvc	r6, r5, #460	; 0x1cc
    1dbc:	41006563 	tstmi	r0, r3, ror #10
    1dc0:	4e454248 	cdpmi	2, 4, cr4, cr5, cr8, {2}
    1dc4:	43520052 	cmpmi	r2, #82	; 0x52
    1dc8:	43505f43 	cmpmi	r0, #268	; 0x10c
    1dcc:	43314b4c 	teqmi	r1, #77824	; 0x13000
    1dd0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1dd4:	74730067 	ldrbtvc	r0, [r3], #-103
    1dd8:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1ddc:	00676572 	rsbeq	r6, r7, r2, ror r5
    1de0:	5f434352 	svcpl	0x00434352
    1de4:	31425041 	cmpcc	r2, r1, asr #32
    1de8:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    1dec:	6c436870 	mcrrvs	8, 7, r6, r3, cr0
    1df0:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    1df4:	4100646d 	tstmi	r0, sp, ror #8
    1df8:	45324250 	ldrmi	r4, [r2, #-592]!
    1dfc:	5300524e 	movwpl	r5, #590	; 0x24e
    1e00:	74726174 	ldrbtvc	r6, [r2], #-372
    1e04:	6f437055 	svcvs	0x00437055
    1e08:	65746e75 	ldrbvs	r6, [r4, #-3701]!
    1e0c:	43520072 	cmpmi	r2, #114	; 0x72
    1e10:	61425f43 	cmpvs	r2, r3, asr #30
    1e14:	70756b63 	rsbsvc	r6, r5, r3, ror #22
    1e18:	65736552 	ldrbvs	r6, [r3, #-1362]!
    1e1c:	646d4374 	strbtvs	r4, [sp], #-884
    1e20:	43435200 	movtmi	r5, #12800	; 0x3200
    1e24:	6a64415f 	bvs	19123a8 <__Stack_Size+0x1911fa8>
    1e28:	48747375 	ldmdami	r4!, {r0, r2, r4, r5, r6, r8, r9, ip, sp, lr}^
    1e2c:	61434953 	cmpvs	r3, r3, asr r9
    1e30:	7262696c 	rsbvc	r6, r2, #1769472	; 0x1b0000
    1e34:	6f697461 	svcvs	0x00697461
    1e38:	6c61566e 	stclvs	6, cr5, [r1], #-440
    1e3c:	41006575 	tstmi	r0, r5, ror r5
    1e40:	4c434344 	mcrrmi	3, 4, r4, r3, cr4
    1e44:	72465f4b 	subvc	r5, r6, #300	; 0x12c
    1e48:	65757165 	ldrbvs	r7, [r5, #-357]!
    1e4c:	0079636e 	rsbseq	r6, r9, lr, ror #6
    1e50:	5f434352 	svcpl	0x00434352
    1e54:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
    1e58:	43435200 	movtmi	r5, #12800	; 0x3200
    1e5c:	4c4c505f 	mcrrmi	0, 5, r5, ip, cr15
    1e60:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1e64:	52006563 	andpl	r6, r0, #415236096	; 0x18c00000
    1e68:	535f4343 	cmppl	pc, #201326593	; 0xc000001
    1e6c:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    1e70:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
    1e74:	00676966 	rsbeq	r6, r7, r6, ror #18
    1e78:	5f434352 	svcpl	0x00434352
    1e7c:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    1e80:	5367616c 	cmnpl	r7, #27	; 0x1b
    1e84:	75746174 	ldrbvc	r6, [r4, #-372]!
    1e88:	43520073 	cmpmi	r2, #115	; 0x73
    1e8c:	54525f43 	ldrbpl	r5, [r2], #-3907
    1e90:	4b4c4343 	blmi	1312ba4 <__Stack_Size+0x13127a4>
    1e94:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1e98:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
    1e9c:	555f4343 	ldrbpl	r4, [pc, #-835]	; 1b61 <__Stack_Size+0x1761>
    1ea0:	4c434253 	sfmmi	f4, 2, [r3], {83}
    1ea4:	756f534b 	strbvc	r5, [pc, #-843]!	; 1b61 <__Stack_Size+0x1761>
    1ea8:	00656372 	rsbeq	r6, r5, r2, ror r3
    1eac:	5f434352 	svcpl	0x00434352
    1eb0:	61656c43 	cmnvs	r5, r3, asr #24
    1eb4:	616c4672 	smcvs	50274
    1eb8:	43520067 	cmpmi	r2, #103	; 0x67
    1ebc:	59535f43 	ldmdbpl	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    1ec0:	4b4c4353 	blmi	1312c14 <__Stack_Size+0x1312814>
    1ec4:	45534800 	ldrbmi	r4, [r3, #-2048]
    1ec8:	74617453 	strbtvc	r7, [r1], #-1107
    1ecc:	52007375 	andpl	r7, r0, #-738197503	; 0xd4000001
    1ed0:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^
    1ed4:	6f434553 	svcvs	0x00434553
    1ed8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1edc:	53595300 	cmppl	r9, #0	; 0x0
    1ee0:	5f4b4c43 	svcpl	0x004b4c43
    1ee4:	71657246 	cmnvc	r5, r6, asr #4
    1ee8:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
    1eec:	43520079 	cmpmi	r2, #121	; 0x79
    1ef0:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    1ef4:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    1ef8:	4c435000 	marmi	acc0, r5, r3
    1efc:	465f324b 	ldrbmi	r3, [pc], -fp, asr #4
    1f00:	75716572 	ldrbvc	r6, [r1, #-1394]!
    1f04:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1f08:	43435200 	movtmi	r5, #12800	; 0x3200
    1f0c:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    1f10:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1f14:	43520067 	cmpmi	r2, #103	; 0x67
    1f18:	50415f43 	subpl	r5, r1, r3, asr #30
    1f1c:	65503242 	ldrbvs	r3, [r0, #-578]
    1f20:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1f24:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    1f28:	646d436b 	strbtvs	r4, [sp], #-875
    1f2c:	43435200 	movtmi	r5, #12800	; 0x3200
    1f30:	4553485f 	ldrbmi	r4, [r3, #-2143]
    1f34:	43435200 	movtmi	r5, #12800	; 0x3200
    1f38:	5359535f 	cmppl	r9, #2080374785	; 0x7c000001
    1f3c:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    1f40:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    1f44:	43500065 	cmpmi	r0, #101	; 0x65
    1f48:	5f314b4c 	svcpl	0x00314b4c
    1f4c:	71657246 	cmnvc	r5, r6, asr #4
    1f50:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
    1f54:	43520079 	cmpmi	r2, #121	; 0x79
    1f58:	534c5f43 	movtpl	r5, #53059	; 0xcf43
    1f5c:	6e6f4345 	cdpvs	3, 6, cr4, cr15, cr5, {2}
    1f60:	00676966 	rsbeq	r6, r7, r6, ror #18
    1f64:	41425041 	cmpmi	r2, r1, asr #32
    1f68:	72504248 	subsvc	r4, r0, #-2147483644	; 0x80000004
    1f6c:	54637365 	strbtpl	r7, [r3], #-869
    1f70:	656c6261 	strbvs	r6, [ip, #-609]!
    1f74:	43435200 	movtmi	r5, #12800	; 0x3200
    1f78:	7465475f 	strbtvc	r4, [r5], #-1887
    1f7c:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    1f80:	7246736b 	subvc	r7, r6, #-1409286143	; 0xac000001
    1f84:	73007165 	movwvc	r7, #357	; 0x165
    1f88:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1f8c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1f90:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    1f94:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1f98:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!
    1f9c:	31663233 	cmncc	r6, r3, lsr r2
    1fa0:	725f7830 	subsvc	r7, pc, #3145728	; 0x300000
    1fa4:	632e6363 	teqvs	lr, #-1946157055	; 0x8c000001
    1fa8:	43435200 	movtmi	r5, #12800	; 0x3200
    1fac:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
    1fb0:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    1fb4:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    1fb8:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    1fbc:	6b636f6c 	blvs	18ddd74 <__Stack_Size+0x18dd974>
    1fc0:	75636553 	strbvc	r6, [r3, #-1363]!
    1fc4:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1fc8:	74737953 	ldrbtvc	r7, [r3], #-2387
    1fcc:	6d436d65 	stclvs	13, cr6, [r3, #-404]
    1fd0:	43520064 	cmpmi	r2, #100	; 0x64
    1fd4:	43485f43 	movtmi	r5, #36675	; 0x8f43
    1fd8:	6f434b4c 	svcvs	0x00434b4c
    1fdc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1fe0:	43435200 	movtmi	r5, #12800	; 0x3200
    1fe4:	4953485f 	ldmdbmi	r3, {r0, r1, r2, r3, r4, r6, fp, lr}^
    1fe8:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1fec:	5f434352 	svcpl	0x00434352
    1ff0:	004f434d 	subeq	r4, pc, sp, asr #6
    1ff4:	5f434352 	svcpl	0x00434352
    1ff8:	52005449 	andpl	r5, r0, #1224736768	; 0x49000000
    1ffc:	415f4343 	cmpmi	pc, r3, asr #6
    2000:	65504248 	ldrbvs	r4, [r0, #-584]
    2004:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2008:	43435200 	movtmi	r5, #12800	; 0x3200
    200c:	4c43505f 	mcrrmi	0, 5, r5, r3, cr15
    2010:	6f43324b 	svcvs	0x0043324b
    2014:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2018:	43444100 	movtmi	r4, #16640	; 0x4100
    201c:	73657250 	cmnvc	r5, #5	; 0x5
    2020:	62615463 	rsbvs	r5, r1, #1660944384	; 0x63000000
    2024:	5300656c 	movwpl	r6, #1388	; 0x56c
    2028:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    202c:	475f6b63 	ldrbmi	r6, [pc, -r3, ror #22]
    2030:	6f437465 	svcvs	0x00437465
    2034:	65746e75 	ldrbvs	r6, [r4, #-3701]!
    2038:	79530072 	ldmdbvc	r3, {r1, r4, r5, r6}^
    203c:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    2040:	65535f6b 	ldrbvs	r5, [r3, #-3947]
    2044:	6c655274 	sfmvs	f5, 2, [r5], #-464
    2048:	0064616f 	rsbeq	r6, r4, pc, ror #2
    204c:	54737953 	ldrbtpl	r7, [r3], #-2387
    2050:	5f6b6369 	svcpl	0x006b6369
    2054:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    2058:	5367616c 	cmnpl	r7, #27	; 0x1b
    205c:	75746174 	ldrbvc	r6, [r4, #-372]!
    2060:	79530073 	ldmdbvc	r3, {r0, r1, r4, r5, r6}^
    2064:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    2068:	4c465f6b 	mcrrmi	15, 6, r5, r6, cr11
    206c:	43004741 	movwmi	r4, #1857	; 0x741
    2070:	42494c41 	submi	r4, r9, #16640	; 0x4100
    2074:	6d747300 	ldclvs	3, cr7, [r4]
    2078:	31663233 	cmncc	r6, r3, lsr r2
    207c:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    2080:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    2084:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    2088:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    208c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2090:	7379735f 	cmnvc	r9, #2080374785	; 0x7c000001
    2094:	6b636974 	blvs	18dc66c <__Stack_Size+0x18dc26c>
    2098:	4300632e 	movwmi	r6, #814	; 0x32e
    209c:	004c5254 	subeq	r5, ip, r4, asr r2
    20a0:	54737953 	ldrbtpl	r7, [r3], #-2387
    20a4:	5f6b6369 	svcpl	0x006b6369
    20a8:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    20ac:	43726574 	cmnmi	r2, #486539264	; 0x1d000000
    20b0:	5300646d 	movwpl	r6, #1133	; 0x46d
    20b4:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    20b8:	435f6b63 	cmpmi	pc, #101376	; 0x18c00
    20bc:	746e756f 	strbtvc	r7, [lr], #-1391
    20c0:	53007265 	movwpl	r7, #613	; 0x265
    20c4:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    20c8:	435f6b63 	cmpmi	pc, #101376	; 0x18c00
    20cc:	6f534b4c 	svcvs	0x00534b4c
    20d0:	65637275 	strbvs	r7, [r3, #-629]!
    20d4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    20d8:	4c006769 	stcmi	7, cr6, [r0], {105}
    20dc:	0044414f 	subeq	r4, r4, pc, asr #2
    20e0:	54737953 	ldrbtpl	r7, [r3], #-2387
    20e4:	5f6b6369 	svcpl	0x006b6369
    20e8:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    20ec:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    20f0:	79530065 	ldmdbvc	r3, {r0, r2, r5, r6}^
    20f4:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    20f8:	54495f6b 	strbpl	r5, [r9], #-3947
    20fc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2100:	54006769 	strpl	r6, [r0], #-1897
    2104:	4f5f4d49 	svcmi	0x005f4d49
    2108:	61463443 	cmpvs	r6, r3, asr #8
    210c:	6f437473 	svcvs	0x00437473
    2110:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2114:	4d495400 	cfstrdmi	mvd5, [r9]
    2118:	31434f5f 	cmpcc	r3, pc, asr pc
    211c:	616c6f50 	cmnvs	ip, r0, asr pc
    2120:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2124:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2128:	54006769 	strpl	r6, [r0], #-1897
    212c:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    2130:	72745343 	rsbsvc	r5, r4, #201326593	; 0xc000001
    2134:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    2138:	0074696e 	rsbseq	r6, r4, lr, ror #18
    213c:	5f4d4954 	svcpl	0x004d4954
    2140:	5034434f 	eorspl	r4, r4, pc, asr #6
    2144:	6f6c6572 	svcvs	0x006c6572
    2148:	6f436461 	svcvs	0x00436461
    214c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2150:	4d495400 	cfstrdmi	mvd5, [r9]
    2154:	7465535f 	strbtvc	r5, [r5], #-863
    2158:	706d6f43 	rsbvc	r6, sp, r3, asr #30
    215c:	31657261 	cmncc	r5, r1, ror #4
    2160:	4d495400 	cfstrdmi	mvd5, [r9]
    2164:	7465535f 	strbtvc	r5, [r5], #-863
    2168:	706d6f43 	rsbvc	r6, sp, r3, asr #30
    216c:	32657261 	rsbcc	r7, r5, #268435462	; 0x10000006
    2170:	4d495400 	cfstrdmi	mvd5, [r9]
    2174:	6572505f 	ldrbvs	r5, [r2, #-95]!
    2178:	6c616373 	stclvs	3, cr6, [r1], #-460
    217c:	54007265 	strpl	r7, [r0], #-613
    2180:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2184:	6f437465 	svcvs	0x00437465
    2188:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
    218c:	54003465 	strpl	r3, [r0], #-1125
    2190:	4f5f4d49 	svcmi	0x005f4d49
    2194:	504e3343 	subpl	r3, lr, r3, asr #6
    2198:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    219c:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    21a0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    21a4:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    21a8:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    21ac:	6c657250 	sfmvs	f7, 2, [r5], #-320
    21b0:	0064616f 	rsbeq	r6, r4, pc, ror #2
    21b4:	5f4d4954 	svcpl	0x004d4954
    21b8:	6e49434f 	cdpvs	3, 4, cr4, cr9, cr15, {2}
    21bc:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
    21c0:	65446570 	strbvs	r6, [r4, #-1392]
    21c4:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    21c8:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    21cc:	616c6f50 	cmnvs	ip, r0, asr pc
    21d0:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    21d4:	4d495400 	cfstrdmi	mvd5, [r9]
    21d8:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    21dc:	6c657250 	sfmvs	f7, 2, [r5], #-320
    21e0:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    21e4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    21e8:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    21ec:	65475f4d 	strbvs	r5, [r7, #-3917]
    21f0:	616c4674 	smcvs	50276
    21f4:	61745367 	cmnvs	r4, r7, ror #6
    21f8:	00737574 	rsbseq	r7, r3, r4, ror r5
    21fc:	5f324954 	svcpl	0x00324954
    2200:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2204:	54006769 	strpl	r6, [r0], #-1897
    2208:	4f5f4d49 	svcmi	0x005f4d49
    220c:	73614643 	cmnvc	r1, #70254592	; 0x4300000
    2210:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2214:	4b435f4d 	blmi	10d9f50 <__Stack_Size+0x10d9b50>
    2218:	49540044 	ldmdbmi	r4, {r2, r6}^
    221c:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    2220:	74696e49 	strbtvc	r6, [r9], #-3657
    2224:	65707954 	ldrbvs	r7, [r0, #-2388]!
    2228:	00666544 	rsbeq	r6, r6, r4, asr #10
    222c:	5f4d4954 	svcpl	0x004d4954
    2230:	75706e49 	ldrbvc	r6, [r0, #-3657]!
    2234:	69725474 	ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, lr}^
    2238:	72656767 	rsbvc	r6, r5, #27000832	; 0x19c0000
    223c:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    2240:	54006563 	strpl	r6, [r0], #-1379
    2244:	445f4d49 	ldrbmi	r4, [pc], #3401	; 224c <__Stack_Size+0x1e4c>
    2248:	6142414d 	cmpvs	r2, sp, asr #2
    224c:	54006573 	strpl	r6, [r0], #-1395
    2250:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 150f <__Stack_Size+0x110f>
    2254:	52547478 	subspl	r7, r4, #2013265920	; 0x78000000
    2258:	65725047 	ldrbvs	r5, [r2, #-71]!
    225c:	6c616373 	stclvs	3, cr6, [r1], #-460
    2260:	54007265 	strpl	r7, [r0], #-613
    2264:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2268:	434e7843 	movtmi	r7, #59459	; 0xe843
    226c:	6900646d 	stmdbvs	r0, {r0, r2, r3, r5, r6, sl, sp, lr}
    2270:	616e6574 	smcvs	58964
    2274:	00656c62 	rsbeq	r6, r5, r2, ror #24
    2278:	5f4d4954 	svcpl	0x004d4954
    227c:	5032434f 	eorspl	r4, r2, pc, asr #6
    2280:	6f6c6572 	svcvs	0x006c6572
    2284:	6f436461 	svcvs	0x00436461
    2288:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    228c:	4d495400 	cfstrdmi	mvd5, [r9]
    2290:	726f465f 	rsbvc	r4, pc, #99614720	; 0x5f00000
    2294:	4f646563 	svcmi	0x00646563
    2298:	6f433243 	svcvs	0x00433243
    229c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    22a0:	4d495400 	cfstrdmi	mvd5, [r9]
    22a4:	53434f5f 	movtpl	r4, #16223	; 0x3f5f
    22a8:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    22ac:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    22b0:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    22b4:	70555f4d 	subsvc	r5, r5, sp, asr #30
    22b8:	65746164 	ldrbvs	r6, [r4, #-356]!
    22bc:	75716552 	ldrbvc	r6, [r1, #-1362]!
    22c0:	43747365 	cmnmi	r4, #-1811939327	; 0x94000001
    22c4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    22c8:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    22cc:	65445f4d 	strbvs	r5, [r4, #-3917]
    22d0:	74696e49 	strbtvc	r6, [r9], #-3657
    22d4:	4d495400 	cfstrdmi	mvd5, [r9]
    22d8:	6c65535f 	stclvs	3, cr5, [r5], #-380
    22dc:	43746365 	cmnmi	r4, #-1811939327	; 0x94000001
    22e0:	414d4443 	cmpmi	sp, r3, asr #8
    22e4:	4d495400 	cfstrdmi	mvd5, [r9]
    22e8:	4d504f5f 	ldclmi	15, cr4, [r0, #-380]
    22ec:	0065646f 	rsbeq	r6, r5, pc, ror #8
    22f0:	5f4d4954 	svcpl	0x004d4954
    22f4:	4931434f 	ldmdbmi	r1!, {r0, r1, r2, r3, r6, r8, r9, lr}
    22f8:	0074696e 	rsbseq	r6, r4, lr, ror #18
    22fc:	5f4d4954 	svcpl	0x004d4954
    2300:	5031434f 	eorspl	r4, r1, pc, asr #6
    2304:	6f6c6572 	svcvs	0x006c6572
    2308:	6f436461 	svcvs	0x00436461
    230c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2310:	4d495400 	cfstrdmi	mvd5, [r9]
    2314:	3143495f 	cmpcc	r3, pc, asr r9
    2318:	616c6f50 	cmnvs	ip, r0, asr pc
    231c:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2320:	4d495400 	cfstrdmi	mvd5, [r9]
    2324:	7465475f 	strbtvc	r4, [r5], #-1887
    2328:	74706143 	ldrbtvc	r6, [r0], #-323
    232c:	31657275 	smccc	22309
    2330:	4d495400 	cfstrdmi	mvd5, [r9]
    2334:	49434f5f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, lr}^
    2338:	53656c64 	cmnpl	r5, #25600	; 0x6400
    233c:	65746174 	ldrbvs	r6, [r4, #-372]!
    2340:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    2344:	72636d73 	rsbvc	r6, r3, #7360	; 0x1cc0
    2348:	4d495400 	cfstrdmi	mvd5, [r9]
    234c:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    2350:	74736146 	ldrbtvc	r6, [r3], #-326
    2354:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2358:	54006769 	strpl	r6, [r0], #-1897
    235c:	00784d49 	rsbseq	r4, r8, r9, asr #26
    2360:	5f4d4954 	svcpl	0x004d4954
    2364:	63726f46 	cmnvs	r2, #280	; 0x118
    2368:	63416465 	movtvs	r6, #5221	; 0x1465
    236c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    2370:	4d495400 	cfstrdmi	mvd5, [r9]
    2374:	3243495f 	subcc	r4, r3, #1556480	; 0x17c000
    2378:	616c6f50 	cmnvs	ip, r0, asr pc
    237c:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2380:	4d495400 	cfstrdmi	mvd5, [r9]
    2384:	7465535f 	strbtvc	r5, [r5], #-863
    2388:	50344349 	eorspl	r4, r4, r9, asr #6
    238c:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    2390:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    2394:	4d495400 	cfstrdmi	mvd5, [r9]
    2398:	616c535f 	cmnvs	ip, pc, asr r3
    239c:	6f4d6576 	svcvs	0x004d6576
    23a0:	54006564 	strpl	r6, [r0], #-1380
    23a4:	4f5f4d49 	svcmi	0x005f4d49
    23a8:	53495353 	movtpl	r5, #37715	; 0x9353
    23ac:	65746174 	ldrbvs	r6, [r4, #-372]!
    23b0:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    23b4:	00317263 	eorseq	r7, r1, r3, ror #4
    23b8:	5f4d4954 	svcpl	0x004d4954
    23bc:	65707954 	ldrbvs	r7, [r0, #-2388]!
    23c0:	00666544 	rsbeq	r6, r6, r4, asr #10
    23c4:	5f4d4954 	svcpl	0x004d4954
    23c8:	4932434f 	ldmdbmi	r2!, {r0, r1, r2, r3, r6, r8, r9, lr}
    23cc:	0074696e 	rsbseq	r6, r4, lr, ror #18
    23d0:	5f4d4954 	svcpl	0x004d4954
    23d4:	43525445 	cmpmi	r2, #1157627904	; 0x45000000
    23d8:	6b636f6c 	blvs	18de190 <__Stack_Size+0x18ddd90>
    23dc:	65646f4d 	strbvs	r6, [r4, #-3917]!
    23e0:	6e6f4332 	mcrvs	3, 3, r4, cr15, cr2, {1}
    23e4:	00676966 	rsbeq	r6, r7, r6, ror #18
    23e8:	5f314954 	svcpl	0x00314954
    23ec:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    23f0:	54006769 	strpl	r6, [r0], #-1897
    23f4:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    23f8:	61437465 	cmpvs	r3, r5, ror #8
    23fc:	72757470 	rsbsvc	r7, r5, #1879048192	; 0x70000000
    2400:	54003265 	strpl	r3, [r0], #-613
    2404:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    2408:	61437465 	cmpvs	r3, r5, ror #8
    240c:	72757470 	rsbsvc	r7, r5, #1879048192	; 0x70000000
    2410:	54003365 	strpl	r3, [r0], #-869
    2414:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    2418:	61437465 	cmpvs	r3, r5, ror #8
    241c:	72757470 	rsbsvc	r7, r5, #1879048192	; 0x70000000
    2420:	54003465 	strpl	r3, [r0], #-1125
    2424:	505f4d49 	subspl	r4, pc, r9, asr #26
    2428:	65736c75 	ldrbvs	r6, [r3, #-3189]!
    242c:	4d495400 	cfstrdmi	mvd5, [r9]
    2430:	414d445f 	cmpmi	sp, pc, asr r4
    2434:	73727542 	cmnvc	r2, #276824064	; 0x10800000
    2438:	6e654c74 	mcrvs	12, 3, r4, cr5, cr4, {3}
    243c:	00687467 	rsbeq	r7, r8, r7, ror #8
    2440:	5f4d4954 	svcpl	0x004d4954
    2444:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2448:	7669446b 	strbtvc	r4, [r9], -fp, ror #8
    244c:	6f697369 	svcvs	0x00697369
    2450:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    2454:	754f5f4d 	strbvc	r5, [pc, #-3917]	; 150f <__Stack_Size+0x110f>
    2458:	74757074 	ldrbtvc	r7, [r5], #-116
    245c:	74617453 	strbtvc	r7, [r1], #-1107
    2460:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2464:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    2468:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    246c:	0067616c 	rsbeq	r6, r7, ip, ror #2
    2470:	5f4d4954 	svcpl	0x004d4954
    2474:	61656c43 	cmnvs	r5, r3, asr #24
    2478:	34434f72 	strbcc	r4, [r3], #-3954
    247c:	00666552 	rsbeq	r6, r6, r2, asr r5
    2480:	5f4d4954 	svcpl	0x004d4954
    2484:	78525449 	ldmdavc	r2, {r0, r3, r6, sl, ip, lr}^
    2488:	65747845 	ldrbvs	r7, [r4, #-2117]!
    248c:	6c616e72 	stclvs	14, cr6, [r1], #-456
    2490:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2494:	6e6f436b 	cdpvs	3, 6, cr4, cr15, cr11, {3}
    2498:	00676966 	rsbeq	r6, r7, r6, ror #18
    249c:	5f4d4954 	svcpl	0x004d4954
    24a0:	61656c43 	cmnvs	r5, r3, asr #24
    24a4:	50544972 	subspl	r4, r4, r2, ror r9
    24a8:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    24ac:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    24b0:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    24b4:	4d445f4d 	stclmi	15, cr5, [r4, #-308]
    24b8:	6e6f4341 	cdpvs	3, 6, cr4, cr15, cr1, {2}
    24bc:	00676966 	rsbeq	r6, r7, r6, ror #18
    24c0:	5f4d4954 	svcpl	0x004d4954
    24c4:	50525241 	subspl	r5, r2, r1, asr #4
    24c8:	6f6c6572 	svcvs	0x006c6572
    24cc:	6f436461 	svcvs	0x00436461
    24d0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    24d4:	6d747300 	ldclvs	3, cr7, [r4]
    24d8:	31663233 	cmncc	r6, r3, lsr r2
    24dc:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    24e0:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    24e4:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    24e8:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    24ec:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    24f0:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!
    24f4:	5400632e 	strpl	r6, [r0], #-814
    24f8:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    24fc:	49525444 	ldmdbmi	r2, {r2, r6, sl, ip, lr}^
    2500:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    2504:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    2508:	6d740074 	ldclvs	0, cr0, [r4, #-464]!
    250c:	65636370 	strbvs	r6, [r3, #-880]!
    2510:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2514:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    2518:	6f6c4374 	svcvs	0x006c4374
    251c:	69446b63 	stmdbvs	r4, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^
    2520:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
    2524:	54006e6f 	strpl	r6, [r0], #-3695
    2528:	4f5f4d49 	svcmi	0x005f4d49
    252c:	61463243 	cmpvs	r6, r3, asr #4
    2530:	6f437473 	svcvs	0x00437473
    2534:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2538:	4d495400 	cfstrdmi	mvd5, [r9]
    253c:	6572425f 	ldrbvs	r4, [r2, #-607]!
    2540:	6f506b61 	svcvs	0x00506b61
    2544:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    2548:	54007974 	strpl	r7, [r0], #-2420
    254c:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2550:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2554:	74754f74 	ldrbtvc	r4, [r5], #-3956
    2558:	54747570 	ldrbtpl	r7, [r4], #-1392
    255c:	67676972 	undefined
    2560:	54007265 	strpl	r7, [r0], #-613
    2564:	545f4d49 	ldrbpl	r4, [pc], #3401	; 256c <__Stack_Size+0x216c>
    2568:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
    256c:	49657361 	stmdbmi	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
    2570:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    2574:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    2578:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    257c:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    2580:	7463656c 	strbtvc	r6, [r3], #-1388
    2584:	4d78434f 	ldclmi	3, cr4, [r8, #-316]!
    2588:	4d495400 	cfstrdmi	mvd5, [r9]
    258c:	414c465f 	cmpmi	ip, pc, asr r6
    2590:	49540047 	ldmdbmi	r4, {r0, r1, r2, r6}^
    2594:	4f4c5f4d 	svcmi	0x004c5f4d
    2598:	654c4b43 	strbvs	r4, [ip, #-2883]
    259c:	006c6576 	rsbeq	r6, ip, r6, ror r5
    25a0:	5f4d4954 	svcpl	0x004d4954
    25a4:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    25a8:	746e756f 	strbtvc	r7, [lr], #-1391
    25ac:	54007265 	strpl	r7, [r0], #-613
    25b0:	445f4d49 	ldrbmi	r4, [pc], #3401	; 25b8 <__Stack_Size+0x21b8>
    25b4:	6f53414d 	svcvs	0x0053414d
    25b8:	65637275 	strbvs	r7, [r3, #-629]!
    25bc:	4d495400 	cfstrdmi	mvd5, [r9]
    25c0:	636e455f 	cmnvs	lr, #398458880	; 0x17c00000
    25c4:	7265646f 	rsbvc	r6, r5, #1862270976	; 0x6f000000
    25c8:	65646f4d 	strbvs	r6, [r4, #-3917]!
    25cc:	4d495400 	cfstrdmi	mvd5, [r9]
    25d0:	5043495f 	subpl	r4, r3, pc, asr r9
    25d4:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    25d8:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    25dc:	4d495400 	cfstrdmi	mvd5, [r9]
    25e0:	43434f5f 	movtmi	r4, #16223	; 0x3f5f
    25e4:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    25e8:	4d495400 	cfstrdmi	mvd5, [r9]
    25ec:	4353505f 	cmpmi	r3, #95	; 0x5f
    25f0:	6f6c6552 	svcvs	0x006c6552
    25f4:	6f4d6461 	svcvs	0x004d6461
    25f8:	54006564 	strpl	r6, [r0], #-1380
    25fc:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2600:	6d437843 	stclvs	8, cr7, [r3, #-268]
    2604:	49540064 	ldmdbmi	r4, {r2, r5, r6}^
    2608:	65475f4d 	strbvs	r5, [r7, #-3917]
    260c:	65725074 	ldrbvs	r5, [r2, #-116]!
    2610:	6c616373 	stclvs	3, cr6, [r1], #-460
    2614:	45007265 	strmi	r7, [r0, #-613]
    2618:	52547478 	subspl	r7, r4, #2013265920	; 0x78000000
    261c:	6c694647 	stclvs	6, cr4, [r9], #-284
    2620:	00726574 	rsbseq	r6, r2, r4, ror r5
    2624:	5f4d4954 	svcpl	0x004d4954
    2628:	52544442 	subspl	r4, r4, #1107296256	; 0x42000000
    262c:	74696e49 	strbtvc	r6, [r9], #-3657
    2630:	65707954 	ldrbvs	r7, [r0, #-2388]!
    2634:	00666544 	rsbeq	r6, r6, r4, asr #10
    2638:	5f4d4954 	svcpl	0x004d4954
    263c:	656c6553 	strbvs	r6, [ip, #-1363]!
    2640:	61487463 	cmpvs	r8, r3, ror #8
    2644:	65536c6c 	ldrbvs	r6, [r3, #-3180]
    2648:	726f736e 	rsbvc	r7, pc, #-1207959551	; 0xb8000001
    264c:	4d495400 	cfstrdmi	mvd5, [r9]
    2650:	6e65475f 	mcrvs	7, 3, r4, cr5, cr15, {2}
    2654:	74617265 	strbtvc	r7, [r1], #-613
    2658:	65764565 	ldrbvs	r4, [r6, #-1381]!
    265c:	5400746e 	strpl	r7, [r0], #-1134
    2660:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2664:	43497465 	movtmi	r7, #37989	; 0x9465
    2668:	65725032 	ldrbvs	r5, [r2, #-50]!
    266c:	6c616373 	stclvs	3, cr6, [r1], #-460
    2670:	54007265 	strpl	r7, [r0], #-613
    2674:	525f4d49 	subspl	r4, pc, #4672	; 0x1240
    2678:	74657065 	strbtvc	r7, [r5], #-101
    267c:	6f697469 	svcvs	0x00697469
    2680:	756f436e 	strbvc	r4, [pc, #-878]!	; 231a <__Stack_Size+0x1f1a>
    2684:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    2688:	4d495400 	cfstrdmi	mvd5, [r9]
    268c:	7843435f 	stmdavc	r3, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    2690:	4954004e 	ldmdbmi	r4, {r1, r2, r3, r6}^
    2694:	72425f4d 	subvc	r5, r2, #308	; 0x134
    2698:	006b6165 	rsbeq	r6, fp, r5, ror #2
    269c:	5f4d4954 	svcpl	0x004d4954
    26a0:	504e434f 	subpl	r4, lr, pc, asr #6
    26a4:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    26a8:	00797469 	rsbseq	r7, r9, r9, ror #8
    26ac:	5f4d4954 	svcpl	0x004d4954
    26b0:	45784954 	ldrbmi	r4, [r8, #-2388]!
    26b4:	72657478 	rsbvc	r7, r5, #2013265920	; 0x78000000
    26b8:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    26bc:	6f534b4c 	svcvs	0x00534b4c
    26c0:	65637275 	strbvs	r7, [r3, #-629]!
    26c4:	4d495400 	cfstrdmi	mvd5, [r9]
    26c8:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!
    26cc:	73614265 	cmnvc	r1, #1342177286	; 0x50000006
    26d0:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    26d4:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    26d8:	70555f4d 	subsvc	r5, r5, sp, asr #30
    26dc:	65746164 	ldrbvs	r6, [r4, #-356]!
    26e0:	61736944 	cmnvs	r3, r4, asr #18
    26e4:	43656c62 	cmnmi	r5, #25088	; 0x6200
    26e8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    26ec:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    26f0:	70555f4d 	subsvc	r5, r5, sp, asr #30
    26f4:	65746164 	ldrbvs	r6, [r4, #-356]!
    26f8:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    26fc:	54006563 	strpl	r6, [r0], #-1379
    2700:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    2704:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    2708:	72745374 	rsbsvc	r5, r4, #-805306367	; 0xd0000001
    270c:	00746375 	rsbseq	r6, r4, r5, ror r3
    2710:	5f334954 	svcpl	0x00334954
    2714:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2718:	54006769 	strpl	r6, [r0], #-1897
    271c:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2720:	746e756f 	strbtvc	r7, [lr], #-1391
    2724:	6f4d7265 	svcvs	0x004d7265
    2728:	54006564 	strpl	r6, [r0], #-1380
    272c:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 19eb <__Stack_Size+0x15eb>
    2730:	646f636e 	strbtvs	r6, [pc], #878	; 2738 <__Stack_Size+0x2338>
    2734:	6e497265 	cdpvs	2, 4, cr7, cr9, cr5, {3}
    2738:	66726574 	undefined
    273c:	43656361 	cmnmi	r5, #-2080374783	; 0x84000001
    2740:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2744:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2748:	6f435f4d 	svcvs	0x00435f4d
    274c:	65746e75 	ldrbvs	r6, [r4, #-3701]!
    2750:	646f4d72 	strbtvs	r4, [pc], #3442	; 2758 <__Stack_Size+0x2358>
    2754:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    2758:	00676966 	rsbeq	r6, r7, r6, ror #18
    275c:	5f4d4954 	svcpl	0x004d4954
    2760:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    2764:	61706d6f 	cmnvs	r0, pc, ror #26
    2768:	00336572 	eorseq	r6, r3, r2, ror r5
    276c:	5f4d4954 	svcpl	0x004d4954
    2770:	61656c43 	cmnvs	r5, r3, asr #24
    2774:	33434f72 	movtcc	r4, #16242	; 0x3f72
    2778:	00666552 	rsbeq	r6, r6, r2, asr r5
    277c:	5f4d4954 	svcpl	0x004d4954
    2780:	4934434f 	ldmdbmi	r4!, {r0, r1, r2, r3, r6, r8, r9, lr}
    2784:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2788:	5f4d4954 	svcpl	0x004d4954
    278c:	63726f46 	cmnvs	r2, #280	; 0x118
    2790:	434f6465 	movtmi	r6, #62565	; 0xf465
    2794:	6e6f4334 	mcrvs	3, 3, r4, cr15, cr4, {1}
    2798:	00676966 	rsbeq	r6, r7, r6, ror #18
    279c:	5f4d4954 	svcpl	0x004d4954
    27a0:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    27a4:	746e756f 	strbtvc	r7, [lr], #-1391
    27a8:	54007265 	strpl	r7, [r0], #-613
    27ac:	4f5f4d49 	svcmi	0x005f4d49
    27b0:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    27b4:	72745374 	rsbsvc	r5, r4, #-805306367	; 0xd0000001
    27b8:	00746375 	rsbseq	r6, r4, r5, ror r3
    27bc:	5f4d4954 	svcpl	0x004d4954
    27c0:	656c6553 	strbvs	r6, [ip, #-1363]!
    27c4:	6c537463 	cfldrdvs	mvd7, [r3], {99}
    27c8:	4d657661 	stclmi	6, cr7, [r5, #-388]!
    27cc:	0065646f 	rsbeq	r6, r5, pc, ror #8
    27d0:	5f4d4954 	svcpl	0x004d4954
    27d4:	4631434f 	ldrtmi	r4, [r1], -pc, asr #6
    27d8:	43747361 	cmnmi	r4, #-2080374783	; 0x84000001
    27dc:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    27e0:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    27e4:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    27e8:	6c64494e 	stclvs	9, cr4, [r4], #-312
    27ec:	61745365 	cmnvs	r4, r5, ror #6
    27f0:	54006574 	strpl	r6, [r0], #-1396
    27f4:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 1ab3 <__Stack_Size+0x16b3>
    27f8:	6f435254 	svcvs	0x00435254
    27fc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2800:	4d495400 	cfstrdmi	mvd5, [r9]
    2804:	31434f5f 	cmpcc	r3, pc, asr pc
    2808:	6c6f504e 	stclvs	0, cr5, [pc], #-312
    280c:	74697261 	strbtvc	r7, [r9], #-609
    2810:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    2814:	00676966 	rsbeq	r6, r7, r6, ror #18
    2818:	5f4d4954 	svcpl	0x004d4954
    281c:	53504349 	cmppl	r0, #603979777	; 0x24000001
    2820:	49540043 	ldmdbmi	r4, {r0, r1, r6}^
    2824:	76455f4d 	strbvc	r5, [r5], -sp, asr #30
    2828:	53746e65 	cmnpl	r4, #1616	; 0x650
    282c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    2830:	6d740065 	ldclvs	0, cr0, [r4, #-404]!
    2834:	6d636370 	stclvs	3, cr6, [r3, #-448]!
    2838:	74003172 	strvc	r3, [r0], #-370
    283c:	6363706d 	cmnvs	r3, #109	; 0x6d
    2840:	0032726d 	eorseq	r7, r2, sp, ror #4
    2844:	5f4d4954 	svcpl	0x004d4954
    2848:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    284c:	006c656e 	rsbeq	r6, ip, lr, ror #10
    2850:	5f4d4954 	svcpl	0x004d4954
    2854:	656c6553 	strbvs	r6, [ip, #-1363]!
    2858:	4f437463 	svcmi	0x00437463
    285c:	4954004d 	ldmdbmi	r4, {r0, r2, r3, r6}^
    2860:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    2864:	6c657250 	sfmvs	f7, 2, [r5], #-320
    2868:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    286c:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
    2870:	69006c6f 	stmdbvs	r0, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}
    2874:	70706f63 	rsbsvc	r6, r0, r3, ror #30
    2878:	7469736f 	strbtvc	r7, [r9], #-879
    287c:	6c657365 	stclvs	3, cr7, [r5], #-404
    2880:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    2884:	54006e6f 	strpl	r6, [r0], #-3695
    2888:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    288c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    2890:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    2894:	6b636f6c 	blvs	18de64c <__Stack_Size+0x18de24c>
    2898:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    289c:	54006769 	strpl	r6, [r0], #-1897
    28a0:	505f4d49 	subspl	r4, pc, r9, asr #26
    28a4:	6f697265 	svcvs	0x00697265
    28a8:	49540064 	ldmdbmi	r4, {r2, r5, r6}^
    28ac:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    28b0:	31434974 	cmpcc	r3, r4, ror r9
    28b4:	73657250 	cmnvc	r5, #5	; 0x5
    28b8:	656c6163 	strbvs	r6, [ip, #-355]!
    28bc:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    28c0:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    28c4:	49540078 	ldmdbmi	r4, {r3, r4, r5, r6}^
    28c8:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    28cc:	33434974 	movtcc	r4, #14708	; 0x3974
    28d0:	73657250 	cmnvc	r5, #5	; 0x5
    28d4:	656c6163 	strbvs	r6, [ip, #-355]!
    28d8:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    28dc:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    28e0:	656c6553 	strbvs	r6, [ip, #-1363]!
    28e4:	6f697463 	svcvs	0x00697463
    28e8:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    28ec:	54455f4d 	strbpl	r5, [r5], #-3917
    28f0:	6f6c4352 	svcvs	0x006c4352
    28f4:	6f4d6b63 	svcvs	0x004d6b63
    28f8:	43316564 	teqmi	r1, #419430400	; 0x19000000
    28fc:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2900:	6d740067 	ldclvs	0, cr0, [r4, #-412]!
    2904:	6d636370 	stclvs	3, cr6, [r3, #-448]!
    2908:	54007872 	strpl	r7, [r0], #-2162
    290c:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2910:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2914:	656e4f74 	strbvs	r4, [lr, #-3956]!
    2918:	736c7550 	cmnvc	ip, #335544320	; 0x14000000
    291c:	646f4d65 	strbtvs	r4, [pc], #3429	; 2924 <__Stack_Size+0x2524>
    2920:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2924:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2928:	65646f4d 	strbvs	r6, [r4, #-3917]!
    292c:	4d495400 	cfstrdmi	mvd5, [r9]
    2930:	4752545f 	undefined
    2934:	756f534f 	strbvc	r5, [pc, #-847]!	; 25ed <__Stack_Size+0x21ed>
    2938:	00656372 	rsbeq	r6, r5, r2, ror r3
    293c:	5f4d4954 	svcpl	0x004d4954
    2940:	5253534f 	subspl	r5, r3, #1006632961	; 0x3c000001
    2944:	74617453 	strbtvc	r7, [r1], #-1107
    2948:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    294c:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    2950:	616c6f50 	cmnvs	ip, r0, asr pc
    2954:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2958:	4d495400 	cfstrdmi	mvd5, [r9]
    295c:	7274435f 	rsbsvc	r4, r4, #2080374785	; 0x7c000001
    2960:	4d57506c 	ldclmi	0, cr5, [r7, #-432]
    2964:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    2968:	00737475 	rsbseq	r7, r3, r5, ror r4
    296c:	706f6369 	rsbvc	r6, pc, r9, ror #6
    2970:	69736f70 	ldmdbvs	r3!, {r4, r5, r6, r8, r9, sl, fp, sp, lr}^
    2974:	6f706574 	svcvs	0x00706574
    2978:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    297c:	54007974 	strpl	r7, [r0], #-2420
    2980:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    2984:	43525444 	cmpmi	r2, #1140850688	; 0x44000000
    2988:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    298c:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2990:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    2994:	4f726165 	svcmi	0x00726165
    2998:	65523243 	ldrbvs	r3, [r2, #-579]
    299c:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    29a0:	49545f4d 	ldmdbmi	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    29a4:	74784578 	ldrbtvc	r4, [r8], #-1400
    29a8:	616e7265 	cmnvs	lr, r5, ror #4
    29ac:	6f6c436c 	svcvs	0x006c436c
    29b0:	6f436b63 	svcvs	0x00436b63
    29b4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    29b8:	4d495400 	cfstrdmi	mvd5, [r9]
    29bc:	73614d5f 	cmnvc	r1, #6080	; 0x17c0
    29c0:	53726574 	cmnpl	r2, #486539264	; 0x1d000000
    29c4:	6576616c 	ldrbvs	r6, [r6, #-364]!
    29c8:	65646f4d 	strbvs	r6, [r4, #-3917]!
    29cc:	4d495400 	cfstrdmi	mvd5, [r9]
    29d0:	7475415f 	ldrbtvc	r4, [r5], #-351
    29d4:	74616d6f 	strbtvc	r6, [r1], #-3439
    29d8:	754f6369 	strbvc	r6, [pc, #-873]	; 2677 <__Stack_Size+0x2277>
    29dc:	74757074 	ldrbtvc	r7, [r5], #-116
    29e0:	4d495400 	cfstrdmi	mvd5, [r9]
    29e4:	7465535f 	strbtvc	r5, [r5], #-863
    29e8:	6f747541 	svcvs	0x00747541
    29ec:	6f6c6572 	svcvs	0x006c6572
    29f0:	54006461 	strpl	r6, [r0], #-1121
    29f4:	4f5f4d49 	svcmi	0x005f4d49
    29f8:	75707475 	ldrbvc	r7, [r0, #-1141]!
    29fc:	74534e74 	ldrbvc	r4, [r3], #-3700
    2a00:	00657461 	rsbeq	r7, r5, r1, ror #8
    2a04:	5f4d4954 	svcpl	0x004d4954
    2a08:	43414d44 	movtmi	r4, #7492	; 0x1d44
    2a0c:	5400646d 	strpl	r6, [r0], #-1133
    2a10:	545f4d49 	ldrbpl	r4, [pc], #3401	; 2a18 <__Stack_Size+0x2618>
    2a14:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
    2a18:	53657361 	cmnpl	r5, #-2080374783	; 0x84000001
    2a1c:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    2a20:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    2a24:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2a28:	54495f4d 	strbpl	r5, [r9], #-3917
    2a2c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2a30:	54006769 	strpl	r6, [r0], #-1897
    2a34:	465f4d49 	ldrbmi	r4, [pc], -r9, asr #26
    2a38:	6563726f 	strbvs	r7, [r3, #-623]!
    2a3c:	31434f64 	cmpcc	r3, r4, ror #30
    2a40:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2a44:	54006769 	strpl	r6, [r0], #-1897
    2a48:	435f3449 	cmpmi	pc, #1224736768	; 0x49000000
    2a4c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2a50:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2a54:	65445f4d 	strbvs	r5, [r4, #-3917]
    2a58:	69546461 	ldmdbvs	r4, {r0, r5, r6, sl, sp, lr}^
    2a5c:	5400656d 	strpl	r6, [r0], #-1389
    2a60:	4f5f4d49 	svcmi	0x005f4d49
    2a64:	6e493343 	cdpvs	3, 4, cr3, cr9, cr3, {2}
    2a68:	54007469 	strpl	r7, [r0], #-1129
    2a6c:	4f5f4d49 	svcmi	0x005f4d49
    2a70:	504e3243 	subpl	r3, lr, r3, asr #4
    2a74:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    2a78:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    2a7c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2a80:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2a84:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2a88:	6c6f5034 	stclvs	0, cr5, [pc], #-208
    2a8c:	74697261 	strbtvc	r7, [r9], #-609
    2a90:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    2a94:	00676966 	rsbeq	r6, r7, r6, ror #18
    2a98:	5f4d4954 	svcpl	0x004d4954
    2a9c:	52544442 	subspl	r4, r4, #1107296256	; 0x42000000
    2aa0:	75727453 	ldrbvc	r7, [r2, #-1107]!
    2aa4:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    2aa8:	54007469 	strpl	r7, [r0], #-1129
    2aac:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2ab0:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    2ab4:	5231434f 	eorspl	r4, r1, #1006632961	; 0x3c000001
    2ab8:	54006665 	strpl	r6, [r0], #-1637
    2abc:	4f5f4d49 	svcmi	0x005f4d49
    2ac0:	6f503343 	svcvs	0x00503343
    2ac4:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    2ac8:	6f437974 	svcvs	0x00437974
    2acc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2ad0:	4d495400 	cfstrdmi	mvd5, [r9]
    2ad4:	7478455f 	ldrbtvc	r4, [r8], #-1375
    2ad8:	50475254 	subpl	r5, r7, r4, asr r2
    2adc:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    2ae0:	00797469 	rsbseq	r7, r9, r9, ror #8
    2ae4:	5f4d4954 	svcpl	0x004d4954
    2ae8:	494d5750 	stmdbmi	sp, {r4, r6, r8, r9, sl, ip, lr}^
    2aec:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2af0:	54006769 	strpl	r6, [r0], #-1897
    2af4:	545f4d49 	ldrbpl	r4, [pc], #3401	; 2afc <__Stack_Size+0x26fc>
    2af8:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
    2afc:	49657361 	stmdbmi	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
    2b00:	5474696e 	ldrbtpl	r6, [r4], #-2414
    2b04:	44657079 	strbtmi	r7, [r5], #-121
    2b08:	54006665 	strpl	r6, [r0], #-1637
    2b0c:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    2b10:	54497465 	strbpl	r7, [r9], #-1125
    2b14:	74617453 	strbtvc	r7, [r1], #-1107
    2b18:	74007375 	strvc	r7, [r0], #-885
    2b1c:	7263706d 	rsbvc	r7, r3, #109	; 0x6d
    2b20:	49540032 	ldmdbmi	r4, {r1, r4, r5}^
    2b24:	54495f4d 	strbpl	r5, [r9], #-3917
    2b28:	4d495400 	cfstrdmi	mvd5, [r9]
    2b2c:	726f465f 	rsbvc	r4, pc, #99614720	; 0x5f00000
    2b30:	4f646563 	svcmi	0x00646563
    2b34:	6f433343 	svcvs	0x00433343
    2b38:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2b3c:	4d495400 	cfstrdmi	mvd5, [r9]
    2b40:	646d435f 	strbtvs	r4, [sp], #-863
    2b44:	4d495400 	cfstrdmi	mvd5, [r9]
    2b48:	4943495f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    2b4c:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2b50:	5f4d4954 	svcpl	0x004d4954
    2b54:	69464349 	stmdbvs	r6, {r0, r3, r6, r8, r9, lr}^
    2b58:	7265746c 	rsbvc	r7, r5, #1811939328	; 0x6c000000
    2b5c:	4d495400 	cfstrdmi	mvd5, [r9]
    2b60:	6c65535f 	stclvs	3, cr5, [r5], #-380
    2b64:	4d746365 	ldclmi	3, cr6, [r4, #-404]!
    2b68:	65747361 	ldrbvs	r7, [r4, #-865]!
    2b6c:	616c5372 	smcvs	50482
    2b70:	6f4d6576 	svcvs	0x004d6576
    2b74:	54006564 	strpl	r6, [r0], #-1380
    2b78:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2b7c:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2b80:	706e4974 	rsbvc	r4, lr, r4, ror r9
    2b84:	72547475 	subsvc	r7, r4, #1962934272	; 0x75000000
    2b88:	65676769 	strbvs	r6, [r7, #-1897]!
    2b8c:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2b90:	72505f4d 	subsvc	r5, r0, #308	; 0x134
    2b94:	61637365 	cmnvs	r3, r5, ror #6
    2b98:	4372656c 	cmnmi	r2, #452984832	; 0x1b000000
    2b9c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2ba0:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2ba4:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2ba8:	6c6f5032 	stclvs	0, cr5, [pc], #-200
    2bac:	74697261 	strbtvc	r7, [r9], #-609
    2bb0:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    2bb4:	00676966 	rsbeq	r6, r7, r6, ror #18
    2bb8:	65746e69 	ldrbvs	r6, [r4, #-3689]!
    2bbc:	64726567 	ldrbtvs	r6, [r2], #-1383
    2bc0:	64697669 	strbtvs	r7, [r9], #-1641
    2bc4:	55007265 	strpl	r7, [r0, #-613]
    2bc8:	54524153 	ldrbpl	r4, [r2], #-339
    2bcc:	4850435f 	ldmdami	r0, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    2bd0:	53550041 	cmppl	r5, #65	; 0x41
    2bd4:	5f545241 	svcpl	0x00545241
    2bd8:	50746553 	rsbspl	r6, r4, r3, asr r5
    2bdc:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    2be0:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    2be4:	41535500 	cmpmi	r3, r0, lsl #10
    2be8:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^
    2bec:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2bf0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2bf4:	494c5f54 	stmdbmi	ip, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
    2bf8:	6572424e 	ldrbvs	r4, [r2, #-590]!
    2bfc:	65446b61 	strbvs	r6, [r4, #-2913]
    2c00:	74636574 	strbtvc	r6, [r3], #-1396
    2c04:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
    2c08:	55006874 	strpl	r6, [r0, #-2164]
    2c0c:	54524153 	ldrbpl	r4, [r2], #-339
    2c10:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    2c14:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    2c18:	41535500 	cmpmi	r3, r0, lsl #10
    2c1c:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    2c20:	6b636f6c 	blvs	18de9d8 <__Stack_Size+0x18de5d8>
    2c24:	74696e49 	strbtvc	r6, [r9], #-3657
    2c28:	65707954 	ldrbvs	r7, [r0, #-2388]!
    2c2c:	00666544 	rsbeq	r6, r6, r4, asr #10
    2c30:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2c34:	6d435f54 	stclvs	15, cr5, [r3, #-336]
    2c38:	53550064 	cmppl	r5, #100	; 0x64
    2c3c:	5f545241 	svcpl	0x00545241
    2c40:	646e6553 	strbtvs	r6, [lr], #-1363
    2c44:	61746144 	cmnvs	r4, r4, asr #2
    2c48:	41535500 	cmpmi	r3, r0, lsl #10
    2c4c:	485f5452 	ldmdami	pc, {r1, r4, r6, sl, ip, lr}^
    2c50:	44666c61 	strbtmi	r6, [r6], #-3169
    2c54:	656c7075 	strbvs	r7, [ip, #-117]!
    2c58:	646d4378 	strbtvs	r4, [sp], #-888
    2c5c:	41535500 	cmpmi	r3, r0, lsl #10
    2c60:	575f5452 	undefined
    2c64:	55656b61 	strbpl	r6, [r5, #-2913]!
    2c68:	53550070 	cmppl	r5, #112	; 0x70
    2c6c:	5f545241 	svcpl	0x00545241
    2c70:	43414d44 	movtmi	r4, #7492	; 0x1d44
    2c74:	5500646d 	strpl	r6, [r0, #-1133]
    2c78:	54524153 	ldrbpl	r4, [r2], #-339
    2c7c:	73614c5f 	cmnvc	r1, #24320	; 0x5f00
    2c80:	74694274 	strbtvc	r4, [r9], #-628
    2c84:	41535500 	cmpmi	r3, r0, lsl #10
    2c88:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^
    2c8c:	4d414472 	cfstrdmi	mvd4, [r1, #-456]
    2c90:	0065646f 	rsbeq	r6, r5, pc, ror #8
    2c94:	63627061 	cmnvs	r2, #97	; 0x61
    2c98:	6b636f6c 	blvs	18dea50 <__Stack_Size+0x18de650>
    2c9c:	41535500 	cmpmi	r3, r0, lsl #10
    2ca0:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    2ca4:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    2ca8:	65505449 	ldrbvs	r5, [r0, #-1097]
    2cac:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    2cb0:	74694267 	strbtvc	r4, [r9], #-615
    2cb4:	41535500 	cmpmi	r3, r0, lsl #10
    2cb8:	475f5452 	undefined
    2cbc:	64726175 	ldrbtvs	r6, [r2], #-373
    2cc0:	656d6954 	strbvs	r6, [sp, #-2388]!
    2cc4:	41535500 	cmpmi	r3, r0, lsl #10
    2cc8:	4c5f5452 	cfldrdmi	mvd5, [pc], {82}
    2ccc:	72424e49 	subvc	r4, r2, #1168	; 0x490
    2cd0:	446b6165 	strbtmi	r6, [fp], #-357
    2cd4:	63657465 	cmnvs	r5, #1694498816	; 0x65000000
    2cd8:	6e654c74 	mcrvs	12, 3, r4, cr5, cr4, {3}
    2cdc:	43687467 	cmnmi	r8, #1728053248	; 0x67000000
    2ce0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2ce4:	53550067 	cmppl	r5, #103	; 0x67
    2ce8:	5f545241 	svcpl	0x00545241
    2cec:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
    2cf0:	41535500 	cmpmi	r3, r0, lsl #10
    2cf4:	445f5452 	ldrbmi	r5, [pc], #1106	; 2cfc <__Stack_Size+0x28fc>
    2cf8:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    2cfc:	53550074 	cmppl	r5, #116	; 0x74
    2d00:	5f545241 	svcpl	0x00545241
    2d04:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2d08:	696e496b 	stmdbvs	lr!, {r0, r1, r3, r5, r6, r8, fp, lr}^
    2d0c:	72745374 	rsbsvc	r5, r4, #-805306367	; 0xd0000001
    2d10:	00746375 	rsbseq	r6, r4, r5, ror r3
    2d14:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2d18:	4d445f54 	stclmi	15, cr5, [r4, #-336]
    2d1c:	71655241 	cmnvc	r5, r1, asr #4
    2d20:	41535500 	cmpmi	r3, r0, lsl #10
    2d24:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    2d28:	6b636f6c 	blvs	18deae0 <__Stack_Size+0x18de6e0>
    2d2c:	75727453 	ldrbvc	r7, [r2, #-1107]!
    2d30:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    2d34:	75007469 	strvc	r7, [r0, #-1129]
    2d38:	74726173 	ldrbtvc	r6, [r2], #-371
    2d3c:	73616278 	cmnvc	r1, #-2147483641	; 0x80000007
    2d40:	43520065 	cmpmi	r2, #101	; 0x65
    2d44:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    2d48:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    2d4c:	74617453 	strbtvc	r7, [r1], #-1107
    2d50:	55007375 	strpl	r7, [r0, #-885]
    2d54:	54524153 	ldrbpl	r4, [r2], #-339
    2d58:	7465535f 	strbtvc	r5, [r5], #-863
    2d5c:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    2d60:	00737365 	rsbseq	r7, r3, r5, ror #6
    2d64:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2d68:	65535f54 	ldrbvs	r5, [r3, #-3924]
    2d6c:	61754774 	cmnvs	r5, r4, ror r7
    2d70:	69546472 	ldmdbvs	r4, {r1, r4, r5, r6, sl, sp, lr}^
    2d74:	5500656d 	strpl	r6, [r0, #-1389]
    2d78:	54524153 	ldrbpl	r4, [r2], #-339
    2d7c:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
    2d80:	65724264 	ldrbvs	r4, [r2, #-612]!
    2d84:	55006b61 	strpl	r6, [r0, #-2913]
    2d88:	54524153 	ldrbpl	r4, [r2], #-339
    2d8c:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    2d90:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2d94:	53550067 	cmppl	r5, #103	; 0x67
    2d98:	78545241 	ldmdavc	r4, {r0, r6, r9, ip, lr}^
    2d9c:	41535500 	cmpmi	r3, r0, lsl #10
    2da0:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    2da4:	7472616d 	ldrbtvc	r6, [r2], #-365
    2da8:	64726143 	ldrbtvs	r6, [r2], #-323
    2dac:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2db0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2db4:	6e495f54 	mcrvs	15, 2, r5, cr9, cr4, {2}
    2db8:	74537469 	ldrbvc	r7, [r3], #-1129
    2dbc:	74637572 	strbtvc	r7, [r3], #-1394
    2dc0:	41535500 	cmpmi	r3, r0, lsl #10
    2dc4:	415f5452 	cmpmi	pc, r2, asr r4
    2dc8:	65726464 	ldrbvs	r6, [r2, #-1124]!
    2dcc:	62007373 	andvs	r7, r0, #-872415231	; 0xcc000001
    2dd0:	6f707469 	svcvs	0x00707469
    2dd4:	53550073 	cmppl	r5, #115	; 0x73
    2dd8:	5f545241 	svcpl	0x00545241
    2ddc:	61656c43 	cmnvs	r5, r3, asr #24
    2de0:	616c4672 	smcvs	50274
    2de4:	53550067 	cmppl	r5, #103	; 0x67
    2de8:	5f545241 	svcpl	0x00545241
    2dec:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    2df0:	61745354 	cmnvs	r4, r4, asr r3
    2df4:	00737574 	rsbseq	r7, r3, r4, ror r5
    2df8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2dfc:	72495f54 	subvc	r5, r9, #336	; 0x150
    2e00:	6f434144 	svcvs	0x00434144
    2e04:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2e08:	41535500 	cmpmi	r3, r0, lsl #10
    2e0c:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    2e10:	6b636f6c 	blvs	18debc8 <__Stack_Size+0x18de7c8>
    2e14:	41535500 	cmpmi	r3, r0, lsl #10
    2e18:	525f5452 	subspl	r5, pc, #1375731712	; 0x52000000
    2e1c:	69656365 	stmdbvs	r5!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    2e20:	57726576 	undefined
    2e24:	55656b61 	strbpl	r6, [r5, #-2913]!
    2e28:	646d4370 	strbtvs	r4, [sp], #-880
    2e2c:	41535500 	cmpmi	r3, r0, lsl #10
    2e30:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^
    2e34:	43414472 	movtmi	r4, #5234	; 0x1472
    2e38:	5500646d 	strpl	r6, [r0, #-1133]
    2e3c:	54524153 	ldrbpl	r4, [r2], #-339
    2e40:	4e494c5f 	mcrmi	12, 2, r4, cr9, cr15, {2}
    2e44:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2e48:	63617266 	cmnvs	r1, #1610612742	; 0x60000006
    2e4c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    2e50:	69646c61 	stmdbvs	r4!, {r0, r5, r6, sl, fp, sp, lr}^
    2e54:	65646976 	strbvs	r6, [r4, #-2422]!
    2e58:	53550072 	cmppl	r5, #114	; 0x72
    2e5c:	5f545241 	svcpl	0x00545241
    2e60:	72616d53 	rsbvc	r6, r1, #5312	; 0x14c0
    2e64:	72614374 	rsbvc	r4, r1, #-805306367	; 0xd0000001
    2e68:	43414e64 	movtmi	r4, #7780	; 0x1e64
    2e6c:	646d434b 	strbtvs	r4, [sp], #-843
    2e70:	41535500 	cmpmi	r3, r0, lsl #10
    2e74:	475f5452 	undefined
    2e78:	6c467465 	cfstrdvs	mvd7, [r6], {101}
    2e7c:	74536761 	ldrbvc	r6, [r3], #-1889
    2e80:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    2e84:	41535500 	cmpmi	r3, r0, lsl #10
    2e88:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^
    2e8c:	53550054 	cmppl	r5, #84	; 0x54
    2e90:	5f545241 	svcpl	0x00545241
    2e94:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2e98:	696e496b 	stmdbvs	lr!, {r0, r1, r3, r5, r6, r8, fp, lr}^
    2e9c:	53550074 	cmppl	r5, #116	; 0x74
    2ea0:	5f545241 	svcpl	0x00545241
    2ea4:	656b6157 	strbvs	r6, [fp, #-343]!
    2ea8:	6f437055 	svcvs	0x00437055
    2eac:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2eb0:	41535500 	cmpmi	r3, r0, lsl #10
    2eb4:	525f5452 	subspl	r5, pc, #1375731712	; 0x52000000
    2eb8:	69656365 	stmdbvs	r5!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    2ebc:	61446576 	cmpvs	r4, r6, ror r5
    2ec0:	55006174 	strpl	r6, [r0, #-372]
    2ec4:	54524153 	ldrbpl	r4, [r2], #-339
    2ec8:	6572505f 	ldrbvs	r5, [r2, #-95]!
    2ecc:	6c616373 	stclvs	3, cr6, [r1], #-460
    2ed0:	55007265 	strpl	r7, [r0, #-613]
    2ed4:	54524153 	ldrbpl	r4, [r2], #-339
    2ed8:	4f50435f 	svcmi	0x0050435f
    2edc:	7473004c 	ldrbtvc	r0, [r3], #-76
    2ee0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2ee4:	5f783031 	svcpl	0x00783031
    2ee8:	2f62696c 	svccs	0x0062696c
    2eec:	2f637273 	svccs	0x00637273
    2ef0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2ef4:	30316632 	eorscc	r6, r1, r2, lsr r6
    2ef8:	73755f78 	cmnvc	r5, #480	; 0x1e0
    2efc:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
    2f00:	73750063 	cmnvc	r5, #99	; 0x63
    2f04:	72747261 	rsbsvc	r7, r4, #268435462	; 0x10000006
    2f08:	55006765 	strpl	r6, [r0, #-1893]
    2f0c:	54524153 	ldrbpl	r4, [r2], #-339
    2f10:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    2f14:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    2f18:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2f1c:	7473655f 	ldrbtvc	r6, [r3], #-1375
    2f20:	006b6361 	rsbeq	r6, fp, r1, ror #6
    2f24:	6164735f 	cmnvs	r4, pc, asr r3
    2f28:	52006174 	andpl	r6, r0, #29	; 0x1d
    2f2c:	74657365 	strbtvc	r7, [r5], #-869
    2f30:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    2f34:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    2f38:	6c757000 	ldclvs	0, cr7, [r5]
    2f3c:	74736544 	ldrbtvc	r6, [r3], #-1348
    2f40:	69735f00 	ldmdbvs	r3!, {r8, r9, sl, fp, ip, lr}^
    2f44:	61746164 	cmnvs	r4, r4, ror #2
    2f48:	62655f00 	rsbvs	r5, r5, #0	; 0x0
    2f4c:	5f007373 	svcpl	0x00007373
    2f50:	74616465 	strbtvc	r6, [r1], #-1125
    2f54:	74730061 	ldrbtvc	r0, [r3], #-97
    2f58:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2f5c:	5f783031 	svcpl	0x00783031
    2f60:	2f62696c 	svccs	0x0062696c
    2f64:	2f637273 	svccs	0x00637273
    2f68:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2f6c:	30316632 	eorscc	r6, r1, r2, lsr r6
    2f70:	65765f78 	ldrbvs	r5, [r6, #-3960]!
    2f74:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    2f78:	6700632e 	strvs	r6, [r0, -lr, lsr #6]
    2f7c:	6e66705f 	mcrvs	0, 3, r7, cr6, cr15, {2}
    2f80:	74636556 	strbtvc	r6, [r3], #-1366
    2f84:	0073726f 	rsbseq	r7, r3, pc, ror #4
    2f88:	536c7570 	cmnpl	ip, #469762048	; 0x1c000000
    2f8c:	5f006372 	svcpl	0x00006372
    2f90:	73736273 	cmnvc	r3, #805306375	; 0x30000007
    2f94:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
    2f98:	6f6c2067 	svcvs	0x006c2067
    2f9c:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
    2fa0:	6300746e 	movwvs	r7, #1134	; 0x46e
    2fa4:	69775c3a 	ldmdbvs	r7!, {r1, r3, r4, r5, sl, fp, ip, lr}^
    2fa8:	6d72616e 	ldfvse	f6, [r2, #-440]!
    2fac:	75625c73 	strbvc	r5, [r2, #-3187]!
    2fb0:	5c646c69 	stclpl	12, cr6, [r4], #-420
    2fb4:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    2fb8:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    2fbc:	72615c64 	rsbvc	r5, r1, #25600	; 0x6400
    2fc0:	61652d6d 	cmnvs	r5, sp, ror #26
    2fc4:	6e5c6962 	cdpvs	9, 5, cr6, cr12, cr2, {3}
    2fc8:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    2fcc:	696c5c62 	stmdbvs	ip!, {r1, r5, r6, sl, fp, ip, lr}^
    2fd0:	735c6362 	cmpvc	ip, #-2013265919	; 0x88000001
    2fd4:	696c6474 	stmdbvs	ip!, {r2, r4, r5, r6, sl, sp, lr}^
    2fd8:	2e2e0062 	cdpcs	0, 2, cr0, cr14, cr2, {3}
    2fdc:	2f2e2e2f 	svccs	0x002e2e2f
    2fe0:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    2fe4:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    2fe8:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    2fec:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    2ff0:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    2ff4:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    2ff8:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    2ffc:	732f6362 	teqvc	pc, #-2013265919	; 0x88000001
    3000:	696c6474 	stmdbvs	ip!, {r2, r4, r5, r6, sl, sp, lr}^
    3004:	74612f62 	strbtvc	r2, [r1], #-3938
    3008:	74697865 	strbtvc	r7, [r9], #-2149
    300c:	6c00632e 	stcvs	3, cr6, [r0], {46}
    3010:	20676e6f 	rsbcs	r6, r7, pc, ror #28
    3014:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
    3018:	736e7520 	cmnvc	lr, #134217728	; 0x8000000
    301c:	656e6769 	strbvs	r6, [lr, #-1897]!
    3020:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
    3024:	5f5f0074 	svcpl	0x005f0074
    3028:	635f7465 	cmpvs	pc, #1694498816	; 0x65000000
    302c:	5f006178 	svcpl	0x00006178
    3030:	5f74655f 	svcpl	0x0074655f
    3034:	78656e6f 	stmdavc	r5!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3038:	5f007469 	svcpl	0x00007469
    303c:	6574615f 	ldrbvs	r6, [r4, #-351]!
    3040:	5f746978 	svcpl	0x00746978
    3044:	65707974 	ldrbvs	r7, [r0, #-2420]!
    3048:	5f5f0073 	svcpl	0x005f0073
    304c:	615f7465 	cmpvs	pc, r5, ror #8
    3050:	69786574 	ldmdbvs	r8!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    3054:	645f0074 	ldrbvs	r0, [pc], #116	; 305c <__Stack_Size+0x2c5c>
    3058:	685f6f73 	ldmdavs	pc, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp, lr}^
    305c:	6c646e61 	stclvs	14, cr6, [r4], #-388
    3060:	2e2e0065 	cdpcs	0, 2, cr0, cr14, cr5, {3}
    3064:	2f2e2e2f 	svccs	0x002e2e2f
    3068:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    306c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    3070:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    3074:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    3078:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    307c:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    3080:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    3084:	732f6362 	teqvc	pc, #-2013265919	; 0x88000001
    3088:	696c6474 	stmdbvs	ip!, {r2, r4, r5, r6, sl, sp, lr}^
    308c:	78652f62 	stmdavc	r5!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    3090:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    3094:	69735f00 	ldmdbvs	r3!, {r8, r9, sl, fp, ip, lr}^
    3098:	5f00657a 	svcpl	0x0000657a
    309c:	646e6172 	strbtvs	r6, [lr], #-370
    30a0:	5f003834 	svcpl	0x00003834
    30a4:	72656d65 	rsbvc	r6, r5, #6464	; 0x1940
    30a8:	636e6567 	cmnvs	lr, #432013312	; 0x19c00000
    30ac:	775f0079 	undefined
    30b0:	6f747263 	svcvs	0x00747263
    30b4:	735f626d 	cmpvc	pc, #-805306362	; 0xd0000006
    30b8:	65746174 	ldrbvs	r6, [r4, #-372]!
    30bc:	63775f00 	cmnvs	r7, #0	; 0x0
    30c0:	6f747273 	svcvs	0x00747273
    30c4:	5f73626d 	svcpl	0x0073626d
    30c8:	74617473 	strbtvc	r7, [r1], #-1139
    30cc:	6c5f0065 	mrrcvs	0, 6, r0, pc, cr5
    30d0:	69736662 	ldmdbvs	r3!, {r1, r5, r6, r9, sl, sp, lr}^
    30d4:	5f00657a 	svcpl	0x0000657a
    30d8:	7472626d 	ldrbtvc	r6, [r2], #-621
    30dc:	5f63776f 	svcpl	0x0063776f
    30e0:	74617473 	strbtvc	r7, [r1], #-1139
    30e4:	775f0065 	ldrbvc	r0, [pc, -r5, rrx]
    30e8:	6d6f7463 	cfstrdvs	mvd7, [pc, #-396]!
    30ec:	74735f62 	ldrbtvc	r5, [r3], #-3938
    30f0:	00657461 	rsbeq	r7, r5, r1, ror #8
    30f4:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!
    30f8:	6365735f 	cmnvs	r5, #2080374785	; 0x7c000001
    30fc:	62755f00 	rsbsvs	r5, r5, #0	; 0x0
    3100:	5f006675 	svcpl	0x00006675
    3104:	65736162 	ldrbvs	r6, [r3, #-354]!
    3108:	745f5f00 	ldrbvc	r5, [pc], #3840	; 3110 <__Stack_Size+0x2d10>
    310c:	6f685f6d 	svcvs	0x00685f6d
    3110:	5f007275 	svcpl	0x00007275
    3114:	0066735f 	rsbeq	r7, r6, pc, asr r3
    3118:	5f6e6f5f 	svcpl	0x006e6f5f
    311c:	74697865 	strbtvc	r7, [r9], #-2149
    3120:	6772615f 	undefined
    3124:	635f0073 	cmpvs	pc, #115	; 0x73
    3128:	696b6f6f 	stmdbvs	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    312c:	5f5f0065 	svcpl	0x005f0065
    3130:	756c6773 	strbvc	r6, [ip, #-1907]!
    3134:	665f0065 	ldrbvs	r0, [pc], -r5, rrx
    3138:	7367616c 	cmnvc	r7, #27	; 0x1b
    313c:	73695f00 	cmnvc	r9, #0	; 0x0
    3140:	6178635f 	cmnvs	r8, pc, asr r3
    3144:	74735f00 	ldrbtvc	r5, [r3], #-3840
    3148:	006e6964 	rsbeq	r6, lr, r4, ror #18
    314c:	6b6c625f 	blvs	1b1bad0 <__Stack_Size+0x1b1b6d0>
    3150:	657a6973 	ldrbvs	r6, [sl, #-2419]!
    3154:	76635f00 	strbtvc	r5, [r3], -r0, lsl #30
    3158:	66756274 	undefined
    315c:	666f5f00 	strbtvs	r5, [pc], -r0, lsl #30
    3160:	74657366 	strbtvc	r7, [r5], #-870
    3164:	626d5f00 	rsbvs	r5, sp, #0	; 0x0
    3168:	6f747273 	svcvs	0x00747273
    316c:	5f736377 	svcpl	0x00736377
    3170:	74617473 	strbtvc	r7, [r1], #-1139
    3174:	6d5f0065 	ldclvs	0, cr0, [pc, #-404]
    3178:	656c7262 	strbvs	r7, [ip, #-610]!
    317c:	74735f6e 	ldrbtvc	r5, [r3], #-3950
    3180:	00657461 	rsbeq	r7, r5, r1, ror #8
    3184:	616e665f 	cmnvs	lr, pc, asr r6
    3188:	00736772 	rsbseq	r6, r3, r2, ror r7
    318c:	736e665f 	cmnvc	lr, #99614720	; 0x5f00000
    3190:	69735f00 	ldmdbvs	r3!, {r8, r9, sl, fp, ip, lr}^
    3194:	5f006e67 	svcpl	0x00006e67
    3198:	636f6c66 	cmnvs	pc, #26112	; 0x6600
    319c:	00745f6b 	rsbseq	r5, r4, fp, ror #30
    31a0:	6474735f 	ldrbtvs	r7, [r4], #-863
    31a4:	00727265 	rsbseq	r7, r2, r5, ror #4
    31a8:	6769425f 	undefined
    31ac:	00746e69 	rsbseq	r6, r4, r9, ror #28
    31b0:	6165725f 	cmnvs	r5, pc, asr r2
    31b4:	725f0064 	subsvc	r0, pc, #100	; 0x64
    31b8:	6c757365 	ldclvs	3, cr7, [r5], #-404
    31bc:	006b5f74 	rsbeq	r5, fp, r4, ror pc
    31c0:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!
    31c4:	775f5f00 	ldrbvc	r5, [pc, -r0, lsl #30]
    31c8:	00626863 	rsbeq	r6, r2, r3, ror #16
    31cc:	6474735f 	ldrbtvs	r7, [r4], #-863
    31d0:	0074756f 	rsbseq	r7, r4, pc, ror #10
    31d4:	7476635f 	ldrbtvc	r6, [r6], #-863
    31d8:	006e656c 	rsbeq	r6, lr, ip, ror #10
    31dc:	6c69665f 	stclvs	6, cr6, [r9], #-380
    31e0:	6e5f0065 	cdpvs	0, 5, cr0, cr15, cr5, {3}
    31e4:	73626f69 	cmnvc	r2, #420	; 0x1a4
    31e8:	74615f00 	strbtvc	r5, [r1], #-3840
    31ec:	74697865 	strbtvc	r7, [r9], #-2149
    31f0:	735f0030 	cmpvc	pc, #48	; 0x30
    31f4:	616e6769 	cmnvs	lr, r9, ror #14
    31f8:	75625f6c 	strbvc	r5, [r2, #-3948]!
    31fc:	615f0066 	cmpvs	pc, r6, rrx
    3200:	69746373 	ldmdbvs	r4!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}^
    3204:	625f656d 	subsvs	r6, pc, #457179136	; 0x1b400000
    3208:	5f006675 	svcpl	0x00006675
    320c:	75736572 	ldrbvc	r6, [r3, #-1394]!
    3210:	5f00746c 	svcpl	0x0000746c
    3214:	6863775f 	stmdavs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
    3218:	6e697700 	cdpvs	7, 6, cr7, cr9, cr0, {0}
    321c:	00745f74 	rsbseq	r5, r4, r4, ror pc
    3220:	636f6c5f 	cmnvs	pc, #24320	; 0x5f00
    3224:	6d5f006b 	ldclvs	0, cr0, [pc, #-428]
    3228:	00746c75 	rsbseq	r6, r4, r5, ror ip
    322c:	6972775f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
    3230:	5f006574 	svcpl	0x00006574
    3234:	5f6d745f 	svcpl	0x006d745f
    3238:	72616579 	rsbvc	r6, r1, #507510784	; 0x1e400000
    323c:	656e5f00 	strbvs	r5, [lr, #-3840]!
    3240:	00667478 	rsbeq	r7, r6, r8, ror r4
    3244:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!
    3248:	6e6f6d5f 	mcrvs	13, 3, r6, cr15, cr15, {2}
    324c:	735f5f00 	cmpvc	pc, #0	; 0x0
    3250:	69646964 	stmdbvs	r4!, {r2, r5, r6, r8, fp, sp, lr}^
    3254:	0074696e 	rsbseq	r6, r4, lr, ror #18
    3258:	6d61675f 	stclvs	7, cr6, [r1, #-380]!
    325c:	735f616d 	cmpvc	pc, #1073741851	; 0x4000001b
    3260:	676e6769 	strbvs	r6, [lr, -r9, ror #14]!
    3264:	5f006d61 	svcpl	0x00006d61
    3268:	65657266 	strbvs	r7, [r5, #-614]!
    326c:	7473696c 	ldrbtvc	r6, [r3], #-2412
    3270:	4f4c5f00 	svcmi	0x004c5f00
    3274:	525f4b43 	subspl	r4, pc, #68608	; 0x10c00
    3278:	52554345 	subspl	r4, r5, #335544321	; 0x14000001
    327c:	45564953 	ldrbmi	r4, [r6, #-2387]
    3280:	5f00545f 	svcpl	0x0000545f
    3284:	0077656e 	rsbseq	r6, r7, lr, ror #10
    3288:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!
    328c:	6164795f 	cmnvs	r4, pc, asr r9
    3290:	5f5f0079 	svcpl	0x005f0079
    3294:	66756273 	undefined
    3298:	6f695f00 	svcvs	0x00695f00
    329c:	5f007362 	svcpl	0x00007362
    32a0:	4c49465f 	mcrrmi	6, 5, r4, r9, cr15
    32a4:	6d5f0045 	ldclvs	0, cr0, [pc, #-276]
    32a8:	61747362 	cmnvs	r4, r2, ror #6
    32ac:	745f6574 	ldrbvc	r6, [pc], #1396	; 32b4 <__Stack_Size+0x2eb4>
    32b0:	735f5f00 	cmpvc	pc, #0	; 0x0
    32b4:	454c4946 	strbmi	r4, [ip, #-2374]
    32b8:	61725f00 	cmnvs	r2, r0, lsl #30
    32bc:	6e5f646e 	cdpvs	4, 5, cr6, cr15, cr14, {3}
    32c0:	00747865 	rsbseq	r7, r4, r5, ror #16
    32c4:	6c626d5f 	stclvs	13, cr6, [r2], #-380
    32c8:	735f6e65 	cmpvc	pc, #1616	; 0x650
    32cc:	65746174 	ldrbvs	r6, [r4, #-372]!
    32d0:	6e695f00 	cdpvs	15, 6, cr5, cr9, cr0, {0}
    32d4:	695f0063 	ldmdbvs	pc, {r0, r1, r5, r6}^
    32d8:	5f00646e 	svcpl	0x0000646e
    32dc:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
    32e0:	5f746e65 	svcpl	0x00746e65
    32e4:	61636f6c 	cmnvs	r3, ip, ror #30
    32e8:	5f00656c 	svcpl	0x0000656c
    32ec:	656c635f 	strbvs	r6, [ip, #-863]!
    32f0:	70756e61 	rsbsvc	r6, r5, r1, ror #28
    32f4:	616d5f00 	cmnvs	sp, r0, lsl #30
    32f8:	73647778 	cmnvc	r4, #31457280	; 0x1e00000
    32fc:	65725f00 	ldrbvs	r5, [r2, #-3840]!
    3300:	00746e65 	rsbseq	r6, r4, r5, ror #28
    3304:	6565735f 	strbvs	r7, [r5, #-863]!
    3308:	5f5f0064 	svcpl	0x005f0064
    330c:	6e756f63 	cdpvs	15, 7, cr6, cr5, cr3, {3}
    3310:	5f5f0074 	svcpl	0x005f0074
    3314:	756c6176 	strbvc	r6, [ip, #-374]!
    3318:	735f0065 	cmpvc	pc, #101	; 0x65
    331c:	006b6565 	rsbeq	r6, fp, r5, ror #10
    3320:	6f70665f 	svcvs	0x0070665f
    3324:	00745f73 	rsbseq	r5, r4, r3, ror pc
    3328:	7272655f 	rsbsvc	r6, r2, #398458880	; 0x17c00000
    332c:	5f006f6e 	svcpl	0x00006f6e
    3330:	5f6d745f 	svcpl	0x006d745f
    3334:	006e696d 	rsbeq	r6, lr, sp, ror #18
    3338:	7274735f 	rsbsvc	r7, r4, #2080374785	; 0x7c000001
    333c:	5f6b6f74 	svcpl	0x006b6f74
    3340:	7473616c 	ldrbtvc	r6, [r3], #-364
    3344:	6e665f00 	cdpvs	15, 6, cr5, cr6, cr0, {0}
    3348:	65707974 	ldrbvs	r7, [r0, #-2420]!
    334c:	615f0073 	cmpvs	pc, r3, ror r0
    3350:	5f006464 	svcpl	0x00006464
    3354:	6f4c555f 	svcvs	0x004c555f
    3358:	5f00676e 	svcpl	0x0000676e
    335c:	64746567 	ldrbtvs	r6, [r4], #-1383
    3360:	5f657461 	svcpl	0x00657461
    3364:	00727265 	rsbseq	r7, r2, r5, ror #4
    3368:	6f6c675f 	svcvs	0x006c675f
    336c:	5f6c6162 	svcpl	0x006c6162
    3370:	75706d69 	ldrbvc	r6, [r0, #-3433]!
    3374:	705f6572 	subsvc	r6, pc, r2, ror r5
    3378:	5f007274 	svcpl	0x00007274
    337c:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
    3380:	5f746e65 	svcpl	0x00746e65
    3384:	65746163 	ldrbvs	r6, [r4, #-355]!
    3388:	79726f67 	ldmdbvc	r2!, {r0, r1, r2, r5, r6, r8, r9, sl, fp, sp, lr}^
    338c:	646f6300 	strbtvs	r6, [pc], #768	; 3394 <__Stack_Size+0x2f94>
    3390:	755f0065 	ldrbvc	r0, [pc, #-101]	; 3333 <__Stack_Size+0x2f33>
    3394:	6573756e 	ldrbvs	r7, [r3, #-1390]!
    3398:	61725f64 	cmnvs	r2, r4, ror #30
    339c:	5f00646e 	svcpl	0x0000646e
    33a0:	00736477 	rsbseq	r6, r3, r7, ror r4
    33a4:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!
    33a8:	6164775f 	cmnvs	r4, pc, asr r7
    33ac:	675f0079 	undefined
    33b0:	0065756c 	rsbeq	r7, r5, ip, ror #10
    33b4:	616d6e5f 	cmnvs	sp, pc, asr lr
    33b8:	636f6c6c 	cmnvs	pc, #27648	; 0x6c00
    33bc:	366c5f00 	strbtcc	r5, [ip], -r0, lsl #30
    33c0:	625f6134 	subsvs	r6, pc, #13	; 0xd
    33c4:	5f006675 	svcpl	0x00006675
    33c8:	5f676973 	svcpl	0x00676973
    33cc:	636e7566 	cmnvs	lr, #427819008	; 0x19800000
    33d0:	626e5f00 	rsbvs	r5, lr, #0	; 0x0
    33d4:	5f006675 	svcpl	0x00006675
    33d8:	73756e75 	cmnvc	r5, #1872	; 0x750
    33dc:	5f006465 	svcpl	0x00006465
    33e0:	5f6d745f 	svcpl	0x006d745f
    33e4:	73647369 	cmnvc	r4, #-1543503871	; 0xa4000001
    33e8:	6c5f0074 	mrrcvs	0, 7, r0, pc, cr4
    33ec:	6c61636f 	stclvs	3, cr6, [r1], #-444
    33f0:	656d6974 	strbvs	r6, [sp, #-2420]!
    33f4:	6675625f 	undefined
    33f8:	6c635f00 	stclvs	15, cr5, [r3]
    33fc:	0065736f 	rsbeq	r7, r5, pc, ror #6
    3400:	3834725f 	ldmdacc	r4!, {r0, r1, r2, r3, r4, r6, r9, ip, sp, lr}
    3404:	626d5f00 	rsbvs	r5, sp, #0	; 0x0
    3408:	63776f74 	cmnvs	r7, #464	; 0x1d0
    340c:	6174735f 	cmnvs	r4, pc, asr r3
    3410:	5f006574 	svcpl	0x00006574
    3414:	00733570 	rsbseq	r3, r3, r0, ror r5
    3418:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!
    341c:	61646d5f 	cmnvs	r4, pc, asr sp
    3420:	6d690079 	stclvs	0, cr0, [r9, #-484]!
    3424:	65727570 	ldrbvs	r7, [r2, #-1392]!
    3428:	7461645f 	strbtvc	r6, [r1], #-1119
    342c:	2e2e0061 	cdpcs	0, 2, cr0, cr14, cr1, {3}
    3430:	2f2e2e2f 	svccs	0x002e2e2f
    3434:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    3438:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    343c:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    3440:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    3444:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    3448:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    344c:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    3450:	722f6362 	eorvc	r6, pc, #-2013265919	; 0x88000001
    3454:	746e6565 	strbtvc	r6, [lr], #-1381
    3458:	706d692f 	rsbvc	r6, sp, pc, lsr #18
    345c:	2e657275 	mcrcs	2, 3, r7, cr5, cr5, {3}
    3460:	3a630063 	bcc	18c35f4 <__Stack_Size+0x18c31f4>
    3464:	6e69775c 	mcrvs	7, 3, r7, cr9, cr12, {2}
    3468:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
    346c:	6975625c 	ldmdbvs	r5!, {r2, r3, r4, r6, r9, sp, lr}^
    3470:	675c646c 	ldrbvs	r6, [ip, -ip, ror #8]
    3474:	622d6363 	eorvs	r6, sp, #-1946157055	; 0x8c000001
    3478:	646c6975 	strbtvs	r6, [ip], #-2421
    347c:	6d72615c 	ldfvse	f6, [r2, #-368]!
    3480:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
    3484:	656e5c69 	strbvs	r5, [lr, #-3177]!
    3488:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    348c:	62696c5c 	rsbvs	r6, r9, #23552	; 0x5c00
    3490:	65725c63 	ldrbvs	r5, [r2, #-3171]!
    3494:	00746e65 	rsbseq	r6, r4, r5, ror #28
    3498:	69665f5f 	stmdbvs	r6!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
    349c:	615f696e 	cmpvs	pc, lr, ror #18
    34a0:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
    34a4:	6174735f 	cmnvs	r4, pc, asr r3
    34a8:	73007472 	movwvc	r7, #1138	; 0x472
    34ac:	5f657a69 	svcpl	0x00657a69
    34b0:	5f5f0074 	svcpl	0x005f0074
    34b4:	696e6966 	stmdbvs	lr!, {r1, r2, r5, r6, r8, fp, sp, lr}^
    34b8:	7272615f 	rsbsvc	r6, r2, #-1073741801	; 0xc0000017
    34bc:	655f7961 	ldrbvs	r7, [pc, #-2401]	; 2b63 <__Stack_Size+0x2763>
    34c0:	5f00646e 	svcpl	0x0000646e
    34c4:	6572705f 	ldrbvs	r7, [r2, #-95]!
    34c8:	74696e69 	strbtvc	r6, [r9], #-3689
    34cc:	7272615f 	rsbsvc	r6, r2, #-1073741801	; 0xc0000017
    34d0:	655f7961 	ldrbvs	r7, [pc, #-2401]	; 2b77 <__Stack_Size+0x2777>
    34d4:	2e00646e 	cdpcs	4, 0, cr6, cr0, cr14, {3}
    34d8:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    34dc:	2f2e2e2f 	svccs	0x002e2e2f
    34e0:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    34e4:	63672f2e 	cmnvs	r7, #184	; 0xb8
    34e8:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    34ec:	2f302e33 	svccs	0x00302e33
    34f0:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    34f4:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    34f8:	2f636269 	svccs	0x00636269
    34fc:	6373696d 	cmnvs	r3, #1785856	; 0x1b4000
    3500:	696e692f 	stmdbvs	lr!, {r0, r1, r2, r3, r5, r8, fp, sp, lr}^
    3504:	00632e74 	rsbeq	r2, r3, r4, ror lr
    3508:	6e695f5f 	mcrvs	15, 3, r5, cr9, cr15, {2}
    350c:	615f7469 	cmpvs	pc, r9, ror #8
    3510:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
    3514:	646e655f 	strbtvs	r6, [lr], #-1375
    3518:	6c5f5f00 	mrrcvs	15, 0, r5, pc, cr0
    351c:	5f636269 	svcpl	0x00636269
    3520:	74696e69 	strbtvc	r6, [r9], #-3689
    3524:	7272615f 	rsbsvc	r6, r2, #-1073741801	; 0xc0000017
    3528:	63007961 	movwvs	r7, #2401	; 0x961
    352c:	69775c3a 	ldmdbvs	r7!, {r1, r3, r4, r5, sl, fp, ip, lr}^
    3530:	6d72616e 	ldfvse	f6, [r2, #-440]!
    3534:	75625c73 	strbvc	r5, [r2, #-3187]!
    3538:	5c646c69 	stclpl	12, cr6, [r4], #-420
    353c:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    3540:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    3544:	72615c64 	rsbvc	r5, r1, #25600	; 0x6400
    3548:	61652d6d 	cmnvs	r5, sp, ror #26
    354c:	6e5c6962 	cdpvs	9, 5, cr6, cr12, cr2, {3}
    3550:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    3554:	696c5c62 	stmdbvs	ip!, {r1, r5, r6, sl, fp, ip, lr}^
    3558:	6d5c6362 	ldclvs	3, cr6, [ip, #-392]
    355c:	00637369 	rsbeq	r7, r3, r9, ror #6
    3560:	696c5f5f 	stmdbvs	ip!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
    3564:	665f6362 	ldrbvs	r6, [pc], -r2, ror #6
    3568:	5f696e69 	svcpl	0x00696e69
    356c:	61727261 	cmnvs	r2, r1, ror #4
    3570:	5f5f0079 	svcpl	0x005f0079
    3574:	69657270 	stmdbvs	r5!, {r4, r5, r6, r9, ip, sp, lr}^
    3578:	5f74696e 	svcpl	0x0074696e
    357c:	61727261 	cmnvs	r2, r1, ror #4
    3580:	74735f79 	ldrbtvc	r5, [r3], #-3961
    3584:	00747261 	rsbseq	r7, r4, r1, ror #4
    3588:	6e695f5f 	mcrvs	15, 3, r5, cr9, cr15, {2}
    358c:	615f7469 	cmpvs	pc, r9, ror #8
    3590:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
    3594:	6174735f 	cmnvs	r4, pc, asr r3
    3598:	61007472 	tstvs	r0, r2, ror r4
    359c:	6e67696c 	cdpvs	9, 6, cr6, cr7, cr12, {3}
    35a0:	615f6465 	cmpvs	pc, r5, ror #8
    35a4:	00726464 	rsbseq	r6, r2, r4, ror #8
    35a8:	775c3a63 	ldrbvc	r3, [ip, -r3, ror #20]
    35ac:	72616e69 	rsbvc	r6, r1, #1680	; 0x690
    35b0:	625c736d 	subsvs	r7, ip, #-1275068415	; 0xb4000001
    35b4:	646c6975 	strbtvs	r6, [ip], #-2421
    35b8:	6363675c 	cmnvs	r3, #24117248	; 0x1700000
    35bc:	6975622d 	ldmdbvs	r5!, {r0, r2, r3, r5, r9, sp, lr}^
    35c0:	615c646c 	cmpvs	ip, ip, ror #8
    35c4:	652d6d72 	strvs	r6, [sp, #-3442]!
    35c8:	5c696261 	sfmpl	f6, 2, [r9], #-388
    35cc:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    35d0:	6c5c6269 	lfmvs	f6, 2, [ip], {105}
    35d4:	5c636269 	sfmpl	f6, 2, [r3], #-420
    35d8:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
    35dc:	2e00676e 	cdpcs	7, 0, cr6, cr0, cr14, {3}
    35e0:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    35e4:	2f2e2e2f 	svccs	0x002e2e2f
    35e8:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    35ec:	63672f2e 	cmnvs	r7, #184	; 0xb8
    35f0:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    35f4:	2f302e33 	svccs	0x00302e33
    35f8:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    35fc:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    3600:	2f636269 	svccs	0x00636269
    3604:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
    3608:	6d2f676e 	stcvs	7, cr6, [pc, #-440]!
    360c:	65736d65 	ldrbvs	r6, [r3, #-3429]!
    3610:	00632e74 	rsbeq	r2, r3, r4, ror lr
    3614:	736d656d 	cmnvc	sp, #457179136	; 0x1b400000
    3618:	62007465 	andvs	r7, r0, #1694498816	; 0x65000000
    361c:	65666675 	strbvs	r6, [r6, #-1653]!
    3620:	2e2e0072 	mcrcs	0, 1, r0, cr14, cr2, {3}
    3624:	2f2e2e2f 	svccs	0x002e2e2f
    3628:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    362c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    3630:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    3634:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    3638:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    363c:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    3640:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    3644:	732f6362 	teqvc	pc, #-2013265919	; 0x88000001
    3648:	696c6474 	stmdbvs	ip!, {r2, r4, r5, r6, sl, sp, lr}^
    364c:	5f5f2f62 	svcpl	0x005f2f62
    3650:	78657461 	stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^
    3654:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    3658:	70797400 	rsbsvc	r7, r9, r0, lsl #8
    365c:	5f5f0065 	svcpl	0x005f0065
    3660:	69676572 	stmdbvs	r7!, {r1, r4, r5, r6, r8, sl, sp, lr}^
    3664:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
    3668:	6978655f 	ldmdbvs	r8!, {r0, r1, r2, r3, r4, r6, r8, sl, sp, lr}^
    366c:	6f727074 	svcvs	0x00727074
    3670:	5f5f0063 	svcpl	0x005f0063
    3674:	6c6c6163 	stfvse	f6, [ip], #-396
    3678:	6978655f 	ldmdbvs	r8!, {r0, r1, r2, r3, r4, r6, r8, sl, sp, lr}^
    367c:	6f727074 	svcvs	0x00727074
    3680:	2e007363 	cdpcs	3, 0, cr7, cr0, cr3, {3}
    3684:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    3688:	2f2e2e2f 	svccs	0x002e2e2f
    368c:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    3690:	63672f2e 	cmnvs	r7, #184	; 0xb8
    3694:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    3698:	2f302e33 	svccs	0x00302e33
    369c:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    36a0:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    36a4:	2f636269 	svccs	0x00636269
    36a8:	6c647473 	cfstrdvs	mvd7, [r4], #-460
    36ac:	5f2f6269 	svcpl	0x002f6269
    36b0:	6c61635f 	stclvs	3, cr6, [r1], #-380
    36b4:	74615f6c 	strbtvc	r5, [r1], #-3948
    36b8:	74697865 	strbtvc	r7, [r9], #-2149
    36bc:	6c00632e 	stcvs	3, cr6, [r0], {46}
    36c0:	70747361 	rsbsvc	r7, r4, r1, ror #6
    36c4:	73657200 	cmnvc	r5, #0	; 0x0
    36c8:	74726174 	ldrbtvc	r6, [r2], #-372
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
       0:	00000014 	andeq	r0, r0, r4, lsl r0
       4:	00000016 	andeq	r0, r0, r6, lsl r0
       8:	165d0001 	ldrbne	r0, [sp], -r1
       c:	3c000000 	stccc	0, cr0, [r0], {0}
      10:	02000000 	andeq	r0, r0, #0	; 0x0
      14:	00087d00 	andeq	r7, r8, r0, lsl #26
      18:	00000000 	andeq	r0, r0, r0
      1c:	3c000000 	stccc	0, cr0, [r0], {0}
      20:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
      24:	01000000 	tsteq	r0, r0
      28:	003e5d00 	eorseq	r5, lr, r0, lsl #26
      2c:	00400000 	subeq	r0, r0, r0
      30:	00020000 	andeq	r0, r2, r0
      34:	0040147d 	subeq	r1, r0, sp, ror r4
      38:	01580000 	cmpeq	r8, r0
      3c:	00020000 	andeq	r0, r2, r0
      40:	0000187d 	andeq	r1, r0, sp, ror r8
      44:	00000000 	andeq	r0, r0, r0
      48:	00740000 	rsbseq	r0, r4, r0
      4c:	007a0000 	rsbseq	r0, sl, r0
      50:	00010000 	andeq	r0, r1, r0
      54:	00008453 	andeq	r8, r0, r3, asr r4
      58:	00008400 	andeq	r8, r0, r0, lsl #8
      5c:	50000100 	andpl	r0, r0, r0, lsl #2
      60:	00000084 	andeq	r0, r0, r4, lsl #1
      64:	0000008c 	andeq	r0, r0, ip, lsl #1
      68:	ce530001 	cdpgt	0, 5, cr0, cr3, cr1, {0}
      6c:	d0000000 	andle	r0, r0, r0
      70:	01000000 	tsteq	r0, r0
      74:	00d05000 	sbcseq	r5, r0, r0
      78:	00e00000 	rsceq	r0, r0, r0
      7c:	00010000 	andeq	r0, r1, r0
      80:	0000e453 	andeq	lr, r0, r3, asr r4
      84:	0000ec00 	andeq	lr, r0, r0, lsl #24
      88:	53000100 	movwpl	r0, #256	; 0x100
      8c:	0000012e 	andeq	r0, r0, lr, lsr #2
      90:	00000130 	andeq	r0, r0, r0, lsr r1
      94:	30500001 	subscc	r0, r0, r1
      98:	58000001 	stmdapl	r0, {r0}
      9c:	01000001 	tsteq	r0, r1
      a0:	00005300 	andeq	r5, r0, r0, lsl #6
      a4:	00000000 	andeq	r0, r0, r0
      a8:	00740000 	rsbseq	r0, r4, r0
      ac:	00980000 	addseq	r0, r8, r0
      b0:	00010000 	andeq	r0, r1, r0
      b4:	0000b054 	andeq	fp, r0, r4, asr r0
      b8:	0000f800 	andeq	pc, r0, r0, lsl #16
      bc:	54000100 	strpl	r0, [r0], #-256
      c0:	00000110 	andeq	r0, r0, r0, lsl r1
      c4:	00000158 	andeq	r0, r0, r8, asr r1
      c8:	00540001 	subseq	r0, r4, r1
      cc:	00000000 	andeq	r0, r0, r0
      d0:	04000000 	streq	r0, [r0]
      d4:	06000001 	.word	0x06000001
      d8:	01000001 	.word	0x01000001
      dc:	01065d00 	.word	0x01065d00
      e0:	01080000 	.word	0x01080000
      e4:	00020000 	.word	0x00020000
      e8:	0108047d 	.word	0x0108047d
      ec:	01100000 	.word	0x01100000
      f0:	00020000 	.word	0x00020000
      f4:	0000087d 	.word	0x0000087d
      f8:	00000000 	.word	0x00000000
      fc:	01100000 	.word	0x01100000
     100:	01120000 	.word	0x01120000
     104:	00010000 	.word	0x00010000
     108:	0001125d 	.word	0x0001125d
     10c:	00011400 	.word	0x00011400
     110:	7d000200 	.word	0x7d000200
     114:	00011404 	.word	0x00011404
     118:	00011c00 	.word	0x00011c00
     11c:	7d000200 	.word	0x7d000200
     120:	00000008 	.word	0x00000008
     124:	00000000 	.word	0x00000000
     128:	00011c00 	.word	0x00011c00
     12c:	00011e00 	.word	0x00011e00
     130:	5d000100 	.word	0x5d000100
     134:	0000011e 	.word	0x0000011e
     138:	00000120 	.word	0x00000120
     13c:	047d0002 	.word	0x047d0002
     140:	00000120 	.word	0x00000120
     144:	00000128 	.word	0x00000128
     148:	087d0002 	.word	0x087d0002
	...
     154:	00000128 	.word	0x00000128
     158:	0000012a 	.word	0x0000012a
     15c:	2a5d0001 	.word	0x2a5d0001
     160:	2c000001 	.word	0x2c000001
     164:	02000001 	.word	0x02000001
     168:	2c047d00 	.word	0x2c047d00
     16c:	34000001 	.word	0x34000001
     170:	02000001 	.word	0x02000001
     174:	00087d00 	.word	0x00087d00
     178:	00000000 	.word	0x00000000
     17c:	30000000 	.word	0x30000000
     180:	32000000 	.word	0x32000000
     184:	01000000 	.word	0x01000000
     188:	00325d00 	.word	0x00325d00
     18c:	00360000 	.word	0x00360000
     190:	00020000 	.word	0x00020000
     194:	0036047d 	.word	0x0036047d
     198:	00440000 	.word	0x00440000
     19c:	00020000 	.word	0x00020000
     1a0:	0000087d 	.word	0x0000087d
     1a4:	00000000 	.word	0x00000000
     1a8:	00440000 	.word	0x00440000
     1ac:	00460000 	.word	0x00460000
     1b0:	00010000 	.word	0x00010000
     1b4:	0000465d 	.word	0x0000465d
     1b8:	00004800 	.word	0x00004800
     1bc:	7d000200 	.word	0x7d000200
     1c0:	00004814 	.word	0x00004814
     1c4:	00013800 	.word	0x00013800
     1c8:	7d000200 	.word	0x7d000200
     1cc:	00000020 	.word	0x00000020
     1d0:	00000000 	.word	0x00000000
     1d4:	00013800 	.word	0x00013800
     1d8:	00013a00 	.word	0x00013a00
     1dc:	5d000100 	.word	0x5d000100
     1e0:	0000013a 	.word	0x0000013a
     1e4:	00000140 	.word	0x00000140
     1e8:	107d0002 	.word	0x107d0002
     1ec:	00000140 	.word	0x00000140
     1f0:	0000018a 	.word	0x0000018a
     1f4:	187d0002 	.word	0x187d0002
	...
     200:	0000018c 	.word	0x0000018c
     204:	0000018e 	.word	0x0000018e
     208:	8e5d0001 	.word	0x8e5d0001
     20c:	90000001 	.word	0x90000001
     210:	02000001 	.word	0x02000001
     214:	90047d00 	.word	0x90047d00
     218:	10000001 	.word	0x10000001
     21c:	02000002 	.word	0x02000002
     220:	00087d00 	.word	0x00087d00
	...
     22c:	02000000 	.word	0x02000000
     230:	01000000 	.word	0x01000000
     234:	00025d00 	.word	0x00025d00
     238:	00380000 	.word	0x00380000
     23c:	00020000 	.word	0x00020000
     240:	0000087d 	.word	0x0000087d
     244:	00000000 	.word	0x00000000
     248:	00380000 	.word	0x00380000
     24c:	003a0000 	.word	0x003a0000
     250:	00010000 	.word	0x00010000
     254:	00003a5d 	.word	0x00003a5d
     258:	00006400 	.word	0x00006400
     25c:	7d000200 	.word	0x7d000200
     260:	00000008 	.word	0x00000008
     264:	00000000 	.word	0x00000000
     268:	00003800 	.word	0x00003800
     26c:	00003e00 	.word	0x00003e00
     270:	50000100 	.word	0x50000100
     274:	0000003e 	.word	0x0000003e
     278:	00000064 	.word	0x00000064
     27c:	00540001 	.word	0x00540001
     280:	00000000 	.word	0x00000000
     284:	64000000 	.word	0x64000000
     288:	66000000 	.word	0x66000000
     28c:	01000000 	.word	0x01000000
     290:	00665d00 	.word	0x00665d00
     294:	00700000 	.word	0x00700000
     298:	00020000 	.word	0x00020000
     29c:	0070047d 	.word	0x0070047d
     2a0:	007a0000 	.word	0x007a0000
     2a4:	00020000 	.word	0x00020000
     2a8:	0000087d 	.word	0x0000087d
     2ac:	00000000 	.word	0x00000000
     2b0:	00640000 	.word	0x00640000
     2b4:	006e0000 	.word	0x006e0000
     2b8:	00010000 	.word	0x00010000
     2bc:	00000050 	.word	0x00000050
     2c0:	00000000 	.word	0x00000000
     2c4:	00007c00 	.word	0x00007c00
     2c8:	00007e00 	.word	0x00007e00
     2cc:	5d000100 	.word	0x5d000100
     2d0:	0000007e 	.word	0x0000007e
     2d4:	00000082 	.word	0x00000082
     2d8:	047d0002 	.word	0x047d0002
     2dc:	00000082 	.word	0x00000082
     2e0:	0000009c 	.word	0x0000009c
     2e4:	087d0002 	.word	0x087d0002
	...
     2f0:	0000007c 	.word	0x0000007c
     2f4:	00000080 	.word	0x00000080
     2f8:	80500001 	.word	0x80500001
     2fc:	88000000 	.word	0x88000000
     300:	01000000 	.word	0x01000000
     304:	00005100 	.word	0x00005100
     308:	00000000 	.word	0x00000000
     30c:	009c0000 	.word	0x009c0000
     310:	009e0000 	.word	0x009e0000
     314:	00010000 	.word	0x00010000
     318:	00009e5d 	.word	0x00009e5d
     31c:	0000b400 	.word	0x0000b400
     320:	7d000200 	.word	0x7d000200
     324:	00000010 	.word	0x00000010
     328:	00000000 	.word	0x00000000
     32c:	00009c00 	.word	0x00009c00
     330:	0000a600 	.word	0x0000a600
     334:	50000100 	.word	0x50000100
     338:	000000a6 	.word	0x000000a6
     33c:	000000b4 	.word	0x000000b4
     340:	00560001 	.word	0x00560001
     344:	00000000 	.word	0x00000000
     348:	9c000000 	.word	0x9c000000
     34c:	a6000000 	.word	0xa6000000
     350:	01000000 	.word	0x01000000
     354:	00a65100 	.word	0x00a65100
     358:	00b40000 	.word	0x00b40000
     35c:	00010000 	.word	0x00010000
     360:	00000055 	.word	0x00000055
     364:	00000000 	.word	0x00000000
     368:	0000b400 	.word	0x0000b400
     36c:	0000b600 	.word	0x0000b600
     370:	5d000100 	.word	0x5d000100
     374:	000000b6 	.word	0x000000b6
     378:	000000ba 	.word	0x000000ba
     37c:	0c7d0002 	.word	0x0c7d0002
     380:	000000ba 	.word	0x000000ba
     384:	000000ce 	.word	0x000000ce
     388:	107d0002 	.word	0x107d0002
	...
     394:	000000b4 	.word	0x000000b4
     398:	000000be 	.word	0x000000be
     39c:	be500001 	.word	0xbe500001
     3a0:	ce000000 	.word	0xce000000
     3a4:	01000000 	.word	0x01000000
     3a8:	00005500 	.word	0x00005500
     3ac:	00000000 	.word	0x00000000
     3b0:	00d00000 	.word	0x00d00000
     3b4:	00d20000 	.word	0x00d20000
     3b8:	00010000 	.word	0x00010000
     3bc:	0000d25d 	.word	0x0000d25d
     3c0:	0000d400 	.word	0x0000d400
     3c4:	7d000200 	.word	0x7d000200
     3c8:	0000d410 	.word	0x0000d410
     3cc:	00015c00 	.word	0x00015c00
     3d0:	7d000200 	.word	0x7d000200
     3d4:	00000020 	.word	0x00000020
     3d8:	00000000 	.word	0x00000000
     3dc:	0000d000 	.word	0x0000d000
     3e0:	0000d800 	.word	0x0000d800
     3e4:	50000100 	.word	0x50000100
     3e8:	000000d8 	.word	0x000000d8
     3ec:	0000015c 	.word	0x0000015c
     3f0:	00550001 	.word	0x00550001
     3f4:	00000000 	.word	0x00000000
     3f8:	d0000000 	.word	0xd0000000
     3fc:	de000000 	.word	0xde000000
     400:	01000000 	.word	0x01000000
     404:	00de5100 	.word	0x00de5100
     408:	015c0000 	.word	0x015c0000
     40c:	00010000 	.word	0x00010000
     410:	00000054 	.word	0x00000054
	...
     41c:	00000200 	.word	0x00000200
     420:	5d000100 	.word	0x5d000100
     424:	00000002 	.word	0x00000002
     428:	00000004 	.word	0x00000004
     42c:	0c7d0002 	.word	0x0c7d0002
     430:	00000004 	.word	0x00000004
     434:	00000060 	.word	0x00000060
     438:	207d0002 	.word	0x207d0002
	...
     448:	00000008 	.word	0x00000008
     44c:	08500001 	.word	0x08500001
     450:	10000000 	.word	0x10000000
     454:	01000000 	.word	0x01000000
     458:	00005400 	.word	0x00005400
     45c:	00000000 	.word	0x00000000
     460:	00600000 	.word	0x00600000
     464:	00620000 	.word	0x00620000
     468:	00010000 	.word	0x00010000
     46c:	0000625d 	.word	0x0000625d
     470:	00006400 	.word	0x00006400
     474:	7d000200 	.word	0x7d000200
     478:	00006404 	.word	0x00006404
     47c:	00006c00 	.word	0x00006c00
     480:	7d000200 	.word	0x7d000200
     484:	00000008 	.word	0x00000008
     488:	00000000 	.word	0x00000000
     48c:	00006000 	.word	0x00006000
     490:	00006800 	.word	0x00006800
     494:	50000100 	.word	0x50000100
	...
     4a0:	0000006c 	.word	0x0000006c
     4a4:	0000006e 	.word	0x0000006e
     4a8:	6e5d0001 	.word	0x6e5d0001
     4ac:	72000000 	.word	0x72000000
     4b0:	02000000 	.word	0x02000000
     4b4:	720c7d00 	.word	0x720c7d00
     4b8:	a4000000 	.word	0xa4000000
     4bc:	02000000 	.word	0x02000000
     4c0:	00107d00 	.word	0x00107d00
     4c4:	00000000 	.word	0x00000000
     4c8:	a4000000 	.word	0xa4000000
     4cc:	a6000000 	.word	0xa6000000
     4d0:	01000000 	.word	0x01000000
     4d4:	00a65d00 	.word	0x00a65d00
     4d8:	00e80000 	.word	0x00e80000
     4dc:	00020000 	.word	0x00020000
     4e0:	0000087d 	.word	0x0000087d
     4e4:	00000000 	.word	0x00000000
     4e8:	00a40000 	.word	0x00a40000
     4ec:	00ac0000 	.word	0x00ac0000
     4f0:	00010000 	.word	0x00010000
     4f4:	0000ac50 	.word	0x0000ac50
     4f8:	0000e800 	.word	0x0000e800
     4fc:	54000100 	.word	0x54000100
	...
     508:	000000e8 	.word	0x000000e8
     50c:	000000ea 	.word	0x000000ea
     510:	ea5d0001 	.word	0xea5d0001
     514:	04000000 	.word	0x04000000
     518:	02000001 	.word	0x02000001
     51c:	040c7d00 	.word	0x040c7d00
     520:	5c000001 	.word	0x5c000001
     524:	02000001 	.word	0x02000001
     528:	00107d00 	.word	0x00107d00
     52c:	00000000 	.word	0x00000000
     530:	e8000000 	.word	0xe8000000
     534:	0e000000 	.word	0x0e000000
     538:	01000001 	.word	0x01000001
     53c:	00005000 	.word	0x00005000
     540:	00000000 	.word	0x00000000
     544:	00e80000 	.word	0x00e80000
     548:	010c0000 	.word	0x010c0000
     54c:	00010000 	.word	0x00010000
     550:	00000051 	.word	0x00000051
     554:	00000000 	.word	0x00000000
     558:	00010c00 	.word	0x00010c00
     55c:	00014400 	.word	0x00014400
     560:	51000100 	.word	0x51000100
	...
     56c:	0000010e 	.word	0x0000010e
     570:	0000013e 	.word	0x0000013e
     574:	00500001 	.word	0x00500001
     578:	00000000 	.word	0x00000000
     57c:	5c000000 	.word	0x5c000000
     580:	5e000001 	.word	0x5e000001
     584:	01000001 	.word	0x01000001
     588:	015e5d00 	.word	0x015e5d00
     58c:	01860000 	.word	0x01860000
     590:	00020000 	.word	0x00020000
     594:	01860c7d 	.word	0x01860c7d
     598:	01e80000 	.word	0x01e80000
     59c:	00020000 	.word	0x00020000
     5a0:	0000107d 	.word	0x0000107d
     5a4:	00000000 	.word	0x00000000
     5a8:	015c0000 	.word	0x015c0000
     5ac:	01980000 	.word	0x01980000
     5b0:	00010000 	.word	0x00010000
     5b4:	0001a650 	.word	0x0001a650
     5b8:	0001aa00 	.word	0x0001aa00
     5bc:	50000100 	.word	0x50000100
	...
     5c8:	0000015c 	.word	0x0000015c
     5cc:	00000194 	.word	0x00000194
     5d0:	00510001 	.word	0x00510001
     5d4:	00000000 	.word	0x00000000
     5d8:	5c000000 	.word	0x5c000000
     5dc:	7c000001 	.word	0x7c000001
     5e0:	01000001 	.word	0x01000001
     5e4:	00005200 	.word	0x00005200
     5e8:	00000000 	.word	0x00000000
     5ec:	01960000 	.word	0x01960000
     5f0:	01b60000 	.word	0x01b60000
     5f4:	00010000 	.word	0x00010000
     5f8:	0001cc52 	.word	0x0001cc52
     5fc:	0001d400 	.word	0x0001d400
     600:	53000100 	.word	0x53000100
     604:	000001d6 	.word	0x000001d6
     608:	000001e8 	.word	0x000001e8
     60c:	00530001 	.word	0x00530001
     610:	00000000 	.word	0x00000000
     614:	94000000 	.word	0x94000000
     618:	c6000001 	.word	0xc6000001
     61c:	01000001 	.word	0x01000001
     620:	00005100 	.word	0x00005100
     624:	00000000 	.word	0x00000000
     628:	0000      	.short	0x0000
     62a:	0004      	.short	0x0004
     62c:	00060000 	.word	0x00060000
     630:	00010000 	.word	0x00010000
     634:	0000065d 	.word	0x0000065d
     638:	00003400 	.word	0x00003400
     63c:	7d000200 	.word	0x7d000200
     640:	00000008 	.word	0x00000008
     644:	00000000 	.word	0x00000000
     648:	00000400 	.word	0x00000400
     64c:	00001a00 	.word	0x00001a00
     650:	50000100 	.word	0x50000100
	...
     65c:	00000034 	.word	0x00000034
     660:	00000036 	.word	0x00000036
     664:	365d0001 	.word	0x365d0001
     668:	54000000 	.word	0x54000000
     66c:	02000000 	.word	0x02000000
     670:	540c7d00 	.word	0x540c7d00
     674:	6c000000 	.word	0x6c000000
     678:	02000000 	.word	0x02000000
     67c:	00107d00 	.word	0x00107d00
     680:	00000000 	.word	0x00000000
     684:	34000000 	.word	0x34000000
     688:	42000000 	.word	0x42000000
     68c:	01000000 	.word	0x01000000
     690:	00425000 	.word	0x00425000
     694:	006c0000 	.word	0x006c0000
     698:	00010000 	.word	0x00010000
     69c:	00000055 	.word	0x00000055
     6a0:	00000000 	.word	0x00000000
     6a4:	00006c00 	.word	0x00006c00
     6a8:	00006e00 	.word	0x00006e00
     6ac:	5d000100 	.word	0x5d000100
     6b0:	0000006e 	.word	0x0000006e
     6b4:	000000a0 	.word	0x000000a0
     6b8:	087d0002 	.word	0x087d0002
	...
     6c4:	0000006c 	.word	0x0000006c
     6c8:	0000007a 	.word	0x0000007a
     6cc:	7a500001 	.word	0x7a500001
     6d0:	84000000 	.word	0x84000000
     6d4:	01000000 	.word	0x01000000
     6d8:	00845400 	.word	0x00845400
     6dc:	008e0000 	.word	0x008e0000
     6e0:	00010000 	.word	0x00010000
     6e4:	00000052 	.word	0x00000052
     6e8:	00000000 	.word	0x00000000
     6ec:	0000a000 	.word	0x0000a000
     6f0:	0000a200 	.word	0x0000a200
     6f4:	5d000100 	.word	0x5d000100
     6f8:	000000a2 	.word	0x000000a2
     6fc:	000000d0 	.word	0x000000d0
     700:	087d0002 	.word	0x087d0002
	...
     70c:	000000a0 	.word	0x000000a0
     710:	000000ae 	.word	0x000000ae
     714:	ae500001 	.word	0xae500001
     718:	d0000000 	.word	0xd0000000
     71c:	01000000 	.word	0x01000000
     720:	00005400 	.word	0x00005400
     724:	00000000 	.word	0x00000000
     728:	00b60000 	.word	0x00b60000
     72c:	00c00000 	.word	0x00c00000
     730:	00010000 	.word	0x00010000
     734:	00000052 	.word	0x00000052
     738:	00000000 	.word	0x00000000
     73c:	0000d000 	.word	0x0000d000
     740:	0000d200 	.word	0x0000d200
     744:	5d000100 	.word	0x5d000100
     748:	000000d2 	.word	0x000000d2
     74c:	000000da 	.word	0x000000da
     750:	047d0002 	.word	0x047d0002
     754:	000000da 	.word	0x000000da
     758:	000000ec 	.word	0x000000ec
     75c:	087d0002 	.word	0x087d0002
	...
     768:	000000d0 	.word	0x000000d0
     76c:	000000e2 	.word	0x000000e2
     770:	00500001 	.word	0x00500001
	...
     77c:	02000000 	.word	0x02000000
     780:	01000000 	.word	0x01000000
     784:	00025d00 	.word	0x00025d00
     788:	00040000 	.word	0x00040000
     78c:	00020000 	.word	0x00020000
     790:	0004087d 	.word	0x0004087d
     794:	00800000 	.word	0x00800000
     798:	00020000 	.word	0x00020000
     79c:	0000207d 	.word	0x0000207d
     7a0:	00000000 	.word	0x00000000
     7a4:	00800000 	.word	0x00800000
     7a8:	00820000 	.word	0x00820000
     7ac:	00010000 	.word	0x00010000
     7b0:	0000825d 	.word	0x0000825d
     7b4:	0002d400 	.word	0x0002d400
     7b8:	7d000200 	.word	0x7d000200
     7bc:	00000008 	.word	0x00000008
     7c0:	00000000 	.word	0x00000000
     7c4:	00008000 	.word	0x00008000
     7c8:	00009c00 	.word	0x00009c00
     7cc:	50000100 	.word	0x50000100
     7d0:	000000f6 	.word	0x000000f6
     7d4:	000000f8 	.word	0x000000f8
     7d8:	4c500001 	.word	0x4c500001
     7dc:	4e000001 	.word	0x4e000001
     7e0:	01000001 	.word	0x01000001
     7e4:	01a25000 	.word	0x01a25000
     7e8:	01a40000 	.word	0x01a40000
     7ec:	00010000 	.word	0x00010000
     7f0:	0001fc50 	.word	0x0001fc50
     7f4:	0001fe00 	.word	0x0001fe00
     7f8:	50000100 	.word	0x50000100
     7fc:	0000025a 	.word	0x0000025a
     800:	0000025c 	.word	0x0000025c
     804:	ba500001 	.word	0xba500001
     808:	bc000002 	.word	0xbc000002
     80c:	01000002 	.word	0x01000002
     810:	00005000 	.word	0x00005000
     814:	00000000 	.word	0x00000000
     818:	00980000 	.word	0x00980000
     81c:	009a0000 	.word	0x009a0000
     820:	00010000 	.word	0x00010000
     824:	0000ea54 	.word	0x0000ea54
     828:	0000f600 	.word	0x0000f600
     82c:	54000100 	.word	0x54000100
     830:	00000140 	.word	0x00000140
     834:	0000014c 	.word	0x0000014c
     838:	96540001 	.word	0x96540001
     83c:	a2000001 	.word	0xa2000001
     840:	01000001 	.word	0x01000001
     844:	01f25400 	.word	0x01f25400
     848:	01fc0000 	.word	0x01fc0000
     84c:	00010000 	.word	0x00010000
     850:	00024c54 	.word	0x00024c54
     854:	00025a00 	.word	0x00025a00
     858:	54000100 	.word	0x54000100
     85c:	000002aa 	.word	0x000002aa
     860:	000002d4 	.word	0x000002d4
     864:	00540001 	.word	0x00540001
     868:	00000000 	.word	0x00000000
     86c:	02000000 	.word	0x02000000
     870:	08000000 	.word	0x08000000
     874:	01000000 	.word	0x01000000
     878:	00145300 	.word	0x00145300
     87c:	00180000 	.word	0x00180000
     880:	00010000 	.word	0x00010000
     884:	00001e53 	.word	0x00001e53
     888:	00002e00 	.word	0x00002e00
     88c:	5c000100 	.word	0x5c000100
     890:	0000002e 	.word	0x0000002e
     894:	00000048 	.word	0x00000048
     898:	00520001 	.word	0x00520001
     89c:	00000000 	.word	0x00000000
     8a0:	84000000 	.word	0x84000000
     8a4:	86000000 	.word	0x86000000
     8a8:	01000000 	.word	0x01000000
     8ac:	00005100 	.word	0x00005100
     8b0:	00000000 	.word	0x00000000
     8b4:	00a80000 	.word	0x00a80000
     8b8:	00aa0000 	.word	0x00aa0000
     8bc:	00010000 	.word	0x00010000
     8c0:	00000050 	.word	0x00000050
     8c4:	00000000 	.word	0x00000000
     8c8:	0000c000 	.word	0x0000c000
     8cc:	0000c200 	.word	0x0000c200
     8d0:	50000100 	.word	0x50000100
	...
     8dc:	000000e0 	.word	0x000000e0
     8e0:	000000e2 	.word	0x000000e2
     8e4:	00500001 	.word	0x00500001
     8e8:	00000000 	.word	0x00000000
     8ec:	ec000000 	.word	0xec000000
     8f0:	f0000000 	.word	0xf0000000
     8f4:	01000000 	.word	0x01000000
     8f8:	00005100 	.word	0x00005100
     8fc:	00000000 	.word	0x00000000
     900:	01100000 	.word	0x01100000
     904:	01140000 	.word	0x01140000
     908:	00010000 	.word	0x00010000
     90c:	0001145d 	.word	0x0001145d
     910:	0001a600 	.word	0x0001a600
     914:	7d000200 	.word	0x7d000200
     918:	0000000c 	.word	0x0000000c
     91c:	00000000 	.word	0x00000000
     920:	00011000 	.word	0x00011000
     924:	00012e00 	.word	0x00012e00
     928:	51000100 	.word	0x51000100
     92c:	0000012e 	.word	0x0000012e
     930:	00000138 	.word	0x00000138
     934:	38540001 	.word	0x38540001
     938:	44000001 	.word	0x44000001
     93c:	01000001 	.word	0x01000001
     940:	01445100 	.word	0x01445100
     944:	01a60000 	.word	0x01a60000
     948:	00010000 	.word	0x00010000
     94c:	00000054 	.word	0x00000054
     950:	00000000 	.word	0x00000000
     954:	00011000 	.word	0x00011000
     958:	00011e00 	.word	0x00011e00
     95c:	52000100 	.word	0x52000100
     960:	0000011e 	.word	0x0000011e
     964:	000001a6 	.word	0x000001a6
     968:	005c0001 	.word	0x005c0001
     96c:	00000000 	.word	0x00000000
     970:	10000000 	.word	0x10000000
     974:	20000001 	.word	0x20000001
     978:	01000001 	.word	0x01000001
     97c:	01205300 	.word	0x01205300
     980:	01a60000 	.word	0x01a60000
     984:	00010000 	.word	0x00010000
     988:	00000055 	.word	0x00000055
     98c:	00000000 	.word	0x00000000
     990:	00012e00 	.word	0x00012e00
     994:	00013800 	.word	0x00013800
     998:	51000100 	.word	0x51000100
     99c:	00000144 	.word	0x00000144
     9a0:	000001a6 	.word	0x000001a6
     9a4:	00510001 	.word	0x00510001
     9a8:	00000000 	.word	0x00000000
     9ac:	bc000000 	.word	0xbc000000
     9b0:	be000001 	.word	0xbe000001
     9b4:	01000001 	.word	0x01000001
     9b8:	00005000 	.word	0x00005000
     9bc:	00000000 	.word	0x00000000
     9c0:	01f80000 	.word	0x01f80000
     9c4:	02000000 	.word	0x02000000
     9c8:	00010000 	.word	0x00010000
     9cc:	00000051 	.word	0x00000051
     9d0:	00000000 	.word	0x00000000
     9d4:	0001fa00 	.word	0x0001fa00
     9d8:	00020000 	.word	0x00020000
     9dc:	53000100 	.word	0x53000100
     9e0:	00000200 	.word	0x00000200
     9e4:	00000204 	.word	0x00000204
     9e8:	00510001 	.word	0x00510001
     9ec:	00000000 	.word	0x00000000
     9f0:	2c000000 	.word	0x2c000000
     9f4:	2e000002 	.word	0x2e000002
     9f8:	01000002 	.word	0x01000002
     9fc:	00005000 	.word	0x00005000
     a00:	00000000 	.word	0x00000000
     a04:	02380000 	.word	0x02380000
     a08:	023c0000 	.word	0x023c0000
     a0c:	00010000 	.word	0x00010000
     a10:	00023c5d 	.word	0x00023c5d
     a14:	00029a00 	.word	0x00029a00
     a18:	7d000200 	.word	0x7d000200
     a1c:	0000000c 	.word	0x0000000c
     a20:	00000000 	.word	0x00000000
     a24:	00023800 	.word	0x00023800
     a28:	00025600 	.word	0x00025600
     a2c:	51000100 	.word	0x51000100
     a30:	00000256 	.word	0x00000256
     a34:	00000260 	.word	0x00000260
     a38:	605c0001 	.word	0x605c0001
     a3c:	6c000002 	.word	0x6c000002
     a40:	01000002 	.word	0x01000002
     a44:	026c5100 	.word	0x026c5100
     a48:	029a0000 	.word	0x029a0000
     a4c:	00010000 	.word	0x00010000
     a50:	0000005c 	.word	0x0000005c
     a54:	00000000 	.word	0x00000000
     a58:	00023800 	.word	0x00023800
     a5c:	00024600 	.word	0x00024600
     a60:	52000100 	.word	0x52000100
     a64:	00000246 	.word	0x00000246
     a68:	0000029a 	.word	0x0000029a
     a6c:	00550001 	.word	0x00550001
     a70:	00000000 	.word	0x00000000
     a74:	38000000 	.word	0x38000000
     a78:	48000002 	.word	0x48000002
     a7c:	01000002 	.word	0x01000002
     a80:	02485300 	.word	0x02485300
     a84:	029a0000 	.word	0x029a0000
     a88:	00010000 	.word	0x00010000
     a8c:	00000054 	.word	0x00000054
     a90:	00000000 	.word	0x00000000
     a94:	00025600 	.word	0x00025600
     a98:	00026000 	.word	0x00026000
     a9c:	51000100 	.word	0x51000100
     aa0:	0000026c 	.word	0x0000026c
     aa4:	00000276 	.word	0x00000276
     aa8:	76510001 	.word	0x76510001
     aac:	9a000002 	.word	0x9a000002
     ab0:	01000002 	.word	0x01000002
     ab4:	00005300 	.word	0x00005300
     ab8:	00000000 	.word	0x00000000
     abc:	029c0000 	.word	0x029c0000
     ac0:	02a00000 	.word	0x02a00000
     ac4:	00010000 	.word	0x00010000
     ac8:	00000051 	.word	0x00000051
     acc:	00000000 	.word	0x00000000
     ad0:	0002ac00 	.word	0x0002ac00
     ad4:	0002ae00 	.word	0x0002ae00
     ad8:	5d000100 	.word	0x5d000100
     adc:	000002ae 	.word	0x000002ae
     ae0:	000002b4 	.word	0x000002b4
     ae4:	087d0002 	.word	0x087d0002
	...
     af0:	000002ac 	.word	0x000002ac
     af4:	000002b0 	.word	0x000002b0
     af8:	00500001 	.word	0x00500001
     afc:	00000000 	.word	0x00000000
     b00:	b4000000 	.word	0xb4000000
     b04:	b6000002 	.word	0xb6000002
     b08:	01000002 	.word	0x01000002
     b0c:	02b65d00 	.word	0x02b65d00
     b10:	02c20000 	.word	0x02c20000
     b14:	00020000 	.word	0x00020000
     b18:	0000087d 	.word	0x0000087d
     b1c:	00000000 	.word	0x00000000
     b20:	02b40000 	.word	0x02b40000
     b24:	02b80000 	.word	0x02b80000
     b28:	00010000 	.word	0x00010000
     b2c:	00000050 	.word	0x00000050
     b30:	00000000 	.word	0x00000000
     b34:	0002c400 	.word	0x0002c400
     b38:	0002d000 	.word	0x0002d000
     b3c:	51000100 	.word	0x51000100
	...
     b48:	000002c6 	.word	0x000002c6
     b4c:	000002d0 	.word	0x000002d0
     b50:	d0530001 	.word	0xd0530001
     b54:	d4000002 	.word	0xd4000002
     b58:	01000002 	.word	0x01000002
     b5c:	00005100 	.word	0x00005100
     b60:	00000000 	.word	0x00000000
     b64:	02dc0000 	.word	0x02dc0000
     b68:	02e40000 	.word	0x02e40000
     b6c:	00010000 	.word	0x00010000
     b70:	00000051 	.word	0x00000051
     b74:	00000000 	.word	0x00000000
     b78:	0002de00 	.word	0x0002de00
     b7c:	0002e400 	.word	0x0002e400
     b80:	53000100 	.word	0x53000100
     b84:	000002e4 	.word	0x000002e4
     b88:	000002e8 	.word	0x000002e8
     b8c:	00510001 	.word	0x00510001
     b90:	00000000 	.word	0x00000000
     b94:	04000000 	.word	0x04000000
     b98:	0e000003 	.word	0x0e000003
     b9c:	01000003 	.word	0x01000003
     ba0:	00005000 	.word	0x00005000
     ba4:	00000000 	.word	0x00000000
     ba8:	03100000 	.word	0x03100000
     bac:	03140000 	.word	0x03140000
     bb0:	00010000 	.word	0x00010000
     bb4:	00000051 	.word	0x00000051
     bb8:	00000000 	.word	0x00000000
     bbc:	00031800 	.word	0x00031800
     bc0:	00032400 	.word	0x00032400
     bc4:	50000100 	.word	0x50000100
     bc8:	00000326 	.word	0x00000326
     bcc:	00000330 	.word	0x00000330
     bd0:	00500001 	.word	0x00500001
     bd4:	00000000 	.word	0x00000000
     bd8:	18000000 	.word	0x18000000
     bdc:	28000003 	.word	0x28000003
     be0:	01000003 	.word	0x01000003
     be4:	03285100 	.word	0x03285100
     be8:	03320000 	.word	0x03320000
     bec:	00010000 	.word	0x00010000
     bf0:	00000053 	.word	0x00000053
     bf4:	00000000 	.word	0x00000000
     bf8:	00032400 	.word	0x00032400
     bfc:	00032600 	.word	0x00032600
     c00:	50000100 	.word	0x50000100
     c04:	00000330 	.word	0x00000330
     c08:	00000330 	.word	0x00000330
     c0c:	00500001 	.word	0x00500001
     c10:	00000000 	.word	0x00000000
     c14:	34000000 	.word	0x34000000
     c18:	38000003 	.word	0x38000003
     c1c:	01000003 	.word	0x01000003
     c20:	00005100 	.word	0x00005100
     c24:	00000000 	.word	0x00000000
     c28:	033c0000 	.word	0x033c0000
     c2c:	033e0000 	.word	0x033e0000
     c30:	00010000 	.word	0x00010000
     c34:	00033e5d 	.word	0x00033e5d
     c38:	00034200 	.word	0x00034200
     c3c:	7d000200 	.word	0x7d000200
     c40:	00034204 	.word	0x00034204
     c44:	00039400 	.word	0x00039400
     c48:	7d000200 	.word	0x7d000200
     c4c:	00000010 	.word	0x00000010
     c50:	00000000 	.word	0x00000000
     c54:	00033c00 	.word	0x00033c00
     c58:	00034400 	.word	0x00034400
     c5c:	50000100 	.word	0x50000100
     c60:	00000346 	.word	0x00000346
     c64:	00000394 	.word	0x00000394
     c68:	047d0002 	.word	0x047d0002
	...
     c78:	0000000e 	.word	0x0000000e
     c7c:	00500001 	.word	0x00500001
     c80:	00000000 	.word	0x00000000
     c84:	18000000 	.word	0x18000000
     c88:	26000000 	.word	0x26000000
     c8c:	01000000 	.word	0x01000000
     c90:	00005000 	.word	0x00005000
     c94:	00000000 	.word	0x00000000
     c98:	00300000 	.word	0x00300000
     c9c:	003e0000 	.word	0x003e0000
     ca0:	00010000 	.word	0x00010000
     ca4:	00000050 	.word	0x00000050
     ca8:	00000000 	.word	0x00000000
     cac:	0000c400 	.word	0x0000c400
     cb0:	0000d000 	.word	0x0000d000
     cb4:	50000100 	.word	0x50000100
     cb8:	000000d2 	.word	0x000000d2
     cbc:	000000de 	.word	0x000000de
     cc0:	00500001 	.word	0x00500001
     cc4:	00000000 	.word	0x00000000
     cc8:	d0000000 	.word	0xd0000000
     ccc:	d2000000 	.word	0xd2000000
     cd0:	01000000 	.word	0x01000000
     cd4:	00de5000 	.word	0x00de5000
     cd8:	00de0000 	.word	0x00de0000
     cdc:	00010000 	.word	0x00010000
     ce0:	00000050 	.word	0x00000050
     ce4:	00000000 	.word	0x00000000
     ce8:	0000fc00 	.word	0x0000fc00
     cec:	0000fe00 	.word	0x0000fe00
     cf0:	50000100 	.word	0x50000100
     cf4:	00000108 	.word	0x00000108
     cf8:	0000010a 	.word	0x0000010a
     cfc:	16500001 	.word	0x16500001
     d00:	16000001 	.word	0x16000001
     d04:	01000001 	.word	0x01000001
     d08:	00005000 	.word	0x00005000
     d0c:	00000000 	.word	0x00000000
     d10:	011c0000 	.word	0x011c0000
     d14:	011e0000 	.word	0x011e0000
     d18:	00010000 	.word	0x00010000
     d1c:	00011e5d 	.word	0x00011e5d
     d20:	00012200 	.word	0x00012200
     d24:	7d000200 	.word	0x7d000200
     d28:	00012208 	.word	0x00012208
     d2c:	0001b000 	.word	0x0001b000
     d30:	7d000200 	.word	0x7d000200
     d34:	00000010 	.word	0x00000010
     d38:	00000000 	.word	0x00000000
     d3c:	00011c00 	.word	0x00011c00
     d40:	00012c00 	.word	0x00012c00
     d44:	50000100 	.word	0x50000100
     d48:	0000012c 	.word	0x0000012c
     d4c:	000001b0 	.word	0x000001b0
     d50:	00510001 	.word	0x00510001
     d54:	00000000 	.word	0x00000000
     d58:	2e000000 	.word	0x2e000000
     d5c:	30000001 	.word	0x30000001
     d60:	01000001 	.word	0x01000001
     d64:	013a5000 	.word	0x013a5000
     d68:	013c0000 	.word	0x013c0000
     d6c:	00010000 	.word	0x00010000
     d70:	00014850 	.word	0x00014850
     d74:	0001a800 	.word	0x0001a800
     d78:	50000100 	.word	0x50000100
	...
     d84:	0000014a 	.word	0x0000014a
     d88:	0000014c 	.word	0x0000014c
     d8c:	7c910002 	.word	0x7c910002
     d90:	0000014c 	.word	0x0000014c
     d94:	00000152 	.word	0x00000152
     d98:	047d0002 	.word	0x047d0002
     d9c:	00000152 	.word	0x00000152
     da0:	00000158 	.word	0x00000158
     da4:	7c910002 	.word	0x7c910002
     da8:	00000158 	.word	0x00000158
     dac:	0000015e 	.word	0x0000015e
     db0:	047d0002 	.word	0x047d0002
     db4:	0000015e 	.word	0x0000015e
     db8:	00000186 	.word	0x00000186
     dbc:	7c910002 	.word	0x7c910002
     dc0:	0000018e 	.word	0x0000018e
     dc4:	000001b0 	.word	0x000001b0
     dc8:	7c910002 	.word	0x7c910002
	...
     dd4:	000001b0 	.word	0x000001b0
     dd8:	000001b2 	.word	0x000001b2
     ddc:	b25d0001 	.word	0xb25d0001
     de0:	b8000001 	.word	0xb8000001
     de4:	02000001 	.word	0x02000001
     de8:	b8147d00 	.word	0xb8147d00
     dec:	0c000001 	.word	0x0c000001
     df0:	02000002 	.word	0x02000002
     df4:	00187d00 	.word	0x00187d00
     df8:	00000000 	.word	0x00000000
     dfc:	b0000000 	.word	0xb0000000
     e00:	c4000001 	.word	0xc4000001
     e04:	01000001 	.word	0x01000001
     e08:	01c45000 	.word	0x01c45000
     e0c:	020c0000 	.word	0x020c0000
     e10:	00010000 	.word	0x00010000
     e14:	00000055 	.word	0x00000055
     e18:	00000000 	.word	0x00000000
     e1c:	0001b000 	.word	0x0001b000
     e20:	0001cc00 	.word	0x0001cc00
     e24:	51000100 	.word	0x51000100
     e28:	000001cc 	.word	0x000001cc
     e2c:	0000020c 	.word	0x0000020c
     e30:	00560001 	.word	0x00560001
     e34:	00000000 	.word	0x00000000
     e38:	b0000000 	.word	0xb0000000
     e3c:	cc000001 	.word	0xcc000001
     e40:	01000001 	.word	0x01000001
     e44:	01cc5200 	.word	0x01cc5200
     e48:	020c0000 	.word	0x020c0000
     e4c:	00010000 	.word	0x00010000
     e50:	00000057 	.word	0x00000057
     e54:	00000000 	.word	0x00000000
     e58:	0001ce00 	.word	0x0001ce00
     e5c:	0001ea00 	.word	0x0001ea00
     e60:	50000100 	.word	0x50000100
     e64:	000001f0 	.word	0x000001f0
     e68:	000001fc 	.word	0x000001fc
     e6c:	00500001 	.word	0x00500001
     e70:	00000000 	.word	0x00000000
     e74:	0c000000 	.word	0x0c000000
     e78:	0e000002 	.word	0x0e000002
     e7c:	01000002 	.word	0x01000002
     e80:	020e5d00 	.word	0x020e5d00
     e84:	02120000 	.word	0x02120000
     e88:	00020000 	.word	0x00020000
     e8c:	02120c7d 	.word	0x02120c7d
     e90:	02a80000 	.word	0x02a80000
     e94:	00020000 	.word	0x00020000
     e98:	0000107d 	.word	0x0000107d
     e9c:	00000000 	.word	0x00000000
     ea0:	020c0000 	.word	0x020c0000
     ea4:	02160000 	.word	0x02160000
     ea8:	00010000 	.word	0x00010000
     eac:	00021650 	.word	0x00021650
     eb0:	0002a800 	.word	0x0002a800
     eb4:	55000100 	.word	0x55000100
	...
     ec0:	0000021c 	.word	0x0000021c
     ec4:	00000226 	.word	0x00000226
     ec8:	46500001 	.word	0x46500001
     ecc:	72000002 	.word	0x72000002
     ed0:	01000002 	.word	0x01000002
     ed4:	02785000 	.word	0x02785000
     ed8:	02980000 	.word	0x02980000
     edc:	00010000 	.word	0x00010000
     ee0:	00000050 	.word	0x00000050
     ee4:	00000000 	.word	0x00000000
     ee8:	0002a800 	.word	0x0002a800
     eec:	0002aa00 	.word	0x0002aa00
     ef0:	5d000100 	.word	0x5d000100
     ef4:	000002aa 	.word	0x000002aa
     ef8:	00000368 	.word	0x00000368
     efc:	087d0002 	.word	0x087d0002
	...
     f08:	000002a8 	.word	0x000002a8
     f0c:	000002ae 	.word	0x000002ae
     f10:	ae500001 	.word	0xae500001
     f14:	68000002 	.word	0x68000002
     f18:	01000003 	.word	0x01000003
     f1c:	00005400 	.word	0x00005400
     f20:	00000000 	.word	0x00000000
     f24:	02ca0000 	.word	0x02ca0000
     f28:	02de0000 	.word	0x02de0000
     f2c:	00010000 	.word	0x00010000
     f30:	0002de51 	.word	0x0002de51
     f34:	00030200 	.word	0x00030200
     f38:	51000100 	.word	0x51000100
     f3c:	00000302 	.word	0x00000302
     f40:	00000326 	.word	0x00000326
     f44:	26510001 	.word	0x26510001
     f48:	46000003 	.word	0x46000003
     f4c:	01000003 	.word	0x01000003
     f50:	03465100 	.word	0x03465100
     f54:	034c0000 	.word	0x034c0000
     f58:	00010000 	.word	0x00010000
     f5c:	00000051 	.word	0x00000051
     f60:	00000000 	.word	0x00000000
     f64:	0002e400 	.word	0x0002e400
     f68:	00030200 	.word	0x00030200
     f6c:	52000100 	.word	0x52000100
     f70:	00000302 	.word	0x00000302
     f74:	00000308 	.word	0x00000308
     f78:	00520001 	.word	0x00520001
     f7c:	00000000 	.word	0x00000000
     f80:	08000000 	.word	0x08000000
     f84:	26000003 	.word	0x26000003
     f88:	01000003 	.word	0x01000003
     f8c:	03265200 	.word	0x03265200
     f90:	03280000 	.word	0x03280000
     f94:	00010000 	.word	0x00010000
     f98:	00000052 	.word	0x00000052
     f9c:	00000000 	.word	0x00000000
     fa0:	00032800 	.word	0x00032800
     fa4:	00034600 	.word	0x00034600
     fa8:	52000100 	.word	0x52000100
     fac:	00000346 	.word	0x00000346
     fb0:	00000352 	.word	0x00000352
     fb4:	00520001 	.word	0x00520001
     fb8:	00000000 	.word	0x00000000
     fbc:	b4000000 	.word	0xb4000000
     fc0:	d8000002 	.word	0xd8000002
     fc4:	01000002 	.word	0x01000002
     fc8:	02de5000 	.word	0x02de5000
     fcc:	02fc0000 	.word	0x02fc0000
     fd0:	00010000 	.word	0x00010000
     fd4:	00030250 	.word	0x00030250
     fd8:	00032000 	.word	0x00032000
     fdc:	50000100 	.word	0x50000100
     fe0:	00000326 	.word	0x00000326
     fe4:	00000340 	.word	0x00000340
     fe8:	46500001 	.word	0x46500001
     fec:	58000003 	.word	0x58000003
     ff0:	01000003 	.word	0x01000003
     ff4:	00005000 	.word	0x00005000
     ff8:	00000000 	.word	0x00000000
     ffc:	03680000 	.word	0x03680000
    1000:	036a0000 	.word	0x036a0000
    1004:	00010000 	.word	0x00010000
    1008:	00036a5d 	.word	0x00036a5d
    100c:	0003ac00 	.word	0x0003ac00
    1010:	7d000200 	.word	0x7d000200
    1014:	00000010 	.word	0x00000010
    1018:	00000000 	.word	0x00000000
    101c:	00036800 	.word	0x00036800
    1020:	00036e00 	.word	0x00036e00
    1024:	50000100 	.word	0x50000100
    1028:	0000036e 	.word	0x0000036e
    102c:	000003ac 	.word	0x000003ac
    1030:	00560001 	.word	0x00560001
    1034:	00000000 	.word	0x00000000
    1038:	68000000 	.word	0x68000000
    103c:	74000003 	.word	0x74000003
    1040:	01000003 	.word	0x01000003
    1044:	03745100 	.word	0x03745100
    1048:	03ac0000 	.word	0x03ac0000
    104c:	00010000 	.word	0x00010000
    1050:	00000055 	.word	0x00000055
    1054:	00000000 	.word	0x00000000
    1058:	00037600 	.word	0x00037600
    105c:	00037e00 	.word	0x00037e00
    1060:	50000100 	.word	0x50000100
    1064:	00000396 	.word	0x00000396
    1068:	000003a2 	.word	0x000003a2
    106c:	00500001 	.word	0x00500001
    1070:	00000000 	.word	0x00000000
    1074:	ac000000 	.word	0xac000000
    1078:	ae000003 	.word	0xae000003
    107c:	01000003 	.word	0x01000003
    1080:	03ae5d00 	.word	0x03ae5d00
    1084:	03e40000 	.word	0x03e40000
    1088:	00020000 	.word	0x00020000
    108c:	0000107d 	.word	0x0000107d
    1090:	00000000 	.word	0x00000000
    1094:	03ac0000 	.word	0x03ac0000
    1098:	03b20000 	.word	0x03b20000
    109c:	00010000 	.word	0x00010000
    10a0:	0003b250 	.word	0x0003b250
    10a4:	0003e400 	.word	0x0003e400
    10a8:	56000100 	.word	0x56000100
	...
    10b4:	000003ac 	.word	0x000003ac
    10b8:	000003b8 	.word	0x000003b8
    10bc:	b8510001 	.word	0xb8510001
    10c0:	e4000003 	.word	0xe4000003
    10c4:	01000003 	.word	0x01000003
    10c8:	00005500 	.word	0x00005500
    10cc:	00000000 	.word	0x00000000
    10d0:	03ba0000 	.word	0x03ba0000
    10d4:	03c00000 	.word	0x03c00000
    10d8:	00010000 	.word	0x00010000
    10dc:	0003d050 	.word	0x0003d050
    10e0:	0003dc00 	.word	0x0003dc00
    10e4:	50000100 	.word	0x50000100
	...
    10f0:	000003e4 	.word	0x000003e4
    10f4:	000003e6 	.word	0x000003e6
    10f8:	e65d0001 	.word	0xe65d0001
    10fc:	2c000003 	.word	0x2c000003
    1100:	02000004 	.word	0x02000004
    1104:	00107d00 	.word	0x00107d00
    1108:	00000000 	.word	0x00000000
    110c:	e4000000 	.word	0xe4000000
    1110:	ea000003 	.word	0xea000003
    1114:	01000003 	.word	0x01000003
    1118:	03ea5000 	.word	0x03ea5000
    111c:	042c0000 	.word	0x042c0000
    1120:	00010000 	.word	0x00010000
    1124:	00000056 	.word	0x00000056
    1128:	00000000 	.word	0x00000000
    112c:	0003e400 	.word	0x0003e400
    1130:	0003f000 	.word	0x0003f000
    1134:	51000100 	.word	0x51000100
    1138:	000003f0 	.word	0x000003f0
    113c:	0000042c 	.word	0x0000042c
    1140:	00550001 	.word	0x00550001
    1144:	00000000 	.word	0x00000000
    1148:	f2000000 	.word	0xf2000000
    114c:	f8000003 	.word	0xf8000003
    1150:	01000003 	.word	0x01000003
    1154:	040a5000 	.word	0x040a5000
    1158:	04120000 	.word	0x04120000
    115c:	00010000 	.word	0x00010000
    1160:	00041650 	.word	0x00041650
    1164:	00042400 	.word	0x00042400
    1168:	50000100 	.word	0x50000100
	...
    1174:	0000042c 	.word	0x0000042c
    1178:	0000042e 	.word	0x0000042e
    117c:	2e5d0001 	.word	0x2e5d0001
    1180:	a4000004 	.word	0xa4000004
    1184:	02000004 	.word	0x02000004
    1188:	00087d00 	.word	0x00087d00
    118c:	00000000 	.word	0x00000000
    1190:	38000000 	.word	0x38000000
    1194:	42000004 	.word	0x42000004
    1198:	01000004 	.word	0x01000004
    119c:	04625000 	.word	0x04625000
    11a0:	04800000 	.word	0x04800000
    11a4:	00010000 	.word	0x00010000
    11a8:	00048650 	.word	0x00048650
    11ac:	00049400 	.word	0x00049400
    11b0:	50000100 	.word	0x50000100
	...
    11bc:	000004a4 	.word	0x000004a4
    11c0:	000004a6 	.word	0x000004a6
    11c4:	a65d0001 	.word	0xa65d0001
    11c8:	e0000004 	.word	0xe0000004
    11cc:	02000004 	.word	0x02000004
    11d0:	00087d00 	.word	0x00087d00
    11d4:	00000000 	.word	0x00000000
    11d8:	b0000000 	.word	0xb0000000
    11dc:	c0000004 	.word	0xc0000004
    11e0:	01000004 	.word	0x01000004
    11e4:	04ce5000 	.word	0x04ce5000
    11e8:	04da0000 	.word	0x04da0000
    11ec:	00010000 	.word	0x00010000
    11f0:	00000050 	.word	0x00000050
    11f4:	00000000 	.word	0x00000000
    11f8:	0004e000 	.word	0x0004e000
    11fc:	0004e200 	.word	0x0004e200
    1200:	5d000100 	.word	0x5d000100
    1204:	000004e2 	.word	0x000004e2
    1208:	000004e6 	.word	0x000004e6
    120c:	0c7d0002 	.word	0x0c7d0002
    1210:	000004e6 	.word	0x000004e6
    1214:	00000528 	.word	0x00000528
    1218:	107d0002 	.word	0x107d0002
	...
    1224:	000004e0 	.word	0x000004e0
    1228:	000004ea 	.word	0x000004ea
    122c:	ea500001 	.word	0xea500001
    1230:	28000004 	.word	0x28000004
    1234:	01000005 	.word	0x01000005
    1238:	00005500 	.word	0x00005500
    123c:	00000000 	.word	0x00000000
    1240:	04f00000 	.word	0x04f00000
    1244:	04f80000 	.word	0x04f80000
    1248:	00010000 	.word	0x00010000
    124c:	00051250 	.word	0x00051250
    1250:	00051e00 	.word	0x00051e00
    1254:	50000100 	.word	0x50000100
	...
    1264:	00000002 	.word	0x00000002
    1268:	025d0001 	.word	0x025d0001
    126c:	1c000000 	.word	0x1c000000
    1270:	02000000 	.word	0x02000000
    1274:	1c147d00 	.word	0x1c147d00
    1278:	a6000000 	.word	0xa6000000
    127c:	02000000 	.word	0x02000000
    1280:	00207d00 	.word	0x00207d00
	...
    128c:	22000000 	.word	0x22000000
    1290:	01000000 	.word	0x01000000
    1294:	005c5100 	.word	0x005c5100
    1298:	00640000 	.word	0x00640000
    129c:	00010000 	.word	0x00010000
    12a0:	0000a251 	.word	0x0000a251
    12a4:	0000a600 	.word	0x0000a600
    12a8:	51000100 	.word	0x51000100
	...
    12b4:	00000022 	.word	0x00000022
    12b8:	00000034 	.word	0x00000034
    12bc:	54530001 	.word	0x54530001
    12c0:	6a000000 	.word	0x6a000000
    12c4:	01000000 	.word	0x01000000
    12c8:	006e5300 	.word	0x006e5300
    12cc:	007a0000 	.word	0x007a0000
    12d0:	00010000 	.word	0x00010000
    12d4:	00009a53 	.word	0x00009a53
    12d8:	0000a600 	.word	0x0000a600
    12dc:	53000100 	.word	0x53000100
	...
    12e8:	000000b8 	.word	0x000000b8
    12ec:	000000c2 	.word	0x000000c2
    12f0:	00500001 	.word	0x00500001
    12f4:	00000000 	.word	0x00000000
    12f8:	c4000000 	.word	0xc4000000
    12fc:	c6000000 	.word	0xc6000000
    1300:	01000000 	.word	0x01000000
    1304:	00005000 	.word	0x00005000
    1308:	00000000 	.word	0x00000000
    130c:	00cc0000 	.word	0x00cc0000
    1310:	00d60000 	.word	0x00d60000
    1314:	00010000 	.word	0x00010000
    1318:	00000050 	.word	0x00000050
    131c:	00000000 	.word	0x00000000
    1320:	0000d800 	.word	0x0000d800
    1324:	0000da00 	.word	0x0000da00
    1328:	50000100 	.word	0x50000100
	...
    1334:	00000108 	.word	0x00000108
    1338:	00000118 	.word	0x00000118
    133c:	00510001 	.word	0x00510001
    1340:	00000000 	.word	0x00000000
    1344:	10000000 	.word	0x10000000
    1348:	14000001 	.word	0x14000001
    134c:	01000001 	.word	0x01000001
    1350:	01145300 	.word	0x01145300
    1354:	01180000 	.word	0x01180000
    1358:	00010000 	.word	0x00010000
    135c:	00011852 	.word	0x00011852
    1360:	00011c00 	.word	0x00011c00
    1364:	51000100 	.word	0x51000100
    1368:	0000011c 	.word	0x0000011c
    136c:	0000011e 	.word	0x0000011e
    1370:	1e530001 	.word	0x1e530001
    1374:	28000001 	.word	0x28000001
    1378:	01000001 	.word	0x01000001
    137c:	00005100 	.word	0x00005100
    1380:	00000000 	.word	0x00000000
    1384:	01340000 	.word	0x01340000
    1388:	01360000 	.word	0x01360000
    138c:	00010000 	.word	0x00010000
    1390:	0001365d 	.word	0x0001365d
    1394:	00019400 	.word	0x00019400
    1398:	7d000200 	.word	0x7d000200
    139c:	0000000c 	.word	0x0000000c
    13a0:	00000000 	.word	0x00000000
    13a4:	00013400 	.word	0x00013400
    13a8:	00014000 	.word	0x00014000
    13ac:	51000100 	.word	0x51000100
    13b0:	00000140 	.word	0x00000140
    13b4:	00000194 	.word	0x00000194
    13b8:	00550001 	.word	0x00550001
    13bc:	00000000 	.word	0x00000000
    13c0:	4a000000 	.word	0x4a000000
    13c4:	52000001 	.word	0x52000001
    13c8:	01000001 	.word	0x01000001
    13cc:	01525c00 	.word	0x01525c00
    13d0:	015a0000 	.word	0x015a0000
    13d4:	00010000 	.word	0x00010000
    13d8:	00015a52 	.word	0x00015a52
    13dc:	00017800 	.word	0x00017800
    13e0:	5c000100 	.word	0x5c000100
    13e4:	00000178 	.word	0x00000178
    13e8:	0000017c 	.word	0x0000017c
    13ec:	7c530001 	.word	0x7c530001
    13f0:	94000001 	.word	0x94000001
    13f4:	01000001 	.word	0x01000001
    13f8:	00005200 	.word	0x00005200
    13fc:	00000000 	.word	0x00000000
    1400:	01940000 	.word	0x01940000
    1404:	01960000 	.word	0x01960000
    1408:	00010000 	.word	0x00010000
    140c:	0001965d 	.word	0x0001965d
    1410:	0001c800 	.word	0x0001c800
    1414:	7d000200 	.word	0x7d000200
    1418:	00000008 	.word	0x00000008
    141c:	00000000 	.word	0x00000000
    1420:	00019400 	.word	0x00019400
    1424:	0001a200 	.word	0x0001a200
    1428:	50000100 	.word	0x50000100
	...
    1434:	00000194 	.word	0x00000194
    1438:	000001a8 	.word	0x000001a8
    143c:	00510001 	.word	0x00510001
    1440:	00000000 	.word	0x00000000
    1444:	c8000000 	.word	0xc8000000
    1448:	ca000001 	.word	0xca000001
    144c:	01000001 	.word	0x01000001
    1450:	01ca5d00 	.word	0x01ca5d00
    1454:	01d00000 	.word	0x01d00000
    1458:	00020000 	.word	0x00020000
    145c:	01d0047d 	.word	0x01d0047d
    1460:	01e00000 	.word	0x01e00000
    1464:	00020000 	.word	0x00020000
    1468:	0000087d 	.word	0x0000087d
    146c:	00000000 	.word	0x00000000
    1470:	01e00000 	.word	0x01e00000
    1474:	01e20000 	.word	0x01e20000
    1478:	00010000 	.word	0x00010000
    147c:	0001e25d 	.word	0x0001e25d
    1480:	0001e600 	.word	0x0001e600
    1484:	7d000200 	.word	0x7d000200
    1488:	0001e604 	.word	0x0001e604
    148c:	00028800 	.word	0x00028800
    1490:	7d000200 	.word	0x7d000200
    1494:	00000010 	.word	0x00000010
    1498:	00000000 	.word	0x00000000
    149c:	0001e000 	.word	0x0001e000
    14a0:	0001e800 	.word	0x0001e800
    14a4:	50000100 	.word	0x50000100
    14a8:	000001ea 	.word	0x000001ea
    14ac:	00000288 	.word	0x00000288
    14b0:	047d0002 	.word	0x047d0002
	...
    14bc:	00000064 	.word	0x00000064
    14c0:	00000068 	.word	0x00000068
    14c4:	00500001 	.word	0x00500001
    14c8:	00000000 	.word	0x00000000
    14cc:	78000000 	.word	0x78000000
    14d0:	7a000000 	.word	0x7a000000
    14d4:	01000000 	.word	0x01000000
    14d8:	007a5d00 	.word	0x007a5d00
    14dc:	00f40000 	.word	0x00f40000
    14e0:	00020000 	.word	0x00020000
    14e4:	00000c7d 	.word	0x00000c7d
    14e8:	00000000 	.word	0x00000000
    14ec:	00780000 	.word	0x00780000
    14f0:	00a20000 	.word	0x00a20000
    14f4:	00010000 	.word	0x00010000
    14f8:	0000d850 	.word	0x0000d850
    14fc:	0000f400 	.word	0x0000f400
    1500:	50000100 	.word	0x50000100
	...
    150c:	00000092 	.word	0x00000092
    1510:	00000098 	.word	0x00000098
    1514:	98520001 	.word	0x98520001
    1518:	a6000000 	.word	0xa6000000
    151c:	01000000 	.word	0x01000000
    1520:	00a65100 	.word	0x00a65100
    1524:	00be0000 	.word	0x00be0000
    1528:	00010000 	.word	0x00010000
    152c:	00000053 	.word	0x00000053
    1530:	00000000 	.word	0x00000000
    1534:	0000bc00 	.word	0x0000bc00
    1538:	0000c400 	.word	0x0000c400
    153c:	51000100 	.word	0x51000100
    1540:	000000c4 	.word	0x000000c4
    1544:	000000ce 	.word	0x000000ce
    1548:	00530001 	.word	0x00530001
    154c:	00000000 	.word	0x00000000
    1550:	ae000000 	.word	0xae000000
    1554:	cc000000 	.word	0xcc000000
    1558:	01000000 	.word	0x01000000
    155c:	00005200 	.word	0x00005200
    1560:	00000000 	.word	0x00000000
    1564:	01180000 	.word	0x01180000
    1568:	01220000 	.word	0x01220000
    156c:	00010000 	.word	0x00010000
    1570:	00000050 	.word	0x00000050
    1574:	00000000 	.word	0x00000000
    1578:	00014800 	.word	0x00014800
    157c:	00015000 	.word	0x00015000
    1580:	50000100 	.word	0x50000100
	...
    158c:	00000170 	.word	0x00000170
    1590:	0000017a 	.word	0x0000017a
    1594:	00500001 	.word	0x00500001
    1598:	00000000 	.word	0x00000000
    159c:	a0000000 	.word	0xa0000000
    15a0:	a4000001 	.word	0xa4000001
    15a4:	01000001 	.word	0x01000001
    15a8:	00005100 	.word	0x00005100
    15ac:	00000000 	.word	0x00000000
    15b0:	01f00000 	.word	0x01f00000
    15b4:	01f40000 	.word	0x01f40000
    15b8:	00010000 	.word	0x00010000
    15bc:	00000050 	.word	0x00000050
    15c0:	00000000 	.word	0x00000000
    15c4:	00021800 	.word	0x00021800
    15c8:	00021a00 	.word	0x00021a00
    15cc:	5d000100 	.word	0x5d000100
    15d0:	0000021a 	.word	0x0000021a
    15d4:	00000270 	.word	0x00000270
    15d8:	087d0002 	.word	0x087d0002
	...
    15e4:	00000218 	.word	0x00000218
    15e8:	00000242 	.word	0x00000242
    15ec:	00500001 	.word	0x00500001
    15f0:	00000000 	.word	0x00000000
    15f4:	18000000 	.word	0x18000000
    15f8:	30000002 	.word	0x30000002
    15fc:	01000002 	.word	0x01000002
    1600:	00005100 	.word	0x00005100
    1604:	00000000 	.word	0x00000000
    1608:	02180000 	.word	0x02180000
    160c:	023a0000 	.word	0x023a0000
    1610:	00010000 	.word	0x00010000
    1614:	00000052 	.word	0x00000052
    1618:	00000000 	.word	0x00000000
    161c:	00024000 	.word	0x00024000
    1620:	00025200 	.word	0x00025200
    1624:	51000100 	.word	0x51000100
	...
    1630:	00000228 	.word	0x00000228
    1634:	00000230 	.word	0x00000230
    1638:	30530001 	.word	0x30530001
    163c:	3c000002 	.word	0x3c000002
    1640:	01000002 	.word	0x01000002
    1644:	023c5100 	.word	0x023c5100
    1648:	024e0000 	.word	0x024e0000
    164c:	00010000 	.word	0x00010000
    1650:	00000052 	.word	0x00000052
    1654:	00000000 	.word	0x00000000
    1658:	00027000 	.word	0x00027000
    165c:	00027200 	.word	0x00027200
    1660:	50000100 	.word	0x50000100
	...
    166c:	00000272 	.word	0x00000272
    1670:	00000276 	.word	0x00000276
    1674:	7a500001 	.word	0x7a500001
    1678:	90000002 	.word	0x90000002
    167c:	01000002 	.word	0x01000002
    1680:	00005300 	.word	0x00005300
    1684:	00000000 	.word	0x00000000
    1688:	02900000 	.word	0x02900000
    168c:	02940000 	.word	0x02940000
    1690:	00010000 	.word	0x00010000
    1694:	00000050 	.word	0x00000050
    1698:	00000000 	.word	0x00000000
    169c:	0002a800 	.word	0x0002a800
    16a0:	0002ac00 	.word	0x0002ac00
    16a4:	50000100 	.word	0x50000100
	...
    16b0:	000002c0 	.word	0x000002c0
    16b4:	000002c2 	.word	0x000002c2
    16b8:	00500001 	.word	0x00500001
    16bc:	00000000 	.word	0x00000000
    16c0:	e0000000 	.word	0xe0000000
    16c4:	ec000002 	.word	0xec000002
    16c8:	01000002 	.word	0x01000002
    16cc:	02ee5000 	.word	0x02ee5000
    16d0:	030c0000 	.word	0x030c0000
    16d4:	00010000 	.word	0x00010000
    16d8:	00031a50 	.word	0x00031a50
    16dc:	00031e00 	.word	0x00031e00
    16e0:	50000100 	.word	0x50000100
	...
    16ec:	000002ec 	.word	0x000002ec
    16f0:	000002ee 	.word	0x000002ee
    16f4:	0c500001 	.word	0x0c500001
    16f8:	1a000003 	.word	0x1a000003
    16fc:	01000003 	.word	0x01000003
    1700:	031e5000 	.word	0x031e5000
    1704:	031e0000 	.word	0x031e0000
    1708:	00010000 	.word	0x00010000
    170c:	00000050 	.word	0x00000050
    1710:	00000000 	.word	0x00000000
    1714:	0002e600 	.word	0x0002e600
    1718:	0002ea00 	.word	0x0002ea00
    171c:	53000100 	.word	0x53000100
    1720:	000002ee 	.word	0x000002ee
    1724:	000002f6 	.word	0x000002f6
    1728:	1a530001 	.word	0x1a530001
    172c:	1c000003 	.word	0x1c000003
    1730:	01000003 	.word	0x01000003
    1734:	00005300 	.word	0x00005300
    1738:	00000000 	.word	0x00000000
    173c:	03040000 	.word	0x03040000
    1740:	031a0000 	.word	0x031a0000
    1744:	00010000 	.word	0x00010000
    1748:	00031e52 	.word	0x00031e52
    174c:	00032400 	.word	0x00032400
    1750:	52000100 	.word	0x52000100
	...
    175c:	00000324 	.word	0x00000324
    1760:	00000330 	.word	0x00000330
    1764:	00500001 	.word	0x00500001
    1768:	00000000 	.word	0x00000000
    176c:	30000000 	.word	0x30000000
    1770:	32000003 	.word	0x32000003
    1774:	01000003 	.word	0x01000003
    1778:	00005000 	.word	0x00005000
    177c:	00000000 	.word	0x00000000
    1780:	03380000 	.word	0x03380000
    1784:	033a0000 	.word	0x033a0000
    1788:	00010000 	.word	0x00010000
    178c:	00033a5d 	.word	0x00033a5d
    1790:	00033c00 	.word	0x00033c00
    1794:	7d000200 	.word	0x7d000200
    1798:	00033c04 	.word	0x00033c04
    179c:	00034400 	.word	0x00034400
    17a0:	7d000200 	.word	0x7d000200
    17a4:	00000008 	.word	0x00000008
    17a8:	00000000 	.word	0x00000000
    17ac:	00034400 	.word	0x00034400
    17b0:	00034600 	.word	0x00034600
    17b4:	5d000100 	.word	0x5d000100
    17b8:	00000346 	.word	0x00000346
    17bc:	0000034a 	.word	0x0000034a
    17c0:	047d0002 	.word	0x047d0002
    17c4:	0000034a 	.word	0x0000034a
    17c8:	00000352 	.word	0x00000352
    17cc:	087d0002 	.word	0x087d0002
	...
    17d8:	00000344 	.word	0x00000344
    17dc:	00000348 	.word	0x00000348
    17e0:	00500001 	.word	0x00500001
    17e4:	00000000 	.word	0x00000000
    17e8:	54000000 	.word	0x54000000
    17ec:	56000003 	.word	0x56000003
    17f0:	01000003 	.word	0x01000003
    17f4:	03565d00 	.word	0x03565d00
    17f8:	03580000 	.word	0x03580000
    17fc:	00020000 	.word	0x00020000
    1800:	0358047d 	.word	0x0358047d
    1804:	03600000 	.word	0x03600000
    1808:	00020000 	.word	0x00020000
    180c:	0000087d 	.word	0x0000087d
    1810:	00000000 	.word	0x00000000
    1814:	03600000 	.word	0x03600000
    1818:	03620000 	.word	0x03620000
    181c:	00010000 	.word	0x00010000
    1820:	0003625d 	.word	0x0003625d
    1824:	00036400 	.word	0x00036400
    1828:	7d000200 	.word	0x7d000200
    182c:	00036404 	.word	0x00036404
    1830:	00036c00 	.word	0x00036c00
    1834:	7d000200 	.word	0x7d000200
    1838:	00000008 	.word	0x00000008
    183c:	00000000 	.word	0x00000000
    1840:	00036c00 	.word	0x00036c00
    1844:	00036e00 	.word	0x00036e00
    1848:	5d000100 	.word	0x5d000100
    184c:	0000036e 	.word	0x0000036e
    1850:	00000370 	.word	0x00000370
    1854:	047d0002 	.word	0x047d0002
    1858:	00000370 	.word	0x00000370
    185c:	00000378 	.word	0x00000378
    1860:	087d0002 	.word	0x087d0002
	...
    186c:	00000378 	.word	0x00000378
    1870:	0000037a 	.word	0x0000037a
    1874:	7a5d0001 	.word	0x7a5d0001
    1878:	7c000003 	.word	0x7c000003
    187c:	02000003 	.word	0x02000003
    1880:	7c047d00 	.word	0x7c047d00
    1884:	84000003 	.word	0x84000003
    1888:	02000003 	.word	0x02000003
    188c:	00087d00 	.word	0x00087d00
    1890:	00000000 	.word	0x00000000
    1894:	0000      	.short	0x0000
    1896:	00          	.byte	0x00
    1897:	18          	.byte	0x18
    1898:	22000000 	.word	0x22000000
    189c:	01000000 	.word	0x01000000
    18a0:	00005000 	.word	0x00005000
    18a4:	00000000 	.word	0x00000000
    18a8:	001c0000 	.word	0x001c0000
    18ac:	00220000 	.word	0x00220000
    18b0:	00010000 	.word	0x00010000
    18b4:	00002253 	.word	0x00002253
    18b8:	00002c00 	.word	0x00002c00
    18bc:	50000100 	.word	0x50000100
	...
    18c8:	00000038 	.word	0x00000038
    18cc:	00000044 	.word	0x00000044
    18d0:	00500001 	.word	0x00500001
    18d4:	00000000 	.word	0x00000000
    18d8:	5c000000 	.word	0x5c000000
    18dc:	60000000 	.word	0x60000000
    18e0:	01000000 	.word	0x01000000
    18e4:	00605d00 	.word	0x00605d00
    18e8:	00640000 	.word	0x00640000
    18ec:	00020000 	.word	0x00020000
    18f0:	0064047d 	.word	0x0064047d
    18f4:	00900000 	.word	0x00900000
    18f8:	00020000 	.word	0x00020000
    18fc:	0000087d 	.word	0x0000087d
    1900:	00000000 	.word	0x00000000
    1904:	00900000 	.word	0x00900000
    1908:	00940000 	.word	0x00940000
    190c:	00010000 	.word	0x00010000
    1910:	0000945d 	.word	0x0000945d
    1914:	00009800 	.word	0x00009800
    1918:	7d000200 	.word	0x7d000200
    191c:	00009804 	.word	0x00009804
    1920:	0000c800 	.word	0x0000c800
    1924:	7d000200 	.word	0x7d000200
    1928:	00000008 	.word	0x00000008
    192c:	00000000 	.word	0x00000000
    1930:	00009000 	.word	0x00009000
    1934:	00009e00 	.word	0x00009e00
    1938:	50000100 	.word	0x50000100
	...
    1944:	00000090 	.word	0x00000090
    1948:	000000ba 	.word	0x000000ba
    194c:	bc510001 	.word	0xbc510001
    1950:	c0000000 	.word	0xc0000000
    1954:	01000000 	.word	0x01000000
    1958:	00005100 	.word	0x00005100
    195c:	00000000 	.word	0x00000000
    1960:	00960000 	.word	0x00960000
    1964:	009e0000 	.word	0x009e0000
    1968:	00010000 	.word	0x00010000
    196c:	00009e53 	.word	0x00009e53
    1970:	0000ba00 	.word	0x0000ba00
    1974:	50000100 	.word	0x50000100
    1978:	000000bc 	.word	0x000000bc
    197c:	000000c0 	.word	0x000000c0
    1980:	00500001 	.word	0x00500001
    1984:	00000000 	.word	0x00000000
    1988:	c8000000 	.word	0xc8000000
    198c:	ca000000 	.word	0xca000000
    1990:	01000000 	.word	0x01000000
    1994:	00ca5d00 	.word	0x00ca5d00
    1998:	00e00000 	.word	0x00e00000
    199c:	00020000 	.word	0x00020000
    19a0:	0000087d 	.word	0x0000087d
    19a4:	00000000 	.word	0x00000000
    19a8:	00740000 	.word	0x00740000
    19ac:	00760000 	.word	0x00760000
    19b0:	00010000 	.word	0x00010000
    19b4:	0000765d 	.word	0x0000765d
    19b8:	0000a400 	.word	0x0000a400
    19bc:	7d000200 	.word	0x7d000200
    19c0:	00000008 	.word	0x00000008
    19c4:	00000000 	.word	0x00000000
    19c8:	00007c00 	.word	0x00007c00
    19cc:	00008200 	.word	0x00008200
    19d0:	7d000200 	.word	0x7d000200
    19d4:	00008204 	.word	0x00008204
    19d8:	00008a00 	.word	0x00008a00
    19dc:	53000100 	.word	0x53000100
    19e0:	0000008a 	.word	0x0000008a
    19e4:	000000a4 	.word	0x000000a4
    19e8:	047d0002 	.word	0x047d0002
	...
    19f4:	00000096 	.word	0x00000096
    19f8:	00000098 	.word	0x00000098
    19fc:	00500001 	.word	0x00500001
    1a00:	00000000 	.word	0x00000000
    1a04:	c4000000 	.word	0xc4000000
    1a08:	ce000000 	.word	0xce000000
    1a0c:	01000000 	.word	0x01000000
    1a10:	00005000 	.word	0x00005000
    1a14:	00000000 	.word	0x00000000
    1a18:	00c80000 	.word	0x00c80000
    1a1c:	00cc0000 	.word	0x00cc0000
    1a20:	00010000 	.word	0x00010000
    1a24:	0000d053 	.word	0x0000d053
    1a28:	0000d800 	.word	0x0000d800
    1a2c:	50000100 	.word	0x50000100
	...
    1a38:	000000e4 	.word	0x000000e4
    1a3c:	000000ee 	.word	0x000000ee
    1a40:	00500001 	.word	0x00500001
    1a44:	00000000 	.word	0x00000000
    1a48:	e8000000 	.word	0xe8000000
    1a4c:	ee000000 	.word	0xee000000
    1a50:	01000000 	.word	0x01000000
    1a54:	00ee5300 	.word	0x00ee5300
    1a58:	00f80000 	.word	0x00f80000
    1a5c:	00010000 	.word	0x00010000
    1a60:	00000050 	.word	0x00000050
    1a64:	00000000 	.word	0x00000000
    1a68:	00010800 	.word	0x00010800
    1a6c:	00011200 	.word	0x00011200
    1a70:	50000100 	.word	0x50000100
	...
    1a7c:	0000010c 	.word	0x0000010c
    1a80:	00000112 	.word	0x00000112
    1a84:	12530001 	.word	0x12530001
    1a88:	1c000001 	.word	0x1c000001
    1a8c:	01000001 	.word	0x01000001
    1a90:	00005000 	.word	0x00005000
    1a94:	00000000 	.word	0x00000000
    1a98:	011c0000 	.word	0x011c0000
    1a9c:	01260000 	.word	0x01260000
    1aa0:	00010000 	.word	0x00010000
    1aa4:	00000050 	.word	0x00000050
    1aa8:	00000000 	.word	0x00000000
    1aac:	00012000 	.word	0x00012000
    1ab0:	00012600 	.word	0x00012600
    1ab4:	53000100 	.word	0x53000100
    1ab8:	00000126 	.word	0x00000126
    1abc:	00000130 	.word	0x00000130
    1ac0:	00500001 	.word	0x00500001
    1ac4:	00000000 	.word	0x00000000
    1ac8:	6c000000 	.word	0x6c000000
    1acc:	76000001 	.word	0x76000001
    1ad0:	01000001 	.word	0x01000001
    1ad4:	00005000 	.word	0x00005000
    1ad8:	00000000 	.word	0x00000000
    1adc:	01700000 	.word	0x01700000
    1ae0:	01760000 	.word	0x01760000
    1ae4:	00010000 	.word	0x00010000
    1ae8:	00017653 	.word	0x00017653
    1aec:	00018000 	.word	0x00018000
    1af0:	50000100 	.word	0x50000100
	...
    1afc:	000001ac 	.word	0x000001ac
    1b00:	000001b2 	.word	0x000001b2
    1b04:	00500001 	.word	0x00500001
    1b08:	00000000 	.word	0x00000000
    1b0c:	c8000000 	.word	0xc8000000
    1b10:	d6000001 	.word	0xd6000001
    1b14:	01000001 	.word	0x01000001
    1b18:	01d65000 	.word	0x01d65000
    1b1c:	02800000 	.word	0x02800000
    1b20:	00010000 	.word	0x00010000
    1b24:	0000005c 	.word	0x0000005c
    1b28:	00000000 	.word	0x00000000
    1b2c:	00022a00 	.word	0x00022a00
    1b30:	00022c00 	.word	0x00022c00
    1b34:	53000100 	.word	0x53000100
    1b38:	0000023e 	.word	0x0000023e
    1b3c:	00000240 	.word	0x00000240
    1b40:	50530001 	.word	0x50530001
    1b44:	52000002 	.word	0x52000002
    1b48:	01000002 	.word	0x01000002
    1b4c:	02625300 	.word	0x02625300
    1b50:	02640000 	.word	0x02640000
    1b54:	00010000 	.word	0x00010000
    1b58:	00000053 	.word	0x00000053
    1b5c:	00000000 	.word	0x00000000
    1b60:	0001e400 	.word	0x0001e400
    1b64:	00021a00 	.word	0x00021a00
    1b68:	52000100 	.word	0x52000100
    1b6c:	0000021c 	.word	0x0000021c
    1b70:	00000226 	.word	0x00000226
    1b74:	00520001 	.word	0x00520001
    1b78:	00000000 	.word	0x00000000
    1b7c:	30000000 	.word	0x30000000
    1b80:	66000003 	.word	0x66000003
    1b84:	01000003 	.word	0x01000003
    1b88:	00005000 	.word	0x00005000
    1b8c:	00000000 	.word	0x00000000
    1b90:	03320000 	.word	0x03320000
    1b94:	033a0000 	.word	0x033a0000
    1b98:	00010000 	.word	0x00010000
    1b9c:	00034853 	.word	0x00034853
    1ba0:	00035000 	.word	0x00035000
    1ba4:	53000100 	.word	0x53000100
    1ba8:	0000035e 	.word	0x0000035e
    1bac:	00000360 	.word	0x00000360
    1bb0:	00530001 	.word	0x00530001
    1bb4:	00000000 	.word	0x00000000
    1bb8:	46000000 	.word	0x46000000
    1bbc:	48000003 	.word	0x48000003
    1bc0:	01000003 	.word	0x01000003
    1bc4:	035c5300 	.word	0x035c5300
    1bc8:	035e0000 	.word	0x035e0000
    1bcc:	00010000 	.word	0x00010000
    1bd0:	00036253 	.word	0x00036253
    1bd4:	00037400 	.word	0x00037400
    1bd8:	53000100 	.word	0x53000100
	...
    1be4:	00000384 	.word	0x00000384
    1be8:	00000390 	.word	0x00000390
    1bec:	00500001 	.word	0x00500001
    1bf0:	00000000 	.word	0x00000000
    1bf4:	7c000000 	.word	0x7c000000
    1bf8:	84000000 	.word	0x84000000
    1bfc:	01000000 	.word	0x01000000
    1c00:	00845000 	.word	0x00845000
    1c04:	00a40000 	.word	0x00a40000
    1c08:	00010000 	.word	0x00010000
    1c0c:	00000052 	.word	0x00000052
    1c10:	00000000 	.word	0x00000000
    1c14:	00009000 	.word	0x00009000
    1c18:	00009200 	.word	0x00009200
    1c1c:	50000100 	.word	0x50000100
    1c20:	00000096 	.word	0x00000096
    1c24:	00000098 	.word	0x00000098
    1c28:	00500001 	.word	0x00500001
	...
    1c34:	04000000 	.word	0x04000000
    1c38:	01000000 	.word	0x01000000
    1c3c:	00045d00 	.word	0x00045d00
    1c40:	00540000 	.word	0x00540000
    1c44:	00020000 	.word	0x00020000
    1c48:	0000087d 	.word	0x0000087d
	...
    1c54:	00020000 	.word	0x00020000
    1c58:	00010000 	.word	0x00010000
    1c5c:	00001650 	.word	0x00001650
    1c60:	00005400 	.word	0x00005400
    1c64:	7d000200 	.word	0x7d000200
    1c68:	00000004 	.word	0x00000004
	...
    1c74:	00004200 	.word	0x00004200
    1c78:	51000100 	.word	0x51000100
    1c7c:	00000042 	.word	0x00000042
    1c80:	00000054 	.word	0x00000054
    1c84:	005c0001 	.word	0x005c0001
    1c88:	00000000 	.word	0x00000000
    1c8c:	54000000 	.word	0x54000000
    1c90:	68000000 	.word	0x68000000
    1c94:	01000000 	.word	0x01000000
    1c98:	00685d00 	.word	0x00685d00
    1c9c:	009e0000 	.word	0x009e0000
    1ca0:	00020000 	.word	0x00020000
    1ca4:	009e147d 	.word	0x009e147d
    1ca8:	01040000 	.word	0x01040000
    1cac:	00020000 	.word	0x00020000
    1cb0:	0000207d 	.word	0x0000207d
    1cb4:	00000000 	.word	0x00000000
    1cb8:	00540000 	.word	0x00540000
    1cbc:	00560000 	.word	0x00560000
    1cc0:	00010000 	.word	0x00010000
    1cc4:	0000a850 	.word	0x0000a850
    1cc8:	00010400 	.word	0x00010400
    1ccc:	7d000200 	.word	0x7d000200
    1cd0:	00000004 	.word	0x00000004
    1cd4:	00000000 	.word	0x00000000
    1cd8:	00005400 	.word	0x00005400
    1cdc:	00006400 	.word	0x00006400
    1ce0:	51000100 	.word	0x51000100
    1ce4:	00000064 	.word	0x00000064
    1ce8:	00000104 	.word	0x00000104
    1cec:	005c0001 	.word	0x005c0001
    1cf0:	00000000 	.word	0x00000000
    1cf4:	72000000 	.word	0x72000000
    1cf8:	ea000000 	.word	0xea000000
    1cfc:	01000000 	.word	0x01000000
    1d00:	00ea5600 	.word	0x00ea5600
    1d04:	01040000 	.word	0x01040000
    1d08:	00010000 	.word	0x00010000
    1d0c:	00000053 	.word	0x00000053
    1d10:	00000000 	.word	0x00000000
    1d14:	00007a00 	.word	0x00007a00
    1d18:	00008000 	.word	0x00008000
    1d1c:	51000100 	.word	0x51000100
    1d20:	00000080 	.word	0x00000080
    1d24:	00000082 	.word	0x00000082
    1d28:	82530001 	.word	0x82530001
    1d2c:	86000000 	.word	0x86000000
    1d30:	01000000 	.word	0x01000000
    1d34:	00865100 	.word	0x00865100
    1d38:	00ae0000 	.word	0x00ae0000
    1d3c:	00010000 	.word	0x00010000
    1d40:	0000ae54 	.word	0x0000ae54
    1d44:	0000c200 	.word	0x0000c200
    1d48:	52000100 	.word	0x52000100
    1d4c:	000000c2 	.word	0x000000c2
    1d50:	000000d2 	.word	0x000000d2
    1d54:	d2530001 	.word	0xd2530001
    1d58:	04000000 	.word	0x04000000
    1d5c:	01000001 	.word	0x01000001
    1d60:	00005400 	.word	0x00005400
    1d64:	00000000 	.word	0x00000000
    1d68:	006a0000 	.word	0x006a0000
    1d6c:	00ce0000 	.word	0x00ce0000
    1d70:	00010000 	.word	0x00010000
    1d74:	0000ce55 	.word	0x0000ce55
    1d78:	0000e200 	.word	0x0000e200
    1d7c:	51000100 	.word	0x51000100
    1d80:	000000e2 	.word	0x000000e2
    1d84:	000000e6 	.word	0x000000e6
    1d88:	e6530001 	.word	0xe6530001
    1d8c:	04000000 	.word	0x04000000
    1d90:	01000001 	.word	0x01000001
    1d94:	00005500 	.word	0x00005500
    1d98:	00000000 	.word	0x00000000
    1d9c:	01040000 	.word	0x01040000
    1da0:	01080000 	.word	0x01080000
    1da4:	00010000 	.word	0x00010000
    1da8:	0001085d 	.word	0x0001085d
    1dac:	00014800 	.word	0x00014800
    1db0:	7d000200 	.word	0x7d000200
    1db4:	00014814 	.word	0x00014814
    1db8:	0001bc00 	.word	0x0001bc00
    1dbc:	7d000200 	.word	0x7d000200
    1dc0:	00000020 	.word	0x00000020
    1dc4:	00000000 	.word	0x00000000
    1dc8:	00010400 	.word	0x00010400
    1dcc:	00010600 	.word	0x00010600
    1dd0:	50000100 	.word	0x50000100
    1dd4:	00000152 	.word	0x00000152
    1dd8:	000001bc 	.word	0x000001bc
    1ddc:	047d0002 	.word	0x047d0002
	...
    1de8:	00000104 	.word	0x00000104
    1dec:	00000156 	.word	0x00000156
    1df0:	56510001 	.word	0x56510001
    1df4:	bc000001 	.word	0xbc000001
    1df8:	01000001 	.word	0x01000001
    1dfc:	00005c00 	.word	0x00005c00
    1e00:	00000000 	.word	0x00000000
    1e04:	01220000 	.word	0x01220000
    1e08:	019e0000 	.word	0x019e0000
    1e0c:	00010000 	.word	0x00010000
    1e10:	00019e56 	.word	0x00019e56
    1e14:	0001a600 	.word	0x0001a600
    1e18:	53000100 	.word	0x53000100
    1e1c:	000001a8 	.word	0x000001a8
    1e20:	000001bc 	.word	0x000001bc
    1e24:	00530001 	.word	0x00530001
    1e28:	00000000 	.word	0x00000000
    1e2c:	1a000000 	.word	0x1a000000
    1e30:	2a000001 	.word	0x2a000001
    1e34:	01000001 	.word	0x01000001
    1e38:	012e5300 	.word	0x012e5300
    1e3c:	01320000 	.word	0x01320000
    1e40:	00010000 	.word	0x00010000
    1e44:	00013453 	.word	0x00013453
    1e48:	00015a00 	.word	0x00015a00
    1e4c:	54000100 	.word	0x54000100
    1e50:	0000015a 	.word	0x0000015a
    1e54:	0000016c 	.word	0x0000016c
    1e58:	70520001 	.word	0x70520001
    1e5c:	7c000001 	.word	0x7c000001
    1e60:	01000001 	.word	0x01000001
    1e64:	017e5300 	.word	0x017e5300
    1e68:	01bc0000 	.word	0x01bc0000
    1e6c:	00010000 	.word	0x00010000
    1e70:	00000054 	.word	0x00000054
    1e74:	00000000 	.word	0x00000000
    1e78:	00011c00 	.word	0x00011c00
    1e7c:	00018600 	.word	0x00018600
    1e80:	55000100 	.word	0x55000100
    1e84:	00000186 	.word	0x00000186
    1e88:	0000018e 	.word	0x0000018e
    1e8c:	94530001 	.word	0x94530001
    1e90:	98000001 	.word	0x98000001
    1e94:	01000001 	.word	0x01000001
    1e98:	019a5300 	.word	0x019a5300
    1e9c:	01bc0000 	.word	0x01bc0000
    1ea0:	00010000 	.word	0x00010000
    1ea4:	00000055 	.word	0x00000055
    1ea8:	00000000 	.word	0x00000000
    1eac:	0001bc00 	.word	0x0001bc00
    1eb0:	0001c000 	.word	0x0001c000
    1eb4:	5d000100 	.word	0x5d000100
    1eb8:	000001c0 	.word	0x000001c0
    1ebc:	00000200 	.word	0x00000200
    1ec0:	147d0002 	.word	0x147d0002
    1ec4:	00000200 	.word	0x00000200
    1ec8:	00000270 	.word	0x00000270
    1ecc:	207d0002 	.word	0x207d0002
	...
    1ed8:	000001bc 	.word	0x000001bc
    1edc:	000001be 	.word	0x000001be
    1ee0:	0a500001 	.word	0x0a500001
    1ee4:	70000002 	.word	0x70000002
    1ee8:	02000002 	.word	0x02000002
    1eec:	00047d00 	.word	0x00047d00
    1ef0:	00000000 	.word	0x00000000
    1ef4:	bc000000 	.word	0xbc000000
    1ef8:	0e000001 	.word	0x0e000001
    1efc:	01000002 	.word	0x01000002
    1f00:	020e5100 	.word	0x020e5100
    1f04:	02700000 	.word	0x02700000
    1f08:	00010000 	.word	0x00010000
    1f0c:	0000005c 	.word	0x0000005c
    1f10:	00000000 	.word	0x00000000
    1f14:	0001da00 	.word	0x0001da00
    1f18:	00025600 	.word	0x00025600
    1f1c:	56000100 	.word	0x56000100
    1f20:	00000256 	.word	0x00000256
    1f24:	00000270 	.word	0x00000270
    1f28:	00530001 	.word	0x00530001
    1f2c:	00000000 	.word	0x00000000
    1f30:	d2000000 	.word	0xd2000000
    1f34:	e2000001 	.word	0xe2000001
    1f38:	01000001 	.word	0x01000001
    1f3c:	01e65300 	.word	0x01e65300
    1f40:	01ea0000 	.word	0x01ea0000
    1f44:	00010000 	.word	0x00010000
    1f48:	0001ec53 	.word	0x0001ec53
    1f4c:	00021200 	.word	0x00021200
    1f50:	54000100 	.word	0x54000100
    1f54:	00000212 	.word	0x00000212
    1f58:	00000224 	.word	0x00000224
    1f5c:	28520001 	.word	0x28520001
    1f60:	34000002 	.word	0x34000002
    1f64:	01000002 	.word	0x01000002
    1f68:	02365300 	.word	0x02365300
    1f6c:	02700000 	.word	0x02700000
    1f70:	00010000 	.word	0x00010000
    1f74:	00000054 	.word	0x00000054
    1f78:	00000000 	.word	0x00000000
    1f7c:	0001d400 	.word	0x0001d400
    1f80:	00023e00 	.word	0x00023e00
    1f84:	55000100 	.word	0x55000100
    1f88:	0000023e 	.word	0x0000023e
    1f8c:	00000246 	.word	0x00000246
    1f90:	4c530001 	.word	0x4c530001
    1f94:	50000002 	.word	0x50000002
    1f98:	01000002 	.word	0x01000002
    1f9c:	02525300 	.word	0x02525300
    1fa0:	02700000 	.word	0x02700000
    1fa4:	00010000 	.word	0x00010000
    1fa8:	00000055 	.word	0x00000055
    1fac:	00000000 	.word	0x00000000
    1fb0:	00027000 	.word	0x00027000
    1fb4:	00027400 	.word	0x00027400
    1fb8:	5d000100 	.word	0x5d000100
    1fbc:	00000274 	.word	0x00000274
    1fc0:	00000282 	.word	0x00000282
    1fc4:	147d0002 	.word	0x147d0002
    1fc8:	00000282 	.word	0x00000282
    1fcc:	00000304 	.word	0x00000304
    1fd0:	287d0002 	.word	0x287d0002
	...
    1fdc:	00000270 	.word	0x00000270
    1fe0:	00000272 	.word	0x00000272
    1fe4:	b4500001 	.word	0xb4500001
    1fe8:	04000002 	.word	0x04000002
    1fec:	02000003 	.word	0x02000003
    1ff0:	000c7d00 	.word	0x000c7d00
    1ff4:	00000000 	.word	0x00000000
    1ff8:	70000000 	.word	0x70000000
    1ffc:	b8000002 	.word	0xb8000002
    2000:	01000002 	.word	0x01000002
    2004:	02b85100 	.word	0x02b85100
    2008:	03040000 	.word	0x03040000
    200c:	00010000 	.word	0x00010000
    2010:	00000054 	.word	0x00000054
    2014:	00000000 	.word	0x00000000
    2018:	00029400 	.word	0x00029400
    201c:	0002cc00 	.word	0x0002cc00
    2020:	55000100 	.word	0x55000100
    2024:	000002cc 	.word	0x000002cc
    2028:	000002d4 	.word	0x000002d4
    202c:	d6530001 	.word	0xd6530001
    2030:	e2000002 	.word	0xe2000002
    2034:	01000002 	.word	0x01000002
    2038:	00005300 	.word	0x00005300
    203c:	00000000 	.word	0x00000000
    2040:	02860000 	.word	0x02860000
    2044:	02e20000 	.word	0x02e20000
    2048:	00020000 	.word	0x00020000
    204c:	02e2087d 	.word	0x02e2087d
    2050:	02ea0000 	.word	0x02ea0000
    2054:	00010000 	.word	0x00010000
    2058:	0002ee53 	.word	0x0002ee53
    205c:	0002f200 	.word	0x0002f200
    2060:	53000100 	.word	0x53000100
    2064:	000002f4 	.word	0x000002f4
    2068:	00000304 	.word	0x00000304
    206c:	00530001 	.word	0x00530001
    2070:	00000000 	.word	0x00000000
    2074:	8e000000 	.word	0x8e000000
    2078:	bc000002 	.word	0xbc000002
    207c:	01000002 	.word	0x01000002
    2080:	02bc5c00 	.word	0x02bc5c00
    2084:	02c40000 	.word	0x02c40000
    2088:	00010000 	.word	0x00010000
    208c:	0002c853 	.word	0x0002c853
    2090:	00030400 	.word	0x00030400
    2094:	5c000100 	.word	0x5c000100
	...
    20a0:	00000304 	.word	0x00000304
    20a4:	00000308 	.word	0x00000308
    20a8:	085d0001 	.word	0x085d0001
    20ac:	70000003 	.word	0x70000003
    20b0:	02000004 	.word	0x02000004
    20b4:	000c7d00 	.word	0x000c7d00
    20b8:	00000000 	.word	0x00000000
    20bc:	04000000 	.word	0x04000000
    20c0:	0e000003 	.word	0x0e000003
    20c4:	01000003 	.word	0x01000003
    20c8:	030e5000 	.word	0x030e5000
    20cc:	04700000 	.word	0x04700000
    20d0:	00010000 	.word	0x00010000
    20d4:	00000054 	.word	0x00000054
    20d8:	00000000 	.word	0x00000000
    20dc:	00030400 	.word	0x00030400
    20e0:	00030e00 	.word	0x00030e00
    20e4:	51000100 	.word	0x51000100
    20e8:	0000030e 	.word	0x0000030e
    20ec:	00000470 	.word	0x00000470
    20f0:	00550001 	.word	0x00550001
    20f4:	00000000 	.word	0x00000000
    20f8:	44000000 	.word	0x44000000
    20fc:	4c000003 	.word	0x4c000003
    2100:	01000003 	.word	0x01000003
    2104:	00005300 	.word	0x00005300
    2108:	00000000 	.word	0x00000000
    210c:	03320000 	.word	0x03320000
    2110:	034e0000 	.word	0x034e0000
    2114:	00010000 	.word	0x00010000
    2118:	00000052 	.word	0x00000052
    211c:	00000000 	.word	0x00000000
    2120:	00038000 	.word	0x00038000
    2124:	00038e00 	.word	0x00038e00
    2128:	53000100 	.word	0x53000100
    212c:	00000392 	.word	0x00000392
    2130:	0000039a 	.word	0x0000039a
    2134:	9e530001 	.word	0x9e530001
    2138:	a8000003 	.word	0xa8000003
    213c:	01000003 	.word	0x01000003
    2140:	00005300 	.word	0x00005300
    2144:	00000000 	.word	0x00000000
    2148:	03a20000 	.word	0x03a20000
    214c:	03aa0000 	.word	0x03aa0000
    2150:	00010000 	.word	0x00010000
    2154:	00000052 	.word	0x00000052
    2158:	00000000 	.word	0x00000000
    215c:	0003fc00 	.word	0x0003fc00
    2160:	00040600 	.word	0x00040600
    2164:	53000100 	.word	0x53000100
	...
    2170:	00000400 	.word	0x00000400
    2174:	00000408 	.word	0x00000408
    2178:	00520001 	.word	0x00520001
    217c:	00000000 	.word	0x00000000
    2180:	4c000000 	.word	0x4c000000
    2184:	56000004 	.word	0x56000004
    2188:	01000004 	.word	0x01000004
    218c:	00005300 	.word	0x00005300
    2190:	00000000 	.word	0x00000000
    2194:	04500000 	.word	0x04500000
    2198:	04580000 	.word	0x04580000
    219c:	00010000 	.word	0x00010000
    21a0:	00000052 	.word	0x00000052
    21a4:	00000000 	.word	0x00000000
    21a8:	00047000 	.word	0x00047000
    21ac:	00047400 	.word	0x00047400
    21b0:	5d000100 	.word	0x5d000100
    21b4:	00000474 	.word	0x00000474
    21b8:	000005ca 	.word	0x000005ca
    21bc:	147d0002 	.word	0x147d0002
	...
    21c8:	00000470 	.word	0x00000470
    21cc:	0000047c 	.word	0x0000047c
    21d0:	7c510001 	.word	0x7c510001
    21d4:	ca000004 	.word	0xca000004
    21d8:	01000005 	.word	0x01000005
    21dc:	00005c00 	.word	0x00005c00
    21e0:	00000000 	.word	0x00000000
    21e4:	04ba0000 	.word	0x04ba0000
    21e8:	04c80000 	.word	0x04c80000
    21ec:	00010000 	.word	0x00010000
    21f0:	00000053 	.word	0x00000053
    21f4:	00000000 	.word	0x00000000
    21f8:	0004b400 	.word	0x0004b400
    21fc:	0004ee00 	.word	0x0004ee00
    2200:	52000100 	.word	0x52000100
	...
    220c:	000004f2 	.word	0x000004f2
    2210:	00000500 	.word	0x00000500
    2214:	04530001 	.word	0x04530001
    2218:	16000005 	.word	0x16000005
    221c:	01000005 	.word	0x01000005
    2220:	00005300 	.word	0x00005300
    2224:	00000000 	.word	0x00000000
    2228:	05100000 	.word	0x05100000
    222c:	052c0000 	.word	0x052c0000
    2230:	00010000 	.word	0x00010000
    2234:	0005c652 	.word	0x0005c652
    2238:	0005ca00 	.word	0x0005ca00
    223c:	52000100 	.word	0x52000100
	...
    2248:	00000540 	.word	0x00000540
    224c:	0000054e 	.word	0x0000054e
    2250:	52530001 	.word	0x52530001
    2254:	5a000005 	.word	0x5a000005
    2258:	01000005 	.word	0x01000005
    225c:	055e5300 	.word	0x055e5300
    2260:	05680000 	.word	0x05680000
    2264:	00010000 	.word	0x00010000
    2268:	00000053 	.word	0x00000053
    226c:	00000000 	.word	0x00000000
    2270:	00056200 	.word	0x00056200
    2274:	00059200 	.word	0x00059200
    2278:	52000100 	.word	0x52000100
	...
    2284:	000005ae 	.word	0x000005ae
    2288:	000005b6 	.word	0x000005b6
    228c:	00530001 	.word	0x00530001
    2290:	00000000 	.word	0x00000000
    2294:	a0000000 	.word	0xa0000000
    2298:	a2000006 	.word	0xa2000006
    229c:	01000006 	.word	0x01000006
    22a0:	00005200 	.word	0x00005200
    22a4:	00000000 	.word	0x00000000
    22a8:	06d00000 	.word	0x06d00000
    22ac:	06dc0000 	.word	0x06dc0000
    22b0:	00010000 	.word	0x00010000
    22b4:	00000051 	.word	0x00000051
    22b8:	00000000 	.word	0x00000000
    22bc:	0006d600 	.word	0x0006d600
    22c0:	0006dc00 	.word	0x0006dc00
    22c4:	53000100 	.word	0x53000100
    22c8:	000006dc 	.word	0x000006dc
    22cc:	000006ea 	.word	0x000006ea
    22d0:	00510001 	.word	0x00510001
    22d4:	00000000 	.word	0x00000000
    22d8:	ec000000 	.word	0xec000000
    22dc:	ee000006 	.word	0xee000006
    22e0:	01000006 	.word	0x01000006
    22e4:	06ee5d00 	.word	0x06ee5d00
    22e8:	077e0000 	.word	0x077e0000
    22ec:	00020000 	.word	0x00020000
    22f0:	0000087d 	.word	0x0000087d
    22f4:	00000000 	.word	0x00000000
    22f8:	06ec0000 	.word	0x06ec0000
    22fc:	06f40000 	.word	0x06f40000
    2300:	00010000 	.word	0x00010000
    2304:	0006f451 	.word	0x0006f451
    2308:	00077e00 	.word	0x00077e00
    230c:	54000100 	.word	0x54000100
	...
    2318:	000006ec 	.word	0x000006ec
    231c:	000006f8 	.word	0x000006f8
    2320:	f8520001 	.word	0xf8520001
    2324:	7e000006 	.word	0x7e000006
    2328:	01000007 	.word	0x01000007
    232c:	00005100 	.word	0x00005100
    2330:	00000000 	.word	0x00000000
    2334:	06ec0000 	.word	0x06ec0000
    2338:	06f80000 	.word	0x06f80000
    233c:	00010000 	.word	0x00010000
    2340:	0006f853 	.word	0x0006f853
    2344:	00077e00 	.word	0x00077e00
    2348:	5c000100 	.word	0x5c000100
	...
    2354:	0000070c 	.word	0x0000070c
    2358:	00000724 	.word	0x00000724
    235c:	2a530001 	.word	0x2a530001
    2360:	2e000007 	.word	0x2e000007
    2364:	01000007 	.word	0x01000007
    2368:	075e5300 	.word	0x075e5300
    236c:	07640000 	.word	0x07640000
    2370:	00010000 	.word	0x00010000
    2374:	00000053 	.word	0x00000053
    2378:	00000000 	.word	0x00000000
    237c:	00072c00 	.word	0x00072c00
    2380:	00072e00 	.word	0x00072e00
    2384:	52000100 	.word	0x52000100
    2388:	0000075e 	.word	0x0000075e
    238c:	0000077e 	.word	0x0000077e
    2390:	00520001 	.word	0x00520001
    2394:	00000000 	.word	0x00000000
    2398:	5c000000 	.word	0x5c000000
    239c:	64000007 	.word	0x64000007
    23a0:	01000007 	.word	0x01000007
    23a4:	00005300 	.word	0x00005300
    23a8:	00000000 	.word	0x00000000
    23ac:	07680000 	.word	0x07680000
    23b0:	07740000 	.word	0x07740000
    23b4:	00010000 	.word	0x00010000
    23b8:	00000053 	.word	0x00000053
    23bc:	00000000 	.word	0x00000000
    23c0:	00078000 	.word	0x00078000
    23c4:	00078c00 	.word	0x00078c00
    23c8:	51000100 	.word	0x51000100
	...
    23d4:	00000780 	.word	0x00000780
    23d8:	0000078e 	.word	0x0000078e
    23dc:	00520001 	.word	0x00520001
    23e0:	00000000 	.word	0x00000000
    23e4:	80000000 	.word	0x80000000
    23e8:	98000007 	.word	0x98000007
    23ec:	01000007 	.word	0x01000007
    23f0:	00005300 	.word	0x00005300
    23f4:	00000000 	.word	0x00000000
    23f8:	07a80000 	.word	0x07a80000
    23fc:	07b40000 	.word	0x07b40000
    2400:	00010000 	.word	0x00010000
    2404:	00000051 	.word	0x00000051
    2408:	00000000 	.word	0x00000000
    240c:	0007a800 	.word	0x0007a800
    2410:	0007b600 	.word	0x0007b600
    2414:	52000100 	.word	0x52000100
	...
    2420:	000007a8 	.word	0x000007a8
    2424:	000007c0 	.word	0x000007c0
    2428:	00530001 	.word	0x00530001
    242c:	00000000 	.word	0x00000000
    2430:	cc000000 	.word	0xcc000000
    2434:	d8000007 	.word	0xd8000007
    2438:	01000007 	.word	0x01000007
    243c:	00005100 	.word	0x00005100
    2440:	00000000 	.word	0x00000000
    2444:	07cc0000 	.word	0x07cc0000
    2448:	07da0000 	.word	0x07da0000
    244c:	00010000 	.word	0x00010000
    2450:	00000052 	.word	0x00000052
    2454:	00000000 	.word	0x00000000
    2458:	0007ec00 	.word	0x0007ec00
    245c:	0007f800 	.word	0x0007f800
    2460:	51000100 	.word	0x51000100
	...
    246c:	000007f2 	.word	0x000007f2
    2470:	000007f8 	.word	0x000007f8
    2474:	f8530001 	.word	0xf8530001
    2478:	fc000007 	.word	0xfc000007
    247c:	01000007 	.word	0x01000007
    2480:	00005100 	.word	0x00005100
    2484:	00000000 	.word	0x00000000
    2488:	07fc0000 	.word	0x07fc0000
    248c:	08080000 	.word	0x08080000
    2490:	00010000 	.word	0x00010000
    2494:	00000051 	.word	0x00000051
    2498:	00000000 	.word	0x00000000
    249c:	00080200 	.word	0x00080200
    24a0:	00080800 	.word	0x00080800
    24a4:	53000100 	.word	0x53000100
    24a8:	00000808 	.word	0x00000808
    24ac:	0000080c 	.word	0x0000080c
    24b0:	00510001 	.word	0x00510001
    24b4:	00000000 	.word	0x00000000
    24b8:	0c000000 	.word	0x0c000000
    24bc:	12000008 	.word	0x12000008
    24c0:	01000008 	.word	0x01000008
    24c4:	08125d00 	.word	0x08125d00
    24c8:	08520000 	.word	0x08520000
    24cc:	00020000 	.word	0x00020000
    24d0:	00000c7d 	.word	0x00000c7d
    24d4:	00000000 	.word	0x00000000
    24d8:	080c0000 	.word	0x080c0000
    24dc:	08440000 	.word	0x08440000
    24e0:	00010000 	.word	0x00010000
    24e4:	00000051 	.word	0x00000051
    24e8:	00000000 	.word	0x00000000
    24ec:	00080c00 	.word	0x00080c00
    24f0:	00083400 	.word	0x00083400
    24f4:	52000100 	.word	0x52000100
	...
    2500:	00000828 	.word	0x00000828
    2504:	00000844 	.word	0x00000844
    2508:	445c0001 	.word	0x445c0001
    250c:	52000008 	.word	0x52000008
    2510:	01000008 	.word	0x01000008
    2514:	00005100 	.word	0x00005100
    2518:	00000000 	.word	0x00000000
    251c:	08540000 	.word	0x08540000
    2520:	08600000 	.word	0x08600000
    2524:	00010000 	.word	0x00010000
    2528:	00000051 	.word	0x00000051
    252c:	00000000 	.word	0x00000000
    2530:	00085a00 	.word	0x00085a00
    2534:	00086000 	.word	0x00086000
    2538:	53000100 	.word	0x53000100
    253c:	00000860 	.word	0x00000860
    2540:	00000864 	.word	0x00000864
    2544:	00510001 	.word	0x00510001
    2548:	00000000 	.word	0x00000000
    254c:	6a000000 	.word	0x6a000000
    2550:	72000008 	.word	0x72000008
    2554:	01000008 	.word	0x01000008
    2558:	08745300 	.word	0x08745300
    255c:	08780000 	.word	0x08780000
    2560:	00010000 	.word	0x00010000
    2564:	00000053 	.word	0x00000053
    2568:	00000000 	.word	0x00000000
    256c:	00087800 	.word	0x00087800
    2570:	00088400 	.word	0x00088400
    2574:	51000100 	.word	0x51000100
	...
    2580:	0000087e 	.word	0x0000087e
    2584:	00000884 	.word	0x00000884
    2588:	84530001 	.word	0x84530001
    258c:	88000008 	.word	0x88000008
    2590:	01000008 	.word	0x01000008
    2594:	00005100 	.word	0x00005100
    2598:	00000000 	.word	0x00000000
    259c:	088e0000 	.word	0x088e0000
    25a0:	08960000 	.word	0x08960000
    25a4:	00010000 	.word	0x00010000
    25a8:	00089853 	.word	0x00089853
    25ac:	00089c00 	.word	0x00089c00
    25b0:	53000100 	.word	0x53000100
	...
    25bc:	0000090c 	.word	0x0000090c
    25c0:	00000918 	.word	0x00000918
    25c4:	00510001 	.word	0x00510001
    25c8:	00000000 	.word	0x00000000
    25cc:	12000000 	.word	0x12000000
    25d0:	18000009 	.word	0x18000009
    25d4:	01000009 	.word	0x01000009
    25d8:	09185300 	.word	0x09185300
    25dc:	091c0000 	.word	0x091c0000
    25e0:	00010000 	.word	0x00010000
    25e4:	00000051 	.word	0x00000051
    25e8:	00000000 	.word	0x00000000
    25ec:	00092200 	.word	0x00092200
    25f0:	00092a00 	.word	0x00092a00
    25f4:	53000100 	.word	0x53000100
    25f8:	0000092c 	.word	0x0000092c
    25fc:	00000930 	.word	0x00000930
    2600:	00530001 	.word	0x00530001
    2604:	00000000 	.word	0x00000000
    2608:	30000000 	.word	0x30000000
    260c:	3c000009 	.word	0x3c000009
    2610:	01000009 	.word	0x01000009
    2614:	00005100 	.word	0x00005100
    2618:	00000000 	.word	0x00000000
    261c:	09360000 	.word	0x09360000
    2620:	093c0000 	.word	0x093c0000
    2624:	00010000 	.word	0x00010000
    2628:	00093c53 	.word	0x00093c53
    262c:	00094000 	.word	0x00094000
    2630:	51000100 	.word	0x51000100
	...
    263c:	00000946 	.word	0x00000946
    2640:	0000094e 	.word	0x0000094e
    2644:	50530001 	.word	0x50530001
    2648:	54000009 	.word	0x54000009
    264c:	01000009 	.word	0x01000009
    2650:	00005300 	.word	0x00005300
    2654:	00000000 	.word	0x00000000
    2658:	09540000 	.word	0x09540000
    265c:	09600000 	.word	0x09600000
    2660:	00010000 	.word	0x00010000
    2664:	00000051 	.word	0x00000051
    2668:	00000000 	.word	0x00000000
    266c:	00095a00 	.word	0x00095a00
    2670:	00096000 	.word	0x00096000
    2674:	53000100 	.word	0x53000100
    2678:	00000960 	.word	0x00000960
    267c:	00000964 	.word	0x00000964
    2680:	00510001 	.word	0x00510001
    2684:	00000000 	.word	0x00000000
    2688:	6a000000 	.word	0x6a000000
    268c:	72000009 	.word	0x72000009
    2690:	01000009 	.word	0x01000009
    2694:	09745300 	.word	0x09745300
    2698:	09780000 	.word	0x09780000
    269c:	00010000 	.word	0x00010000
    26a0:	00000053 	.word	0x00000053
    26a4:	00000000 	.word	0x00000000
    26a8:	00097800 	.word	0x00097800
    26ac:	00098400 	.word	0x00098400
    26b0:	51000100 	.word	0x51000100
	...
    26bc:	0000097e 	.word	0x0000097e
    26c0:	00000984 	.word	0x00000984
    26c4:	84530001 	.word	0x84530001
    26c8:	88000009 	.word	0x88000009
    26cc:	01000009 	.word	0x01000009
    26d0:	00005100 	.word	0x00005100
    26d4:	00000000 	.word	0x00000000
    26d8:	098e0000 	.word	0x098e0000
    26dc:	09960000 	.word	0x09960000
    26e0:	00010000 	.word	0x00010000
    26e4:	00099853 	.word	0x00099853
    26e8:	00099c00 	.word	0x00099c00
    26ec:	53000100 	.word	0x53000100
	...
    26f8:	0000099c 	.word	0x0000099c
    26fc:	000009a8 	.word	0x000009a8
    2700:	00510001 	.word	0x00510001
    2704:	00000000 	.word	0x00000000
    2708:	a2000000 	.word	0xa2000000
    270c:	a8000009 	.word	0xa8000009
    2710:	01000009 	.word	0x01000009
    2714:	09a85300 	.word	0x09a85300
    2718:	09ac0000 	.word	0x09ac0000
    271c:	00010000 	.word	0x00010000
    2720:	00000051 	.word	0x00000051
    2724:	00000000 	.word	0x00000000
    2728:	0009b000 	.word	0x0009b000
    272c:	0009b600 	.word	0x0009b600
    2730:	53000100 	.word	0x53000100
    2734:	000009b8 	.word	0x000009b8
    2738:	000009bc 	.word	0x000009bc
    273c:	00530001 	.word	0x00530001
    2740:	00000000 	.word	0x00000000
    2744:	bc000000 	.word	0xbc000000
    2748:	c8000009 	.word	0xc8000009
    274c:	01000009 	.word	0x01000009
    2750:	00005100 	.word	0x00005100
    2754:	00000000 	.word	0x00000000
    2758:	09c20000 	.word	0x09c20000
    275c:	09c80000 	.word	0x09c80000
    2760:	00010000 	.word	0x00010000
    2764:	0009c853 	.word	0x0009c853
    2768:	0009cc00 	.word	0x0009cc00
    276c:	51000100 	.word	0x51000100
	...
    2778:	000009d0 	.word	0x000009d0
    277c:	000009d6 	.word	0x000009d6
    2780:	d8530001 	.word	0xd8530001
    2784:	dc000009 	.word	0xdc000009
    2788:	01000009 	.word	0x01000009
    278c:	00005300 	.word	0x00005300
    2790:	00000000 	.word	0x00000000
    2794:	09dc0000 	.word	0x09dc0000
    2798:	09e80000 	.word	0x09e80000
    279c:	00010000 	.word	0x00010000
    27a0:	00000051 	.word	0x00000051
    27a4:	00000000 	.word	0x00000000
    27a8:	0009e200 	.word	0x0009e200
    27ac:	0009e800 	.word	0x0009e800
    27b0:	53000100 	.word	0x53000100
    27b4:	000009e8 	.word	0x000009e8
    27b8:	000009ec 	.word	0x000009ec
    27bc:	00510001 	.word	0x00510001
    27c0:	00000000 	.word	0x00000000
    27c4:	ec000000 	.word	0xec000000
    27c8:	f8000009 	.word	0xf8000009
    27cc:	01000009 	.word	0x01000009
    27d0:	00005100 	.word	0x00005100
    27d4:	00000000 	.word	0x00000000
    27d8:	09f20000 	.word	0x09f20000
    27dc:	09f80000 	.word	0x09f80000
    27e0:	00010000 	.word	0x00010000
    27e4:	0009f853 	.word	0x0009f853
    27e8:	0009fc00 	.word	0x0009fc00
    27ec:	51000100 	.word	0x51000100
	...
    27f8:	00000a02 	.word	0x00000a02
    27fc:	00000a0a 	.word	0x00000a0a
    2800:	0c530001 	.word	0x0c530001
    2804:	1000000a 	.word	0x1000000a
    2808:	0100000a 	.word	0x0100000a
    280c:	00005300 	.word	0x00005300
    2810:	00000000 	.word	0x00000000
    2814:	0a160000 	.word	0x0a160000
    2818:	0a1e0000 	.word	0x0a1e0000
    281c:	00010000 	.word	0x00010000
    2820:	000a2053 	.word	0x000a2053
    2824:	000a2400 	.word	0x000a2400
    2828:	53000100 	.word	0x53000100
	...
    2834:	00000a2a 	.word	0x00000a2a
    2838:	00000a32 	.word	0x00000a32
    283c:	34530001 	.word	0x34530001
    2840:	3800000a 	.word	0x3800000a
    2844:	0100000a 	.word	0x0100000a
    2848:	00005300 	.word	0x00005300
    284c:	00000000 	.word	0x00000000
    2850:	0a3e0000 	.word	0x0a3e0000
    2854:	0a460000 	.word	0x0a460000
    2858:	00010000 	.word	0x00010000
    285c:	000a4853 	.word	0x000a4853
    2860:	000a4c00 	.word	0x000a4c00
    2864:	53000100 	.word	0x53000100
	...
    2870:	00000a52 	.word	0x00000a52
    2874:	00000a5a 	.word	0x00000a5a
    2878:	5c530001 	.word	0x5c530001
    287c:	6000000a 	.word	0x6000000a
    2880:	0100000a 	.word	0x0100000a
    2884:	00005300 	.word	0x00005300
    2888:	00000000 	.word	0x00000000
    288c:	0a600000 	.word	0x0a600000
    2890:	0a660000 	.word	0x0a660000
    2894:	00010000 	.word	0x00010000
    2898:	00000052 	.word	0x00000052
    289c:	00000000 	.word	0x00000000
    28a0:	000a8000 	.word	0x000a8000
    28a4:	000a8600 	.word	0x000a8600
    28a8:	52000100 	.word	0x52000100
	...
    28b4:	00000aa0 	.word	0x00000aa0
    28b8:	00000aaa 	.word	0x00000aaa
    28bc:	aa5d0001 	.word	0xaa5d0001
    28c0:	0800000a 	.word	0x0800000a
    28c4:	0200000b 	.word	0x0200000b
    28c8:	00087d00 	.word	0x00087d00
    28cc:	00000000 	.word	0x00000000
    28d0:	a0000000 	.word	0xa0000000
    28d4:	a800000a 	.word	0xa800000a
    28d8:	0100000a 	.word	0x0100000a
    28dc:	0ac25000 	.word	0x0ac25000
    28e0:	0b080000 	.word	0x0b080000
    28e4:	00020000 	.word	0x00020000
    28e8:	0000047d 	.word	0x0000047d
    28ec:	00000000 	.word	0x00000000
    28f0:	0aa00000 	.word	0x0aa00000
    28f4:	0acc0000 	.word	0x0acc0000
    28f8:	00010000 	.word	0x00010000
    28fc:	000ae251 	.word	0x000ae251
    2900:	000aee00 	.word	0x000aee00
    2904:	51000100 	.word	0x51000100
	...
    2910:	00000aa0 	.word	0x00000aa0
    2914:	00000aa8 	.word	0x00000aa8
    2918:	a8520001 	.word	0xa8520001
    291c:	0800000a 	.word	0x0800000a
    2920:	0100000b 	.word	0x0100000b
    2924:	00005c00 	.word	0x00005c00
    2928:	00000000 	.word	0x00000000
    292c:	0b5c0000 	.word	0x0b5c0000
    2930:	0b6e0000 	.word	0x0b6e0000
    2934:	00010000 	.word	0x00010000
    2938:	00000051 	.word	0x00000051
    293c:	00000000 	.word	0x00000000
    2940:	000b7400 	.word	0x000b7400
    2944:	000b8600 	.word	0x000b8600
    2948:	51000100 	.word	0x51000100
	...
    2954:	00000b8c 	.word	0x00000b8c
    2958:	00000b9e 	.word	0x00000b9e
    295c:	00510001 	.word	0x00510001
    2960:	00000000 	.word	0x00000000
    2964:	a4000000 	.word	0xa4000000
    2968:	b600000b 	.word	0xb600000b
    296c:	0100000b 	.word	0x0100000b
    2970:	00005100 	.word	0x00005100
    2974:	00000000 	.word	0x00000000
    2978:	0bd80000 	.word	0x0bd80000
    297c:	0bea0000 	.word	0x0bea0000
    2980:	00010000 	.word	0x00010000
    2984:	00000051 	.word	0x00000051
    2988:	00000000 	.word	0x00000000
    298c:	000c0c00 	.word	0x000c0c00
    2990:	000c1e00 	.word	0x000c1e00
    2994:	51000100 	.word	0x51000100
	...
    29a0:	00000c40 	.word	0x00000c40
    29a4:	00000c4c 	.word	0x00000c4c
    29a8:	00510001 	.word	0x00510001
    29ac:	00000000 	.word	0x00000000
    29b0:	50000000 	.word	0x50000000
    29b4:	5200000c 	.word	0x5200000c
    29b8:	0100000c 	.word	0x0100000c
    29bc:	00005000 	.word	0x00005000
    29c0:	00000000 	.word	0x00000000
    29c4:	0c580000 	.word	0x0c580000
    29c8:	0c5a0000 	.word	0x0c5a0000
    29cc:	00010000 	.word	0x00010000
    29d0:	00000050 	.word	0x00000050
    29d4:	00000000 	.word	0x00000000
    29d8:	000c6000 	.word	0x000c6000
    29dc:	000c6200 	.word	0x000c6200
    29e0:	50000100 	.word	0x50000100
	...
    29ec:	00000c68 	.word	0x00000c68
    29f0:	00000c6c 	.word	0x00000c6c
    29f4:	00500001 	.word	0x00500001
    29f8:	00000000 	.word	0x00000000
    29fc:	70000000 	.word	0x70000000
    2a00:	7200000c 	.word	0x7200000c
    2a04:	0100000c 	.word	0x0100000c
    2a08:	00005000 	.word	0x00005000
    2a0c:	00000000 	.word	0x00000000
    2a10:	0c780000 	.word	0x0c780000
    2a14:	0c7a0000 	.word	0x0c7a0000
    2a18:	00010000 	.word	0x00010000
    2a1c:	00000050 	.word	0x00000050
    2a20:	00000000 	.word	0x00000000
    2a24:	000c8000 	.word	0x000c8000
    2a28:	000c8a00 	.word	0x000c8a00
    2a2c:	50000100 	.word	0x50000100
	...
    2a38:	00000c8c 	.word	0x00000c8c
    2a3c:	00000c90 	.word	0x00000c90
    2a40:	00510001 	.word	0x00510001
    2a44:	00000000 	.word	0x00000000
    2a48:	98000000 	.word	0x98000000
    2a4c:	a400000c 	.word	0xa400000c
    2a50:	0100000c 	.word	0x0100000c
    2a54:	00005000 	.word	0x00005000
    2a58:	00000000 	.word	0x00000000
    2a5c:	0cb00000 	.word	0x0cb00000
    2a60:	0cb40000 	.word	0x0cb40000
    2a64:	00010000 	.word	0x00010000
    2a68:	00000051 	.word	0x00000051
    2a6c:	00000000 	.word	0x00000000
    2a70:	000cbc00 	.word	0x000cbc00
    2a74:	000cbe00 	.word	0x000cbe00
    2a78:	5d000100 	.word	0x5d000100
    2a7c:	00000cbe 	.word	0x00000cbe
    2a80:	00000cc2 	.word	0x00000cc2
    2a84:	047d0002 	.word	0x047d0002
    2a88:	00000cc2 	.word	0x00000cc2
    2a8c:	00000d88 	.word	0x00000d88
    2a90:	107d0002 	.word	0x107d0002
	...
    2a9c:	00000cbc 	.word	0x00000cbc
    2aa0:	00000cc4 	.word	0x00000cc4
    2aa4:	c6500001 	.word	0xc6500001
    2aa8:	8800000c 	.word	0x8800000c
    2aac:	0200000d 	.word	0x0200000d
    2ab0:	00047d00 	.word	0x00047d00
    2ab4:	00000000 	.word	0x00000000
    2ab8:	20000000 	.word	0x20000000
    2abc:	32000000 	.word	0x32000000
    2ac0:	01000000 	.word	0x01000000
    2ac4:	00005100 	.word	0x00005100
    2ac8:	00000000 	.word	0x00000000
    2acc:	00740000 	.word	0x00740000
    2ad0:	00820000 	.word	0x00820000
    2ad4:	00010000 	.word	0x00010000
    2ad8:	0000825d 	.word	0x0000825d
    2adc:	0000b200 	.word	0x0000b200
    2ae0:	7d000200 	.word	0x7d000200
    2ae4:	00000008 	.word	0x00000008
    2ae8:	00000000 	.word	0x00000000
    2aec:	00007400 	.word	0x00007400
    2af0:	00008c00 	.word	0x00008c00
    2af4:	50000100 	.word	0x50000100
	...
    2b00:	00000074 	.word	0x00000074
    2b04:	00000076 	.word	0x00000076
    2b08:	76510001 	.word	0x76510001
    2b0c:	80000000 	.word	0x80000000
    2b10:	01000000 	.word	0x01000000
    2b14:	00005300 	.word	0x00005300
    2b18:	00000000 	.word	0x00000000
    2b1c:	00900000 	.word	0x00900000
    2b20:	00920000 	.word	0x00920000
    2b24:	00010000 	.word	0x00010000
    2b28:	00009a50 	.word	0x00009a50
    2b2c:	00009c00 	.word	0x00009c00
    2b30:	50000100 	.word	0x50000100
    2b34:	0000009e 	.word	0x0000009e
    2b38:	000000b2 	.word	0x000000b2
    2b3c:	00500001 	.word	0x00500001
    2b40:	00000000 	.word	0x00000000
    2b44:	e4000000 	.word	0xe4000000
    2b48:	f6000000 	.word	0xf6000000
    2b4c:	01000000 	.word	0x01000000
    2b50:	00005100 	.word	0x00005100
    2b54:	00000000 	.word	0x00000000
    2b58:	01180000 	.word	0x01180000
    2b5c:	012a0000 	.word	0x012a0000
    2b60:	00010000 	.word	0x00010000
    2b64:	00000051 	.word	0x00000051
    2b68:	00000000 	.word	0x00000000
    2b6c:	00014c00 	.word	0x00014c00
    2b70:	00014e00 	.word	0x00014e00
    2b74:	51000100 	.word	0x51000100
	...
    2b80:	00000154 	.word	0x00000154
    2b84:	00000156 	.word	0x00000156
    2b88:	00500001 	.word	0x00500001
    2b8c:	00000000 	.word	0x00000000
    2b90:	e4000000 	.word	0xe4000000
    2b94:	f6000001 	.word	0xf6000001
    2b98:	01000001 	.word	0x01000001
    2b9c:	00005100 	.word	0x00005100
    2ba0:	00000000 	.word	0x00000000
    2ba4:	02180000 	.word	0x02180000
    2ba8:	02220000 	.word	0x02220000
    2bac:	00010000 	.word	0x00010000
    2bb0:	00000050 	.word	0x00000050
    2bb4:	00000000 	.word	0x00000000
    2bb8:	00022400 	.word	0x00022400
    2bbc:	00022800 	.word	0x00022800
    2bc0:	51000100 	.word	0x51000100
	...
    2bcc:	00000230 	.word	0x00000230
    2bd0:	0000026c 	.word	0x0000026c
    2bd4:	00500001 	.word	0x00500001
    2bd8:	00000000 	.word	0x00000000
    2bdc:	30000000 	.word	0x30000000
    2be0:	32000002 	.word	0x32000002
    2be4:	01000002 	.word	0x01000002
    2be8:	02325100 	.word	0x02325100
    2bec:	023c0000 	.word	0x023c0000
    2bf0:	00010000 	.word	0x00010000
    2bf4:	00023c53 	.word	0x00023c53
    2bf8:	00027a00 	.word	0x00027a00
    2bfc:	51000100 	.word	0x51000100
	...
    2c08:	00000240 	.word	0x00000240
    2c0c:	0000025a 	.word	0x0000025a
    2c10:	5a520001 	.word	0x5a520001
    2c14:	7a000002 	.word	0x7a000002
    2c18:	01000002 	.word	0x01000002
    2c1c:	00005c00 	.word	0x00005c00
    2c20:	00000000 	.word	0x00000000
    2c24:	02360000 	.word	0x02360000
    2c28:	025a0000 	.word	0x025a0000
    2c2c:	00010000 	.word	0x00010000
    2c30:	0000005c 	.word	0x0000005c
    2c34:	00000000 	.word	0x00000000
    2c38:	00027c00 	.word	0x00027c00
    2c3c:	00027e00 	.word	0x00027e00
    2c40:	51000100 	.word	0x51000100
	...
    2c4c:	0000028c 	.word	0x0000028c
    2c50:	000002a0 	.word	0x000002a0
    2c54:	a05d0001 	.word	0xa05d0001
    2c58:	cc000002 	.word	0xcc000002
    2c5c:	02000002 	.word	0x02000002
    2c60:	cc107d00 	.word	0xcc107d00
    2c64:	28000002 	.word	0x28000002
    2c68:	02000003 	.word	0x02000003
    2c6c:	00307d00 	.word	0x00307d00
    2c70:	00000000 	.word	0x00000000
    2c74:	8c000000 	.word	0x8c000000
    2c78:	8e000002 	.word	0x8e000002
    2c7c:	01000002 	.word	0x01000002
    2c80:	02d45000 	.word	0x02d45000
    2c84:	03280000 	.word	0x03280000
    2c88:	00020000 	.word	0x00020000
    2c8c:	0000047d 	.word	0x0000047d
    2c90:	00000000 	.word	0x00000000
    2c94:	028c0000 	.word	0x028c0000
    2c98:	02a60000 	.word	0x02a60000
    2c9c:	00010000 	.word	0x00010000
    2ca0:	0002a651 	.word	0x0002a651
    2ca4:	00032800 	.word	0x00032800
    2ca8:	56000100 	.word	0x56000100
	...
    2cb4:	00000294 	.word	0x00000294
    2cb8:	0000029a 	.word	0x0000029a
    2cbc:	aa530001 	.word	0xaa530001
    2cc0:	c2000002 	.word	0xc2000002
    2cc4:	01000002 	.word	0x01000002
    2cc8:	02c65200 	.word	0x02c65200
    2ccc:	02ce0000 	.word	0x02ce0000
    2cd0:	00010000 	.word	0x00010000
    2cd4:	00000053 	.word	0x00000053
    2cd8:	00000000 	.word	0x00000000
    2cdc:	0002e600 	.word	0x0002e600
    2ce0:	0002ee00 	.word	0x0002ee00
    2ce4:	53000100 	.word	0x53000100
	...
    2cf0:	00000328 	.word	0x00000328
    2cf4:	0000032a 	.word	0x0000032a
    2cf8:	2a5d0001 	.word	0x2a5d0001
    2cfc:	2e000003 	.word	0x2e000003
    2d00:	02000003 	.word	0x02000003
    2d04:	2e047d00 	.word	0x2e047d00
    2d08:	bc000003 	.word	0xbc000003
    2d0c:	02000003 	.word	0x02000003
    2d10:	00107d00 	.word	0x00107d00
    2d14:	00000000 	.word	0x00000000
    2d18:	28000000 	.word	0x28000000
    2d1c:	30000003 	.word	0x30000003
    2d20:	01000003 	.word	0x01000003
    2d24:	03325000 	.word	0x03325000
    2d28:	03bc0000 	.word	0x03bc0000
    2d2c:	00020000 	.word	0x00020000
    2d30:	0000047d 	.word	0x0000047d
	...
    2d3c:	000a0000 	.word	0x000a0000
    2d40:	00010000 	.word	0x00010000
    2d44:	00000a5d 	.word	0x00000a5d
    2d48:	00005400 	.word	0x00005400
    2d4c:	7d000200 	.word	0x7d000200
    2d50:	00000008 	.word	0x00000008
    2d54:	00000000 	.word	0x00000000
    2d58:	00002600 	.word	0x00002600
    2d5c:	00003800 	.word	0x00003800
    2d60:	53000100 	.word	0x53000100
	...
    2d70:	00000004 	.word	0x00000004
    2d74:	045d0001 	.word	0x045d0001
    2d78:	10000000 	.word	0x10000000
    2d7c:	02000000 	.word	0x02000000
    2d80:	10047d00 	.word	0x10047d00
    2d84:	28000000 	.word	0x28000000
    2d88:	02000000 	.word	0x02000000
    2d8c:	00087d00 	.word	0x00087d00
	...
    2d98:	0c000000 	.word	0x0c000000
    2d9c:	01000000 	.word	0x01000000
    2da0:	000c5000 	.word	0x000c5000
    2da4:	001c0000 	.word	0x001c0000
    2da8:	00010000 	.word	0x00010000
    2dac:	00000051 	.word	0x00000051
	...
    2db8:	00000c00 	.word	0x00000c00
    2dbc:	50000100 	.word	0x50000100
    2dc0:	0000000c 	.word	0x0000000c
    2dc4:	00000030 	.word	0x00000030
    2dc8:	00540001 	.word	0x00540001
	...
    2dd4:	04000000 	.word	0x04000000
    2dd8:	01000000 	.word	0x01000000
    2ddc:	00045d00 	.word	0x00045d00
    2de0:	00480000 	.word	0x00480000
    2de4:	00020000 	.word	0x00020000
    2de8:	0000107d 	.word	0x0000107d
    2dec:	00000000 	.word	0x00000000
    2df0:	00480000 	.word	0x00480000
    2df4:	004c0000 	.word	0x004c0000
    2df8:	00010000 	.word	0x00010000
    2dfc:	00004c5d 	.word	0x00004c5d
    2e00:	0000c800 	.word	0x0000c800
    2e04:	7d000200 	.word	0x7d000200
    2e08:	00000010 	.word	0x00000010
	...
    2e14:	00000800 	.word	0x00000800
    2e18:	5d000100 	.word	0x5d000100
    2e1c:	00000008 	.word	0x00000008
    2e20:	000000d0 	.word	0x000000d0
    2e24:	087d0002 	.word	0x087d0002
	...
    2e34:	00000018 	.word	0x00000018
    2e38:	18500001 	.word	0x18500001
    2e3c:	20000000 	.word	0x20000000
    2e40:	01000000 	.word	0x01000000
    2e44:	00205400 	.word	0x00205400
    2e48:	00380000 	.word	0x00380000
    2e4c:	00010000 	.word	0x00010000
    2e50:	00003850 	.word	0x00003850
    2e54:	0000d000 	.word	0x0000d000
    2e58:	54000100 	.word	0x54000100
	...
    2e68:	0000002c 	.word	0x0000002c
    2e6c:	a4510001 	.word	0xa4510001
    2e70:	b0000000 	.word	0xb0000000
    2e74:	01000000 	.word	0x01000000
    2e78:	00c45100 	.word	0x00c45100
    2e7c:	00d00000 	.word	0x00d00000
    2e80:	00010000 	.word	0x00010000
    2e84:	00000051 	.word	0x00000051
	...
    2e90:	00003800 	.word	0x00003800
    2e94:	52000100 	.word	0x52000100
    2e98:	00000038 	.word	0x00000038
    2e9c:	00000060 	.word	0x00000060
    2ea0:	605c0001 	.word	0x605c0001
    2ea4:	90000000 	.word	0x90000000
    2ea8:	01000000 	.word	0x01000000
    2eac:	00a05200 	.word	0x00a05200
    2eb0:	00d00000 	.word	0x00d00000
    2eb4:	00010000 	.word	0x00010000
    2eb8:	00000052 	.word	0x00000052
    2ebc:	00000000 	.word	0x00000000
    2ec0:	00000c00 	.word	0x00000c00
    2ec4:	00003000 	.word	0x00003000
    2ec8:	5c000100 	.word	0x5c000100
    2ecc:	000000a4 	.word	0x000000a4
    2ed0:	000000d0 	.word	0x000000d0
    2ed4:	005c0001 	.word	0x005c0001
    2ed8:	00000000 	.word	0x00000000
    2edc:	28000000 	.word	0x28000000
    2ee0:	2c000000 	.word	0x2c000000
    2ee4:	01000000 	.word	0x01000000
    2ee8:	002c5300 	.word	0x002c5300
    2eec:	00b00000 	.word	0x00b00000
    2ef0:	00010000 	.word	0x00010000
    2ef4:	0000c451 	.word	0x0000c451
    2ef8:	0000d000 	.word	0x0000d000
    2efc:	51000100 	.word	0x51000100
	...
    2f08:	00000034 	.word	0x00000034
    2f0c:	0000005c 	.word	0x0000005c
    2f10:	70530001 	.word	0x70530001
    2f14:	74000000 	.word	0x74000000
    2f18:	01000000 	.word	0x01000000
    2f1c:	00745000 	.word	0x00745000
    2f20:	00840000 	.word	0x00840000
    2f24:	00010000 	.word	0x00010000
    2f28:	00008453 	.word	0x00008453
    2f2c:	0000c800 	.word	0x0000c800
    2f30:	50000100 	.word	0x50000100
	...
    2f40:	00000008 	.word	0x00000008
    2f44:	085d0001 	.word	0x085d0001
    2f48:	9c000000 	.word	0x9c000000
    2f4c:	02000000 	.word	0x02000000
    2f50:	00147d00 	.word	0x00147d00
	...
    2f5c:	20000000 	.word	0x20000000
    2f60:	01000000 	.word	0x01000000
    2f64:	00205000 	.word	0x00205000
    2f68:	009c0000 	.word	0x009c0000
    2f6c:	00010000 	.word	0x00010000
    2f70:	00000055 	.word	0x00000055
	...
    2f7c:	00003c00 	.word	0x00003c00
    2f80:	51000100 	.word	0x51000100
    2f84:	0000003c 	.word	0x0000003c
    2f88:	0000009c 	.word	0x0000009c
    2f8c:	00580001 	.word	0x00580001
	...
    2f98:	3c000000 	.word	0x3c000000
    2f9c:	01000000 	.word	0x01000000
    2fa0:	003c5200 	.word	0x003c5200
    2fa4:	009c0000 	.word	0x009c0000
    2fa8:	00010000 	.word	0x00010000
    2fac:	00000056 	.word	0x00000056
	...
    2fb8:	00003c00 	.word	0x00003c00
    2fbc:	53000100 	.word	0x53000100
    2fc0:	0000003c 	.word	0x0000003c
    2fc4:	0000009c 	.word	0x0000009c
    2fc8:	00570001 	.word	0x00570001
	...
    2fd4:	04000000 	.word	0x04000000
    2fd8:	01000000 	.word	0x01000000
    2fdc:	00045d00 	.word	0x00045d00
    2fe0:	00100000 	.word	0x00100000
    2fe4:	00020000 	.word	0x00020000
    2fe8:	0010247d 	.word	0x0010247d
    2fec:	010c0000 	.word	0x010c0000
    2ff0:	00020000 	.word	0x00020000
    2ff4:	0000307d 	.word	0x0000307d
	...
    3000:	00240000 	.word	0x00240000
    3004:	00010000 	.word	0x00010000
    3008:	00002450 	.word	0x00002450
    300c:	0000c000 	.word	0x0000c000
    3010:	7d000200 	.word	0x7d000200
    3014:	0000c004 	.word	0x0000c004
    3018:	0000d400 	.word	0x0000d400
    301c:	91000200 	.word	0x91000200
    3020:	0000d470 	.word	0x0000d470
    3024:	0000e800 	.word	0x0000e800
    3028:	7d000200 	.word	0x7d000200
    302c:	0000e804 	.word	0x0000e804
    3030:	0000f400 	.word	0x0000f400
    3034:	91000200 	.word	0x91000200
    3038:	0000f470 	.word	0x0000f470
    303c:	00010c00 	.word	0x00010c00
    3040:	7d000200 	.word	0x7d000200
    3044:	00000004 	.word	0x00000004
	...
    3050:	00002400 	.word	0x00002400
    3054:	51000100 	.word	0x51000100
    3058:	00000024 	.word	0x00000024
    305c:	0000010c 	.word	0x0000010c
    3060:	00570001 	.word	0x00570001
    3064:	00000000 	.word	0x00000000
    3068:	44000000 	.word	0x44000000
    306c:	c0000000 	.word	0xc0000000
    3070:	01000000 	.word	0x01000000
    3074:	00d45c00 	.word	0x00d45c00
    3078:	00dc0000 	.word	0x00dc0000
    307c:	00010000 	.word	0x00010000
    3080:	0000f85c 	.word	0x0000f85c
    3084:	00010400 	.word	0x00010400
    3088:	5c000100 	.word	0x5c000100
	...

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	524f4305 	subpl	r4, pc, #335544320	; 0x14000000
  14:	2d584554 	cfldr64cs	mvdx4, [r8, #-336]
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	084d070a 	stmdaeq	sp, {r1, r3, r8, r9, sl}^
  20:	12020901 	andne	r0, r2, #16384	; 0x4000
  24:	15011404 	strne	r1, [r1, #-1028]
  28:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  2c:	1a011901 	bne	46438 <__Stack_Size+0x46038>
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	ffffffff 	undefined instruction 0xffffffff
	...
  20:	0000011e 	andeq	r0, r0, lr, lsl r1
  24:	00000120 	andeq	r0, r0, r0, lsr #2
  28:	00000126 	andeq	r0, r0, r6, lsr #2
  2c:	0000014a 	andeq	r0, r0, sl, asr #2
  30:	00000122 	andeq	r0, r0, r2, lsr #2
  34:	00000124 	andeq	r0, r0, r4, lsr #2
	...
  40:	0000011e 	andeq	r0, r0, lr, lsl r1
  44:	00000120 	andeq	r0, r0, r0, lsr #2
  48:	00000130 	andeq	r0, r0, r0, lsr r1
  4c:	0000014a 	andeq	r0, r0, sl, asr #2
  50:	00000122 	andeq	r0, r0, r2, lsr #2
  54:	00000124 	andeq	r0, r0, r4, lsr #2
	...
  60:	0000014a 	andeq	r0, r0, sl, asr #2
  64:	0000015e 	andeq	r0, r0, lr, asr r1
  68:	00000188 	andeq	r0, r0, r8, lsl #3
  6c:	0000018e 	andeq	r0, r0, lr, lsl #3
	...
  78:	0000014a 	andeq	r0, r0, sl, asr #2
  7c:	0000015e 	andeq	r0, r0, lr, asr r1
  80:	00000188 	andeq	r0, r0, r8, lsl #3
  84:	0000018e 	andeq	r0, r0, lr, lsl #3
	...
  90:	0000015e 	andeq	r0, r0, lr, asr r1
  94:	00000182 	andeq	r0, r0, r2, lsl #3
  98:	00000186 	andeq	r0, r0, r6, lsl #3
  9c:	00000188 	andeq	r0, r0, r8, lsl #3
	...
  a8:	0000015e 	andeq	r0, r0, lr, asr r1
  ac:	00000160 	andeq	r0, r0, r0, ror #2
  b0:	00000186 	andeq	r0, r0, r6, lsl #3
  b4:	00000188 	andeq	r0, r0, r8, lsl #3
  b8:	0000016a 	andeq	r0, r0, sl, ror #2
  bc:	00000182 	andeq	r0, r0, r2, lsl #3
	...
  c8:	00000078 	andeq	r0, r0, r8, ror r0
  cc:	0000007a 	andeq	r0, r0, sl, ror r0
  d0:	0000007c 	andeq	r0, r0, ip, ror r0
  d4:	0000007e 	andeq	r0, r0, lr, ror r0
	...
  e0:	00000078 	andeq	r0, r0, r8, ror r0
  e4:	0000007a 	andeq	r0, r0, sl, ror r0
  e8:	0000007c 	andeq	r0, r0, ip, ror r0
  ec:	0000007e 	andeq	r0, r0, lr, ror r0
	...
  f8:	0000030e 	andeq	r0, r0, lr, lsl #6
  fc:	00000310 	andeq	r0, r0, r0, lsl r3
 100:	00000320 	andeq	r0, r0, r0, lsr #6
 104:	0000034a 	andeq	r0, r0, sl, asr #6
 108:	00000312 	andeq	r0, r0, r2, lsl r3
 10c:	0000031a 	andeq	r0, r0, sl, lsl r3
	...
 118:	0000030e 	andeq	r0, r0, lr, lsl #6
 11c:	00000310 	andeq	r0, r0, r0, lsl r3
 120:	00000320 	andeq	r0, r0, r0, lsr #6
 124:	0000034a 	andeq	r0, r0, sl, asr #6
 128:	00000312 	andeq	r0, r0, r2, lsl r3
 12c:	0000031a 	andeq	r0, r0, sl, lsl r3
	...
 138:	0000034a 	andeq	r0, r0, sl, asr #6
 13c:	0000034c 	andeq	r0, r0, ip, asr #6
 140:	0000034e 	andeq	r0, r0, lr, asr #6
 144:	00000360 	andeq	r0, r0, r0, ror #6
	...
 150:	00000364 	andeq	r0, r0, r4, ror #6
 154:	00000366 	andeq	r0, r0, r6, ror #6
 158:	00000376 	andeq	r0, r0, r6, ror r3
 15c:	000003a6 	andeq	r0, r0, r6, lsr #7
 160:	0000036a 	andeq	r0, r0, sl, ror #6
 164:	00000372 	andeq	r0, r0, r2, ror r3
	...
 170:	00000364 	andeq	r0, r0, r4, ror #6
 174:	00000366 	andeq	r0, r0, r6, ror #6
 178:	00000376 	andeq	r0, r0, r6, ror r3
 17c:	000003a6 	andeq	r0, r0, r6, lsr #7
 180:	0000036a 	andeq	r0, r0, sl, ror #6
 184:	00000372 	andeq	r0, r0, r2, ror r3
	...
 190:	000003a6 	andeq	r0, r0, r6, lsr #7
 194:	000003a8 	andeq	r0, r0, r8, lsr #7
 198:	000003aa 	andeq	r0, r0, sl, lsr #7
 19c:	000003c2 	andeq	r0, r0, r2, asr #7
	...
 1a8:	00000404 	andeq	r0, r0, r4, lsl #8
 1ac:	00000406 	andeq	r0, r0, r6, lsl #8
 1b0:	00000408 	andeq	r0, r0, r8, lsl #8
 1b4:	0000041a 	andeq	r0, r0, sl, lsl r4
	...
 1c0:	00000454 	andeq	r0, r0, r4, asr r4
 1c4:	00000456 	andeq	r0, r0, r6, asr r4
 1c8:	00000458 	andeq	r0, r0, r8, asr r4
 1cc:	0000046e 	andeq	r0, r0, lr, ror #8
	...
 1d8:	000004c6 	andeq	r0, r0, r6, asr #9
 1dc:	000004c8 	andeq	r0, r0, r8, asr #9
 1e0:	000004cc 	andeq	r0, r0, ip, asr #9
 1e4:	000004de 	ldrdeq	r0, [r0], -lr
	...
 1f0:	00000566 	andeq	r0, r0, r6, ror #10
 1f4:	00000568 	andeq	r0, r0, r8, ror #10
 1f8:	0000056c 	andeq	r0, r0, ip, ror #10
 1fc:	00000582 	andeq	r0, r0, r2, lsl #11
	...
 208:	0000001c 	andeq	r0, r0, ip, lsl r0
 20c:	00000024 	andeq	r0, r0, r4, lsr #32
 210:	00000070 	andeq	r0, r0, r0, ror r0
 214:	0000010c 	andeq	r0, r0, ip, lsl #2
 218:	00000044 	andeq	r0, r0, r4, asr #32
 21c:	00000058 	andeq	r0, r0, r8, asr r0
	...
 228:	ffffffff 	undefined instruction 0xffffffff
	...
