{
  "design": {
    "design_info": {
      "boundary_crc": "0x2114135371EB8686",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../ANC_LMS_NexysA7.gen/sources_1/bd/ANC_PROJ_BD",
      "name": "ANC_PROJ_BD",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2021.2"
    },
    "design_tree": {
      "pwm_modulator_wrap_0": "",
      "i2s_receiver_0": ""
    },
    "interface_ports": {
      "s_axi_ctrl_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "16"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "0"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "0"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "s_axi_ctrl_0",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x0000FFFF",
          "width": "16"
        }
      }
    },
    "ports": {
      "JD10": {
        "direction": "O"
      },
      "m_axis_aud_aclk_0": {
        "type": "clk",
        "direction": "I"
      },
      "s_axi_ctrl_aresetn_0": {
        "type": "rst",
        "direction": "I"
      },
      "s_axi_ctrl_aclk_0": {
        "type": "clk",
        "direction": "I"
      },
      "aud_mrst_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "aud_mclk_0": {
        "type": "clk",
        "direction": "I"
      },
      "sdata_0_in_0": {
        "direction": "I"
      },
      "m_axis_aud_aresetn_0": {
        "type": "rst",
        "direction": "I"
      }
    },
    "components": {
      "pwm_modulator_wrap_0": {
        "vlnv": "xilinx.com:module_ref:pwm_modulator_wrap:1.0",
        "xci_name": "ANC_PROJ_BD_pwm_modulator_wrap_0_0",
        "xci_path": "ip\\ANC_PROJ_BD_pwm_modulator_wrap_0_0\\ANC_PROJ_BD_pwm_modulator_wrap_0_0.xci",
        "inst_hier_path": "pwm_modulator_wrap_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "pwm_modulator_wrap",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis_aud": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "3",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TID": {
                "physical_name": "m_axis_aud_tid",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "TDATA": {
                "physical_name": "m_axis_aud_tdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "m_axis_aud_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "m_axis_aud_tready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "m_axis_aud_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axis_aud",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "m_axis_aud_aresetn",
                "value_src": "constant"
              }
            }
          },
          "m_axis_aud_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "pwm_out": {
            "direction": "O"
          }
        }
      },
      "i2s_receiver_0": {
        "vlnv": "xilinx.com:ip:i2s_receiver:1.0",
        "xci_name": "ANC_PROJ_BD_i2s_receiver_0_0",
        "xci_path": "ip\\ANC_PROJ_BD_i2s_receiver_0_0\\ANC_PROJ_BD_i2s_receiver_0_0.xci",
        "inst_hier_path": "i2s_receiver_0",
        "parameters": {
          "C_32BIT_LR": {
            "value": "1"
          },
          "C_DEPTH": {
            "value": "64"
          }
        }
      }
    },
    "interface_nets": {
      "i2s_receiver_0_m_axis_aud": {
        "interface_ports": [
          "i2s_receiver_0/m_axis_aud",
          "pwm_modulator_wrap_0/m_axis_aud"
        ]
      },
      "s_axi_ctrl_0_1": {
        "interface_ports": [
          "s_axi_ctrl_0",
          "i2s_receiver_0/s_axi_ctrl"
        ]
      }
    },
    "nets": {
      "aud_mclk_0_1": {
        "ports": [
          "aud_mclk_0",
          "i2s_receiver_0/aud_mclk"
        ]
      },
      "aud_mrst_0_1": {
        "ports": [
          "aud_mrst_0",
          "i2s_receiver_0/aud_mrst"
        ]
      },
      "m_axis_aud_aclk_0_1": {
        "ports": [
          "m_axis_aud_aclk_0",
          "i2s_receiver_0/m_axis_aud_aclk"
        ]
      },
      "m_axis_aud_aresetn_0_1": {
        "ports": [
          "m_axis_aud_aresetn_0",
          "i2s_receiver_0/m_axis_aud_aresetn"
        ]
      },
      "pwm_modulator_wrap_0_pwm_out": {
        "ports": [
          "pwm_modulator_wrap_0/pwm_out",
          "JD10"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "s_axi_ctrl_aclk_0_1": {
        "ports": [
          "s_axi_ctrl_aclk_0",
          "i2s_receiver_0/s_axi_ctrl_aclk"
        ]
      },
      "s_axi_ctrl_aresetn_0_1": {
        "ports": [
          "s_axi_ctrl_aresetn_0",
          "i2s_receiver_0/s_axi_ctrl_aresetn"
        ]
      },
      "sdata_0_in_0_1": {
        "ports": [
          "sdata_0_in_0",
          "i2s_receiver_0/sdata_0_in"
        ]
      }
    },
    "comments": {
      "/": {
        "comment_0": "MIC SEL = 0\nMicrophone active on '0'"
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "s_axi_ctrl_0": {
            "range": "64K",
            "width": "16"
          }
        }
      }
    }
  }
}