{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 15 20:02:49 2023 " "Info: Processing started: Tue Aug 15 20:02:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tflipflopsynposedge -c tflipflopsynposedge " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tflipflopsynposedge -c tflipflopsynposedge" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../problem1/tflipflopsynposedge.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../problem1/tflipflopsynposedge.v" { { "Info" "ISGN_ENTITY_NAME" "1 tflipflopsynposedge " "Info: Found entity 1: tflipflopsynposedge" {  } { { "../../../../problem1/tflipflopsynposedge.v" "" { Text "F:/problem1/tflipflopsynposedge.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Q1 tflipflopsynposedge.v(1) " "Error (10161): Verilog HDL error at tflipflopsynposedge.v(1): object \"Q1\" is not declared" {  } { { "../../../../problem1/tflipflopsynposedge.v" "" { Text "F:/problem1/tflipflopsynposedge.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Q1 tflipflopsynposedge.v(16) " "Error (10161): Verilog HDL error at tflipflopsynposedge.v(16): object \"Q1\" is not declared" {  } { { "../../../../problem1/tflipflopsynposedge.v" "" { Text "F:/problem1/tflipflopsynposedge.v" 16 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Q1 tflipflopsynposedge.v(19) " "Error (10161): Verilog HDL error at tflipflopsynposedge.v(19): object \"Q1\" is not declared" {  } { { "../../../../problem1/tflipflopsynposedge.v" "" { Text "F:/problem1/tflipflopsynposedge.v" 19 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Q1 tflipflopsynposedge.v(20) " "Error (10161): Verilog HDL error at tflipflopsynposedge.v(20): object \"Q1\" is not declared" {  } { { "../../../../problem1/tflipflopsynposedge.v" "" { Text "F:/problem1/tflipflopsynposedge.v" 20 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Error: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Error" "EQEXE_END_BANNER_TIME" "Tue Aug 15 20:02:50 2023 " "Error: Processing ended: Tue Aug 15 20:02:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
