<root><simulation><result_generated_time />2023-05-12 16:20:46<layer><layer_spec />{'B': 1, 'K': 128, 'C': 128, 'OY': 28, 'OX': 28, 'IY': 57, 'IX': 57, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />115605504<total_data_size_element />{'W': 147456, 'I': 415872, 'O': 100352}<total_data_reuse />{'W': 784, 'I': 277.98337950138506, 'O': 1152}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />110/120</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />40320</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [256, 1, 1], 'I': [64, 1, 1], 'O': [64, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 4)]], [[('C', 2), ('K', 16)], [('C', 8)]], [], []]<I />[[[('K', 16)], []], [[('C', 2)], [('OY', 4), ('C', 8)]], [], []]<O />[[[('C', 2)], [('C', 8)]], [[('K', 16)], [('OY', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 4), ('FY', 3), ('OY', 7)], [('K', 8), ('FX', 3), ('OX', 7), ('C', 8)], []]<I />[[('OX', 4), ('FY', 3), ('OY', 7), ('K', 8)], [('FX', 3), ('OX', 7), ('C', 8)], []]<O />[[('OX', 4), ('FY', 3)], [('OY', 7), ('K', 8), ('FX', 3), ('OX', 7), ('C', 8)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [4.0, 28, 7, 1], 'I': [16.0, 17.37, 1.0, 1.0], 'O': [16.0, 3, 24, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, True, False, False]<used_mem_size_bit />{'W': [24, 1179648, 1179648], 'I': [480, 3326976, 3326976], 'O': [32, 802816, 802816], 'O_partial': [32, 802816, 0], 'O_final': [0, 0, 802816]}<actual_mem_utilization_individual />{'W': [0.05, 0.04, 0.0], 'I': [0.94, 0.1, 0.0], 'O': [0.06, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.05, 0.16, 0.0], 'I': [0.94, 0.16, 0.0], 'O': [0.06, 0.16, 0.0]}<effective_mem_size_bit />{'W': [24, 147456, 1179648], 'I': [480, 415872, 3326976], 'O': [32, 802816, 802816], 'O_partial': [32, 802816, 0], 'O_final': [0, 0, 802816]}<total_unit_count />{'W': [1024, 256, 1, 1], 'I': [1024, 64, 1, 1], 'O': [1024, 64, 1, 1]}<unique_unit_count />{'W': [256, 256, 1, 1], 'I': [64, 64, 1, 1], 'O': [64, 64, 1, 1]}<duplicate_unit_count />{'W': [4.0, 1.0, 1.0, 1.0], 'I': [16.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[7225344, 1032192], [1032192, 147456], [147456, 0]]<I />[[7225344, 415872], [415872, 415872], [415872, 0]]<O />[[(7124992, 7225344), (2408448, 2308096)], [(2308096, 2408448), (100352, 0)], [(0, 100352), (0, 0)]]<O_partial />[[(7124992, 7225344), (2408448, 2308096)], [(2308096, 2408448), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (100352, 0)], [(0, 100352), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[903168, 129024], [16128, 2304], [576, 0]]<I />[[903168, 51984], [6498, 6498], [1624, 0]]<O />[[(890624, 903168), (301056, 288512)], [(36064, 37632), (1568, 0)], [(0, 392), (0, 0)]]<O_partial />[([890624, 903168], [301056, 288512]), ([36064, 37632], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [1568, 0]), ([0, 392], [0, 0])]</mem_access_count_word><mac_count><active />115605504<idle />0</mac_count></basic_info><energy><total_energy />252729250.4<mem_energy_breakdown><W />[350.5, 1912.0, 767.1]<I />[322.4, 1287.8, 2163.6]<O />[834.9, 7458.2, 522.1]</mem_energy_breakdown><MAC_energy><active_MAC />252713631.7<idle_MAC />0.0<total />252713631.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.9276<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.9276<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />121710<latency_cycle_without_data_loading />112896<ideal_computing_cycle />112896<data_loading><load_cycle_total />8814<load_cycle_individual />{'W': [12, 2304, 0], 'I': [60, 6498, 0]}<load_cycle_combined />{'W': 2304, 'I': 6498}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-112895], [-112812, -96696], [-112896, -112896]], 'I': [[-112895], [-12692, -4008], [-112896, -112896]], 'O': [[-112896], [-112896, -75264], [-111328, -112504]]}<mem_stall_cycle_shared />{'W': [[-112895], [-112812, 0], [0, 0]], 'I': [[-112895], [-12692, 0], [0, 0]], 'O': [[-112896], [-112896, -75264], [-111328, -112504]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [24, 1179648, 1179648], 'I': [480, 3326976, 3326976], 'O': [32, 802816, 802816], 'O_partial': [32, 802816, 0], 'O_final': [0, 0, 802816]}<data_size_each_level_total />{'W': [6144, 1179648, 1179648], 'I': [30720, 3326976, 3326976], 'O': [2048, 802816, 802816]}<loop_cycles_each_level />{'W': [84, 112896, 112896], 'I': [672, 112896, 112896], 'O': [12, 112896, 112896]}<top_ir_loop_size />{'W': [7, 1, 1], 'I': [8, 1, 1], 'O': [3, 8, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.3], [73.1, 10.4], [10.4, 10.4]], 'I': [[8.0, 0.7], [45.7, 29.5], [29.5, 29.5]], 'O': [[8.0, 2.7], [170.7, 7.1], [7.1, 7.1]]}<req_inst_mem_bw />{'W': [[8.0, 2.0], [512.0, 10.4], [10.4, 10.4]], 'I': [[8.0, 5.7], [365.7, 29.5], [29.5, 29.5]], 'O': [[8.0, 8.0], [512.0, 56.9], [56.9, 7.1]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.3], [73.1, 10.4], [10.4, 0]], 'I': [[8.0, 5.7], [365.7, 29.5], [29.5, 0]], 'O': [[8.0, 2.7], [170.7, 7.1], [7.1, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.3], [616.6, 210.6], [39.9, 7.1]], 'I': [[8.0, 5.7], [616.6, 210.6], [39.9, 7.1]], 'O': [[8.0, 2.7], [616.6, 210.6], [39.9, 7.1]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 112896], [84, 84, 1344], [112896, 112896, 1]], 'I': [[1, 1, 112896], [84, 672, 168], [112896, 112896, 1]], 'O': [[1, 1, 112896], [12, 12, 9408], [112896, 112896, 1]]}<trans_time_real />{'W': [[0, 1, 112896], [[0, 84, 1344], [12, 84, 1344]], [[2304, 112896, 1], [576, 112896, 1]]], 'I': [[0, 1, 112896], [[8, 672, 168], [60, 672, 168]], [[6498, 112896, 1], [1624, 112896, 1]]], 'O': [[0, 1, 112896], [[0, 12, 9408], [4, 12, 9408]], [[1568, 112896, 1], [392, 112896, 1]]]}<single_stall_cycle />{'W': [[-1], [-84, -72], [-110592, -112320]], 'I': [[-1], [-76, -24], [-106398, -111272]], 'O': [[-1], [-12, -8], [-111328, -112504]]}<single_stall_count />{'W': [112895, 1343, 0], 'I': [112895, 167, 0], 'O': [112896, 9408, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [16116, 0], 'I': [10020, 0], 'O': [37632, 1568]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [1568, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-49128, -112896], [-75264, -111328]], 1: [[-112896, -112896], [-111328, -112896]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.6<mem_area_percentage />100.0 %</area></results><elapsed_time_second />7</simulation></root>