<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Mem32x8Bank.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Mem32xBank.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Mem32xBank.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Mem32xBank.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Mem32xBank.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Mem32xBank.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Mem32xBank.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Mem32xBank.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Mem32xBank.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mem32xBank.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Mem32xBank.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Mem32xBank.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="Mem32xBank.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Mem32xBank.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Mem32xBank_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Mem32xBank_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Mem32xBank_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Mem32xBank_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Mem32xBank_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Mem32xBank_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Mem32xBank_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Mem32xBank_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Mem32xBank_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mem32xBank_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Mem32xBank_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1513208503" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1513208503">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513208506" xil_pn:in_ck="3381957313225625220" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3282186929633157216" xil_pn:start_ts="1513208503">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Mem32xBank.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1513208506" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7621040894981309936" xil_pn:start_ts="1513208506">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513208506" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1513208506">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513208506" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7152688599261302818" xil_pn:start_ts="1513208506">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513208506" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1513208506">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513208506" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1381720416971103706" xil_pn:start_ts="1513208506">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513208527" xil_pn:in_ck="3381957313225628650" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-1705625811439840134" xil_pn:start_ts="1513208506">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Mem32xBank.jhd"/>
      <outfile xil_pn:name="Mem32xBank.lso"/>
      <outfile xil_pn:name="Mem32xBank.ngc"/>
      <outfile xil_pn:name="Mem32xBank.ngr"/>
      <outfile xil_pn:name="Mem32xBank.prj"/>
      <outfile xil_pn:name="Mem32xBank.stx"/>
      <outfile xil_pn:name="Mem32xBank.syr"/>
      <outfile xil_pn:name="Mem32xBank.xst"/>
      <outfile xil_pn:name="Mem32xBank_vhdl.prj"/>
      <outfile xil_pn:name="Mem32xBank_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1513208529" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8766165957707334842" xil_pn:start_ts="1513208529">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513208540" xil_pn:in_ck="3381957313225619902" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7242200586935820829" xil_pn:start_ts="1513208529">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Mem32xBank.bld"/>
      <outfile xil_pn:name="Mem32xBank.ngd"/>
      <outfile xil_pn:name="Mem32xBank_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1513208557" xil_pn:in_ck="3381957313225619903" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1513208540">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Mem32xBank.pcf"/>
      <outfile xil_pn:name="Mem32xBank_map.map"/>
      <outfile xil_pn:name="Mem32xBank_map.mrp"/>
      <outfile xil_pn:name="Mem32xBank_map.ncd"/>
      <outfile xil_pn:name="Mem32xBank_map.ngm"/>
      <outfile xil_pn:name="Mem32xBank_map.xrpt"/>
      <outfile xil_pn:name="Mem32xBank_summary.xml"/>
      <outfile xil_pn:name="Mem32xBank_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
