{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 18 02:08:38 2013 " "Info: Processing started: Wed Dec 18 02:08:38 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ALU/ALU.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../ALU/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-functions " "Info: Found design unit 1: alu-functions" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addOne.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file addOne.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addOne-behav " "Info: Found design unit 1: addOne-behav" {  } { { "addOne.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/addOne.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 addOne " "Info: Found entity 1: addOne" {  } { { "addOne.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/addOne.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_splitter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clock_splitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_splitter-behav " "Info: Found design unit 1: clock_splitter-behav" {  } { { "clock_splitter.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/clock_splitter.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clock_splitter " "Info: Found entity 1: clock_splitter" {  } { { "clock_splitter.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/clock_splitter.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock1hz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clock1hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock1Hz-behav " "Info: Found design unit 1: Clock1Hz-behav" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/clock1hz.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Clock1Hz " "Info: Found entity 1: Clock1Hz" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/clock1hz.vhd" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-functions " "Info: Found design unit 1: controller-functions" {  } { { "controller.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/controller.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/controller.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-behav " "Info: Found design unit 1: decoder-behav" {  } { { "decoder.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/decoder.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Info: Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/decoder.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behav " "Info: Found design unit 1: PC-behav" {  } { { "PC.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/PC.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/PC.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Info: Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/RAM.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Info: Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/RAM.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/ROM.vhd " "Warning: Can't analyze file -- file C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/ROM.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_ext.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sign_ext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_ext-behav " "Info: Found design unit 1: sign_ext-behav" {  } { { "sign_ext.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/sign_ext.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sign_ext " "Info: Found entity 1: sign_ext" {  } { { "sign_ext.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/sign_ext.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Info: Found entity 1: processor" {  } { { "processor.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ROM/ROM_2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../ROM/ROM_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_2-SYN " "Info: Found design unit 1: rom_2-SYN" {  } { { "../ROM/ROM_2.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ROM/ROM_2.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ROM_2 " "Info: Found entity 1: ROM_2" {  } { { "../ROM/ROM_2.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ROM/ROM_2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ROM/lpm_rom0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../ROM/lpm_rom0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom0-SYN " "Info: Found design unit 1: lpm_rom0-SYN" {  } { { "../ROM/lpm_rom0.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ROM/lpm_rom0.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Info: Found entity 1: lpm_rom0" {  } { { "../ROM/lpm_rom0.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ROM/lpm_rom0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Info: Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_splitter clock_splitter:inst2 " "Info: Elaborating entity \"clock_splitter\" for hierarchy \"clock_splitter:inst2\"" {  } { { "processor.bdf" "inst2" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 80 248 360 176 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst15 " "Info: Elaborating entity \"alu\" for hierarchy \"alu:inst15\"" {  } { { "processor.bdf" "inst15" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 104 2288 2464 264 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aluFlag ALU.vhd(27) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(27): signal \"aluFlag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s ALU.vhd(30) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(30): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t ALU.vhd(31) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(31): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opCode ALU.vhd(33) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(33): signal \"opCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aluCode ALU.vhd(35) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(35): signal \"aluCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s ALU.vhd(37) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(37): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t ALU.vhd(37) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(37): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s ALU.vhd(39) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(39): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t ALU.vhd(39) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(39): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedS ALU.vhd(41) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(41): signal \"signedS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedT ALU.vhd(41) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(41): signal \"signedT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy ALU.vhd(42) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(42): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy ALU.vhd(44) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(44): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s ALU.vhd(44) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(44): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t ALU.vhd(44) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(44): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy ALU.vhd(46) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(46): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s ALU.vhd(46) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(46): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t ALU.vhd(46) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(46): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedS ALU.vhd(50) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(50): signal \"signedS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedT ALU.vhd(50) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(50): signal \"signedT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy ALU.vhd(51) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(51): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy ALU.vhd(53) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(53): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s ALU.vhd(53) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(53): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t ALU.vhd(53) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(53): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy ALU.vhd(55) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(55): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s ALU.vhd(55) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(55): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t ALU.vhd(55) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(55): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s ALU.vhd(59) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(59): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t ALU.vhd(59) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(59): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s ALU.vhd(61) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(61): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t ALU.vhd(61) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(61): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s ALU.vhd(62) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(62): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedS ALU.vhd(65) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(65): signal \"signedS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedT ALU.vhd(65) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(65): signal \"signedT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedS ALU.vhd(67) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(67): signal \"signedS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedT ALU.vhd(67) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(67): signal \"signedT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s ALU.vhd(72) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(72): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate ALU.vhd(72) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(72): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy ALU.vhd(73) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(73): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy ALU.vhd(75) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(75): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s ALU.vhd(75) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(75): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate ALU.vhd(75) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(75): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy ALU.vhd(77) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(77): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s ALU.vhd(77) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(77): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate ALU.vhd(77) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(77): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s ALU.vhd(81) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(81): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate ALU.vhd(81) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(81): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy ALU.vhd(82) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(82): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy ALU.vhd(84) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(84): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s ALU.vhd(84) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(84): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate ALU.vhd(84) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(84): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy ALU.vhd(86) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(86): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s ALU.vhd(86) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(86): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate ALU.vhd(86) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(86): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedS ALU.vhd(90) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(90): signal \"signedS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate ALU.vhd(90) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(90): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy ALU.vhd(91) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(91): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy ALU.vhd(93) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(93): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s ALU.vhd(93) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(93): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate ALU.vhd(93) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(93): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy ALU.vhd(95) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(95): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s ALU.vhd(95) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(95): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate ALU.vhd(95) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(95): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedS ALU.vhd(99) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(99): signal \"signedS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate ALU.vhd(99) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(99): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy ALU.vhd(100) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(100): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy ALU.vhd(102) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(102): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s ALU.vhd(102) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(102): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate ALU.vhd(102) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(102): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy ALU.vhd(104) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(104): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s ALU.vhd(104) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(104): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate ALU.vhd(104) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(104): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "overflow ALU.vhd(24) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(24): inferring latch(es) for signal or variable \"overflow\", which holds its previous value in one or more paths through the process" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "signedS ALU.vhd(24) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(24): inferring latch(es) for signal or variable \"signedS\", which holds its previous value in one or more paths through the process" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "signedT ALU.vhd(24) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(24): inferring latch(es) for signal or variable \"signedT\", which holds its previous value in one or more paths through the process" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d ALU.vhd(24) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(24): inferring latch(es) for signal or variable \"d\", which holds its previous value in one or more paths through the process" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dCopy ALU.vhd(24) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(24): inferring latch(es) for signal or variable \"dCopy\", which holds its previous value in one or more paths through the process" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dCopy\[0\] ALU.vhd(24) " "Info (10041): Inferred latch for \"dCopy\[0\]\" at ALU.vhd(24)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dCopy\[1\] ALU.vhd(24) " "Info (10041): Inferred latch for \"dCopy\[1\]\" at ALU.vhd(24)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dCopy\[2\] ALU.vhd(24) " "Info (10041): Inferred latch for \"dCopy\[2\]\" at ALU.vhd(24)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dCopy\[3\] ALU.vhd(24) " "Info (10041): Inferred latch for \"dCopy\[3\]\" at ALU.vhd(24)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dCopy\[4\] ALU.vhd(24) " "Info (10041): Inferred latch for \"dCopy\[4\]\" at ALU.vhd(24)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dCopy\[5\] ALU.vhd(24) " "Info (10041): Inferred latch for \"dCopy\[5\]\" at ALU.vhd(24)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dCopy\[6\] ALU.vhd(24) " "Info (10041): Inferred latch for \"dCopy\[6\]\" at ALU.vhd(24)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dCopy\[7\] ALU.vhd(24) " "Info (10041): Inferred latch for \"dCopy\[7\]\" at ALU.vhd(24)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[0\] ALU.vhd(24) " "Info (10041): Inferred latch for \"d\[0\]\" at ALU.vhd(24)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[1\] ALU.vhd(24) " "Info (10041): Inferred latch for \"d\[1\]\" at ALU.vhd(24)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[2\] ALU.vhd(24) " "Info (10041): Inferred latch for \"d\[2\]\" at ALU.vhd(24)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[3\] ALU.vhd(24) " "Info (10041): Inferred latch for \"d\[3\]\" at ALU.vhd(24)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[4\] ALU.vhd(24) " "Info (10041): Inferred latch for \"d\[4\]\" at ALU.vhd(24)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[5\] ALU.vhd(24) " "Info (10041): Inferred latch for \"d\[5\]\" at ALU.vhd(24)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[6\] ALU.vhd(24) " "Info (10041): Inferred latch for \"d\[6\]\" at ALU.vhd(24)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[7\] ALU.vhd(24) " "Info (10041): Inferred latch for \"d\[7\]\" at ALU.vhd(24)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedT\[0\] ALU.vhd(24) " "Info (10041): Inferred latch for \"signedT\[0\]\" at ALU.vhd(24)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedT\[1\] ALU.vhd(24) " "Info (10041): Inferred latch for \"signedT\[1\]\" at ALU.vhd(24)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedT\[2\] ALU.vhd(24) " "Info (10041): Inferred latch for \"signedT\[2\]\" at ALU.vhd(24)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedT\[3\] ALU.vhd(24) " "Info (10041): Inferred latch for \"signedT\[3\]\" at ALU.vhd(24)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedT\[4\] ALU.vhd(24) " "Info (10041): Inferred latch for \"signedT\[4\]\" at ALU.vhd(24)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedT\[5\] ALU.vhd(24) " "Info (10041): Inferred latch for \"signedT\[5\]\" at ALU.vhd(24)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedT\[6\] ALU.vhd(24) " "Info (10041): Inferred latch for \"signedT\[6\]\" at ALU.vhd(24)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedT\[7\] ALU.vhd(24) " "Info (10041): Inferred latch for \"signedT\[7\]\" at ALU.vhd(24)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedS\[0\] ALU.vhd(24) " "Info (10041): Inferred latch for \"signedS\[0\]\" at ALU.vhd(24)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedS\[1\] ALU.vhd(24) " "Info (10041): Inferred latch for \"signedS\[1\]\" at ALU.vhd(24)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedS\[2\] ALU.vhd(24) " "Info (10041): Inferred latch for \"signedS\[2\]\" at ALU.vhd(24)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedS\[3\] ALU.vhd(24) " "Info (10041): Inferred latch for \"signedS\[3\]\" at ALU.vhd(24)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedS\[4\] ALU.vhd(24) " "Info (10041): Inferred latch for \"signedS\[4\]\" at ALU.vhd(24)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedS\[5\] ALU.vhd(24) " "Info (10041): Inferred latch for \"signedS\[5\]\" at ALU.vhd(24)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedS\[6\] ALU.vhd(24) " "Info (10041): Inferred latch for \"signedS\[6\]\" at ALU.vhd(24)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedS\[7\] ALU.vhd(24) " "Info (10041): Inferred latch for \"signedS\[7\]\" at ALU.vhd(24)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow ALU.vhd(24) " "Info (10041): Inferred latch for \"overflow\" at ALU.vhd(24)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst12 " "Info: Elaborating entity \"controller\" for hierarchy \"controller:inst12\"" {  } { { "processor.bdf" "inst12" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { -112 1504 1704 48 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst11 " "Info: Elaborating entity \"decoder\" for hierarchy \"decoder:inst11\"" {  } { { "processor.bdf" "inst11" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 80 1160 1368 240 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom0 lpm_rom0:inst10 " "Info: Elaborating entity \"lpm_rom0\" for hierarchy \"lpm_rom0:inst10\"" {  } { { "processor.bdf" "inst10" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 80 944 1104 144 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom lpm_rom0:inst10\|lpm_rom:lpm_rom_component " "Info: Elaborating entity \"lpm_rom\" for hierarchy \"lpm_rom0:inst10\|lpm_rom:lpm_rom_component\"" {  } { { "../ROM/lpm_rom0.vhd" "lpm_rom_component" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ROM/lpm_rom0.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom0:inst10\|lpm_rom:lpm_rom_component " "Info: Elaborated megafunction instantiation \"lpm_rom0:inst10\|lpm_rom:lpm_rom_component\"" {  } { { "../ROM/lpm_rom0.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ROM/lpm_rom0.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom0:inst10\|lpm_rom:lpm_rom_component " "Info: Instantiated megafunction \"lpm_rom0:inst10\|lpm_rom:lpm_rom_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family FLEX10K " "Info: Parameter \"intended_device_family\" = \"FLEX10K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_address_control UNREGISTERED " "Info: Parameter \"lpm_address_control\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file ../Assembler/ProcessorAssembler/bin/Debug/output.mif " "Info: Parameter \"lpm_file\" = \"../Assembler/ProcessorAssembler/bin/Debug/output.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Info: Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ROM " "Info: Parameter \"lpm_type\" = \"LPM_ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 8 " "Info: Parameter \"lpm_widthad\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../ROM/lpm_rom0.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ROM/lpm_rom0.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom " "Info: Elaborating entity \"altrom\" for hierarchy \"lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "14 256 14 10 " "Warning: 14 out of 256 addresses are reinitialized. The latest initialized data will replace the existing data. There are 14 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Warning: Memory Initialization File address 0 is reinitialized" {  } { { "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Assembler/ProcessorAssembler/bin/Debug/output.mif" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Assembler/ProcessorAssembler/bin/Debug/output.mif" 9 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Warning: Memory Initialization File address 1 is reinitialized" {  } { { "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Assembler/ProcessorAssembler/bin/Debug/output.mif" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Assembler/ProcessorAssembler/bin/Debug/output.mif" 10 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Warning: Memory Initialization File address 2 is reinitialized" {  } { { "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Assembler/ProcessorAssembler/bin/Debug/output.mif" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Assembler/ProcessorAssembler/bin/Debug/output.mif" 11 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Warning: Memory Initialization File address 3 is reinitialized" {  } { { "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Assembler/ProcessorAssembler/bin/Debug/output.mif" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Assembler/ProcessorAssembler/bin/Debug/output.mif" 12 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Warning: Memory Initialization File address 4 is reinitialized" {  } { { "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Assembler/ProcessorAssembler/bin/Debug/output.mif" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Assembler/ProcessorAssembler/bin/Debug/output.mif" 13 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "5 " "Warning: Memory Initialization File address 5 is reinitialized" {  } { { "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Assembler/ProcessorAssembler/bin/Debug/output.mif" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Assembler/ProcessorAssembler/bin/Debug/output.mif" 14 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "6 " "Warning: Memory Initialization File address 6 is reinitialized" {  } { { "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Assembler/ProcessorAssembler/bin/Debug/output.mif" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Assembler/ProcessorAssembler/bin/Debug/output.mif" 15 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7 " "Warning: Memory Initialization File address 7 is reinitialized" {  } { { "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Assembler/ProcessorAssembler/bin/Debug/output.mif" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Assembler/ProcessorAssembler/bin/Debug/output.mif" 16 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "8 " "Warning: Memory Initialization File address 8 is reinitialized" {  } { { "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Assembler/ProcessorAssembler/bin/Debug/output.mif" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Assembler/ProcessorAssembler/bin/Debug/output.mif" 17 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "9 " "Warning: Memory Initialization File address 9 is reinitialized" {  } { { "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Assembler/ProcessorAssembler/bin/Debug/output.mif" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Assembler/ProcessorAssembler/bin/Debug/output.mif" 18 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1}  } { { "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Assembler/ProcessorAssembler/bin/Debug/output.mif" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Assembler/ProcessorAssembler/bin/Debug/output.mif" 1 -1 0 } }  } 0 0 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom lpm_rom0:inst10\|lpm_rom:lpm_rom_component " "Info: Elaborated megafunction instantiation \"lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\", which is child of megafunction instantiation \"lpm_rom0:inst10\|lpm_rom:lpm_rom_component\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "../ROM/lpm_rom0.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ROM/lpm_rom0.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst3 " "Info: Elaborating entity \"PC\" for hierarchy \"PC:inst3\"" {  } { { "processor.bdf" "inst3" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 80 640 800 208 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addOne addOne:inst6 " "Info: Elaborating entity \"addOne\" for hierarchy \"addOne:inst6\"" {  } { { "processor.bdf" "inst6" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { -64 928 1088 32 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "../reg_file/reg_file.bdf 1 1 " "Warning: Using design file ../reg_file/reg_file.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Info: Found entity 1: reg_file" {  } { { "reg_file.bdf" "" { Schematic "c:/users/derek nordgren/documents/github/284processor/reg_file/reg_file.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:inst7 " "Info: Elaborating entity \"reg_file\" for hierarchy \"reg_file:inst7\"" {  } { { "processor.bdf" "inst7" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 96 1624 1888 288 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "../reg_file/mux_8/mux_8.vhd 2 1 " "Warning: Using design file ../reg_file/mux_8/mux_8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_8-behav " "Info: Found design unit 1: mux_8-behav" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux_8 " "Info: Found entity 1: mux_8" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8 reg_file:inst7\|mux_8:inst3 " "Info: Elaborating entity \"mux_8\" for hierarchy \"reg_file:inst7\|mux_8:inst3\"" {  } { { "reg_file.bdf" "inst3" { Schematic "c:/users/derek nordgren/documents/github/284processor/reg_file/reg_file.bdf" { { 296 1192 1352 488 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_0 mux_8.vhd(27) " "Warning (10492): VHDL Process Statement warning at mux_8.vhd(27): signal \"reg_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_1 mux_8.vhd(28) " "Warning (10492): VHDL Process Statement warning at mux_8.vhd(28): signal \"reg_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_2 mux_8.vhd(29) " "Warning (10492): VHDL Process Statement warning at mux_8.vhd(29): signal \"reg_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_3 mux_8.vhd(30) " "Warning (10492): VHDL Process Statement warning at mux_8.vhd(30): signal \"reg_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_4 mux_8.vhd(31) " "Warning (10492): VHDL Process Statement warning at mux_8.vhd(31): signal \"reg_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_5 mux_8.vhd(32) " "Warning (10492): VHDL Process Statement warning at mux_8.vhd(32): signal \"reg_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_6 mux_8.vhd(33) " "Warning (10492): VHDL Process Statement warning at mux_8.vhd(33): signal \"reg_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_7 mux_8.vhd(34) " "Warning (10492): VHDL Process Statement warning at mux_8.vhd(34): signal \"reg_7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8dffe reg_file:inst7\|8dffe:inst6 " "Info: Elaborating entity \"8dffe\" for hierarchy \"reg_file:inst7\|8dffe:inst6\"" {  } { { "reg_file.bdf" "inst6" { Schematic "c:/users/derek nordgren/documents/github/284processor/reg_file/reg_file.bdf" { { 16 96 216 240 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_file:inst7\|8dffe:inst6 " "Info: Elaborated megafunction instantiation \"reg_file:inst7\|8dffe:inst6\"" {  } { { "reg_file.bdf" "" { Schematic "c:/users/derek nordgren/documents/github/284processor/reg_file/reg_file.bdf" { { 16 96 216 240 "inst6" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "../reg_file/demux_8/demux_8.vhd 2 1 " "Warning: Using design file ../reg_file/demux_8/demux_8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux_8-Behavioral " "Info: Found design unit 1: demux_8-Behavioral" {  } { { "../reg_file/demux_8/demux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/demux_8/demux_8.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 demux_8 " "Info: Found entity 1: demux_8" {  } { { "../reg_file/demux_8/demux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/demux_8/demux_8.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_8 reg_file:inst7\|demux_8:inst1 " "Info: Elaborating entity \"demux_8\" for hierarchy \"reg_file:inst7\|demux_8:inst1\"" {  } { { "reg_file.bdf" "inst1" { Schematic "c:/users/derek nordgren/documents/github/284processor/reg_file/reg_file.bdf" { { -192 408 520 0 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock1Hz Clock1Hz:inst " "Info: Elaborating entity \"Clock1Hz\" for hierarchy \"Clock1Hz:inst\"" {  } { { "processor.bdf" "inst" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 80 104 200 176 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext sign_ext:inst14 " "Info: Elaborating entity \"sign_ext\" for hierarchy \"sign_ext:inst14\"" {  } { { "processor.bdf" "inst14" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 440 1504 1664 536 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "77 " "Info: Inferred 77 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst2\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst2\|Mux0\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux0" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst2\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst2\|Mux1\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux1" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst2\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst2\|Mux2\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux2" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst2\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst2\|Mux3\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux3" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst2\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst2\|Mux4\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux4" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst2\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst2\|Mux5\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux5" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst2\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst2\|Mux6\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux6" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst2\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst2\|Mux7\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux7" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst\|Mux0\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux0" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst\|Mux1\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux1" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst\|Mux2\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux2" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst\|Mux3\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux3" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst\|Mux4\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux4" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst\|Mux5\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux5" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst\|Mux6\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux6" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst\|Mux7\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux7" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|demux_8:inst1\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|demux_8:inst1\|Mux0\"" {  } { { "../reg_file/demux_8/demux_8.vhd" "Mux0" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/demux_8/demux_8.vhd" 33 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|demux_8:inst1\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|demux_8:inst1\|Mux1\"" {  } { { "../reg_file/demux_8/demux_8.vhd" "Mux1" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/demux_8/demux_8.vhd" 33 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|demux_8:inst1\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|demux_8:inst1\|Mux2\"" {  } { { "../reg_file/demux_8/demux_8.vhd" "Mux2" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/demux_8/demux_8.vhd" 33 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|demux_8:inst1\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|demux_8:inst1\|Mux3\"" {  } { { "../reg_file/demux_8/demux_8.vhd" "Mux3" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/demux_8/demux_8.vhd" 33 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|demux_8:inst1\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|demux_8:inst1\|Mux4\"" {  } { { "../reg_file/demux_8/demux_8.vhd" "Mux4" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/demux_8/demux_8.vhd" 33 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|demux_8:inst1\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|demux_8:inst1\|Mux5\"" {  } { { "../reg_file/demux_8/demux_8.vhd" "Mux5" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/demux_8/demux_8.vhd" 33 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|demux_8:inst1\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|demux_8:inst1\|Mux6\"" {  } { { "../reg_file/demux_8/demux_8.vhd" "Mux6" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/demux_8/demux_8.vhd" 33 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst3\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst3\|Mux0\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux0" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst3\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst3\|Mux1\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux1" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst3\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst3\|Mux2\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux2" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst3\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst3\|Mux3\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux3" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst3\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst3\|Mux4\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux4" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst3\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst3\|Mux5\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux5" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst3\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst3\|Mux6\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux6" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_file:inst7\|mux_8:inst3\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_file:inst7\|mux_8:inst3\|Mux7\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "Mux7" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "addOne:inst6\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"addOne:inst6\|Add0\"" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add0" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:inst15\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:inst15\|Add0\"" {  } { { "../ALU/ALU.vhd" "Add0" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 41 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst15\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst15\|Mux0\"" {  } { { "../ALU/ALU.vhd" "Mux0" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 35 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:inst15\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:inst15\|Add1\"" {  } { { "../ALU/ALU.vhd" "Add1" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 50 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:inst15\|Add2 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:inst15\|Add2\"" {  } { { "../ALU/ALU.vhd" "Add2" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 67 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst15\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst15\|Mux1\"" {  } { { "../ALU/ALU.vhd" "Mux1" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 35 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:inst15\|Add3 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:inst15\|Add3\"" {  } { { "../ALU/ALU.vhd" "Add3" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 72 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst15\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst15\|Mux2\"" {  } { { "../ALU/ALU.vhd" "Mux2" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:inst15\|Add4 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:inst15\|Add4\"" {  } { { "../ALU/ALU.vhd" "Add4" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 81 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:inst15\|Add5 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:inst15\|Add5\"" {  } { { "../ALU/ALU.vhd" "Add5" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 90 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:inst15\|Add6 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:inst15\|Add6\"" {  } { { "../ALU/ALU.vhd" "Add6" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 99 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst15\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst15\|Mux3\"" {  } { { "../ALU/ALU.vhd" "Mux3" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst15\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst15\|Mux4\"" {  } { { "../ALU/ALU.vhd" "Mux4" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst15\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst15\|Mux5\"" {  } { { "../ALU/ALU.vhd" "Mux5" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 35 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst15\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst15\|Mux6\"" {  } { { "../ALU/ALU.vhd" "Mux6" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 35 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst15\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst15\|Mux7\"" {  } { { "../ALU/ALU.vhd" "Mux7" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst15\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst15\|Mux8\"" {  } { { "../ALU/ALU.vhd" "Mux8" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst15\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst15\|Mux9\"" {  } { { "../ALU/ALU.vhd" "Mux9" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 35 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst15\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst15\|Mux10\"" {  } { { "../ALU/ALU.vhd" "Mux10" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst15\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst15\|Mux11\"" {  } { { "../ALU/ALU.vhd" "Mux11" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 35 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst15\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst15\|Mux12\"" {  } { { "../ALU/ALU.vhd" "Mux12" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst15\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst15\|Mux13\"" {  } { { "../ALU/ALU.vhd" "Mux13" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 35 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst15\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst15\|Mux14\"" {  } { { "../ALU/ALU.vhd" "Mux14" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst15\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst15\|Mux15\"" {  } { { "../ALU/ALU.vhd" "Mux15" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 35 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst15\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst15\|Mux16\"" {  } { { "../ALU/ALU.vhd" "Mux16" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst15\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst15\|Mux17\"" {  } { { "../ALU/ALU.vhd" "Mux17" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 35 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst15\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst15\|Mux18\"" {  } { { "../ALU/ALU.vhd" "Mux18" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst15\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst15\|Mux19\"" {  } { { "../ALU/ALU.vhd" "Mux19" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 35 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst15\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst15\|Mux20\"" {  } { { "../ALU/ALU.vhd" "Mux20" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst15\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst15\|Mux21\"" {  } { { "../ALU/ALU.vhd" "Mux21" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 35 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst15\|Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst15\|Mux22\"" {  } { { "../ALU/ALU.vhd" "Mux22" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst15\|Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst15\|Mux23\"" {  } { { "../ALU/ALU.vhd" "Mux23" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 35 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst15\|Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst15\|Mux24\"" {  } { { "../ALU/ALU.vhd" "Mux24" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst15\|Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst15\|Mux25\"" {  } { { "../ALU/ALU.vhd" "Mux25" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 35 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst15\|Mux26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst15\|Mux26\"" {  } { { "../ALU/ALU.vhd" "Mux26" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst15\|Mux27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst15\|Mux27\"" {  } { { "../ALU/ALU.vhd" "Mux27" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 35 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst15\|Mux28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst15\|Mux28\"" {  } { { "../ALU/ALU.vhd" "Mux28" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst15\|Mux29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst15\|Mux29\"" {  } { { "../ALU/ALU.vhd" "Mux29" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 35 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst15\|Mux30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst15\|Mux30\"" {  } { { "../ALU/ALU.vhd" "Mux30" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst15\|Mux31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst15\|Mux31\"" {  } { { "../ALU/ALU.vhd" "Mux31" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 35 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst15\|Mux32 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst15\|Mux32\"" {  } { { "../ALU/ALU.vhd" "Mux32" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst15\|Mux33 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst15\|Mux33\"" {  } { { "../ALU/ALU.vhd" "Mux33" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 35 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst15\|Mux34 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst15\|Mux34\"" {  } { { "../ALU/ALU.vhd" "Mux34" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst15\|Mux35 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst15\|Mux35\"" {  } { { "../ALU/ALU.vhd" "Mux35" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 35 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst15\|Mux36 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst15\|Mux36\"" {  } { { "../ALU/ALU.vhd" "Mux36" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 35 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:inst15\|Mux37 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:inst15\|Mux37\"" {  } { { "../ALU/ALU.vhd" "Mux37" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_file:inst7\|mux_8:inst2\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"reg_file:inst7\|mux_8:inst2\|lpm_mux:Mux0\"" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg_file:inst7\|mux_8:inst2\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"reg_file:inst7\|mux_8:inst2\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "reg_file:inst7\|mux_8:inst2\|lpm_mux:Mux0\|bypassff:sel_latency_ff\[0\] reg_file:inst7\|mux_8:inst2\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"reg_file:inst7\|mux_8:inst2\|lpm_mux:Mux0\|bypassff:sel_latency_ff\[0\]\", which is child of megafunction instantiation \"reg_file:inst7\|mux_8:inst2\|lpm_mux:Mux0\"" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 90 17 0 } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "reg_file:inst7\|mux_8:inst2\|lpm_mux:Mux0\|altshift:external_latency_ffs reg_file:inst7\|mux_8:inst2\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"reg_file:inst7\|mux_8:inst2\|lpm_mux:Mux0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"reg_file:inst7\|mux_8:inst2\|lpm_mux:Mux0\"" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 96 2 0 } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "reg_file:inst7\|mux_8:inst2\|lpm_mux:Mux0\|muxlut:\$00010 reg_file:inst7\|mux_8:inst2\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"reg_file:inst7\|mux_8:inst2\|lpm_mux:Mux0\|muxlut:\$00010\", which is child of megafunction instantiation \"reg_file:inst7\|mux_8:inst2\|lpm_mux:Mux0\"" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 207 21 0 } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "reg_file:inst7\|mux_8:inst2\|lpm_mux:Mux0\|muxlut:\$00010\|muxlut:\$00012 reg_file:inst7\|mux_8:inst2\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"reg_file:inst7\|mux_8:inst2\|lpm_mux:Mux0\|muxlut:\$00010\|muxlut:\$00012\", which is child of megafunction instantiation \"reg_file:inst7\|mux_8:inst2\|lpm_mux:Mux0\"" {  } { { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 207 27 0 } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "reg_file:inst7\|mux_8:inst2\|lpm_mux:Mux0\|muxlut:\$00010\|muxlut:\$00016 reg_file:inst7\|mux_8:inst2\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"reg_file:inst7\|mux_8:inst2\|lpm_mux:Mux0\|muxlut:\$00010\|muxlut:\$00016\", which is child of megafunction instantiation \"reg_file:inst7\|mux_8:inst2\|lpm_mux:Mux0\"" {  } { { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 230 21 0 } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_file:inst7\|demux_8:inst1\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"reg_file:inst7\|demux_8:inst1\|lpm_mux:Mux0\"" {  } { { "../reg_file/demux_8/demux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/demux_8/demux_8.vhd" 33 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg_file:inst7\|demux_8:inst1\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"reg_file:inst7\|demux_8:inst1\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../reg_file/demux_8/demux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/demux_8/demux_8.vhd" 33 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "addOne:inst6\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"addOne:inst6\|lpm_add_sub:Add0\"" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "addOne:inst6\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"addOne:inst6\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "addOne:inst6\|lpm_add_sub:Add0\|addcore:adder addOne:inst6\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"addOne:inst6\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"addOne:inst6\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "addOne:inst6\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node addOne:inst6\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"addOne:inst6\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"addOne:inst6\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "addOne:inst6\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node addOne:inst6\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"addOne:inst6\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"addOne:inst6\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "addOne:inst6\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs addOne:inst6\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"addOne:inst6\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"addOne:inst6\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst15\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:inst15\|lpm_add_sub:Add0\"" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 41 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst15\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"alu:inst15\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 41 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst15\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"alu:inst15\|lpm_mux:Mux0\"" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 35 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst15\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"alu:inst15\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 35 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst15\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"alu:inst15\|lpm_add_sub:Add1\"" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 50 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst15\|lpm_add_sub:Add1 " "Info: Instantiated megafunction \"alu:inst15\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 50 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst15\|lpm_add_sub:Add1\|addcore:adder alu:inst15\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"alu:inst15\|lpm_add_sub:Add1\|addcore:adder\", which is child of megafunction instantiation \"alu:inst15\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 50 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst15\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node alu:inst15\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"alu:inst15\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"alu:inst15\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 50 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst15\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node alu:inst15\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"alu:inst15\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"alu:inst15\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 50 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst15\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs alu:inst15\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"alu:inst15\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"alu:inst15\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 50 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst15\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"alu:inst15\|lpm_add_sub:Add2\"" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 67 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst15\|lpm_add_sub:Add2 " "Info: Instantiated megafunction \"alu:inst15\|lpm_add_sub:Add2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 11 " "Info: Parameter \"LPM_WIDTH\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 67 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst15\|lpm_add_sub:Add2\|addcore:adder alu:inst15\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"alu:inst15\|lpm_add_sub:Add2\|addcore:adder\", which is child of megafunction instantiation \"alu:inst15\|lpm_add_sub:Add2\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 67 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst15\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:oflow_node alu:inst15\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"alu:inst15\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"alu:inst15\|lpm_add_sub:Add2\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 67 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst15\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node alu:inst15\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"alu:inst15\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"alu:inst15\|lpm_add_sub:Add2\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 67 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst15\|lpm_add_sub:Add2\|altshift:result_ext_latency_ffs alu:inst15\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"alu:inst15\|lpm_add_sub:Add2\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"alu:inst15\|lpm_add_sub:Add2\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 67 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst15\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"alu:inst15\|lpm_mux:Mux1\"" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 35 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst15\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"alu:inst15\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 35 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst15\|lpm_add_sub:Add3 " "Info: Elaborated megafunction instantiation \"alu:inst15\|lpm_add_sub:Add3\"" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 72 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst15\|lpm_add_sub:Add3 " "Info: Instantiated megafunction \"alu:inst15\|lpm_add_sub:Add3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 72 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst15\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"alu:inst15\|lpm_mux:Mux2\"" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst15\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"alu:inst15\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst15\|lpm_mux:Mux2\|bypassff:sel_latency_ff\[0\] alu:inst15\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"alu:inst15\|lpm_mux:Mux2\|bypassff:sel_latency_ff\[0\]\", which is child of megafunction instantiation \"alu:inst15\|lpm_mux:Mux2\"" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 90 17 0 } } { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst15\|lpm_mux:Mux2\|muxlut:\$00010 alu:inst15\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"alu:inst15\|lpm_mux:Mux2\|muxlut:\$00010\", which is child of megafunction instantiation \"alu:inst15\|lpm_mux:Mux2\"" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 207 21 0 } } { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst15\|lpm_mux:Mux2\|muxlut:\$00010\|muxlut:\$00020 alu:inst15\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"alu:inst15\|lpm_mux:Mux2\|muxlut:\$00010\|muxlut:\$00020\", which is child of megafunction instantiation \"alu:inst15\|lpm_mux:Mux2\"" {  } { { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 230 21 0 } } { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst15\|lpm_add_sub:Add4 " "Info: Elaborated megafunction instantiation \"alu:inst15\|lpm_add_sub:Add4\"" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 81 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst15\|lpm_add_sub:Add4 " "Info: Instantiated megafunction \"alu:inst15\|lpm_add_sub:Add4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 81 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst15\|lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"alu:inst15\|lpm_mux:Mux3\"" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst15\|lpm_mux:Mux3 " "Info: Instantiated megafunction \"alu:inst15\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst15\|lpm_mux:Mux6 " "Info: Elaborated megafunction instantiation \"alu:inst15\|lpm_mux:Mux6\"" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 35 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst15\|lpm_mux:Mux6 " "Info: Instantiated megafunction \"alu:inst15\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 35 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst15\|lpm_mux:Mux7 " "Info: Elaborated megafunction instantiation \"alu:inst15\|lpm_mux:Mux7\"" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst15\|lpm_mux:Mux7 " "Info: Instantiated megafunction \"alu:inst15\|lpm_mux:Mux7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst15\|lpm_mux:Mux36 " "Info: Elaborated megafunction instantiation \"alu:inst15\|lpm_mux:Mux36\"" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 35 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst15\|lpm_mux:Mux36 " "Info: Instantiated megafunction \"alu:inst15\|lpm_mux:Mux36\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 35 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 100 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 100 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "252 " "Info: Peak virtual memory: 252 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 18 02:08:47 2013 " "Info: Processing ended: Wed Dec 18 02:08:47 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
