Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_crc3_behav --prj D:/xy/crc_test/vivado_prj/crc_test/crc_test.sim/sim_1/behav/tb_crc3.prj xil_defaultlib.tb_crc3 xil_defaultlib.glbl 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "D:/xy/crc_test/vivado_prj/crc_test/crc_test.srcs/sources_1/imports/design/crc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc3
INFO: [VRFC 10-165] Analyzing Verilog file "D:/xy/crc_test/vivado_prj/crc_test/crc_test.srcs/sim_1/imports/sim/tb_crc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_crc3
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/xy/crc_test/vivado_prj/crc_test/crc_test.srcs/sources_1/imports/design/crc3.v" Line 1. Module crc3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xy/crc_test/vivado_prj/crc_test/crc_test.srcs/sources_1/imports/design/crc3.v" Line 1. Module crc3 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.crc3
Compiling module xil_defaultlib.tb_crc3
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_crc3_behav
