Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: testofall.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "testofall.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "testofall"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : testofall
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\zuchengyuanli\lab05\REG_WRITE_DATA.v" into library work
Parsing module <REG_WRITE_DATA>.
Analyzing Verilog file "E:\zuchengyuanli\lab05\REG_FILE.v" into library work
Parsing module <REG_FILE>.
Analyzing Verilog file "E:\zuchengyuanli\lab05\NEXT_PC.v" into library work
Parsing module <NEXT_PC>.
Analyzing Verilog file "E:\zuchengyuanli\lab05\ipcore_dir\text_RAM.v" into library work
Parsing module <text_RAM>.
Analyzing Verilog file "E:\zuchengyuanli\lab05\ipcore_dir\data_RAM.v" into library work
Parsing module <data_RAM>.
Analyzing Verilog file "E:\zuchengyuanli\lab05\EX_IMM.v" into library work
Parsing module <EX_IMM>.
Analyzing Verilog file "E:\zuchengyuanli\lab05\decode.v" into library work
Parsing module <decode>.
Analyzing Verilog file "E:\zuchengyuanli\lab05\ALU_control.v" into library work
Parsing module <ALU_control>.
Analyzing Verilog file "E:\zuchengyuanli\lab05\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "E:\zuchengyuanli\lab05\top.v" into library work
Parsing module <top>.
Analyzing Verilog file "E:\zuchengyuanli\lab05\testofall.v" into library work
Parsing module <testofall>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <testofall>.
WARNING:HDLCompiler:872 - "E:\zuchengyuanli\lab05\testofall.v" Line 87: Using initial value of rst_n since it is never assigned

Elaborating module <top>.

Elaborating module <decode>.

Elaborating module <REG_WRITE_DATA>.

Elaborating module <REG_FILE>.

Elaborating module <ALU>.

Elaborating module <ALU_control>.

Elaborating module <EX_IMM>.

Elaborating module <data_RAM>.
WARNING:HDLCompiler:1499 - "E:\zuchengyuanli\lab05\ipcore_dir\data_RAM.v" Line 39: Empty module <data_RAM> remains a black box.

Elaborating module <NEXT_PC>.
WARNING:HDLCompiler:413 - "E:\zuchengyuanli\lab05\NEXT_PC.v" Line 53: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "E:\zuchengyuanli\lab05\NEXT_PC.v" Line 56: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <text_RAM>.
WARNING:HDLCompiler:1499 - "E:\zuchengyuanli\lab05\ipcore_dir\text_RAM.v" Line 39: Empty module <text_RAM> remains a black box.
WARNING:HDLCompiler:1127 - "E:\zuchengyuanli\lab05\testofall.v" Line 61: Assignment to pc ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\zuchengyuanli\lab05\testofall.v" Line 62: Assignment to insc ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\zuchengyuanli\lab05\testofall.v" Line 63: Assignment to spo ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\zuchengyuanli\lab05\testofall.v" Line 64: Assignment to read_reg1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\zuchengyuanli\lab05\testofall.v" Line 65: Assignment to alu_out ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\zuchengyuanli\lab05\testofall.v" Line 66: Assignment to ALUSrc ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\zuchengyuanli\lab05\testofall.v" Line 67: Assignment to ALUOP ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\zuchengyuanli\lab05\testofall.v" Line 68: Assignment to funct ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\zuchengyuanli\lab05\testofall.v" Line 69: Assignment to read_reg2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\zuchengyuanli\lab05\testofall.v" Line 70: Assignment to write_reg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\zuchengyuanli\lab05\testofall.v" Line 71: Assignment to wea_reg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\zuchengyuanli\lab05\testofall.v" Line 72: Assignment to reg_out1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\zuchengyuanli\lab05\testofall.v" Line 73: Assignment to reg_out2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\zuchengyuanli\lab05\testofall.v" Line 74: Assignment to MemtoReg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\zuchengyuanli\lab05\testofall.v" Line 75: Assignment to r3_din ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\zuchengyuanli\lab05\testofall.v" Line 76: Assignment to alu_a ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\zuchengyuanli\lab05\testofall.v" Line 77: Assignment to alu_b ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\zuchengyuanli\lab05\testofall.v" Line 78: Assignment to alu_op ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\zuchengyuanli\lab05\testofall.v" Line 79: Assignment to imm ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\zuchengyuanli\lab05\testofall.v" Line 80: Assignment to branch ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\zuchengyuanli\lab05\testofall.v" Line 81: Assignment to ex_imm ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\zuchengyuanli\lab05\testofall.v" Line 82: Assignment to PCSrc ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\zuchengyuanli\lab05\testofall.v" Line 83: Assignment to target_address ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\zuchengyuanli\lab05\testofall.v" Line 84: Assignment to MemWrite ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <testofall>.
    Related source file is "E:\zuchengyuanli\lab05\testofall.v".
INFO:Xst:3210 - "E:\zuchengyuanli\lab05\testofall.v" line 58: Output port <pc> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\zuchengyuanli\lab05\testofall.v" line 58: Output port <insc> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\zuchengyuanli\lab05\testofall.v" line 58: Output port <spo> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\zuchengyuanli\lab05\testofall.v" line 58: Output port <read_reg1> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\zuchengyuanli\lab05\testofall.v" line 58: Output port <alu_out> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\zuchengyuanli\lab05\testofall.v" line 58: Output port <ALUOP> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\zuchengyuanli\lab05\testofall.v" line 58: Output port <funct> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\zuchengyuanli\lab05\testofall.v" line 58: Output port <read_reg2> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\zuchengyuanli\lab05\testofall.v" line 58: Output port <write_reg> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\zuchengyuanli\lab05\testofall.v" line 58: Output port <reg_out1> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\zuchengyuanli\lab05\testofall.v" line 58: Output port <reg_out2> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\zuchengyuanli\lab05\testofall.v" line 58: Output port <r3_din> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\zuchengyuanli\lab05\testofall.v" line 58: Output port <alu_a> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\zuchengyuanli\lab05\testofall.v" line 58: Output port <alu_b> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\zuchengyuanli\lab05\testofall.v" line 58: Output port <alu_op> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\zuchengyuanli\lab05\testofall.v" line 58: Output port <imm> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\zuchengyuanli\lab05\testofall.v" line 58: Output port <ex_imm> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\zuchengyuanli\lab05\testofall.v" line 58: Output port <target_address> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\zuchengyuanli\lab05\testofall.v" line 58: Output port <ALUSrc> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\zuchengyuanli\lab05\testofall.v" line 58: Output port <wea_reg> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\zuchengyuanli\lab05\testofall.v" line 58: Output port <MemtoReg> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\zuchengyuanli\lab05\testofall.v" line 58: Output port <branch> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\zuchengyuanli\lab05\testofall.v" line 58: Output port <PCSrc> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\zuchengyuanli\lab05\testofall.v" line 58: Output port <MemWrite> of the instance <uut> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <testofall> synthesized.

Synthesizing Unit <top>.
    Related source file is "E:\zuchengyuanli\lab05\top.v".
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <decode>.
    Related source file is "E:\zuchengyuanli\lab05\decode.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <decode> synthesized.

Synthesizing Unit <REG_WRITE_DATA>.
    Related source file is "E:\zuchengyuanli\lab05\REG_WRITE_DATA.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <REG_WRITE_DATA> synthesized.

Synthesizing Unit <REG_FILE>.
    Related source file is "E:\zuchengyuanli\lab05\REG_FILE.v".
    Found 1024-bit register for signal <n0044[1023:0]>.
    Found 32-bit 32-to-1 multiplexer for signal <r1_dout> created at line 36.
    Found 32-bit 32-to-1 multiplexer for signal <r2_dout> created at line 37.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
Unit <REG_FILE> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "E:\zuchengyuanli\lab05\ALU.v".
    Found 32-bit subtractor for signal <alu_a[31]_alu_b[31]_sub_2_OUT> created at line 32.
    Found 32-bit adder for signal <alu_a[31]_alu_b[31]_add_0_OUT> created at line 31.
    Found 32-bit 8-to-1 multiplexer for signal <_n0043> created at line 25.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <ALU_control>.
    Related source file is "E:\zuchengyuanli\lab05\ALU_control.v".
WARNING:Xst:647 - Input <funct> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4x5-bit Read Only RAM for signal <alu_op>
    Summary:
	inferred   1 RAM(s).
	inferred   2 Multiplexer(s).
Unit <ALU_control> synthesized.

Synthesizing Unit <EX_IMM>.
    Related source file is "E:\zuchengyuanli\lab05\EX_IMM.v".
    Summary:
	no macro.
Unit <EX_IMM> synthesized.

Synthesizing Unit <NEXT_PC>.
    Related source file is "E:\zuchengyuanli\lab05\NEXT_PC.v".
WARNING:Xst:647 - Input <target_address<25:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ex_imm<31:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <pc>.
    Found 6-bit adder for signal <n0049> created at line 51.
    Found 6-bit adder for signal <pc[7]_ex_imm[5]_add_4_OUT> created at line 51.
    Found 8-bit adder for signal <pc[7]_GND_11_o_add_8_OUT> created at line 56.
WARNING:Xst:737 - Found 1-bit latch for signal <nextpc<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nextpc<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nextpc<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nextpc<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nextpc<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nextpc<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nextpc<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nextpc<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator lessequal for signal <GND_11_o_alu_out[31]_LessThan_3_o> created at line 50
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <NEXT_PC> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x5-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 4
 32-bit addsub                                         : 1
 6-bit adder                                           : 2
 8-bit adder                                           : 1
# Registers                                            : 2
 1024-bit register                                     : 1
 8-bit register                                        : 1
# Latches                                              : 8
 1-bit latch                                           : 8
# Comparators                                          : 1
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 62
 1-bit 2-to-1 multiplexer                              : 12
 32-bit 2-to-1 multiplexer                             : 46
 32-bit 32-to-1 multiplexer                            : 2
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/data_RAM.ngc>.
Reading core <ipcore_dir/text_RAM.ngc>.
Loading core <data_RAM> for timing and area information for instance <u_dataram>.
Loading core <text_RAM> for timing and area information for instance <u_textram>.

Synthesizing (advanced) Unit <ALU_control>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alu_op> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 5-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ALUOP>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <alu_op>        |          |
    -----------------------------------------------------------------------
Unit <ALU_control> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x5-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 3
 32-bit addsub                                         : 1
 6-bit adder carry in                                  : 1
 8-bit adder                                           : 1
# Registers                                            : 1032
 Flip-Flops                                            : 1032
# Comparators                                          : 1
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 67
 1-bit 2-to-1 multiplexer                              : 18
 32-bit 2-to-1 multiplexer                             : 46
 32-bit 32-to-1 multiplexer                            : 2
 5-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit testofall : the following signal(s) form a combinatorial loop: clk.

Optimizing unit <testofall> ...

Optimizing unit <top> ...

Optimizing unit <REG_FILE> ...

Optimizing unit <NEXT_PC> ...

Optimizing unit <ALU> ...
WARNING:Xst:2677 - Node <uut/u_npc/nextpc_1> of sequential type is unconnected in block <testofall>.
WARNING:Xst:2677 - Node <uut/u_npc/pc_1> of sequential type is unconnected in block <testofall>.
WARNING:Xst:2677 - Node <uut/u_npc/pc_0> of sequential type is unconnected in block <testofall>.
WARNING:Xst:2677 - Node <uut/u_npc/nextpc_0> of sequential type is unconnected in block <testofall>.
WARNING:Xst:2016 - Found a loop when searching source clock on port 'clk:O'
Last warning will be issued only once.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block testofall, actual ratio is 28.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1030
 Flip-Flops                                            : 1030

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : testofall.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1913
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 8
#      LUT3                        : 3
#      LUT4                        : 8
#      LUT5                        : 1056
#      LUT6                        : 697
#      MUXCY                       : 36
#      MUXF7                       : 64
#      VCC                         : 1
#      XORCY                       : 38
# FlipFlops/Latches                : 1100
#      FD                          : 70
#      FDE                         : 1024
#      LD                          : 6
# RAMS                             : 64
#      RAM64X1S                    : 64

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1100  out of  18224     6%  
 Number of Slice LUTs:                 1837  out of   9112    20%  
    Number used as Logic:              1773  out of   9112    19%  
    Number used as Memory:               64  out of   2176     2%  
       Number used as RAM:               64

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1905
   Number with an unused Flip Flop:     805  out of   1905    42%  
   Number with an unused LUT:            68  out of   1905     3%  
   Number of fully used LUT-FF pairs:  1032  out of   1905    54%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                           0
 Number of bonded IOBs:                   0  out of    232     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------+----------------------------------+-------+
Clock Signal                                                    | Clock buffer(FF name)            | Load  |
----------------------------------------------------------------+----------------------------------+-------+
clk(clk_INV_0:O)                                                | NONE(*)(uut/u_reg/regfile_0_1023)| 1158  |
uut/u_npc/PCSrc_branch_OR_85_o(uut/u_npc/PCSrc_branch_OR_85_o:O)| NONE(*)(uut/u_npc/nextpc_3)      | 6     |
----------------------------------------------------------------+----------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 10.404ns (Maximum Frequency: 96.118MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 10.404ns (frequency: 96.118MHz)
  Total number of paths / destination ports: 35130016 / 2560
-------------------------------------------------------------------------
Delay:               10.404ns (Levels of Logic = 17)
  Source:            uut/u_npc/pc_2 (FF)
  Destination:       uut/u_reg/regfile_0_1023 (FF)
  Source Clock:      clk falling
  Destination Clock: clk falling

  Data Path: uut/u_npc/pc_2 to uut/u_reg/regfile_0_1023
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              39   0.447   1.391  uut/u_npc/pc_2 (uut/u_npc/pc_2)
     begin scope: 'uut/u_textram:a<0>'
     RAM64X1S:A0->O      257   0.205   2.171  U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram22 (spo<21>)
     end scope: 'uut/u_textram:spo<21>'
     LUT6:I4->O            1   0.203   0.827  uut/u_reg/Mmux_r1_dout_81 (uut/u_reg/Mmux_r1_dout_81)
     LUT6:I2->O            1   0.203   0.000  uut/u_reg/Mmux_r1_dout_3 (uut/u_reg/Mmux_r1_dout_3)
     MUXF7:I1->O           1   0.140   0.684  uut/u_reg/Mmux_r1_dout_2_f7 (uut/reg_out1<0>)
     LUT6:I4->O            1   0.203   0.000  uut/u_alu/Mmux__n00433_rs_lut<0> (uut/u_alu/Mmux__n00433_rs_lut<0>)
     MUXCY:S->O            1   0.172   0.000  uut/u_alu/Mmux__n00433_rs_cy<0> (uut/u_alu/Mmux__n00433_rs_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  uut/u_alu/Mmux__n00433_rs_cy<1> (uut/u_alu/Mmux__n00433_rs_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  uut/u_alu/Mmux__n00433_rs_cy<2> (uut/u_alu/Mmux__n00433_rs_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  uut/u_alu/Mmux__n00433_rs_cy<3> (uut/u_alu/Mmux__n00433_rs_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  uut/u_alu/Mmux__n00433_rs_cy<4> (uut/u_alu/Mmux__n00433_rs_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  uut/u_alu/Mmux__n00433_rs_cy<5> (uut/u_alu/Mmux__n00433_rs_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  uut/u_alu/Mmux__n00433_rs_cy<6> (uut/u_alu/Mmux__n00433_rs_cy<6>)
     XORCY:CI->O          65   0.180   1.646  uut/u_alu/Mmux__n00433_rs_xor<7> (uut/alu_out<7>)
     begin scope: 'uut/u_dataram:a<5>'
     RAM64X1S:A5->O       33   0.205   1.306  U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram1 (spo<0>)
     end scope: 'uut/u_dataram:spo<0>'
     LUT5:I4->O            1   0.205   0.000  uut/u_reg/Mmux_regfile[0][31]_r3_din[31]_mux_34_OUT110 (uut/u_reg/regfile[0][31]_r3_din[31]_mux_34_OUT<0>)
     FDE:D                     0.102          uut/u_reg/regfile_0_0
    ----------------------------------------
    Total                     10.404ns (2.379ns logic, 8.025ns route)
                                       (22.9% logic, 77.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clk                           |         |         |   10.404|         |
uut/u_npc/PCSrc_branch_OR_85_o|         |         |    1.179|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock uut/u_npc/PCSrc_branch_OR_85_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   15.629|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.40 secs
 
--> 

Total memory usage is 300340 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   45 (   0 filtered)
Number of infos    :   27 (   0 filtered)

