// Seed: 1523101871
module module_0 (
    input tri id_0,
    output wor id_1,
    output tri id_2,
    output supply1 id_3
    , id_5
);
  tri1 id_6 = id_0;
  wire id_7;
  wire id_8;
  assign id_1 = 1;
  id_9(
      .id_0(1'b0), .id_1(1), .id_2(1), .id_3(1), .id_4(id_2), .id_5(1 / 1'b0), .id_6(1)
  );
  assign id_5[1] = 1'b0;
endmodule
module module_1 (
    input tri1 id_0,
    output supply0 id_1,
    input uwire id_2,
    output supply0 id_3,
    output tri id_4,
    input tri1 id_5,
    input tri id_6,
    output uwire id_7,
    output supply0 id_8,
    input tri1 id_9,
    input wor id_10,
    input uwire id_11,
    input tri0 id_12,
    output tri id_13,
    output tri id_14,
    input tri0 id_15,
    input uwire id_16,
    output wor id_17,
    input supply0 id_18
    , id_27,
    input supply0 id_19,
    output supply1 id_20,
    output supply1 id_21,
    input wor id_22,
    input tri0 id_23,
    input supply1 id_24,
    input supply1 id_25
);
  assign id_27[1] = ~id_6;
  module_0(
      id_0, id_4, id_14, id_14
  );
  assign id_21 = (id_22);
endmodule
