// Seed: 1314560651
module module_0;
  wire id_1;
  wire id_2;
  tri1 [-1 : 1] id_3;
  logic [7:0] id_4;
  wire id_5;
  ;
  assign module_1.id_6 = 0;
  assign id_5 = id_1;
  assign id_3 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd8,
    parameter id_4 = 32'd76,
    parameter id_5 = 32'd78,
    parameter id_7 = 32'd88
) (
    output tri0  id_0,
    input  uwire id_1,
    input  tri   id_2,
    input  wor   _id_3,
    input  wor   _id_4,
    input  uwire _id_5,
    output wor   id_6,
    inout  tri1  _id_7
);
  wire  [  id_3 : id_4] id_9;
  logic [-1 : 1  -  -1] id_10;
  wire [id_5 : id_7] id_11, id_12;
  wire id_13;
  wire id_14;
  integer id_15;
  module_0 modCall_1 ();
  always disable id_16;
endmodule
