
---------- Begin Simulation Statistics ----------
final_tick                               1045010039500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59569                       # Simulator instruction rate (inst/s)
host_mem_usage                                8670428                       # Number of bytes of host memory used
host_op_rate                                    59570                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8393.58                       # Real time elapsed on the host
host_tick_rate                              124501128                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   500000002                       # Number of instructions simulated
sim_ops                                     500007565                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.045010                       # Number of seconds simulated
sim_ticks                                1045010039500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 548753670                       # number of cc regfile reads
system.cpu.cc_regfile_writes                548744808                       # number of cc regfile writes
system.cpu.committedInsts                   500000002                       # Number of Instructions Simulated
system.cpu.committedOps                     500007565                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.180040                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.180040                       # CPI: Total CPI of All Threads
system.cpu.dcache.MSHRs.leapFrogMisses              4                       # number of false blocks from MSHR
system.cpu.icache.MSHRs.leapFrogMisses              0                       # number of false blocks from MSHR
system.cpu.idleCycles                          102684                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1557                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                183102575                       # Number of branches executed
system.cpu.iew.exec_nop                           142                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.350262                       # Inst execution rate
system.cpu.iew.exec_refs                    182927617                       # number of memory reference insts executed
system.cpu.iew.exec_stores                  182892686                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                26441549                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 33787                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 81                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               753                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts            182894045                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           732061492                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 34931                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2373                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             732054668                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    836                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents             146672880                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1759284                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles             146673848                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             69                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1151                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            406                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 765276285                       # num instructions consuming a value
system.cpu.iew.wb_count                     677558743                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.333502                       # average fanout of values written-back
system.cpu.iew.wb_producers                 255220895                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.324188                       # insts written-back per cycle
system.cpu.iew.wb_sent                      732051300                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                549386476                       # number of integer regfile reads
system.cpu.int_regfile_writes               366061799                       # number of integer regfile writes
system.cpu.ipc                               0.239232                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.239232                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                46      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             549127790     75.01%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  551      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     6      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 37      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    2      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   48      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   88      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  38      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 15      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                35520      0.00%     75.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           182892900     24.98%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              732057041                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        2578                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000004                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1960     76.03%     76.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      8      0.31%     76.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     76.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     76.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     76.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     76.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     76.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     76.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     76.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    1      0.04%     76.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     76.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     76.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     76.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     76.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     76.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     76.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     76.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     76.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     76.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     76.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     76.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     76.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     76.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     76.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     76.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     76.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     76.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     76.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     76.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     76.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     76.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     76.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     76.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     76.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     76.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     76.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     76.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     76.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     76.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     76.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     76.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     76.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     76.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     76.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     76.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     76.38% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    396     15.36%     91.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   213      8.26%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              732058312                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         3554031699                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    677557699                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         964113308                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  732061268                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 732057041                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  82                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       232053784                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               159                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             29                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    272477847                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples    2089917396                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.350280                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.979873                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0          1796035881     85.94%     85.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           110799861      5.30%     91.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              158093      0.01%     91.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           110788245      5.30%     96.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            72118256      3.45%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                6320      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                5692      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                2901      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                2147      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      2089917396                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.350263                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   1261                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               2516                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         1044                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1894                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads             10403                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            58135                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                33787                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           182894045                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads              3475656724                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     41                       # number of misc regfile writes
system.cpu.numCycles                       2090020080                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                      44                       # number of predicate regfile reads
system.cpu.pred_regfile_writes                     16                       # number of predicate regfile writes
system.cpu.timesIdled                            1051                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      968                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     348                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    20                       # Number of system calls
system.l2.MSHRs.leapFrogMisses                      0                       # number of false blocks from MSHR
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    124669942                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     249471942                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    124801254                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          264                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    249603484                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            264                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups               207718280                       # Number of BP lookups
system.cpu.branchPred.condPredicted         207670989                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1759                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups            207611183                       # Number of BTB lookups
system.cpu.branchPred.BTBHits               207609951                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.999407                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    4624                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 12                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             182                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 19                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              163                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           59                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts       225022493                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              53                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1391                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples   2061788712                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.242512                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     0.855624                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0      1875163705     90.95%     90.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        61607084      2.99%     93.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2           75724      0.00%     93.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        61593407      2.99%     96.93% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4        63322906      3.07%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5            7525      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6            2701      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7            1809      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8           13851      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total   2061788712                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            500000116                       # Number of instructions committed
system.cpu.commit.opsCommitted              500007679                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                   124914207                       # Number of memory references committed
system.cpu.commit.loads                         30068                       # Number of loads committed
system.cpu.commit.amos                             10                       # Number of atomic instructions committed
system.cpu.commit.membars                          23                       # Number of memory barriers committed
system.cpu.commit.branches                  125092092                       # Number of branches committed
system.cpu.commit.vector                          854                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                   375064514                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                  4247                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass           25      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    375092731     75.02%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult          547      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv            3      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc           25      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            1      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           43      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           59      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc           27      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift           11      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead        30068      0.01%     75.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite    124884139     24.98%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    500007679                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples         13851                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data        97853                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            97853                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        97853                       # number of overall hits
system.cpu.dcache.overall_hits::total           97853                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data    124809793                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      124809793                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data    124809793                       # number of overall misses
system.cpu.dcache.overall_misses::total     124809793                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 4142156818642                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 4142156818642                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 4142156818642                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 4142156818642                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    124907646                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    124907646                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    124907646                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    124907646                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.999217                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.999217                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.999217                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.999217                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33187.754895                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33187.754895                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33187.754895                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33187.754895                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs   1896024664                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2981                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs         119524905                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              18                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.863009                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   165.611111                       # average number of cycles each access was blocked
system.cpu.dcache.ghost_timestamp_misses            3                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.dcache.ghost_commits                  1077                       # number of cache lines moved from ghost to main
system.cpu.dcache.same_leapfrogs                    1                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.dcache.writebacks::.writebacks    124801334                       # number of writebacks
system.cpu.dcache.writebacks::total         124801334                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         8791                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         8791                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         8791                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         8791                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data    124801002                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total    124801002                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data    124801002                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total    124801002                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 4017038616701                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 4017038616701                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 4017038616701                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 4017038616701                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.999146                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.999146                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.999146                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.999146                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 32187.551000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32187.551000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 32187.551000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32187.551000                       # average overall mshr miss latency
system.cpu.dcache.replacements              124800257                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        19231                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           19231                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4315                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4315                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    275526500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    275526500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        23546                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        23546                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.183258                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.183258                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 63853.186559                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63853.186559                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3023                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3023                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1292                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1292                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     84336000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     84336000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.054871                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.054871                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65275.541796                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65275.541796                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        78622                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          78622                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         7429                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7429                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    169031306                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    169031306                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        86051                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        86051                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.086333                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.086333                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 22752.901602                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22752.901602                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5768                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5768                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1661                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1661                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     40064865                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     40064865                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019303                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019303                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 24120.930163                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24120.930163                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data    124798049                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total    124798049                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data 4141712260836                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total 4141712260836                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data    124798049                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total    124798049                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 33187.315780                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 33187.315780                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data    124798049                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total    124798049                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data 4016914215836                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total 4016914215836                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 32187.315812                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 32187.315812                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            7                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            7                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        85500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        85500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        85500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        85500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        84500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        84500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.125000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        84500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        84500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_misses::.cpu.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_miss_latency::.cpu.data        31000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        31000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_miss_rate::.cpu.data     0.200000                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.200000                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_avg_miss_latency::.cpu.data        31000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        31000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_mshr_misses::.cpu.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_miss_latency::.cpu.data        30000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        30000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_rate::.cpu.data     0.200000                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu.data        30000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        30000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.SwapReq_hits::.cpu.data            6                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total               6                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data            4                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             4                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data        89500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total        89500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data           10                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total           10                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.400000                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.400000                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data        22375                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total        22375                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data            4                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            4                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data        85500                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total        85500                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.400000                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data        21375                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total        21375                       # average SwapReq mshr miss latency
system.cpu.dcache.ghosttags.tagsinuse    -62356367.241839                       # Cycle average of tags in use
system.cpu.dcache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dcache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dcache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dcache.ghosttags.warmup_cycle       180500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.ghosttags.occ_blocks::.cpu.data  1239.921320                       # Average occupied blocks per requestor
system.cpu.dcache.ghosttags.occ_percent::.cpu.data    38.747541                       # Average percentage of cache occupancy
system.cpu.dcache.ghosttags.occ_percent::total    38.747541                       # Average percentage of cache occupancy
system.cpu.dcache.ghosttags.tag_accesses    249621165                       # Number of tag accesses
system.cpu.dcache.ghosttags.data_accesses    249621165                       # Number of data accesses
system.cpu.dcache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 1045010039500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1045010039500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          -724.934904                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           124899966                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs         124802053                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.000785                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            254500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  -724.934904                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data    -1.415888                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total    -1.415888                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          512                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1124062121                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1124062121                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1045010039500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 25129996                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles            1951188478                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  45920762                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              65918876                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1759284                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved            190031747                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   388                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              760197199                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  1395                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1045010039500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1045010039500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             243613                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      830508331                       # Number of instructions fetch has processed
system.cpu.fetch.branches                   207718280                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches          207614594                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                    2087913979                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 3519338                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                   19                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           107                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    216835                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  1077                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples         2089917396                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.397393                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.196617                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0               1882273525     90.06%     90.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                     5862      0.00%     90.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                    75074      0.00%     90.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                    24550      0.00%     90.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                207465865      9.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                    44121      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                     8704      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                     5405      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                    14290      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total           2089917396                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.099386                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.397369                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst       215389                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           215389                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       215389                       # number of overall hits
system.cpu.icache.overall_hits::total          215389                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1446                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1446                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1446                       # number of overall misses
system.cpu.icache.overall_misses::total          1446                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    109225000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    109225000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    109225000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    109225000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       216835                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       216835                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       216835                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       216835                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006669                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006669                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006669                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006669                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75535.961272                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75535.961272                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75535.961272                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75535.961272                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          544                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    77.714286                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.icache.ghost_commits                   629                       # number of cache lines moved from ghost to main
system.cpu.icache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.icache.writebacks::.writebacks          774                       # number of writebacks
system.cpu.icache.writebacks::total               774                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          196                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          196                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          196                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          196                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1250                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1250                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1250                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1250                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     95154500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     95154500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     95154500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     95154500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005765                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005765                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005765                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005765                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76123.600000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76123.600000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76123.600000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76123.600000                       # average overall mshr miss latency
system.cpu.icache.replacements                    143                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       215389                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          215389                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1446                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1446                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    109225000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    109225000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       216835                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       216835                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006669                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006669                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75535.961272                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75535.961272                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          196                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          196                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1250                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1250                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     95154500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     95154500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005765                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005765                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76123.600000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76123.600000                       # average ReadReq mshr miss latency
system.cpu.icache.ghosttags.tagsinuse      -91.490558                       # Cycle average of tags in use
system.cpu.icache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.icache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.icache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.icache.ghosttags.warmup_cycle       175500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ghosttags.occ_blocks::.cpu.inst  1084.209005                       # Average occupied blocks per requestor
system.cpu.icache.ghosttags.occ_percent::.cpu.inst    33.881531                       # Average percentage of cache occupancy
system.cpu.icache.ghosttags.occ_percent::total    33.881531                       # Average percentage of cache occupancy
system.cpu.icache.ghosttags.tag_accesses         4648                       # Number of tag accesses
system.cpu.icache.ghosttags.data_accesses         4648                       # Number of data accesses
system.cpu.icache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 1045010039500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1045010039500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          -628.758304                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              217266                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1877                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            115.751731                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  -628.758304                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst    -1.228044                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total    -1.228044                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          488                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1735311                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1735311                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1045010039500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1045010039500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1045010039500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                        8939                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                    3719                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  69                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores               58009906                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  936                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache              105459958                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 1045010039500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1759284                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 48275697                       # Number of cycles rename is idle
system.cpu.rename.blockCycles               173118921                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5189                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  86935098                       # Number of cycles rename is running
system.cpu.rename.unblockCycles            1779823207                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              732068040                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   531                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   3882                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    515                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents             1778058141                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           914826124                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                  1829393317                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                549402965                       # Number of integer rename lookups
system.cpu.rename.vecLookups                     1358                       # Number of vector rename lookups
system.cpu.rename.vecPredLookups                   38                       # Number of vector predicate rename lookups
system.cpu.rename.committedMaps             624752340                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                290073774                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     100                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  38                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 448945214                       # count of insts added to the skid buffer
system.cpu.rob.reads                       2763953152                       # The number of ROB reads
system.cpu.rob.writes                      1478189049                       # The number of ROB writes
system.cpu.thread0.numInsts                 500000002                       # Number of Instructions committed
system.cpu.thread0.numOps                   500007565                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   37                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1544                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1581                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  37                       # number of overall hits
system.l2.overall_hits::.cpu.data                1544                       # number of overall hits
system.l2.overall_hits::total                    1581                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1212                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1383                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2595                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1212                       # number of overall misses
system.l2.overall_misses::.cpu.data              1383                       # number of overall misses
system.l2.overall_misses::total                  2595                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     92849000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    102603000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        195452000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     92849000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    102603000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       195452000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1249                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             2927                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4176                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1249                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            2927                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4176                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.970376                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.472497                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.621408                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.970376                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.472497                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.621408                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76608.085809                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 74188.720174                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75318.689788                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76608.085809                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 74188.720174                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75318.689788                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      1323                       # number of HardPF blocks evicted w/o reference
system.l2.ghost_timestamp_misses                    0                       # number of times timestamp policy causes a block to be inaccessible
system.l2.ghost_commits                             0                       # number of cache lines moved from ghost to main
system.l2.same_leapfrogs                            0                       # number of times leapfrogging occurs with a shared MSHR request
system.l2.writebacks::.writebacks           124668104                       # number of writebacks
system.l2.writebacks::total                 124668104                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data             105                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 105                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data            105                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                105                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1212                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1278                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2490                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1212                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1278                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         1716                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4206                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     80729000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     86974500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    167703500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     80729000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     86974500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     93251847                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    260955347                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.970376                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.436625                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.596264                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.970376                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.436625                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.007184                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66608.085809                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68055.164319                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67350.803213                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66608.085809                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68055.164319                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 54342.568182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62043.591774                       # average overall mshr miss latency
system.l2.replacements                      124669236                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks    124799199                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total        124799199                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks    124799199                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total    124799199                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1202                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1202                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1202                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1202                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          695                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           695                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         1716                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           1716                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     93251847                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     93251847                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 54342.568182                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 54342.568182                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data                7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data             17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 17                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.708333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.708333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data  1735.294118                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1735.294118                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data       321000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       321000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.708333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.708333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 18882.352941                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18882.352941                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu.data        18500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        18500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu.data        18500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        18500                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              1305                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1305                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             329                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 329                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     22779500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      22779500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1634                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1634                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.201346                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.201346                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69238.601824                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69238.601824                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           99                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               99                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data          230                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            230                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     17906000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     17906000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.140759                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.140759                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77852.173913                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77852.173913                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             37                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.data            239                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                276                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1212                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu.data         1054                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2266                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     92849000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.data     79823500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    172672500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1249                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.data         1293                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2542                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.970376                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.data     0.815159                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.891424                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76608.085809                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.data 75733.870968                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76201.456311                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.data            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1212                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.data         1048                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2260                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     80729000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.data     69068500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    149797500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.970376                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.data     0.810518                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.889064                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66608.085809                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.data 65905.057252                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66282.079646                       # average ReadCleanReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data    124798055                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total       124798055                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data    124798056                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total     124798056                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     1.000000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     1.000000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data    124798055                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total    124798055                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data 2449309209500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total 2449309209500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     1.000000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     1.000000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19626.180949                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19626.180949                       # average InvalidateReq mshr miss latency
system.l2.ghosttags.tagsinuse                       0                       # Cycle average of tags in use
system.l2.ghosttags.total_refs                      0                       # Total number of references to valid blocks.
system.l2.ghosttags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l2.ghosttags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l2.ghosttags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2.ghosttags.tag_accesses                    0                       # Number of tag accesses
system.l2.ghosttags.data_accesses                   0                       # Number of data accesses
system.l2.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 1045010039500                       # Cumulative time (in ticks) in various power states
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1045010039500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   10594                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               10618                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   790                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1045010039500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 130966.398474                       # Cycle average of tags in use
system.l2.tags.total_refs                   124803577                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 124801628                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.000016                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   4927000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   130966.211408                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     0.187067                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.999193                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999194                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        131072                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1200                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1        10800                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2       108000                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11072                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                4118457324                       # Number of tag accesses
system.l2.tags.data_accesses               4118457324                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1045010039500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples 124668101.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1212.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1278.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      1458.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000126753652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds      3369088                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds      3369089                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            54758557                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState          124773719                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3948                       # Number of read requests accepted
system.mem_ctrls.writeReqs                  124668101                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3948                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                124668101                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.90                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      58.75                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3948                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6            124668101                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                3369080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                8178023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                6721453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                5945276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                6085372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                6714612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                8200163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                7004645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                7197809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                7668496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                5730468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                7385672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                5803347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                6646473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                5718789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                5236843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                4949870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                4094333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                 903330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                 412778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                 403809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                 405375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                 345421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                 332024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                 351143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                 341738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                 349273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                 338716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                 337861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                 336994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                 338284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                 335952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                 354365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                 359024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                 328533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                 315706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                 347137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                 352817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                 341592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                 307645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                 294338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                 305135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                 285416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                 271684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                 268221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                 237373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                 229769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                 242650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                 226809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                 199259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                 187392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                 175205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                 155354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                126427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                107801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                 92169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                 73641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                 72680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                 61920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                 43690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                 30089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                 22776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                 21527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                 19145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                  8837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                  6852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                  5491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                  3447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                  2162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                   549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples      3369089                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       0.001172                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      2.006079                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63        3369088    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3648-3711            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       3369089                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      3369088                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      37.003488                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     33.679828                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     22.982747                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17             6      0.00%      0.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          1237      0.04%      0.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21          1598      0.05%      0.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23         10957      0.33%      0.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25        924416     27.44%     27.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27         29244      0.87%     28.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29        311950      9.26%     37.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31        107530      3.19%     41.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33        733655     21.78%     62.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35        336831     10.00%     72.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37         58341      1.73%     74.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39           761      0.02%     74.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41        346233     10.28%     84.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43          3116      0.09%     85.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45         42231      1.25%     86.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47          6978      0.21%     86.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49        251237      7.46%     93.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51          6223      0.18%     94.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53          1874      0.06%     94.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55           187      0.01%     94.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57          1248      0.04%     94.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59           258      0.01%     94.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61         10275      0.30%     94.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63          1813      0.05%     94.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65           273      0.01%     94.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67            45      0.00%     94.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69          3922      0.12%     94.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71          2076      0.06%     94.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73         13607      0.40%     95.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74-75           125      0.00%     95.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77         22760      0.68%     95.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79           254      0.01%     95.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81          1971      0.06%     95.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83           123      0.00%     95.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85          1588      0.05%     96.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-89             4      0.00%     96.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-93             8      0.00%     96.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::94-95            20      0.00%     96.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97           433      0.01%     96.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::98-99            20      0.00%     96.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-101         1131      0.03%     96.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-105          142      0.00%     96.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-109         4167      0.12%     96.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::110-111         1994      0.06%     96.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-113        10950      0.33%     96.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::114-115         2298      0.07%     96.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-117        10384      0.31%     96.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::118-119         1264      0.04%     96.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-121         4734      0.14%     97.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::122-123         1588      0.05%     97.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-125         4883      0.14%     97.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::126-127         1187      0.04%     97.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-129         4189      0.12%     97.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::130-131         1937      0.06%     97.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::132-133         4314      0.13%     97.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::134-135         6865      0.20%     97.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-137         4240      0.13%     98.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::138-139         1256      0.04%     98.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-141        11745      0.35%     98.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::142-143          852      0.03%     98.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-145         9182      0.27%     98.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::146-147          164      0.00%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::148-149         3359      0.10%     98.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::150-151         1881      0.06%     98.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-153         6142      0.18%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::154-155         1104      0.03%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::156-157         1531      0.05%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::158-159         1005      0.03%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-161         2519      0.07%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::162-163          364      0.01%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::164-165         7726      0.23%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::166-167           95      0.00%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-169         6068      0.18%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::170-171          518      0.02%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::172-173         2027      0.06%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::174-175          508      0.02%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-177         4777      0.14%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::178-179          233      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::180-181          632      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::182-183           52      0.00%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::184-185          356      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::186-187           77      0.00%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::188-189          399      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::190-191           71      0.00%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-193          330      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::194-195          180      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::196-197          529      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::198-199           48      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::200-201          696      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::202-203          453      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::204-205          218      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::206-207          127      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-209          150      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::212-213           19      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       3369088                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  252672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           7978758464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      0.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   7635.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  1045010024500                       # Total gap between requests
system.mem_ctrls.avgGap                       8382.07                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        77568                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        81792                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher        93312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks   7978755136                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 74227.038083876716                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 78269.104514186824                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 89292.922051396235                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 7635099027.199346542358                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1212                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         1278                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher         1458                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks    124668101                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     30493420                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     34099640                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher     45705955                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 66237542131864                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25159.59                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26682.03                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     31348.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks    531311.07                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        77568                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        81792                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher        93312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        252672                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        77568                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        77568                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks   7978758464                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total   7978758464                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1212                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         1278                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher         1458                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           3948                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks    124668101                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total     124668101                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        74227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data        78269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher        89293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total           241789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        74227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        74227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   7635102212                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      7635102212                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   7635102212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        74227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data        78269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher        89293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      7635344001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 3948                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts           124668049                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          193                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          194                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           93                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           26                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4            9                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           40                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           61                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           14                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           31                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           26                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          134                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          117                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          127                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          125                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          142                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          260                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16          172                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17          180                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18           39                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19          113                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20          198                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21          136                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22          141                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23          153                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24          186                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25          201                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26          137                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27          187                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28          144                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29          130                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30          131                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31          108                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0      3895552                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1      3895564                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2      3895626                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3      3895564                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4      3895808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5      3895808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6      3895808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7      3895808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8      3895848                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9      3896064                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10      3896064                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11      3896064                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12      3896064                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13      3895992                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14      3895955                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15      3896031                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16      3895936                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17      3895936                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18      3895936                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19      3895940                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20      3895987                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21      3895982                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22      3895944                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23      3895936                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24      3895936                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25      3895936                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26      3895936                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27      3895936                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28      3895911                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29      3895808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30      3895714                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31      3895655                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                41240599                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              13154736                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          110299015                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10445.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27937.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                3488                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits          116689377                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            88.35                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           93.60                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      7979129                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   999.984611                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   975.257158                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   129.864539                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        62484      0.78%      0.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        40125      0.50%      1.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        51417      0.64%      1.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        21041      0.26%      2.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        35028      0.44%      2.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        29411      0.37%      3.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        53649      0.67%      3.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        80744      1.01%      4.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151      7605230     95.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      7979129                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                252672                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten         7978755136                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                0.241789                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             7635.099027                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   39.75                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite              39.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               93.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1045010039500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    6220990208.161603                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    10982440405.941628                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   4366700.620800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  147048500262.742249                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 90712656011.874191                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 315415663745.629028                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 123342392292.332504                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  693727009627.279663                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   663.847220                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 369899962420                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  46976650000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 628133427080                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    6221476733.473603                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    10983291051.547258                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   6462278.054400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  147050389866.597412                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 90712656011.874191                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 315596105398.086670                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 123217823435.814148                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  693788204775.425781                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   663.905779                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 369518456404                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  46976650000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 628514933096                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1045010039500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3718                       # Transaction distribution
system.membus.trans_dist::WritebackDirty    124668101                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1821                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               17                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::ReadExReq               230                       # Transaction distribution
system.membus.trans_dist::ReadExResp              230                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3718                       # Transaction distribution
system.membus.trans_dist::InvalidateReq     124798054                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port    249475890                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total              249475890                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port   7979011136                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              7979011136                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         124802020                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               124802020    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           124802020                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1045010039500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy        762200981051                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              72.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           21162839                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              2543                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty    249467303                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1203                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1956                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             2017                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              24                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             25                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1634                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1634                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2543                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq    124798056                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp    124798052                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3261                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    374402476                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total             374405737                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        89216                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   7987403776                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             7987492992                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                       124671254                       # Total snoops (count)
system.tol2bus.snoopTraffic                7978758720                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        249473511                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000001                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.001033                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              249473245    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    266      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          249473511                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1045010039500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy       249602715854                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             23.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1875000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       62403429000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
