
038_STDP_DAC_Ex2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000d78  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000f00  08000f00  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08000f00  08000f00  00010f00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000f04  08000f04  00010f04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000010  20000000  08000f08  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020010  2**0
                  CONTENTS
  7 .bss          000000bc  20000010  20000010  00020010  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  200000cc  200000cc  00020010  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 10 .debug_info   00005663  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001285  00000000  00000000  000256a3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000768  00000000  00000000  00026928  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000006a0  00000000  00000000  00027090  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00002b41  00000000  00000000  00027730  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002686  00000000  00000000  0002a271  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0002c8f7  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001dac  00000000  00000000  0002c974  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  0002e720  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000010 	.word	0x20000010
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000ee8 	.word	0x08000ee8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000014 	.word	0x20000014
 80001c4:	08000ee8 	.word	0x08000ee8

080001c8 <NVIC_PriorityGroupConfig>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 80001d0:	4a06      	ldr	r2, [pc, #24]	; (80001ec <NVIC_PriorityGroupConfig+0x24>)
 80001d2:	687b      	ldr	r3, [r7, #4]
 80001d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80001d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80001dc:	60d3      	str	r3, [r2, #12]
}
 80001de:	bf00      	nop
 80001e0:	370c      	adds	r7, #12
 80001e2:	46bd      	mov	sp, r7
 80001e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001e8:	4770      	bx	lr
 80001ea:	bf00      	nop
 80001ec:	e000ed00 	.word	0xe000ed00

080001f0 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80001f0:	b480      	push	{r7}
 80001f2:	b085      	sub	sp, #20
 80001f4:	af00      	add	r7, sp, #0
 80001f6:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80001f8:	2300      	movs	r3, #0
 80001fa:	73fb      	strb	r3, [r7, #15]
 80001fc:	2300      	movs	r3, #0
 80001fe:	73bb      	strb	r3, [r7, #14]
 8000200:	230f      	movs	r3, #15
 8000202:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000204:	687b      	ldr	r3, [r7, #4]
 8000206:	78db      	ldrb	r3, [r3, #3]
 8000208:	2b00      	cmp	r3, #0
 800020a:	d039      	beq.n	8000280 <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 800020c:	4b27      	ldr	r3, [pc, #156]	; (80002ac <NVIC_Init+0xbc>)
 800020e:	68db      	ldr	r3, [r3, #12]
 8000210:	43db      	mvns	r3, r3
 8000212:	0a1b      	lsrs	r3, r3, #8
 8000214:	b2db      	uxtb	r3, r3
 8000216:	f003 0307 	and.w	r3, r3, #7
 800021a:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 800021c:	7bfb      	ldrb	r3, [r7, #15]
 800021e:	f1c3 0304 	rsb	r3, r3, #4
 8000222:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8000224:	7b7a      	ldrb	r2, [r7, #13]
 8000226:	7bfb      	ldrb	r3, [r7, #15]
 8000228:	fa42 f303 	asr.w	r3, r2, r3
 800022c:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	785b      	ldrb	r3, [r3, #1]
 8000232:	461a      	mov	r2, r3
 8000234:	7bbb      	ldrb	r3, [r7, #14]
 8000236:	fa02 f303 	lsl.w	r3, r2, r3
 800023a:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 800023c:	687b      	ldr	r3, [r7, #4]
 800023e:	789a      	ldrb	r2, [r3, #2]
 8000240:	7b7b      	ldrb	r3, [r7, #13]
 8000242:	4013      	ands	r3, r2
 8000244:	b2da      	uxtb	r2, r3
 8000246:	7bfb      	ldrb	r3, [r7, #15]
 8000248:	4313      	orrs	r3, r2
 800024a:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 800024c:	7bfb      	ldrb	r3, [r7, #15]
 800024e:	011b      	lsls	r3, r3, #4
 8000250:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000252:	4a17      	ldr	r2, [pc, #92]	; (80002b0 <NVIC_Init+0xc0>)
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	781b      	ldrb	r3, [r3, #0]
 8000258:	4413      	add	r3, r2
 800025a:	7bfa      	ldrb	r2, [r7, #15]
 800025c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000260:	4a13      	ldr	r2, [pc, #76]	; (80002b0 <NVIC_Init+0xc0>)
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	781b      	ldrb	r3, [r3, #0]
 8000266:	095b      	lsrs	r3, r3, #5
 8000268:	b2db      	uxtb	r3, r3
 800026a:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800026c:	687b      	ldr	r3, [r7, #4]
 800026e:	781b      	ldrb	r3, [r3, #0]
 8000270:	f003 031f 	and.w	r3, r3, #31
 8000274:	2101      	movs	r1, #1
 8000276:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800027a:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800027e:	e00f      	b.n	80002a0 <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000280:	490b      	ldr	r1, [pc, #44]	; (80002b0 <NVIC_Init+0xc0>)
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	781b      	ldrb	r3, [r3, #0]
 8000286:	095b      	lsrs	r3, r3, #5
 8000288:	b2db      	uxtb	r3, r3
 800028a:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	781b      	ldrb	r3, [r3, #0]
 8000290:	f003 031f 	and.w	r3, r3, #31
 8000294:	2201      	movs	r2, #1
 8000296:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000298:	f100 0320 	add.w	r3, r0, #32
 800029c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80002a0:	bf00      	nop
 80002a2:	3714      	adds	r7, #20
 80002a4:	46bd      	mov	sp, r7
 80002a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002aa:	4770      	bx	lr
 80002ac:	e000ed00 	.word	0xe000ed00
 80002b0:	e000e100 	.word	0xe000e100

080002b4 <DAC_Init>:
  * @param  DAC_InitStruct: pointer to a DAC_InitTypeDef structure that contains
  *         the configuration information for the  specified DAC channel.
  * @retval None
  */
void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct)
{
 80002b4:	b480      	push	{r7}
 80002b6:	b085      	sub	sp, #20
 80002b8:	af00      	add	r7, sp, #0
 80002ba:	6078      	str	r0, [r7, #4]
 80002bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 80002be:	2300      	movs	r3, #0
 80002c0:	60fb      	str	r3, [r7, #12]
 80002c2:	2300      	movs	r3, #0
 80002c4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer));

/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
 80002c6:	4b14      	ldr	r3, [pc, #80]	; (8000318 <DAC_Init+0x64>)
 80002c8:	681b      	ldr	r3, [r3, #0]
 80002ca:	60fb      	str	r3, [r7, #12]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_MASK << DAC_Channel);
 80002cc:	f640 72fe 	movw	r2, #4094	; 0xffe
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	fa02 f303 	lsl.w	r3, r2, r3
 80002d6:	43db      	mvns	r3, r3
 80002d8:	68fa      	ldr	r2, [r7, #12]
 80002da:	4013      	ands	r3, r2
 80002dc:	60fb      	str	r3, [r7, #12]
     wave generation, mask/amplitude for wave generation */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 80002de:	683b      	ldr	r3, [r7, #0]
 80002e0:	681a      	ldr	r2, [r3, #0]
 80002e2:	683b      	ldr	r3, [r7, #0]
 80002e4:	685b      	ldr	r3, [r3, #4]
 80002e6:	431a      	orrs	r2, r3
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | \
 80002e8:	683b      	ldr	r3, [r7, #0]
 80002ea:	689b      	ldr	r3, [r3, #8]
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 80002ec:	431a      	orrs	r2, r3
             DAC_InitStruct->DAC_OutputBuffer);
 80002ee:	683b      	ldr	r3, [r7, #0]
 80002f0:	68db      	ldr	r3, [r3, #12]
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 80002f2:	4313      	orrs	r3, r2
 80002f4:	60bb      	str	r3, [r7, #8]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << DAC_Channel;
 80002f6:	68ba      	ldr	r2, [r7, #8]
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	fa02 f303 	lsl.w	r3, r2, r3
 80002fe:	68fa      	ldr	r2, [r7, #12]
 8000300:	4313      	orrs	r3, r2
 8000302:	60fb      	str	r3, [r7, #12]
  /* Write to DAC CR */
  DAC->CR = tmpreg1;
 8000304:	4a04      	ldr	r2, [pc, #16]	; (8000318 <DAC_Init+0x64>)
 8000306:	68fb      	ldr	r3, [r7, #12]
 8000308:	6013      	str	r3, [r2, #0]
}
 800030a:	bf00      	nop
 800030c:	3714      	adds	r7, #20
 800030e:	46bd      	mov	sp, r7
 8000310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000314:	4770      	bx	lr
 8000316:	bf00      	nop
 8000318:	40007400 	.word	0x40007400

0800031c <DAC_Cmd>:
  *          This parameter can be: ENABLE or DISABLE.
  * @note   When the DAC channel is enabled the trigger source can no more be modified.
  * @retval None
  */
void DAC_Cmd(uint32_t DAC_Channel, FunctionalState NewState)
{
 800031c:	b480      	push	{r7}
 800031e:	b083      	sub	sp, #12
 8000320:	af00      	add	r7, sp, #0
 8000322:	6078      	str	r0, [r7, #4]
 8000324:	460b      	mov	r3, r1
 8000326:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000328:	78fb      	ldrb	r3, [r7, #3]
 800032a:	2b00      	cmp	r3, #0
 800032c:	d009      	beq.n	8000342 <DAC_Cmd+0x26>
  {
    /* Enable the selected DAC channel */
    DAC->CR |= (DAC_CR_EN1 << DAC_Channel);
 800032e:	490d      	ldr	r1, [pc, #52]	; (8000364 <DAC_Cmd+0x48>)
 8000330:	4b0c      	ldr	r3, [pc, #48]	; (8000364 <DAC_Cmd+0x48>)
 8000332:	681a      	ldr	r2, [r3, #0]
 8000334:	2001      	movs	r0, #1
 8000336:	687b      	ldr	r3, [r7, #4]
 8000338:	fa00 f303 	lsl.w	r3, r0, r3
 800033c:	4313      	orrs	r3, r2
 800033e:	600b      	str	r3, [r1, #0]
  else
  {
    /* Disable the selected DAC channel */
    DAC->CR &= (~(DAC_CR_EN1 << DAC_Channel));
  }
}
 8000340:	e009      	b.n	8000356 <DAC_Cmd+0x3a>
    DAC->CR &= (~(DAC_CR_EN1 << DAC_Channel));
 8000342:	4908      	ldr	r1, [pc, #32]	; (8000364 <DAC_Cmd+0x48>)
 8000344:	4b07      	ldr	r3, [pc, #28]	; (8000364 <DAC_Cmd+0x48>)
 8000346:	681a      	ldr	r2, [r3, #0]
 8000348:	2001      	movs	r0, #1
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	fa00 f303 	lsl.w	r3, r0, r3
 8000350:	43db      	mvns	r3, r3
 8000352:	4013      	ands	r3, r2
 8000354:	600b      	str	r3, [r1, #0]
}
 8000356:	bf00      	nop
 8000358:	370c      	adds	r7, #12
 800035a:	46bd      	mov	sp, r7
 800035c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000360:	4770      	bx	lr
 8000362:	bf00      	nop
 8000364:	40007400 	.word	0x40007400

08000368 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 8000368:	b480      	push	{r7}
 800036a:	b085      	sub	sp, #20
 800036c:	af00      	add	r7, sp, #0
 800036e:	6078      	str	r0, [r7, #4]
 8000370:	460b      	mov	r3, r1
 8000372:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 8000374:	2300      	movs	r3, #0
 8000376:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 8000378:	4b08      	ldr	r3, [pc, #32]	; (800039c <DAC_SetChannel1Data+0x34>)
 800037a:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 800037c:	68fa      	ldr	r2, [r7, #12]
 800037e:	687b      	ldr	r3, [r7, #4]
 8000380:	4413      	add	r3, r2
 8000382:	3308      	adds	r3, #8
 8000384:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8000386:	68fb      	ldr	r3, [r7, #12]
 8000388:	461a      	mov	r2, r3
 800038a:	887b      	ldrh	r3, [r7, #2]
 800038c:	6013      	str	r3, [r2, #0]
}
 800038e:	bf00      	nop
 8000390:	3714      	adds	r7, #20
 8000392:	46bd      	mov	sp, r7
 8000394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000398:	4770      	bx	lr
 800039a:	bf00      	nop
 800039c:	40007400 	.word	0x40007400

080003a0 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 80003a0:	b480      	push	{r7}
 80003a2:	b085      	sub	sp, #20
 80003a4:	af00      	add	r7, sp, #0
 80003a6:	6078      	str	r0, [r7, #4]
 80003a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80003aa:	2300      	movs	r3, #0
 80003ac:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 80003ae:	687b      	ldr	r3, [r7, #4]
 80003b0:	681b      	ldr	r3, [r3, #0]
 80003b2:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80003b4:	68fa      	ldr	r2, [r7, #12]
 80003b6:	4b25      	ldr	r3, [pc, #148]	; (800044c <DMA_Init+0xac>)
 80003b8:	4013      	ands	r3, r2
 80003ba:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80003bc:	683b      	ldr	r3, [r7, #0]
 80003be:	681a      	ldr	r2, [r3, #0]
 80003c0:	683b      	ldr	r3, [r7, #0]
 80003c2:	68db      	ldr	r3, [r3, #12]
 80003c4:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80003c6:	683b      	ldr	r3, [r7, #0]
 80003c8:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80003ca:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80003cc:	683b      	ldr	r3, [r7, #0]
 80003ce:	699b      	ldr	r3, [r3, #24]
 80003d0:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80003d2:	683b      	ldr	r3, [r7, #0]
 80003d4:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80003d6:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80003d8:	683b      	ldr	r3, [r7, #0]
 80003da:	6a1b      	ldr	r3, [r3, #32]
 80003dc:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80003de:	683b      	ldr	r3, [r7, #0]
 80003e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80003e2:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80003e4:	683b      	ldr	r3, [r7, #0]
 80003e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80003e8:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 80003ea:	683b      	ldr	r3, [r7, #0]
 80003ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80003ee:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 80003f0:	683b      	ldr	r3, [r7, #0]
 80003f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80003f4:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80003f6:	68fa      	ldr	r2, [r7, #12]
 80003f8:	4313      	orrs	r3, r2
 80003fa:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	68fa      	ldr	r2, [r7, #12]
 8000400:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 8000402:	687b      	ldr	r3, [r7, #4]
 8000404:	695b      	ldr	r3, [r3, #20]
 8000406:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000408:	68fb      	ldr	r3, [r7, #12]
 800040a:	f023 0307 	bic.w	r3, r3, #7
 800040e:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8000410:	683b      	ldr	r3, [r7, #0]
 8000412:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000414:	683b      	ldr	r3, [r7, #0]
 8000416:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000418:	4313      	orrs	r3, r2
 800041a:	68fa      	ldr	r2, [r7, #12]
 800041c:	4313      	orrs	r3, r2
 800041e:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	68fa      	ldr	r2, [r7, #12]
 8000424:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 8000426:	683b      	ldr	r3, [r7, #0]
 8000428:	691a      	ldr	r2, [r3, #16]
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 800042e:	683b      	ldr	r3, [r7, #0]
 8000430:	685a      	ldr	r2, [r3, #4]
 8000432:	687b      	ldr	r3, [r7, #4]
 8000434:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 8000436:	683b      	ldr	r3, [r7, #0]
 8000438:	689a      	ldr	r2, [r3, #8]
 800043a:	687b      	ldr	r3, [r7, #4]
 800043c:	60da      	str	r2, [r3, #12]
}
 800043e:	bf00      	nop
 8000440:	3714      	adds	r7, #20
 8000442:	46bd      	mov	sp, r7
 8000444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000448:	4770      	bx	lr
 800044a:	bf00      	nop
 800044c:	f01c803f 	.word	0xf01c803f

08000450 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 8000450:	b480      	push	{r7}
 8000452:	b083      	sub	sp, #12
 8000454:	af00      	add	r7, sp, #0
 8000456:	6078      	str	r0, [r7, #4]
 8000458:	460b      	mov	r3, r1
 800045a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800045c:	78fb      	ldrb	r3, [r7, #3]
 800045e:	2b00      	cmp	r3, #0
 8000460:	d006      	beq.n	8000470 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8000462:	687b      	ldr	r3, [r7, #4]
 8000464:	681b      	ldr	r3, [r3, #0]
 8000466:	f043 0201 	orr.w	r2, r3, #1
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 800046e:	e005      	b.n	800047c <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	681b      	ldr	r3, [r3, #0]
 8000474:	f023 0201 	bic.w	r2, r3, #1
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	601a      	str	r2, [r3, #0]
}
 800047c:	bf00      	nop
 800047e:	370c      	adds	r7, #12
 8000480:	46bd      	mov	sp, r7
 8000482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000486:	4770      	bx	lr

08000488 <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 8000488:	b480      	push	{r7}
 800048a:	b085      	sub	sp, #20
 800048c:	af00      	add	r7, sp, #0
 800048e:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 8000490:	2300      	movs	r3, #0
 8000492:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 8000494:	687b      	ldr	r3, [r7, #4]
 8000496:	681b      	ldr	r3, [r3, #0]
 8000498:	f003 0301 	and.w	r3, r3, #1
 800049c:	2b00      	cmp	r3, #0
 800049e:	d002      	beq.n	80004a6 <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 80004a0:	2301      	movs	r3, #1
 80004a2:	73fb      	strb	r3, [r7, #15]
 80004a4:	e001      	b.n	80004aa <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 80004a6:	2300      	movs	r3, #0
 80004a8:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 80004aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80004ac:	4618      	mov	r0, r3
 80004ae:	3714      	adds	r7, #20
 80004b0:	46bd      	mov	sp, r7
 80004b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b6:	4770      	bx	lr

080004b8 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 80004b8:	b480      	push	{r7}
 80004ba:	b087      	sub	sp, #28
 80004bc:	af00      	add	r7, sp, #0
 80004be:	6078      	str	r0, [r7, #4]
 80004c0:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 80004c2:	2300      	movs	r3, #0
 80004c4:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 80004c6:	2300      	movs	r3, #0
 80004c8:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	4a15      	ldr	r2, [pc, #84]	; (8000524 <DMA_GetFlagStatus+0x6c>)
 80004ce:	4293      	cmp	r3, r2
 80004d0:	d802      	bhi.n	80004d8 <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80004d2:	4b15      	ldr	r3, [pc, #84]	; (8000528 <DMA_GetFlagStatus+0x70>)
 80004d4:	613b      	str	r3, [r7, #16]
 80004d6:	e001      	b.n	80004dc <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 80004d8:	4b14      	ldr	r3, [pc, #80]	; (800052c <DMA_GetFlagStatus+0x74>)
 80004da:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 80004dc:	683b      	ldr	r3, [r7, #0]
 80004de:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80004e2:	2b00      	cmp	r3, #0
 80004e4:	d003      	beq.n	80004ee <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 80004e6:	693b      	ldr	r3, [r7, #16]
 80004e8:	685b      	ldr	r3, [r3, #4]
 80004ea:	60fb      	str	r3, [r7, #12]
 80004ec:	e002      	b.n	80004f4 <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 80004ee:	693b      	ldr	r3, [r7, #16]
 80004f0:	681b      	ldr	r3, [r3, #0]
 80004f2:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 80004f4:	68fb      	ldr	r3, [r7, #12]
 80004f6:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80004fa:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80004fe:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 8000500:	68fa      	ldr	r2, [r7, #12]
 8000502:	683b      	ldr	r3, [r7, #0]
 8000504:	4013      	ands	r3, r2
 8000506:	2b00      	cmp	r3, #0
 8000508:	d002      	beq.n	8000510 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 800050a:	2301      	movs	r3, #1
 800050c:	75fb      	strb	r3, [r7, #23]
 800050e:	e001      	b.n	8000514 <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 8000510:	2300      	movs	r3, #0
 8000512:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 8000514:	7dfb      	ldrb	r3, [r7, #23]
}
 8000516:	4618      	mov	r0, r3
 8000518:	371c      	adds	r7, #28
 800051a:	46bd      	mov	sp, r7
 800051c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000520:	4770      	bx	lr
 8000522:	bf00      	nop
 8000524:	4002640f 	.word	0x4002640f
 8000528:	40026000 	.word	0x40026000
 800052c:	40026400 	.word	0x40026400

08000530 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000530:	b480      	push	{r7}
 8000532:	b085      	sub	sp, #20
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
 8000538:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	4a10      	ldr	r2, [pc, #64]	; (8000580 <DMA_ClearFlag+0x50>)
 800053e:	4293      	cmp	r3, r2
 8000540:	d802      	bhi.n	8000548 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8000542:	4b10      	ldr	r3, [pc, #64]	; (8000584 <DMA_ClearFlag+0x54>)
 8000544:	60fb      	str	r3, [r7, #12]
 8000546:	e001      	b.n	800054c <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000548:	4b0f      	ldr	r3, [pc, #60]	; (8000588 <DMA_ClearFlag+0x58>)
 800054a:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 800054c:	683b      	ldr	r3, [r7, #0]
 800054e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000552:	2b00      	cmp	r3, #0
 8000554:	d007      	beq.n	8000566 <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8000556:	683b      	ldr	r3, [r7, #0]
 8000558:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 800055c:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000560:	68fa      	ldr	r2, [r7, #12]
 8000562:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 8000564:	e006      	b.n	8000574 <DMA_ClearFlag+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8000566:	683b      	ldr	r3, [r7, #0]
 8000568:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 800056c:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000570:	68fa      	ldr	r2, [r7, #12]
 8000572:	6093      	str	r3, [r2, #8]
}
 8000574:	bf00      	nop
 8000576:	3714      	adds	r7, #20
 8000578:	46bd      	mov	sp, r7
 800057a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057e:	4770      	bx	lr
 8000580:	4002640f 	.word	0x4002640f
 8000584:	40026000 	.word	0x40026000
 8000588:	40026400 	.word	0x40026400

0800058c <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 800058c:	b480      	push	{r7}
 800058e:	b085      	sub	sp, #20
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8000594:	2300      	movs	r3, #0
 8000596:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 8000598:	4b34      	ldr	r3, [pc, #208]	; (800066c <EXTI_Init+0xe0>)
 800059a:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	799b      	ldrb	r3, [r3, #6]
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d04f      	beq.n	8000644 <EXTI_Init+0xb8>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 80005a4:	4931      	ldr	r1, [pc, #196]	; (800066c <EXTI_Init+0xe0>)
 80005a6:	4b31      	ldr	r3, [pc, #196]	; (800066c <EXTI_Init+0xe0>)
 80005a8:	681a      	ldr	r2, [r3, #0]
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	43db      	mvns	r3, r3
 80005b0:	4013      	ands	r3, r2
 80005b2:	600b      	str	r3, [r1, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 80005b4:	492d      	ldr	r1, [pc, #180]	; (800066c <EXTI_Init+0xe0>)
 80005b6:	4b2d      	ldr	r3, [pc, #180]	; (800066c <EXTI_Init+0xe0>)
 80005b8:	685a      	ldr	r2, [r3, #4]
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	43db      	mvns	r3, r3
 80005c0:	4013      	ands	r3, r2
 80005c2:	604b      	str	r3, [r1, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	791b      	ldrb	r3, [r3, #4]
 80005c8:	461a      	mov	r2, r3
 80005ca:	68fb      	ldr	r3, [r7, #12]
 80005cc:	4413      	add	r3, r2
 80005ce:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 80005d0:	68fb      	ldr	r3, [r7, #12]
 80005d2:	68fa      	ldr	r2, [r7, #12]
 80005d4:	6811      	ldr	r1, [r2, #0]
 80005d6:	687a      	ldr	r2, [r7, #4]
 80005d8:	6812      	ldr	r2, [r2, #0]
 80005da:	430a      	orrs	r2, r1
 80005dc:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 80005de:	4923      	ldr	r1, [pc, #140]	; (800066c <EXTI_Init+0xe0>)
 80005e0:	4b22      	ldr	r3, [pc, #136]	; (800066c <EXTI_Init+0xe0>)
 80005e2:	689a      	ldr	r2, [r3, #8]
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	43db      	mvns	r3, r3
 80005ea:	4013      	ands	r3, r2
 80005ec:	608b      	str	r3, [r1, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 80005ee:	491f      	ldr	r1, [pc, #124]	; (800066c <EXTI_Init+0xe0>)
 80005f0:	4b1e      	ldr	r3, [pc, #120]	; (800066c <EXTI_Init+0xe0>)
 80005f2:	68da      	ldr	r2, [r3, #12]
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	43db      	mvns	r3, r3
 80005fa:	4013      	ands	r3, r2
 80005fc:	60cb      	str	r3, [r1, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	795b      	ldrb	r3, [r3, #5]
 8000602:	2b10      	cmp	r3, #16
 8000604:	d10e      	bne.n	8000624 <EXTI_Init+0x98>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8000606:	4919      	ldr	r1, [pc, #100]	; (800066c <EXTI_Init+0xe0>)
 8000608:	4b18      	ldr	r3, [pc, #96]	; (800066c <EXTI_Init+0xe0>)
 800060a:	689a      	ldr	r2, [r3, #8]
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	4313      	orrs	r3, r2
 8000612:	608b      	str	r3, [r1, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8000614:	4915      	ldr	r1, [pc, #84]	; (800066c <EXTI_Init+0xe0>)
 8000616:	4b15      	ldr	r3, [pc, #84]	; (800066c <EXTI_Init+0xe0>)
 8000618:	68da      	ldr	r2, [r3, #12]
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	4313      	orrs	r3, r2
 8000620:	60cb      	str	r3, [r1, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 8000622:	e01d      	b.n	8000660 <EXTI_Init+0xd4>
      tmp = (uint32_t)EXTI_BASE;
 8000624:	4b11      	ldr	r3, [pc, #68]	; (800066c <EXTI_Init+0xe0>)
 8000626:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	795b      	ldrb	r3, [r3, #5]
 800062c:	461a      	mov	r2, r3
 800062e:	68fb      	ldr	r3, [r7, #12]
 8000630:	4413      	add	r3, r2
 8000632:	60fb      	str	r3, [r7, #12]
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000634:	68fb      	ldr	r3, [r7, #12]
 8000636:	68fa      	ldr	r2, [r7, #12]
 8000638:	6811      	ldr	r1, [r2, #0]
 800063a:	687a      	ldr	r2, [r7, #4]
 800063c:	6812      	ldr	r2, [r2, #0]
 800063e:	430a      	orrs	r2, r1
 8000640:	601a      	str	r2, [r3, #0]
}
 8000642:	e00d      	b.n	8000660 <EXTI_Init+0xd4>
    tmp += EXTI_InitStruct->EXTI_Mode;
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	791b      	ldrb	r3, [r3, #4]
 8000648:	461a      	mov	r2, r3
 800064a:	68fb      	ldr	r3, [r7, #12]
 800064c:	4413      	add	r3, r2
 800064e:	60fb      	str	r3, [r7, #12]
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 8000650:	68fb      	ldr	r3, [r7, #12]
 8000652:	68fa      	ldr	r2, [r7, #12]
 8000654:	6811      	ldr	r1, [r2, #0]
 8000656:	687a      	ldr	r2, [r7, #4]
 8000658:	6812      	ldr	r2, [r2, #0]
 800065a:	43d2      	mvns	r2, r2
 800065c:	400a      	ands	r2, r1
 800065e:	601a      	str	r2, [r3, #0]
}
 8000660:	bf00      	nop
 8000662:	3714      	adds	r7, #20
 8000664:	46bd      	mov	sp, r7
 8000666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066a:	4770      	bx	lr
 800066c:	40013c00 	.word	0x40013c00

08000670 <EXTI_GetFlagStatus>:
  * @param  EXTI_Line: specifies the EXTI line flag to check.
  *          This parameter can be EXTI_Linex where x can be(0..22)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
FlagStatus EXTI_GetFlagStatus(uint32_t EXTI_Line)
{
 8000670:	b480      	push	{r7}
 8000672:	b085      	sub	sp, #20
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8000678:	2300      	movs	r3, #0
 800067a:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET)
 800067c:	4b08      	ldr	r3, [pc, #32]	; (80006a0 <EXTI_GetFlagStatus+0x30>)
 800067e:	695a      	ldr	r2, [r3, #20]
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	4013      	ands	r3, r2
 8000684:	2b00      	cmp	r3, #0
 8000686:	d002      	beq.n	800068e <EXTI_GetFlagStatus+0x1e>
  {
    bitstatus = SET;
 8000688:	2301      	movs	r3, #1
 800068a:	73fb      	strb	r3, [r7, #15]
 800068c:	e001      	b.n	8000692 <EXTI_GetFlagStatus+0x22>
  }
  else
  {
    bitstatus = RESET;
 800068e:	2300      	movs	r3, #0
 8000690:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000692:	7bfb      	ldrb	r3, [r7, #15]
}
 8000694:	4618      	mov	r0, r3
 8000696:	3714      	adds	r7, #20
 8000698:	46bd      	mov	sp, r7
 800069a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069e:	4770      	bx	lr
 80006a0:	40013c00 	.word	0x40013c00

080006a4 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 80006a4:	b480      	push	{r7}
 80006a6:	b083      	sub	sp, #12
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 80006ac:	4a04      	ldr	r2, [pc, #16]	; (80006c0 <EXTI_ClearITPendingBit+0x1c>)
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	6153      	str	r3, [r2, #20]
}
 80006b2:	bf00      	nop
 80006b4:	370c      	adds	r7, #12
 80006b6:	46bd      	mov	sp, r7
 80006b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006bc:	4770      	bx	lr
 80006be:	bf00      	nop
 80006c0:	40013c00 	.word	0x40013c00

080006c4 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80006c4:	b480      	push	{r7}
 80006c6:	b087      	sub	sp, #28
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
 80006cc:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80006ce:	2300      	movs	r3, #0
 80006d0:	617b      	str	r3, [r7, #20]
 80006d2:	2300      	movs	r3, #0
 80006d4:	613b      	str	r3, [r7, #16]
 80006d6:	2300      	movs	r3, #0
 80006d8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80006da:	2300      	movs	r3, #0
 80006dc:	617b      	str	r3, [r7, #20]
 80006de:	e076      	b.n	80007ce <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80006e0:	2201      	movs	r2, #1
 80006e2:	697b      	ldr	r3, [r7, #20]
 80006e4:	fa02 f303 	lsl.w	r3, r2, r3
 80006e8:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80006ea:	683b      	ldr	r3, [r7, #0]
 80006ec:	681a      	ldr	r2, [r3, #0]
 80006ee:	693b      	ldr	r3, [r7, #16]
 80006f0:	4013      	ands	r3, r2
 80006f2:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 80006f4:	68fa      	ldr	r2, [r7, #12]
 80006f6:	693b      	ldr	r3, [r7, #16]
 80006f8:	429a      	cmp	r2, r3
 80006fa:	d165      	bne.n	80007c8 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	681a      	ldr	r2, [r3, #0]
 8000700:	697b      	ldr	r3, [r7, #20]
 8000702:	005b      	lsls	r3, r3, #1
 8000704:	2103      	movs	r1, #3
 8000706:	fa01 f303 	lsl.w	r3, r1, r3
 800070a:	43db      	mvns	r3, r3
 800070c:	401a      	ands	r2, r3
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	681a      	ldr	r2, [r3, #0]
 8000716:	683b      	ldr	r3, [r7, #0]
 8000718:	791b      	ldrb	r3, [r3, #4]
 800071a:	4619      	mov	r1, r3
 800071c:	697b      	ldr	r3, [r7, #20]
 800071e:	005b      	lsls	r3, r3, #1
 8000720:	fa01 f303 	lsl.w	r3, r1, r3
 8000724:	431a      	orrs	r2, r3
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800072a:	683b      	ldr	r3, [r7, #0]
 800072c:	791b      	ldrb	r3, [r3, #4]
 800072e:	2b01      	cmp	r3, #1
 8000730:	d003      	beq.n	800073a <GPIO_Init+0x76>
 8000732:	683b      	ldr	r3, [r7, #0]
 8000734:	791b      	ldrb	r3, [r3, #4]
 8000736:	2b02      	cmp	r3, #2
 8000738:	d12e      	bne.n	8000798 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	689a      	ldr	r2, [r3, #8]
 800073e:	697b      	ldr	r3, [r7, #20]
 8000740:	005b      	lsls	r3, r3, #1
 8000742:	2103      	movs	r1, #3
 8000744:	fa01 f303 	lsl.w	r3, r1, r3
 8000748:	43db      	mvns	r3, r3
 800074a:	401a      	ands	r2, r3
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	689a      	ldr	r2, [r3, #8]
 8000754:	683b      	ldr	r3, [r7, #0]
 8000756:	795b      	ldrb	r3, [r3, #5]
 8000758:	4619      	mov	r1, r3
 800075a:	697b      	ldr	r3, [r7, #20]
 800075c:	005b      	lsls	r3, r3, #1
 800075e:	fa01 f303 	lsl.w	r3, r1, r3
 8000762:	431a      	orrs	r2, r3
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	685a      	ldr	r2, [r3, #4]
 800076c:	697b      	ldr	r3, [r7, #20]
 800076e:	b29b      	uxth	r3, r3
 8000770:	4619      	mov	r1, r3
 8000772:	2301      	movs	r3, #1
 8000774:	408b      	lsls	r3, r1
 8000776:	43db      	mvns	r3, r3
 8000778:	401a      	ands	r2, r3
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	685b      	ldr	r3, [r3, #4]
 8000782:	683a      	ldr	r2, [r7, #0]
 8000784:	7992      	ldrb	r2, [r2, #6]
 8000786:	4611      	mov	r1, r2
 8000788:	697a      	ldr	r2, [r7, #20]
 800078a:	b292      	uxth	r2, r2
 800078c:	fa01 f202 	lsl.w	r2, r1, r2
 8000790:	b292      	uxth	r2, r2
 8000792:	431a      	orrs	r2, r3
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	68da      	ldr	r2, [r3, #12]
 800079c:	697b      	ldr	r3, [r7, #20]
 800079e:	b29b      	uxth	r3, r3
 80007a0:	005b      	lsls	r3, r3, #1
 80007a2:	2103      	movs	r1, #3
 80007a4:	fa01 f303 	lsl.w	r3, r1, r3
 80007a8:	43db      	mvns	r3, r3
 80007aa:	401a      	ands	r2, r3
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	68da      	ldr	r2, [r3, #12]
 80007b4:	683b      	ldr	r3, [r7, #0]
 80007b6:	79db      	ldrb	r3, [r3, #7]
 80007b8:	4619      	mov	r1, r3
 80007ba:	697b      	ldr	r3, [r7, #20]
 80007bc:	005b      	lsls	r3, r3, #1
 80007be:	fa01 f303 	lsl.w	r3, r1, r3
 80007c2:	431a      	orrs	r2, r3
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80007c8:	697b      	ldr	r3, [r7, #20]
 80007ca:	3301      	adds	r3, #1
 80007cc:	617b      	str	r3, [r7, #20]
 80007ce:	697b      	ldr	r3, [r7, #20]
 80007d0:	2b0f      	cmp	r3, #15
 80007d2:	d985      	bls.n	80006e0 <GPIO_Init+0x1c>
    }
  }
}
 80007d4:	bf00      	nop
 80007d6:	371c      	adds	r7, #28
 80007d8:	46bd      	mov	sp, r7
 80007da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007de:	4770      	bx	lr

080007e0 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80007e0:	b480      	push	{r7}
 80007e2:	b083      	sub	sp, #12
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
 80007e8:	460b      	mov	r3, r1
 80007ea:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80007ec:	78fb      	ldrb	r3, [r7, #3]
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d006      	beq.n	8000800 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80007f2:	490a      	ldr	r1, [pc, #40]	; (800081c <RCC_AHB1PeriphClockCmd+0x3c>)
 80007f4:	4b09      	ldr	r3, [pc, #36]	; (800081c <RCC_AHB1PeriphClockCmd+0x3c>)
 80007f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	4313      	orrs	r3, r2
 80007fc:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 80007fe:	e006      	b.n	800080e <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000800:	4906      	ldr	r1, [pc, #24]	; (800081c <RCC_AHB1PeriphClockCmd+0x3c>)
 8000802:	4b06      	ldr	r3, [pc, #24]	; (800081c <RCC_AHB1PeriphClockCmd+0x3c>)
 8000804:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	43db      	mvns	r3, r3
 800080a:	4013      	ands	r3, r2
 800080c:	630b      	str	r3, [r1, #48]	; 0x30
}
 800080e:	bf00      	nop
 8000810:	370c      	adds	r7, #12
 8000812:	46bd      	mov	sp, r7
 8000814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000818:	4770      	bx	lr
 800081a:	bf00      	nop
 800081c:	40023800 	.word	0x40023800

08000820 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000820:	b480      	push	{r7}
 8000822:	b083      	sub	sp, #12
 8000824:	af00      	add	r7, sp, #0
 8000826:	6078      	str	r0, [r7, #4]
 8000828:	460b      	mov	r3, r1
 800082a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800082c:	78fb      	ldrb	r3, [r7, #3]
 800082e:	2b00      	cmp	r3, #0
 8000830:	d006      	beq.n	8000840 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000832:	490a      	ldr	r1, [pc, #40]	; (800085c <RCC_APB1PeriphClockCmd+0x3c>)
 8000834:	4b09      	ldr	r3, [pc, #36]	; (800085c <RCC_APB1PeriphClockCmd+0x3c>)
 8000836:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	4313      	orrs	r3, r2
 800083c:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 800083e:	e006      	b.n	800084e <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000840:	4906      	ldr	r1, [pc, #24]	; (800085c <RCC_APB1PeriphClockCmd+0x3c>)
 8000842:	4b06      	ldr	r3, [pc, #24]	; (800085c <RCC_APB1PeriphClockCmd+0x3c>)
 8000844:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	43db      	mvns	r3, r3
 800084a:	4013      	ands	r3, r2
 800084c:	640b      	str	r3, [r1, #64]	; 0x40
}
 800084e:	bf00      	nop
 8000850:	370c      	adds	r7, #12
 8000852:	46bd      	mov	sp, r7
 8000854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000858:	4770      	bx	lr
 800085a:	bf00      	nop
 800085c:	40023800 	.word	0x40023800

08000860 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000860:	b480      	push	{r7}
 8000862:	b083      	sub	sp, #12
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
 8000868:	460b      	mov	r3, r1
 800086a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800086c:	78fb      	ldrb	r3, [r7, #3]
 800086e:	2b00      	cmp	r3, #0
 8000870:	d006      	beq.n	8000880 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000872:	490a      	ldr	r1, [pc, #40]	; (800089c <RCC_APB2PeriphClockCmd+0x3c>)
 8000874:	4b09      	ldr	r3, [pc, #36]	; (800089c <RCC_APB2PeriphClockCmd+0x3c>)
 8000876:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	4313      	orrs	r3, r2
 800087c:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 800087e:	e006      	b.n	800088e <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000880:	4906      	ldr	r1, [pc, #24]	; (800089c <RCC_APB2PeriphClockCmd+0x3c>)
 8000882:	4b06      	ldr	r3, [pc, #24]	; (800089c <RCC_APB2PeriphClockCmd+0x3c>)
 8000884:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	43db      	mvns	r3, r3
 800088a:	4013      	ands	r3, r2
 800088c:	644b      	str	r3, [r1, #68]	; 0x44
}
 800088e:	bf00      	nop
 8000890:	370c      	adds	r7, #12
 8000892:	46bd      	mov	sp, r7
 8000894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000898:	4770      	bx	lr
 800089a:	bf00      	nop
 800089c:	40023800 	.word	0x40023800

080008a0 <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 80008a0:	b480      	push	{r7}
 80008a2:	b083      	sub	sp, #12
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
 80008a8:	460b      	mov	r3, r1
 80008aa:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	887a      	ldrh	r2, [r7, #2]
 80008b0:	819a      	strh	r2, [r3, #12]
}
 80008b2:	bf00      	nop
 80008b4:	370c      	adds	r7, #12
 80008b6:	46bd      	mov	sp, r7
 80008b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008bc:	4770      	bx	lr

080008be <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 80008be:	b480      	push	{r7}
 80008c0:	b085      	sub	sp, #20
 80008c2:	af00      	add	r7, sp, #0
 80008c4:	6078      	str	r0, [r7, #4]
 80008c6:	460b      	mov	r3, r1
 80008c8:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80008ca:	2300      	movs	r3, #0
 80008cc:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	891b      	ldrh	r3, [r3, #8]
 80008d2:	b29a      	uxth	r2, r3
 80008d4:	887b      	ldrh	r3, [r7, #2]
 80008d6:	4013      	ands	r3, r2
 80008d8:	b29b      	uxth	r3, r3
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d002      	beq.n	80008e4 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 80008de:	2301      	movs	r3, #1
 80008e0:	73fb      	strb	r3, [r7, #15]
 80008e2:	e001      	b.n	80008e8 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 80008e4:	2300      	movs	r3, #0
 80008e6:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 80008e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80008ea:	4618      	mov	r0, r3
 80008ec:	3714      	adds	r7, #20
 80008ee:	46bd      	mov	sp, r7
 80008f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f4:	4770      	bx	lr
	...

080008f8 <SYSCFG_EXTILineConfig>:
  *           and STM32F427x/STM32F437x devices. 
  *             
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 80008f8:	b490      	push	{r4, r7}
 80008fa:	b084      	sub	sp, #16
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	4603      	mov	r3, r0
 8000900:	460a      	mov	r2, r1
 8000902:	71fb      	strb	r3, [r7, #7]
 8000904:	4613      	mov	r3, r2
 8000906:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 8000908:	2300      	movs	r3, #0
 800090a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 800090c:	79bb      	ldrb	r3, [r7, #6]
 800090e:	f003 0303 	and.w	r3, r3, #3
 8000912:	009b      	lsls	r3, r3, #2
 8000914:	220f      	movs	r2, #15
 8000916:	fa02 f303 	lsl.w	r3, r2, r3
 800091a:	60fb      	str	r3, [r7, #12]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 800091c:	4916      	ldr	r1, [pc, #88]	; (8000978 <SYSCFG_EXTILineConfig+0x80>)
 800091e:	79bb      	ldrb	r3, [r7, #6]
 8000920:	089b      	lsrs	r3, r3, #2
 8000922:	b2db      	uxtb	r3, r3
 8000924:	4618      	mov	r0, r3
 8000926:	4a14      	ldr	r2, [pc, #80]	; (8000978 <SYSCFG_EXTILineConfig+0x80>)
 8000928:	79bb      	ldrb	r3, [r7, #6]
 800092a:	089b      	lsrs	r3, r3, #2
 800092c:	b2db      	uxtb	r3, r3
 800092e:	3302      	adds	r3, #2
 8000930:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000934:	68fb      	ldr	r3, [r7, #12]
 8000936:	43db      	mvns	r3, r3
 8000938:	401a      	ands	r2, r3
 800093a:	1c83      	adds	r3, r0, #2
 800093c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 8000940:	480d      	ldr	r0, [pc, #52]	; (8000978 <SYSCFG_EXTILineConfig+0x80>)
 8000942:	79bb      	ldrb	r3, [r7, #6]
 8000944:	089b      	lsrs	r3, r3, #2
 8000946:	b2db      	uxtb	r3, r3
 8000948:	461c      	mov	r4, r3
 800094a:	4a0b      	ldr	r2, [pc, #44]	; (8000978 <SYSCFG_EXTILineConfig+0x80>)
 800094c:	79bb      	ldrb	r3, [r7, #6]
 800094e:	089b      	lsrs	r3, r3, #2
 8000950:	b2db      	uxtb	r3, r3
 8000952:	3302      	adds	r3, #2
 8000954:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000958:	79f9      	ldrb	r1, [r7, #7]
 800095a:	79bb      	ldrb	r3, [r7, #6]
 800095c:	f003 0303 	and.w	r3, r3, #3
 8000960:	009b      	lsls	r3, r3, #2
 8000962:	fa01 f303 	lsl.w	r3, r1, r3
 8000966:	431a      	orrs	r2, r3
 8000968:	1ca3      	adds	r3, r4, #2
 800096a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 800096e:	bf00      	nop
 8000970:	3710      	adds	r7, #16
 8000972:	46bd      	mov	sp, r7
 8000974:	bc90      	pop	{r4, r7}
 8000976:	4770      	bx	lr
 8000978:	40013800 	.word	0x40013800

0800097c <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 800097c:	b580      	push	{r7, lr}
 800097e:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 8000980:	4b38      	ldr	r3, [pc, #224]	; (8000a64 <Audio_MAL_IRQHandler+0xe8>)
 8000982:	681a      	ldr	r2, [r3, #0]
 8000984:	4b38      	ldr	r3, [pc, #224]	; (8000a68 <Audio_MAL_IRQHandler+0xec>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	4619      	mov	r1, r3
 800098a:	4610      	mov	r0, r2
 800098c:	f7ff fd94 	bl	80004b8 <DMA_GetFlagStatus>
 8000990:	4603      	mov	r3, r0
 8000992:	2b00      	cmp	r3, #0
 8000994:	d064      	beq.n	8000a60 <Audio_MAL_IRQHandler+0xe4>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 8000996:	4b35      	ldr	r3, [pc, #212]	; (8000a6c <Audio_MAL_IRQHandler+0xf0>)
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	2b00      	cmp	r3, #0
 800099c:	d04c      	beq.n	8000a38 <Audio_MAL_IRQHandler+0xbc>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 800099e:	bf00      	nop
 80009a0:	4b30      	ldr	r3, [pc, #192]	; (8000a64 <Audio_MAL_IRQHandler+0xe8>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	4618      	mov	r0, r3
 80009a6:	f7ff fd6f 	bl	8000488 <DMA_GetCmdStatus>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d1f7      	bne.n	80009a0 <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 80009b0:	4b2c      	ldr	r3, [pc, #176]	; (8000a64 <Audio_MAL_IRQHandler+0xe8>)
 80009b2:	681a      	ldr	r2, [r3, #0]
 80009b4:	4b2c      	ldr	r3, [pc, #176]	; (8000a68 <Audio_MAL_IRQHandler+0xec>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	4619      	mov	r1, r3
 80009ba:	4610      	mov	r0, r2
 80009bc:	f7ff fdb8 	bl	8000530 <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 80009c0:	4b2b      	ldr	r3, [pc, #172]	; (8000a70 <Audio_MAL_IRQHandler+0xf4>)
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	461a      	mov	r2, r3
 80009c6:	4b2b      	ldr	r3, [pc, #172]	; (8000a74 <Audio_MAL_IRQHandler+0xf8>)
 80009c8:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 80009ca:	4b28      	ldr	r3, [pc, #160]	; (8000a6c <Audio_MAL_IRQHandler+0xf0>)
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80009d2:	4293      	cmp	r3, r2
 80009d4:	bf28      	it	cs
 80009d6:	4613      	movcs	r3, r2
 80009d8:	4a26      	ldr	r2, [pc, #152]	; (8000a74 <Audio_MAL_IRQHandler+0xf8>)
 80009da:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 80009dc:	4b21      	ldr	r3, [pc, #132]	; (8000a64 <Audio_MAL_IRQHandler+0xe8>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	4924      	ldr	r1, [pc, #144]	; (8000a74 <Audio_MAL_IRQHandler+0xf8>)
 80009e2:	4618      	mov	r0, r3
 80009e4:	f7ff fcdc 	bl	80003a0 <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 80009e8:	4b1e      	ldr	r3, [pc, #120]	; (8000a64 <Audio_MAL_IRQHandler+0xe8>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	2101      	movs	r1, #1
 80009ee:	4618      	mov	r0, r3
 80009f0:	f7ff fd2e 	bl	8000450 <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 80009f4:	4b1e      	ldr	r3, [pc, #120]	; (8000a70 <Audio_MAL_IRQHandler+0xf4>)
 80009f6:	681a      	ldr	r2, [r3, #0]
 80009f8:	4b1c      	ldr	r3, [pc, #112]	; (8000a6c <Audio_MAL_IRQHandler+0xf0>)
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000a00:	d203      	bcs.n	8000a0a <Audio_MAL_IRQHandler+0x8e>
 8000a02:	4b1a      	ldr	r3, [pc, #104]	; (8000a6c <Audio_MAL_IRQHandler+0xf0>)
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	005b      	lsls	r3, r3, #1
 8000a08:	e000      	b.n	8000a0c <Audio_MAL_IRQHandler+0x90>
 8000a0a:	4b1b      	ldr	r3, [pc, #108]	; (8000a78 <Audio_MAL_IRQHandler+0xfc>)
 8000a0c:	4413      	add	r3, r2
 8000a0e:	4a18      	ldr	r2, [pc, #96]	; (8000a70 <Audio_MAL_IRQHandler+0xf4>)
 8000a10:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 8000a12:	4b16      	ldr	r3, [pc, #88]	; (8000a6c <Audio_MAL_IRQHandler+0xf0>)
 8000a14:	681a      	ldr	r2, [r3, #0]
 8000a16:	4b15      	ldr	r3, [pc, #84]	; (8000a6c <Audio_MAL_IRQHandler+0xf0>)
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000a1e:	428b      	cmp	r3, r1
 8000a20:	bf28      	it	cs
 8000a22:	460b      	movcs	r3, r1
 8000a24:	1ad3      	subs	r3, r2, r3
 8000a26:	4a11      	ldr	r2, [pc, #68]	; (8000a6c <Audio_MAL_IRQHandler+0xf0>)
 8000a28:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 8000a2a:	4b0e      	ldr	r3, [pc, #56]	; (8000a64 <Audio_MAL_IRQHandler+0xe8>)
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	2101      	movs	r1, #1
 8000a30:	4618      	mov	r0, r3
 8000a32:	f7ff fd0d 	bl	8000450 <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 8000a36:	e013      	b.n	8000a60 <Audio_MAL_IRQHandler+0xe4>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 8000a38:	4b0a      	ldr	r3, [pc, #40]	; (8000a64 <Audio_MAL_IRQHandler+0xe8>)
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	2100      	movs	r1, #0
 8000a3e:	4618      	mov	r0, r3
 8000a40:	f7ff fd06 	bl	8000450 <DMA_Cmd>
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 8000a44:	4b07      	ldr	r3, [pc, #28]	; (8000a64 <Audio_MAL_IRQHandler+0xe8>)
 8000a46:	681a      	ldr	r2, [r3, #0]
 8000a48:	4b07      	ldr	r3, [pc, #28]	; (8000a68 <Audio_MAL_IRQHandler+0xec>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	4619      	mov	r1, r3
 8000a4e:	4610      	mov	r0, r2
 8000a50:	f7ff fd6e 	bl	8000530 <DMA_ClearFlag>
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 8000a54:	4b06      	ldr	r3, [pc, #24]	; (8000a70 <Audio_MAL_IRQHandler+0xf4>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	2100      	movs	r1, #0
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	f000 f902 	bl	8000c64 <EVAL_AUDIO_TransferComplete_CallBack>
}
 8000a60:	bf00      	nop
 8000a62:	bd80      	pop	{r7, pc}
 8000a64:	20000008 	.word	0x20000008
 8000a68:	2000000c 	.word	0x2000000c
 8000a6c:	20000000 	.word	0x20000000
 8000a70:	2000002c 	.word	0x2000002c
 8000a74:	2000006c 	.word	0x2000006c
 8000a78:	0001fffe 	.word	0x0001fffe

08000a7c <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8000a80:	f7ff ff7c 	bl	800097c <Audio_MAL_IRQHandler>
}
 8000a84:	bf00      	nop
 8000a86:	bd80      	pop	{r7, pc}

08000a88 <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8000a8c:	f7ff ff76 	bl	800097c <Audio_MAL_IRQHandler>
}
 8000a90:	bf00      	nop
 8000a92:	bd80      	pop	{r7, pc}

08000a94 <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 8000a98:	2102      	movs	r1, #2
 8000a9a:	480d      	ldr	r0, [pc, #52]	; (8000ad0 <SPI3_IRQHandler+0x3c>)
 8000a9c:	f7ff ff0f 	bl	80008be <SPI_I2S_GetFlagStatus>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d011      	beq.n	8000aca <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 8000aa6:	4b0b      	ldr	r3, [pc, #44]	; (8000ad4 <SPI3_IRQHandler+0x40>)
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	2b02      	cmp	r3, #2
 8000aac:	d106      	bne.n	8000abc <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 8000aae:	f000 f8e4 	bl	8000c7a <EVAL_AUDIO_GetSampleCallBack>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	4619      	mov	r1, r3
 8000ab6:	2004      	movs	r0, #4
 8000ab8:	f7ff fc56 	bl	8000368 <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 8000abc:	f000 f8dd 	bl	8000c7a <EVAL_AUDIO_GetSampleCallBack>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	4619      	mov	r1, r3
 8000ac4:	4802      	ldr	r0, [pc, #8]	; (8000ad0 <SPI3_IRQHandler+0x3c>)
 8000ac6:	f7ff feeb 	bl	80008a0 <SPI_I2S_SendData>
  }
}
 8000aca:	bf00      	nop
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	40003c00 	.word	0x40003c00
 8000ad4:	20000004 	.word	0x20000004

08000ad8 <RCC_Config>:
GPIO_InitTypeDef GPIO_InitStruct;
DAC_InitTypeDef DAC_InitStruct;
EXTI_InitTypeDef EXTI_InitStruct;
NVIC_InitTypeDef NVIC_InitStruct;

void RCC_Config(void){
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	af00      	add	r7, sp, #0
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA,ENABLE); // gpoa
 8000adc:	2101      	movs	r1, #1
 8000ade:	2001      	movs	r0, #1
 8000ae0:	f7ff fe7e 	bl	80007e0 <RCC_AHB1PeriphClockCmd>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_DAC,ENABLE); //dac
 8000ae4:	2101      	movs	r1, #1
 8000ae6:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8000aea:	f7ff fe99 	bl	8000820 <RCC_APB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG,ENABLE); // external interrupt
 8000aee:	2101      	movs	r1, #1
 8000af0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000af4:	f7ff feb4 	bl	8000860 <RCC_APB2PeriphClockCmd>
}
 8000af8:	bf00      	nop
 8000afa:	bd80      	pop	{r7, pc}

08000afc <GPIO_Config>:

void GPIO_Config(void){
 8000afc:	b580      	push	{r7, lr}
 8000afe:	af00      	add	r7, sp, #0
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_OUT;
 8000b00:	4b13      	ldr	r3, [pc, #76]	; (8000b50 <GPIO_Config+0x54>)
 8000b02:	2201      	movs	r2, #1
 8000b04:	711a      	strb	r2, [r3, #4]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8000b06:	4b12      	ldr	r3, [pc, #72]	; (8000b50 <GPIO_Config+0x54>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	719a      	strb	r2, [r3, #6]
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_4;
 8000b0c:	4b10      	ldr	r3, [pc, #64]	; (8000b50 <GPIO_Config+0x54>)
 8000b0e:	2210      	movs	r2, #16
 8000b10:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000b12:	4b0f      	ldr	r3, [pc, #60]	; (8000b50 <GPIO_Config+0x54>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	71da      	strb	r2, [r3, #7]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 8000b18:	4b0d      	ldr	r3, [pc, #52]	; (8000b50 <GPIO_Config+0x54>)
 8000b1a:	2203      	movs	r2, #3
 8000b1c:	715a      	strb	r2, [r3, #5]
	GPIO_Init(GPIOA,&GPIO_InitStruct);
 8000b1e:	490c      	ldr	r1, [pc, #48]	; (8000b50 <GPIO_Config+0x54>)
 8000b20:	480c      	ldr	r0, [pc, #48]	; (8000b54 <GPIO_Config+0x58>)
 8000b22:	f7ff fdcf 	bl	80006c4 <GPIO_Init>

	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_IN;
 8000b26:	4b0a      	ldr	r3, [pc, #40]	; (8000b50 <GPIO_Config+0x54>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	711a      	strb	r2, [r3, #4]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8000b2c:	4b08      	ldr	r3, [pc, #32]	; (8000b50 <GPIO_Config+0x54>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	719a      	strb	r2, [r3, #6]
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_2;
 8000b32:	4b07      	ldr	r3, [pc, #28]	; (8000b50 <GPIO_Config+0x54>)
 8000b34:	2204      	movs	r2, #4
 8000b36:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.GPIO_PuPd =GPIO_PuPd_DOWN;
 8000b38:	4b05      	ldr	r3, [pc, #20]	; (8000b50 <GPIO_Config+0x54>)
 8000b3a:	2202      	movs	r2, #2
 8000b3c:	71da      	strb	r2, [r3, #7]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 8000b3e:	4b04      	ldr	r3, [pc, #16]	; (8000b50 <GPIO_Config+0x54>)
 8000b40:	2203      	movs	r2, #3
 8000b42:	715a      	strb	r2, [r3, #5]
	GPIO_Init(GPIOA,&GPIO_InitStruct);
 8000b44:	4902      	ldr	r1, [pc, #8]	; (8000b50 <GPIO_Config+0x54>)
 8000b46:	4803      	ldr	r0, [pc, #12]	; (8000b54 <GPIO_Config+0x58>)
 8000b48:	f7ff fdbc 	bl	80006c4 <GPIO_Init>
}
 8000b4c:	bf00      	nop
 8000b4e:	bd80      	pop	{r7, pc}
 8000b50:	200000a8 	.word	0x200000a8
 8000b54:	40020000 	.word	0x40020000

08000b58 <EXTI_Config>:

void EXTI_Config(void){
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	af00      	add	r7, sp, #0
	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOA, GPIO_PinSource2);
 8000b5c:	2102      	movs	r1, #2
 8000b5e:	2000      	movs	r0, #0
 8000b60:	f7ff feca 	bl	80008f8 <SYSCFG_EXTILineConfig>
	EXTI_InitStruct.EXTI_Line = EXTI_Line2;
 8000b64:	4b08      	ldr	r3, [pc, #32]	; (8000b88 <EXTI_Config+0x30>)
 8000b66:	2204      	movs	r2, #4
 8000b68:	601a      	str	r2, [r3, #0]
	EXTI_InitStruct.EXTI_LineCmd = ENABLE;
 8000b6a:	4b07      	ldr	r3, [pc, #28]	; (8000b88 <EXTI_Config+0x30>)
 8000b6c:	2201      	movs	r2, #1
 8000b6e:	719a      	strb	r2, [r3, #6]
	EXTI_InitStruct.EXTI_Mode = EXTI_Mode_Interrupt;
 8000b70:	4b05      	ldr	r3, [pc, #20]	; (8000b88 <EXTI_Config+0x30>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	711a      	strb	r2, [r3, #4]
	EXTI_InitStruct.EXTI_Trigger = EXTI_Trigger_Rising;
 8000b76:	4b04      	ldr	r3, [pc, #16]	; (8000b88 <EXTI_Config+0x30>)
 8000b78:	2208      	movs	r2, #8
 8000b7a:	715a      	strb	r2, [r3, #5]
	EXTI_Init(&EXTI_InitStruct);
 8000b7c:	4802      	ldr	r0, [pc, #8]	; (8000b88 <EXTI_Config+0x30>)
 8000b7e:	f7ff fd05 	bl	800058c <EXTI_Init>

}
 8000b82:	bf00      	nop
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	bf00      	nop
 8000b88:	200000c4 	.word	0x200000c4

08000b8c <DAC1_Config>:

void DAC1_Config(void){
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	af00      	add	r7, sp, #0
	DAC_InitStruct.DAC_OutputBuffer = DAC_OutputBuffer_Enable;
 8000b90:	4b09      	ldr	r3, [pc, #36]	; (8000bb8 <DAC1_Config+0x2c>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	60da      	str	r2, [r3, #12]
	DAC_InitStruct.DAC_Trigger = DAC_Trigger_None;
 8000b96:	4b08      	ldr	r3, [pc, #32]	; (8000bb8 <DAC1_Config+0x2c>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	601a      	str	r2, [r3, #0]
	DAC_InitStruct.DAC_WaveGeneration = DAC_WaveGeneration_None;
 8000b9c:	4b06      	ldr	r3, [pc, #24]	; (8000bb8 <DAC1_Config+0x2c>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	605a      	str	r2, [r3, #4]
	DAC_Init(DAC_Channel_1,&DAC_InitStruct);
 8000ba2:	4905      	ldr	r1, [pc, #20]	; (8000bb8 <DAC1_Config+0x2c>)
 8000ba4:	2000      	movs	r0, #0
 8000ba6:	f7ff fb85 	bl	80002b4 <DAC_Init>
	DAC_Cmd(DAC_Channel_1,ENABLE);
 8000baa:	2101      	movs	r1, #1
 8000bac:	2000      	movs	r0, #0
 8000bae:	f7ff fbb5 	bl	800031c <DAC_Cmd>
}
 8000bb2:	bf00      	nop
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	bf00      	nop
 8000bb8:	200000b0 	.word	0x200000b0

08000bbc <NVIC_Config>:

void NVIC_Config(void){
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	af00      	add	r7, sp, #0
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_0);
 8000bc0:	f44f 60e0 	mov.w	r0, #1792	; 0x700
 8000bc4:	f7ff fb00 	bl	80001c8 <NVIC_PriorityGroupConfig>

	NVIC_InitStruct.NVIC_IRQChannel = EXTI2_IRQn;
 8000bc8:	4b08      	ldr	r3, [pc, #32]	; (8000bec <NVIC_Config+0x30>)
 8000bca:	2208      	movs	r2, #8
 8000bcc:	701a      	strb	r2, [r3, #0]
	NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 8000bce:	4b07      	ldr	r3, [pc, #28]	; (8000bec <NVIC_Config+0x30>)
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	70da      	strb	r2, [r3, #3]
	NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority =0;
 8000bd4:	4b05      	ldr	r3, [pc, #20]	; (8000bec <NVIC_Config+0x30>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	705a      	strb	r2, [r3, #1]
	NVIC_InitStruct.NVIC_IRQChannelSubPriority = 0;
 8000bda:	4b04      	ldr	r3, [pc, #16]	; (8000bec <NVIC_Config+0x30>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	709a      	strb	r2, [r3, #2]
	NVIC_Init(&NVIC_InitStruct);
 8000be0:	4802      	ldr	r0, [pc, #8]	; (8000bec <NVIC_Config+0x30>)
 8000be2:	f7ff fb05 	bl	80001f0 <NVIC_Init>
}
 8000be6:	bf00      	nop
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	200000c0 	.word	0x200000c0

08000bf0 <EXTI2_IRQHandler>:


void EXTI2_IRQHandler(void){
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	af00      	add	r7, sp, #0

	if(EXTI_GetFlagStatus(EXTI_Line2) != RESET){
 8000bf4:	2004      	movs	r0, #4
 8000bf6:	f7ff fd3b 	bl	8000670 <EXTI_GetFlagStatus>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d00a      	beq.n	8000c16 <EXTI2_IRQHandler+0x26>

		DAC_SetChannel1Data(DAC_Align_12b_R,4095);
 8000c00:	f640 71ff 	movw	r1, #4095	; 0xfff
 8000c04:	2000      	movs	r0, #0
 8000c06:	f7ff fbaf 	bl	8000368 <DAC_SetChannel1Data>
		delay(63000000);
 8000c0a:	4804      	ldr	r0, [pc, #16]	; (8000c1c <EXTI2_IRQHandler+0x2c>)
 8000c0c:	f000 f808 	bl	8000c20 <delay>
		EXTI_ClearITPendingBit(EXTI_Line2);
 8000c10:	2004      	movs	r0, #4
 8000c12:	f7ff fd47 	bl	80006a4 <EXTI_ClearITPendingBit>
	}
}
 8000c16:	bf00      	nop
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	03c14dc0 	.word	0x03c14dc0

08000c20 <delay>:

void delay(uint32_t time){
 8000c20:	b480      	push	{r7}
 8000c22:	b083      	sub	sp, #12
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
	while(time--);
 8000c28:	bf00      	nop
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	1e5a      	subs	r2, r3, #1
 8000c2e:	607a      	str	r2, [r7, #4]
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d1fa      	bne.n	8000c2a <delay+0xa>
}
 8000c34:	bf00      	nop
 8000c36:	370c      	adds	r7, #12
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3e:	4770      	bx	lr

08000c40 <main>:

int main(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	af00      	add	r7, sp, #0
	RCC_Config();
 8000c44:	f7ff ff48 	bl	8000ad8 <RCC_Config>
	GPIO_Config();
 8000c48:	f7ff ff58 	bl	8000afc <GPIO_Config>
	EXTI_Config();
 8000c4c:	f7ff ff84 	bl	8000b58 <EXTI_Config>
	NVIC_Config();
 8000c50:	f7ff ffb4 	bl	8000bbc <NVIC_Config>
	DAC1_Config();
 8000c54:	f7ff ff9a 	bl	8000b8c <DAC1_Config>
    while (1)
  {
    	DAC_SetChannel1Data(DAC_Align_12b_R,4095);
 8000c58:	f640 71ff 	movw	r1, #4095	; 0xfff
 8000c5c:	2000      	movs	r0, #0
 8000c5e:	f7ff fb83 	bl	8000368 <DAC_SetChannel1Data>
 8000c62:	e7f9      	b.n	8000c58 <main+0x18>

08000c64 <EVAL_AUDIO_TransferComplete_CallBack>:

/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size){
 8000c64:	b480      	push	{r7}
 8000c66:	b083      	sub	sp, #12
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
 8000c6c:	6039      	str	r1, [r7, #0]
  /* TODO, implement your code here */
  return;
 8000c6e:	bf00      	nop
}
 8000c70:	370c      	adds	r7, #12
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr

08000c7a <EVAL_AUDIO_GetSampleCallBack>:

/*
 * Callback used by stm324xg_eval_audio_codec.c.
 * Refer to stm324xg_eval_audio_codec.h for more info.
 */
uint16_t EVAL_AUDIO_GetSampleCallBack(void){
 8000c7a:	b480      	push	{r7}
 8000c7c:	af00      	add	r7, sp, #0
  /* TODO, implement your code here */
  return -1;
 8000c7e:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8000c82:	4618      	mov	r0, r3
 8000c84:	46bd      	mov	sp, r7
 8000c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8a:	4770      	bx	lr

08000c8c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000c8c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000cc4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000c90:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000c92:	e003      	b.n	8000c9c <LoopCopyDataInit>

08000c94 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000c94:	4b0c      	ldr	r3, [pc, #48]	; (8000cc8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000c96:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000c98:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000c9a:	3104      	adds	r1, #4

08000c9c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000c9c:	480b      	ldr	r0, [pc, #44]	; (8000ccc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000c9e:	4b0c      	ldr	r3, [pc, #48]	; (8000cd0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000ca0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000ca2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000ca4:	d3f6      	bcc.n	8000c94 <CopyDataInit>
  ldr  r2, =_sbss
 8000ca6:	4a0b      	ldr	r2, [pc, #44]	; (8000cd4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000ca8:	e002      	b.n	8000cb0 <LoopFillZerobss>

08000caa <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000caa:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000cac:	f842 3b04 	str.w	r3, [r2], #4

08000cb0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000cb0:	4b09      	ldr	r3, [pc, #36]	; (8000cd8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000cb2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000cb4:	d3f9      	bcc.n	8000caa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000cb6:	f000 f841 	bl	8000d3c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000cba:	f000 f8f1 	bl	8000ea0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000cbe:	f7ff ffbf 	bl	8000c40 <main>
  bx  lr    
 8000cc2:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000cc4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000cc8:	08000f08 	.word	0x08000f08
  ldr  r0, =_sdata
 8000ccc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000cd0:	20000010 	.word	0x20000010
  ldr  r2, =_sbss
 8000cd4:	20000010 	.word	0x20000010
  ldr  r3, = _ebss
 8000cd8:	200000cc 	.word	0x200000cc

08000cdc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000cdc:	e7fe      	b.n	8000cdc <ADC_IRQHandler>

08000cde <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000cde:	b480      	push	{r7}
 8000ce0:	af00      	add	r7, sp, #0
}
 8000ce2:	bf00      	nop
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cea:	4770      	bx	lr

08000cec <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000cf0:	e7fe      	b.n	8000cf0 <HardFault_Handler+0x4>

08000cf2 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000cf2:	b480      	push	{r7}
 8000cf4:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8000cf6:	e7fe      	b.n	8000cf6 <MemManage_Handler+0x4>

08000cf8 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000cfc:	e7fe      	b.n	8000cfc <BusFault_Handler+0x4>

08000cfe <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000cfe:	b480      	push	{r7}
 8000d00:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000d02:	e7fe      	b.n	8000d02 <UsageFault_Handler+0x4>

08000d04 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
}
 8000d08:	bf00      	nop
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d10:	4770      	bx	lr

08000d12 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000d12:	b480      	push	{r7}
 8000d14:	af00      	add	r7, sp, #0
}
 8000d16:	bf00      	nop
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1e:	4770      	bx	lr

08000d20 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000d20:	b480      	push	{r7}
 8000d22:	af00      	add	r7, sp, #0
}
 8000d24:	bf00      	nop
 8000d26:	46bd      	mov	sp, r7
 8000d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2c:	4770      	bx	lr

08000d2e <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000d2e:	b480      	push	{r7}
 8000d30:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 8000d32:	bf00      	nop
 8000d34:	46bd      	mov	sp, r7
 8000d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3a:	4770      	bx	lr

08000d3c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d40:	4a16      	ldr	r2, [pc, #88]	; (8000d9c <SystemInit+0x60>)
 8000d42:	4b16      	ldr	r3, [pc, #88]	; (8000d9c <SystemInit+0x60>)
 8000d44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d48:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d4c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000d50:	4a13      	ldr	r2, [pc, #76]	; (8000da0 <SystemInit+0x64>)
 8000d52:	4b13      	ldr	r3, [pc, #76]	; (8000da0 <SystemInit+0x64>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	f043 0301 	orr.w	r3, r3, #1
 8000d5a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000d5c:	4b10      	ldr	r3, [pc, #64]	; (8000da0 <SystemInit+0x64>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000d62:	4a0f      	ldr	r2, [pc, #60]	; (8000da0 <SystemInit+0x64>)
 8000d64:	4b0e      	ldr	r3, [pc, #56]	; (8000da0 <SystemInit+0x64>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000d6c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d70:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000d72:	4b0b      	ldr	r3, [pc, #44]	; (8000da0 <SystemInit+0x64>)
 8000d74:	4a0b      	ldr	r2, [pc, #44]	; (8000da4 <SystemInit+0x68>)
 8000d76:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000d78:	4a09      	ldr	r2, [pc, #36]	; (8000da0 <SystemInit+0x64>)
 8000d7a:	4b09      	ldr	r3, [pc, #36]	; (8000da0 <SystemInit+0x64>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d82:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000d84:	4b06      	ldr	r3, [pc, #24]	; (8000da0 <SystemInit+0x64>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8000d8a:	f000 f80d 	bl	8000da8 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000d8e:	4b03      	ldr	r3, [pc, #12]	; (8000d9c <SystemInit+0x60>)
 8000d90:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000d94:	609a      	str	r2, [r3, #8]
#endif
}
 8000d96:	bf00      	nop
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	e000ed00 	.word	0xe000ed00
 8000da0:	40023800 	.word	0x40023800
 8000da4:	24003010 	.word	0x24003010

08000da8 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000da8:	b480      	push	{r7}
 8000daa:	b083      	sub	sp, #12
 8000dac:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000dae:	2300      	movs	r3, #0
 8000db0:	607b      	str	r3, [r7, #4]
 8000db2:	2300      	movs	r3, #0
 8000db4:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8000db6:	4a36      	ldr	r2, [pc, #216]	; (8000e90 <SetSysClock+0xe8>)
 8000db8:	4b35      	ldr	r3, [pc, #212]	; (8000e90 <SetSysClock+0xe8>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000dc0:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8000dc2:	4b33      	ldr	r3, [pc, #204]	; (8000e90 <SetSysClock+0xe8>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dca:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	3301      	adds	r3, #1
 8000dd0:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8000dd2:	683b      	ldr	r3, [r7, #0]
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d103      	bne.n	8000de0 <SetSysClock+0x38>
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000dde:	d1f0      	bne.n	8000dc2 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000de0:	4b2b      	ldr	r3, [pc, #172]	; (8000e90 <SetSysClock+0xe8>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d002      	beq.n	8000df2 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8000dec:	2301      	movs	r3, #1
 8000dee:	603b      	str	r3, [r7, #0]
 8000df0:	e001      	b.n	8000df6 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8000df2:	2300      	movs	r3, #0
 8000df4:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	2b01      	cmp	r3, #1
 8000dfa:	d142      	bne.n	8000e82 <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000dfc:	4a24      	ldr	r2, [pc, #144]	; (8000e90 <SetSysClock+0xe8>)
 8000dfe:	4b24      	ldr	r3, [pc, #144]	; (8000e90 <SetSysClock+0xe8>)
 8000e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e02:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e06:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 8000e08:	4a22      	ldr	r2, [pc, #136]	; (8000e94 <SetSysClock+0xec>)
 8000e0a:	4b22      	ldr	r3, [pc, #136]	; (8000e94 <SetSysClock+0xec>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000e12:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000e14:	4a1e      	ldr	r2, [pc, #120]	; (8000e90 <SetSysClock+0xe8>)
 8000e16:	4b1e      	ldr	r3, [pc, #120]	; (8000e90 <SetSysClock+0xe8>)
 8000e18:	689b      	ldr	r3, [r3, #8]
 8000e1a:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8000e1c:	4a1c      	ldr	r2, [pc, #112]	; (8000e90 <SetSysClock+0xe8>)
 8000e1e:	4b1c      	ldr	r3, [pc, #112]	; (8000e90 <SetSysClock+0xe8>)
 8000e20:	689b      	ldr	r3, [r3, #8]
 8000e22:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000e26:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8000e28:	4a19      	ldr	r2, [pc, #100]	; (8000e90 <SetSysClock+0xe8>)
 8000e2a:	4b19      	ldr	r3, [pc, #100]	; (8000e90 <SetSysClock+0xe8>)
 8000e2c:	689b      	ldr	r3, [r3, #8]
 8000e2e:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8000e32:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8000e34:	4b16      	ldr	r3, [pc, #88]	; (8000e90 <SetSysClock+0xe8>)
 8000e36:	4a18      	ldr	r2, [pc, #96]	; (8000e98 <SetSysClock+0xf0>)
 8000e38:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8000e3a:	4a15      	ldr	r2, [pc, #84]	; (8000e90 <SetSysClock+0xe8>)
 8000e3c:	4b14      	ldr	r3, [pc, #80]	; (8000e90 <SetSysClock+0xe8>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000e44:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000e46:	bf00      	nop
 8000e48:	4b11      	ldr	r3, [pc, #68]	; (8000e90 <SetSysClock+0xe8>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d0f9      	beq.n	8000e48 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8000e54:	4b11      	ldr	r3, [pc, #68]	; (8000e9c <SetSysClock+0xf4>)
 8000e56:	f240 6205 	movw	r2, #1541	; 0x605
 8000e5a:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000e5c:	4a0c      	ldr	r2, [pc, #48]	; (8000e90 <SetSysClock+0xe8>)
 8000e5e:	4b0c      	ldr	r3, [pc, #48]	; (8000e90 <SetSysClock+0xe8>)
 8000e60:	689b      	ldr	r3, [r3, #8]
 8000e62:	f023 0303 	bic.w	r3, r3, #3
 8000e66:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8000e68:	4a09      	ldr	r2, [pc, #36]	; (8000e90 <SetSysClock+0xe8>)
 8000e6a:	4b09      	ldr	r3, [pc, #36]	; (8000e90 <SetSysClock+0xe8>)
 8000e6c:	689b      	ldr	r3, [r3, #8]
 8000e6e:	f043 0302 	orr.w	r3, r3, #2
 8000e72:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8000e74:	bf00      	nop
 8000e76:	4b06      	ldr	r3, [pc, #24]	; (8000e90 <SetSysClock+0xe8>)
 8000e78:	689b      	ldr	r3, [r3, #8]
 8000e7a:	f003 030c 	and.w	r3, r3, #12
 8000e7e:	2b08      	cmp	r3, #8
 8000e80:	d1f9      	bne.n	8000e76 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8000e82:	bf00      	nop
 8000e84:	370c      	adds	r7, #12
 8000e86:	46bd      	mov	sp, r7
 8000e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8c:	4770      	bx	lr
 8000e8e:	bf00      	nop
 8000e90:	40023800 	.word	0x40023800
 8000e94:	40007000 	.word	0x40007000
 8000e98:	07405408 	.word	0x07405408
 8000e9c:	40023c00 	.word	0x40023c00

08000ea0 <__libc_init_array>:
 8000ea0:	b570      	push	{r4, r5, r6, lr}
 8000ea2:	4e0d      	ldr	r6, [pc, #52]	; (8000ed8 <__libc_init_array+0x38>)
 8000ea4:	4c0d      	ldr	r4, [pc, #52]	; (8000edc <__libc_init_array+0x3c>)
 8000ea6:	1ba4      	subs	r4, r4, r6
 8000ea8:	10a4      	asrs	r4, r4, #2
 8000eaa:	2500      	movs	r5, #0
 8000eac:	42a5      	cmp	r5, r4
 8000eae:	d109      	bne.n	8000ec4 <__libc_init_array+0x24>
 8000eb0:	4e0b      	ldr	r6, [pc, #44]	; (8000ee0 <__libc_init_array+0x40>)
 8000eb2:	4c0c      	ldr	r4, [pc, #48]	; (8000ee4 <__libc_init_array+0x44>)
 8000eb4:	f000 f818 	bl	8000ee8 <_init>
 8000eb8:	1ba4      	subs	r4, r4, r6
 8000eba:	10a4      	asrs	r4, r4, #2
 8000ebc:	2500      	movs	r5, #0
 8000ebe:	42a5      	cmp	r5, r4
 8000ec0:	d105      	bne.n	8000ece <__libc_init_array+0x2e>
 8000ec2:	bd70      	pop	{r4, r5, r6, pc}
 8000ec4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000ec8:	4798      	blx	r3
 8000eca:	3501      	adds	r5, #1
 8000ecc:	e7ee      	b.n	8000eac <__libc_init_array+0xc>
 8000ece:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000ed2:	4798      	blx	r3
 8000ed4:	3501      	adds	r5, #1
 8000ed6:	e7f2      	b.n	8000ebe <__libc_init_array+0x1e>
 8000ed8:	08000f00 	.word	0x08000f00
 8000edc:	08000f00 	.word	0x08000f00
 8000ee0:	08000f00 	.word	0x08000f00
 8000ee4:	08000f04 	.word	0x08000f04

08000ee8 <_init>:
 8000ee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000eea:	bf00      	nop
 8000eec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000eee:	bc08      	pop	{r3}
 8000ef0:	469e      	mov	lr, r3
 8000ef2:	4770      	bx	lr

08000ef4 <_fini>:
 8000ef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ef6:	bf00      	nop
 8000ef8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000efa:	bc08      	pop	{r3}
 8000efc:	469e      	mov	lr, r3
 8000efe:	4770      	bx	lr
