$date
	Fri May 10 16:05:30 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module derivative_tb $end
$var wire 8 ! result [7:0] $end
$var reg 1 " clk $end
$var reg 1 # enb $end
$var reg 1 $ reset $end
$var reg 8 % values [7:0] $end
$scope module DUT $end
$var wire 8 & In1 [7:0] $end
$var wire 1 " clk $end
$var wire 1 # enb $end
$var wire 1 $ reset $end
$var reg 8 ' Delay_out1 [7:0] $end
$var reg 8 ( u [7:0] $end
$scope begin Delay_process $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
b0 '
bx &
bx %
1$
x#
0"
bx !
$end
#1
1#
0$
b0 %
b0 &
#2
b0 !
b0 (
1"
#3
b1 %
b1 &
#4
b10 %
b10 &
0"
#5
b11 %
b11 &
#6
b100 !
b100 (
b100 '
b100 %
b100 &
1"
#7
b101 %
b101 &
#8
0"
#10
b1 !
b1 (
b101 '
1"
#12
0"
#14
b0 !
b0 (
1"
#16
0"
#17
b0 %
b0 &
#18
b101 !
b101 (
b0 '
1"
#19
b10 %
b10 &
#20
0"
#21
b100 %
b100 &
#22
b100 !
b100 (
b100 '
1"
#23
b0 %
b0 &
#24
0"
#26
b0 '
1"
#28
0"
#30
b0 !
b0 (
1"
#32
0"
#33
