=====
SETUP
32.598
9.734
42.331
clk_ibuf
0.000
2.088
delay_cnt_20_s0
5.329
5.561
n248_s8
5.980
6.535
n248_s4
7.191
7.708
n248_s2
8.131
8.584
n72_s2
9.164
9.734
delay_cnt_18_s0
9.734
=====
SETUP
32.673
9.658
42.331
clk_ibuf
0.000
2.088
delay_cnt_20_s0
5.329
5.561
n248_s8
5.980
6.535
n248_s4
7.191
7.708
n248_s2
8.131
8.584
n76_s2
9.088
9.658
delay_cnt_14_s0
9.658
=====
SETUP
32.696
9.636
42.331
clk_ibuf
0.000
2.088
delay_cnt_20_s0
5.329
5.561
n248_s8
5.980
6.535
n248_s4
7.191
7.708
n248_s2
8.131
8.584
n81_s2
9.174
9.636
delay_cnt_9_s0
9.636
=====
SETUP
32.726
9.605
42.331
clk_ibuf
0.000
2.088
uart/cycle_cnt_1_s0
5.329
5.561
uart/n153_s6
6.254
6.707
uart/n151_s6
6.964
7.519
uart/n149_s6
7.947
8.318
uart/n143_s6
8.331
8.880
uart/n142_s5
9.056
9.605
uart/cycle_cnt_15_s0
9.605
=====
SETUP
32.726
9.605
42.331
clk_ibuf
0.000
2.088
uart/cycle_cnt_1_s0
5.329
5.561
uart/n153_s6
6.254
6.707
uart/n151_s6
6.964
7.519
uart/n149_s6
7.947
8.318
uart/n143_s6
8.331
8.880
uart/n143_s5
9.056
9.605
uart/cycle_cnt_14_s0
9.605
=====
SETUP
32.781
9.550
42.331
clk_ibuf
0.000
2.088
delay_cnt_20_s0
5.329
5.561
n248_s8
5.980
6.535
n248_s4
7.191
7.708
n248_s9
7.959
8.514
tx_send_s0
9.550
=====
SETUP
32.797
9.535
42.331
clk_ibuf
0.000
2.088
delay_cnt_20_s0
5.329
5.561
n248_s8
5.980
6.535
n248_s4
7.191
7.708
n248_s2
8.131
8.584
n73_s2
9.164
9.535
delay_cnt_17_s0
9.535
=====
SETUP
32.907
9.424
42.331
clk_ibuf
0.000
2.088
uart/cycle_cnt_1_s0
5.329
5.561
uart/n153_s6
6.254
6.707
uart/n151_s6
6.964
7.519
uart/n149_s6
7.947
8.318
uart/n147_s6
8.497
8.959
uart/n147_s5
8.962
9.424
uart/cycle_cnt_10_s0
9.424
=====
SETUP
32.907
9.424
42.331
clk_ibuf
0.000
2.088
uart/cycle_cnt_1_s0
5.329
5.561
uart/n153_s6
6.254
6.707
uart/n151_s6
6.964
7.519
uart/n149_s6
7.947
8.318
uart/n147_s6
8.497
8.959
uart/n146_s5
8.962
9.424
uart/cycle_cnt_11_s0
9.424
=====
SETUP
32.916
9.416
42.331
clk_ibuf
0.000
2.088
delay_cnt_20_s0
5.329
5.561
n248_s8
5.980
6.535
n248_s4
7.191
7.708
n248_s2
8.131
8.584
n71_s2
8.846
9.416
delay_cnt_19_s0
9.416
=====
SETUP
32.980
9.351
42.331
clk_ibuf
0.000
2.088
delay_cnt_20_s0
5.329
5.561
n248_s8
5.980
6.535
n248_s4
7.191
7.708
n248_s2
8.131
8.584
n84_s2
8.781
9.351
delay_cnt_6_s0
9.351
=====
SETUP
33.079
9.252
42.331
clk_ibuf
0.000
2.088
delay_cnt_20_s0
5.329
5.561
n248_s8
5.980
6.535
n248_s4
7.191
7.708
n248_s9
7.959
8.529
tx_data_6_s0
9.252
=====
SETUP
33.079
9.252
42.331
clk_ibuf
0.000
2.088
delay_cnt_20_s0
5.329
5.561
n248_s8
5.980
6.535
n248_s4
7.191
7.708
n248_s9
7.959
8.529
tx_data_3_s0
9.252
=====
SETUP
33.079
9.252
42.331
clk_ibuf
0.000
2.088
delay_cnt_20_s0
5.329
5.561
n248_s8
5.980
6.535
n248_s4
7.191
7.708
n248_s9
7.959
8.529
tx_data_2_s0
9.252
=====
SETUP
33.079
9.252
42.331
clk_ibuf
0.000
2.088
delay_cnt_20_s0
5.329
5.561
n248_s8
5.980
6.535
n248_s4
7.191
7.708
n248_s9
7.959
8.529
tx_data_1_s0
9.252
=====
SETUP
33.079
9.252
42.331
clk_ibuf
0.000
2.088
delay_cnt_20_s0
5.329
5.561
n248_s8
5.980
6.535
n248_s4
7.191
7.708
n248_s9
7.959
8.529
tx_data_0_s0
9.252
=====
SETUP
33.079
9.252
42.331
clk_ibuf
0.000
2.088
delay_cnt_20_s0
5.329
5.561
n248_s8
5.980
6.535
n248_s4
7.191
7.708
n248_s9
7.959
8.529
msg_index_2_s0
9.252
=====
SETUP
33.079
9.252
42.331
clk_ibuf
0.000
2.088
delay_cnt_20_s0
5.329
5.561
n248_s8
5.980
6.535
n248_s4
7.191
7.708
n248_s9
7.959
8.529
msg_index_1_s0
9.252
=====
SETUP
33.079
9.252
42.331
clk_ibuf
0.000
2.088
delay_cnt_20_s0
5.329
5.561
n248_s8
5.980
6.535
n248_s4
7.191
7.708
n248_s9
7.959
8.529
msg_index_0_s0
9.252
=====
SETUP
33.164
9.167
42.331
clk_ibuf
0.000
2.088
delay_cnt_20_s0
5.329
5.561
n248_s8
5.980
6.535
n248_s4
7.191
7.708
n248_s2
8.131
8.584
n74_s2
8.597
9.167
delay_cnt_16_s0
9.167
=====
SETUP
33.203
9.129
42.331
clk_ibuf
0.000
2.088
uart/cycle_cnt_1_s0
5.329
5.561
uart/n153_s6
6.254
6.707
uart/n151_s6
6.964
7.519
uart/n149_s6
7.947
8.318
uart/n149_s5
8.580
9.129
uart/cycle_cnt_8_s0
9.129
=====
SETUP
33.203
9.129
42.331
clk_ibuf
0.000
2.088
uart/cycle_cnt_1_s0
5.329
5.561
uart/n153_s6
6.254
6.707
uart/n151_s6
6.964
7.519
uart/n149_s6
7.947
8.318
uart/n148_s5
8.580
9.129
uart/cycle_cnt_9_s0
9.129
=====
SETUP
33.240
9.092
42.331
clk_ibuf
0.000
2.088
uart/cycle_cnt_1_s0
5.329
5.561
uart/n153_s6
6.254
6.707
uart/n151_s6
6.964
7.519
uart/n145_s8
7.947
8.318
uart/n144_s5
8.721
9.092
uart/cycle_cnt_13_s0
9.092
=====
SETUP
33.298
9.033
42.331
clk_ibuf
0.000
2.088
uart/cycle_cnt_1_s0
5.329
5.561
uart/n153_s6
6.254
6.707
uart/n151_s6
6.964
7.519
uart/n145_s8
7.947
8.318
uart/n145_s5
8.571
9.033
uart/cycle_cnt_12_s0
9.033
=====
SETUP
33.303
9.029
42.331
clk_ibuf
0.000
2.088
uart/cycle_cnt_2_s0
5.329
5.561
uart/send_buf_9_s6
6.228
6.599
uart/send_buf_9_s4
6.770
7.223
uart/send_buf_9_s2
7.645
8.107
uart/send_buf_2_s0
9.029
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
uart/bit_cnt_1_s0
3.583
3.785
uart/n140_s4
3.787
4.019
uart/bit_cnt_1_s0
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
delay_cnt_15_s0
3.583
3.785
n75_s2
3.787
4.019
delay_cnt_15_s0
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
delay_cnt_16_s0
3.583
3.785
n74_s2
3.787
4.019
delay_cnt_16_s0
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
delay_cnt_19_s0
3.583
3.785
n71_s2
3.787
4.019
delay_cnt_19_s0
4.019
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
uart/cycle_cnt_2_s0
3.583
3.785
uart/n155_s7
3.789
4.021
uart/cycle_cnt_2_s0
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
uart/cycle_cnt_3_s0
3.583
3.785
uart/n154_s5
3.789
4.021
uart/cycle_cnt_3_s0
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
uart/cycle_cnt_6_s0
3.583
3.785
uart/n151_s5
3.789
4.021
uart/cycle_cnt_6_s0
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
uart/cycle_cnt_8_s0
3.583
3.785
uart/n149_s5
3.789
4.021
uart/cycle_cnt_8_s0
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
uart/cycle_cnt_14_s0
3.583
3.785
uart/n143_s5
3.789
4.021
uart/cycle_cnt_14_s0
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
uart/bit_cnt_2_s0
3.583
3.785
uart/n139_s6
3.789
4.021
uart/bit_cnt_2_s0
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
delay_cnt_2_s0
3.583
3.785
n88_s2
3.789
4.021
delay_cnt_2_s0
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
delay_cnt_8_s0
3.583
3.785
n82_s3
3.789
4.021
delay_cnt_8_s0
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
delay_cnt_9_s0
3.583
3.785
n81_s2
3.789
4.021
delay_cnt_9_s0
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
delay_cnt_11_s0
3.583
3.785
n79_s2
3.789
4.021
delay_cnt_11_s0
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
msg_index_0_s0
3.583
3.785
n29_s2
3.789
4.021
msg_index_0_s0
4.021
=====
HOLD
0.428
4.022
3.594
clk_ibuf
0.000
1.392
delay_cnt_6_s0
3.583
3.785
n84_s2
3.790
4.022
delay_cnt_6_s0
4.022
=====
HOLD
0.429
4.023
3.594
clk_ibuf
0.000
1.392
uart/state_1_s3
3.583
3.785
uart/n126_s9
3.791
4.023
uart/state_1_s3
4.023
=====
HOLD
0.429
4.023
3.594
clk_ibuf
0.000
1.392
uart/state_0_s5
3.583
3.785
uart/n127_s10
3.791
4.023
uart/state_0_s5
4.023
=====
HOLD
0.429
4.023
3.594
clk_ibuf
0.000
1.392
msg_index_1_s0
3.583
3.785
n28_s0
3.791
4.023
msg_index_1_s0
4.023
=====
HOLD
0.483
4.077
3.594
clk_ibuf
0.000
1.392
uart/cycle_cnt_13_s0
3.583
3.785
uart/n144_s5
3.787
4.077
uart/cycle_cnt_13_s0
4.077
=====
HOLD
0.483
4.077
3.594
clk_ibuf
0.000
1.392
delay_cnt_20_s0
3.583
3.785
n70_s3
3.787
4.077
delay_cnt_20_s0
4.077
=====
HOLD
0.483
4.077
3.594
clk_ibuf
0.000
1.392
delay_cnt_23_s0
3.583
3.785
n67_s2
3.787
4.077
delay_cnt_23_s0
4.077
=====
HOLD
0.485
4.079
3.594
clk_ibuf
0.000
1.392
uart/cycle_cnt_4_s0
3.583
3.785
uart/n153_s5
3.789
4.079
uart/cycle_cnt_4_s0
4.079
=====
HOLD
0.485
4.079
3.594
clk_ibuf
0.000
1.392
delay_cnt_14_s0
3.583
3.785
n76_s2
3.789
4.079
delay_cnt_14_s0
4.079
=====
HOLD
0.486
4.080
3.594
clk_ibuf
0.000
1.392
uart/cycle_cnt_1_s0
3.583
3.785
uart/n156_s5
3.790
4.080
uart/cycle_cnt_1_s0
4.080
