// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
// Date        : Fri Dec 31 12:12:59 2021
// Host        : caslab-cloudfpga running 64-bit Ubuntu 18.04.6 LTS
// Command     : write_verilog -force -mode synth_stub
//               /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_stub.v
// Design      : ulp
// Purpose     : Stub declaration of top-level module interface
// Device      : xcku15p-ffva1156-2LV-e
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
module ulp(BLP_S_AXI_CTRL_USER_00_araddr, 
  BLP_S_AXI_CTRL_USER_00_arprot, BLP_S_AXI_CTRL_USER_00_arready, 
  BLP_S_AXI_CTRL_USER_00_arvalid, BLP_S_AXI_CTRL_USER_00_awaddr, 
  BLP_S_AXI_CTRL_USER_00_awprot, BLP_S_AXI_CTRL_USER_00_awready, 
  BLP_S_AXI_CTRL_USER_00_awvalid, BLP_S_AXI_CTRL_USER_00_bready, 
  BLP_S_AXI_CTRL_USER_00_bresp, BLP_S_AXI_CTRL_USER_00_bvalid, 
  BLP_S_AXI_CTRL_USER_00_rdata, BLP_S_AXI_CTRL_USER_00_rready, 
  BLP_S_AXI_CTRL_USER_00_rresp, BLP_S_AXI_CTRL_USER_00_rvalid, 
  BLP_S_AXI_CTRL_USER_00_wdata, BLP_S_AXI_CTRL_USER_00_wready, 
  BLP_S_AXI_CTRL_USER_00_wstrb, BLP_S_AXI_CTRL_USER_00_wvalid, 
  BLP_S_AXI_CTRL_USER_01_araddr, BLP_S_AXI_CTRL_USER_01_arprot, 
  BLP_S_AXI_CTRL_USER_01_arready, BLP_S_AXI_CTRL_USER_01_arvalid, 
  BLP_S_AXI_CTRL_USER_01_awaddr, BLP_S_AXI_CTRL_USER_01_awprot, 
  BLP_S_AXI_CTRL_USER_01_awready, BLP_S_AXI_CTRL_USER_01_awvalid, 
  BLP_S_AXI_CTRL_USER_01_bready, BLP_S_AXI_CTRL_USER_01_bresp, 
  BLP_S_AXI_CTRL_USER_01_bvalid, BLP_S_AXI_CTRL_USER_01_rdata, 
  BLP_S_AXI_CTRL_USER_01_rready, BLP_S_AXI_CTRL_USER_01_rresp, 
  BLP_S_AXI_CTRL_USER_01_rvalid, BLP_S_AXI_CTRL_USER_01_wdata, 
  BLP_S_AXI_CTRL_USER_01_wready, BLP_S_AXI_CTRL_USER_01_wstrb, 
  BLP_S_AXI_CTRL_USER_01_wvalid, BLP_S_AXI_CTRL_USER_02_araddr, 
  BLP_S_AXI_CTRL_USER_02_arprot, BLP_S_AXI_CTRL_USER_02_arready, 
  BLP_S_AXI_CTRL_USER_02_arvalid, BLP_S_AXI_CTRL_USER_02_awaddr, 
  BLP_S_AXI_CTRL_USER_02_awprot, BLP_S_AXI_CTRL_USER_02_awready, 
  BLP_S_AXI_CTRL_USER_02_awvalid, BLP_S_AXI_CTRL_USER_02_bready, 
  BLP_S_AXI_CTRL_USER_02_bresp, BLP_S_AXI_CTRL_USER_02_bvalid, 
  BLP_S_AXI_CTRL_USER_02_rdata, BLP_S_AXI_CTRL_USER_02_rready, 
  BLP_S_AXI_CTRL_USER_02_rresp, BLP_S_AXI_CTRL_USER_02_rvalid, 
  BLP_S_AXI_CTRL_USER_02_wdata, BLP_S_AXI_CTRL_USER_02_wready, 
  BLP_S_AXI_CTRL_USER_02_wstrb, BLP_S_AXI_CTRL_USER_02_wvalid, 
  BLP_S_AXI_DATA_H2C_00_araddr, BLP_S_AXI_DATA_H2C_00_arburst, 
  BLP_S_AXI_DATA_H2C_00_arcache, BLP_S_AXI_DATA_H2C_00_arid, 
  BLP_S_AXI_DATA_H2C_00_arlen, BLP_S_AXI_DATA_H2C_00_arlock, 
  BLP_S_AXI_DATA_H2C_00_arprot, BLP_S_AXI_DATA_H2C_00_arready, 
  BLP_S_AXI_DATA_H2C_00_arvalid, BLP_S_AXI_DATA_H2C_00_awaddr, 
  BLP_S_AXI_DATA_H2C_00_awburst, BLP_S_AXI_DATA_H2C_00_awcache, 
  BLP_S_AXI_DATA_H2C_00_awid, BLP_S_AXI_DATA_H2C_00_awlen, 
  BLP_S_AXI_DATA_H2C_00_awlock, BLP_S_AXI_DATA_H2C_00_awprot, 
  BLP_S_AXI_DATA_H2C_00_awready, BLP_S_AXI_DATA_H2C_00_awvalid, 
  BLP_S_AXI_DATA_H2C_00_bid, BLP_S_AXI_DATA_H2C_00_bready, BLP_S_AXI_DATA_H2C_00_bresp, 
  BLP_S_AXI_DATA_H2C_00_bvalid, BLP_S_AXI_DATA_H2C_00_rdata, BLP_S_AXI_DATA_H2C_00_rid, 
  BLP_S_AXI_DATA_H2C_00_rlast, BLP_S_AXI_DATA_H2C_00_rready, 
  BLP_S_AXI_DATA_H2C_00_rresp, BLP_S_AXI_DATA_H2C_00_rvalid, 
  BLP_S_AXI_DATA_H2C_00_wdata, BLP_S_AXI_DATA_H2C_00_wlast, 
  BLP_S_AXI_DATA_H2C_00_wready, BLP_S_AXI_DATA_H2C_00_wstrb, 
  BLP_S_AXI_DATA_H2C_00_wvalid, BLP_S_AXI_DATA_H2C_01_araddr, 
  BLP_S_AXI_DATA_H2C_01_arburst, BLP_S_AXI_DATA_H2C_01_arcache, 
  BLP_S_AXI_DATA_H2C_01_arid, BLP_S_AXI_DATA_H2C_01_arlen, 
  BLP_S_AXI_DATA_H2C_01_arlock, BLP_S_AXI_DATA_H2C_01_arprot, 
  BLP_S_AXI_DATA_H2C_01_arready, BLP_S_AXI_DATA_H2C_01_arvalid, 
  BLP_S_AXI_DATA_H2C_01_awaddr, BLP_S_AXI_DATA_H2C_01_awburst, 
  BLP_S_AXI_DATA_H2C_01_awcache, BLP_S_AXI_DATA_H2C_01_awid, 
  BLP_S_AXI_DATA_H2C_01_awlen, BLP_S_AXI_DATA_H2C_01_awlock, 
  BLP_S_AXI_DATA_H2C_01_awprot, BLP_S_AXI_DATA_H2C_01_awready, 
  BLP_S_AXI_DATA_H2C_01_awvalid, BLP_S_AXI_DATA_H2C_01_bid, 
  BLP_S_AXI_DATA_H2C_01_bready, BLP_S_AXI_DATA_H2C_01_bresp, 
  BLP_S_AXI_DATA_H2C_01_bvalid, BLP_S_AXI_DATA_H2C_01_rdata, BLP_S_AXI_DATA_H2C_01_rid, 
  BLP_S_AXI_DATA_H2C_01_rlast, BLP_S_AXI_DATA_H2C_01_rready, 
  BLP_S_AXI_DATA_H2C_01_rresp, BLP_S_AXI_DATA_H2C_01_rvalid, 
  BLP_S_AXI_DATA_H2C_01_wdata, BLP_S_AXI_DATA_H2C_01_wlast, 
  BLP_S_AXI_DATA_H2C_01_wready, BLP_S_AXI_DATA_H2C_01_wstrb, 
  BLP_S_AXI_DATA_H2C_01_wvalid, BLP_S_AXI_DATA_H2C_02_araddr, 
  BLP_S_AXI_DATA_H2C_02_arburst, BLP_S_AXI_DATA_H2C_02_arcache, 
  BLP_S_AXI_DATA_H2C_02_arlen, BLP_S_AXI_DATA_H2C_02_arlock, 
  BLP_S_AXI_DATA_H2C_02_arprot, BLP_S_AXI_DATA_H2C_02_arready, 
  BLP_S_AXI_DATA_H2C_02_arvalid, BLP_S_AXI_DATA_H2C_02_awaddr, 
  BLP_S_AXI_DATA_H2C_02_awburst, BLP_S_AXI_DATA_H2C_02_awcache, 
  BLP_S_AXI_DATA_H2C_02_awlen, BLP_S_AXI_DATA_H2C_02_awlock, 
  BLP_S_AXI_DATA_H2C_02_awprot, BLP_S_AXI_DATA_H2C_02_awready, 
  BLP_S_AXI_DATA_H2C_02_awvalid, BLP_S_AXI_DATA_H2C_02_bready, 
  BLP_S_AXI_DATA_H2C_02_bresp, BLP_S_AXI_DATA_H2C_02_bvalid, 
  BLP_S_AXI_DATA_H2C_02_rdata, BLP_S_AXI_DATA_H2C_02_rlast, 
  BLP_S_AXI_DATA_H2C_02_rready, BLP_S_AXI_DATA_H2C_02_rresp, 
  BLP_S_AXI_DATA_H2C_02_rvalid, BLP_S_AXI_DATA_H2C_02_wdata, 
  BLP_S_AXI_DATA_H2C_02_wlast, BLP_S_AXI_DATA_H2C_02_wready, 
  BLP_S_AXI_DATA_H2C_02_wstrb, BLP_S_AXI_DATA_H2C_02_wvalid, 
  BLP_S_AXI_DATA_H2C_03_araddr, BLP_S_AXI_DATA_H2C_03_arburst, 
  BLP_S_AXI_DATA_H2C_03_arcache, BLP_S_AXI_DATA_H2C_03_arid, 
  BLP_S_AXI_DATA_H2C_03_arlen, BLP_S_AXI_DATA_H2C_03_arlock, 
  BLP_S_AXI_DATA_H2C_03_arprot, BLP_S_AXI_DATA_H2C_03_arready, 
  BLP_S_AXI_DATA_H2C_03_arvalid, BLP_S_AXI_DATA_H2C_03_awaddr, 
  BLP_S_AXI_DATA_H2C_03_awburst, BLP_S_AXI_DATA_H2C_03_awcache, 
  BLP_S_AXI_DATA_H2C_03_awid, BLP_S_AXI_DATA_H2C_03_awlen, 
  BLP_S_AXI_DATA_H2C_03_awlock, BLP_S_AXI_DATA_H2C_03_awprot, 
  BLP_S_AXI_DATA_H2C_03_awready, BLP_S_AXI_DATA_H2C_03_awvalid, 
  BLP_S_AXI_DATA_H2C_03_bid, BLP_S_AXI_DATA_H2C_03_bready, BLP_S_AXI_DATA_H2C_03_bresp, 
  BLP_S_AXI_DATA_H2C_03_bvalid, BLP_S_AXI_DATA_H2C_03_rdata, BLP_S_AXI_DATA_H2C_03_rid, 
  BLP_S_AXI_DATA_H2C_03_rlast, BLP_S_AXI_DATA_H2C_03_rready, 
  BLP_S_AXI_DATA_H2C_03_rresp, BLP_S_AXI_DATA_H2C_03_rvalid, 
  BLP_S_AXI_DATA_H2C_03_wdata, BLP_S_AXI_DATA_H2C_03_wlast, 
  BLP_S_AXI_DATA_H2C_03_wready, BLP_S_AXI_DATA_H2C_03_wstrb, 
  BLP_S_AXI_DATA_H2C_03_wvalid, blp_m_data_dna_from_ulp_00, 
  blp_m_data_memory_calib_complete_00, blp_m_irq_cu_00, blp_s_aclk_ctrl_00, 
  blp_s_aclk_kernel2_ref_clk_00, blp_s_aclk_kernel_ref_clk_00, blp_s_aclk_pcie_00, 
  blp_s_aresetn_ctrl_00, blp_s_aresetn_kernel_ref_clk_00, blp_s_aresetn_pcie_00, 
  blp_s_data_clkwiz_kernel_clk_out1_locked_00, blp_s_data_dout_dna_00, 
  blp_s_data_perstn_out_00, blp_s_data_slice_pr_reset_to_ulp_00, io_clk_ddr_00_clk_n, 
  io_clk_ddr_00_clk_p, io_ddr_00_act_n, io_ddr_00_adr, io_ddr_00_ba, io_ddr_00_bg, 
  io_ddr_00_ck_c, io_ddr_00_ck_t, io_ddr_00_cke, io_ddr_00_cs_n, io_ddr_00_dm_n, 
  io_ddr_00_dq, io_ddr_00_dqs_c, io_ddr_00_dqs_t, io_ddr_00_odt, io_ddr_00_reset_n)
/* synthesis syn_black_box black_box_pad_pin="BLP_S_AXI_CTRL_USER_00_araddr[24:0],BLP_S_AXI_CTRL_USER_00_arprot[2:0],BLP_S_AXI_CTRL_USER_00_arready,BLP_S_AXI_CTRL_USER_00_arvalid,BLP_S_AXI_CTRL_USER_00_awaddr[24:0],BLP_S_AXI_CTRL_USER_00_awprot[2:0],BLP_S_AXI_CTRL_USER_00_awready,BLP_S_AXI_CTRL_USER_00_awvalid,BLP_S_AXI_CTRL_USER_00_bready,BLP_S_AXI_CTRL_USER_00_bresp[1:0],BLP_S_AXI_CTRL_USER_00_bvalid,BLP_S_AXI_CTRL_USER_00_rdata[31:0],BLP_S_AXI_CTRL_USER_00_rready,BLP_S_AXI_CTRL_USER_00_rresp[1:0],BLP_S_AXI_CTRL_USER_00_rvalid,BLP_S_AXI_CTRL_USER_00_wdata[31:0],BLP_S_AXI_CTRL_USER_00_wready,BLP_S_AXI_CTRL_USER_00_wstrb[3:0],BLP_S_AXI_CTRL_USER_00_wvalid,BLP_S_AXI_CTRL_USER_01_araddr[24:0],BLP_S_AXI_CTRL_USER_01_arprot[2:0],BLP_S_AXI_CTRL_USER_01_arready,BLP_S_AXI_CTRL_USER_01_arvalid,BLP_S_AXI_CTRL_USER_01_awaddr[24:0],BLP_S_AXI_CTRL_USER_01_awprot[2:0],BLP_S_AXI_CTRL_USER_01_awready,BLP_S_AXI_CTRL_USER_01_awvalid,BLP_S_AXI_CTRL_USER_01_bready,BLP_S_AXI_CTRL_USER_01_bresp[1:0],BLP_S_AXI_CTRL_USER_01_bvalid,BLP_S_AXI_CTRL_USER_01_rdata[31:0],BLP_S_AXI_CTRL_USER_01_rready,BLP_S_AXI_CTRL_USER_01_rresp[1:0],BLP_S_AXI_CTRL_USER_01_rvalid,BLP_S_AXI_CTRL_USER_01_wdata[31:0],BLP_S_AXI_CTRL_USER_01_wready,BLP_S_AXI_CTRL_USER_01_wstrb[3:0],BLP_S_AXI_CTRL_USER_01_wvalid,BLP_S_AXI_CTRL_USER_02_araddr[24:0],BLP_S_AXI_CTRL_USER_02_arprot[2:0],BLP_S_AXI_CTRL_USER_02_arready,BLP_S_AXI_CTRL_USER_02_arvalid,BLP_S_AXI_CTRL_USER_02_awaddr[24:0],BLP_S_AXI_CTRL_USER_02_awprot[2:0],BLP_S_AXI_CTRL_USER_02_awready,BLP_S_AXI_CTRL_USER_02_awvalid,BLP_S_AXI_CTRL_USER_02_bready,BLP_S_AXI_CTRL_USER_02_bresp[1:0],BLP_S_AXI_CTRL_USER_02_bvalid,BLP_S_AXI_CTRL_USER_02_rdata[31:0],BLP_S_AXI_CTRL_USER_02_rready,BLP_S_AXI_CTRL_USER_02_rresp[1:0],BLP_S_AXI_CTRL_USER_02_rvalid,BLP_S_AXI_CTRL_USER_02_wdata[31:0],BLP_S_AXI_CTRL_USER_02_wready,BLP_S_AXI_CTRL_USER_02_wstrb[3:0],BLP_S_AXI_CTRL_USER_02_wvalid,BLP_S_AXI_DATA_H2C_00_araddr[38:0],BLP_S_AXI_DATA_H2C_00_arburst[1:0],BLP_S_AXI_DATA_H2C_00_arcache[3:0],BLP_S_AXI_DATA_H2C_00_arid[3:0],BLP_S_AXI_DATA_H2C_00_arlen[7:0],BLP_S_AXI_DATA_H2C_00_arlock[0:0],BLP_S_AXI_DATA_H2C_00_arprot[2:0],BLP_S_AXI_DATA_H2C_00_arready,BLP_S_AXI_DATA_H2C_00_arvalid,BLP_S_AXI_DATA_H2C_00_awaddr[38:0],BLP_S_AXI_DATA_H2C_00_awburst[1:0],BLP_S_AXI_DATA_H2C_00_awcache[3:0],BLP_S_AXI_DATA_H2C_00_awid[3:0],BLP_S_AXI_DATA_H2C_00_awlen[7:0],BLP_S_AXI_DATA_H2C_00_awlock[0:0],BLP_S_AXI_DATA_H2C_00_awprot[2:0],BLP_S_AXI_DATA_H2C_00_awready,BLP_S_AXI_DATA_H2C_00_awvalid,BLP_S_AXI_DATA_H2C_00_bid[3:0],BLP_S_AXI_DATA_H2C_00_bready,BLP_S_AXI_DATA_H2C_00_bresp[1:0],BLP_S_AXI_DATA_H2C_00_bvalid,BLP_S_AXI_DATA_H2C_00_rdata[511:0],BLP_S_AXI_DATA_H2C_00_rid[3:0],BLP_S_AXI_DATA_H2C_00_rlast,BLP_S_AXI_DATA_H2C_00_rready,BLP_S_AXI_DATA_H2C_00_rresp[1:0],BLP_S_AXI_DATA_H2C_00_rvalid,BLP_S_AXI_DATA_H2C_00_wdata[511:0],BLP_S_AXI_DATA_H2C_00_wlast,BLP_S_AXI_DATA_H2C_00_wready,BLP_S_AXI_DATA_H2C_00_wstrb[63:0],BLP_S_AXI_DATA_H2C_00_wvalid,BLP_S_AXI_DATA_H2C_01_araddr[39:0],BLP_S_AXI_DATA_H2C_01_arburst[1:0],BLP_S_AXI_DATA_H2C_01_arcache[3:0],BLP_S_AXI_DATA_H2C_01_arid[1:0],BLP_S_AXI_DATA_H2C_01_arlen[7:0],BLP_S_AXI_DATA_H2C_01_arlock[0:0],BLP_S_AXI_DATA_H2C_01_arprot[2:0],BLP_S_AXI_DATA_H2C_01_arready,BLP_S_AXI_DATA_H2C_01_arvalid,BLP_S_AXI_DATA_H2C_01_awaddr[39:0],BLP_S_AXI_DATA_H2C_01_awburst[1:0],BLP_S_AXI_DATA_H2C_01_awcache[3:0],BLP_S_AXI_DATA_H2C_01_awid[1:0],BLP_S_AXI_DATA_H2C_01_awlen[7:0],BLP_S_AXI_DATA_H2C_01_awlock[0:0],BLP_S_AXI_DATA_H2C_01_awprot[2:0],BLP_S_AXI_DATA_H2C_01_awready,BLP_S_AXI_DATA_H2C_01_awvalid,BLP_S_AXI_DATA_H2C_01_bid[1:0],BLP_S_AXI_DATA_H2C_01_bready,BLP_S_AXI_DATA_H2C_01_bresp[1:0],BLP_S_AXI_DATA_H2C_01_bvalid,BLP_S_AXI_DATA_H2C_01_rdata[63:0],BLP_S_AXI_DATA_H2C_01_rid[1:0],BLP_S_AXI_DATA_H2C_01_rlast,BLP_S_AXI_DATA_H2C_01_rready,BLP_S_AXI_DATA_H2C_01_rresp[1:0],BLP_S_AXI_DATA_H2C_01_rvalid,BLP_S_AXI_DATA_H2C_01_wdata[63:0],BLP_S_AXI_DATA_H2C_01_wlast,BLP_S_AXI_DATA_H2C_01_wready,BLP_S_AXI_DATA_H2C_01_wstrb[7:0],BLP_S_AXI_DATA_H2C_01_wvalid,BLP_S_AXI_DATA_H2C_02_araddr[31:0],BLP_S_AXI_DATA_H2C_02_arburst[1:0],BLP_S_AXI_DATA_H2C_02_arcache[3:0],BLP_S_AXI_DATA_H2C_02_arlen[7:0],BLP_S_AXI_DATA_H2C_02_arlock[0:0],BLP_S_AXI_DATA_H2C_02_arprot[2:0],BLP_S_AXI_DATA_H2C_02_arready,BLP_S_AXI_DATA_H2C_02_arvalid,BLP_S_AXI_DATA_H2C_02_awaddr[31:0],BLP_S_AXI_DATA_H2C_02_awburst[1:0],BLP_S_AXI_DATA_H2C_02_awcache[3:0],BLP_S_AXI_DATA_H2C_02_awlen[7:0],BLP_S_AXI_DATA_H2C_02_awlock[0:0],BLP_S_AXI_DATA_H2C_02_awprot[2:0],BLP_S_AXI_DATA_H2C_02_awready,BLP_S_AXI_DATA_H2C_02_awvalid,BLP_S_AXI_DATA_H2C_02_bready,BLP_S_AXI_DATA_H2C_02_bresp[1:0],BLP_S_AXI_DATA_H2C_02_bvalid,BLP_S_AXI_DATA_H2C_02_rdata[31:0],BLP_S_AXI_DATA_H2C_02_rlast,BLP_S_AXI_DATA_H2C_02_rready,BLP_S_AXI_DATA_H2C_02_rresp[1:0],BLP_S_AXI_DATA_H2C_02_rvalid,BLP_S_AXI_DATA_H2C_02_wdata[31:0],BLP_S_AXI_DATA_H2C_02_wlast,BLP_S_AXI_DATA_H2C_02_wready,BLP_S_AXI_DATA_H2C_02_wstrb[3:0],BLP_S_AXI_DATA_H2C_02_wvalid,BLP_S_AXI_DATA_H2C_03_araddr[38:0],BLP_S_AXI_DATA_H2C_03_arburst[1:0],BLP_S_AXI_DATA_H2C_03_arcache[3:0],BLP_S_AXI_DATA_H2C_03_arid[3:0],BLP_S_AXI_DATA_H2C_03_arlen[7:0],BLP_S_AXI_DATA_H2C_03_arlock[0:0],BLP_S_AXI_DATA_H2C_03_arprot[2:0],BLP_S_AXI_DATA_H2C_03_arready,BLP_S_AXI_DATA_H2C_03_arvalid,BLP_S_AXI_DATA_H2C_03_awaddr[38:0],BLP_S_AXI_DATA_H2C_03_awburst[1:0],BLP_S_AXI_DATA_H2C_03_awcache[3:0],BLP_S_AXI_DATA_H2C_03_awid[3:0],BLP_S_AXI_DATA_H2C_03_awlen[7:0],BLP_S_AXI_DATA_H2C_03_awlock[0:0],BLP_S_AXI_DATA_H2C_03_awprot[2:0],BLP_S_AXI_DATA_H2C_03_awready,BLP_S_AXI_DATA_H2C_03_awvalid,BLP_S_AXI_DATA_H2C_03_bid[3:0],BLP_S_AXI_DATA_H2C_03_bready,BLP_S_AXI_DATA_H2C_03_bresp[1:0],BLP_S_AXI_DATA_H2C_03_bvalid,BLP_S_AXI_DATA_H2C_03_rdata[127:0],BLP_S_AXI_DATA_H2C_03_rid[3:0],BLP_S_AXI_DATA_H2C_03_rlast,BLP_S_AXI_DATA_H2C_03_rready,BLP_S_AXI_DATA_H2C_03_rresp[1:0],BLP_S_AXI_DATA_H2C_03_rvalid,BLP_S_AXI_DATA_H2C_03_wdata[127:0],BLP_S_AXI_DATA_H2C_03_wlast,BLP_S_AXI_DATA_H2C_03_wready,BLP_S_AXI_DATA_H2C_03_wstrb[15:0],BLP_S_AXI_DATA_H2C_03_wvalid,blp_m_data_dna_from_ulp_00[2:0],blp_m_data_memory_calib_complete_00[0:0],blp_m_irq_cu_00[127:0],blp_s_aclk_ctrl_00,blp_s_aclk_kernel2_ref_clk_00,blp_s_aclk_kernel_ref_clk_00,blp_s_aclk_pcie_00,blp_s_aresetn_ctrl_00[0:0],blp_s_aresetn_kernel_ref_clk_00[0:0],blp_s_aresetn_pcie_00[0:0],blp_s_data_clkwiz_kernel_clk_out1_locked_00[0:0],blp_s_data_dout_dna_00[0:0],blp_s_data_perstn_out_00[2:0],blp_s_data_slice_pr_reset_to_ulp_00[1:0],io_clk_ddr_00_clk_n[0:0],io_clk_ddr_00_clk_p[0:0],io_ddr_00_act_n,io_ddr_00_adr[16:0],io_ddr_00_ba[1:0],io_ddr_00_bg[0:0],io_ddr_00_ck_c[0:0],io_ddr_00_ck_t[0:0],io_ddr_00_cke[0:0],io_ddr_00_cs_n[0:0],io_ddr_00_dm_n[8:0],io_ddr_00_dq[71:0],io_ddr_00_dqs_c[8:0],io_ddr_00_dqs_t[8:0],io_ddr_00_odt[0:0],io_ddr_00_reset_n" */;
  input [24:0]BLP_S_AXI_CTRL_USER_00_araddr;
  input [2:0]BLP_S_AXI_CTRL_USER_00_arprot;
  output BLP_S_AXI_CTRL_USER_00_arready;
  input BLP_S_AXI_CTRL_USER_00_arvalid;
  input [24:0]BLP_S_AXI_CTRL_USER_00_awaddr;
  input [2:0]BLP_S_AXI_CTRL_USER_00_awprot;
  output BLP_S_AXI_CTRL_USER_00_awready;
  input BLP_S_AXI_CTRL_USER_00_awvalid;
  input BLP_S_AXI_CTRL_USER_00_bready;
  output [1:0]BLP_S_AXI_CTRL_USER_00_bresp;
  output BLP_S_AXI_CTRL_USER_00_bvalid;
  output [31:0]BLP_S_AXI_CTRL_USER_00_rdata;
  input BLP_S_AXI_CTRL_USER_00_rready;
  output [1:0]BLP_S_AXI_CTRL_USER_00_rresp;
  output BLP_S_AXI_CTRL_USER_00_rvalid;
  input [31:0]BLP_S_AXI_CTRL_USER_00_wdata;
  output BLP_S_AXI_CTRL_USER_00_wready;
  input [3:0]BLP_S_AXI_CTRL_USER_00_wstrb;
  input BLP_S_AXI_CTRL_USER_00_wvalid;
  input [24:0]BLP_S_AXI_CTRL_USER_01_araddr;
  input [2:0]BLP_S_AXI_CTRL_USER_01_arprot;
  output BLP_S_AXI_CTRL_USER_01_arready;
  input BLP_S_AXI_CTRL_USER_01_arvalid;
  input [24:0]BLP_S_AXI_CTRL_USER_01_awaddr;
  input [2:0]BLP_S_AXI_CTRL_USER_01_awprot;
  output BLP_S_AXI_CTRL_USER_01_awready;
  input BLP_S_AXI_CTRL_USER_01_awvalid;
  input BLP_S_AXI_CTRL_USER_01_bready;
  output [1:0]BLP_S_AXI_CTRL_USER_01_bresp;
  output BLP_S_AXI_CTRL_USER_01_bvalid;
  output [31:0]BLP_S_AXI_CTRL_USER_01_rdata;
  input BLP_S_AXI_CTRL_USER_01_rready;
  output [1:0]BLP_S_AXI_CTRL_USER_01_rresp;
  output BLP_S_AXI_CTRL_USER_01_rvalid;
  input [31:0]BLP_S_AXI_CTRL_USER_01_wdata;
  output BLP_S_AXI_CTRL_USER_01_wready;
  input [3:0]BLP_S_AXI_CTRL_USER_01_wstrb;
  input BLP_S_AXI_CTRL_USER_01_wvalid;
  input [24:0]BLP_S_AXI_CTRL_USER_02_araddr;
  input [2:0]BLP_S_AXI_CTRL_USER_02_arprot;
  output BLP_S_AXI_CTRL_USER_02_arready;
  input BLP_S_AXI_CTRL_USER_02_arvalid;
  input [24:0]BLP_S_AXI_CTRL_USER_02_awaddr;
  input [2:0]BLP_S_AXI_CTRL_USER_02_awprot;
  output BLP_S_AXI_CTRL_USER_02_awready;
  input BLP_S_AXI_CTRL_USER_02_awvalid;
  input BLP_S_AXI_CTRL_USER_02_bready;
  output [1:0]BLP_S_AXI_CTRL_USER_02_bresp;
  output BLP_S_AXI_CTRL_USER_02_bvalid;
  output [31:0]BLP_S_AXI_CTRL_USER_02_rdata;
  input BLP_S_AXI_CTRL_USER_02_rready;
  output [1:0]BLP_S_AXI_CTRL_USER_02_rresp;
  output BLP_S_AXI_CTRL_USER_02_rvalid;
  input [31:0]BLP_S_AXI_CTRL_USER_02_wdata;
  output BLP_S_AXI_CTRL_USER_02_wready;
  input [3:0]BLP_S_AXI_CTRL_USER_02_wstrb;
  input BLP_S_AXI_CTRL_USER_02_wvalid;
  input [38:0]BLP_S_AXI_DATA_H2C_00_araddr;
  input [1:0]BLP_S_AXI_DATA_H2C_00_arburst;
  input [3:0]BLP_S_AXI_DATA_H2C_00_arcache;
  input [3:0]BLP_S_AXI_DATA_H2C_00_arid;
  input [7:0]BLP_S_AXI_DATA_H2C_00_arlen;
  input [0:0]BLP_S_AXI_DATA_H2C_00_arlock;
  input [2:0]BLP_S_AXI_DATA_H2C_00_arprot;
  output BLP_S_AXI_DATA_H2C_00_arready;
  input BLP_S_AXI_DATA_H2C_00_arvalid;
  input [38:0]BLP_S_AXI_DATA_H2C_00_awaddr;
  input [1:0]BLP_S_AXI_DATA_H2C_00_awburst;
  input [3:0]BLP_S_AXI_DATA_H2C_00_awcache;
  input [3:0]BLP_S_AXI_DATA_H2C_00_awid;
  input [7:0]BLP_S_AXI_DATA_H2C_00_awlen;
  input [0:0]BLP_S_AXI_DATA_H2C_00_awlock;
  input [2:0]BLP_S_AXI_DATA_H2C_00_awprot;
  output BLP_S_AXI_DATA_H2C_00_awready;
  input BLP_S_AXI_DATA_H2C_00_awvalid;
  output [3:0]BLP_S_AXI_DATA_H2C_00_bid;
  input BLP_S_AXI_DATA_H2C_00_bready;
  output [1:0]BLP_S_AXI_DATA_H2C_00_bresp;
  output BLP_S_AXI_DATA_H2C_00_bvalid;
  output [511:0]BLP_S_AXI_DATA_H2C_00_rdata;
  output [3:0]BLP_S_AXI_DATA_H2C_00_rid;
  output BLP_S_AXI_DATA_H2C_00_rlast;
  input BLP_S_AXI_DATA_H2C_00_rready;
  output [1:0]BLP_S_AXI_DATA_H2C_00_rresp;
  output BLP_S_AXI_DATA_H2C_00_rvalid;
  input [511:0]BLP_S_AXI_DATA_H2C_00_wdata;
  input BLP_S_AXI_DATA_H2C_00_wlast;
  output BLP_S_AXI_DATA_H2C_00_wready;
  input [63:0]BLP_S_AXI_DATA_H2C_00_wstrb;
  input BLP_S_AXI_DATA_H2C_00_wvalid;
  input [39:0]BLP_S_AXI_DATA_H2C_01_araddr;
  input [1:0]BLP_S_AXI_DATA_H2C_01_arburst;
  input [3:0]BLP_S_AXI_DATA_H2C_01_arcache;
  input [1:0]BLP_S_AXI_DATA_H2C_01_arid;
  input [7:0]BLP_S_AXI_DATA_H2C_01_arlen;
  input [0:0]BLP_S_AXI_DATA_H2C_01_arlock;
  input [2:0]BLP_S_AXI_DATA_H2C_01_arprot;
  output BLP_S_AXI_DATA_H2C_01_arready;
  input BLP_S_AXI_DATA_H2C_01_arvalid;
  input [39:0]BLP_S_AXI_DATA_H2C_01_awaddr;
  input [1:0]BLP_S_AXI_DATA_H2C_01_awburst;
  input [3:0]BLP_S_AXI_DATA_H2C_01_awcache;
  input [1:0]BLP_S_AXI_DATA_H2C_01_awid;
  input [7:0]BLP_S_AXI_DATA_H2C_01_awlen;
  input [0:0]BLP_S_AXI_DATA_H2C_01_awlock;
  input [2:0]BLP_S_AXI_DATA_H2C_01_awprot;
  output BLP_S_AXI_DATA_H2C_01_awready;
  input BLP_S_AXI_DATA_H2C_01_awvalid;
  output [1:0]BLP_S_AXI_DATA_H2C_01_bid;
  input BLP_S_AXI_DATA_H2C_01_bready;
  output [1:0]BLP_S_AXI_DATA_H2C_01_bresp;
  output BLP_S_AXI_DATA_H2C_01_bvalid;
  output [63:0]BLP_S_AXI_DATA_H2C_01_rdata;
  output [1:0]BLP_S_AXI_DATA_H2C_01_rid;
  output BLP_S_AXI_DATA_H2C_01_rlast;
  input BLP_S_AXI_DATA_H2C_01_rready;
  output [1:0]BLP_S_AXI_DATA_H2C_01_rresp;
  output BLP_S_AXI_DATA_H2C_01_rvalid;
  input [63:0]BLP_S_AXI_DATA_H2C_01_wdata;
  input BLP_S_AXI_DATA_H2C_01_wlast;
  output BLP_S_AXI_DATA_H2C_01_wready;
  input [7:0]BLP_S_AXI_DATA_H2C_01_wstrb;
  input BLP_S_AXI_DATA_H2C_01_wvalid;
  input [31:0]BLP_S_AXI_DATA_H2C_02_araddr;
  input [1:0]BLP_S_AXI_DATA_H2C_02_arburst;
  input [3:0]BLP_S_AXI_DATA_H2C_02_arcache;
  input [7:0]BLP_S_AXI_DATA_H2C_02_arlen;
  input [0:0]BLP_S_AXI_DATA_H2C_02_arlock;
  input [2:0]BLP_S_AXI_DATA_H2C_02_arprot;
  output BLP_S_AXI_DATA_H2C_02_arready;
  input BLP_S_AXI_DATA_H2C_02_arvalid;
  input [31:0]BLP_S_AXI_DATA_H2C_02_awaddr;
  input [1:0]BLP_S_AXI_DATA_H2C_02_awburst;
  input [3:0]BLP_S_AXI_DATA_H2C_02_awcache;
  input [7:0]BLP_S_AXI_DATA_H2C_02_awlen;
  input [0:0]BLP_S_AXI_DATA_H2C_02_awlock;
  input [2:0]BLP_S_AXI_DATA_H2C_02_awprot;
  output BLP_S_AXI_DATA_H2C_02_awready;
  input BLP_S_AXI_DATA_H2C_02_awvalid;
  input BLP_S_AXI_DATA_H2C_02_bready;
  output [1:0]BLP_S_AXI_DATA_H2C_02_bresp;
  output BLP_S_AXI_DATA_H2C_02_bvalid;
  output [31:0]BLP_S_AXI_DATA_H2C_02_rdata;
  output BLP_S_AXI_DATA_H2C_02_rlast;
  input BLP_S_AXI_DATA_H2C_02_rready;
  output [1:0]BLP_S_AXI_DATA_H2C_02_rresp;
  output BLP_S_AXI_DATA_H2C_02_rvalid;
  input [31:0]BLP_S_AXI_DATA_H2C_02_wdata;
  input BLP_S_AXI_DATA_H2C_02_wlast;
  output BLP_S_AXI_DATA_H2C_02_wready;
  input [3:0]BLP_S_AXI_DATA_H2C_02_wstrb;
  input BLP_S_AXI_DATA_H2C_02_wvalid;
  input [38:0]BLP_S_AXI_DATA_H2C_03_araddr;
  input [1:0]BLP_S_AXI_DATA_H2C_03_arburst;
  input [3:0]BLP_S_AXI_DATA_H2C_03_arcache;
  input [3:0]BLP_S_AXI_DATA_H2C_03_arid;
  input [7:0]BLP_S_AXI_DATA_H2C_03_arlen;
  input [0:0]BLP_S_AXI_DATA_H2C_03_arlock;
  input [2:0]BLP_S_AXI_DATA_H2C_03_arprot;
  output BLP_S_AXI_DATA_H2C_03_arready;
  input BLP_S_AXI_DATA_H2C_03_arvalid;
  input [38:0]BLP_S_AXI_DATA_H2C_03_awaddr;
  input [1:0]BLP_S_AXI_DATA_H2C_03_awburst;
  input [3:0]BLP_S_AXI_DATA_H2C_03_awcache;
  input [3:0]BLP_S_AXI_DATA_H2C_03_awid;
  input [7:0]BLP_S_AXI_DATA_H2C_03_awlen;
  input [0:0]BLP_S_AXI_DATA_H2C_03_awlock;
  input [2:0]BLP_S_AXI_DATA_H2C_03_awprot;
  output BLP_S_AXI_DATA_H2C_03_awready;
  input BLP_S_AXI_DATA_H2C_03_awvalid;
  output [3:0]BLP_S_AXI_DATA_H2C_03_bid;
  input BLP_S_AXI_DATA_H2C_03_bready;
  output [1:0]BLP_S_AXI_DATA_H2C_03_bresp;
  output BLP_S_AXI_DATA_H2C_03_bvalid;
  output [127:0]BLP_S_AXI_DATA_H2C_03_rdata;
  output [3:0]BLP_S_AXI_DATA_H2C_03_rid;
  output BLP_S_AXI_DATA_H2C_03_rlast;
  input BLP_S_AXI_DATA_H2C_03_rready;
  output [1:0]BLP_S_AXI_DATA_H2C_03_rresp;
  output BLP_S_AXI_DATA_H2C_03_rvalid;
  input [127:0]BLP_S_AXI_DATA_H2C_03_wdata;
  input BLP_S_AXI_DATA_H2C_03_wlast;
  output BLP_S_AXI_DATA_H2C_03_wready;
  input [15:0]BLP_S_AXI_DATA_H2C_03_wstrb;
  input BLP_S_AXI_DATA_H2C_03_wvalid;
  output [2:0]blp_m_data_dna_from_ulp_00;
  output [0:0]blp_m_data_memory_calib_complete_00;
  output [127:0]blp_m_irq_cu_00;
  input blp_s_aclk_ctrl_00;
  input blp_s_aclk_kernel2_ref_clk_00;
  input blp_s_aclk_kernel_ref_clk_00;
  input blp_s_aclk_pcie_00;
  input [0:0]blp_s_aresetn_ctrl_00;
  input [0:0]blp_s_aresetn_kernel_ref_clk_00;
  input [0:0]blp_s_aresetn_pcie_00;
  input [0:0]blp_s_data_clkwiz_kernel_clk_out1_locked_00;
  input [0:0]blp_s_data_dout_dna_00;
  input [2:0]blp_s_data_perstn_out_00;
  input [1:0]blp_s_data_slice_pr_reset_to_ulp_00;
  input [0:0]io_clk_ddr_00_clk_n;
  input [0:0]io_clk_ddr_00_clk_p;
  output io_ddr_00_act_n;
  output [16:0]io_ddr_00_adr;
  output [1:0]io_ddr_00_ba;
  output [0:0]io_ddr_00_bg;
  output [0:0]io_ddr_00_ck_c;
  output [0:0]io_ddr_00_ck_t;
  output [0:0]io_ddr_00_cke;
  output [0:0]io_ddr_00_cs_n;
  inout [8:0]io_ddr_00_dm_n;
  inout [71:0]io_ddr_00_dq;
  inout [8:0]io_ddr_00_dqs_c;
  inout [8:0]io_ddr_00_dqs_t;
  output [0:0]io_ddr_00_odt;
  output io_ddr_00_reset_n;
endmodule
