KEY LIBERO "2023.1"
KEY CAPTURE "2023.1.0.6"
KEY DEFAULT_IMPORT_LOC "E:\Naveen\Projects\G4_i\G4i_AnalogPairs\trunk\HW\VL_33V_18V\proj01\hdl"
KEY DEFAULT_OPEN_LOC ""
KEY ProjectID "0"
KEY HDLTechnology "VERILOG"
KEY VERILOGMODE "SYSTEMVERILOG"
KEY VHDLMODE "VHDL2008"
KEY SYSTEMVERILOGMFCU "FALSE"
KEY UseConstraintFlowTechnology "TRUE"
KEY VendorTechnology_Family "PolarFire"
KEY VendorTechnology_Die "PA5M300TS"
KEY VendorTechnology_Package "fcg484"
KEY VendorTechnology_Speed "STD"
KEY VendorTechnology_DieVoltage "1.0"
KEY VendorTechnology_PART_RANGE "IND"
KEY VendorTechnology_DSW_VCCA_VOLTAGE_RAMP_RATE ""
KEY VendorTechnology_IO_DEFT_STD "LVCMOS18"
KEY VendorTechnology_OPCONR ""
KEY VendorTechnology_PLL_SUPPLY ""
KEY VendorTechnology_RAD_EXPOSURE ""
KEY VendorTechnology_RESERVEMIGRATIONPINS "1"
KEY VendorTechnology_RESTRICTPROBEPINS "1"
KEY VendorTechnology_RESTRICTSPIPINS "0"
KEY VendorTechnology_SYSTEM_CONTROLLER_SUSPEND_MODE "0"
KEY VendorTechnology_TARGETDEVICESFORMIGRATION "PA5M300TS"
KEY VendorTechnology_TEMPR "IND"
KEY VendorTechnology_UNUSED_MSS_IO_RESISTOR_PULL "None"
KEY VendorTechnology_VCCI_1.2_VOLTR "IND"
KEY VendorTechnology_VCCI_1.5_VOLTR "IND"
KEY VendorTechnology_VCCI_1.8_VOLTR "IND"
KEY VendorTechnology_VCCI_2.5_VOLTR "IND"
KEY VendorTechnology_VCCI_3.3_VOLTR "IND"
KEY VendorTechnology_VOLTR "IND"
KEY ProjectLocation "C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-aval\Libero_Projects\v2022_2_MIV_CFG1_BD"
KEY ProjectDescription ""
KEY UseRootLocationForLinkedFiles "FALSE"
KEY RootLocationENVForLinkedFiles ""
KEY RootLocationForLinkedFiles ""
KEY GlobalIncludePaths ""
KEY Pa4PeripheralNewSeq "GOOD"
KEY MemoryMapDrcSeverity "FALSE"
KEY LossOfDataDRCSeverity "TRUE"
KEY IdWidthMismatchDRCSeverity "TRUE"
KEY SimulationType "VERILOG"
KEY Vendor "Actel"
KEY ActiveRoot "BaseDesign::work"
LIST REVISIONS
VALUE="Impl1",NUM=1
CURREV=1
ENDLIST
LIST LIBRARIES
COREJTAGDEBUG_LIB
CORETIMER_LIB
COREAPB3_LIB
ENDLIST
LIST LIBRARY_COREJTAGDEBUG_LIB
ALIAS=COREJTAGDEBUG_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_CORETIMER_LIB
ALIAS=CORETIMER_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAPB3_LIB
ALIAS=COREAPB3_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST GlobalIncludeFileList
ENDLIST
LIST FileManager
VALUE "<project>\component\Actel\DirectCore\COREAHBLSRAM_PF\2.7.100\COREAHBLSRAM_PF.cxf,actgen_cxf"
STATE="utd"
TIME="1677516887"
SIZE="372"
PARENT="<project>\component\work\PF_SRAM_0\PF_SRAM_0.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf,actgen_cxf"
STATE="utd"
TIME="1677516902"
SIZE="2736"
PARENT="<project>\component\work\MIV_ESS_0\MIV_ESS_0.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1677516902"
SIZE="1284"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\mti\scripts\wave_user.do,do"
STATE="utd"
TIME="1613143904"
SIZE="912"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1613143904"
SIZE="4645"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1613143904"
SIZE="9100"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1613143904"
SIZE="25147"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1613143904"
SIZE="36284"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1613143904"
SIZE="122465"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v,hdl"
STATE="utd"
TIME="1613143905"
SIZE="29701"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_iaddr_reg.v,hdl"
STATE="utd"
TIME="1613143905"
SIZE="4465"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_muxptob3.v,hdl"
STATE="utd"
TIME="1613143905"
SIZE="5708"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1613143904"
SIZE="23813"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.2.102\CoreGPIO.cxf,actgen_cxf"
STATE="utd"
TIME="1677516902"
SIZE="752"
PARENT="<project>\component\work\MIV_ESS_0\MIV_ESS_0.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\COREJTAGDEBUG.cxf,actgen_cxf"
STATE="utd"
TIME="1677516870"
SIZE="1916"
PARENT="<project>\component\work\CoreJTAGDebug_0\CoreJTAGDebug_0.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v,hdl"
STATE="utd"
TIME="1620214974"
SIZE="24714"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_bufd.v,hdl"
STATE="utd"
TIME="1620214974"
SIZE="1033"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_ujtag_wrapper.v,hdl"
STATE="utd"
TIME="1620214974"
SIZE="6203"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_uj_jtag.v,hdl"
STATE="utd"
TIME="1620214974"
SIZE="18296"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\mti\corejtagdebug_wave.do,do"
STATE="utd"
TIME="1620214974"
SIZE="1934"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\rtl\vlog\test\corejtagdebug_host_emulator.v,tb_hdl"
STATE="utd"
TIME="1620214974"
SIZE="9726"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\rtl\vlog\test\corejtagdebug_jtag_tap.v,tb_hdl"
STATE="utd"
TIME="1620214974"
SIZE="11170"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\rtl\vlog\test\corejtagdebug_testbench.v,tb_hdl"
STATE="utd"
TIME="1620214974"
SIZE="13990"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\COREJTAGDEBUG.cxf"
MODULE_UNDER_TEST="COREJTAGDEBUG_TESTBENCH"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERESET_PF\2.3.100\CORERESET_PF.cxf,actgen_cxf"
STATE="utd"
TIME="1677516872"
SIZE="485"
PARENT="<project>\component\work\CoreRESET_PF_0\CoreRESET_PF_0.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf,actgen_cxf"
STATE="utd"
TIME="1677516874"
SIZE="2315"
PARENT="<project>\component\work\CoreTimer_0\CoreTimer_0.cxf"
PARENT="<project>\component\work\CoreTimer_1\CoreTimer_1.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\bfmtovec_compile.do,do"
STATE="utd"
TIME="1562243720"
SIZE="922"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\wave.do,do"
STATE="utd"
TIME="1562243720"
SIZE="2220"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1562243720"
SIZE="4635"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1562243720"
SIZE="9072"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
STATE="utd"
TIME="1562243720"
SIZE="4698"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1562243720"
SIZE="122453"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
STATE="utd"
TIME="1562243720"
SIZE="40025"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v,hdl"
STATE="utd"
TIME="1562243720"
SIZE="13865"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v,tb_hdl"
STATE="utd"
TIME="1562243720"
SIZE="3183"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.7.100\CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1677516902"
SIZE="779"
PARENT="<project>\component\work\MIV_ESS_0\MIV_ESS_0.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_CCC\2.2.214\PF_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1677516880"
SIZE="279"
PARENT="<project>\component\work\PF_CCC_0\PF_CCC_0.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_INIT_MONITOR\2.0.304\PF_INIT_MONITOR.cxf,actgen_cxf"
STATE="utd"
TIME="1677516882"
SIZE="288"
PARENT="<project>\component\work\PF_INIT_MONITOR_0\PF_INIT_MONITOR_0.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_OSC\1.0.102\PF_OSC.cxf,actgen_cxf"
STATE="utd"
TIME="1677516884"
SIZE="243"
PARENT="<project>\component\work\PF_OSC_0\PF_OSC_0.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_TPSRAM\1.1.108\PF_TPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1677516888"
SIZE="246"
PARENT="<project>\component\work\PF_SRAM_0\PF_SRAM_0.cxf"
ENDFILE
VALUE "<project>\component\Microchip\MiV\MIV_ESS_APB_TO_APB\2.0.100\MIV_ESS_APB_TO_APB.cxf,actgen_cxf"
STATE="utd"
TIME="1677516902"
SIZE="476"
PARENT="<project>\component\work\MIV_ESS_0\MIV_ESS_0.cxf"
ENDFILE
VALUE "<project>\component\Microchip\MiV\MIV_ESS_APB_TO_APB\2.0.100\rtl\MIV_ESS_APB_TO_APB.v,hdl"
STATE="utd"
TIME="1643625026"
SIZE="10038"
PARENT="<project>\component\Microchip\MiV\MIV_ESS_APB_TO_APB\2.0.100\MIV_ESS_APB_TO_APB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microchip\MiV\MIV_ESS_RESET_CTRL\2.0.100\MIV_ESS_RESET_CTRL.cxf,actgen_cxf"
STATE="utd"
TIME="1677516902"
SIZE="567"
PARENT="<project>\component\work\MIV_ESS_0\MIV_ESS_0.cxf"
ENDFILE
VALUE "<project>\component\Microchip\MiV\MIV_ESS_RESET_CTRL\2.0.100\rtl\MIV_ESS_RESET_CTRL.v,hdl"
STATE="utd"
TIME="1643625026"
SIZE="3392"
PARENT="<project>\component\Microchip\MiV\MIV_ESS_RESET_CTRL\2.0.100\MIV_ESS_RESET_CTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microchip\MiV\MIV_ESS_RESET_CTRL\2.0.100\rtl\RESET_CTRL.v,hdl"
STATE="utd"
TIME="1643625026"
SIZE="3573"
PARENT="<project>\component\Microchip\MiV\MIV_ESS_RESET_CTRL\2.0.100\MIV_ESS_RESET_CTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v,hdl"
STATE="utd"
TIME="1607953031"
SIZE="1206772"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\MIV_RV32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\MIV_RV32.cxf,actgen_cxf"
STATE="utd"
TIME="1677516876"
SIZE="1547"
PARENT="<project>\component\work\MIV_RV32_CFG1_0\MIV_RV32_CFG1_0.cxf"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\miv_rv32_bist_seq_pkg.v,hdl"
STATE="utd"
TIME="1607953031"
SIZE="9264"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\MIV_RV32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\miv_rv32_bist_shared_pkg.v,hdl"
STATE="utd"
TIME="1607953031"
SIZE="11677"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\MIV_RV32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\miv_rv32_core_cfg_pkg.v,hdl"
STATE="utd"
TIME="1607953031"
SIZE="8001"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\MIV_RV32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\miv_rv32_mnemonics_pkg.v,hdl"
STATE="utd"
TIME="1607953031"
SIZE="5421"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\MIV_RV32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\miv_rv32_opsrv_cfg_pkg.v,hdl"
STATE="utd"
TIME="1607953031"
SIZE="5363"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\MIV_RV32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\miv_rv32_opsrv_debug_pkg.v,hdl"
STATE="utd"
TIME="1607953031"
SIZE="13667"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\MIV_RV32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\miv_rv32_opsrv_pkg.v,hdl"
STATE="utd"
TIME="1607953031"
SIZE="3745"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\MIV_RV32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\miv_rv32_pkg.v,hdl"
STATE="utd"
TIME="1607953031"
SIZE="40818"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\MIV_RV32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv\miv_rv32_ram_singleport_lp.v,hdl"
STATE="utd"
TIME="1607953031"
SIZE="592134"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\MIV_RV32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv\miv_rv32_ram_singleport_lp_ecc.v,hdl"
STATE="utd"
TIME="1607953031"
SIZE="677129"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\MIV_RV32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v,hdl"
STATE="utd"
TIME="1607953031"
SIZE="694802"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\MIV_RV32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\BaseDesign\BaseDesign.cxf,actgen_cxf"
STATE="utd"
TIME="1677516915"
SIZE="4227"
ENDFILE
VALUE "<project>\component\work\BaseDesign\BaseDesign.v,hdl"
STATE="utd"
TIME="1677516915"
SIZE="15312"
PARENT="<project>\component\work\BaseDesign\BaseDesign.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreJTAGDebug_0\CoreJTAGDebug_0.cxf,actgen_cxf"
STATE="utd"
TIME="1677516870"
SIZE="6911"
ENDFILE
VALUE "<project>\component\work\CoreJTAGDebug_0\CoreJTAGDebug_0.v,hdl"
STATE="utd"
TIME="1677516870"
SIZE="12048"
PARENT="<project>\component\work\CoreJTAGDebug_0\CoreJTAGDebug_0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreRESET_PF_0\CoreRESET_PF_0.cxf,actgen_cxf"
STATE="utd"
TIME="1677516872"
SIZE="3369"
ENDFILE
VALUE "<project>\component\work\CoreRESET_PF_0\CoreRESET_PF_0.v,hdl"
STATE="utd"
TIME="1677516872"
SIZE="3405"
PARENT="<project>\component\work\CoreRESET_PF_0\CoreRESET_PF_0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreRESET_PF_0\CoreRESET_PF_0_0\CoreRESET_PF_0_CoreRESET_PF_0_0_CORERESET_PF.cxf,actgen_cxf"
STATE="utd"
TIME="1677516872"
SIZE="869"
PARENT="<project>\component\work\CoreRESET_PF_0\CoreRESET_PF_0.cxf"
ENDFILE
VALUE "<project>\component\work\CoreRESET_PF_0\CoreRESET_PF_0_0\core\corereset_pf.v,hdl"
STATE="utd"
TIME="1677516872"
SIZE="2665"
PARENT="<project>\component\work\CoreRESET_PF_0\CoreRESET_PF_0_0\CoreRESET_PF_0_CoreRESET_PF_0_0_CORERESET_PF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreRESET_PF_0\CoreRESET_PF_0_0\test\corereset_pf_tb.v,tb_hdl"
STATE="utd"
TIME="1677516872"
SIZE="5489"
PARENT="<project>\component\work\CoreRESET_PF_0\CoreRESET_PF_0_0\CoreRESET_PF_0_CoreRESET_PF_0_0_CORERESET_PF.cxf"
MODULE_UNDER_TEST="corereset_pf_tb"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreTimer_0\CoreTimer_0.cxf,actgen_cxf"
STATE="utd"
TIME="1677516873"
SIZE="3835"
ENDFILE
VALUE "<project>\component\work\CoreTimer_0\CoreTimer_0.v,hdl"
STATE="utd"
TIME="1677516873"
SIZE="3035"
PARENT="<project>\component\work\CoreTimer_0\CoreTimer_0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreTimer_1\CoreTimer_1.cxf,actgen_cxf"
STATE="utd"
TIME="1677516875"
SIZE="3835"
ENDFILE
VALUE "<project>\component\work\CoreTimer_1\CoreTimer_1.v,hdl"
STATE="utd"
TIME="1677516874"
SIZE="3035"
PARENT="<project>\component\work\CoreTimer_1\CoreTimer_1.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\bfmtovec_compile.do,do"
STATE="utd"
TIME="1677516902"
SIZE="1218"
PARENT="<project>\component\work\MIV_ESS_0\CoreGPIO_0\MIV_ESS_0_CoreGPIO_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1677516902"
SIZE="4039"
PARENT="<project>\component\work\MIV_ESS_0\CoreGPIO_0\MIV_ESS_0_CoreGPIO_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\MIV_ESS_0_CoreGPIO_0_CoreGPIO.cxf,actgen_cxf"
STATE="utd"
TIME="1677516902"
SIZE="3315"
PARENT="<project>\component\work\MIV_ESS_0\MIV_ESS_0.cxf"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1677516902"
SIZE="8100"
PARENT="<project>\component\work\MIV_ESS_0\CoreGPIO_0\MIV_ESS_0_CoreGPIO_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
STATE="utd"
TIME="1677516902"
SIZE="11222"
PARENT="<project>\component\work\MIV_ESS_0\CoreGPIO_0\MIV_ESS_0_CoreGPIO_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1677516902"
SIZE="2482"
PARENT="<project>\component\work\MIV_ESS_0\CoreGPIO_0\MIV_ESS_0_CoreGPIO_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1677516902"
SIZE="48771"
PARENT="<project>\component\work\MIV_ESS_0\CoreGPIO_0\MIV_ESS_0_CoreGPIO_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1677516902"
SIZE="4656"
PARENT="<project>\component\work\MIV_ESS_0\CoreGPIO_0\MIV_ESS_0_CoreGPIO_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1677516902"
SIZE="9135"
PARENT="<project>\component\work\MIV_ESS_0\CoreGPIO_0\MIV_ESS_0_CoreGPIO_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1677516902"
SIZE="25148"
PARENT="<project>\component\work\MIV_ESS_0\CoreGPIO_0\MIV_ESS_0_CoreGPIO_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1677516902"
SIZE="36294"
PARENT="<project>\component\work\MIV_ESS_0\CoreGPIO_0\MIV_ESS_0_CoreGPIO_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
STATE="utd"
TIME="1677516902"
SIZE="4719"
PARENT="<project>\component\work\MIV_ESS_0\CoreGPIO_0\MIV_ESS_0_CoreGPIO_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1677516902"
SIZE="122552"
PARENT="<project>\component\work\MIV_ESS_0\CoreGPIO_0\MIV_ESS_0_CoreGPIO_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\core\coregpio.v,hdl"
STATE="utd"
TIME="1677516902"
SIZE="29297"
PARENT="<project>\component\work\MIV_ESS_0\CoreGPIO_0\MIV_ESS_0_CoreGPIO_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1677516902"
SIZE="13852"
PARENT="<project>\component\work\MIV_ESS_0\CoreGPIO_0\MIV_ESS_0_CoreGPIO_0_CoreGPIO.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\wave_vlog.do,do"
STATE="utd"
TIME="1677516902"
SIZE="1452"
PARENT="<project>\component\work\MIV_ESS_0\CoreGPIO_0\MIV_ESS_0_CoreGPIO_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1677516902"
SIZE="605"
PARENT="<project>\component\work\MIV_ESS_0\CoreUARTapb_0\MIV_ESS_0_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\MIV_ESS_0_CoreUARTapb_0_CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1677516902"
SIZE="4136"
PARENT="<project>\component\work\MIV_ESS_0\MIV_ESS_0.cxf"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\mti\scripts\bfmtovec_compile.do,do"
STATE="utd"
TIME="1677516902"
SIZE="1011"
PARENT="<project>\component\work\MIV_ESS_0\CoreUARTapb_0\MIV_ESS_0_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\mti\scripts\wave_vlog_amba.do,do"
STATE="utd"
TIME="1677516902"
SIZE="2034"
PARENT="<project>\component\work\MIV_ESS_0\CoreUARTapb_0\MIV_ESS_0_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1677516902"
SIZE="8106"
PARENT="<project>\component\work\MIV_ESS_0\CoreUARTapb_0\MIV_ESS_0_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
STATE="utd"
TIME="1677516902"
SIZE="11252"
PARENT="<project>\component\work\MIV_ESS_0\CoreUARTapb_0\MIV_ESS_0_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1677516902"
SIZE="2509"
PARENT="<project>\component\work\MIV_ESS_0\CoreUARTapb_0\MIV_ESS_0_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1677516902"
SIZE="48846"
PARENT="<project>\component\work\MIV_ESS_0\CoreUARTapb_0\MIV_ESS_0_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1677516902"
SIZE="4659"
PARENT="<project>\component\work\MIV_ESS_0\CoreUARTapb_0\MIV_ESS_0_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1677516902"
SIZE="9144"
PARENT="<project>\component\work\MIV_ESS_0\CoreUARTapb_0\MIV_ESS_0_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1677516902"
SIZE="25199"
PARENT="<project>\component\work\MIV_ESS_0\CoreUARTapb_0\MIV_ESS_0_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1677516902"
SIZE="36321"
PARENT="<project>\component\work\MIV_ESS_0\CoreUARTapb_0\MIV_ESS_0_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
STATE="utd"
TIME="1677516902"
SIZE="4722"
PARENT="<project>\component\work\MIV_ESS_0\CoreUARTapb_0\MIV_ESS_0_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1677516902"
SIZE="122525"
PARENT="<project>\component\work\MIV_ESS_0\CoreUARTapb_0\MIV_ESS_0_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\core\Clock_gen.v,hdl"
STATE="utd"
TIME="1677516902"
SIZE="13250"
PARENT="<project>\component\work\MIV_ESS_0\CoreUARTapb_0\MIV_ESS_0_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v,hdl"
STATE="utd"
TIME="1677516902"
SIZE="14284"
PARENT="<project>\component\work\MIV_ESS_0\CoreUARTapb_0\MIV_ESS_0_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v,hdl"
STATE="utd"
TIME="1677516902"
SIZE="13955"
PARENT="<project>\component\work\MIV_ESS_0\CoreUARTapb_0\MIV_ESS_0_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_g5.v,hdl"
STATE="utd"
TIME="1677516902"
SIZE="8270"
PARENT="<project>\component\work\MIV_ESS_0\CoreUARTapb_0\MIV_ESS_0_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\core\Rx_async.v,hdl"
STATE="utd"
TIME="1677516902"
SIZE="21159"
PARENT="<project>\component\work\MIV_ESS_0\CoreUARTapb_0\MIV_ESS_0_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\core\Tx_async.v,hdl"
STATE="utd"
TIME="1677516902"
SIZE="8862"
PARENT="<project>\component\work\MIV_ESS_0\CoreUARTapb_0\MIV_ESS_0_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1677516902"
SIZE="8966"
PARENT="<project>\component\work\MIV_ESS_0\CoreUARTapb_0\MIV_ESS_0_CoreUARTapb_0_CoreUARTapb.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_0\MIV_ESS_0.cxf,actgen_cxf"
STATE="utd"
TIME="1677516904"
SIZE="11784"
ENDFILE
VALUE "<project>\component\work\MIV_ESS_0\MIV_ESS_0.v,hdl"
STATE="utd"
TIME="1677516903"
SIZE="38923"
PARENT="<project>\component\work\MIV_ESS_0\MIV_ESS_0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32_CFG1_0\MIV_RV32_CFG1_0.cxf,actgen_cxf"
STATE="utd"
TIME="1677516876"
SIZE="14432"
ENDFILE
VALUE "<project>\component\work\MIV_RV32_CFG1_0\MIV_RV32_CFG1_0.v,hdl"
STATE="utd"
TIME="1677516876"
SIZE="16589"
PARENT="<project>\component\work\MIV_RV32_CFG1_0\MIV_RV32_CFG1_0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32_CFG1_0\MIV_RV32_CFG1_0_0\miv_rv32.v,hdl"
STATE="utd"
TIME="1677516875"
SIZE="31858"
PARENT="<project>\component\work\MIV_RV32_CFG1_0\MIV_RV32_CFG1_0_0\MIV_RV32_CFG1_0_MIV_RV32_CFG1_0_0_MIV_RV32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32_CFG1_0\MIV_RV32_CFG1_0_0\MIV_RV32_CFG1_0_MIV_RV32_CFG1_0_0_MIV_RV32.cxf,actgen_cxf"
STATE="utd"
TIME="1677516876"
SIZE="496"
PARENT="<project>\component\work\MIV_RV32_CFG1_0\MIV_RV32_CFG1_0.cxf"
ENDFILE
VALUE "<project>\component\work\PF_CCC_0\PF_CCC_0.cxf,actgen_cxf"
STATE="utd"
TIME="1677516881"
SIZE="18183"
ENDFILE
VALUE "<project>\component\work\PF_CCC_0\PF_CCC_0.v,hdl"
STATE="utd"
TIME="1677516880"
SIZE="10157"
PARENT="<project>\component\work\PF_CCC_0\PF_CCC_0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_CCC_0\PF_CCC_0_0\PF_CCC_0_PF_CCC_0_0_PF_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1677516880"
SIZE="475"
PARENT="<project>\component\work\PF_CCC_0\PF_CCC_0.cxf"
ENDFILE
VALUE "<project>\component\work\PF_CCC_0\PF_CCC_0_0\PF_CCC_0_PF_CCC_0_0_PF_CCC.v,hdl"
STATE="utd"
TIME="1677516880"
SIZE="3825"
PARENT="<project>\component\work\PF_CCC_0\PF_CCC_0_0\PF_CCC_0_PF_CCC_0_0_PF_CCC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_INIT_MONITOR_0\PF_INIT_MONITOR_0.cxf,actgen_cxf"
STATE="utd"
TIME="1677516883"
SIZE="9027"
ENDFILE
VALUE "<project>\component\work\PF_INIT_MONITOR_0\PF_INIT_MONITOR_0.v,hdl"
STATE="utd"
TIME="1677516882"
SIZE="9090"
PARENT="<project>\component\work\PF_INIT_MONITOR_0\PF_INIT_MONITOR_0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_INIT_MONITOR_0\PF_INIT_MONITOR_0_0\PF_INIT_MONITOR_0_PF_INIT_MONITOR_0_0_PF_INIT_MONITOR.cxf,actgen_cxf"
STATE="utd"
TIME="1677516882"
SIZE="529"
PARENT="<project>\component\work\PF_INIT_MONITOR_0\PF_INIT_MONITOR_0.cxf"
ENDFILE
VALUE "<project>\component\work\PF_INIT_MONITOR_0\PF_INIT_MONITOR_0_0\PF_INIT_MONITOR_0_PF_INIT_MONITOR_0_0_PF_INIT_MONITOR.v,hdl"
STATE="utd"
TIME="1677516882"
SIZE="1738"
PARENT="<project>\component\work\PF_INIT_MONITOR_0\PF_INIT_MONITOR_0_0\PF_INIT_MONITOR_0_PF_INIT_MONITOR_0_0_PF_INIT_MONITOR.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_OSC_0\PF_OSC_0.cxf,actgen_cxf"
STATE="utd"
TIME="1677516885"
SIZE="2364"
ENDFILE
VALUE "<project>\component\work\PF_OSC_0\PF_OSC_0.v,hdl"
STATE="utd"
TIME="1677516885"
SIZE="2105"
PARENT="<project>\component\work\PF_OSC_0\PF_OSC_0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_OSC_0\PF_OSC_0_0\PF_OSC_0_PF_OSC_0_0_PF_OSC.cxf,actgen_cxf"
STATE="utd"
TIME="1677516884"
SIZE="475"
PARENT="<project>\component\work\PF_OSC_0\PF_OSC_0.cxf"
ENDFILE
VALUE "<project>\component\work\PF_OSC_0\PF_OSC_0_0\PF_OSC_0_PF_OSC_0_0_PF_OSC.v,hdl"
STATE="utd"
TIME="1677516884"
SIZE="447"
PARENT="<project>\component\work\PF_OSC_0\PF_OSC_0_0\PF_OSC_0_PF_OSC_0_0_PF_OSC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\PF_SRAM_0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF.cxf,actgen_cxf"
STATE="utd"
TIME="1677516887"
SIZE="848"
PARENT="<project>\component\work\PF_SRAM_0\PF_SRAM_0.cxf"
ENDFILE
VALUE "<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v,hdl"
STATE="utd"
TIME="1677516887"
SIZE="24605"
PARENT="<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\PF_SRAM_0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram_ECC.v,hdl"
STATE="utd"
TIME="1677516887"
SIZE="31985"
PARENT="<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\PF_SRAM_0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v,hdl"
STATE="utd"
TIME="1677516887"
SIZE="9581"
PARENT="<project>\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\PF_SRAM_0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_SRAM_0\PF_SRAM_0.cxf,actgen_cxf"
STATE="utd"
TIME="1677516889"
SIZE="5896"
ENDFILE
VALUE "<project>\component\work\PF_SRAM_0\PF_SRAM_0.v,hdl"
STATE="utd"
TIME="1677516888"
SIZE="20809"
PARENT="<project>\component\work\PF_SRAM_0\PF_SRAM_0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_SRAM_0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1677516888"
SIZE="776"
PARENT="<project>\component\work\PF_SRAM_0\PF_SRAM_0.cxf"
ENDFILE
VALUE "<project>\constraint\BaseDesign_derived_constraints.sdc,sdc"
STATE="utd"
TIME="1677516930"
SIZE="825"
ENDFILE
VALUE "<project>\constraint\fp\ccc_fp.pdc,fp_pdc"
STATE="utd"
TIME="1677516927"
SIZE="81"
ENDFILE
VALUE "<project>\constraint\io\io_constraints.pdc,io_pdc"
STATE="utd"
TIME="1677516927"
SIZE="9844"
ENDFILE
VALUE "<project>\constraint\io_jtag_constraints.sdc,sdc"
STATE="utd"
TIME="1677516927"
SIZE="316"
ENDFILE
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
STATE="utd"
TIME="1613143904"
SIZE="1229"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
STATE="utd"
TIME="1613143905"
SIZE="8016"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
STATE="utd"
TIME="1677516902"
SIZE="2823"
PARENT="<project>\component\work\MIV_ESS_0\CoreGPIO_0\MIV_ESS_0_CoreGPIO_0_CoreGPIO.cxf"
ENDFILE
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
STATE="utd"
TIME="1677516902"
SIZE="23755"
PARENT="<project>\component\work\MIV_ESS_0\CoreGPIO_0\MIV_ESS_0_CoreGPIO_0_CoreGPIO.cxf"
ENDFILE
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
STATE="utd"
TIME="1677516902"
SIZE="2906"
PARENT="<project>\component\work\MIV_ESS_0\CoreUARTapb_0\MIV_ESS_0_CoreUARTapb_0_CoreUARTapb.cxf"
ENDFILE
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
STATE="utd"
TIME="1677516902"
SIZE="13597"
PARENT="<project>\component\work\MIV_ESS_0\CoreUARTapb_0\MIV_ESS_0_CoreUARTapb_0_CoreUARTapb.cxf"
ENDFILE
VALUE "<project>\simulation\user_tb.bfm,sim"
STATE="utd"
TIME="1562243720"
SIZE="4701"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
ENDFILE
ENDLIST
LIST UsedFile
ENDLIST
LIST NewModulesInfo
LIST "BaseDesign::work"
FILE "<project>\component\work\BaseDesign\BaseDesign.v,hdl"
LIST SynthesisConstraints
VALUE "<project>\constraint\io_jtag_constraints.sdc,sdc"
VALUE "<project>\constraint\BaseDesign_derived_constraints.sdc,sdc"
ENDLIST
LIST TimingConstraints
VALUE "<project>\constraint\io_jtag_constraints.sdc,sdc"
VALUE "<project>\constraint\BaseDesign_derived_constraints.sdc,sdc"
ENDLIST
LIST PNRConstraints
VALUE "<project>\constraint\io\io_constraints.pdc,io_pdc"
VALUE "<project>\constraint\io_jtag_constraints.sdc,sdc"
VALUE "<project>\constraint\fp\ccc_fp.pdc,fp_pdc"
VALUE "<project>\constraint\BaseDesign_derived_constraints.sdc,sdc"
ENDLIST
ENDLIST
LIST "MIV_ESS_0::work"
FILE "<project>\component\work\MIV_ESS_0\MIV_ESS_0.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\mti\scripts\wave_user.do,do"
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\bfmtovec_compile.do,do"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\wave_vlog.do,do"
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\mti\scripts\wave_vlog_amba.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "CoreTimer::CORETIMER_LIB"
FILE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\user_tb.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\wave.do,do"
ENDLIST
ENDLIST
ENDLIST
LIST AssociatedStimulus
LIST MIV_ESS_0
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
ENDLIST
LIST Other_Association
LIST CoreTimer
VALUE "<project>\simulation\user_tb.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\wave.do,do"
ENDLIST
LIST MIV_ESS_0
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\mti\scripts\wave_user.do,do"
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\bfmtovec_compile.do,do"
VALUE "<project>\component\work\MIV_ESS_0\CoreGPIO_0\wave_vlog.do,do"
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\MIV_ESS_0\CoreUARTapb_0\mti\scripts\wave_vlog_amba.do,do"
ENDLIST
ENDLIST
LIST SimulationOptions
UseAutomaticDoFile=true
IncludeWaveDo=false
Type=max
RunTime=1000ns
Resolution=1ps
VsimOpt=
EntityName=testbench
TopInstanceName=<top>_0
DoFileName=
DoFileName2=wave.do
DoFileParams=
DisplayDUTWave=false
LogAllSignals=false
DisablePulseFiltering=false
DumpVCD=false
VCDFileName=power.vcd
VHDL2008=false
Verilog2001=false
SystemVerilog=false
TimeUnit=1
TimeUnitBase=ns
Precision=100
PrecisionBase=ps
SdfCorner=slow_lv_ht
PliPath=C:/Microchip/Libero_SoC_v2023.1/Designer/lib/modelsimpro/pli/pf_crypto_win_me_pli.dll
UseCustomPliPath=false
ENDLIST
LIST ModelSimLibPath
UseCustomPath=FALSE
LibraryPath=
ENDLIST
LIST GlobalFlowOptions
GenerateHDLAfterSynthesis=FALSE
GenerateHDLAfterPhySynthesis=FALSE
RunDRCAfterSynthesis=FALSE
AutoCheckConstraints=TRUE
UpdateModelSimIni=TRUE
NoIOMode=FALSE
PeriInitStandalone=FALSE
OnDemandBuildDH=TRUE
EnableViewDraw=FALSE
UpdateViewDrawIni=TRUE
GenerateHDLFromSchematic=TRUE
VmNetlistFlowOn=TRUE
EnableDesignSeparationOn=FALSE
EnableSETMitigationOn=FALSE
DisplayFanoutLimit=10
AbortFlowOnPDCErrorsOn=TRUE
AbortFlowOnSDCErrorsOn=TRUE
AbortFlowOn3.3V_IO_ON=FALSE
InstantiateInSmartDesign=TRUE
FlashProInputFile=pdb
SmartGenCompileReport=T
ENDLIST
LIST PhySynthesisOptions
ENDLIST
LIST Profiles
NAME="SoftConsole"
FUNCTION="SoftwareIDE"
TOOL="SoftConsole"
LOCATION="eclipse.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Synplify Pro ME"
FUNCTION="Synthesis"
TOOL="Synplify Pro ME"
LOCATION="C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\bin\synplify_pro.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="ModelSim ME Pro"
FUNCTION="Simulation"
TOOL="ModelSim Pro Edition"
LOCATION="C:\Microchip\Libero_SoC_v2023.1\ModelSimPro\win32acoem\modelsim.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Identify Debugger"
FUNCTION="IdentifyDebugger"
TOOL="Identify Debugger"
LOCATION="C:\Microchip\Libero_SoC_v2023.1\Identify\bin\identify_debugger.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
ENDLIST
LIST ProjectState5.1
LIST "MIV_ESS_0::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST ExcludePackageForSimulation
ENDLIST
LIST ExcludePackageForSynthesis
ENDLIST
LIST IncludeModuleForSimulation
ENDLIST
LIST CDBOrder
ENDLIST
LIST UserCustomizedFileList
ENDLIST
LIST OpenedFileList
ORIENTATION;HORIZONTAL
Reports;Reports;0
ReportsCurrentItem;Project Summary:PF_Avalanche_PS_MIV_RV32_CFG1_BaseDesign.log
SmartDesign;BaseDesign;0
Constraint Manager;Constraint Manager;0
StartPage;StartPage;0
ACTIVEVIEW;BaseDesign
ENDLIST
LIST ModuleSubBlockList
LIST "BaseDesign::work","component\work\BaseDesign\BaseDesign.v","TRUE","FALSE"
SUBBLOCK "CoreJTAGDebug_0::work","component\work\CoreJTAGDebug_0\CoreJTAGDebug_0.v","TRUE","FALSE"
SUBBLOCK "CoreRESET_PF_0::work","component\work\CoreRESET_PF_0\CoreRESET_PF_0.v","TRUE","FALSE"
SUBBLOCK "CoreTimer_0::work","component\work\CoreTimer_0\CoreTimer_0.v","TRUE","FALSE"
SUBBLOCK "CoreTimer_1::work","component\work\CoreTimer_1\CoreTimer_1.v","TRUE","FALSE"
SUBBLOCK "MIV_ESS_0::work","component\work\MIV_ESS_0\MIV_ESS_0.v","TRUE","FALSE"
SUBBLOCK "MIV_RV32_CFG1_0::work","component\work\MIV_RV32_CFG1_0\MIV_RV32_CFG1_0.v","TRUE","FALSE"
SUBBLOCK "PF_CCC_0::work","component\work\PF_CCC_0\PF_CCC_0.v","TRUE","FALSE"
SUBBLOCK "PF_INIT_MONITOR_0::work","component\work\PF_INIT_MONITOR_0\PF_INIT_MONITOR_0.v","TRUE","FALSE"
SUBBLOCK "PF_OSC_0::work","component\work\PF_OSC_0\PF_OSC_0.v","TRUE","FALSE"
SUBBLOCK "PF_SRAM_0::work","component\work\PF_SRAM_0\PF_SRAM_0.v","TRUE","FALSE"
ENDLIST
LIST "CoreJTAGDebug_0::work","component\work\CoreJTAGDebug_0\CoreJTAGDebug_0.v","TRUE","FALSE"
SUBBLOCK "COREJTAGDEBUG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v","FALSE","FALSE"
ENDLIST
LIST "CoreRESET_PF_0::work","component\work\CoreRESET_PF_0\CoreRESET_PF_0.v","TRUE","FALSE"
SUBBLOCK "CoreRESET_PF_0_CoreRESET_PF_0_0_CORERESET_PF::work","component\work\CoreRESET_PF_0\CoreRESET_PF_0_0\core\corereset_pf.v","FALSE","FALSE"
ENDLIST
LIST "CoreRESET_PF_0_CoreRESET_PF_0_0_CORERESET_PF::work","component\work\CoreRESET_PF_0\CoreRESET_PF_0_0\core\corereset_pf.v","FALSE","FALSE"
ENDLIST
LIST "CoreTimer_0::work","component\work\CoreTimer_0\CoreTimer_0.v","TRUE","FALSE"
SUBBLOCK "CoreTimer::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v","FALSE","FALSE"
ENDLIST
LIST "CoreTimer_1::work","component\work\CoreTimer_1\CoreTimer_1.v","TRUE","FALSE"
SUBBLOCK "CoreTimer::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v","FALSE","FALSE"
ENDLIST
LIST "MIV_ESS_0_CoreGPIO_0_CoreGPIO::work","component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\core\coregpio.v","FALSE","FALSE"
ENDLIST
LIST "MIV_ESS_0_CoreUARTapb_0_COREUART::work","component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v","FALSE","FALSE"
SUBBLOCK "MIV_ESS_0_CoreUARTapb_0_fifo_256x8::work","component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
SUBBLOCK "MIV_ESS_0_CoreUARTapb_0_Clock_gen::work","component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\core\Clock_gen.v","FALSE","FALSE"
SUBBLOCK "MIV_ESS_0_CoreUARTapb_0_Rx_async::work","component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\core\Rx_async.v","FALSE","FALSE"
SUBBLOCK "MIV_ESS_0_CoreUARTapb_0_Tx_async::work","component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\core\Tx_async.v","FALSE","FALSE"
SUBBLOCK "MIV_ESS_0_CoreUARTapb_0_Clock_gen::work","component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\core\Clock_gen.v","FALSE","FALSE"
SUBBLOCK "MIV_ESS_0_CoreUARTapb_0_Rx_async::work","component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\core\Rx_async.v","FALSE","FALSE"
SUBBLOCK "MIV_ESS_0_CoreUARTapb_0_Tx_async::work","component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\core\Tx_async.v","FALSE","FALSE"
ENDLIST
LIST "MIV_ESS_0_CoreUARTapb_0_CoreUARTapb::work","component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v","FALSE","FALSE"
SUBBLOCK "MIV_ESS_0_CoreUARTapb_0_COREUART::work","component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v","FALSE","FALSE"
ENDLIST
LIST "MIV_ESS_RESET_CTRL::work","component\Microchip\MiV\MIV_ESS_RESET_CTRL\2.0.100\rtl\MIV_ESS_RESET_CTRL.v","FALSE","FALSE"
SUBBLOCK "RESET_CTRL::work","component\Microchip\MiV\MIV_ESS_RESET_CTRL\2.0.100\rtl\RESET_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_axi_xaddr_buffer_slot::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_core::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_expipe::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fetch_unit::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_lsu::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_decode::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_privarch::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_priv_irq::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_decode::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_expipe::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_decode::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_privarch::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_exu::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_gpr_ram::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_idecode::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bcu::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_gpr::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_exu::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_mul::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_fetch_unit::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_ifu_iab::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_fixed_arb::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_gpr_ram::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_gpr_ram_array::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_gpr_ecc_enc_dec::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_gpr_ram_init::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_gpr_ram_mux::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_gpr_ram_array::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_idecode::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_ifu_iab::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_mtime_irq::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_mul::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_opsrv::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_core::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_mtime_irq::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_opsrv_debug::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_opsrv_interconnect::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_opsrv_tcm::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_opsrv_ahb_mstr::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_opsrv_apb_mstr::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_opsrv_axi_mstr::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_opsrv_tcm_dap_apb_slv::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_opsrv_udma::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_opsrv_debug::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_opsrv_debug_fifo::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_opsrv_dtm_jtag::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_opsrv_debug_fifo::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_opsrv_debug_du::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_opsrv_debug_fifo::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_opsrv_dtm_jtag::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_opsrv_interconnect::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_opsrv_regs::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_opsrv_regs::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_opsrv_tcm::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_ram_singleport_addreg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bootrom::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_dpr_hqa_dual_storage_rbcw::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_ram_singleport_lp::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv\miv_rv32_ram_singleport_lp.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_ram_singleport_lp_ecc::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv\miv_rv32_ram_singleport_lp_ecc.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_rr_pri_arb::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_priv_irq::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_irq_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_ram_singleport_addreg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_rr_pri_arb::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fixed_arb::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "PF_SRAM_0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram::work","component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v","FALSE","FALSE"
ENDLIST
LIST "PF_SRAM_0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF::work","component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v","FALSE","FALSE"
SUBBLOCK "PF_SRAM_0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_ECC::work","component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram_ECC.v","FALSE","FALSE"
SUBBLOCK "PF_SRAM_0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram::work","component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v","FALSE","FALSE"
ENDLIST
LIST "RESET_CTRL::work","component\Microchip\MiV\MIV_ESS_RESET_CTRL\2.0.100\rtl\RESET_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_decode::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_opsrv_debug_fifo::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "MIV_ESS_0::work","component\work\MIV_ESS_0\MIV_ESS_0.v","TRUE","FALSE"
SUBBLOCK "MIV_ESS_0_CoreGPIO_0_CoreGPIO::work","component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\core\coregpio.v","FALSE","FALSE"
SUBBLOCK "MIV_ESS_0_CoreUARTapb_0_CoreUARTapb::work","component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v","FALSE","FALSE"
SUBBLOCK "MIV_ESS_RESET_CTRL::work","component\Microchip\MiV\MIV_ESS_RESET_CTRL\2.0.100\rtl\MIV_ESS_RESET_CTRL.v","FALSE","FALSE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v","FALSE","FALSE"
SUBBLOCK "MIV_ESS_APB_TO_APB::work","component\Microchip\MiV\MIV_ESS_APB_TO_APB\2.0.100\rtl\MIV_ESS_APB_TO_APB.v","FALSE","FALSE"
ENDLIST
LIST "MIV_ESS_0_CoreUARTapb_0_Clock_gen::work","component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\core\Clock_gen.v","FALSE","FALSE"
ENDLIST
LIST "MIV_ESS_0_CoreUARTapb_0_fifo_256x8::work","component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
SUBBLOCK "MIV_ESS_0_CoreUARTapb_0_fifo_ctrl_256::work","component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
ENDLIST
LIST "MIV_ESS_0_CoreUARTapb_0_fifo_ctrl_256::work","component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
SUBBLOCK "MIV_ESS_0_CoreUARTapb_0_ram256x8_g5::work","component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
ENDLIST
LIST "MIV_ESS_0_CoreUARTapb_0_ram256x8_g5::work","component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
ENDLIST
LIST "MIV_ESS_0_CoreUARTapb_0_Rx_async::work","component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\core\Rx_async.v","FALSE","FALSE"
ENDLIST
LIST "MIV_ESS_0_CoreUARTapb_0_Tx_async::work","component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\core\Tx_async.v","FALSE","FALSE"
ENDLIST
LIST "MIV_ESS_APB_TO_APB::work","component\Microchip\MiV\MIV_ESS_APB_TO_APB\2.0.100\rtl\MIV_ESS_APB_TO_APB.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_axi_egress_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_axi_egress_slip_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_axi_ingress_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_axi_rchan::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_axi_egress_slip_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_axi_ingress_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_rr_pri_arb::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_axi_wchan::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_axi_egress_slip_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_rr_pri_arb::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_axi_xaddr_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_axi_xaddr_buffer_slot::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bcu::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bist_decode::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bist_ecc::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bist_ecc_core::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bist_ecc_empty::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bist_ecc_core::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bist_ecc_read::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bist_ecc_write::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bist_ecc_empty::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bist_ecc_read::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bist_decode::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bist_ecc_write::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bist_err_inject::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bist_pipeline::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bist_seq_pkg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\miv_rv32_bist_seq_pkg.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bist_shared_pkg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\miv_rv32_bist_shared_pkg.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bist_template_dual_behav::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bist_pipeline::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdual_behav::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdual_pl_enable::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdual_ram_init::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdual_ram_stabilizer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdualdata_behav::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bistdual_behav::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistmux::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bistdual_eccw::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bist_ecc::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bist_err_inject::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdual_err_mask::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bistdual_err_mask::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bistdual_pl_enable::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bistdual_ram_init::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "pmc_sync_flop_behav_v3::work","","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bistdual_ram_stabilizer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bistdualdata_behav::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistmux::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bistmux::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "pmc_logic_mux_behav::work","","FALSE","FALSE"
SUBBLOCK "miv_rv32_logic_mux_behav_v2::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bootrom::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "MIV_RV32_CFG1_0::work","component\work\MIV_RV32_CFG1_0\MIV_RV32_CFG1_0.v","TRUE","FALSE"
SUBBLOCK "MIV_RV32_CFG1_0_MIV_RV32_CFG1_0_0_MIV_RV32::work","component\work\MIV_RV32_CFG1_0\MIV_RV32_CFG1_0_0\miv_rv32.v","FALSE","FALSE"
ENDLIST
LIST "MIV_RV32_CFG1_0_MIV_RV32_CFG1_0_0_MIV_RV32::work","component\work\MIV_RV32_CFG1_0\MIV_RV32_CFG1_0_0\miv_rv32.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_opsrv::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_common_buffer_behav::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_core_cfg_pkg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\miv_rv32_core_cfg_pkg.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_dpr256x32_hqa_dual_storage_bistw::work","","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_dpr_hqa_dual_storage_bistw_behav::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bist_template_dual_behav::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdual_eccw::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_ram_dport_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_dpr_hqa_dual_storage_bistw_dft::work","","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_dpr_hqa_dual_storage_bistw_fpga::work","","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_dpr_hqa_dual_storage_rbcw::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "RAM_BIST_ERROR:ASIC_view_does_not_exist_in_miv_rv32_dpr_hqa_dual_storage_rbcw::work","","FALSE","FALSE"
SUBBLOCK "miv_rv32_dpr256x32_hqa_dual_storage_bistw::work","","FALSE","FALSE"
SUBBLOCK "miv_rv32_dpr_hqa_dual_storage_bistw_behav::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_dpr_hqa_dual_storage_bistw_dft::work","","FALSE","FALSE"
SUBBLOCK "miv_rv32_dpr_hqa_dual_storage_bistw_fpga::work","","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_fixed_arb::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_gpr::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_gpr_ecc_bist_template::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bist_pipeline::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdual_behav::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdual_pl_enable::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdual_ram_init::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdual_ram_stabilizer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdualdata_behav::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_gpr_ecc_enc_dec::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "RAM_BIST_ERROR:ASIC_view_does_not_exist_in_miv_rv32_dpr_hqa_dual_storage_rbcw::work","","FALSE","FALSE"
SUBBLOCK "miv_rv32_dpr256x32_hqa_dual_storage_bistw::work","","FALSE","FALSE"
SUBBLOCK "miv_rv32_dpr_hqa_dual_storage_bistw_dft::work","","FALSE","FALSE"
SUBBLOCK "miv_rv32_dpr_hqa_dual_storage_bistw_fpga::work","","FALSE","FALSE"
SUBBLOCK "miv_rv32_gpr_ecc_enc_dec_bistw_behav::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_gpr_ecc_enc_dec_bistw_behav::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdual_eccw::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_gpr_ecc_bist_template::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_gpr_ram_array::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_gpr_ram_array::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_gpr_ram_init::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_gpr_ram_mux::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_irq_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_logic_mux_behav_v2::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_lsu::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_mnemonic_pkg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\miv_rv32_mnemonics_pkg.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_opsrv_ahb_mstr::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_rr_pri_arb::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_opsrv_apb_mstr::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_rr_pri_arb::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_opsrv_axi_mstr::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_axi_rchan::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_axi_wchan::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_strb_to_addr::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_opsrv_cfg_pkg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\miv_rv32_opsrv_cfg_pkg.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_opsrv_debug_du::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_opsrv_debug_sba::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_opsrv_debug_pkg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\miv_rv32_opsrv_debug_pkg.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_opsrv_debug_sba::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_opsrv_pkg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\miv_rv32_opsrv_pkg.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_opsrv_tcm_dap_apb_slv::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_opsrv_udma::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_pkg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\miv_rv32_pkg.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_ram_dport_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_ram_singleport_lp::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv\miv_rv32_ram_singleport_lp.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_ram_singleport_lp_ecc::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv\miv_rv32_ram_singleport_lp_ecc.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_rr_pri_arb::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fixed_arb::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_strb_to_addr::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "PF_CCC_0::work","component\work\PF_CCC_0\PF_CCC_0.v","TRUE","FALSE"
SUBBLOCK "PF_CCC_0_PF_CCC_0_0_PF_CCC::work","component\work\PF_CCC_0\PF_CCC_0_0\PF_CCC_0_PF_CCC_0_0_PF_CCC.v","FALSE","FALSE"
ENDLIST
LIST "PF_CCC_0_PF_CCC_0_0_PF_CCC::work","component\work\PF_CCC_0\PF_CCC_0_0\PF_CCC_0_PF_CCC_0_0_PF_CCC.v","FALSE","FALSE"
ENDLIST
LIST "PF_INIT_MONITOR_0::work","component\work\PF_INIT_MONITOR_0\PF_INIT_MONITOR_0.v","TRUE","FALSE"
SUBBLOCK "PF_INIT_MONITOR_0_PF_INIT_MONITOR_0_0_PF_INIT_MONITOR::work","component\work\PF_INIT_MONITOR_0\PF_INIT_MONITOR_0_0\PF_INIT_MONITOR_0_PF_INIT_MONITOR_0_0_PF_INIT_MONITOR.v","FALSE","FALSE"
ENDLIST
LIST "PF_INIT_MONITOR_0_PF_INIT_MONITOR_0_0_PF_INIT_MONITOR::work","component\work\PF_INIT_MONITOR_0\PF_INIT_MONITOR_0_0\PF_INIT_MONITOR_0_PF_INIT_MONITOR_0_0_PF_INIT_MONITOR.v","FALSE","FALSE"
ENDLIST
LIST "PF_OSC_0::work","component\work\PF_OSC_0\PF_OSC_0.v","TRUE","FALSE"
SUBBLOCK "PF_OSC_0_PF_OSC_0_0_PF_OSC::work","component\work\PF_OSC_0\PF_OSC_0_0\PF_OSC_0_PF_OSC_0_0_PF_OSC.v","FALSE","FALSE"
ENDLIST
LIST "PF_OSC_0_PF_OSC_0_0_PF_OSC::work","component\work\PF_OSC_0\PF_OSC_0_0\PF_OSC_0_PF_OSC_0_0_PF_OSC.v","FALSE","FALSE"
ENDLIST
LIST "PF_SRAM_0::work","component\work\PF_SRAM_0\PF_SRAM_0.v","TRUE","FALSE"
SUBBLOCK "PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM::work","","FALSE","FALSE"
SUBBLOCK "PF_SRAM_0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF::work","component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v","FALSE","FALSE"
ENDLIST
LIST "PF_SRAM_0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_ECC::work","component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram_ECC.v","FALSE","FALSE"
ENDLIST
LIST "PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM::work","","FALSE","FALSE"
ENDLIST
LIST "pmc_logic_mux_behav::work","","FALSE","FALSE"
ENDLIST
LIST "pmc_sync_flop_behav_v3::work","","FALSE","FALSE"
ENDLIST
LIST "RAM_BIST_ERROR:ASIC_view_does_not_exist_in_miv_rv32_dpr_hqa_dual_storage_rbcw::work","","FALSE","FALSE"
ENDLIST
LIST "BFM_AHBSLAVEEXT::work","","FALSE","FALSE"
ENDLIST
LIST "BFM_APBSLAVEEXT::work","","FALSE","FALSE"
ENDLIST
LIST "BFMA1l1OII::work","","FALSE","FALSE"
ENDLIST
LIST "corereset_pf_tb::work","component\work\CoreRESET_PF_0\CoreRESET_PF_0_0\test\corereset_pf_tb.v","FALSE","TRUE"
SUBBLOCK "CoreRESET_PF_0_CoreRESET_PF_0_0_CORERESET_PF::work","component\work\CoreRESET_PF_0\CoreRESET_PF_0_0\core\corereset_pf.v","FALSE","FALSE"
ENDLIST
LIST "MIV_ESS_0_CoreGPIO_0_BFM_MAIN::work","component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "MIV_ESS_0_CoreUARTapb_0_BFM_AHBSLAVEEXT::work","component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "MIV_ESS_0_CoreUARTapb_0_BFM_APB::work","component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "MIV_ESS_0_CoreUARTapb_0_BFMA1l1OII::work","component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "MIV_ESS_0_CoreUARTapb_0_BFM_MAIN::work","component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "MIV_ESS_0_CoreUARTapb_0_BFM_MAIN::work","component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "MIV_ESS_0_CoreUARTapb_0_BFMA1l1OII::work","component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "MIV_ESS_0_CoreUARTapb_0_Clock_gen::work","component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\core\Clock_gen.v","FALSE","FALSE"
ENDLIST
LIST "MIV_ESS_0_CoreUARTapb_0_Rx_async::work","component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\core\Rx_async.v","FALSE","FALSE"
ENDLIST
LIST "MIV_ESS_0_CoreUARTapb_0_Tx_async::work","component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\core\Tx_async.v","FALSE","FALSE"
ENDLIST
LIST "MIV_ESS_0_CoreUARTapb_0_BFM_MAIN::work","component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "MIV_ESS_0_CoreGPIO_0_BFM_AHBL::work","component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "MIV_ESS_0_CoreGPIO_0_BFM_MAIN::work","component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "MIV_ESS_0_CoreGPIO_0_BFM_AHBLAPB::work","component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahblapb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::work","","FALSE","FALSE"
SUBBLOCK "MIV_ESS_0_CoreGPIO_0_BFM_MAIN::work","component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "MIV_ESS_0_CoreGPIO_0_BFM_AHBSLAVE::work","component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBSLAVEEXT::work","","FALSE","FALSE"
ENDLIST
LIST "MIV_ESS_0_CoreGPIO_0_BFM_AHBSLAVEEXT::work","component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "MIV_ESS_0_CoreGPIO_0_BFM_APB::work","component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "MIV_ESS_0_CoreGPIO_0_BFMA1l1OII::work","component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "MIV_ESS_0_CoreGPIO_0_BFM_MAIN::work","component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "MIV_ESS_0_CoreGPIO_0_BFM_APB2APB::work","component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "MIV_ESS_0_CoreGPIO_0_BFM_APBSLAVE::work","component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVEEXT::work","","FALSE","FALSE"
ENDLIST
LIST "MIV_ESS_0_CoreGPIO_0_BFM_APBSLAVEEXT::work","component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "MIV_ESS_0_CoreGPIO_0_BFMA1l1OII::work","component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "MIV_ESS_0_CoreUARTapb_0_BFM_AHBL::work","component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "MIV_ESS_0_CoreUARTapb_0_BFM_MAIN::work","component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "MIV_ESS_0_CoreUARTapb_0_BFM_AHBLAPB::work","component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahblapb.v","FALSE","TRUE"
SUBBLOCK "MIV_ESS_0_CoreUARTapb_0_BFMA1l1OII::work","component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "MIV_ESS_0_CoreUARTapb_0_BFM_MAIN::work","component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "MIV_ESS_0_CoreUARTapb_0_BFM_AHBSLAVE::work","component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "MIV_ESS_0_CoreUARTapb_0_BFM_AHBSLAVEEXT::work","component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "MIV_ESS_0_CoreUARTapb_0_BFM_APB2APB::work","component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "MIV_ESS_0_CoreUARTapb_0_BFM_APBSLAVE::work","component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "MIV_ESS_0_CoreUARTapb_0_BFM_APBSLAVEEXT::work","component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "MIV_ESS_0_CoreUARTapb_0_BFM_APBSLAVEEXT::work","component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "MIV_ESS_0_CoreUARTapb_0_BFMA1l1OII::work","component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component\work\MIV_ESS_0\CoreGPIO_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "MIV_ESS_0_CoreUARTapb_0_BFM_APB::work","component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "MIV_ESS_0_CoreUARTapb_0_CoreUARTapb::work","component\work\MIV_ESS_0\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v","FALSE","FALSE"
ENDLIST
LIST "COREJTAGDEBUG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v","FALSE","FALSE"
SUBBLOCK "COREJTAGDEBUG_UJ_JTAG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
SUBBLOCK "UJTAG_WRAPPER::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_ujtag_wrapper.v","FALSE","FALSE"
SUBBLOCK "corejtagdebug_bufd::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_bufd.v","FALSE","FALSE"
ENDLIST
LIST "corejtagdebug_bufd::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_bufd.v","FALSE","FALSE"
ENDLIST
LIST "COREJTAGDEBUG_UJ_JTAG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
SUBBLOCK "corejtagdebug_bufd::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_bufd.v","FALSE","FALSE"
ENDLIST
LIST "corejtagdebug_bufd::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_bufd.v","FALSE","FALSE"
ENDLIST
LIST "UJTAG_WRAPPER::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_ujtag_wrapper.v","FALSE","FALSE"
ENDLIST
LIST "COREJTAGDEBUG_HOST_EMULATOR::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\rtl\vlog\test\corejtagdebug_host_emulator.v","FALSE","TRUE"
ENDLIST
LIST "COREJTAGDEBUG_JTAG_TAP::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\rtl\vlog\test\corejtagdebug_jtag_tap.v","FALSE","TRUE"
ENDLIST
LIST "CoreTimer::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v","FALSE","FALSE"
ENDLIST
LIST "BFM_APB2APB::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "BFMA1l1OII::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APB::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "testbench::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v","FALSE","TRUE"
SUBBLOCK "CoreTimer::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v","FALSE","FALSE"
SUBBLOCK "BFM_APB::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
ENDLIST
LIST "coreapb3_iaddr_reg::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_iaddr_reg.v","FALSE","FALSE"
ENDLIST
LIST "COREAPB3_MUXPTOB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_muxptob3.v","FALSE","FALSE"
ENDLIST
LIST "CoreAPB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v","FALSE","FALSE"
SUBBLOCK "COREAPB3_MUXPTOB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_muxptob3.v","FALSE","FALSE"
SUBBLOCK "coreapb3_iaddr_reg::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_iaddr_reg.v","FALSE","FALSE"
ENDLIST
LIST "COREAPB3_BFM_APB::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "COREAPB3_BFMA1l1OII::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "COREAPB3_BFM_MAIN::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "COREAPB3_BFM_APBSLAVE::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "COREAPB3_BFM_APBSLAVEEXT::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "COREAPB3_BFM_APBSLAVEEXT::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "COREAPB3_BFM_MAIN::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "COREAPB3_BFMA1l1OII::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "COREAPB3_BFM_APB::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "COREAPB3_BFM_APBSLAVE::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v","FALSE","FALSE"
ENDLIST
ENDLIST
LIST ActiveTestBenchList
ENDLIST
LIST IOTabList
VALUE "constraint\io\io_constraints.pdc"
ENDLIST
LIST FPTabList
VALUE "constraint\fp\ccc_fp.pdc"
ENDLIST
LIST TimingTabList
VALUE "constraint\BaseDesign_derived_constraints.sdc"
VALUE "constraint\io_jtag_constraints.sdc"
ENDLIST
LIST FDCTabList
ENDLIST
