VHDL implementation of a (72, 64) Dutta SEC-DED-DAEC code
