<root><simulation><result_generated_time />2023-05-16 18:31:59<layer><layer_spec />{'B': 1, 'K': 256, 'C': 128, 'OY': 2, 'OX': 2, 'IY': 5, 'IX': 5, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />1179648<total_data_size_element />{'W': 294912, 'I': 3200, 'O': 1024}<total_data_reuse />{'W': 4, 'I': 368.64, 'O': 1152}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />35/42</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [64, 1, 1], 'O': [16, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 2), ('K', 16)], [('C', 32)]], [], []]<I />[[[('K', 16)], []], [[('C', 2)], [('C', 32)]], [], []]<O />[[[('C', 2)], [('C', 32)]], [[('K', 16)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 2), ('K', 4), ('OX', 2)], [('FY', 3), ('FX', 3), ('C', 2), ('K', 2), ('K', 2)], []]<I />[[('OY', 2), ('K', 4), ('OX', 2), ('FY', 3), ('FX', 3), ('C', 2), ('K', 2), ('K', 2)], [], []]<O />[[('OY', 2)], [('K', 4), ('OX', 2), ('FY', 3), ('FX', 3), ('C', 2), ('K', 2), ('K', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 4, 1, 1], 'I': [16.0, 23.04, 1.0, 1.0], 'O': [64.0, 1, 18, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 2359296, 2359296], 'I': [400, 25600, 25600], 'O': [16, 8192, 8192], 'O_partial': [16, 8192, 0], 'O_final': [0, 0, 8192]}<actual_mem_utilization_individual />{'W': [0.06, 0.07, 0.0], 'I': [0.78, 0.0, 0.0], 'O': [0.03, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.07, 0.0], 'I': [0.78, 0.07, 0.0], 'O': [0.03, 0.07, 0.0]}<effective_mem_size_bit />{'W': [32, 786432, 2359296], 'I': [400, 25600, 25600], 'O': [8, 4096, 8192], 'O_partial': [8, 4096, 0], 'O_final': [0, 0, 8192]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 64, 1, 1], 'O': [1024, 16, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [64, 64, 1, 1], 'O': [16, 16, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [16.0, 1.0, 1.0, 1.0], 'O': [64.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[589824, 294912], [294912, 294912], [294912, 0]]<I />[[73728, 3200], [3200, 3200], [3200, 0]]<O />[[(17408, 18432), (18432, 17408)], [(17408, 18432), (1024, 0)], [(0, 1024), (0, 0)]]<O_partial />[[(17408, 18432), (18432, 17408)], [(17408, 18432), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (1024, 0)], [(0, 1024), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[73728, 36864], [4608, 4608], [1152, 0]]<I />[[9216, 400], [50, 50], [12, 0]]<O />[[(2176, 2304), (2304, 2176)], [(272, 288), (16, 0)], [(0, 4), (0, 0)]]<O_partial />[([2176, 2304], [2304, 2176]), ([272, 288], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [16, 0]), ([0, 4], [0, 0])]</mem_access_count_word><mac_count><active />1179648<idle />0</mac_count></basic_info><energy><total_energy />2581291.6<mem_energy_breakdown><W />[38.2, 913.2, 1534.3]<I />[3.2, 9.9, 16.6]<O />[3.1, 57.1, 5.3]</mem_energy_breakdown><MAC_energy><active_MAC />2578710.5<idle_MAC />0.0<total />2578710.5</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.1243<utilization_without_data_loading />0.2526<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.1243<mac_utilize_temporal_without_data_loading />0.2526</mac_array_utilization><latency><latency_cycle_with_data_loading />9268<latency_cycle_without_data_loading />4560<ideal_computing_cycle />1152<data_loading><load_cycle_total />4708<load_cycle_individual />{'W': [64, 4608, 0], 'I': [50, 50, 0]}<load_cycle_combined />{'W': 4608, 'I': 51}</data_loading><mem_stalling><mem_stall_cycle_total />3408<mem_stall_cycle_individual />{'W': [[-1151], [-1136, 3408], [-1152, -1152]], 'I': [[-1151], [-288, -1152], [-1152, -1152]], 'O': [[-1152], [-1152, -1152], [-1136, -1148]]}<mem_stall_cycle_shared />{'W': [[-1151], [-1136, 3408], [0, 0]], 'I': [[-1151], [-288, 3408], [0, 0]], 'O': [[-1152], [-1152, -1152], [-1136, -1148]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 2359296, 2359296], 'I': [400, 25600, 25600], 'O': [16, 8192, 8192], 'O_partial': [16, 8192, 0], 'O_final': [0, 0, 8192]}<data_size_each_level_total />{'W': [32768, 2359296, 2359296], 'I': [25600, 25600, 25600], 'O': [256, 8192, 8192]}<loop_cycles_each_level />{'W': [16, 1152, 1152], 'I': [1152, 1152, 1152], 'O': [2, 1152, 1152]}<top_ir_loop_size />{'W': [2, 1, 1], 'I': [4, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 2.0], [2048.0, 2048.0], [2048.0, 2048.0]], 'I': [[8.0, 0.3], [22.2, 22.2], [22.2, 22.2]], 'O': [[8.0, 8.0], [128.0, 7.1], [7.1, 7.1]]}<req_inst_mem_bw />{'W': [[8.0, 4.0], [4096.0, 2048.0], [2048.0, 2048.0]], 'I': [[8.0, 1.4], [88.9, 22.2], [22.2, 22.2]], 'O': [[8.0, 8.0], [128.0, 7.1], [7.1, 7.1]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 2.0], [2048.0, 2048.0], [2048.0, 0]], 'I': [[8.0, 1.4], [88.9, 22.2], [22.2, 0]], 'O': [[8.0, 8.0], [128.0, 7.1], [7.1, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 2.0], [2272.0, 2198.2], [2070.2, 7.1]], 'I': [[8.0, 1.4], [2272.0, 2198.2], [2070.2, 7.1]], 'O': [[8.0, 8.0], [2272.0, 2198.2], [2070.2, 7.1]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [False, True]], 'I': [[True, True], [False, False], [False, True]], 'O': [[True, True], [False, False], [False, True]]}<trans_time_ideal />{'W': [[1, 1, 1152], [16, 16, 72], [1152, 1152, 1]], 'I': [[1, 1, 1152], [288, 1152, 1], [1152, 1152, 1]], 'O': [[1, 1, 1152], [2, 2, 576], [1152, 1152, 1]]}<trans_time_real />{'W': [[0, 1, 1152], [[0, 16, 72], [64, 16, 72]], [[4608, 1152, 1], [1152, 1152, 1]]], 'I': [[0, 1, 1152], [[6, 1152, 1], [50, 1152, 1]], [[50, 1152, 1], [12, 1152, 1]]], 'O': [[0, 1, 1152], [[0, 2, 576], [0, 2, 576]], [[16, 1152, 1], [4, 1152, 1]]]}<single_stall_cycle />{'W': [[-1], [-16, 48], [3456, 0]], 'I': [[-1], [-282, -238], [-1102, -1140]], 'O': [[-1], [-2, -2], [-1136, -1148]]}<single_stall_count />{'W': [1151, 71, 0], 'I': [1151, 0, 0], 'O': [1152, 576, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [16, 0]}, 1: {'W': [1136, 0], 'I': [0, 0], 'O': [0, 16]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-1152, -1152], [-1136, -1152]], 1: [[-16, -1152], [-1152, -1136]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />2</simulation></root>