dma/rtl/verilog/core/mpsoc_dma_arbitrer_rr.sv
dma/rtl/verilog/core/mpsoc_dma_initiator_nocreq.sv
dma/rtl/verilog/core/mpsoc_dma_packet_buffer.sv
dma/rtl/verilog/core/mpsoc_dma_request_table.sv
dma/rtl/verilog/ahb3/mpsoc_dma_ahb3_initiator_nocres.sv
dma/rtl/verilog/ahb3/mpsoc_dma_ahb3_initiator_req.sv
dma/rtl/verilog/ahb3/mpsoc_dma_ahb3_initiator.sv
dma/rtl/verilog/ahb3/mpsoc_dma_ahb3_interface.sv
dma/rtl/verilog/ahb3/mpsoc_dma_ahb3_target.sv
dma/rtl/verilog/ahb3/mpsoc_dma_ahb3_top.sv

gpio/rtl/verilog/ahb3/mpsoc_ahb3_peripheral_bridge.sv
gpio/rtl/verilog/ahb3/mpsoc_apb_gpio.sv

msi/rtl/verilog/ahb3/mpsoc_msi_ahb3_interface.sv
msi/rtl/verilog/ahb3/mpsoc_msi_ahb3_master_port.sv
msi/rtl/verilog/ahb3/mpsoc_msi_ahb3_slave_port.sv

mpram/rtl/verilog/ahb3/mpsoc_ahb3_mpram.sv
spram/rtl/verilog/ahb3/mpsoc_ahb3_spram.sv
spram/rtl/verilog/ahb3/mpsoc_ram_1r1w.sv
spram/rtl/verilog/ahb3/mpsoc_ram_1r1w_generic.sv

uart/rtl/verilog/ahb3/mpsoc_ahb3_uart.sv
uart/rtl/verilog/ahb3/mpsoc_uart_fifo.sv
uart/rtl/verilog/ahb3/mpsoc_uart_interrupt.sv
uart/rtl/verilog/ahb3/mpsoc_uart_rx.sv
uart/rtl/verilog/ahb3/mpsoc_uart_tx.sv

noc/rtl/verilog/core/mpsoc_noc_arbitrer_rr.sv
noc/rtl/verilog/core/mpsoc_noc_buffer.sv
noc/rtl/verilog/core/mpsoc_noc_demux.sv
noc/rtl/verilog/core/mpsoc_noc_mux.sv
noc/rtl/verilog/core/mpsoc_noc_vchannel_mux.sv
noc/rtl/verilog/router/mpsoc_noc_router_input.sv
noc/rtl/verilog/router/mpsoc_noc_router_lookup_slice.sv
noc/rtl/verilog/router/mpsoc_noc_router_lookup.sv
noc/rtl/verilog/router/mpsoc_noc_router_output.sv
noc/rtl/verilog/router/mpsoc_noc_router.sv
noc/rtl/verilog/topology/mpsoc_noc_mesh.sv

pu/rtl/verilog/core/cache/riscv_dcache_core.sv
pu/rtl/verilog/core/cache/riscv_dext.sv
pu/rtl/verilog/core/cache/riscv_icache_core.sv
pu/rtl/verilog/core/execution/riscv_alu.sv
pu/rtl/verilog/core/execution/riscv_bu.sv
pu/rtl/verilog/core/execution/riscv_div.sv
pu/rtl/verilog/core/execution/riscv_lsu.sv
pu/rtl/verilog/core/execution/riscv_mul.sv
pu/rtl/verilog/core/memory/riscv_dmem_ctrl.sv
pu/rtl/verilog/core/memory/riscv_imem_ctrl.sv
pu/rtl/verilog/core/memory/riscv_membuf.sv
pu/rtl/verilog/core/memory/riscv_memmisaligned.sv
pu/rtl/verilog/core/memory/riscv_mmu.sv
pu/rtl/verilog/core/memory/riscv_mux.sv
pu/rtl/verilog/core/memory/riscv_pmachk.sv
pu/rtl/verilog/core/memory/riscv_pmpchk.sv
pu/rtl/verilog/core/riscv_bp.sv
pu/rtl/verilog/core/riscv_core.sv
pu/rtl/verilog/core/riscv_du.sv
pu/rtl/verilog/core/riscv_execution.sv
pu/rtl/verilog/core/riscv_id.sv
pu/rtl/verilog/core/riscv_if.sv
pu/rtl/verilog/core/riscv_memory.sv
pu/rtl/verilog/core/riscv_rf.sv
pu/rtl/verilog/core/riscv_state.sv
pu/rtl/verilog/core/riscv_wb.sv
pu/rtl/verilog/memory/riscv_ram_1r1w_generic.sv
pu/rtl/verilog/memory/riscv_ram_1r1w.sv
pu/rtl/verilog/memory/riscv_ram_1rw_generic.sv
pu/rtl/verilog/memory/riscv_ram_1rw.sv
pu/rtl/verilog/memory/riscv_ram_queue.sv
pu/rtl/verilog/pu/riscv_biu.sv
pu/rtl/verilog/pu/riscv_pu.sv

rtl/verilog/soc/riscv_misd.sv
rtl/verilog/soc/riscv_simd.sv
rtl/verilog/soc/riscv_soc.sv
