$date
	Sat Oct 22 22:44:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#599143
b11 !
1"
#599146
b11 &
b11 %
1$
#599147
0"
#599150
b1010 &
b1010 %
#599154
b101 &
b101 %
#599158
b10000 &
b10000 %
#599162
b1000 &
b1000 %
#599166
b100 &
b100 %
#599170
b10 &
b10 %
#599174
b1 &
1#
b1 %
#599178
b0 &
b0 %
0#
0$
#1606922
b10000 &
b10000 %
1$
b10000 !
1"
#1606923
0"
#1606926
b1000 &
b1000 %
#1606930
b100 &
b100 %
#1606934
b10 &
b10 %
#1606938
b1 &
b1 %
1#
#1606942
b0 &
0#
b0 %
0$
#2624509
b10001 !
1"
#2624510
b10001 &
b10001 %
1$
#2624511
0"
#2624514
b110100 &
b110100 %
#2624518
b11010 &
b11010 %
#2624522
b1101 &
b1101 %
#2624526
b101000 &
b101000 %
#2624530
b10100 &
b10100 %
#2624534
b1010 &
b1010 %
#2624538
b101 &
b101 %
#2624542
b10000 &
b10000 %
#2624546
b1000 &
b1000 %
#2624550
b100 &
b100 %
#2624554
b10 &
b10 %
#2624558
b1 &
1#
b1 %
#2624562
b0 &
b0 %
0#
0$
#4500012
