/*!
******************************************************************************
@file   : cr_top_reg_defs.h

@brief  Saturn Top Level register defintions

@Author <Autogenerated>

		<b>Copyright 2010 by Imagination Technologies Limited.</b>\n
         All rights reserved.  No part of this software, either
         material or conceptual may be copied or distributed,
         transmitted, transcribed, stored in a retrieval system
         or translated into any human or computer language in any
         form by any means, electronic, mechanical, manual or
         other-wise, or disclosed to the third parties without the
         express written permission of Imagination Technologies
         Limited, Home Park Estate, Kings Langley, Hertfordshire,
         WD4 8LZ, U.K.

******************************************************************************/

#ifndef __CR_TOP_REG_DEFS_H__
#define __CR_TOP_REG_DEFS_H__

/* This line just means we can write C here and C++ elsewhere when it
** picks up the header file will know that all these functions are
** mangled up C wise instead of C++ wise.  See also the } way below.
*/
#ifdef __cplusplus
extern "C" {
#endif


/* Hardware register definitions */

/* -------------------- Register CR_PADS_GPIO_DIR0 -------------------- */

#define CR_PADS_GPIO_DIR0_OFFSET                  (0x0000)

/* Field CR_PADS_GPIO_D0 */
#define CR_PADS_GPIO_D0_OFFSET                    CR_PADS_GPIO_DIR0_OFFSET
#define CR_PADS_GPIO_D0_SHIFT                     (0)
#define CR_PADS_GPIO_D0_MASK                      (0x03FFFFFF)
#define CR_PADS_GPIO_D0_FLAGS                     (REG_VOL)
#define CR_PADS_GPIO_D0_LENGTH                    (26)

/* Complete Register Definition */
#define CR_PADS_GPIO_DIR0_REG_OFFSET              CR_PADS_GPIO_DIR0_OFFSET
#define CR_PADS_GPIO_DIR0_REG_SHIFT               (0)
#define CR_PADS_GPIO_DIR0_REG_MASK                (0xFFFFFFFF)
#define CR_PADS_GPIO_DIR0_REG_FLAGS               (REG_VOL)
#define CR_PADS_GPIO_DIR0_REG_LENGTH              (32)


/* -------------------- Register CR_PADS_GPIO_DIR1 -------------------- */

#define CR_PADS_GPIO_DIR1_OFFSET                  (0x0004)

/* Field CR_PADS_GPIO_D1 */
#define CR_PADS_GPIO_D1_OFFSET                    CR_PADS_GPIO_DIR1_OFFSET
#define CR_PADS_GPIO_D1_SHIFT                     (0)
#define CR_PADS_GPIO_D1_MASK                      (0x03FFFFFF)
#define CR_PADS_GPIO_D1_FLAGS                     (REG_VOL)
#define CR_PADS_GPIO_D1_LENGTH                    (26)

/* Complete Register Definition */
#define CR_PADS_GPIO_DIR1_REG_OFFSET              CR_PADS_GPIO_DIR1_OFFSET
#define CR_PADS_GPIO_DIR1_REG_SHIFT               (0)
#define CR_PADS_GPIO_DIR1_REG_MASK                (0xFFFFFFFF)
#define CR_PADS_GPIO_DIR1_REG_FLAGS               (REG_VOL)
#define CR_PADS_GPIO_DIR1_REG_LENGTH              (32)


/* -------------------- Register CR_PADS_GPIO_DIR2 -------------------- */

#define CR_PADS_GPIO_DIR2_OFFSET                  (0x0008)

/* Field CR_PADS_GPIO_D2 */
#define CR_PADS_GPIO_D2_OFFSET                    CR_PADS_GPIO_DIR2_OFFSET
#define CR_PADS_GPIO_D2_SHIFT                     (0)
#define CR_PADS_GPIO_D2_MASK                      (0x01FFFFFF)
#define CR_PADS_GPIO_D2_FLAGS                     (REG_VOL)
#define CR_PADS_GPIO_D2_LENGTH                    (25)

/* Complete Register Definition */
#define CR_PADS_GPIO_DIR2_REG_OFFSET              CR_PADS_GPIO_DIR2_OFFSET
#define CR_PADS_GPIO_DIR2_REG_SHIFT               (0)
#define CR_PADS_GPIO_DIR2_REG_MASK                (0xFFFFFFFF)
#define CR_PADS_GPIO_DIR2_REG_FLAGS               (REG_VOL)
#define CR_PADS_GPIO_DIR2_REG_LENGTH              (32)


/* -------------------- Register CR_PADS_GPIO_SELECT0 -------------------- */

#define CR_PADS_GPIO_SELECT0_OFFSET               (0x0010)

/* Field CR_PADS_GPIO_SEL0 */
#define CR_PADS_GPIO_SEL0_OFFSET                  CR_PADS_GPIO_SELECT0_OFFSET
#define CR_PADS_GPIO_SEL0_SHIFT                   (0)
#define CR_PADS_GPIO_SEL0_MASK                    (0x03FFFFFF)
#define CR_PADS_GPIO_SEL0_FLAGS                   (REG_VOL)
#define CR_PADS_GPIO_SEL0_LENGTH                  (26)

/* Complete Register Definition */
#define CR_PADS_GPIO_SELECT0_REG_OFFSET           CR_PADS_GPIO_SELECT0_OFFSET
#define CR_PADS_GPIO_SELECT0_REG_SHIFT            (0)
#define CR_PADS_GPIO_SELECT0_REG_MASK             (0xFFFFFFFF)
#define CR_PADS_GPIO_SELECT0_REG_FLAGS            (REG_VOL)
#define CR_PADS_GPIO_SELECT0_REG_LENGTH           (32)


/* -------------------- Register CR_PADS_GPIO_SELECT1 -------------------- */

#define CR_PADS_GPIO_SELECT1_OFFSET               (0x0014)

/* Field CR_PADS_GPIO_SEL1 */
#define CR_PADS_GPIO_SEL1_OFFSET                  CR_PADS_GPIO_SELECT1_OFFSET
#define CR_PADS_GPIO_SEL1_SHIFT                   (0)
#define CR_PADS_GPIO_SEL1_MASK                    (0x03FFFFFF)
#define CR_PADS_GPIO_SEL1_FLAGS                   (REG_VOL)
#define CR_PADS_GPIO_SEL1_LENGTH                  (26)

/* Complete Register Definition */
#define CR_PADS_GPIO_SELECT1_REG_OFFSET           CR_PADS_GPIO_SELECT1_OFFSET
#define CR_PADS_GPIO_SELECT1_REG_SHIFT            (0)
#define CR_PADS_GPIO_SELECT1_REG_MASK             (0xFFFFFFFF)
#define CR_PADS_GPIO_SELECT1_REG_FLAGS            (REG_VOL)
#define CR_PADS_GPIO_SELECT1_REG_LENGTH           (32)


/* -------------------- Register CR_PADS_GPIO_SELECT2 -------------------- */

#define CR_PADS_GPIO_SELECT2_OFFSET               (0x0018)

/* Field CR_PADS_GPIO_SEL2 */
#define CR_PADS_GPIO_SEL2_OFFSET                  CR_PADS_GPIO_SELECT2_OFFSET
#define CR_PADS_GPIO_SEL2_SHIFT                   (0)
#define CR_PADS_GPIO_SEL2_MASK                    (0x01FFFFFF)
#define CR_PADS_GPIO_SEL2_FLAGS                   (REG_VOL)
#define CR_PADS_GPIO_SEL2_LENGTH                  (25)

/* Complete Register Definition */
#define CR_PADS_GPIO_SELECT2_REG_OFFSET           CR_PADS_GPIO_SELECT2_OFFSET
#define CR_PADS_GPIO_SELECT2_REG_SHIFT            (0)
#define CR_PADS_GPIO_SELECT2_REG_MASK             (0xFFFFFFFF)
#define CR_PADS_GPIO_SELECT2_REG_FLAGS            (REG_VOL)
#define CR_PADS_GPIO_SELECT2_REG_LENGTH           (32)


/* -------------------- Register CR_PADS_DBGEN -------------------- */

#define CR_PADS_DBGEN_OFFSET                      (0x001C)

/* Field CR_PADS_DBGEN */
/*#define CR_PADS_DBGEN_OFFSET                    CR_PADS_DBGEN_OFFSET*/
#define CR_PADS_DBGEN_SHIFT                       (0)
#define CR_PADS_DBGEN_MASK                        (0x00003FFF)
#define CR_PADS_DBGEN_FLAGS                       (REG_VOL)
#define CR_PADS_DBGEN_LENGTH                      (14)

/* Complete Register Definition */
#define CR_PADS_DBGEN_REG_OFFSET                  CR_PADS_DBGEN_OFFSET
#define CR_PADS_DBGEN_REG_SHIFT                   (0)
#define CR_PADS_DBGEN_REG_MASK                    (0xFFFFFFFF)
#define CR_PADS_DBGEN_REG_FLAGS                   (REG_VOL)
#define CR_PADS_DBGEN_REG_LENGTH                  (32)


/* -------------------- Register CR_PADS_IRQ_PLRT0 -------------------- */

#define CR_PADS_IRQ_PLRT0_OFFSET                  (0x0020)

/* Field CR_PADS_IRQ_PLRT0 */
/*#define CR_PADS_IRQ_PLRT0_OFFSET                CR_PADS_IRQ_PLRT0_OFFSET*/
#define CR_PADS_IRQ_PLRT0_SHIFT                   (0)
#define CR_PADS_IRQ_PLRT0_MASK                    (0x03FFFFFF)
#define CR_PADS_IRQ_PLRT0_FLAGS                   (REG_VOL)
#define CR_PADS_IRQ_PLRT0_LENGTH                  (26)

/* Complete Register Definition */
#define CR_PADS_IRQ_PLRT0_REG_OFFSET              CR_PADS_IRQ_PLRT0_OFFSET
#define CR_PADS_IRQ_PLRT0_REG_SHIFT               (0)
#define CR_PADS_IRQ_PLRT0_REG_MASK                (0xFFFFFFFF)
#define CR_PADS_IRQ_PLRT0_REG_FLAGS               (REG_VOL)
#define CR_PADS_IRQ_PLRT0_REG_LENGTH              (32)


/* -------------------- Register CR_PADS_IRQ_PLRT1 -------------------- */

#define CR_PADS_IRQ_PLRT1_OFFSET                  (0x0024)

/* Field CR_PADS_IRQ_PLRT1 */
/*#define CR_PADS_IRQ_PLRT1_OFFSET                CR_PADS_IRQ_PLRT1_OFFSET*/
#define CR_PADS_IRQ_PLRT1_SHIFT                   (0)
#define CR_PADS_IRQ_PLRT1_MASK                    (0x03FFFFFF)
#define CR_PADS_IRQ_PLRT1_FLAGS                   (REG_VOL)
#define CR_PADS_IRQ_PLRT1_LENGTH                  (26)

/* Complete Register Definition */
#define CR_PADS_IRQ_PLRT1_REG_OFFSET              CR_PADS_IRQ_PLRT1_OFFSET
#define CR_PADS_IRQ_PLRT1_REG_SHIFT               (0)
#define CR_PADS_IRQ_PLRT1_REG_MASK                (0xFFFFFFFF)
#define CR_PADS_IRQ_PLRT1_REG_FLAGS               (REG_VOL)
#define CR_PADS_IRQ_PLRT1_REG_LENGTH              (32)


/* -------------------- Register CR_PADS_IRQ_PLRT2 -------------------- */

#define CR_PADS_IRQ_PLRT2_OFFSET                  (0x0028)

/* Field CR_PADS_IRQ_PLRT2 */
/*#define CR_PADS_IRQ_PLRT2_OFFSET                CR_PADS_IRQ_PLRT2_OFFSET*/
#define CR_PADS_IRQ_PLRT2_SHIFT                   (0)
#define CR_PADS_IRQ_PLRT2_MASK                    (0x01FFFFFF)
#define CR_PADS_IRQ_PLRT2_FLAGS                   (REG_VOL)
#define CR_PADS_IRQ_PLRT2_LENGTH                  (25)

/* Complete Register Definition */
#define CR_PADS_IRQ_PLRT2_REG_OFFSET              CR_PADS_IRQ_PLRT2_OFFSET
#define CR_PADS_IRQ_PLRT2_REG_SHIFT               (0)
#define CR_PADS_IRQ_PLRT2_REG_MASK                (0xFFFFFFFF)
#define CR_PADS_IRQ_PLRT2_REG_FLAGS               (REG_VOL)
#define CR_PADS_IRQ_PLRT2_REG_LENGTH              (32)


/* -------------------- Register CR_PADS_IRQ_TYPE0 -------------------- */

#define CR_PADS_IRQ_TYPE0_OFFSET                  (0x0030)

/* Field CR_PADS_IRQ_TYPE0 */
/*#define CR_PADS_IRQ_TYPE0_OFFSET                CR_PADS_IRQ_TYPE0_OFFSET*/
#define CR_PADS_IRQ_TYPE0_SHIFT                   (0)
#define CR_PADS_IRQ_TYPE0_MASK                    (0x03FFFFFF)
#define CR_PADS_IRQ_TYPE0_FLAGS                   (REG_VOL)
#define CR_PADS_IRQ_TYPE0_LENGTH                  (26)

/* Complete Register Definition */
#define CR_PADS_IRQ_TYPE0_REG_OFFSET              CR_PADS_IRQ_TYPE0_OFFSET
#define CR_PADS_IRQ_TYPE0_REG_SHIFT               (0)
#define CR_PADS_IRQ_TYPE0_REG_MASK                (0xFFFFFFFF)
#define CR_PADS_IRQ_TYPE0_REG_FLAGS               (REG_VOL)
#define CR_PADS_IRQ_TYPE0_REG_LENGTH              (32)


/* -------------------- Register CR_PADS_IRQ_TYPE1 -------------------- */

#define CR_PADS_IRQ_TYPE1_OFFSET                  (0x0034)

/* Field CR_PADS_IRQ_TYPE1 */
/*#define CR_PADS_IRQ_TYPE1_OFFSET                CR_PADS_IRQ_TYPE1_OFFSET*/
#define CR_PADS_IRQ_TYPE1_SHIFT                   (0)
#define CR_PADS_IRQ_TYPE1_MASK                    (0x03FFFFFF)
#define CR_PADS_IRQ_TYPE1_FLAGS                   (REG_VOL)
#define CR_PADS_IRQ_TYPE1_LENGTH                  (26)

/* Complete Register Definition */
#define CR_PADS_IRQ_TYPE1_REG_OFFSET              CR_PADS_IRQ_TYPE1_OFFSET
#define CR_PADS_IRQ_TYPE1_REG_SHIFT               (0)
#define CR_PADS_IRQ_TYPE1_REG_MASK                (0xFFFFFFFF)
#define CR_PADS_IRQ_TYPE1_REG_FLAGS               (REG_VOL)
#define CR_PADS_IRQ_TYPE1_REG_LENGTH              (32)


/* -------------------- Register CR_PADS_IRQ_TYPE2 -------------------- */

#define CR_PADS_IRQ_TYPE2_OFFSET                  (0x0038)

/* Field CR_PADS_IRQ_TYPE2 */
/*#define CR_PADS_IRQ_TYPE2_OFFSET                CR_PADS_IRQ_TYPE2_OFFSET*/
#define CR_PADS_IRQ_TYPE2_SHIFT                   (0)
#define CR_PADS_IRQ_TYPE2_MASK                    (0x01FFFFFF)
#define CR_PADS_IRQ_TYPE2_FLAGS                   (REG_VOL)
#define CR_PADS_IRQ_TYPE2_LENGTH                  (25)

/* Complete Register Definition */
#define CR_PADS_IRQ_TYPE2_REG_OFFSET              CR_PADS_IRQ_TYPE2_OFFSET
#define CR_PADS_IRQ_TYPE2_REG_SHIFT               (0)
#define CR_PADS_IRQ_TYPE2_REG_MASK                (0xFFFFFFFF)
#define CR_PADS_IRQ_TYPE2_REG_FLAGS               (REG_VOL)
#define CR_PADS_IRQ_TYPE2_REG_LENGTH              (32)


/* -------------------- Register CR_PADS_IRQ_EN0 -------------------- */

#define CR_PADS_IRQ_EN0_OFFSET                    (0x0040)

/* Field CR_PADS_IRQ_EN0 */
/*#define CR_PADS_IRQ_EN0_OFFSET                  CR_PADS_IRQ_EN0_OFFSET*/
#define CR_PADS_IRQ_EN0_SHIFT                     (0)
#define CR_PADS_IRQ_EN0_MASK                      (0x03FFFFFF)
#define CR_PADS_IRQ_EN0_FLAGS                     (REG_VOL)
#define CR_PADS_IRQ_EN0_LENGTH                    (26)

/* Complete Register Definition */
#define CR_PADS_IRQ_EN0_REG_OFFSET                CR_PADS_IRQ_EN0_OFFSET
#define CR_PADS_IRQ_EN0_REG_SHIFT                 (0)
#define CR_PADS_IRQ_EN0_REG_MASK                  (0xFFFFFFFF)
#define CR_PADS_IRQ_EN0_REG_FLAGS                 (REG_VOL)
#define CR_PADS_IRQ_EN0_REG_LENGTH                (32)


/* -------------------- Register CR_PADS_IRQ_EN1 -------------------- */

#define CR_PADS_IRQ_EN1_OFFSET                    (0x0044)

/* Field CR_PADS_IRQ_EN1 */
/*#define CR_PADS_IRQ_EN1_OFFSET                  CR_PADS_IRQ_EN1_OFFSET*/
#define CR_PADS_IRQ_EN1_SHIFT                     (0)
#define CR_PADS_IRQ_EN1_MASK                      (0x03FFFFFF)
#define CR_PADS_IRQ_EN1_FLAGS                     (REG_VOL)
#define CR_PADS_IRQ_EN1_LENGTH                    (26)

/* Complete Register Definition */
#define CR_PADS_IRQ_EN1_REG_OFFSET                CR_PADS_IRQ_EN1_OFFSET
#define CR_PADS_IRQ_EN1_REG_SHIFT                 (0)
#define CR_PADS_IRQ_EN1_REG_MASK                  (0xFFFFFFFF)
#define CR_PADS_IRQ_EN1_REG_FLAGS                 (REG_VOL)
#define CR_PADS_IRQ_EN1_REG_LENGTH                (32)


/* -------------------- Register CR_PADS_IRQ_EN2 -------------------- */

#define CR_PADS_IRQ_EN2_OFFSET                    (0x0048)

/* Field CR_PADS_IRQ_EN2 */
/*#define CR_PADS_IRQ_EN2_OFFSET                  CR_PADS_IRQ_EN2_OFFSET*/
#define CR_PADS_IRQ_EN2_SHIFT                     (0)
#define CR_PADS_IRQ_EN2_MASK                      (0x01FFFFFF)
#define CR_PADS_IRQ_EN2_FLAGS                     (REG_VOL)
#define CR_PADS_IRQ_EN2_LENGTH                    (25)

/* Complete Register Definition */
#define CR_PADS_IRQ_EN2_REG_OFFSET                CR_PADS_IRQ_EN2_OFFSET
#define CR_PADS_IRQ_EN2_REG_SHIFT                 (0)
#define CR_PADS_IRQ_EN2_REG_MASK                  (0xFFFFFFFF)
#define CR_PADS_IRQ_EN2_REG_FLAGS                 (REG_VOL)
#define CR_PADS_IRQ_EN2_REG_LENGTH                (32)


/* -------------------- Register CR_PADS_IRQ_STS0 -------------------- */

#define CR_PADS_IRQ_STS0_OFFSET                   (0x0050)

/* Field CR_PADS_IRQ_STS0 */
/*#define CR_PADS_IRQ_STS0_OFFSET                 CR_PADS_IRQ_STS0_OFFSET*/
#define CR_PADS_IRQ_STS0_SHIFT                    (0)
#define CR_PADS_IRQ_STS0_MASK                     (0x03FFFFFF)
#define CR_PADS_IRQ_STS0_FLAGS                    (REG_VOL)
#define CR_PADS_IRQ_STS0_LENGTH                   (26)

/* Complete Register Definition */
#define CR_PADS_IRQ_STS0_REG_OFFSET               CR_PADS_IRQ_STS0_OFFSET
#define CR_PADS_IRQ_STS0_REG_SHIFT                (0)
#define CR_PADS_IRQ_STS0_REG_MASK                 (0xFFFFFFFF)
#define CR_PADS_IRQ_STS0_REG_FLAGS                (REG_VOL)
#define CR_PADS_IRQ_STS0_REG_LENGTH               (32)


/* -------------------- Register CR_PADS_IRQ_STS1 -------------------- */

#define CR_PADS_IRQ_STS1_OFFSET                   (0x0054)

/* Field CR_PADS_IRQ_STS1 */
/*#define CR_PADS_IRQ_STS1_OFFSET                 CR_PADS_IRQ_STS1_OFFSET*/
#define CR_PADS_IRQ_STS1_SHIFT                    (0)
#define CR_PADS_IRQ_STS1_MASK                     (0x03FFFFFF)
#define CR_PADS_IRQ_STS1_FLAGS                    (REG_VOL)
#define CR_PADS_IRQ_STS1_LENGTH                   (26)

/* Complete Register Definition */
#define CR_PADS_IRQ_STS1_REG_OFFSET               CR_PADS_IRQ_STS1_OFFSET
#define CR_PADS_IRQ_STS1_REG_SHIFT                (0)
#define CR_PADS_IRQ_STS1_REG_MASK                 (0xFFFFFFFF)
#define CR_PADS_IRQ_STS1_REG_FLAGS                (REG_VOL)
#define CR_PADS_IRQ_STS1_REG_LENGTH               (32)


/* -------------------- Register CR_PADS_IRQ_STS2 -------------------- */

#define CR_PADS_IRQ_STS2_OFFSET                   (0x0058)

/* Field CR_PADS_IRQ_STS2 */
/*#define CR_PADS_IRQ_STS2_OFFSET                 CR_PADS_IRQ_STS2_OFFSET*/
#define CR_PADS_IRQ_STS2_SHIFT                    (0)
#define CR_PADS_IRQ_STS2_MASK                     (0x01FFFFFF)
#define CR_PADS_IRQ_STS2_FLAGS                    (REG_VOL)
#define CR_PADS_IRQ_STS2_LENGTH                   (25)

/* Complete Register Definition */
#define CR_PADS_IRQ_STS2_REG_OFFSET               CR_PADS_IRQ_STS2_OFFSET
#define CR_PADS_IRQ_STS2_REG_SHIFT                (0)
#define CR_PADS_IRQ_STS2_REG_MASK                 (0xFFFFFFFF)
#define CR_PADS_IRQ_STS2_REG_FLAGS                (REG_VOL)
#define CR_PADS_IRQ_STS2_REG_LENGTH               (32)


/* -------------------- Register CR_PADS_GPIO_BIT_EN0 -------------------- */

#define CR_PADS_GPIO_BIT_EN0_OFFSET               (0x0060)

/* Field CR_PADS_GPIO_BIT_EN0 */
/*#define CR_PADS_GPIO_BIT_EN0_OFFSET             CR_PADS_GPIO_BIT_EN0_OFFSET*/
#define CR_PADS_GPIO_BIT_EN0_SHIFT                (0)
#define CR_PADS_GPIO_BIT_EN0_MASK                 (0x03FFFFFF)
#define CR_PADS_GPIO_BIT_EN0_FLAGS                (REG_VOL)
#define CR_PADS_GPIO_BIT_EN0_LENGTH               (26)

/* Complete Register Definition */
#define CR_PADS_GPIO_BIT_EN0_REG_OFFSET           CR_PADS_GPIO_BIT_EN0_OFFSET
#define CR_PADS_GPIO_BIT_EN0_REG_SHIFT            (0)
#define CR_PADS_GPIO_BIT_EN0_REG_MASK             (0xFFFFFFFF)
#define CR_PADS_GPIO_BIT_EN0_REG_FLAGS            (REG_VOL)
#define CR_PADS_GPIO_BIT_EN0_REG_LENGTH           (32)


/* -------------------- Register CR_PADS_GPIO_BIT_EN1 -------------------- */

#define CR_PADS_GPIO_BIT_EN1_OFFSET               (0x0064)

/* Field CR_PADS_GPIO_BIT_EN1 */
/*#define CR_PADS_GPIO_BIT_EN1_OFFSET             CR_PADS_GPIO_BIT_EN1_OFFSET*/
#define CR_PADS_GPIO_BIT_EN1_SHIFT                (0)
#define CR_PADS_GPIO_BIT_EN1_MASK                 (0x03FFFFFF)
#define CR_PADS_GPIO_BIT_EN1_FLAGS                (REG_VOL)
#define CR_PADS_GPIO_BIT_EN1_LENGTH               (26)

/* Complete Register Definition */
#define CR_PADS_GPIO_BIT_EN1_REG_OFFSET           CR_PADS_GPIO_BIT_EN1_OFFSET
#define CR_PADS_GPIO_BIT_EN1_REG_SHIFT            (0)
#define CR_PADS_GPIO_BIT_EN1_REG_MASK             (0xFFFFFFFF)
#define CR_PADS_GPIO_BIT_EN1_REG_FLAGS            (REG_VOL)
#define CR_PADS_GPIO_BIT_EN1_REG_LENGTH           (32)


/* -------------------- Register CR_PADS_GPIO_BIT_EN2 -------------------- */

#define CR_PADS_GPIO_BIT_EN2_OFFSET               (0x0068)

/* Field CR_PADS_GPIO_BIT_EN2 */
/*#define CR_PADS_GPIO_BIT_EN2_OFFSET             CR_PADS_GPIO_BIT_EN2_OFFSET*/
#define CR_PADS_GPIO_BIT_EN2_SHIFT                (0)
#define CR_PADS_GPIO_BIT_EN2_MASK                 (0x01FFFFFF)
#define CR_PADS_GPIO_BIT_EN2_FLAGS                (REG_VOL)
#define CR_PADS_GPIO_BIT_EN2_LENGTH               (25)

/* Complete Register Definition */
#define CR_PADS_GPIO_BIT_EN2_REG_OFFSET           CR_PADS_GPIO_BIT_EN2_OFFSET
#define CR_PADS_GPIO_BIT_EN2_REG_SHIFT            (0)
#define CR_PADS_GPIO_BIT_EN2_REG_MASK             (0xFFFFFFFF)
#define CR_PADS_GPIO_BIT_EN2_REG_FLAGS            (REG_VOL)
#define CR_PADS_GPIO_BIT_EN2_REG_LENGTH           (32)


/* -------------------- Register CR_PADS_GPIO_DIN0 -------------------- */

#define CR_PADS_GPIO_DIN0_OFFSET                  (0x0070)

/* Field CR_PADS_GPIO_DATA_IN0 */
#define CR_PADS_GPIO_DATA_IN0_OFFSET              CR_PADS_GPIO_DIN0_OFFSET
#define CR_PADS_GPIO_DATA_IN0_SHIFT               (0)
#define CR_PADS_GPIO_DATA_IN0_MASK                (0x03FFFFFF)
#define CR_PADS_GPIO_DATA_IN0_FLAGS               (REG_VOL)
#define CR_PADS_GPIO_DATA_IN0_LENGTH              (26)

/* Complete Register Definition */
#define CR_PADS_GPIO_DIN0_REG_OFFSET              CR_PADS_GPIO_DIN0_OFFSET
#define CR_PADS_GPIO_DIN0_REG_SHIFT               (0)
#define CR_PADS_GPIO_DIN0_REG_MASK                (0xFFFFFFFF)
#define CR_PADS_GPIO_DIN0_REG_FLAGS               (REG_VOL)
#define CR_PADS_GPIO_DIN0_REG_LENGTH              (32)


/* -------------------- Register CR_PADS_GPIO_DIN1 -------------------- */

#define CR_PADS_GPIO_DIN1_OFFSET                  (0x0074)

/* Field CR_PADS_GPIO_DATA_IN1 */
#define CR_PADS_GPIO_DATA_IN1_OFFSET              CR_PADS_GPIO_DIN1_OFFSET
#define CR_PADS_GPIO_DATA_IN1_SHIFT               (0)
#define CR_PADS_GPIO_DATA_IN1_MASK                (0x03FFFFFF)
#define CR_PADS_GPIO_DATA_IN1_FLAGS               (REG_VOL)
#define CR_PADS_GPIO_DATA_IN1_LENGTH              (26)

/* Complete Register Definition */
#define CR_PADS_GPIO_DIN1_REG_OFFSET              CR_PADS_GPIO_DIN1_OFFSET
#define CR_PADS_GPIO_DIN1_REG_SHIFT               (0)
#define CR_PADS_GPIO_DIN1_REG_MASK                (0xFFFFFFFF)
#define CR_PADS_GPIO_DIN1_REG_FLAGS               (REG_VOL)
#define CR_PADS_GPIO_DIN1_REG_LENGTH              (32)


/* -------------------- Register CR_PADS_GPIO_DIN2 -------------------- */

#define CR_PADS_GPIO_DIN2_OFFSET                  (0x0078)

/* Field CR_PADS_GPIO_DATA_IN2 */
#define CR_PADS_GPIO_DATA_IN2_OFFSET              CR_PADS_GPIO_DIN2_OFFSET
#define CR_PADS_GPIO_DATA_IN2_SHIFT               (0)
#define CR_PADS_GPIO_DATA_IN2_MASK                (0x01FFFFFF)
#define CR_PADS_GPIO_DATA_IN2_FLAGS               (REG_VOL)
#define CR_PADS_GPIO_DATA_IN2_LENGTH              (25)

/* Complete Register Definition */
#define CR_PADS_GPIO_DIN2_REG_OFFSET              CR_PADS_GPIO_DIN2_OFFSET
#define CR_PADS_GPIO_DIN2_REG_SHIFT               (0)
#define CR_PADS_GPIO_DIN2_REG_MASK                (0xFFFFFFFF)
#define CR_PADS_GPIO_DIN2_REG_FLAGS               (REG_VOL)
#define CR_PADS_GPIO_DIN2_REG_LENGTH              (32)


/* -------------------- Register CR_PADS_GPIO_DOUT0 -------------------- */

#define CR_PADS_GPIO_DOUT0_OFFSET                 (0x0080)

/* Field CR_PADS_GPO_DATA_OUT0 */
#define CR_PADS_GPO_DATA_OUT0_OFFSET              CR_PADS_GPIO_DOUT0_OFFSET
#define CR_PADS_GPO_DATA_OUT0_SHIFT               (0)
#define CR_PADS_GPO_DATA_OUT0_MASK                (0x03FFFFFF)
#define CR_PADS_GPO_DATA_OUT0_FLAGS               (REG_VOL)
#define CR_PADS_GPO_DATA_OUT0_LENGTH              (26)

/* Complete Register Definition */
#define CR_PADS_GPIO_DOUT0_REG_OFFSET             CR_PADS_GPIO_DOUT0_OFFSET
#define CR_PADS_GPIO_DOUT0_REG_SHIFT              (0)
#define CR_PADS_GPIO_DOUT0_REG_MASK               (0xFFFFFFFF)
#define CR_PADS_GPIO_DOUT0_REG_FLAGS              (REG_VOL)
#define CR_PADS_GPIO_DOUT0_REG_LENGTH             (32)


/* -------------------- Register CR_PADS_GPIO_DOUT1 -------------------- */

#define CR_PADS_GPIO_DOUT1_OFFSET                 (0x0084)

/* Field CR_PADS_GPO_DATA_OUT1 */
#define CR_PADS_GPO_DATA_OUT1_OFFSET              CR_PADS_GPIO_DOUT1_OFFSET
#define CR_PADS_GPO_DATA_OUT1_SHIFT               (0)
#define CR_PADS_GPO_DATA_OUT1_MASK                (0x03FFFFFF)
#define CR_PADS_GPO_DATA_OUT1_FLAGS               (REG_VOL)
#define CR_PADS_GPO_DATA_OUT1_LENGTH              (26)

/* Complete Register Definition */
#define CR_PADS_GPIO_DOUT1_REG_OFFSET             CR_PADS_GPIO_DOUT1_OFFSET
#define CR_PADS_GPIO_DOUT1_REG_SHIFT              (0)
#define CR_PADS_GPIO_DOUT1_REG_MASK               (0xFFFFFFFF)
#define CR_PADS_GPIO_DOUT1_REG_FLAGS              (REG_VOL)
#define CR_PADS_GPIO_DOUT1_REG_LENGTH             (32)


/* -------------------- Register CR_PADS_GPIO_DOUT2 -------------------- */

#define CR_PADS_GPIO_DOUT2_OFFSET                 (0x0088)

/* Field CR_PADS_GPO_DATA_OUT2 */
#define CR_PADS_GPO_DATA_OUT2_OFFSET              CR_PADS_GPIO_DOUT2_OFFSET
#define CR_PADS_GPO_DATA_OUT2_SHIFT               (0)
#define CR_PADS_GPO_DATA_OUT2_MASK                (0x01FFFFFF)
#define CR_PADS_GPO_DATA_OUT2_FLAGS               (REG_VOL)
#define CR_PADS_GPO_DATA_OUT2_LENGTH              (25)

/* Complete Register Definition */
#define CR_PADS_GPIO_DOUT2_REG_OFFSET             CR_PADS_GPIO_DOUT2_OFFSET
#define CR_PADS_GPIO_DOUT2_REG_SHIFT              (0)
#define CR_PADS_GPIO_DOUT2_REG_MASK               (0xFFFFFFFF)
#define CR_PADS_GPIO_DOUT2_REG_FLAGS              (REG_VOL)
#define CR_PADS_GPIO_DOUT2_REG_LENGTH             (32)


/* -------------------- Register CR_PADS_SCHMITT_EN0 -------------------- */

#define CR_PADS_SCHMITT_EN0_OFFSET                (0x0090)

/* Field CR_PADS_SCHMITT_EN0 */
/*#define CR_PADS_SCHMITT_EN0_OFFSET              CR_PADS_SCHMITT_EN0_OFFSET*/
#define CR_PADS_SCHMITT_EN0_SHIFT                 (0)
#define CR_PADS_SCHMITT_EN0_MASK                  (0x00003FFF)
#define CR_PADS_SCHMITT_EN0_FLAGS                 (REG_VOL)
#define CR_PADS_SCHMITT_EN0_LENGTH                (14)

/* Complete Register Definition */
#define CR_PADS_SCHMITT_EN0_REG_OFFSET            CR_PADS_SCHMITT_EN0_OFFSET
#define CR_PADS_SCHMITT_EN0_REG_SHIFT             (0)
#define CR_PADS_SCHMITT_EN0_REG_MASK              (0xFFFFFFFF)
#define CR_PADS_SCHMITT_EN0_REG_FLAGS             (REG_VOL)
#define CR_PADS_SCHMITT_EN0_REG_LENGTH            (32)


/* -------------------- Register CR_PADS_DBGSEL0 -------------------- */

#define CR_PADS_DBGSEL0_OFFSET                    (0x0094)

/* Field CR_PADS_DBGSEL0 */
/*#define CR_PADS_DBGSEL0_OFFSET                  CR_PADS_DBGSEL0_OFFSET*/
#define CR_PADS_DBGSEL0_SHIFT                     (0)
#define CR_PADS_DBGSEL0_MASK                      (0x000000FF)
#define CR_PADS_DBGSEL0_FLAGS                     (REG_VOL)
#define CR_PADS_DBGSEL0_LENGTH                    (8)

/* These are commented out as they cause conflicts with the other DBGSEL registers.
   If they are needed, then the fields should be renamed */

/* Field CR_PADS_DBGSEL1 */
/*#define CR_PADS_DBGSEL1_OFFSET                    CR_PADS_DBGSEL0_OFFSET
#define CR_PADS_DBGSEL1_SHIFT                     (8)
#define CR_PADS_DBGSEL1_MASK                      (0x0000FF00)
#define CR_PADS_DBGSEL1_FLAGS                     (REG_VOL)
#define CR_PADS_DBGSEL1_LENGTH                    (8)*/

/* Field CR_PADS_DBGSEL2 */
/*#define CR_PADS_DBGSEL2_OFFSET                    CR_PADS_DBGSEL0_OFFSET
#define CR_PADS_DBGSEL2_SHIFT                     (16)
#define CR_PADS_DBGSEL2_MASK                      (0x00FF0000)
#define CR_PADS_DBGSEL2_FLAGS                     (REG_VOL)
#define CR_PADS_DBGSEL2_LENGTH                    (8)*/

/* Field CR_PADS_DBGSEL3 */
/*#define CR_PADS_DBGSEL3_OFFSET                    CR_PADS_DBGSEL0_OFFSET
#define CR_PADS_DBGSEL3_SHIFT                     (24)
#define CR_PADS_DBGSEL3_MASK                      (0xFF000000)
#define CR_PADS_DBGSEL3_FLAGS                     (REG_VOL)
#define CR_PADS_DBGSEL3_LENGTH                    (8)*/

/* Complete Register Definition */
#define CR_PADS_DBGSEL0_REG_OFFSET                CR_PADS_DBGSEL0_OFFSET
#define CR_PADS_DBGSEL0_REG_SHIFT                 (0)
#define CR_PADS_DBGSEL0_REG_MASK                  (0xFFFFFFFF)
#define CR_PADS_DBGSEL0_REG_FLAGS                 (REG_VOL)
#define CR_PADS_DBGSEL0_REG_LENGTH                (32)


/* -------------------- Register CR_PADS_DBGSEL1 -------------------- */

#define CR_PADS_DBGSEL1_OFFSET                    (0x0098)

/* Field CR_PADS_DBGSEL4 */
#define CR_PADS_DBGSEL4_OFFSET                    CR_PADS_DBGSEL1_OFFSET
#define CR_PADS_DBGSEL4_SHIFT                     (0)
#define CR_PADS_DBGSEL4_MASK                      (0x000000FF)
#define CR_PADS_DBGSEL4_FLAGS                     (REG_VOL)
#define CR_PADS_DBGSEL4_LENGTH                    (8)

/* Field CR_PADS_DBGSEL5 */
#define CR_PADS_DBGSEL5_OFFSET                    CR_PADS_DBGSEL1_OFFSET
#define CR_PADS_DBGSEL5_SHIFT                     (8)
#define CR_PADS_DBGSEL5_MASK                      (0x0000FF00)
#define CR_PADS_DBGSEL5_FLAGS                     (REG_VOL)
#define CR_PADS_DBGSEL5_LENGTH                    (8)

/* Field CR_PADS_DBGSEL6 */
#define CR_PADS_DBGSEL6_OFFSET                    CR_PADS_DBGSEL1_OFFSET
#define CR_PADS_DBGSEL6_SHIFT                     (16)
#define CR_PADS_DBGSEL6_MASK                      (0x00FF0000)
#define CR_PADS_DBGSEL6_FLAGS                     (REG_VOL)
#define CR_PADS_DBGSEL6_LENGTH                    (8)

/* Field CR_PADS_DBGSEL7 */
#define CR_PADS_DBGSEL7_OFFSET                    CR_PADS_DBGSEL1_OFFSET
#define CR_PADS_DBGSEL7_SHIFT                     (24)
#define CR_PADS_DBGSEL7_MASK                      (0xFF000000)
#define CR_PADS_DBGSEL7_FLAGS                     (REG_VOL)
#define CR_PADS_DBGSEL7_LENGTH                    (8)

/* Complete Register Definition */
#define CR_PADS_DBGSEL1_REG_OFFSET                CR_PADS_DBGSEL1_OFFSET
#define CR_PADS_DBGSEL1_REG_SHIFT                 (0)
#define CR_PADS_DBGSEL1_REG_MASK                  (0xFFFFFFFF)
#define CR_PADS_DBGSEL1_REG_FLAGS                 (REG_VOL)
#define CR_PADS_DBGSEL1_REG_LENGTH                (32)


/* -------------------- Register CR_PADS_DBGSEL2 -------------------- */

#define CR_PADS_DBGSEL2_OFFSET                    (0x009C)

/* Field CR_PADS_DBGSEL8 */
#define CR_PADS_DBGSEL8_OFFSET                    CR_PADS_DBGSEL2_OFFSET
#define CR_PADS_DBGSEL8_SHIFT                     (0)
#define CR_PADS_DBGSEL8_MASK                      (0x000000FF)
#define CR_PADS_DBGSEL8_FLAGS                     (REG_VOL)
#define CR_PADS_DBGSEL8_LENGTH                    (8)

/* Field CR_PADS_DBGSEL9 */
#define CR_PADS_DBGSEL9_OFFSET                    CR_PADS_DBGSEL2_OFFSET
#define CR_PADS_DBGSEL9_SHIFT                     (8)
#define CR_PADS_DBGSEL9_MASK                      (0x0000FF00)
#define CR_PADS_DBGSEL9_FLAGS                     (REG_VOL)
#define CR_PADS_DBGSEL9_LENGTH                    (8)

/* Field CR_PADS_DBGSEL10 */
#define CR_PADS_DBGSEL10_OFFSET                   CR_PADS_DBGSEL2_OFFSET
#define CR_PADS_DBGSEL10_SHIFT                    (16)
#define CR_PADS_DBGSEL10_MASK                     (0x00FF0000)
#define CR_PADS_DBGSEL10_FLAGS                    (REG_VOL)
#define CR_PADS_DBGSEL10_LENGTH                   (8)

/* Field CR_PADS_DBGSEL11 */
#define CR_PADS_DBGSEL11_OFFSET                   CR_PADS_DBGSEL2_OFFSET
#define CR_PADS_DBGSEL11_SHIFT                    (24)
#define CR_PADS_DBGSEL11_MASK                     (0xFF000000)
#define CR_PADS_DBGSEL11_FLAGS                    (REG_VOL)
#define CR_PADS_DBGSEL11_LENGTH                   (8)

/* Complete Register Definition */
#define CR_PADS_DBGSEL2_REG_OFFSET                CR_PADS_DBGSEL2_OFFSET
#define CR_PADS_DBGSEL2_REG_SHIFT                 (0)
#define CR_PADS_DBGSEL2_REG_MASK                  (0xFFFFFFFF)
#define CR_PADS_DBGSEL2_REG_FLAGS                 (REG_VOL)
#define CR_PADS_DBGSEL2_REG_LENGTH                (32)


/* -------------------- Register CR_PADS_PU_PD_0 -------------------- */

#define CR_PADS_PU_PD_0_OFFSET                    (0x00A0)

/* Field CR_PADS_PU_PD_0 */
/*#define CR_PADS_PU_PD_0_OFFSET                  CR_PADS_PU_PD_0_OFFSET*/
#define CR_PADS_PU_PD_0_SHIFT                     (0)
#define CR_PADS_PU_PD_0_MASK                      (0xFFFFFFFF)
#define CR_PADS_PU_PD_0_FLAGS                     (REG_VOL)
#define CR_PADS_PU_PD_0_LENGTH                    (32)

/* Complete Register Definition */
#define CR_PADS_PU_PD_0_REG_OFFSET                CR_PADS_PU_PD_0_OFFSET
#define CR_PADS_PU_PD_0_REG_SHIFT                 (0)
#define CR_PADS_PU_PD_0_REG_MASK                  (0xFFFFFFFF)
#define CR_PADS_PU_PD_0_REG_FLAGS                 (REG_VOL)
#define CR_PADS_PU_PD_0_REG_LENGTH                (32)


/* -------------------- Register CR_PADS_PU_PD_1 -------------------- */

#define CR_PADS_PU_PD_1_OFFSET                    (0x00A4)

/* Field CR_PADS_PU_PD_1 */
/*#define CR_PADS_PU_PD_1_OFFSET                  CR_PADS_PU_PD_1_OFFSET*/
#define CR_PADS_PU_PD_1_SHIFT                     (0)
#define CR_PADS_PU_PD_1_MASK                      (0xFFFFFFFF)
#define CR_PADS_PU_PD_1_FLAGS                     (REG_VOL)
#define CR_PADS_PU_PD_1_LENGTH                    (32)

/* Complete Register Definition */
#define CR_PADS_PU_PD_1_REG_OFFSET                CR_PADS_PU_PD_1_OFFSET
#define CR_PADS_PU_PD_1_REG_SHIFT                 (0)
#define CR_PADS_PU_PD_1_REG_MASK                  (0xFFFFFFFF)
#define CR_PADS_PU_PD_1_REG_FLAGS                 (REG_VOL)
#define CR_PADS_PU_PD_1_REG_LENGTH                (32)


/* -------------------- Register CR_PADS_PU_PD_2 -------------------- */

#define CR_PADS_PU_PD_2_OFFSET                    (0x00A8)

/* Field CR_PADS_PU_PD_2 */
/*#define CR_PADS_PU_PD_2_OFFSET                  CR_PADS_PU_PD_2_OFFSET*/
#define CR_PADS_PU_PD_2_SHIFT                     (0)
#define CR_PADS_PU_PD_2_MASK                      (0xFFFFFFFF)
#define CR_PADS_PU_PD_2_FLAGS                     (REG_VOL)
#define CR_PADS_PU_PD_2_LENGTH                    (32)

/* Complete Register Definition */
#define CR_PADS_PU_PD_2_REG_OFFSET                CR_PADS_PU_PD_2_OFFSET
#define CR_PADS_PU_PD_2_REG_SHIFT                 (0)
#define CR_PADS_PU_PD_2_REG_MASK                  (0xFFFFFFFF)
#define CR_PADS_PU_PD_2_REG_FLAGS                 (REG_VOL)
#define CR_PADS_PU_PD_2_REG_LENGTH                (32)


/* -------------------- Register CR_PADS_PU_PD_3 -------------------- */

#define CR_PADS_PU_PD_3_OFFSET                    (0x00AC)

/* Field CR_PADS_PU_PD_3 */
/*#define CR_PADS_PU_PD_3_OFFSET                  CR_PADS_PU_PD_3_OFFSET*/
#define CR_PADS_PU_PD_3_SHIFT                     (0)
#define CR_PADS_PU_PD_3_MASK                      (0xFFFFFFFF)
#define CR_PADS_PU_PD_3_FLAGS                     (REG_VOL)
#define CR_PADS_PU_PD_3_LENGTH                    (32)

/* Complete Register Definition */
#define CR_PADS_PU_PD_3_REG_OFFSET                CR_PADS_PU_PD_3_OFFSET
#define CR_PADS_PU_PD_3_REG_SHIFT                 (0)
#define CR_PADS_PU_PD_3_REG_MASK                  (0xFFFFFFFF)
#define CR_PADS_PU_PD_3_REG_FLAGS                 (REG_VOL)
#define CR_PADS_PU_PD_3_REG_LENGTH                (32)


/* -------------------- Register CR_PADS_PU_PD_4 -------------------- */

#define CR_PADS_PU_PD_4_OFFSET                    (0x00B0)

/* Field CR_PADS_PU_PD_4 */
/*#define CR_PADS_PU_PD_4_OFFSET                  CR_PADS_PU_PD_4_OFFSET*/
#define CR_PADS_PU_PD_4_SHIFT                     (0)
#define CR_PADS_PU_PD_4_MASK                      (0xFFFFFFFF)
#define CR_PADS_PU_PD_4_FLAGS                     (REG_VOL)
#define CR_PADS_PU_PD_4_LENGTH                    (32)

/* Complete Register Definition */
#define CR_PADS_PU_PD_4_REG_OFFSET                CR_PADS_PU_PD_4_OFFSET
#define CR_PADS_PU_PD_4_REG_SHIFT                 (0)
#define CR_PADS_PU_PD_4_REG_MASK                  (0xFFFFFFFF)
#define CR_PADS_PU_PD_4_REG_FLAGS                 (REG_VOL)
#define CR_PADS_PU_PD_4_REG_LENGTH                (32)


/* -------------------- Register CR_PADS_PU_PD_5 -------------------- */

#define CR_PADS_PU_PD_5_OFFSET                    (0x00B4)

/* Field CR_PADS_PU_PD_5 */
/*#define CR_PADS_PU_PD_5_OFFSET                  CR_PADS_PU_PD_5_OFFSET*/
#define CR_PADS_PU_PD_5_SHIFT                     (0)
#define CR_PADS_PU_PD_5_MASK                      (0xFFFFFFFF)
#define CR_PADS_PU_PD_5_FLAGS                     (REG_VOL)
#define CR_PADS_PU_PD_5_LENGTH                    (32)

/* Complete Register Definition */
#define CR_PADS_PU_PD_5_REG_OFFSET                CR_PADS_PU_PD_5_OFFSET
#define CR_PADS_PU_PD_5_REG_SHIFT                 (0)
#define CR_PADS_PU_PD_5_REG_MASK                  (0xFFFFFFFF)
#define CR_PADS_PU_PD_5_REG_FLAGS                 (REG_VOL)
#define CR_PADS_PU_PD_5_REG_LENGTH                (32)


/* -------------------- Register CR_PADS_PU_PD_6 -------------------- */

#define CR_PADS_PU_PD_6_OFFSET                    (0x00B8)

/* Field CR_PADS_PU_PD_6 */
/*#define CR_PADS_PU_PD_6_OFFSET                  CR_PADS_PU_PD_6_OFFSET*/
#define CR_PADS_PU_PD_6_SHIFT                     (0)
#define CR_PADS_PU_PD_6_MASK                      (0x03FFFFFF)
#define CR_PADS_PU_PD_6_FLAGS                     (REG_VOL)
#define CR_PADS_PU_PD_6_LENGTH                    (26)

/* Complete Register Definition */
#define CR_PADS_PU_PD_6_REG_OFFSET                CR_PADS_PU_PD_6_OFFSET
#define CR_PADS_PU_PD_6_REG_SHIFT                 (0)
#define CR_PADS_PU_PD_6_REG_MASK                  (0xFFFFFFFF)
#define CR_PADS_PU_PD_6_REG_FLAGS                 (REG_VOL)
#define CR_PADS_PU_PD_6_REG_LENGTH                (32)


/* -------------------- Register CR_PADS_SR_0 -------------------- */

#define CR_PADS_SR_0_OFFSET                       (0x00C0)

/* Field CR_PADS_SLEW_RATE_0 */
#define CR_PADS_SLEW_RATE_0_OFFSET                CR_PADS_SR_0_OFFSET
#define CR_PADS_SLEW_RATE_0_SHIFT                 (0)
#define CR_PADS_SLEW_RATE_0_MASK                  (0x00003FFF)
#define CR_PADS_SLEW_RATE_0_FLAGS                 (REG_VOL)
#define CR_PADS_SLEW_RATE_0_LENGTH                (14)

/* Complete Register Definition */
#define CR_PADS_SR_0_REG_OFFSET                   CR_PADS_SR_0_OFFSET
#define CR_PADS_SR_0_REG_SHIFT                    (0)
#define CR_PADS_SR_0_REG_MASK                     (0xFFFFFFFF)
#define CR_PADS_SR_0_REG_FLAGS                    (REG_VOL)
#define CR_PADS_SR_0_REG_LENGTH                   (32)


/* -------------------- Register CR_PADS_DBGSEL3 -------------------- */

#define CR_PADS_DBGSEL3_OFFSET                    (0x00C4)

/* Field CR_PADS_DBGSEL12 */
#define CR_PADS_DBGSEL12_OFFSET                   CR_PADS_DBGSEL3_OFFSET
#define CR_PADS_DBGSEL12_SHIFT                    (0)
#define CR_PADS_DBGSEL12_MASK                     (0x000000FF)
#define CR_PADS_DBGSEL12_FLAGS                    (REG_VOL)
#define CR_PADS_DBGSEL12_LENGTH                   (8)

/* Field CR_PADS_DBGSEL13 */
#define CR_PADS_DBGSEL13_OFFSET                   CR_PADS_DBGSEL3_OFFSET
#define CR_PADS_DBGSEL13_SHIFT                    (8)
#define CR_PADS_DBGSEL13_MASK                     (0x0000FF00)
#define CR_PADS_DBGSEL13_FLAGS                    (REG_VOL)
#define CR_PADS_DBGSEL13_LENGTH                   (8)

/* Complete Register Definition */
#define CR_PADS_DBGSEL3_REG_OFFSET                CR_PADS_DBGSEL3_OFFSET
#define CR_PADS_DBGSEL3_REG_SHIFT                 (0)
#define CR_PADS_DBGSEL3_REG_MASK                  (0xFFFFFFFF)
#define CR_PADS_DBGSEL3_REG_FLAGS                 (REG_VOL)
#define CR_PADS_DBGSEL3_REG_LENGTH                (32)


/* -------------------- Register CR_PADS_DR_0 -------------------- */

#define CR_PADS_DR_0_OFFSET                       (0x00D0)

/* Field CR_PADS_DRIVE_STRENGTH_0 */
#define CR_PADS_DRIVE_STRENGTH_0_OFFSET           CR_PADS_DR_0_OFFSET
#define CR_PADS_DRIVE_STRENGTH_0_SHIFT            (0)
#define CR_PADS_DRIVE_STRENGTH_0_MASK             (0x0FFFFFFF)
#define CR_PADS_DRIVE_STRENGTH_0_FLAGS            (REG_VOL)
#define CR_PADS_DRIVE_STRENGTH_0_LENGTH           (28)

/* Complete Register Definition */
#define CR_PADS_DR_0_REG_OFFSET                   CR_PADS_DR_0_OFFSET
#define CR_PADS_DR_0_REG_SHIFT                    (0)
#define CR_PADS_DR_0_REG_MASK                     (0xFFFFFFFF)
#define CR_PADS_DR_0_REG_FLAGS                    (REG_VOL)
#define CR_PADS_DR_0_REG_LENGTH                   (32)


/* -------------------- Register CR_IF_CTL0 -------------------- */

#define CR_IF_CTL0_OFFSET                         (0x00E0)

/* Field CR_PADS_TS_CTL */
#define CR_PADS_TS_CTL_OFFSET                     CR_IF_CTL0_OFFSET
#define CR_PADS_TS_CTL_SHIFT                      (0)
#define CR_PADS_TS_CTL_MASK                       (0x00000003)
#define CR_PADS_TS_CTL_FLAGS                      (REG_VOL)
#define CR_PADS_TS_CTL_LENGTH                     (2)

/* Field CR_PADS_TS1_CTL */
#define CR_PADS_TS1_CTL_OFFSET                    CR_IF_CTL0_OFFSET
#define CR_PADS_TS1_CTL_SHIFT                     (2)
#define CR_PADS_TS1_CTL_MASK                      (0x0000000C)
#define CR_PADS_TS1_CTL_FLAGS                     (REG_VOL)
#define CR_PADS_TS1_CTL_LENGTH                    (2)

/* Field CR_PADS_AFE_CTL */
#define CR_PADS_AFE_CTL_OFFSET                    CR_IF_CTL0_OFFSET
#define CR_PADS_AFE_CTL_SHIFT                     (4)
#define CR_PADS_AFE_CTL_MASK                      (0x00000030)
#define CR_PADS_AFE_CTL_FLAGS                     (REG_VOL)
#define CR_PADS_AFE_CTL_LENGTH                    (2)

/* Field CR_PADS_AFE_DIR_CTL */
#define CR_PADS_AFE_DIR_CTL_OFFSET                CR_IF_CTL0_OFFSET
#define CR_PADS_AFE_DIR_CTL_SHIFT                 (6)
#define CR_PADS_AFE_DIR_CTL_MASK                  (0x000000C0)
#define CR_PADS_AFE_DIR_CTL_FLAGS                 (REG_VOL)
#define CR_PADS_AFE_DIR_CTL_LENGTH                (2)

/* Field CR_PADS_USB0_CTL */
#define CR_PADS_USB0_CTL_OFFSET                   CR_IF_CTL0_OFFSET
#define CR_PADS_USB0_CTL_SHIFT                    (8)
#define CR_PADS_USB0_CTL_MASK                     (0x00000300)
#define CR_PADS_USB0_CTL_FLAGS                    (REG_VOL)
#define CR_PADS_USB0_CTL_LENGTH                   (2)

/* Field CR_PADS_USB1_CTL */
#define CR_PADS_USB1_CTL_OFFSET                   CR_IF_CTL0_OFFSET
#define CR_PADS_USB1_CTL_SHIFT                    (10)
#define CR_PADS_USB1_CTL_MASK                     (0x00000C00)
#define CR_PADS_USB1_CTL_FLAGS                    (REG_VOL)
#define CR_PADS_USB1_CTL_LENGTH                   (2)

/* Field CR_PADS_DAC2_CTL */
#define CR_PADS_DAC2_CTL_OFFSET                   CR_IF_CTL0_OFFSET
#define CR_PADS_DAC2_CTL_SHIFT                    (12)
#define CR_PADS_DAC2_CTL_MASK                     (0x00003000)
#define CR_PADS_DAC2_CTL_FLAGS                    (REG_VOL)
#define CR_PADS_DAC2_CTL_LENGTH                   (2)

/* Field CR_PADS_DAC3_CTL */
#define CR_PADS_DAC3_CTL_OFFSET                   CR_IF_CTL0_OFFSET
#define CR_PADS_DAC3_CTL_SHIFT                    (16)
#define CR_PADS_DAC3_CTL_MASK                     (0x00030000)
#define CR_PADS_DAC3_CTL_FLAGS                    (REG_VOL)
#define CR_PADS_DAC3_CTL_LENGTH                   (2)

/* Field CR_PADS_PDM0_CTL */
#define CR_PADS_PDM0_CTL_OFFSET                   CR_IF_CTL0_OFFSET
#define CR_PADS_PDM0_CTL_SHIFT                    (18)
#define CR_PADS_PDM0_CTL_MASK                     (0x000C0000)
#define CR_PADS_PDM0_CTL_FLAGS                    (REG_VOL)
#define CR_PADS_PDM0_CTL_LENGTH                   (2)

/* Field CR_PADS_PDM1_CTL */
#define CR_PADS_PDM1_CTL_OFFSET                   CR_IF_CTL0_OFFSET
#define CR_PADS_PDM1_CTL_SHIFT                    (20)
#define CR_PADS_PDM1_CTL_MASK                     (0x00300000)
#define CR_PADS_PDM1_CTL_FLAGS                    (REG_VOL)
#define CR_PADS_PDM1_CTL_LENGTH                   (2)

/* Complete Register Definition */
#define CR_IF_CTL0_REG_OFFSET                     CR_IF_CTL0_OFFSET
#define CR_IF_CTL0_REG_SHIFT                      (0)
#define CR_IF_CTL0_REG_MASK                       (0xFFFFFFFF)
#define CR_IF_CTL0_REG_FLAGS                      (REG_VOL)
#define CR_IF_CTL0_REG_LENGTH                     (32)


/* -------------------- Register CR_DDR_CTRL -------------------- */

#define CR_DDR_CTRL_OFFSET                        (0x00E4)

/* Field CR_DDR_PAD_OE */
#define CR_DDR_PAD_OE_OFFSET                      CR_DDR_CTRL_OFFSET
#define CR_DDR_PAD_OE_SHIFT                       (0)
#define CR_DDR_PAD_OE_MASK                        (0x00000001)
#define CR_DDR_PAD_OE_FLAGS                       (REG_VOL)
#define CR_DDR_PAD_OE_LENGTH                      (1)

/* Field CR_DDR_PDN_ENABLE */
#define CR_DDR_PDN_ENABLE_OFFSET                  CR_DDR_CTRL_OFFSET
#define CR_DDR_PDN_ENABLE_SHIFT                   (1)
#define CR_DDR_PDN_ENABLE_MASK                    (0x00000002)
#define CR_DDR_PDN_ENABLE_FLAGS                   (REG_VOL)
#define CR_DDR_PDN_ENABLE_LENGTH                  (1)

/* Field CR_DDR_POWERDOWN */
#define CR_DDR_POWERDOWN_OFFSET                   CR_DDR_CTRL_OFFSET
#define CR_DDR_POWERDOWN_SHIFT                    (2)
#define CR_DDR_POWERDOWN_MASK                     (0x00000004)
#define CR_DDR_POWERDOWN_FLAGS                    (REG_VOL)
#define CR_DDR_POWERDOWN_LENGTH                   (1)

/* Complete Register Definition */
#define CR_DDR_CTRL_REG_OFFSET                    CR_DDR_CTRL_OFFSET
#define CR_DDR_CTRL_REG_SHIFT                     (0)
#define CR_DDR_CTRL_REG_MASK                      (0xFFFFFFFF)
#define CR_DDR_CTRL_REG_FLAGS                     (REG_VOL)
#define CR_DDR_CTRL_REG_LENGTH                    (32)


/* -------------------- Register CR_TOP_READ_EFUSE -------------------- */

#define CR_TOP_READ_EFUSE_OFFSET                  (0x00EC)

/* Field CR_TOP_READ_BANK */
#define CR_TOP_READ_BANK_OFFSET                   CR_TOP_READ_EFUSE_OFFSET
#define CR_TOP_READ_BANK_SHIFT                    (0)
#define CR_TOP_READ_BANK_MASK                     (0x00000003)
#define CR_TOP_READ_BANK_FLAGS                    (REG_VOL)
#define CR_TOP_READ_BANK_LENGTH                   (2)

/* Field CR_TOP_EFUSE_BANK0 */
#define CR_TOP_EFUSE_BANK0_OFFSET                 CR_TOP_READ_EFUSE_OFFSET
#define CR_TOP_EFUSE_BANK0_SHIFT                  (12)
#define CR_TOP_EFUSE_BANK0_MASK                   (0x00001000)
#define CR_TOP_EFUSE_BANK0_FLAGS                  (REG_VOL)
#define CR_TOP_EFUSE_BANK0_LENGTH                 (1)

/* Field CR_TOP_EFUSE_BANK1 */
#define CR_TOP_EFUSE_BANK1_OFFSET                 CR_TOP_READ_EFUSE_OFFSET
#define CR_TOP_EFUSE_BANK1_SHIFT                  (13)
#define CR_TOP_EFUSE_BANK1_MASK                   (0x00002000)
#define CR_TOP_EFUSE_BANK1_FLAGS                  (REG_VOL)
#define CR_TOP_EFUSE_BANK1_LENGTH                 (1)

/* Field CR_TOP_EFUSE_STATUS */
#define CR_TOP_EFUSE_STATUS_OFFSET                CR_TOP_READ_EFUSE_OFFSET
#define CR_TOP_EFUSE_STATUS_SHIFT                 (28)
#define CR_TOP_EFUSE_STATUS_MASK                  (0x70000000)
#define CR_TOP_EFUSE_STATUS_FLAGS                 (REG_VOL)
#define CR_TOP_EFUSE_STATUS_LENGTH                (3)

/* Complete Register Definition */
#define CR_TOP_READ_EFUSE_REG_OFFSET              CR_TOP_READ_EFUSE_OFFSET
#define CR_TOP_READ_EFUSE_REG_SHIFT               (0)
#define CR_TOP_READ_EFUSE_REG_MASK                (0xFFFFFFFF)
#define CR_TOP_READ_EFUSE_REG_FLAGS               (REG_VOL)
#define CR_TOP_READ_EFUSE_REG_LENGTH              (32)


/* -------------------- Register CR_TOP_CHIPID0 -------------------- */

#define CR_TOP_CHIPID0_OFFSET                     (0x00F0)

/* Field CR_TOP_CHIPID0 */
/*#define CR_TOP_CHIPID0_OFFSET                   CR_TOP_CHIPID0_OFFSET*/
#define CR_TOP_CHIPID0_SHIFT                      (0)
#define CR_TOP_CHIPID0_MASK                       (0xFFFFFFFF)
#define CR_TOP_CHIPID0_FLAGS                      (REG_VOL)
#define CR_TOP_CHIPID0_LENGTH                     (32)

/* Complete Register Definition */
#define CR_TOP_CHIPID0_REG_OFFSET                 CR_TOP_CHIPID0_OFFSET
#define CR_TOP_CHIPID0_REG_SHIFT                  (0)
#define CR_TOP_CHIPID0_REG_MASK                   (0xFFFFFFFF)
#define CR_TOP_CHIPID0_REG_FLAGS                  (REG_VOL)
#define CR_TOP_CHIPID0_REG_LENGTH                 (32)


/* -------------------- Register CR_TOP_CHIPID1 -------------------- */

#define CR_TOP_CHIPID1_OFFSET                     (0x00F4)

/* Field CR_TOP_CHIPID1 */
/*#define CR_TOP_CHIPID1_OFFSET                   CR_TOP_CHIPID1_OFFSET*/
#define CR_TOP_CHIPID1_SHIFT                      (0)
#define CR_TOP_CHIPID1_MASK                       (0xFFFFFFFF)
#define CR_TOP_CHIPID1_FLAGS                      (REG_VOL)
#define CR_TOP_CHIPID1_LENGTH                     (32)

/* Complete Register Definition */
#define CR_TOP_CHIPID1_REG_OFFSET                 CR_TOP_CHIPID1_OFFSET
#define CR_TOP_CHIPID1_REG_SHIFT                  (0)
#define CR_TOP_CHIPID1_REG_MASK                   (0xFFFFFFFF)
#define CR_TOP_CHIPID1_REG_FLAGS                  (REG_VOL)
#define CR_TOP_CHIPID1_REG_LENGTH                 (32)


/* -------------------- Register CR_TOP_CHIPID2 -------------------- */

#define CR_TOP_CHIPID2_OFFSET                     (0x00F8)

/* Field CR_TOP_CHIPID2 */
/*#define CR_TOP_CHIPID2_OFFSET                   CR_TOP_CHIPID2_OFFSET*/
#define CR_TOP_CHIPID2_SHIFT                      (0)
#define CR_TOP_CHIPID2_MASK                       (0xFFFFFFFF)
#define CR_TOP_CHIPID2_FLAGS                      (REG_VOL)
#define CR_TOP_CHIPID2_LENGTH                     (32)

/* Complete Register Definition */
#define CR_TOP_CHIPID2_REG_OFFSET                 CR_TOP_CHIPID2_OFFSET
#define CR_TOP_CHIPID2_REG_SHIFT                  (0)
#define CR_TOP_CHIPID2_REG_MASK                   (0xFFFFFFFF)
#define CR_TOP_CHIPID2_REG_FLAGS                  (REG_VOL)
#define CR_TOP_CHIPID2_REG_LENGTH                 (32)


/* -------------------- Register CR_TOP_CHIPID3 -------------------- */

#define CR_TOP_CHIPID3_OFFSET                     (0x00FC)

/* Field CR_TOP_CHIPID3 */
/*#define CR_TOP_CHIPID3_OFFSET                   CR_TOP_CHIPID3_OFFSET*/
#define CR_TOP_CHIPID3_SHIFT                      (0)
#define CR_TOP_CHIPID3_MASK                       (0xFFFFFFFF)
#define CR_TOP_CHIPID3_FLAGS                      (REG_VOL)
#define CR_TOP_CHIPID3_LENGTH                     (32)

/* Complete Register Definition */
#define CR_TOP_CHIPID3_REG_OFFSET                 CR_TOP_CHIPID3_OFFSET
#define CR_TOP_CHIPID3_REG_SHIFT                  (0)
#define CR_TOP_CHIPID3_REG_MASK                   (0xFFFFFFFF)
#define CR_TOP_CHIPID3_REG_FLAGS                  (REG_VOL)
#define CR_TOP_CHIPID3_REG_LENGTH                 (32)


/* -------------------- Register CR_TOP_CLKEN -------------------- */

#define CR_TOP_CLKEN_OFFSET                       (0x0100)

/* Field CR_TOP_PDC_SYS_CLK_EN */
#define CR_TOP_PDC_SYS_CLK_EN_OFFSET              CR_TOP_CLKEN_OFFSET
#define CR_TOP_PDC_SYS_CLK_EN_SHIFT               (0)
#define CR_TOP_PDC_SYS_CLK_EN_MASK                (0x00000001)
#define CR_TOP_PDC_SYS_CLK_EN_FLAGS               (REG_VOL)
#define CR_TOP_PDC_SYS_CLK_EN_LENGTH              (1)

/* Complete Register Definition */
#define CR_TOP_CLKEN_REG_OFFSET                   CR_TOP_CLKEN_OFFSET
#define CR_TOP_CLKEN_REG_SHIFT                    (0)
#define CR_TOP_CLKEN_REG_MASK                     (0xFFFFFFFF)
#define CR_TOP_CLKEN_REG_FLAGS                    (REG_VOL)
#define CR_TOP_CLKEN_REG_LENGTH                   (32)


/* -------------------- Register CR_TOP_CLKSTATUS -------------------- */

#define CR_TOP_CLKSTATUS_OFFSET                   (0x0104)

/* Field CR_TOP_PDC_SYS_CLK_STATUS */
#define CR_TOP_PDC_SYS_CLK_STATUS_OFFSET          CR_TOP_CLKSTATUS_OFFSET
#define CR_TOP_PDC_SYS_CLK_STATUS_SHIFT           (0)
#define CR_TOP_PDC_SYS_CLK_STATUS_MASK            (0x00000001)
#define CR_TOP_PDC_SYS_CLK_STATUS_FLAGS           (REG_VOL)
#define CR_TOP_PDC_SYS_CLK_STATUS_LENGTH          (1)

/* Complete Register Definition */
#define CR_TOP_CLKSTATUS_REG_OFFSET               CR_TOP_CLKSTATUS_OFFSET
#define CR_TOP_CLKSTATUS_REG_SHIFT                (0)
#define CR_TOP_CLKSTATUS_REG_MASK                 (0xFFFFFFFF)
#define CR_TOP_CLKSTATUS_REG_FLAGS                (REG_VOL)
#define CR_TOP_CLKSTATUS_REG_LENGTH               (32)


/* -------------------- Register CR_TOP_CLKSWITCH -------------------- */

#define CR_TOP_CLKSWITCH_OFFSET                   (0x0108)

/* Field CR_TOP_SYSCLK0_SW */
#define CR_TOP_SYSCLK0_SW_OFFSET                  CR_TOP_CLKSWITCH_OFFSET
#define CR_TOP_SYSCLK0_SW_SHIFT                   (0)
#define CR_TOP_SYSCLK0_SW_MASK                    (0x00000001)
#define CR_TOP_SYSCLK0_SW_FLAGS                   (REG_VOL)
#define CR_TOP_SYSCLK0_SW_LENGTH                  (1)

/* Field CR_TOP_SYSCLK1_SW */
#define CR_TOP_SYSCLK1_SW_OFFSET                  CR_TOP_CLKSWITCH_OFFSET
#define CR_TOP_SYSCLK1_SW_SHIFT                   (1)
#define CR_TOP_SYSCLK1_SW_MASK                    (0x00000002)
#define CR_TOP_SYSCLK1_SW_FLAGS                   (REG_VOL)
#define CR_TOP_SYSCLK1_SW_LENGTH                  (1)

/* Field CR_TOP_CLKOUT0_0_SW */
#define CR_TOP_CLKOUT0_0_SW_OFFSET                CR_TOP_CLKSWITCH_OFFSET
#define CR_TOP_CLKOUT0_0_SW_SHIFT                 (2)
#define CR_TOP_CLKOUT0_0_SW_MASK                  (0x00000004)
#define CR_TOP_CLKOUT0_0_SW_FLAGS                 (REG_VOL)
#define CR_TOP_CLKOUT0_0_SW_LENGTH                (1)

/* Field CR_TOP_CLKOUT0_1_SW */
#define CR_TOP_CLKOUT0_1_SW_OFFSET                CR_TOP_CLKSWITCH_OFFSET
#define CR_TOP_CLKOUT0_1_SW_SHIFT                 (3)
#define CR_TOP_CLKOUT0_1_SW_MASK                  (0x00000008)
#define CR_TOP_CLKOUT0_1_SW_FLAGS                 (REG_VOL)
#define CR_TOP_CLKOUT0_1_SW_LENGTH                (1)

/* Field CR_TOP_CLKOUT0_2_SW */
#define CR_TOP_CLKOUT0_2_SW_OFFSET                CR_TOP_CLKSWITCH_OFFSET
#define CR_TOP_CLKOUT0_2_SW_SHIFT                 (4)
#define CR_TOP_CLKOUT0_2_SW_MASK                  (0x00000010)
#define CR_TOP_CLKOUT0_2_SW_FLAGS                 (REG_VOL)
#define CR_TOP_CLKOUT0_2_SW_LENGTH                (1)

/* Field CR_TOP_CLKOUT0_3_SW */
#define CR_TOP_CLKOUT0_3_SW_OFFSET                CR_TOP_CLKSWITCH_OFFSET
#define CR_TOP_CLKOUT0_3_SW_SHIFT                 (5)
#define CR_TOP_CLKOUT0_3_SW_MASK                  (0x00000020)
#define CR_TOP_CLKOUT0_3_SW_FLAGS                 (REG_VOL)
#define CR_TOP_CLKOUT0_3_SW_LENGTH                (1)

/* Field CR_TOP_CLKOUT1_0_SW */
#define CR_TOP_CLKOUT1_0_SW_OFFSET                CR_TOP_CLKSWITCH_OFFSET
#define CR_TOP_CLKOUT1_0_SW_SHIFT                 (6)
#define CR_TOP_CLKOUT1_0_SW_MASK                  (0x00000040)
#define CR_TOP_CLKOUT1_0_SW_FLAGS                 (REG_VOL)
#define CR_TOP_CLKOUT1_0_SW_LENGTH                (1)

/* Field CR_TOP_CLKOUT1_1_SW */
#define CR_TOP_CLKOUT1_1_SW_OFFSET                CR_TOP_CLKSWITCH_OFFSET
#define CR_TOP_CLKOUT1_1_SW_SHIFT                 (7)
#define CR_TOP_CLKOUT1_1_SW_MASK                  (0x00000080)
#define CR_TOP_CLKOUT1_1_SW_FLAGS                 (REG_VOL)
#define CR_TOP_CLKOUT1_1_SW_LENGTH                (1)

/* Field CR_TOP_CLKOUT1_2_SW */
#define CR_TOP_CLKOUT1_2_SW_OFFSET                CR_TOP_CLKSWITCH_OFFSET
#define CR_TOP_CLKOUT1_2_SW_SHIFT                 (8)
#define CR_TOP_CLKOUT1_2_SW_MASK                  (0x00000100)
#define CR_TOP_CLKOUT1_2_SW_FLAGS                 (REG_VOL)
#define CR_TOP_CLKOUT1_2_SW_LENGTH                (1)

/* Field CR_TOP_CLKOUT1_3_SW */
#define CR_TOP_CLKOUT1_3_SW_OFFSET                CR_TOP_CLKSWITCH_OFFSET
#define CR_TOP_CLKOUT1_3_SW_SHIFT                 (9)
#define CR_TOP_CLKOUT1_3_SW_MASK                  (0x00000200)
#define CR_TOP_CLKOUT1_3_SW_FLAGS                 (REG_VOL)
#define CR_TOP_CLKOUT1_3_SW_LENGTH                (1)

/* Field CR_TOP_SCB_SW */
#define CR_TOP_SCB_SW_OFFSET                      CR_TOP_CLKSWITCH_OFFSET
#define CR_TOP_SCB_SW_SHIFT                       (13)
#define CR_TOP_SCB_SW_MASK                        (0x00002000)
#define CR_TOP_SCB_SW_FLAGS                       (REG_VOL)
#define CR_TOP_SCB_SW_LENGTH                      (1)

/* Field CR_TOP_UART_SW */
#define CR_TOP_UART_SW_OFFSET                     CR_TOP_CLKSWITCH_OFFSET
#define CR_TOP_UART_SW_SHIFT                      (14)
#define CR_TOP_UART_SW_MASK                       (0x00004000)
#define CR_TOP_UART_SW_FLAGS                      (REG_VOL)
#define CR_TOP_UART_SW_LENGTH                     (1)

/* Field CR_TOP_EXT_STC0_CLK_SW */
#define CR_TOP_EXT_STC0_CLK_SW_OFFSET             CR_TOP_CLKSWITCH_OFFSET
#define CR_TOP_EXT_STC0_CLK_SW_SHIFT              (16)
#define CR_TOP_EXT_STC0_CLK_SW_MASK               (0x00010000)
#define CR_TOP_EXT_STC0_CLK_SW_FLAGS              (REG_VOL)
#define CR_TOP_EXT_STC0_CLK_SW_LENGTH             (1)

/* Field CR_TOP_EXT_STC1_CLK_SW */
#define CR_TOP_EXT_STC1_CLK_SW_OFFSET             CR_TOP_CLKSWITCH_OFFSET
#define CR_TOP_EXT_STC1_CLK_SW_SHIFT              (17)
#define CR_TOP_EXT_STC1_CLK_SW_MASK               (0x00020000)
#define CR_TOP_EXT_STC1_CLK_SW_FLAGS              (REG_VOL)
#define CR_TOP_EXT_STC1_CLK_SW_LENGTH             (1)

/* Field CR_TOP_USB_CLK_0_SW */
#define CR_TOP_USB_CLK_0_SW_OFFSET                CR_TOP_CLKSWITCH_OFFSET
#define CR_TOP_USB_CLK_0_SW_SHIFT                 (18)
#define CR_TOP_USB_CLK_0_SW_MASK                  (0x00040000)
#define CR_TOP_USB_CLK_0_SW_FLAGS                 (REG_VOL)
#define CR_TOP_USB_CLK_0_SW_LENGTH                (1)

/* Field CR_TOP_USB_CLK_1_SW */
#define CR_TOP_USB_CLK_1_SW_OFFSET                CR_TOP_CLKSWITCH_OFFSET
#define CR_TOP_USB_CLK_1_SW_SHIFT                 (19)
#define CR_TOP_USB_CLK_1_SW_MASK                  (0x00080000)
#define CR_TOP_USB_CLK_1_SW_FLAGS                 (REG_VOL)
#define CR_TOP_USB_CLK_1_SW_LENGTH                (1)

/* Field CR_TOP_AFE_CLK_0_SW */
#define CR_TOP_AFE_CLK_0_SW_OFFSET                CR_TOP_CLKSWITCH_OFFSET
#define CR_TOP_AFE_CLK_0_SW_SHIFT                 (20)
#define CR_TOP_AFE_CLK_0_SW_MASK                  (0x00100000)
#define CR_TOP_AFE_CLK_0_SW_FLAGS                 (REG_VOL)
#define CR_TOP_AFE_CLK_0_SW_LENGTH                (1)

/* Field CR_TOP_AFE_CLK_1_SW */
#define CR_TOP_AFE_CLK_1_SW_OFFSET                CR_TOP_CLKSWITCH_OFFSET
#define CR_TOP_AFE_CLK_1_SW_SHIFT                 (21)
#define CR_TOP_AFE_CLK_1_SW_MASK                  (0x00200000)
#define CR_TOP_AFE_CLK_1_SW_FLAGS                 (REG_VOL)
#define CR_TOP_AFE_CLK_1_SW_LENGTH                (1)

/* Field CR_TOP_ADCPLL_CLK_0_SW */
#define CR_TOP_ADCPLL_CLK_0_SW_OFFSET             CR_TOP_CLKSWITCH_OFFSET
#define CR_TOP_ADCPLL_CLK_0_SW_SHIFT              (22)
#define CR_TOP_ADCPLL_CLK_0_SW_MASK               (0x00400000)
#define CR_TOP_ADCPLL_CLK_0_SW_FLAGS              (REG_VOL)
#define CR_TOP_ADCPLL_CLK_0_SW_LENGTH             (1)

/* Field CR_TOP_ADCPLL_CLK_1_SW */
#define CR_TOP_ADCPLL_CLK_1_SW_OFFSET             CR_TOP_CLKSWITCH_OFFSET
#define CR_TOP_ADCPLL_CLK_1_SW_SHIFT              (23)
#define CR_TOP_ADCPLL_CLK_1_SW_MASK               (0x00800000)
#define CR_TOP_ADCPLL_CLK_1_SW_FLAGS              (REG_VOL)
#define CR_TOP_ADCPLL_CLK_1_SW_LENGTH             (1)

/* Field CR_TOP_ADCPLL_CLK_2_SW */
#define CR_TOP_ADCPLL_CLK_2_SW_OFFSET             CR_TOP_CLKSWITCH_OFFSET
#define CR_TOP_ADCPLL_CLK_2_SW_SHIFT              (24)
#define CR_TOP_ADCPLL_CLK_2_SW_MASK               (0x01000000)
#define CR_TOP_ADCPLL_CLK_2_SW_FLAGS              (REG_VOL)
#define CR_TOP_ADCPLL_CLK_2_SW_LENGTH             (1)

/* Field CR_TOP_ADCPLL_CLK_3_SW */
#define CR_TOP_ADCPLL_CLK_3_SW_OFFSET             CR_TOP_CLKSWITCH_OFFSET
#define CR_TOP_ADCPLL_CLK_3_SW_SHIFT              (25)
#define CR_TOP_ADCPLL_CLK_3_SW_MASK               (0x02000000)
#define CR_TOP_ADCPLL_CLK_3_SW_FLAGS              (REG_VOL)
#define CR_TOP_ADCPLL_CLK_3_SW_LENGTH             (1)

/* Field CR_TOP_USB_CLK_2_SW */
#define CR_TOP_USB_CLK_2_SW_OFFSET                CR_TOP_CLKSWITCH_OFFSET
#define CR_TOP_USB_CLK_2_SW_SHIFT                 (28)
#define CR_TOP_USB_CLK_2_SW_MASK                  (0x10000000)
#define CR_TOP_USB_CLK_2_SW_FLAGS                 (REG_VOL)
#define CR_TOP_USB_CLK_2_SW_LENGTH                (1)

/* Field CR_TOP_USB_CLK_3_SW */
#define CR_TOP_USB_CLK_3_SW_OFFSET                CR_TOP_CLKSWITCH_OFFSET
#define CR_TOP_USB_CLK_3_SW_SHIFT                 (29)
#define CR_TOP_USB_CLK_3_SW_MASK                  (0x20000000)
#define CR_TOP_USB_CLK_3_SW_FLAGS                 (REG_VOL)
#define CR_TOP_USB_CLK_3_SW_LENGTH                (1)

/* Complete Register Definition */
#define CR_TOP_CLKSWITCH_REG_OFFSET               CR_TOP_CLKSWITCH_OFFSET
#define CR_TOP_CLKSWITCH_REG_SHIFT                (0)
#define CR_TOP_CLKSWITCH_REG_MASK                 (0xFFFFFFFF)
#define CR_TOP_CLKSWITCH_REG_FLAGS                (REG_VOL)
#define CR_TOP_CLKSWITCH_REG_LENGTH               (32)


/* -------------------- Register CR_TOP_CLKENAB -------------------- */

#define CR_TOP_CLKENAB_OFFSET                     (0x010C)

/* Field CR_TOP_CLKOUT0_INV */
#define CR_TOP_CLKOUT0_INV_OFFSET                 CR_TOP_CLKENAB_OFFSET
#define CR_TOP_CLKOUT0_INV_SHIFT                  (4)
#define CR_TOP_CLKOUT0_INV_MASK                   (0x00000010)
#define CR_TOP_CLKOUT0_INV_FLAGS                  (REG_VOL)
#define CR_TOP_CLKOUT0_INV_LENGTH                 (1)

/* Field CR_TOP_CLKOUT0_3_EN */
#define CR_TOP_CLKOUT0_3_EN_OFFSET                CR_TOP_CLKENAB_OFFSET
#define CR_TOP_CLKOUT0_3_EN_SHIFT                 (5)
#define CR_TOP_CLKOUT0_3_EN_MASK                  (0x00000020)
#define CR_TOP_CLKOUT0_3_EN_FLAGS                 (REG_VOL)
#define CR_TOP_CLKOUT0_3_EN_LENGTH                (1)

/* Field CR_TOP_CLKOUT1_INV */
#define CR_TOP_CLKOUT1_INV_OFFSET                 CR_TOP_CLKENAB_OFFSET
#define CR_TOP_CLKOUT1_INV_SHIFT                  (8)
#define CR_TOP_CLKOUT1_INV_MASK                   (0x00000100)
#define CR_TOP_CLKOUT1_INV_FLAGS                  (REG_VOL)
#define CR_TOP_CLKOUT1_INV_LENGTH                 (1)

/* Field CR_TOP_CLKOUT1_3_EN */
#define CR_TOP_CLKOUT1_3_EN_OFFSET                CR_TOP_CLKENAB_OFFSET
#define CR_TOP_CLKOUT1_3_EN_SHIFT                 (9)
#define CR_TOP_CLKOUT1_3_EN_MASK                  (0x00000200)
#define CR_TOP_CLKOUT1_3_EN_FLAGS                 (REG_VOL)
#define CR_TOP_CLKOUT1_3_EN_LENGTH                (1)

/* Field CR_TOP_SCB_EN */
#define CR_TOP_SCB_EN_OFFSET                      CR_TOP_CLKENAB_OFFSET
#define CR_TOP_SCB_EN_SHIFT                       (13)
#define CR_TOP_SCB_EN_MASK                        (0x00002000)
#define CR_TOP_SCB_EN_FLAGS                       (REG_VOL)
#define CR_TOP_SCB_EN_LENGTH                      (1)

/* Field CR_TOP_UART_EN */
#define CR_TOP_UART_EN_OFFSET                     CR_TOP_CLKENAB_OFFSET
#define CR_TOP_UART_EN_SHIFT                      (14)
#define CR_TOP_UART_EN_MASK                       (0x00004000)
#define CR_TOP_UART_EN_FLAGS                      (REG_VOL)
#define CR_TOP_UART_EN_LENGTH                     (1)

/* Field CR_TOP_EXT_STC0_CLK_EN */
#define CR_TOP_EXT_STC0_CLK_EN_OFFSET             CR_TOP_CLKENAB_OFFSET
#define CR_TOP_EXT_STC0_CLK_EN_SHIFT              (16)
#define CR_TOP_EXT_STC0_CLK_EN_MASK               (0x00010000)
#define CR_TOP_EXT_STC0_CLK_EN_FLAGS              (REG_VOL)
#define CR_TOP_EXT_STC0_CLK_EN_LENGTH             (1)

/* Field CR_TOP_EXT_STC1_CLK_EN */
#define CR_TOP_EXT_STC1_CLK_EN_OFFSET             CR_TOP_CLKENAB_OFFSET
#define CR_TOP_EXT_STC1_CLK_EN_SHIFT              (17)
#define CR_TOP_EXT_STC1_CLK_EN_MASK               (0x00020000)
#define CR_TOP_EXT_STC1_CLK_EN_FLAGS              (REG_VOL)
#define CR_TOP_EXT_STC1_CLK_EN_LENGTH             (1)

/* Field CR_TOP_USB_CLK_1_EN */
#define CR_TOP_USB_CLK_1_EN_OFFSET                CR_TOP_CLKENAB_OFFSET
#define CR_TOP_USB_CLK_1_EN_SHIFT                 (19)
#define CR_TOP_USB_CLK_1_EN_MASK                  (0x00080000)
#define CR_TOP_USB_CLK_1_EN_FLAGS                 (REG_VOL)
#define CR_TOP_USB_CLK_1_EN_LENGTH                (1)

/* Field CR_TOP_ADCPLL_CLK_3_EN */
#define CR_TOP_ADCPLL_CLK_3_EN_OFFSET             CR_TOP_CLKENAB_OFFSET
#define CR_TOP_ADCPLL_CLK_3_EN_SHIFT              (25)
#define CR_TOP_ADCPLL_CLK_3_EN_MASK               (0x02000000)
#define CR_TOP_ADCPLL_CLK_3_EN_FLAGS              (REG_VOL)
#define CR_TOP_ADCPLL_CLK_3_EN_LENGTH             (1)

/* Complete Register Definition */
#define CR_TOP_CLKENAB_REG_OFFSET                 CR_TOP_CLKENAB_OFFSET
#define CR_TOP_CLKENAB_REG_SHIFT                  (0)
#define CR_TOP_CLKENAB_REG_MASK                   (0xFFFFFFFF)
#define CR_TOP_CLKENAB_REG_FLAGS                  (REG_VOL)
#define CR_TOP_CLKENAB_REG_LENGTH                 (32)


/* -------------------- Register CR_TOP_CLKDELETE -------------------- */

#define CR_TOP_CLKDELETE_OFFSET                   (0x0110)

/* Field CR_TOP_CLKDEL */
#define CR_TOP_CLKDEL_OFFSET                      CR_TOP_CLKDELETE_OFFSET
#define CR_TOP_CLKDEL_SHIFT                       (0)
#define CR_TOP_CLKDEL_MASK                        (0x000003FF)
#define CR_TOP_CLKDEL_FLAGS                       (REG_VOL)
#define CR_TOP_CLKDEL_LENGTH                      (10)

/* Complete Register Definition */
#define CR_TOP_CLKDELETE_REG_OFFSET               CR_TOP_CLKDELETE_OFFSET
#define CR_TOP_CLKDELETE_REG_SHIFT                (0)
#define CR_TOP_CLKDELETE_REG_MASK                 (0xFFFFFFFF)
#define CR_TOP_CLKDELETE_REG_FLAGS                (REG_VOL)
#define CR_TOP_CLKDELETE_REG_LENGTH               (32)


/* -------------------- Register CR_TOP_SYSCLK_DIV -------------------- */

#define CR_TOP_SYSCLK_DIV_OFFSET                  (0x0114)

/* Field CR_TOP_SYSDIV */
#define CR_TOP_SYSDIV_OFFSET                      CR_TOP_SYSCLK_DIV_OFFSET
#define CR_TOP_SYSDIV_SHIFT                       (0)
#define CR_TOP_SYSDIV_MASK                        (0x000000FF)
#define CR_TOP_SYSDIV_FLAGS                       (REG_VOL)
#define CR_TOP_SYSDIV_LENGTH                      (8)

/* Complete Register Definition */
#define CR_TOP_SYSCLK_DIV_REG_OFFSET              CR_TOP_SYSCLK_DIV_OFFSET
#define CR_TOP_SYSCLK_DIV_REG_SHIFT               (0)
#define CR_TOP_SYSCLK_DIV_REG_MASK                (0xFFFFFFFF)
#define CR_TOP_SYSCLK_DIV_REG_FLAGS               (REG_VOL)
#define CR_TOP_SYSCLK_DIV_REG_LENGTH              (32)


/* -------------------- Register CR_TOP_META_CLKDIV -------------------- */

#define CR_TOP_META_CLKDIV_OFFSET                 (0x0118)

/* Field CR_TOP_META_X2_EN */
#define CR_TOP_META_X2_EN_OFFSET                  CR_TOP_META_CLKDIV_OFFSET
#define CR_TOP_META_X2_EN_SHIFT                   (0)
#define CR_TOP_META_X2_EN_MASK                    (0x00000003)
#define CR_TOP_META_X2_EN_FLAGS                   (REG_VOL)
#define CR_TOP_META_X2_EN_LENGTH                  (2)

/* Complete Register Definition */
#define CR_TOP_META_CLKDIV_REG_OFFSET             CR_TOP_META_CLKDIV_OFFSET
#define CR_TOP_META_CLKDIV_REG_SHIFT              (0)
#define CR_TOP_META_CLKDIV_REG_MASK               (0xFFFFFFFF)
#define CR_TOP_META_CLKDIV_REG_FLAGS              (REG_VOL)
#define CR_TOP_META_CLKDIV_REG_LENGTH             (32)


/* -------------------- Register CR_TOP_META_CLKDELETE -------------------- */

#define CR_TOP_META_CLKDELETE_OFFSET              (0x011C)

/* Field CR_TOP_META_CLKDELETE */
/*#define CR_TOP_META_CLKDELETE_OFFSET            CR_TOP_META_CLKDELETE_OFFSET*/
#define CR_TOP_META_CLKDELETE_SHIFT               (0)
#define CR_TOP_META_CLKDELETE_MASK                (0x000003FF)
#define CR_TOP_META_CLKDELETE_FLAGS               (REG_VOL)
#define CR_TOP_META_CLKDELETE_LENGTH              (10)

/* Complete Register Definition */
#define CR_TOP_META_CLKDELETE_REG_OFFSET          CR_TOP_META_CLKDELETE_OFFSET
#define CR_TOP_META_CLKDELETE_REG_SHIFT           (0)
#define CR_TOP_META_CLKDELETE_REG_MASK            (0xFFFFFFFF)
#define CR_TOP_META_CLKDELETE_REG_FLAGS           (REG_VOL)
#define CR_TOP_META_CLKDELETE_REG_LENGTH          (32)


/* -------------------- Register CR_TOP_AFE_DIV -------------------- */

#define CR_TOP_AFE_DIV_OFFSET                     (0x0120)

/* Field CR_TOP_AFE_DIV */
/*#define CR_TOP_AFE_DIV_OFFSET                   CR_TOP_AFE_DIV_OFFSET*/
#define CR_TOP_AFE_DIV_SHIFT                      (0)
#define CR_TOP_AFE_DIV_MASK                       (0x000000FF)
#define CR_TOP_AFE_DIV_FLAGS                      (REG_VOL)
#define CR_TOP_AFE_DIV_LENGTH                     (8)

/* Complete Register Definition */
#define CR_TOP_AFE_DIV_REG_OFFSET                 CR_TOP_AFE_DIV_OFFSET
#define CR_TOP_AFE_DIV_REG_SHIFT                  (0)
#define CR_TOP_AFE_DIV_REG_MASK                   (0xFFFFFFFF)
#define CR_TOP_AFE_DIV_REG_FLAGS                  (REG_VOL)
#define CR_TOP_AFE_DIV_REG_LENGTH                 (32)


/* -------------------- Register CR_TOP_ADC_PLLDIV -------------------- */

#define CR_TOP_ADC_PLLDIV_OFFSET                  (0x0124)

/* Field CR_TOP_ADC_PLLDIV */
/*#define CR_TOP_ADC_PLLDIV_OFFSET                CR_TOP_ADC_PLLDIV_OFFSET*/
#define CR_TOP_ADC_PLLDIV_SHIFT                   (0)
#define CR_TOP_ADC_PLLDIV_MASK                    (0x000000FF)
#define CR_TOP_ADC_PLLDIV_FLAGS                   (REG_VOL)
#define CR_TOP_ADC_PLLDIV_LENGTH                  (8)

/* Complete Register Definition */
#define CR_TOP_ADC_PLLDIV_REG_OFFSET              CR_TOP_ADC_PLLDIV_OFFSET
#define CR_TOP_ADC_PLLDIV_REG_SHIFT               (0)
#define CR_TOP_ADC_PLLDIV_REG_MASK                (0xFFFFFFFF)
#define CR_TOP_ADC_PLLDIV_REG_FLAGS               (REG_VOL)
#define CR_TOP_ADC_PLLDIV_REG_LENGTH              (32)


/* -------------------- Register CR_TOP_UARTCLK_DIV -------------------- */

#define CR_TOP_UARTCLK_DIV_OFFSET                 (0x0128)

/* Field CR_TOP_UART1CLKDIV */
#define CR_TOP_UART1CLKDIV_OFFSET                 CR_TOP_UARTCLK_DIV_OFFSET
#define CR_TOP_UART1CLKDIV_SHIFT                  (0)
#define CR_TOP_UART1CLKDIV_MASK                   (0x000000FF)
#define CR_TOP_UART1CLKDIV_FLAGS                  (REG_VOL)
#define CR_TOP_UART1CLKDIV_LENGTH                 (8)

/* Complete Register Definition */
#define CR_TOP_UARTCLK_DIV_REG_OFFSET             CR_TOP_UARTCLK_DIV_OFFSET
#define CR_TOP_UARTCLK_DIV_REG_SHIFT              (0)
#define CR_TOP_UARTCLK_DIV_REG_MASK               (0xFFFFFFFF)
#define CR_TOP_UARTCLK_DIV_REG_FLAGS              (REG_VOL)
#define CR_TOP_UARTCLK_DIV_REG_LENGTH             (32)


/* -------------------- Register CR_TOP_DISEQCCLK_DIV -------------------- */

#define CR_TOP_DISEQCCLK_DIV_OFFSET               (0x012C)

/* Field CR_TOP_DISEQC0CLKDIV */
#define CR_TOP_DISEQC0CLKDIV_OFFSET               CR_TOP_DISEQCCLK_DIV_OFFSET
#define CR_TOP_DISEQC0CLKDIV_SHIFT                (0)
#define CR_TOP_DISEQC0CLKDIV_MASK                 (0x000000FF)
#define CR_TOP_DISEQC0CLKDIV_FLAGS                (REG_VOL)
#define CR_TOP_DISEQC0CLKDIV_LENGTH               (8)

/* Complete Register Definition */
#define CR_TOP_DISEQCCLK_DIV_REG_OFFSET           CR_TOP_DISEQCCLK_DIV_OFFSET
#define CR_TOP_DISEQCCLK_DIV_REG_SHIFT            (0)
#define CR_TOP_DISEQCCLK_DIV_REG_MASK             (0xFFFFFFFF)
#define CR_TOP_DISEQCCLK_DIV_REG_FLAGS            (REG_VOL)
#define CR_TOP_DISEQCCLK_DIV_REG_LENGTH           (32)


/* -------------------- Register CR_TOP_PDMCK_CTL -------------------- */

#define CR_TOP_PDMCK_CTL_OFFSET                   (0x0130)

/* Field CR_TOP_PDMCK_DIV */
#define CR_TOP_PDMCK_DIV_OFFSET                   CR_TOP_PDMCK_CTL_OFFSET
#define CR_TOP_PDMCK_DIV_SHIFT                    (0)
#define CR_TOP_PDMCK_DIV_MASK                     (0x00000007)
#define CR_TOP_PDMCK_DIV_FLAGS                    (REG_VOL)
#define CR_TOP_PDMCK_DIV_LENGTH                   (3)

/* Complete Register Definition */
#define CR_TOP_PDMCK_CTL_REG_OFFSET               CR_TOP_PDMCK_CTL_OFFSET
#define CR_TOP_PDMCK_CTL_REG_SHIFT                (0)
#define CR_TOP_PDMCK_CTL_REG_MASK                 (0xFFFFFFFF)
#define CR_TOP_PDMCK_CTL_REG_FLAGS                (REG_VOL)
#define CR_TOP_PDMCK_CTL_REG_LENGTH               (32)


/* -------------------- Register CR_TOP_SPICLK_DIV -------------------- */

#define CR_TOP_SPICLK_DIV_OFFSET                  (0x0134)

/* Field CR_TOP_SPICLKDIV */
#define CR_TOP_SPICLKDIV_OFFSET                   CR_TOP_SPICLK_DIV_OFFSET
#define CR_TOP_SPICLKDIV_SHIFT                    (0)
#define CR_TOP_SPICLKDIV_MASK                     (0x000000FF)
#define CR_TOP_SPICLKDIV_FLAGS                    (REG_VOL)
#define CR_TOP_SPICLKDIV_LENGTH                   (8)

/* Complete Register Definition */
#define CR_TOP_SPICLK_DIV_REG_OFFSET              CR_TOP_SPICLK_DIV_OFFSET
#define CR_TOP_SPICLK_DIV_REG_SHIFT               (0)
#define CR_TOP_SPICLK_DIV_REG_MASK                (0xFFFFFFFF)
#define CR_TOP_SPICLK_DIV_REG_FLAGS               (REG_VOL)
#define CR_TOP_SPICLK_DIV_REG_LENGTH              (32)


/* -------------------- Register CR_TOP_SPI1CLK_DIV -------------------- */

#define CR_TOP_SPI1CLK_DIV_OFFSET                 (0x0138)

/* Field CR_TOP_SPI1CLKDIV */
#define CR_TOP_SPI1CLKDIV_OFFSET                  CR_TOP_SPI1CLK_DIV_OFFSET
#define CR_TOP_SPI1CLKDIV_SHIFT                   (0)
#define CR_TOP_SPI1CLKDIV_MASK                    (0x000000FF)
#define CR_TOP_SPI1CLKDIV_FLAGS                   (REG_VOL)
#define CR_TOP_SPI1CLKDIV_LENGTH                  (8)

/* Complete Register Definition */
#define CR_TOP_SPI1CLK_DIV_REG_OFFSET             CR_TOP_SPI1CLK_DIV_OFFSET
#define CR_TOP_SPI1CLK_DIV_REG_SHIFT              (0)
#define CR_TOP_SPI1CLK_DIV_REG_MASK               (0xFFFFFFFF)
#define CR_TOP_SPI1CLK_DIV_REG_FLAGS              (REG_VOL)
#define CR_TOP_SPI1CLK_DIV_REG_LENGTH             (32)


/* -------------------- Register CR_TOP_USB_PLLDIV -------------------- */

#define CR_TOP_USB_PLLDIV_OFFSET                  (0x0140)

/* Field CR_TOP_USB_PLLDIV */
/*#define CR_TOP_USB_PLLDIV_OFFSET                CR_TOP_USB_PLLDIV_OFFSET*/
#define CR_TOP_USB_PLLDIV_SHIFT                   (0)
#define CR_TOP_USB_PLLDIV_MASK                    (0x000000FF)
#define CR_TOP_USB_PLLDIV_FLAGS                   (REG_VOL)
#define CR_TOP_USB_PLLDIV_LENGTH                  (8)

/* Complete Register Definition */
#define CR_TOP_USB_PLLDIV_REG_OFFSET              CR_TOP_USB_PLLDIV_OFFSET
#define CR_TOP_USB_PLLDIV_REG_SHIFT               (0)
#define CR_TOP_USB_PLLDIV_REG_MASK                (0xFFFFFFFF)
#define CR_TOP_USB_PLLDIV_REG_FLAGS               (REG_VOL)
#define CR_TOP_USB_PLLDIV_REG_LENGTH              (32)


/* -------------------- Register CR_TOP_SDHOSTCLK_DIV -------------------- */

#define CR_TOP_SDHOSTCLK_DIV_OFFSET               (0x0144)

/* Field CR_TOP_SDHOSTCLKDIV */
#define CR_TOP_SDHOSTCLKDIV_OFFSET                CR_TOP_SDHOSTCLK_DIV_OFFSET
#define CR_TOP_SDHOSTCLKDIV_SHIFT                 (0)
#define CR_TOP_SDHOSTCLKDIV_MASK                  (0x000000FF)
#define CR_TOP_SDHOSTCLKDIV_FLAGS                 (REG_VOL)
#define CR_TOP_SDHOSTCLKDIV_LENGTH                (8)

/* Complete Register Definition */
#define CR_TOP_SDHOSTCLK_DIV_REG_OFFSET           CR_TOP_SDHOSTCLK_DIV_OFFSET
#define CR_TOP_SDHOSTCLK_DIV_REG_SHIFT            (0)
#define CR_TOP_SDHOSTCLK_DIV_REG_MASK             (0xFFFFFFFF)
#define CR_TOP_SDHOSTCLK_DIV_REG_FLAGS            (REG_VOL)
#define CR_TOP_SDHOSTCLK_DIV_REG_LENGTH           (32)


/* -------------------- Register CR_TOP_RING_CTRL -------------------- */

#define CR_TOP_RING_CTRL_OFFSET                   (0x0148)

/* Field CR_TOP_RING_OP_DIV */
#define CR_TOP_RING_OP_DIV_OFFSET                 CR_TOP_RING_CTRL_OFFSET
#define CR_TOP_RING_OP_DIV_SHIFT                  (0)
#define CR_TOP_RING_OP_DIV_MASK                   (0x0000000F)
#define CR_TOP_RING_OP_DIV_FLAGS                  (REG_VOL)
#define CR_TOP_RING_OP_DIV_LENGTH                 (4)

/* Field CR_TOP_RING_RO_ALT_SEL */
#define CR_TOP_RING_RO_ALT_SEL_OFFSET             CR_TOP_RING_CTRL_OFFSET
#define CR_TOP_RING_RO_ALT_SEL_SHIFT              (8)
#define CR_TOP_RING_RO_ALT_SEL_MASK               (0x00000100)
#define CR_TOP_RING_RO_ALT_SEL_FLAGS              (REG_VOL)
#define CR_TOP_RING_RO_ALT_SEL_LENGTH             (1)

/* Field CR_TOP_RING_DIS */
#define CR_TOP_RING_DIS_OFFSET                    CR_TOP_RING_CTRL_OFFSET
#define CR_TOP_RING_DIS_SHIFT                     (9)
#define CR_TOP_RING_DIS_MASK                      (0x00000200)
#define CR_TOP_RING_DIS_FLAGS                     (REG_VOL)
#define CR_TOP_RING_DIS_LENGTH                    (1)

/* Complete Register Definition */
#define CR_TOP_RING_CTRL_REG_OFFSET               CR_TOP_RING_CTRL_OFFSET
#define CR_TOP_RING_CTRL_REG_SHIFT                (0)
#define CR_TOP_RING_CTRL_REG_MASK                 (0xFFFFFFFF)
#define CR_TOP_RING_CTRL_REG_FLAGS                (REG_VOL)
#define CR_TOP_RING_CTRL_REG_LENGTH               (32)


/* -------------------- Register CR_TOP_SYSPLL_CTL0 -------------------- */

#define CR_TOP_SYSPLL_CTL0_OFFSET                 (0x0150)

/* Field CR_TOP_SYSPLL_CLKOD */
#define CR_TOP_SYSPLL_CLKOD_OFFSET                CR_TOP_SYSPLL_CTL0_OFFSET
#define CR_TOP_SYSPLL_CLKOD_SHIFT                 (0)
#define CR_TOP_SYSPLL_CLKOD_MASK                  (0x00000007)
#define CR_TOP_SYSPLL_CLKOD_FLAGS                 (REG_VOL)
#define CR_TOP_SYSPLL_CLKOD_LENGTH                (3)

/* Field CR_TOP_SYSPLL_CLKF */
#define CR_TOP_SYSPLL_CLKF_OFFSET                 CR_TOP_SYSPLL_CTL0_OFFSET
#define CR_TOP_SYSPLL_CLKF_SHIFT                  (4)
#define CR_TOP_SYSPLL_CLKF_MASK                   (0x0001FFF0)
#define CR_TOP_SYSPLL_CLKF_FLAGS                  (REG_VOL)
#define CR_TOP_SYSPLL_CLKF_LENGTH                 (13)

/* Field CR_TOP_SYSPLL_BWADJ */
#define CR_TOP_SYSPLL_BWADJ_OFFSET                CR_TOP_SYSPLL_CTL0_OFFSET
#define CR_TOP_SYSPLL_BWADJ_SHIFT                 (20)
#define CR_TOP_SYSPLL_BWADJ_MASK                  (0xFFF00000)
#define CR_TOP_SYSPLL_BWADJ_FLAGS                 (REG_VOL)
#define CR_TOP_SYSPLL_BWADJ_LENGTH                (12)

/* Complete Register Definition */
#define CR_TOP_SYSPLL_CTL0_REG_OFFSET             CR_TOP_SYSPLL_CTL0_OFFSET
#define CR_TOP_SYSPLL_CTL0_REG_SHIFT              (0)
#define CR_TOP_SYSPLL_CTL0_REG_MASK               (0xFFFFFFFF)
#define CR_TOP_SYSPLL_CTL0_REG_FLAGS              (REG_VOL)
#define CR_TOP_SYSPLL_CTL0_REG_LENGTH             (32)


/* -------------------- Register CR_TOP_SYSPLL_CTL1 -------------------- */

#define CR_TOP_SYSPLL_CTL1_OFFSET                 (0x0154)

/* Field CR_TOP_SYSPLL_CLKR */
#define CR_TOP_SYSPLL_CLKR_OFFSET                 CR_TOP_SYSPLL_CTL1_OFFSET
#define CR_TOP_SYSPLL_CLKR_SHIFT                  (0)
#define CR_TOP_SYSPLL_CLKR_MASK                   (0x0000003F)
#define CR_TOP_SYSPLL_CLKR_FLAGS                  (REG_VOL)
#define CR_TOP_SYSPLL_CLKR_LENGTH                 (6)

/* Field CR_TOP_SYSPLL_PWRDN */
#define CR_TOP_SYSPLL_PWRDN_OFFSET                CR_TOP_SYSPLL_CTL1_OFFSET
#define CR_TOP_SYSPLL_PWRDN_SHIFT                 (24)
#define CR_TOP_SYSPLL_PWRDN_MASK                  (0x01000000)
#define CR_TOP_SYSPLL_PWRDN_FLAGS                 (REG_VOL)
#define CR_TOP_SYSPLL_PWRDN_LENGTH                (1)

/* Field CR_TOP_SYSPLL_BYPASS */
#define CR_TOP_SYSPLL_BYPASS_OFFSET               CR_TOP_SYSPLL_CTL1_OFFSET
#define CR_TOP_SYSPLL_BYPASS_SHIFT                (25)
#define CR_TOP_SYSPLL_BYPASS_MASK                 (0x02000000)
#define CR_TOP_SYSPLL_BYPASS_FLAGS                (REG_VOL)
#define CR_TOP_SYSPLL_BYPASS_LENGTH               (1)

/* Field CR_TOP_SYSPLL_ENSAT */
#define CR_TOP_SYSPLL_ENSAT_OFFSET                CR_TOP_SYSPLL_CTL1_OFFSET
#define CR_TOP_SYSPLL_ENSAT_SHIFT                 (26)
#define CR_TOP_SYSPLL_ENSAT_MASK                  (0x04000000)
#define CR_TOP_SYSPLL_ENSAT_FLAGS                 (REG_VOL)
#define CR_TOP_SYSPLL_ENSAT_LENGTH                (1)

/* Field CR_TOP_SYSPLL_FASTEN */
#define CR_TOP_SYSPLL_FASTEN_OFFSET               CR_TOP_SYSPLL_CTL1_OFFSET
#define CR_TOP_SYSPLL_FASTEN_SHIFT                (27)
#define CR_TOP_SYSPLL_FASTEN_MASK                 (0x08000000)
#define CR_TOP_SYSPLL_FASTEN_FLAGS                (REG_VOL)
#define CR_TOP_SYSPLL_FASTEN_LENGTH               (1)

/* Field CR_TOP_SYSPLL_RESET */
#define CR_TOP_SYSPLL_RESET_OFFSET                CR_TOP_SYSPLL_CTL1_OFFSET
#define CR_TOP_SYSPLL_RESET_SHIFT                 (28)
#define CR_TOP_SYSPLL_RESET_MASK                  (0x10000000)
#define CR_TOP_SYSPLL_RESET_FLAGS                 (REG_VOL)
#define CR_TOP_SYSPLL_RESET_LENGTH                (1)

/* Complete Register Definition */
#define CR_TOP_SYSPLL_CTL1_REG_OFFSET             CR_TOP_SYSPLL_CTL1_OFFSET
#define CR_TOP_SYSPLL_CTL1_REG_SHIFT              (0)
#define CR_TOP_SYSPLL_CTL1_REG_MASK               (0xFFFFFFFF)
#define CR_TOP_SYSPLL_CTL1_REG_FLAGS              (REG_VOL)
#define CR_TOP_SYSPLL_CTL1_REG_LENGTH             (32)


/* -------------------- Register CR_TOP_ADCPLL_CTL0 -------------------- */

#define CR_TOP_ADCPLL_CTL0_OFFSET                 (0x0158)

/* Field CR_TOP_ADCPLL_CLKOD */
#define CR_TOP_ADCPLL_CLKOD_OFFSET                CR_TOP_ADCPLL_CTL0_OFFSET
#define CR_TOP_ADCPLL_CLKOD_SHIFT                 (0)
#define CR_TOP_ADCPLL_CLKOD_MASK                  (0x00000007)
#define CR_TOP_ADCPLL_CLKOD_FLAGS                 (REG_VOL)
#define CR_TOP_ADCPLL_CLKOD_LENGTH                (3)

/* Field CR_TOP_ADCPLL_CLKF */
#define CR_TOP_ADCPLL_CLKF_OFFSET                 CR_TOP_ADCPLL_CTL0_OFFSET
#define CR_TOP_ADCPLL_CLKF_SHIFT                  (4)
#define CR_TOP_ADCPLL_CLKF_MASK                   (0x0001FFF0)
#define CR_TOP_ADCPLL_CLKF_FLAGS                  (REG_VOL)
#define CR_TOP_ADCPLL_CLKF_LENGTH                 (13)

/* Field CR_TOP_ADCPLL_BWADJ */
#define CR_TOP_ADCPLL_BWADJ_OFFSET                CR_TOP_ADCPLL_CTL0_OFFSET
#define CR_TOP_ADCPLL_BWADJ_SHIFT                 (20)
#define CR_TOP_ADCPLL_BWADJ_MASK                  (0xFFF00000)
#define CR_TOP_ADCPLL_BWADJ_FLAGS                 (REG_VOL)
#define CR_TOP_ADCPLL_BWADJ_LENGTH                (12)

/* Complete Register Definition */
#define CR_TOP_ADCPLL_CTL0_REG_OFFSET             CR_TOP_ADCPLL_CTL0_OFFSET
#define CR_TOP_ADCPLL_CTL0_REG_SHIFT              (0)
#define CR_TOP_ADCPLL_CTL0_REG_MASK               (0xFFFFFFFF)
#define CR_TOP_ADCPLL_CTL0_REG_FLAGS              (REG_VOL)
#define CR_TOP_ADCPLL_CTL0_REG_LENGTH             (32)


/* -------------------- Register CR_TOP_ADCPLL_CTL1 -------------------- */

#define CR_TOP_ADCPLL_CTL1_OFFSET                 (0x015C)

/* Field CR_TOP_ADCPLL_CLKR */
#define CR_TOP_ADCPLL_CLKR_OFFSET                 CR_TOP_ADCPLL_CTL1_OFFSET
#define CR_TOP_ADCPLL_CLKR_SHIFT                  (0)
#define CR_TOP_ADCPLL_CLKR_MASK                   (0x0000003F)
#define CR_TOP_ADCPLL_CLKR_FLAGS                  (REG_VOL)
#define CR_TOP_ADCPLL_CLKR_LENGTH                 (6)

/* Field CR_TOP_ADCPLL_PWRDN */
#define CR_TOP_ADCPLL_PWRDN_OFFSET                CR_TOP_ADCPLL_CTL1_OFFSET
#define CR_TOP_ADCPLL_PWRDN_SHIFT                 (24)
#define CR_TOP_ADCPLL_PWRDN_MASK                  (0x01000000)
#define CR_TOP_ADCPLL_PWRDN_FLAGS                 (REG_VOL)
#define CR_TOP_ADCPLL_PWRDN_LENGTH                (1)

/* Field CR_TOP_ADCPLL_BYPASS */
#define CR_TOP_ADCPLL_BYPASS_OFFSET               CR_TOP_ADCPLL_CTL1_OFFSET
#define CR_TOP_ADCPLL_BYPASS_SHIFT                (25)
#define CR_TOP_ADCPLL_BYPASS_MASK                 (0x02000000)
#define CR_TOP_ADCPLL_BYPASS_FLAGS                (REG_VOL)
#define CR_TOP_ADCPLL_BYPASS_LENGTH               (1)

/* Field CR_TOP_ADCPLL_ENSAT */
#define CR_TOP_ADCPLL_ENSAT_OFFSET                CR_TOP_ADCPLL_CTL1_OFFSET
#define CR_TOP_ADCPLL_ENSAT_SHIFT                 (26)
#define CR_TOP_ADCPLL_ENSAT_MASK                  (0x04000000)
#define CR_TOP_ADCPLL_ENSAT_FLAGS                 (REG_VOL)
#define CR_TOP_ADCPLL_ENSAT_LENGTH                (1)

/* Field CR_TOP_ADCPLL_FASTEN */
#define CR_TOP_ADCPLL_FASTEN_OFFSET               CR_TOP_ADCPLL_CTL1_OFFSET
#define CR_TOP_ADCPLL_FASTEN_SHIFT                (27)
#define CR_TOP_ADCPLL_FASTEN_MASK                 (0x08000000)
#define CR_TOP_ADCPLL_FASTEN_FLAGS                (REG_VOL)
#define CR_TOP_ADCPLL_FASTEN_LENGTH               (1)

/* Field CR_TOP_ADCPLL_RESET */
#define CR_TOP_ADCPLL_RESET_OFFSET                CR_TOP_ADCPLL_CTL1_OFFSET
#define CR_TOP_ADCPLL_RESET_SHIFT                 (28)
#define CR_TOP_ADCPLL_RESET_MASK                  (0x10000000)
#define CR_TOP_ADCPLL_RESET_FLAGS                 (REG_VOL)
#define CR_TOP_ADCPLL_RESET_LENGTH                (1)

/* Complete Register Definition */
#define CR_TOP_ADCPLL_CTL1_REG_OFFSET             CR_TOP_ADCPLL_CTL1_OFFSET
#define CR_TOP_ADCPLL_CTL1_REG_SHIFT              (0)
#define CR_TOP_ADCPLL_CTL1_REG_MASK               (0xFFFFFFFF)
#define CR_TOP_ADCPLL_CTL1_REG_FLAGS              (REG_VOL)
#define CR_TOP_ADCPLL_CTL1_REG_LENGTH             (32)


/* -------------------- Register CR_TOP_CLKSWITCH2 -------------------- */

#define CR_TOP_CLKSWITCH2_OFFSET                  (0x0188)

/* Field CR_TOP_IF1_1_CLK_SW */
#define CR_TOP_IF1_1_CLK_SW_OFFSET                CR_TOP_CLKSWITCH2_OFFSET
#define CR_TOP_IF1_1_CLK_SW_SHIFT                 (5)
#define CR_TOP_IF1_1_CLK_SW_MASK                  (0x00000020)
#define CR_TOP_IF1_1_CLK_SW_FLAGS                 (REG_VOL)
#define CR_TOP_IF1_1_CLK_SW_LENGTH                (1)

/* Field CR_TOP_IF0_CLK_SW */
#define CR_TOP_IF0_CLK_SW_OFFSET                  CR_TOP_CLKSWITCH2_OFFSET
#define CR_TOP_IF0_CLK_SW_SHIFT                   (6)
#define CR_TOP_IF0_CLK_SW_MASK                    (0x00000040)
#define CR_TOP_IF0_CLK_SW_FLAGS                   (REG_VOL)
#define CR_TOP_IF0_CLK_SW_LENGTH                  (1)

/* Field CR_TOP_IF0_1_CLK_SW */
#define CR_TOP_IF0_1_CLK_SW_OFFSET                CR_TOP_CLKSWITCH2_OFFSET
#define CR_TOP_IF0_1_CLK_SW_SHIFT                 (7)
#define CR_TOP_IF0_1_CLK_SW_MASK                  (0x00000080)
#define CR_TOP_IF0_1_CLK_SW_FLAGS                 (REG_VOL)
#define CR_TOP_IF0_1_CLK_SW_LENGTH                (1)

/* Field CR_TOP_DAC0_CLK_SW */
#define CR_TOP_DAC0_CLK_SW_OFFSET                 CR_TOP_CLKSWITCH2_OFFSET
#define CR_TOP_DAC0_CLK_SW_SHIFT                  (8)
#define CR_TOP_DAC0_CLK_SW_MASK                   (0x00000100)
#define CR_TOP_DAC0_CLK_SW_FLAGS                  (REG_VOL)
#define CR_TOP_DAC0_CLK_SW_LENGTH                 (1)

/* Complete Register Definition */
#define CR_TOP_CLKSWITCH2_REG_OFFSET              CR_TOP_CLKSWITCH2_OFFSET
#define CR_TOP_CLKSWITCH2_REG_SHIFT               (0)
#define CR_TOP_CLKSWITCH2_REG_MASK                (0xFFFFFFFF)
#define CR_TOP_CLKSWITCH2_REG_FLAGS               (REG_VOL)
#define CR_TOP_CLKSWITCH2_REG_LENGTH              (32)


/* -------------------- Register CR_TOP_CLKENAB2 -------------------- */

#define CR_TOP_CLKENAB2_OFFSET                    (0x018C)

/* Field CR_TOP_IF1_1_CLK_EN */
#define CR_TOP_IF1_1_CLK_EN_OFFSET                CR_TOP_CLKENAB2_OFFSET
#define CR_TOP_IF1_1_CLK_EN_SHIFT                 (5)
#define CR_TOP_IF1_1_CLK_EN_MASK                  (0x00000020)
#define CR_TOP_IF1_1_CLK_EN_FLAGS                 (REG_VOL)
#define CR_TOP_IF1_1_CLK_EN_LENGTH                (1)

/* Field CR_TOP_IF0_CLK_EN */
#define CR_TOP_IF0_CLK_EN_OFFSET                  CR_TOP_CLKENAB2_OFFSET
#define CR_TOP_IF0_CLK_EN_SHIFT                   (6)
#define CR_TOP_IF0_CLK_EN_MASK                    (0x00000040)
#define CR_TOP_IF0_CLK_EN_FLAGS                   (REG_VOL)
#define CR_TOP_IF0_CLK_EN_LENGTH                  (1)

/* Field CR_TOP_EXT_ADC_DAC_CLK_EN */
#define CR_TOP_EXT_ADC_DAC_CLK_EN_OFFSET          CR_TOP_CLKENAB2_OFFSET
#define CR_TOP_EXT_ADC_DAC_CLK_EN_SHIFT           (7)
#define CR_TOP_EXT_ADC_DAC_CLK_EN_MASK            (0x00000080)
#define CR_TOP_EXT_ADC_DAC_CLK_EN_FLAGS           (REG_VOL)
#define CR_TOP_EXT_ADC_DAC_CLK_EN_LENGTH          (1)

/* Field CR_TOP_DAC0_CLK_EN */
#define CR_TOP_DAC0_CLK_EN_OFFSET                 CR_TOP_CLKENAB2_OFFSET
#define CR_TOP_DAC0_CLK_EN_SHIFT                  (8)
#define CR_TOP_DAC0_CLK_EN_MASK                   (0x00000100)
#define CR_TOP_DAC0_CLK_EN_FLAGS                  (REG_VOL)
#define CR_TOP_DAC0_CLK_EN_LENGTH                 (1)

/* Complete Register Definition */
#define CR_TOP_CLKENAB2_REG_OFFSET                CR_TOP_CLKENAB2_OFFSET
#define CR_TOP_CLKENAB2_REG_SHIFT                 (0)
#define CR_TOP_CLKENAB2_REG_MASK                  (0xFFFFFFFF)
#define CR_TOP_CLKENAB2_REG_FLAGS                 (REG_VOL)
#define CR_TOP_CLKENAB2_REG_LENGTH                (32)


/* -------------------- Register CR_TOP_CLKOUT0_DIV -------------------- */

#define CR_TOP_CLKOUT0_DIV_OFFSET                 (0x019C)

/* Field CR_TOP_CLKOUT0_DIV */
/*#define CR_TOP_CLKOUT0_DIV_OFFSET               CR_TOP_CLKOUT0_DIV_OFFSET*/
#define CR_TOP_CLKOUT0_DIV_SHIFT                  (0)
#define CR_TOP_CLKOUT0_DIV_MASK                   (0x000000FF)
#define CR_TOP_CLKOUT0_DIV_FLAGS                  (REG_VOL)
#define CR_TOP_CLKOUT0_DIV_LENGTH                 (8)

/* Field CR_TOP_CLKOUT0_PAD_EN */
#define CR_TOP_CLKOUT0_PAD_EN_OFFSET              CR_TOP_CLKOUT0_DIV_OFFSET
#define CR_TOP_CLKOUT0_PAD_EN_SHIFT               (31)
#define CR_TOP_CLKOUT0_PAD_EN_MASK                (0x80000000)
#define CR_TOP_CLKOUT0_PAD_EN_FLAGS               (REG_VOL)
#define CR_TOP_CLKOUT0_PAD_EN_LENGTH              (1)

/* Complete Register Definition */
#define CR_TOP_CLKOUT0_DIV_REG_OFFSET             CR_TOP_CLKOUT0_DIV_OFFSET
#define CR_TOP_CLKOUT0_DIV_REG_SHIFT              (0)
#define CR_TOP_CLKOUT0_DIV_REG_MASK               (0xFFFFFFFF)
#define CR_TOP_CLKOUT0_DIV_REG_FLAGS              (REG_VOL)
#define CR_TOP_CLKOUT0_DIV_REG_LENGTH             (32)


/* -------------------- Register CR_TOP_CLKOUT1_DIV -------------------- */

#define CR_TOP_CLKOUT1_DIV_OFFSET                 (0x01A0)

/* Field CR_TOP_CLKOUT1_DIV */
/*#define CR_TOP_CLKOUT1_DIV_OFFSET               CR_TOP_CLKOUT1_DIV_OFFSET*/
#define CR_TOP_CLKOUT1_DIV_SHIFT                  (0)
#define CR_TOP_CLKOUT1_DIV_MASK                   (0x000000FF)
#define CR_TOP_CLKOUT1_DIV_FLAGS                  (REG_VOL)
#define CR_TOP_CLKOUT1_DIV_LENGTH                 (8)

/* Field CR_TOP_CLKOUT1_PAD_EN */
#define CR_TOP_CLKOUT1_PAD_EN_OFFSET              CR_TOP_CLKOUT1_DIV_OFFSET
#define CR_TOP_CLKOUT1_PAD_EN_SHIFT               (31)
#define CR_TOP_CLKOUT1_PAD_EN_MASK                (0x80000000)
#define CR_TOP_CLKOUT1_PAD_EN_FLAGS               (REG_VOL)
#define CR_TOP_CLKOUT1_PAD_EN_LENGTH              (1)

/* Complete Register Definition */
#define CR_TOP_CLKOUT1_DIV_REG_OFFSET             CR_TOP_CLKOUT1_DIV_OFFSET
#define CR_TOP_CLKOUT1_DIV_REG_SHIFT              (0)
#define CR_TOP_CLKOUT1_DIV_REG_MASK               (0xFFFFFFFF)
#define CR_TOP_CLKOUT1_DIV_REG_FLAGS              (REG_VOL)
#define CR_TOP_CLKOUT1_DIV_REG_LENGTH             (32)


/* -------------------- Register CR_TOP_UCC0_DELETE -------------------- */

#define CR_TOP_UCC0_DELETE_OFFSET                 (0x01A4)

/* Field CR_TOP_UCC0_DEL */
#define CR_TOP_UCC0_DEL_OFFSET                    CR_TOP_UCC0_DELETE_OFFSET
#define CR_TOP_UCC0_DEL_SHIFT                     (0)
#define CR_TOP_UCC0_DEL_MASK                      (0x000003FF)
#define CR_TOP_UCC0_DEL_FLAGS                     (REG_VOL)
#define CR_TOP_UCC0_DEL_LENGTH                    (10)

/* Complete Register Definition */
#define CR_TOP_UCC0_DELETE_REG_OFFSET             CR_TOP_UCC0_DELETE_OFFSET
#define CR_TOP_UCC0_DELETE_REG_SHIFT              (0)
#define CR_TOP_UCC0_DELETE_REG_MASK               (0xFFFFFFFF)
#define CR_TOP_UCC0_DELETE_REG_FLAGS              (REG_VOL)
#define CR_TOP_UCC0_DELETE_REG_LENGTH             (32)


/* -------------------- Register CR_TOP_UCC1_DELETE -------------------- */

#define CR_TOP_UCC1_DELETE_OFFSET                 (0x01A8)

/* Field CR_TOP_UCC1_DEL */
#define CR_TOP_UCC1_DEL_OFFSET                    CR_TOP_UCC1_DELETE_OFFSET
#define CR_TOP_UCC1_DEL_SHIFT                     (0)
#define CR_TOP_UCC1_DEL_MASK                      (0x000003FF)
#define CR_TOP_UCC1_DEL_FLAGS                     (REG_VOL)
#define CR_TOP_UCC1_DEL_LENGTH                    (10)

/* Complete Register Definition */
#define CR_TOP_UCC1_DELETE_REG_OFFSET             CR_TOP_UCC1_DELETE_OFFSET
#define CR_TOP_UCC1_DELETE_REG_SHIFT              (0)
#define CR_TOP_UCC1_DELETE_REG_MASK               (0xFFFFFFFF)
#define CR_TOP_UCC1_DELETE_REG_FLAGS              (REG_VOL)
#define CR_TOP_UCC1_DELETE_REG_LENGTH             (32)


/* -------------------- Register CR_TOP_DDR_CLKDIV -------------------- */

#define CR_TOP_DDR_CLKDIV_OFFSET                  (0x01AC)

/* Field CR_TOP_DDR_CLKDIV */
/*#define CR_TOP_DDR_CLKDIV_OFFSET                CR_TOP_DDR_CLKDIV_OFFSET*/
#define CR_TOP_DDR_CLKDIV_SHIFT                   (0)
#define CR_TOP_DDR_CLKDIV_MASK                    (0x000000FF)
#define CR_TOP_DDR_CLKDIV_FLAGS                   (REG_VOL)
#define CR_TOP_DDR_CLKDIV_LENGTH                  (8)

/* Complete Register Definition */
#define CR_TOP_DDR_CLKDIV_REG_OFFSET              CR_TOP_DDR_CLKDIV_OFFSET
#define CR_TOP_DDR_CLKDIV_REG_SHIFT               (0)
#define CR_TOP_DDR_CLKDIV_REG_MASK                (0xFFFFFFFF)
#define CR_TOP_DDR_CLKDIV_REG_FLAGS               (REG_VOL)
#define CR_TOP_DDR_CLKDIV_REG_LENGTH              (32)


/* -------------------- Register CR_TOP_AFEGTI_CTRL -------------------- */

#define CR_TOP_AFEGTI_CTRL_OFFSET                 (0x01B0)

/* Field CR_TOP_AFEGTI_CTRL_TESTINTF_DIN */
#define CR_TOP_AFEGTI_CTRL_TESTINTF_DIN_OFFSET    CR_TOP_AFEGTI_CTRL_OFFSET
#define CR_TOP_AFEGTI_CTRL_TESTINTF_DIN_SHIFT     (3)
#define CR_TOP_AFEGTI_CTRL_TESTINTF_DIN_MASK      (0x00000008)
#define CR_TOP_AFEGTI_CTRL_TESTINTF_DIN_FLAGS     (REG_VOL)
#define CR_TOP_AFEGTI_CTRL_TESTINTF_DIN_LENGTH    (1)

/* Field CR_TOP_AFEGTI_CTRL_TESTINTF_CLK */
#define CR_TOP_AFEGTI_CTRL_TESTINTF_CLK_OFFSET    CR_TOP_AFEGTI_CTRL_OFFSET
#define CR_TOP_AFEGTI_CTRL_TESTINTF_CLK_SHIFT     (2)
#define CR_TOP_AFEGTI_CTRL_TESTINTF_CLK_MASK      (0x00000004)
#define CR_TOP_AFEGTI_CTRL_TESTINTF_CLK_FLAGS     (REG_VOL)
#define CR_TOP_AFEGTI_CTRL_TESTINTF_CLK_LENGTH    (1)

/* Field CR_TOP_AFEGTI_CTRL_TESTINTF_RSTZ */
#define CR_TOP_AFEGTI_CTRL_TESTINTF_RSTZ_OFFSET   CR_TOP_AFEGTI_CTRL_OFFSET
#define CR_TOP_AFEGTI_CTRL_TESTINTF_RSTZ_SHIFT    (1)
#define CR_TOP_AFEGTI_CTRL_TESTINTF_RSTZ_MASK     (0x00000002)
#define CR_TOP_AFEGTI_CTRL_TESTINTF_RSTZ_FLAGS    (REG_VOL)
#define CR_TOP_AFEGTI_CTRL_TESTINTF_RSTZ_LENGTH   (1)

/* Field CR_TOP_AFEGTI_CTRL_TESTMODE */
#define CR_TOP_AFEGTI_CTRL_TESTMODE_OFFSET        CR_TOP_AFEGTI_CTRL_OFFSET
#define CR_TOP_AFEGTI_CTRL_TESTMODE_SHIFT         (0)
#define CR_TOP_AFEGTI_CTRL_TESTMODE_MASK          (0x00000001)
#define CR_TOP_AFEGTI_CTRL_TESTMODE_FLAGS         (REG_VOL)
#define CR_TOP_AFEGTI_CTRL_TESTMODE_LENGTH        (1)

/* Complete Register Definition */
#define CR_TOP_AFEGTI_CTRL_REG_OFFSET             CR_TOP_AFEGTI_CTRL_OFFSET
#define CR_TOP_AFEGTI_CTRL_REG_SHIFT              (0)
#define CR_TOP_AFEGTI_CTRL_REG_MASK               (0xFFFFFFFF)
#define CR_TOP_AFEGTI_CTRL_REG_FLAGS              (REG_VOL)
#define CR_TOP_AFEGTI_CTRL_REG_LENGTH             (32)


/* -------------------- Register CR_TOP_AFEGTI_DOUT -------------------- */

#define CR_TOP_AFEGTI_DOUT_OFFSET                 (0x01B4)

/* Field CR_TOP_AFEGTI_CTRL_TESTINTF_DOUT */
#define CR_TOP_AFEGTI_CTRL_TESTINTF_DOUT_OFFSET   CR_TOP_AFEGTI_DOUT_OFFSET
#define CR_TOP_AFEGTI_CTRL_TESTINTF_DOUT_SHIFT    (0)
#define CR_TOP_AFEGTI_CTRL_TESTINTF_DOUT_MASK     (0x00000001)
#define CR_TOP_AFEGTI_CTRL_TESTINTF_DOUT_FLAGS    (REG_VOL)
#define CR_TOP_AFEGTI_CTRL_TESTINTF_DOUT_LENGTH   (1)

/* Complete Register Definition */
#define CR_TOP_AFEGTI_DOUT_REG_OFFSET             CR_TOP_AFEGTI_DOUT_OFFSET
#define CR_TOP_AFEGTI_DOUT_REG_SHIFT              (0)
#define CR_TOP_AFEGTI_DOUT_REG_MASK               (0xFFFFFFFF)
#define CR_TOP_AFEGTI_DOUT_REG_FLAGS              (REG_VOL)
#define CR_TOP_AFEGTI_DOUT_REG_LENGTH             (32)


/* -------------------- Register CR_UCC_CONTROL -------------------- */

#define CR_UCC_CONTROL_OFFSET                     (0x01B8)

/* Field CR_UCC_RSSI_COUNT */
#define CR_UCC_RSSI_COUNT_OFFSET                  CR_UCC_CONTROL_OFFSET
#define CR_UCC_RSSI_COUNT_SHIFT                   (16)
#define CR_UCC_RSSI_COUNT_MASK                    (0x00FF0000)
#define CR_UCC_RSSI_COUNT_FLAGS                   (REG_VOL)
#define CR_UCC_RSSI_COUNT_LENGTH                  (8)

/* Complete Register Definition */
#define CR_UCC_CONTROL_REG_OFFSET                 CR_UCC_CONTROL_OFFSET
#define CR_UCC_CONTROL_REG_SHIFT                  (0)
#define CR_UCC_CONTROL_REG_MASK                   (0xFFFFFFFF)
#define CR_UCC_CONTROL_REG_FLAGS                  (REG_VOL)
#define CR_UCC_CONTROL_REG_LENGTH                 (32)


/* -------------------- Register CR_AFE_CTRL -------------------- */

#define CR_AFE_CTRL_OFFSET                        (0x01C0)

/* Field CR_AFE_AUXADCCHSEL_1 */
#define CR_AFE_AUXADCCHSEL_1_OFFSET               CR_AFE_CTRL_OFFSET
#define CR_AFE_AUXADCCHSEL_1_SHIFT                (0)
#define CR_AFE_AUXADCCHSEL_1_MASK                 (0x00000001)
#define CR_AFE_AUXADCCHSEL_1_FLAGS                (REG_VOL)
#define CR_AFE_AUXADCCHSEL_1_LENGTH               (1)

/* Field CR_AFE_AUXADCSTBY */
#define CR_AFE_AUXADCSTBY_OFFSET                  CR_AFE_CTRL_OFFSET
#define CR_AFE_AUXADCSTBY_SHIFT                   (1)
#define CR_AFE_AUXADCSTBY_MASK                    (0x00000002)
#define CR_AFE_AUXADCSTBY_FLAGS                   (REG_VOL)
#define CR_AFE_AUXADCSTBY_LENGTH                  (1)

/* Field CR_AFE_AUXADCDIFFSEL */
#define CR_AFE_AUXADCDIFFSEL_OFFSET               CR_AFE_CTRL_OFFSET
#define CR_AFE_AUXADCDIFFSEL_SHIFT                (2)
#define CR_AFE_AUXADCDIFFSEL_MASK                 (0x0000000C)
#define CR_AFE_AUXADCDIFFSEL_FLAGS                (REG_VOL)
#define CR_AFE_AUXADCDIFFSEL_LENGTH               (2)

/* Field CR_AFE_AUXADCCLK_EN */
#define CR_AFE_AUXADCCLK_EN_OFFSET                CR_AFE_CTRL_OFFSET
#define CR_AFE_AUXADCCLK_EN_SHIFT                 (4)
#define CR_AFE_AUXADCCLK_EN_MASK                  (0x00000010)
#define CR_AFE_AUXADCCLK_EN_FLAGS                 (REG_VOL)
#define CR_AFE_AUXADCCLK_EN_LENGTH                (1)

/* Field CR_AFE_AUXDACSTBY */
#define CR_AFE_AUXDACSTBY_OFFSET                  CR_AFE_CTRL_OFFSET
#define CR_AFE_AUXDACSTBY_SHIFT                   (5)
#define CR_AFE_AUXDACSTBY_MASK                    (0x00000020)
#define CR_AFE_AUXDACSTBY_FLAGS                   (REG_VOL)
#define CR_AFE_AUXDACSTBY_LENGTH                  (1)

/* Field CR_AFE_AUXDACPD */
#define CR_AFE_AUXDACPD_OFFSET                    CR_AFE_CTRL_OFFSET
#define CR_AFE_AUXDACPD_SHIFT                     (6)
#define CR_AFE_AUXDACPD_MASK                      (0x00000040)
#define CR_AFE_AUXDACPD_FLAGS                     (REG_VOL)
#define CR_AFE_AUXDACPD_LENGTH                    (1)

/* Field CR_AFE_CLK44M_EN */
#define CR_AFE_CLK44M_EN_OFFSET                   CR_AFE_CTRL_OFFSET
#define CR_AFE_CLK44M_EN_SHIFT                    (7)
#define CR_AFE_CLK44M_EN_MASK                     (0x00000080)
#define CR_AFE_CLK44M_EN_FLAGS                    (REG_VOL)
#define CR_AFE_CLK44M_EN_LENGTH                   (1)

/* Field CR_AFE_PLLENRX40M */
#define CR_AFE_PLLENRX40M_OFFSET                  CR_AFE_CTRL_OFFSET
#define CR_AFE_PLLENRX40M_SHIFT                   (8)
#define CR_AFE_PLLENRX40M_MASK                    (0x00000100)
#define CR_AFE_PLLENRX40M_FLAGS                   (REG_VOL)
#define CR_AFE_PLLENRX40M_LENGTH                  (1)

/* Field CR_AFE_PLLBYPASS */
#define CR_AFE_PLLBYPASS_OFFSET                   CR_AFE_CTRL_OFFSET
#define CR_AFE_PLLBYPASS_SHIFT                    (9)
#define CR_AFE_PLLBYPASS_MASK                     (0x00000200)
#define CR_AFE_PLLBYPASS_FLAGS                    (REG_VOL)
#define CR_AFE_PLLBYPASS_LENGTH                   (1)

/* Field CR_AFE_TXCMPROG */
#define CR_AFE_TXCMPROG_OFFSET                    CR_AFE_CTRL_OFFSET
#define CR_AFE_TXCMPROG_SHIFT                     (10)
#define CR_AFE_TXCMPROG_MASK                      (0x00000400)
#define CR_AFE_TXCMPROG_FLAGS                     (REG_VOL)
#define CR_AFE_TXCMPROG_LENGTH                    (1)

/* Field CR_AFE_PLLEN2080 */
#define CR_AFE_PLLEN2080_OFFSET                   CR_AFE_CTRL_OFFSET
#define CR_AFE_PLLEN2080_SHIFT                    (11)
#define CR_AFE_PLLEN2080_MASK                     (0x00000800)
#define CR_AFE_PLLEN2080_FLAGS                    (REG_VOL)
#define CR_AFE_PLLEN2080_LENGTH                   (1)

/* Field CR_AFE_RXADCCLK_EN */
#define CR_AFE_RXADCCLK_EN_OFFSET                 CR_AFE_CTRL_OFFSET
#define CR_AFE_RXADCCLK_EN_SHIFT                  (12)
#define CR_AFE_RXADCCLK_EN_MASK                   (0x00001000)
#define CR_AFE_RXADCCLK_EN_FLAGS                  (REG_VOL)
#define CR_AFE_RXADCCLK_EN_LENGTH                 (1)

/* Field CR_AFE_PROGDIV3CLK_EN */
#define CR_AFE_PROGDIV3CLK_EN_OFFSET              CR_AFE_CTRL_OFFSET
#define CR_AFE_PROGDIV3CLK_EN_SHIFT               (13)
#define CR_AFE_PROGDIV3CLK_EN_MASK                (0x00002000)
#define CR_AFE_PROGDIV3CLK_EN_FLAGS               (REG_VOL)
#define CR_AFE_PROGDIV3CLK_EN_LENGTH              (1)

/* Field CR_AFE_PROGDIV2CLK_EN */
#define CR_AFE_PROGDIV2CLK_EN_OFFSET              CR_AFE_CTRL_OFFSET
#define CR_AFE_PROGDIV2CLK_EN_SHIFT               (14)
#define CR_AFE_PROGDIV2CLK_EN_MASK                (0x00004000)
#define CR_AFE_PROGDIV2CLK_EN_FLAGS               (REG_VOL)
#define CR_AFE_PROGDIV2CLK_EN_LENGTH              (1)

/* Field CR_AFE_PLLSTBY */
#define CR_AFE_PLLSTBY_OFFSET                     CR_AFE_CTRL_OFFSET
#define CR_AFE_PLLSTBY_SHIFT                      (15)
#define CR_AFE_PLLSTBY_MASK                       (0x00008000)
#define CR_AFE_PLLSTBY_FLAGS                      (REG_VOL)
#define CR_AFE_PLLSTBY_LENGTH                     (1)

/* Field CR_AFE_PLLPD */
#define CR_AFE_PLLPD_OFFSET                       CR_AFE_CTRL_OFFSET
#define CR_AFE_PLLPD_SHIFT                        (16)
#define CR_AFE_PLLPD_MASK                         (0x00010000)
#define CR_AFE_PLLPD_FLAGS                        (REG_VOL)
#define CR_AFE_PLLPD_LENGTH                       (1)

/* Field CR_AFE_AUXADC_VLD */
#define CR_AFE_AUXADC_VLD_OFFSET                  CR_AFE_CTRL_OFFSET
#define CR_AFE_AUXADC_VLD_SHIFT                   (17)
#define CR_AFE_AUXADC_VLD_MASK                    (0x00020000)
#define CR_AFE_AUXADC_VLD_FLAGS                   (REG_VOL)
#define CR_AFE_AUXADC_VLD_LENGTH                  (1)

/* Field CR_AFE_TXDACCLK_EN */
#define CR_AFE_TXDACCLK_EN_OFFSET                 CR_AFE_CTRL_OFFSET
#define CR_AFE_TXDACCLK_EN_SHIFT                  (20)
#define CR_AFE_TXDACCLK_EN_MASK                   (0x00100000)
#define CR_AFE_TXDACCLK_EN_FLAGS                  (REG_VOL)
#define CR_AFE_TXDACCLK_EN_LENGTH                 (1)

/* Field CR_AFE_RXEN_40M */
#define CR_AFE_RXEN_40M_OFFSET                    CR_AFE_CTRL_OFFSET
#define CR_AFE_RXEN_40M_SHIFT                     (21)
#define CR_AFE_RXEN_40M_MASK                      (0x00200000)
#define CR_AFE_RXEN_40M_FLAGS                     (REG_VOL)
#define CR_AFE_RXEN_40M_LENGTH                    (1)

/* Field CR_AFE_RXEN_2V */
#define CR_AFE_RXEN_2V_OFFSET                     CR_AFE_CTRL_OFFSET
#define CR_AFE_RXEN_2V_SHIFT                      (22)
#define CR_AFE_RXEN_2V_MASK                       (0x00400000)
#define CR_AFE_RXEN_2V_FLAGS                      (REG_VOL)
#define CR_AFE_RXEN_2V_LENGTH                     (1)

/* Field CR_AFE_CLKOVERRIDE */
#define CR_AFE_CLKOVERRIDE_OFFSET                 CR_AFE_CTRL_OFFSET
#define CR_AFE_CLKOVERRIDE_SHIFT                  (23)
#define CR_AFE_CLKOVERRIDE_MASK                   (0x00800000)
#define CR_AFE_CLKOVERRIDE_FLAGS                  (REG_VOL)
#define CR_AFE_CLKOVERRIDE_LENGTH                 (1)

/* Field CR_AFE_ADC_PWR_EN */
#define CR_AFE_ADC_PWR_EN_OFFSET                  CR_AFE_CTRL_OFFSET
#define CR_AFE_ADC_PWR_EN_SHIFT                   (28)
#define CR_AFE_ADC_PWR_EN_MASK                    (0x10000000)
#define CR_AFE_ADC_PWR_EN_FLAGS                   (REG_VOL)
#define CR_AFE_ADC_PWR_EN_LENGTH                  (1)

/* Field CR_AFE_ADC_STANDBY_EN */
#define CR_AFE_ADC_STANDBY_EN_OFFSET              CR_AFE_CTRL_OFFSET
#define CR_AFE_ADC_STANDBY_EN_SHIFT               (29)
#define CR_AFE_ADC_STANDBY_EN_MASK                (0x20000000)
#define CR_AFE_ADC_STANDBY_EN_FLAGS               (REG_VOL)
#define CR_AFE_ADC_STANDBY_EN_LENGTH              (1)

/* Field CR_AFE_DAC_PWR_EN */
#define CR_AFE_DAC_PWR_EN_OFFSET                  CR_AFE_CTRL_OFFSET
#define CR_AFE_DAC_PWR_EN_SHIFT                   (30)
#define CR_AFE_DAC_PWR_EN_MASK                    (0x40000000)
#define CR_AFE_DAC_PWR_EN_FLAGS                   (REG_VOL)
#define CR_AFE_DAC_PWR_EN_LENGTH                  (1)

/* Field CR_AFE_DAC_STANDBY_EN */
#define CR_AFE_DAC_STANDBY_EN_OFFSET              CR_AFE_CTRL_OFFSET
#define CR_AFE_DAC_STANDBY_EN_SHIFT               (31)
#define CR_AFE_DAC_STANDBY_EN_MASK                (0x80000000)
#define CR_AFE_DAC_STANDBY_EN_FLAGS               (REG_VOL)
#define CR_AFE_DAC_STANDBY_EN_LENGTH              (1)

/* Complete Register Definition */
#define CR_AFE_CTRL_REG_OFFSET                    CR_AFE_CTRL_OFFSET
#define CR_AFE_CTRL_REG_SHIFT                     (0)
#define CR_AFE_CTRL_REG_MASK                      (0xFFFFFFFF)
#define CR_AFE_CTRL_REG_FLAGS                     (REG_VOL)
#define CR_AFE_CTRL_REG_LENGTH                    (32)


/* -------------------- Register CR_AFE_AUXDAC -------------------- */

#define CR_AFE_AUXDAC_OFFSET                      (0x01C4)

/* Field CR_AFE_AUXDACIN */
#define CR_AFE_AUXDACIN_OFFSET                    CR_AFE_AUXDAC_OFFSET
#define CR_AFE_AUXDACIN_SHIFT                     (0)
#define CR_AFE_AUXDACIN_MASK                      (0x000000FF)
#define CR_AFE_AUXDACIN_FLAGS                     (REG_VOL)
#define CR_AFE_AUXDACIN_LENGTH                    (8)

/* Field CR_AFE_AUXDACSEL */
#define CR_AFE_AUXDACSEL_OFFSET                   CR_AFE_AUXDAC_OFFSET
#define CR_AFE_AUXDACSEL_SHIFT                    (16)
#define CR_AFE_AUXDACSEL_MASK                     (0x00030000)
#define CR_AFE_AUXDACSEL_FLAGS                    (REG_VOL)
#define CR_AFE_AUXDACSEL_LENGTH                   (2)

/* Complete Register Definition */
#define CR_AFE_AUXDAC_REG_OFFSET                  CR_AFE_AUXDAC_OFFSET
#define CR_AFE_AUXDAC_REG_SHIFT                   (0)
#define CR_AFE_AUXDAC_REG_MASK                    (0xFFFFFFFF)
#define CR_AFE_AUXDAC_REG_FLAGS                   (REG_VOL)
#define CR_AFE_AUXDAC_REG_LENGTH                  (32)


/* -------------------- Register CR_AFE_REF -------------------- */

#define CR_AFE_REF_OFFSET                         (0x01C8)

/* Field CR_AFE_BGTRIM */
#define CR_AFE_BGTRIM_OFFSET                      CR_AFE_REF_OFFSET
#define CR_AFE_BGTRIM_SHIFT                       (0)
#define CR_AFE_BGTRIM_MASK                        (0x0000001F)
#define CR_AFE_BGTRIM_FLAGS                       (REG_VOL)
#define CR_AFE_BGTRIM_LENGTH                      (5)

/* Field CR_AFE_BGPD */
#define CR_AFE_BGPD_OFFSET                        CR_AFE_REF_OFFSET
#define CR_AFE_BGPD_SHIFT                         (5)
#define CR_AFE_BGPD_MASK                          (0x00000020)
#define CR_AFE_BGPD_FLAGS                         (REG_VOL)
#define CR_AFE_BGPD_LENGTH                        (1)

/* Complete Register Definition */
#define CR_AFE_REF_REG_OFFSET                     CR_AFE_REF_OFFSET
#define CR_AFE_REF_REG_SHIFT                      (0)
#define CR_AFE_REF_REG_MASK                       (0xFFFFFFFF)
#define CR_AFE_REF_REG_FLAGS                      (REG_VOL)
#define CR_AFE_REF_REG_LENGTH                     (32)


/* -------------------- Register CR_AFE_CLK_CTRL0 -------------------- */

#define CR_AFE_CLK_CTRL0_OFFSET                   (0x01CC)

/* Field CR_AFE_N_CLK44M */
#define CR_AFE_N_CLK44M_OFFSET                    CR_AFE_CLK_CTRL0_OFFSET
#define CR_AFE_N_CLK44M_SHIFT                     (0)
#define CR_AFE_N_CLK44M_MASK                      (0x000003FF)
#define CR_AFE_N_CLK44M_FLAGS                     (REG_VOL)
#define CR_AFE_N_CLK44M_LENGTH                    (10)

/* Field CR_AFE_N_AUXADCCLK */
#define CR_AFE_N_AUXADCCLK_OFFSET                 CR_AFE_CLK_CTRL0_OFFSET
#define CR_AFE_N_AUXADCCLK_SHIFT                  (16)
#define CR_AFE_N_AUXADCCLK_MASK                   (0x03FF0000)
#define CR_AFE_N_AUXADCCLK_FLAGS                  (REG_VOL)
#define CR_AFE_N_AUXADCCLK_LENGTH                 (10)

/* Complete Register Definition */
#define CR_AFE_CLK_CTRL0_REG_OFFSET               CR_AFE_CLK_CTRL0_OFFSET
#define CR_AFE_CLK_CTRL0_REG_SHIFT                (0)
#define CR_AFE_CLK_CTRL0_REG_MASK                 (0xFFFFFFFF)
#define CR_AFE_CLK_CTRL0_REG_FLAGS                (REG_VOL)
#define CR_AFE_CLK_CTRL0_REG_LENGTH               (32)


/* -------------------- Register CR_AFE_CLK_CTRL1 -------------------- */

#define CR_AFE_CLK_CTRL1_OFFSET                   (0x01D0)

/* Field CR_AFE_N_PROGDIV3CLK */
#define CR_AFE_N_PROGDIV3CLK_OFFSET               CR_AFE_CLK_CTRL1_OFFSET
#define CR_AFE_N_PROGDIV3CLK_SHIFT                (0)
#define CR_AFE_N_PROGDIV3CLK_MASK                 (0x000003FF)
#define CR_AFE_N_PROGDIV3CLK_FLAGS                (REG_VOL)
#define CR_AFE_N_PROGDIV3CLK_LENGTH               (10)

/* Field CR_AFE_N_PROGDIV2CLK */
#define CR_AFE_N_PROGDIV2CLK_OFFSET               CR_AFE_CLK_CTRL1_OFFSET
#define CR_AFE_N_PROGDIV2CLK_SHIFT                (16)
#define CR_AFE_N_PROGDIV2CLK_MASK                 (0x03FF0000)
#define CR_AFE_N_PROGDIV2CLK_FLAGS                (REG_VOL)
#define CR_AFE_N_PROGDIV2CLK_LENGTH               (10)

/* Complete Register Definition */
#define CR_AFE_CLK_CTRL1_REG_OFFSET               CR_AFE_CLK_CTRL1_OFFSET
#define CR_AFE_CLK_CTRL1_REG_SHIFT                (0)
#define CR_AFE_CLK_CTRL1_REG_MASK                 (0xFFFFFFFF)
#define CR_AFE_CLK_CTRL1_REG_FLAGS                (REG_VOL)
#define CR_AFE_CLK_CTRL1_REG_LENGTH               (32)


/* -------------------- Register CR_AFE_CLK_CTRL2 -------------------- */

#define CR_AFE_CLK_CTRL2_OFFSET                   (0x01D4)

/* Field CR_AFE_N_TXDACCLK */
#define CR_AFE_N_TXDACCLK_OFFSET                  CR_AFE_CLK_CTRL2_OFFSET
#define CR_AFE_N_TXDACCLK_SHIFT                   (0)
#define CR_AFE_N_TXDACCLK_MASK                    (0x000003FF)
#define CR_AFE_N_TXDACCLK_FLAGS                   (REG_VOL)
#define CR_AFE_N_TXDACCLK_LENGTH                  (10)

/* Field CR_AFE_N_RXADCCLK */
#define CR_AFE_N_RXADCCLK_OFFSET                  CR_AFE_CLK_CTRL2_OFFSET
#define CR_AFE_N_RXADCCLK_SHIFT                   (16)
#define CR_AFE_N_RXADCCLK_MASK                    (0x03FF0000)
#define CR_AFE_N_RXADCCLK_FLAGS                   (REG_VOL)
#define CR_AFE_N_RXADCCLK_LENGTH                  (10)

/* Field CR_AFE_PLLMODE */
#define CR_AFE_PLLMODE_OFFSET                     CR_AFE_CLK_CTRL2_OFFSET
#define CR_AFE_PLLMODE_SHIFT                      (28)
#define CR_AFE_PLLMODE_MASK                       (0x70000000)
#define CR_AFE_PLLMODE_FLAGS                      (REG_VOL)
#define CR_AFE_PLLMODE_LENGTH                     (3)

/* Complete Register Definition */
#define CR_AFE_CLK_CTRL2_REG_OFFSET               CR_AFE_CLK_CTRL2_OFFSET
#define CR_AFE_CLK_CTRL2_REG_SHIFT                (0)
#define CR_AFE_CLK_CTRL2_REG_MASK                 (0xFFFFFFFF)
#define CR_AFE_CLK_CTRL2_REG_FLAGS                (REG_VOL)
#define CR_AFE_CLK_CTRL2_REG_LENGTH               (32)


/* -------------------- Register CR_IQADC_CTRL -------------------- */

#define CR_IQADC_CTRL_OFFSET                      (0x01D8)

/* Field CR_ADC_CLKSRCSLCT */
#define CR_ADC_CLKSRCSLCT_OFFSET                  CR_IQADC_CTRL_OFFSET
#define CR_ADC_CLKSRCSLCT_SHIFT                   (0)
#define CR_ADC_CLKSRCSLCT_MASK                    (0x00000001)
#define CR_ADC_CLKSRCSLCT_FLAGS                   (REG_VOL)
#define CR_ADC_CLKSRCSLCT_LENGTH                  (1)

/* Field CR_ADC_EN_2V */
#define CR_ADC_EN_2V_OFFSET                       CR_IQADC_CTRL_OFFSET
#define CR_ADC_EN_2V_SHIFT                        (1)
#define CR_ADC_EN_2V_MASK                         (0x00000002)
#define CR_ADC_EN_2V_FLAGS                        (REG_VOL)
#define CR_ADC_EN_2V_LENGTH                       (1)

/* Field CR_ADC_EN_40M */
#define CR_ADC_EN_40M_OFFSET                      CR_IQADC_CTRL_OFFSET
#define CR_ADC_EN_40M_SHIFT                       (2)
#define CR_ADC_EN_40M_MASK                        (0x00000004)
#define CR_ADC_EN_40M_FLAGS                       (REG_VOL)
#define CR_ADC_EN_40M_LENGTH                      (1)

/* Field CR_ADC_RXQSTNDBY */
#define CR_ADC_RXQSTNDBY_OFFSET                   CR_IQADC_CTRL_OFFSET
#define CR_ADC_RXQSTNDBY_SHIFT                    (3)
#define CR_ADC_RXQSTNDBY_MASK                     (0x00000008)
#define CR_ADC_RXQSTNDBY_FLAGS                    (REG_VOL)
#define CR_ADC_RXQSTNDBY_LENGTH                   (1)

/* Field CR_ADC_RXISTNDBY */
#define CR_ADC_RXISTNDBY_OFFSET                   CR_IQADC_CTRL_OFFSET
#define CR_ADC_RXISTNDBY_SHIFT                    (4)
#define CR_ADC_RXISTNDBY_MASK                     (0x00000010)
#define CR_ADC_RXISTNDBY_FLAGS                    (REG_VOL)
#define CR_ADC_RXISTNDBY_LENGTH                   (1)

/* Field CR_ADC_RXQPWDN */
#define CR_ADC_RXQPWDN_OFFSET                     CR_IQADC_CTRL_OFFSET
#define CR_ADC_RXQPWDN_SHIFT                      (5)
#define CR_ADC_RXQPWDN_MASK                       (0x00000020)
#define CR_ADC_RXQPWDN_FLAGS                      (REG_VOL)
#define CR_ADC_RXQPWDN_LENGTH                     (1)

/* Field CR_ADC_RXIPWDN */
#define CR_ADC_RXIPWDN_OFFSET                     CR_IQADC_CTRL_OFFSET
#define CR_ADC_RXIPWDN_SHIFT                      (6)
#define CR_ADC_RXIPWDN_MASK                       (0x00000040)
#define CR_ADC_RXIPWDN_FLAGS                      (REG_VOL)
#define CR_ADC_RXIPWDN_LENGTH                     (1)

/* Field CR_ADC_SCP_PWR_EN */
#define CR_ADC_SCP_PWR_EN_OFFSET                  CR_IQADC_CTRL_OFFSET
#define CR_ADC_SCP_PWR_EN_SHIFT                   (16)
#define CR_ADC_SCP_PWR_EN_MASK                    (0x00010000)
#define CR_ADC_SCP_PWR_EN_FLAGS                   (REG_VOL)
#define CR_ADC_SCP_PWR_EN_LENGTH                  (1)

/* Field CR_ADC_SCP_STANDBY_EN */
#define CR_ADC_SCP_STANDBY_EN_OFFSET              CR_IQADC_CTRL_OFFSET
#define CR_ADC_SCP_STANDBY_EN_SHIFT               (17)
#define CR_ADC_SCP_STANDBY_EN_MASK                (0x00020000)
#define CR_ADC_SCP_STANDBY_EN_FLAGS               (REG_VOL)
#define CR_ADC_SCP_STANDBY_EN_LENGTH              (1)

/* Field CR_ADC_SCP0_PWR_EN */
#define CR_ADC_SCP0_PWR_EN_OFFSET                 CR_IQADC_CTRL_OFFSET
#define CR_ADC_SCP0_PWR_EN_SHIFT                  (18)
#define CR_ADC_SCP0_PWR_EN_MASK                   (0x00040000)
#define CR_ADC_SCP0_PWR_EN_FLAGS                  (REG_VOL)
#define CR_ADC_SCP0_PWR_EN_LENGTH                 (1)

/* Field CR_ADC_SCP0_STANDBY_EN */
#define CR_ADC_SCP0_STANDBY_EN_OFFSET             CR_IQADC_CTRL_OFFSET
#define CR_ADC_SCP0_STANDBY_EN_SHIFT              (19)
#define CR_ADC_SCP0_STANDBY_EN_MASK               (0x00080000)
#define CR_ADC_SCP0_STANDBY_EN_FLAGS              (REG_VOL)
#define CR_ADC_SCP0_STANDBY_EN_LENGTH             (1)

/* Field CR_ADC_EXT_SEL0 */
#define CR_ADC_EXT_SEL0_OFFSET                    CR_IQADC_CTRL_OFFSET
#define CR_ADC_EXT_SEL0_SHIFT                     (28)
#define CR_ADC_EXT_SEL0_MASK                      (0x10000000)
#define CR_ADC_EXT_SEL0_FLAGS                     (REG_VOL)
#define CR_ADC_EXT_SEL0_LENGTH                    (1)

/* Field CR_ADC_EXT_SEL1 */
#define CR_ADC_EXT_SEL1_OFFSET                    CR_IQADC_CTRL_OFFSET
#define CR_ADC_EXT_SEL1_SHIFT                     (29)
#define CR_ADC_EXT_SEL1_MASK                      (0x20000000)
#define CR_ADC_EXT_SEL1_FLAGS                     (REG_VOL)
#define CR_ADC_EXT_SEL1_LENGTH                    (1)

/* Field CR_ADC_SCP0_SW */
#define CR_ADC_SCP0_SW_OFFSET                     CR_IQADC_CTRL_OFFSET
#define CR_ADC_SCP0_SW_SHIFT                      (30)
#define CR_ADC_SCP0_SW_MASK                       (0x40000000)
#define CR_ADC_SCP0_SW_FLAGS                      (REG_VOL)
#define CR_ADC_SCP0_SW_LENGTH                     (1)

/* Complete Register Definition */
#define CR_IQADC_CTRL_REG_OFFSET                  CR_IQADC_CTRL_OFFSET
#define CR_IQADC_CTRL_REG_SHIFT                   (0)
#define CR_IQADC_CTRL_REG_MASK                    (0xFFFFFFFF)
#define CR_IQADC_CTRL_REG_FLAGS                   (REG_VOL)
#define CR_IQADC_CTRL_REG_LENGTH                  (32)


/* -------------------- Register CR_AFE_CTRL2 -------------------- */

#define CR_AFE_CTRL2_OFFSET                       (0x01DC)

/* Field CR_AFE_RXQSTNDBY */
#define CR_AFE_RXQSTNDBY_OFFSET                   CR_AFE_CTRL2_OFFSET
#define CR_AFE_RXQSTNDBY_SHIFT                    (3)
#define CR_AFE_RXQSTNDBY_MASK                     (0x00000008)
#define CR_AFE_RXQSTNDBY_FLAGS                    (REG_VOL)
#define CR_AFE_RXQSTNDBY_LENGTH                   (1)

/* Field CR_AFE_RXISTNDBY */
#define CR_AFE_RXISTNDBY_OFFSET                   CR_AFE_CTRL2_OFFSET
#define CR_AFE_RXISTNDBY_SHIFT                    (4)
#define CR_AFE_RXISTNDBY_MASK                     (0x00000010)
#define CR_AFE_RXISTNDBY_FLAGS                    (REG_VOL)
#define CR_AFE_RXISTNDBY_LENGTH                   (1)

/* Field CR_AFE_RXPWDN */
#define CR_AFE_RXPWDN_OFFSET                      CR_AFE_CTRL2_OFFSET
#define CR_AFE_RXPWDN_SHIFT                       (6)
#define CR_AFE_RXPWDN_MASK                        (0x00000040)
#define CR_AFE_RXPWDN_FLAGS                       (REG_VOL)
#define CR_AFE_RXPWDN_LENGTH                      (1)

/* Field CR_AFE_TXPD */
#define CR_AFE_TXPD_OFFSET                        CR_AFE_CTRL2_OFFSET
#define CR_AFE_TXPD_SHIFT                         (12)
#define CR_AFE_TXPD_MASK                          (0x00001000)
#define CR_AFE_TXPD_FLAGS                         (REG_VOL)
#define CR_AFE_TXPD_LENGTH                        (1)

/* Field CR_AFE_TXQSTBY */
#define CR_AFE_TXQSTBY_OFFSET                     CR_AFE_CTRL2_OFFSET
#define CR_AFE_TXQSTBY_SHIFT                      (13)
#define CR_AFE_TXQSTBY_MASK                       (0x00002000)
#define CR_AFE_TXQSTBY_FLAGS                      (REG_VOL)
#define CR_AFE_TXQSTBY_LENGTH                     (1)

/* Field CR_AFE_TXISTBY */
#define CR_AFE_TXISTBY_OFFSET                     CR_AFE_CTRL2_OFFSET
#define CR_AFE_TXISTBY_SHIFT                      (14)
#define CR_AFE_TXISTBY_MASK                       (0x00004000)
#define CR_AFE_TXISTBY_FLAGS                      (REG_VOL)
#define CR_AFE_TXISTBY_LENGTH                     (1)

/* Field CR_AFE_SCP_PWR_EN */
#define CR_AFE_SCP_PWR_EN_OFFSET                  CR_AFE_CTRL2_OFFSET
#define CR_AFE_SCP_PWR_EN_SHIFT                   (16)
#define CR_AFE_SCP_PWR_EN_MASK                    (0x00010000)
#define CR_AFE_SCP_PWR_EN_FLAGS                   (REG_VOL)
#define CR_AFE_SCP_PWR_EN_LENGTH                  (1)

/* Field CR_AFE_SCP_STANDBY_EN */
#define CR_AFE_SCP_STANDBY_EN_OFFSET              CR_AFE_CTRL2_OFFSET
#define CR_AFE_SCP_STANDBY_EN_SHIFT               (17)
#define CR_AFE_SCP_STANDBY_EN_MASK                (0x00020000)
#define CR_AFE_SCP_STANDBY_EN_FLAGS               (REG_VOL)
#define CR_AFE_SCP_STANDBY_EN_LENGTH              (1)

/* Field CR_ADC_AFE_PD_EN */
#define CR_ADC_AFE_PD_EN_OFFSET                   CR_AFE_CTRL2_OFFSET
#define CR_ADC_AFE_PD_EN_SHIFT                    (18)
#define CR_ADC_AFE_PD_EN_MASK                     (0x00040000)
#define CR_ADC_AFE_PD_EN_FLAGS                    (REG_VOL)
#define CR_ADC_AFE_PD_EN_LENGTH                   (1)

/* Field CR_ADC_RSSI_EN */
#define CR_ADC_RSSI_EN_OFFSET                     CR_AFE_CTRL2_OFFSET
#define CR_ADC_RSSI_EN_SHIFT                      (28)
#define CR_ADC_RSSI_EN_MASK                       (0x10000000)
#define CR_ADC_RSSI_EN_FLAGS                      (REG_VOL)
#define CR_ADC_RSSI_EN_LENGTH                     (1)

/* Field CR_ADC_RSSI_SEL */
#define CR_ADC_RSSI_SEL_OFFSET                    CR_AFE_CTRL2_OFFSET
#define CR_ADC_RSSI_SEL_SHIFT                     (29)
#define CR_ADC_RSSI_SEL_MASK                      (0x20000000)
#define CR_ADC_RSSI_SEL_FLAGS                     (REG_VOL)
#define CR_ADC_RSSI_SEL_LENGTH                    (1)

/* Field CR_ADC_RSSI_PD */
#define CR_ADC_RSSI_PD_OFFSET                     CR_AFE_CTRL2_OFFSET
#define CR_ADC_RSSI_PD_SHIFT                      (30)
#define CR_ADC_RSSI_PD_MASK                       (0x40000000)
#define CR_ADC_RSSI_PD_FLAGS                      (REG_VOL)
#define CR_ADC_RSSI_PD_LENGTH                     (1)

/* Field CR_ADC_RSSI_RST */
#define CR_ADC_RSSI_RST_OFFSET                    CR_AFE_CTRL2_OFFSET
#define CR_ADC_RSSI_RST_SHIFT                     (31)
#define CR_ADC_RSSI_RST_MASK                      (0x80000000)
#define CR_ADC_RSSI_RST_FLAGS                     (REG_VOL)
#define CR_ADC_RSSI_RST_LENGTH                    (1)

/* Complete Register Definition */
#define CR_AFE_CTRL2_REG_OFFSET                   CR_AFE_CTRL2_OFFSET
#define CR_AFE_CTRL2_REG_SHIFT                    (0)
#define CR_AFE_CTRL2_REG_MASK                     (0xFFFFFFFF)
#define CR_AFE_CTRL2_REG_FLAGS                    (REG_VOL)
#define CR_AFE_CTRL2_REG_LENGTH                   (32)


/* -------------------- Register CR_TOP_REPAIR_COMPLETE -------------------- */

#define CR_TOP_REPAIR_COMPLETE_OFFSET             (0x01F0)

/* Field CR_TOP_REPAIR_COMPLETE */
/*#define CR_TOP_REPAIR_COMPLETE_OFFSET           CR_TOP_REPAIR_COMPLETE_OFFSET*/
#define CR_TOP_REPAIR_COMPLETE_SHIFT              (0)
#define CR_TOP_REPAIR_COMPLETE_MASK               (0x0000003F)
#define CR_TOP_REPAIR_COMPLETE_FLAGS              (REG_VOL)
#define CR_TOP_REPAIR_COMPLETE_LENGTH             (6)

/* Complete Register Definition */
#define CR_TOP_REPAIR_COMPLETE_REG_OFFSET         CR_TOP_REPAIR_COMPLETE_OFFSET
#define CR_TOP_REPAIR_COMPLETE_REG_SHIFT          (0)
#define CR_TOP_REPAIR_COMPLETE_REG_MASK           (0xFFFFFFFF)
#define CR_TOP_REPAIR_COMPLETE_REG_FLAGS          (REG_VOL)
#define CR_TOP_REPAIR_COMPLETE_REG_LENGTH         (32)

/* ------------------------ End of register definitions ------------------------ */

/*
 NUMREG defines the extent of register address space. 
*/

#define     CR_TOP_NUMREG     ((0x01F0 >> 2)+1)

/*-------------------------------------------------------------------------------*/

#ifdef __cplusplus
}
#endif

#endif /* __CR_TOP_REG_DEFS_H__ */
