

================================================================
== Vivado HLS Report for 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s'
================================================================
* Date:           Wed Aug 10 16:30:07 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.244 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1355|     1355| 6.775 us | 6.775 us |  1355|  1355|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      320|      320|         5|          -|          -|    64|    no    |
        |- Loop 2     |      516|      516|       258|          -|          -|     2|    no    |
        | + Loop 2.1  |      256|      256|         4|          -|          -|    64|    no    |
        |- Loop 3     |      516|      516|       258|          -|          -|     2|    no    |
        | + Loop 3.1  |      256|      256|         4|          -|          -|    64|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 7 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 8 12 
8 --> 9 7 
9 --> 10 
10 --> 11 
11 --> 8 
12 --> 13 
13 --> 14 12 
14 --> 15 
15 --> 16 
16 --> 13 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmpinput_V = alloca [128 x i16], align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:148]   --->   Operation 17 'alloca' 'tmpinput_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 18 [1/1] (1.76ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_conv2d_stream.h:151]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i0_0 = phi i7 [ %i0, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 19 'phi' 'i0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.48ns)   --->   "%icmp_ln151 = icmp eq i7 %i0_0, -64" [firmware/nnet_utils/nnet_conv2d_stream.h:151]   --->   Operation 20 'icmp' 'icmp_ln151' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.87ns)   --->   "%i0 = add i7 %i0_0, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:151]   --->   Operation 22 'add' 'i0' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln151, label %.preheader5.i.0.preheader, label %0" [firmware/nnet_utils/nnet_conv2d_stream.h:151]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i7 %i0_0 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:153]   --->   Operation 24 'zext' 'zext_ln153' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmpinput_V_addr_15 = getelementptr [128 x i16]* %tmpinput_V, i64 0, i64 %zext_ln153" [firmware/nnet_utils/nnet_conv2d_stream.h:158]   --->   Operation 25 'getelementptr' 'tmpinput_V_addr_15' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr [64 x i16]* %data_V, i64 0, i64 %zext_ln153" [firmware/nnet_utils/nnet_conv2d_stream.h:153]   --->   Operation 26 'getelementptr' 'data_V_addr' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (3.25ns)   --->   "%data_V_load = load i16* %data_V_addr, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:153]   --->   Operation 27 'load' 'data_V_load' <Predicate = (!icmp_ln151)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 28 [1/1] (1.76ns)   --->   "br label %.preheader5.i.0" [firmware/nnet_utils/nnet_conv2d_stream.h:124->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 28 'br' <Predicate = (icmp_ln151)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 29 [1/2] (3.25ns)   --->   "%data_V_load = load i16* %data_V_addr, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:153]   --->   Operation 29 'load' 'data_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 4.24>
ST_4 : Operation 30 [1/1] (0.99ns)   --->   "%xor_ln203 = xor i7 %i0_0, -64" [firmware/nnet_utils/nnet_conv2d_stream.h:153]   --->   Operation 30 'xor' 'xor_ln203' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i7 %xor_ln203 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:153]   --->   Operation 31 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%tmpinput_V_addr = getelementptr [128 x i16]* %tmpinput_V, i64 0, i64 %zext_ln203" [firmware/nnet_utils/nnet_conv2d_stream.h:153]   --->   Operation 32 'getelementptr' 'tmpinput_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (3.25ns)   --->   "store i16 %data_V_load, i16* %tmpinput_V_addr, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:153]   --->   Operation 33 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln114 = trunc i7 %i0_0 to i6" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 34 'trunc' 'trunc_ln114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.55ns)   --->   "switch i6 %trunc_ln114, label %branch63 [
    i6 0, label %branch0
    i6 1, label %branch1
    i6 2, label %branch2
    i6 3, label %branch3
    i6 4, label %branch4
    i6 5, label %branch5
    i6 6, label %branch6
    i6 7, label %branch7
    i6 8, label %branch8
    i6 9, label %branch9
    i6 10, label %branch10
    i6 11, label %branch11
    i6 12, label %branch12
    i6 13, label %branch13
    i6 14, label %branch14
    i6 15, label %branch15
    i6 16, label %branch16
    i6 17, label %branch17
    i6 18, label %branch18
    i6 19, label %branch19
    i6 20, label %branch20
    i6 21, label %branch21
    i6 22, label %branch22
    i6 23, label %branch23
    i6 24, label %branch24
    i6 25, label %branch25
    i6 26, label %branch26
    i6 27, label %branch27
    i6 28, label %branch28
    i6 29, label %branch29
    i6 30, label %branch30
    i6 31, label %branch31
    i6 -32, label %branch32
    i6 -31, label %branch33
    i6 -30, label %branch34
    i6 -29, label %branch35
    i6 -28, label %branch36
    i6 -27, label %branch37
    i6 -26, label %branch38
    i6 -25, label %branch39
    i6 -24, label %branch40
    i6 -23, label %branch41
    i6 -22, label %branch42
    i6 -21, label %branch43
    i6 -20, label %branch44
    i6 -19, label %branch45
    i6 -18, label %branch46
    i6 -17, label %branch47
    i6 -16, label %branch48
    i6 -15, label %branch49
    i6 -14, label %branch50
    i6 -13, label %branch51
    i6 -12, label %branch52
    i6 -11, label %branch53
    i6 -10, label %branch54
    i6 -9, label %branch55
    i6 -8, label %branch56
    i6 -7, label %branch57
    i6 -6, label %branch58
    i6 -5, label %branch59
    i6 -4, label %branch60
    i6 -3, label %branch61
    i6 -2, label %branch62
  ]" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 35 'switch' <Predicate = true> <Delay = 1.55>
ST_4 : Operation 36 [1/1] (1.61ns)   --->   "%DataOut_V_94 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_62, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 36 'memshiftread' 'DataOut_V_94' <Predicate = (trunc_ln114 == 62)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 37 [1/1] (1.61ns)   --->   "%DataOut_V_93 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_61, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 37 'memshiftread' 'DataOut_V_93' <Predicate = (trunc_ln114 == 61)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 38 [1/1] (1.61ns)   --->   "%DataOut_V_92 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_60, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 38 'memshiftread' 'DataOut_V_92' <Predicate = (trunc_ln114 == 60)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 39 [1/1] (1.61ns)   --->   "%DataOut_V_91 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_59, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 39 'memshiftread' 'DataOut_V_91' <Predicate = (trunc_ln114 == 59)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 40 [1/1] (1.61ns)   --->   "%DataOut_V_90 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_58, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 40 'memshiftread' 'DataOut_V_90' <Predicate = (trunc_ln114 == 58)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 41 [1/1] (1.61ns)   --->   "%DataOut_V_89 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_57, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 41 'memshiftread' 'DataOut_V_89' <Predicate = (trunc_ln114 == 57)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 42 [1/1] (1.61ns)   --->   "%DataOut_V_88 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_56, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 42 'memshiftread' 'DataOut_V_88' <Predicate = (trunc_ln114 == 56)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 43 [1/1] (1.61ns)   --->   "%DataOut_V_87 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_55, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 43 'memshiftread' 'DataOut_V_87' <Predicate = (trunc_ln114 == 55)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 44 [1/1] (1.61ns)   --->   "%DataOut_V_86 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_54, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 44 'memshiftread' 'DataOut_V_86' <Predicate = (trunc_ln114 == 54)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 45 [1/1] (1.61ns)   --->   "%DataOut_V_85 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_53, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 45 'memshiftread' 'DataOut_V_85' <Predicate = (trunc_ln114 == 53)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 46 [1/1] (1.61ns)   --->   "%DataOut_V_84 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_52, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 46 'memshiftread' 'DataOut_V_84' <Predicate = (trunc_ln114 == 52)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 47 [1/1] (1.61ns)   --->   "%DataOut_V_83 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_51, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 47 'memshiftread' 'DataOut_V_83' <Predicate = (trunc_ln114 == 51)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 48 [1/1] (1.61ns)   --->   "%DataOut_V_82 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_50, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 48 'memshiftread' 'DataOut_V_82' <Predicate = (trunc_ln114 == 50)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 49 [1/1] (1.61ns)   --->   "%DataOut_V_81 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_49, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 49 'memshiftread' 'DataOut_V_81' <Predicate = (trunc_ln114 == 49)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 50 [1/1] (1.61ns)   --->   "%DataOut_V_80 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_48, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 50 'memshiftread' 'DataOut_V_80' <Predicate = (trunc_ln114 == 48)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 51 [1/1] (1.61ns)   --->   "%DataOut_V_79 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_47, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 51 'memshiftread' 'DataOut_V_79' <Predicate = (trunc_ln114 == 47)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 52 [1/1] (1.61ns)   --->   "%DataOut_V_78 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_46, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 52 'memshiftread' 'DataOut_V_78' <Predicate = (trunc_ln114 == 46)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 53 [1/1] (1.61ns)   --->   "%DataOut_V_77 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_45, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 53 'memshiftread' 'DataOut_V_77' <Predicate = (trunc_ln114 == 45)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 54 [1/1] (1.61ns)   --->   "%DataOut_V_76 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_44, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 54 'memshiftread' 'DataOut_V_76' <Predicate = (trunc_ln114 == 44)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 55 [1/1] (1.61ns)   --->   "%DataOut_V_75 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_43, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 55 'memshiftread' 'DataOut_V_75' <Predicate = (trunc_ln114 == 43)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 56 [1/1] (1.61ns)   --->   "%DataOut_V_74 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_42, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 56 'memshiftread' 'DataOut_V_74' <Predicate = (trunc_ln114 == 42)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 57 [1/1] (1.61ns)   --->   "%DataOut_V_73 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_41, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 57 'memshiftread' 'DataOut_V_73' <Predicate = (trunc_ln114 == 41)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 58 [1/1] (1.61ns)   --->   "%DataOut_V_72 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_40, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 58 'memshiftread' 'DataOut_V_72' <Predicate = (trunc_ln114 == 40)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 59 [1/1] (1.61ns)   --->   "%DataOut_V_71 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_39, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 59 'memshiftread' 'DataOut_V_71' <Predicate = (trunc_ln114 == 39)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 60 [1/1] (1.61ns)   --->   "%DataOut_V_70 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_38, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 60 'memshiftread' 'DataOut_V_70' <Predicate = (trunc_ln114 == 38)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 61 [1/1] (1.61ns)   --->   "%DataOut_V_69 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_37, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 61 'memshiftread' 'DataOut_V_69' <Predicate = (trunc_ln114 == 37)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 62 [1/1] (1.61ns)   --->   "%DataOut_V_68 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_36, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 62 'memshiftread' 'DataOut_V_68' <Predicate = (trunc_ln114 == 36)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 63 [1/1] (1.61ns)   --->   "%DataOut_V_67 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_35, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 63 'memshiftread' 'DataOut_V_67' <Predicate = (trunc_ln114 == 35)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 64 [1/1] (1.61ns)   --->   "%DataOut_V_66 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_34, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 64 'memshiftread' 'DataOut_V_66' <Predicate = (trunc_ln114 == 34)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 65 [1/1] (1.61ns)   --->   "%DataOut_V_65 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_33, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 65 'memshiftread' 'DataOut_V_65' <Predicate = (trunc_ln114 == 33)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 66 [1/1] (1.61ns)   --->   "%DataOut_V_64 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_32, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 66 'memshiftread' 'DataOut_V_64' <Predicate = (trunc_ln114 == 32)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 67 [1/1] (1.61ns)   --->   "%DataOut_V_63 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_31, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 67 'memshiftread' 'DataOut_V_63' <Predicate = (trunc_ln114 == 31)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 68 [1/1] (1.61ns)   --->   "%DataOut_V_62 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_30, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 68 'memshiftread' 'DataOut_V_62' <Predicate = (trunc_ln114 == 30)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 69 [1/1] (1.61ns)   --->   "%DataOut_V_61 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_29, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 69 'memshiftread' 'DataOut_V_61' <Predicate = (trunc_ln114 == 29)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 70 [1/1] (1.61ns)   --->   "%DataOut_V_60 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_28, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 70 'memshiftread' 'DataOut_V_60' <Predicate = (trunc_ln114 == 28)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 71 [1/1] (1.61ns)   --->   "%DataOut_V_59 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_27, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 71 'memshiftread' 'DataOut_V_59' <Predicate = (trunc_ln114 == 27)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 72 [1/1] (1.61ns)   --->   "%DataOut_V_58 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_26, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 72 'memshiftread' 'DataOut_V_58' <Predicate = (trunc_ln114 == 26)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 73 [1/1] (1.61ns)   --->   "%DataOut_V_57 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_25, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 73 'memshiftread' 'DataOut_V_57' <Predicate = (trunc_ln114 == 25)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 74 [1/1] (1.61ns)   --->   "%DataOut_V_56 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_24, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 74 'memshiftread' 'DataOut_V_56' <Predicate = (trunc_ln114 == 24)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 75 [1/1] (1.61ns)   --->   "%DataOut_V_55 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_23, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 75 'memshiftread' 'DataOut_V_55' <Predicate = (trunc_ln114 == 23)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 76 [1/1] (1.61ns)   --->   "%DataOut_V_54 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_22, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 76 'memshiftread' 'DataOut_V_54' <Predicate = (trunc_ln114 == 22)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 77 [1/1] (1.61ns)   --->   "%DataOut_V_53 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_21, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 77 'memshiftread' 'DataOut_V_53' <Predicate = (trunc_ln114 == 21)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 78 [1/1] (1.61ns)   --->   "%DataOut_V_52 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_20, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 78 'memshiftread' 'DataOut_V_52' <Predicate = (trunc_ln114 == 20)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 79 [1/1] (1.61ns)   --->   "%DataOut_V_51 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_19, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 79 'memshiftread' 'DataOut_V_51' <Predicate = (trunc_ln114 == 19)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 80 [1/1] (1.61ns)   --->   "%DataOut_V_50 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_18, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 80 'memshiftread' 'DataOut_V_50' <Predicate = (trunc_ln114 == 18)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 81 [1/1] (1.61ns)   --->   "%DataOut_V_49 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_17, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 81 'memshiftread' 'DataOut_V_49' <Predicate = (trunc_ln114 == 17)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 82 [1/1] (1.61ns)   --->   "%DataOut_V_48 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_16, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 82 'memshiftread' 'DataOut_V_48' <Predicate = (trunc_ln114 == 16)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 83 [1/1] (1.61ns)   --->   "%DataOut_V_47 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_15, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 83 'memshiftread' 'DataOut_V_47' <Predicate = (trunc_ln114 == 15)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 84 [1/1] (1.61ns)   --->   "%DataOut_V_46 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_14, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 84 'memshiftread' 'DataOut_V_46' <Predicate = (trunc_ln114 == 14)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 85 [1/1] (1.61ns)   --->   "%DataOut_V_45 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_13, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 85 'memshiftread' 'DataOut_V_45' <Predicate = (trunc_ln114 == 13)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 86 [1/1] (1.61ns)   --->   "%DataOut_V_44 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_12, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 86 'memshiftread' 'DataOut_V_44' <Predicate = (trunc_ln114 == 12)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 87 [1/1] (1.61ns)   --->   "%DataOut_V_43 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_11, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 87 'memshiftread' 'DataOut_V_43' <Predicate = (trunc_ln114 == 11)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 88 [1/1] (1.61ns)   --->   "%DataOut_V_42 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_10, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 88 'memshiftread' 'DataOut_V_42' <Predicate = (trunc_ln114 == 10)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 89 [1/1] (1.61ns)   --->   "%DataOut_V_41 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_9, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 89 'memshiftread' 'DataOut_V_41' <Predicate = (trunc_ln114 == 9)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 90 [1/1] (1.61ns)   --->   "%DataOut_V_40 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_8, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 90 'memshiftread' 'DataOut_V_40' <Predicate = (trunc_ln114 == 8)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 91 [1/1] (1.61ns)   --->   "%DataOut_V_39 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_7, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 91 'memshiftread' 'DataOut_V_39' <Predicate = (trunc_ln114 == 7)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 92 [1/1] (1.61ns)   --->   "%DataOut_V_38 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_6, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 92 'memshiftread' 'DataOut_V_38' <Predicate = (trunc_ln114 == 6)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 93 [1/1] (1.61ns)   --->   "%DataOut_V_37 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_5, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 93 'memshiftread' 'DataOut_V_37' <Predicate = (trunc_ln114 == 5)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 94 [1/1] (1.61ns)   --->   "%DataOut_V_36 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_4, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 94 'memshiftread' 'DataOut_V_36' <Predicate = (trunc_ln114 == 4)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 95 [1/1] (1.61ns)   --->   "%DataOut_V_35 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_3, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 95 'memshiftread' 'DataOut_V_35' <Predicate = (trunc_ln114 == 3)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 96 [1/1] (1.61ns)   --->   "%DataOut_V_34 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_2, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 96 'memshiftread' 'DataOut_V_34' <Predicate = (trunc_ln114 == 2)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 97 [1/1] (1.61ns)   --->   "%DataOut_V_33 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_1, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 97 'memshiftread' 'DataOut_V_33' <Predicate = (trunc_ln114 == 1)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 98 [1/1] (1.61ns)   --->   "%DataOut_V_32 = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_0, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 98 'memshiftread' 'DataOut_V_32' <Predicate = (trunc_ln114 == 0)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>
ST_4 : Operation 99 [1/1] (1.61ns)   --->   "%DataOut_V = call i16 @"_ssdm_op_MemShiftRead.[13 x i16]P"(i16* getelementptr inbounds ([13 x i16]* @layer_in_row_Array_V_0_63, i64 0, i64 12), i16 %data_V_load, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 99 'memshiftread' 'DataOut_V' <Predicate = (trunc_ln114 == 63)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 13> <ShiftMem>

State 5 <SV = 4> <Delay = 3.09>
ST_5 : Operation 100 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 100 'br' <Predicate = (trunc_ln114 == 62)> <Delay = 3.09>
ST_5 : Operation 101 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 101 'br' <Predicate = (trunc_ln114 == 61)> <Delay = 3.09>
ST_5 : Operation 102 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 102 'br' <Predicate = (trunc_ln114 == 60)> <Delay = 3.09>
ST_5 : Operation 103 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 103 'br' <Predicate = (trunc_ln114 == 59)> <Delay = 3.09>
ST_5 : Operation 104 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 104 'br' <Predicate = (trunc_ln114 == 58)> <Delay = 3.09>
ST_5 : Operation 105 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 105 'br' <Predicate = (trunc_ln114 == 57)> <Delay = 3.09>
ST_5 : Operation 106 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 106 'br' <Predicate = (trunc_ln114 == 56)> <Delay = 3.09>
ST_5 : Operation 107 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 107 'br' <Predicate = (trunc_ln114 == 55)> <Delay = 3.09>
ST_5 : Operation 108 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 108 'br' <Predicate = (trunc_ln114 == 54)> <Delay = 3.09>
ST_5 : Operation 109 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 109 'br' <Predicate = (trunc_ln114 == 53)> <Delay = 3.09>
ST_5 : Operation 110 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 110 'br' <Predicate = (trunc_ln114 == 52)> <Delay = 3.09>
ST_5 : Operation 111 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 111 'br' <Predicate = (trunc_ln114 == 51)> <Delay = 3.09>
ST_5 : Operation 112 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 112 'br' <Predicate = (trunc_ln114 == 50)> <Delay = 3.09>
ST_5 : Operation 113 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 113 'br' <Predicate = (trunc_ln114 == 49)> <Delay = 3.09>
ST_5 : Operation 114 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 114 'br' <Predicate = (trunc_ln114 == 48)> <Delay = 3.09>
ST_5 : Operation 115 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 115 'br' <Predicate = (trunc_ln114 == 47)> <Delay = 3.09>
ST_5 : Operation 116 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 116 'br' <Predicate = (trunc_ln114 == 46)> <Delay = 3.09>
ST_5 : Operation 117 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 117 'br' <Predicate = (trunc_ln114 == 45)> <Delay = 3.09>
ST_5 : Operation 118 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 118 'br' <Predicate = (trunc_ln114 == 44)> <Delay = 3.09>
ST_5 : Operation 119 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 119 'br' <Predicate = (trunc_ln114 == 43)> <Delay = 3.09>
ST_5 : Operation 120 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 120 'br' <Predicate = (trunc_ln114 == 42)> <Delay = 3.09>
ST_5 : Operation 121 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 121 'br' <Predicate = (trunc_ln114 == 41)> <Delay = 3.09>
ST_5 : Operation 122 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 122 'br' <Predicate = (trunc_ln114 == 40)> <Delay = 3.09>
ST_5 : Operation 123 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 123 'br' <Predicate = (trunc_ln114 == 39)> <Delay = 3.09>
ST_5 : Operation 124 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 124 'br' <Predicate = (trunc_ln114 == 38)> <Delay = 3.09>
ST_5 : Operation 125 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 125 'br' <Predicate = (trunc_ln114 == 37)> <Delay = 3.09>
ST_5 : Operation 126 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 126 'br' <Predicate = (trunc_ln114 == 36)> <Delay = 3.09>
ST_5 : Operation 127 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 127 'br' <Predicate = (trunc_ln114 == 35)> <Delay = 3.09>
ST_5 : Operation 128 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 128 'br' <Predicate = (trunc_ln114 == 34)> <Delay = 3.09>
ST_5 : Operation 129 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 129 'br' <Predicate = (trunc_ln114 == 33)> <Delay = 3.09>
ST_5 : Operation 130 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 130 'br' <Predicate = (trunc_ln114 == 32)> <Delay = 3.09>
ST_5 : Operation 131 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 131 'br' <Predicate = (trunc_ln114 == 31)> <Delay = 3.09>
ST_5 : Operation 132 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 132 'br' <Predicate = (trunc_ln114 == 30)> <Delay = 3.09>
ST_5 : Operation 133 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 133 'br' <Predicate = (trunc_ln114 == 29)> <Delay = 3.09>
ST_5 : Operation 134 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 134 'br' <Predicate = (trunc_ln114 == 28)> <Delay = 3.09>
ST_5 : Operation 135 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 135 'br' <Predicate = (trunc_ln114 == 27)> <Delay = 3.09>
ST_5 : Operation 136 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 136 'br' <Predicate = (trunc_ln114 == 26)> <Delay = 3.09>
ST_5 : Operation 137 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 137 'br' <Predicate = (trunc_ln114 == 25)> <Delay = 3.09>
ST_5 : Operation 138 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 138 'br' <Predicate = (trunc_ln114 == 24)> <Delay = 3.09>
ST_5 : Operation 139 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 139 'br' <Predicate = (trunc_ln114 == 23)> <Delay = 3.09>
ST_5 : Operation 140 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 140 'br' <Predicate = (trunc_ln114 == 22)> <Delay = 3.09>
ST_5 : Operation 141 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 141 'br' <Predicate = (trunc_ln114 == 21)> <Delay = 3.09>
ST_5 : Operation 142 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 142 'br' <Predicate = (trunc_ln114 == 20)> <Delay = 3.09>
ST_5 : Operation 143 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 143 'br' <Predicate = (trunc_ln114 == 19)> <Delay = 3.09>
ST_5 : Operation 144 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 144 'br' <Predicate = (trunc_ln114 == 18)> <Delay = 3.09>
ST_5 : Operation 145 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 145 'br' <Predicate = (trunc_ln114 == 17)> <Delay = 3.09>
ST_5 : Operation 146 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 146 'br' <Predicate = (trunc_ln114 == 16)> <Delay = 3.09>
ST_5 : Operation 147 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 147 'br' <Predicate = (trunc_ln114 == 15)> <Delay = 3.09>
ST_5 : Operation 148 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 148 'br' <Predicate = (trunc_ln114 == 14)> <Delay = 3.09>
ST_5 : Operation 149 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 149 'br' <Predicate = (trunc_ln114 == 13)> <Delay = 3.09>
ST_5 : Operation 150 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 150 'br' <Predicate = (trunc_ln114 == 12)> <Delay = 3.09>
ST_5 : Operation 151 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 151 'br' <Predicate = (trunc_ln114 == 11)> <Delay = 3.09>
ST_5 : Operation 152 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 152 'br' <Predicate = (trunc_ln114 == 10)> <Delay = 3.09>
ST_5 : Operation 153 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 153 'br' <Predicate = (trunc_ln114 == 9)> <Delay = 3.09>
ST_5 : Operation 154 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 154 'br' <Predicate = (trunc_ln114 == 8)> <Delay = 3.09>
ST_5 : Operation 155 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 155 'br' <Predicate = (trunc_ln114 == 7)> <Delay = 3.09>
ST_5 : Operation 156 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 156 'br' <Predicate = (trunc_ln114 == 6)> <Delay = 3.09>
ST_5 : Operation 157 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 157 'br' <Predicate = (trunc_ln114 == 5)> <Delay = 3.09>
ST_5 : Operation 158 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 158 'br' <Predicate = (trunc_ln114 == 4)> <Delay = 3.09>
ST_5 : Operation 159 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 159 'br' <Predicate = (trunc_ln114 == 3)> <Delay = 3.09>
ST_5 : Operation 160 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 160 'br' <Predicate = (trunc_ln114 == 2)> <Delay = 3.09>
ST_5 : Operation 161 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 161 'br' <Predicate = (trunc_ln114 == 1)> <Delay = 3.09>
ST_5 : Operation 162 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 162 'br' <Predicate = (trunc_ln114 == 0)> <Delay = 3.09>
ST_5 : Operation 163 [1/1] (3.09ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 163 'br' <Predicate = (trunc_ln114 == 63)> <Delay = 3.09>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%DataOut_V_0 = phi i16 [ %DataOut_V, %branch63 ], [ %DataOut_V_94, %branch62 ], [ %DataOut_V_93, %branch61 ], [ %DataOut_V_92, %branch60 ], [ %DataOut_V_91, %branch59 ], [ %DataOut_V_90, %branch58 ], [ %DataOut_V_89, %branch57 ], [ %DataOut_V_88, %branch56 ], [ %DataOut_V_87, %branch55 ], [ %DataOut_V_86, %branch54 ], [ %DataOut_V_85, %branch53 ], [ %DataOut_V_84, %branch52 ], [ %DataOut_V_83, %branch51 ], [ %DataOut_V_82, %branch50 ], [ %DataOut_V_81, %branch49 ], [ %DataOut_V_80, %branch48 ], [ %DataOut_V_79, %branch47 ], [ %DataOut_V_78, %branch46 ], [ %DataOut_V_77, %branch45 ], [ %DataOut_V_76, %branch44 ], [ %DataOut_V_75, %branch43 ], [ %DataOut_V_74, %branch42 ], [ %DataOut_V_73, %branch41 ], [ %DataOut_V_72, %branch40 ], [ %DataOut_V_71, %branch39 ], [ %DataOut_V_70, %branch38 ], [ %DataOut_V_69, %branch37 ], [ %DataOut_V_68, %branch36 ], [ %DataOut_V_67, %branch35 ], [ %DataOut_V_66, %branch34 ], [ %DataOut_V_65, %branch33 ], [ %DataOut_V_64, %branch32 ], [ %DataOut_V_63, %branch31 ], [ %DataOut_V_62, %branch30 ], [ %DataOut_V_61, %branch29 ], [ %DataOut_V_60, %branch28 ], [ %DataOut_V_59, %branch27 ], [ %DataOut_V_58, %branch26 ], [ %DataOut_V_57, %branch25 ], [ %DataOut_V_56, %branch24 ], [ %DataOut_V_55, %branch23 ], [ %DataOut_V_54, %branch22 ], [ %DataOut_V_53, %branch21 ], [ %DataOut_V_52, %branch20 ], [ %DataOut_V_51, %branch19 ], [ %DataOut_V_50, %branch18 ], [ %DataOut_V_49, %branch17 ], [ %DataOut_V_48, %branch16 ], [ %DataOut_V_47, %branch15 ], [ %DataOut_V_46, %branch14 ], [ %DataOut_V_45, %branch13 ], [ %DataOut_V_44, %branch12 ], [ %DataOut_V_43, %branch11 ], [ %DataOut_V_42, %branch10 ], [ %DataOut_V_41, %branch9 ], [ %DataOut_V_40, %branch8 ], [ %DataOut_V_39, %branch7 ], [ %DataOut_V_38, %branch6 ], [ %DataOut_V_37, %branch5 ], [ %DataOut_V_36, %branch4 ], [ %DataOut_V_35, %branch3 ], [ %DataOut_V_34, %branch2 ], [ %DataOut_V_33, %branch1 ], [ %DataOut_V_32, %branch0 ]"   --->   Operation 164 'phi' 'DataOut_V_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (3.25ns)   --->   "store i16 %DataOut_V_0, i16* %tmpinput_V_addr_15, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:158]   --->   Operation 165 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_conv2d_stream.h:151]   --->   Operation 166 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 1.76>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%i1_0_i_0 = phi i2 [ %add_ln124, %.preheader5.i.0.loopexit ], [ 0, %.preheader5.i.0.preheader ]" [firmware/nnet_utils/nnet_conv2d_stream.h:124->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 167 'phi' 'i1_0_i_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (0.95ns)   --->   "%icmp_ln124 = icmp eq i2 %i1_0_i_0, -2" [firmware/nnet_utils/nnet_conv2d_stream.h:124->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 168 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%empty_124 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 169 'speclooptripcount' 'empty_124' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (1.56ns)   --->   "%add_ln124 = add i2 %i1_0_i_0, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:124->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 170 'add' 'add_ln124' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "br i1 %icmp_ln124, label %.preheader21.preheader, label %.preheader4.preheader.i.0" [firmware/nnet_utils/nnet_conv2d_stream.h:124->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 171 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln126 = trunc i2 %i1_0_i_0 to i1" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 172 'trunc' 'trunc_ln126' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %trunc_ln126, i7 0)" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 173 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%or_ln126 = or i8 %shl_ln, 64" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 174 'or' 'or_ln126' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln126_21 = zext i8 %or_ln126 to i9" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 175 'zext' 'zext_ln126_21' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (1.76ns)   --->   "br label %.preheader4.i.0" [firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 176 'br' <Predicate = (!icmp_ln124)> <Delay = 1.76>
ST_7 : Operation 177 [1/1] (1.76ns)   --->   "br label %.preheader21" [firmware/nnet_utils/nnet_conv2d_stream.h:131->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 177 'br' <Predicate = (icmp_ln124)> <Delay = 1.76>

State 8 <SV = 3> <Delay = 1.91>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%i2_0_i_0 = phi i7 [ %add_ln125, %2 ], [ 0, %.preheader4.preheader.i.0 ]" [firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 178 'phi' 'i2_0_i_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i7 %i2_0_i_0 to i9" [firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 179 'zext' 'zext_ln125' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (1.48ns)   --->   "%icmp_ln125 = icmp eq i7 %i2_0_i_0, -64" [firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 180 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%empty_125 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 181 'speclooptripcount' 'empty_125' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (1.87ns)   --->   "%add_ln125 = add i7 %i2_0_i_0, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 182 'add' 'add_ln125' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "br i1 %icmp_ln125, label %.preheader5.i.0.loopexit, label %2" [firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 183 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (1.91ns)   --->   "%add_ln126 = add i9 %zext_ln126_21, %zext_ln125" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 184 'add' 'add_ln126' <Predicate = (!icmp_ln125)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "br label %.preheader5.i.0"   --->   Operation 185 'br' <Predicate = (icmp_ln125)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 3.25>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln126_6 = zext i9 %add_ln126 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 186 'zext' 'zext_ln126_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr [256 x i16]* %output_V, i64 0, i64 %zext_ln126_6" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 187 'getelementptr' 'output_V_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 188 [2/2] (3.25ns)   --->   "%output_V_load = load i16* %output_V_addr, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 188 'load' 'output_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 10 <SV = 5> <Delay = 3.25>
ST_10 : Operation 189 [1/2] (3.25ns)   --->   "%output_V_load = load i16* %output_V_addr, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 189 'load' 'output_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 11 <SV = 6> <Delay = 3.25>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "%or_ln126_2 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %trunc_ln126, i7 %i2_0_i_0)" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 190 'bitconcatenate' 'or_ln126_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i8 %or_ln126_2 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 191 'zext' 'zext_ln126' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%output_V_addr_9 = getelementptr [256 x i16]* %output_V, i64 0, i64 %zext_ln126" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 192 'getelementptr' 'output_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 193 [1/1] (3.25ns)   --->   "store i16 %output_V_load, i16* %output_V_addr_9, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 193 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "br label %.preheader4.i.0" [firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 194 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 3> <Delay = 1.76>
ST_12 : Operation 195 [1/1] (0.00ns)   --->   "%i11_0_i = phi i2 [ %i1, %.preheader21.loopexit ], [ 0, %.preheader21.preheader ]"   --->   Operation 195 'phi' 'i11_0_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 196 [1/1] (0.95ns)   --->   "%icmp_ln131 = icmp eq i2 %i11_0_i, -2" [firmware/nnet_utils/nnet_conv2d_stream.h:131->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 196 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "%empty_126 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 197 'speclooptripcount' 'empty_126' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 198 [1/1] (1.56ns)   --->   "%i1 = add i2 %i11_0_i, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:131->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 198 'add' 'i1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "br i1 %icmp_ln131, label %"shift_right_small<ap_fixed<16, 4, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config15>.exit", label %.preheader.preheader.i" [firmware/nnet_utils/nnet_conv2d_stream.h:131->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 199 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i2 %i11_0_i to i1" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 200 'trunc' 'trunc_ln134' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%shl_ln5 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %trunc_ln134, i7 0)" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 201 'bitconcatenate' 'shl_ln5' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_12 : Operation 202 [1/1] (0.00ns)   --->   "%or_ln134 = or i8 %shl_ln5, 64" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 202 'or' 'or_ln134' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_12 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln134_9 = zext i8 %or_ln134 to i9" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 203 'zext' 'zext_ln134_9' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_49 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %i11_0_i, i6 0)" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 204 'bitconcatenate' 'tmp_49' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_12 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln133_2 = zext i8 %tmp_49 to i9" [firmware/nnet_utils/nnet_conv2d_stream.h:133->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 205 'zext' 'zext_ln133_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_12 : Operation 206 [1/1] (1.76ns)   --->   "br label %.preheader.i" [firmware/nnet_utils/nnet_conv2d_stream.h:133->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 206 'br' <Predicate = (!icmp_ln131)> <Delay = 1.76>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv2d_stream.h:162]   --->   Operation 207 'ret' <Predicate = (icmp_ln131)> <Delay = 0.00>

State 13 <SV = 4> <Delay = 1.91>
ST_13 : Operation 208 [1/1] (0.00ns)   --->   "%i22_0_i = phi i7 [ %i2, %3 ], [ 0, %.preheader.preheader.i ]"   --->   Operation 208 'phi' 'i22_0_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i7 %i22_0_i to i9" [firmware/nnet_utils/nnet_conv2d_stream.h:133->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 209 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 210 [1/1] (1.48ns)   --->   "%icmp_ln133 = icmp eq i7 %i22_0_i, -64" [firmware/nnet_utils/nnet_conv2d_stream.h:133->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 210 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 211 [1/1] (0.00ns)   --->   "%empty_127 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 211 'speclooptripcount' 'empty_127' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 212 [1/1] (1.87ns)   --->   "%i2 = add i7 %i22_0_i, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:133->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 212 'add' 'i2' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "br i1 %icmp_ln133, label %.preheader21.loopexit, label %3" [firmware/nnet_utils/nnet_conv2d_stream.h:133->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 213 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (1.91ns)   --->   "%add_ln134 = add i9 %zext_ln133, %zext_ln134_9" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 214 'add' 'add_ln134' <Predicate = (!icmp_ln133)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 215 [1/1] (1.91ns)   --->   "%add_ln203 = add i9 %zext_ln133_2, %zext_ln133" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 215 'add' 'add_ln203' <Predicate = (!icmp_ln133)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "br label %.preheader21"   --->   Operation 216 'br' <Predicate = (icmp_ln133)> <Delay = 0.00>

State 14 <SV = 5> <Delay = 3.25>
ST_14 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln203_52 = zext i9 %add_ln203 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 217 'zext' 'zext_ln203_52' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 218 [1/1] (0.00ns)   --->   "%tmpinput_V_addr_16 = getelementptr [128 x i16]* %tmpinput_V, i64 0, i64 %zext_ln203_52" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 218 'getelementptr' 'tmpinput_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 219 [2/2] (3.25ns)   --->   "%tmpinput_V_load = load i16* %tmpinput_V_addr_16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 219 'load' 'tmpinput_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 15 <SV = 6> <Delay = 3.25>
ST_15 : Operation 220 [1/2] (3.25ns)   --->   "%tmpinput_V_load = load i16* %tmpinput_V_addr_16, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 220 'load' 'tmpinput_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 16 <SV = 7> <Delay = 3.25>
ST_16 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i9 %add_ln134 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 221 'zext' 'zext_ln134' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 222 [1/1] (0.00ns)   --->   "%output_V_addr11 = getelementptr [256 x i16]* %output_V, i64 0, i64 %zext_ln134" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 222 'getelementptr' 'output_V_addr11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 223 [1/1] (3.25ns)   --->   "store i16 %tmpinput_V_load, i16* %output_V_addr11, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 223 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_16 : Operation 224 [1/1] (0.00ns)   --->   "br label %.preheader.i" [firmware/nnet_utils/nnet_conv2d_stream.h:133->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 224 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i0') with incoming values : ('i0', firmware/nnet_utils/nnet_conv2d_stream.h:151) [6]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i0') with incoming values : ('i0', firmware/nnet_utils/nnet_conv2d_stream.h:151) [6]  (0 ns)
	'getelementptr' operation ('data_V_addr', firmware/nnet_utils/nnet_conv2d_stream.h:153) [17]  (0 ns)
	'load' operation ('DataIn.V', firmware/nnet_utils/nnet_conv2d_stream.h:153) on array 'data_V' [18]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('DataIn.V', firmware/nnet_utils/nnet_conv2d_stream.h:153) on array 'data_V' [18]  (3.25 ns)

 <State 4>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln203', firmware/nnet_utils/nnet_conv2d_stream.h:153) [13]  (0.99 ns)
	'getelementptr' operation ('tmpinput_V_addr', firmware/nnet_utils/nnet_conv2d_stream.h:153) [15]  (0 ns)
	'store' operation ('store_ln153', firmware/nnet_utils/nnet_conv2d_stream.h:153) of variable 'DataIn.V', firmware/nnet_utils/nnet_conv2d_stream.h:153 on array 'tmpinput.V', firmware/nnet_utils/nnet_conv2d_stream.h:148 [19]  (3.25 ns)

 <State 5>: 3.1ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('DataOut.V') with incoming values : ('DataOut.V', firmware/nnet_utils/nnet_conv2d_stream.h:157) [215]  (3.1 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'phi' operation ('DataOut.V') with incoming values : ('DataOut.V', firmware/nnet_utils/nnet_conv2d_stream.h:157) [215]  (0 ns)
	'store' operation ('store_ln158', firmware/nnet_utils/nnet_conv2d_stream.h:158) of variable 'DataOut.V' on array 'tmpinput.V', firmware/nnet_utils/nnet_conv2d_stream.h:148 [216]  (3.25 ns)

 <State 7>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i2_0_i_0', firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:161) with incoming values : ('add_ln125', firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:161) [233]  (1.77 ns)

 <State 8>: 1.92ns
The critical path consists of the following:
	'phi' operation ('i2_0_i_0', firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:161) with incoming values : ('add_ln125', firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:161) [233]  (0 ns)
	'add' operation ('add_ln126', firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:161) [242]  (1.92 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_V_addr', firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:161) [244]  (0 ns)
	'load' operation ('output_V_load', firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:161) on array 'output_V' [245]  (3.25 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'load' operation ('output_V_load', firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:161) on array 'output_V' [245]  (3.25 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_V_addr_9', firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:161) [246]  (0 ns)
	'store' operation ('store_ln126', firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:161) of variable 'output_V_load', firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:161 on array 'output_V' [247]  (3.25 ns)

 <State 12>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i2') with incoming values : ('i2', firmware/nnet_utils/nnet_conv2d_stream.h:133->firmware/nnet_utils/nnet_conv2d_stream.h:161) [268]  (1.77 ns)

 <State 13>: 1.92ns
The critical path consists of the following:
	'phi' operation ('i2') with incoming values : ('i2', firmware/nnet_utils/nnet_conv2d_stream.h:133->firmware/nnet_utils/nnet_conv2d_stream.h:161) [268]  (0 ns)
	'add' operation ('add_ln134', firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161) [275]  (1.92 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('tmpinput_V_addr_16', firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161) [279]  (0 ns)
	'load' operation ('tmpinput_V_load', firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161) on array 'tmpinput.V', firmware/nnet_utils/nnet_conv2d_stream.h:148 [280]  (3.25 ns)

 <State 15>: 3.25ns
The critical path consists of the following:
	'load' operation ('tmpinput_V_load', firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161) on array 'tmpinput.V', firmware/nnet_utils/nnet_conv2d_stream.h:148 [280]  (3.25 ns)

 <State 16>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_V_addr11', firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161) [281]  (0 ns)
	'store' operation ('store_ln134', firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161) of variable 'tmpinput_V_load', firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161 on array 'output_V' [282]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
