$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # clock $end
  $var wire 1 $ reset $end
  $var wire 1 % io_bundleAluControl_ctrlALUSrc $end
  $var wire 1 & io_bundleAluControl_ctrlJAL $end
  $var wire 4 ' io_bundleAluControl_ctrlOP [3:0] $end
  $var wire 1 ( io_bundleAluControl_ctrlSigned $end
  $var wire 1 ) io_bundleAluControl_ctrlBranch $end
  $var wire 1 * io_a $end
  $var wire 1 + io_b $end
  $var wire 1 , io_cin $end
  $var wire 1 - io_sum $end
  $var wire 1 . io_cout $end
  $scope module FullAdder $end
   $var wire 1 # clock $end
   $var wire 1 $ reset $end
   $var wire 1 % io_bundleAluControl_ctrlALUSrc $end
   $var wire 1 & io_bundleAluControl_ctrlJAL $end
   $var wire 4 ' io_bundleAluControl_ctrlOP [3:0] $end
   $var wire 1 ( io_bundleAluControl_ctrlSigned $end
   $var wire 1 ) io_bundleAluControl_ctrlBranch $end
   $var wire 1 * io_a $end
   $var wire 1 + io_b $end
   $var wire 1 , io_cin $end
   $var wire 1 - io_sum $end
   $var wire 1 . io_cout $end
   $var wire 1 / a_xor_b $end
   $var wire 1 0 a_and_b $end
   $var wire 1 1 b_and_cin $end
   $var wire 1 2 a_and_cin $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
0%
0&
b0000 '
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
#1
1#
#2
0#
0$
1,
1-
#3
1#
