// Seed: 2415955536
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2, id_3, id_4;
  union packed {
    logic id_5;
    logic id_6;
    real  id_7;
  } id_8[-1 : ""];
endmodule
module module_1 #(
    parameter id_1 = 32'd45
) (
    output tri1 id_0,
    input supply0 _id_1
);
  assign id_0 = -1;
  wire [id_1 : id_1] id_3;
  module_0 modCall_1 (id_3);
  assign modCall_1.id_6 = 0.0;
endmodule
module module_2 #(
    parameter id_2 = 32'd39
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10[id_2 : 1],
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input wire id_20;
  input wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  or primCall (
      id_4,
      id_1,
      id_20,
      id_19,
      id_9,
      id_17,
      id_15,
      id_3,
      id_6,
      id_13,
      id_8,
      id_12,
      id_7,
      id_16,
      id_11,
      id_14
  );
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  output logic [7:0] id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  module_0 modCall_1 (id_1);
  assign modCall_1.id_8 = 0.0;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire _id_2;
  inout wire id_1;
  logic id_21 = id_19;
endmodule
