
---------- Begin Simulation Statistics ----------
host_inst_rate                                 303817                       # Simulator instruction rate (inst/s)
host_mem_usage                                 305192                       # Number of bytes of host memory used
host_seconds                                    65.83                       # Real time elapsed on the host
host_tick_rate                              513508804                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.033804                       # Number of seconds simulated
sim_ticks                                 33804073500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5503095                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 34729.882803                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 30287.190862                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                5057009                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    15492514500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.081061                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               446086                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            120139                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   9872019000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.059230                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          325947                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1474218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 62216.073042                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 61608.894275                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1254564                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   13666009308                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.148997                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              219654                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            80510                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   8572507985                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.094385                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         139144                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs         6000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 46457.284614                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  16.688739                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           16099                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        18000                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    747915825                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6977313                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 43798.665858                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 39657.888424                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6311573                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     29158523808                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.095415                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                665740                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             200649                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  18444526985                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.066658                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           465091                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996632                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.002977                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.551626                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -3.048171                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6977313                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 43798.665858                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 39657.888424                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6311573                       # number of overall hits
system.cpu.dcache.overall_miss_latency    29158523808                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.095415                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               665740                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            200649                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  18444526985                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.066658                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          465091                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 384508                       # number of replacements
system.cpu.dcache.sampled_refs                 385532                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1019.038281                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6434043                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501857365000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   145159                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13262784                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14373.115792                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11423.851116                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13221719                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      590232000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.003096                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                41065                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              1221                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    455160500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.003004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           39843                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 331.837140                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13262784                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14373.115792                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11423.851116                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13221719                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       590232000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.003096                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 41065                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               1221                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    455160500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.003004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            39843                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.435645                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            223.050036                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13262784                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14373.115792                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11423.851116                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13221719                       # number of overall hits
system.cpu.icache.overall_miss_latency      590232000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.003096                       # miss rate for overall accesses
system.cpu.icache.overall_misses                41065                       # number of overall misses
system.cpu.icache.overall_mshr_hits              1221                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    455160500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.003004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           39843                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  39613                       # number of replacements
system.cpu.icache.sampled_refs                  39844                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                223.050036                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13221719                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 39038.010006                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency       120939755                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                  3098                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    63623                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     59189.069866                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 43532.434052                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                          202                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           3753830000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.996825                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      63421                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency      2760870500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.996825                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 63421                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     361753                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       58792.489366                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  42988.790582                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         238328                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             7256463000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.341186                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       123425                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                         1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        5305805500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.341180                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  123423                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   81919                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    59033.075355                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 43335.257999                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          4835930500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     81919                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     3549981000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                81919                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   145159                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       145159                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           2.380158                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      425376                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        58927.100393                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   43173.321059                       # average overall mshr miss latency
system.l2.demand_hits                          238530                       # number of demand (read+write) hits
system.l2.demand_miss_latency             11010293000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.439249                       # miss rate for demand accesses
system.l2.demand_misses                        186846                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         8066676000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.439244                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   186844                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.337024                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.293019                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   5521.795704                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4800.831253                       # Average occupied blocks per context
system.l2.overall_accesses                     425376                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       58927.100393                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  43105.873135                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         238530                       # number of overall hits
system.l2.overall_miss_latency            11010293000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.439249                       # miss rate for overall accesses
system.l2.overall_misses                       186846                       # number of overall misses
system.l2.overall_mshr_hits                         1                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        8187615755                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.446527                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  189942                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.512912                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          1589                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher            0                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified         3144                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued             3098                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit           46                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         135035                       # number of replacements
system.l2.sampled_refs                         145637                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      10322.626957                       # Cycle average of tags in use
system.l2.total_refs                           346639                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            62095                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2977476                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2924876                       # DTB hits
system.switch_cpus.dtb.data_misses              52600                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2262604                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2211989                       # DTB read hits
system.switch_cpus.dtb.read_misses              50615                       # DTB read misses
system.switch_cpus.dtb.write_accesses          714872                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              712887                       # DTB write hits
system.switch_cpus.dtb.write_misses              1985                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10052614                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10052602                       # ITB hits
system.switch_cpus.itb.fetch_misses                12                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 44672860                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2978102                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2454161                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      3270236                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           15                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       299817                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      3269593                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        3850959                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         168911                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1305010                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       332077                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17024566                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.625037                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.531670                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     12826449     75.34%     75.34% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2039383     11.98%     87.32% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       797458      4.68%     92.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       405844      2.38%     94.39% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       270418      1.59%     95.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       145748      0.86%     96.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       128195      0.75%     97.59% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        78994      0.46%     98.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       332077      1.95%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17024566                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10640987                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2359224                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3120555                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       299627                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10640987                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts     13060647                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.293528                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.293528                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      4575463                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          196                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       401770                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     28063212                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7180436                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      5173033                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1984264                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          583                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        95633                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4702191                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4548212                       # DTB hits
system.switch_cpus_1.dtb.data_misses           153979                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3801906                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3652525                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           149381                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        900285                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            895687                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            4598                       # DTB write misses
system.switch_cpus_1.fetch.Branches           3850959                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3210180                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8699800                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        81872                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             29381553                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        543141                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.167905                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3210180                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2623072                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.281063                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     19008830                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.545679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.753525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       13519274     71.12%     71.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         477789      2.51%     73.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         293938      1.55%     75.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         456676      2.40%     77.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        1345183      7.08%     84.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         260320      1.37%     86.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         253188      1.33%     87.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         475296      2.50%     89.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1927166     10.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     19008830                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               3926456                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2075062                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop             1499524                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.671388                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4703194                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           900285                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        12927520                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14772685                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.734733                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         9498273                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.644103                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14990721                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       348045                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       2770822                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5695616                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       414824                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1819093                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     24448701                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3802909                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       420001                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15398473                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       116698                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         5737                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1984264                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       153989                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       256228                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       108350                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          386                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        17542                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3336379                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores      1057759                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        17542                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        62578                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       285467                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.436009                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.436009                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10388545     65.67%     65.67% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        45584      0.29%     65.96% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     65.96% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       229627      1.45%     67.41% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         7181      0.05%     67.46% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       203049      1.28%     68.74% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult        19518      0.12%     68.87% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv        64643      0.41%     69.27% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     69.27% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3939326     24.90%     94.18% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       921002      5.82%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15818475                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       146667                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009272                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        23550     16.06%     16.06% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     16.06% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     16.06% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd           30      0.02%     16.08% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     16.08% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            4      0.00%     16.08% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            0      0.00%     16.08% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv        74335     50.68%     66.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     66.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        42882     29.24%     96.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         5866      4.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     19008830                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.832165                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.366940                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     11908243     62.65%     62.65% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2958071     15.56%     78.21% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1664213      8.75%     86.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1143919      6.02%     92.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       809594      4.26%     97.24% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       320274      1.68%     98.92% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       178629      0.94%     99.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        18395      0.10%     99.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         7492      0.04%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     19008830                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.689700                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         22949177                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15818475                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined     12684235                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        30408                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     11080411                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3210244                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3210180                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              64                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      2397001                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       809083                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5695616                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1819093                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               22935286                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      3802122                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8004544                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       321192                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7497192                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       418428                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        17215                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     34817094                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27066509                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     20079771                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      4945709                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1984264                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       779542                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     12075164                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      1932664                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 93125                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
