Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU"
Output Format                      : NGC
Target Device                      : xc7a200t-3-fbg484

---- Source Options
Top Module Name                    : ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/vapippal/IIT KGP Docs/SEM 5/COA Lab/RISC/RISC/lac_unit.v" into library work
Parsing module <lac_unit>.
Analyzing Verilog file "/home/vapippal/IIT KGP Docs/SEM 5/COA Lab/RISC/RISC/cla_4_bit_augment.v" into library work
Parsing module <cla_4_bit_augment>.
Analyzing Verilog file "/home/vapippal/IIT KGP Docs/SEM 5/COA Lab/RISC/RISC/cla_16_bit.v" into library work
Parsing module <cla_16_bit>.
Analyzing Verilog file "/home/vapippal/IIT KGP Docs/SEM 5/COA Lab/RISC/RISC/shifter.v" into library work
Parsing module <shifter>.
Analyzing Verilog file "/home/vapippal/IIT KGP Docs/SEM 5/COA Lab/RISC/RISC/adder32.v" into library work
Parsing module <adder32>.
Analyzing Verilog file "/home/vapippal/IIT KGP Docs/SEM 5/COA Lab/RISC/RISC/ALU.v" into library work
Parsing module <ALU>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ALU>.
WARNING:HDLCompiler:1016 - "/home/vapippal/IIT KGP Docs/SEM 5/COA Lab/RISC/RISC/adder32.v" Line 30: Port P_out is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/vapippal/IIT KGP Docs/SEM 5/COA Lab/RISC/RISC/adder32.v" Line 31: Port P_out is not connected to this instance

Elaborating module <adder32>.

Elaborating module <cla_16_bit>.

Elaborating module <cla_4_bit_augment>.

Elaborating module <lac_unit>.
WARNING:HDLCompiler:189 - "/home/vapippal/IIT KGP Docs/SEM 5/COA Lab/RISC/RISC/ALU.v" Line 50: Size mismatch in connection of port <c_in>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <shifter>.
WARNING:HDLCompiler:189 - "/home/vapippal/IIT KGP Docs/SEM 5/COA Lab/RISC/RISC/ALU.v" Line 53: Size mismatch in connection of port <shamt>. Formal port size is 32-bit while actual signal size is 5-bit.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ALU>.
    Related source file is "/home/vapippal/IIT KGP Docs/SEM 5/COA Lab/RISC/RISC/ALU.v".
WARNING:Xst:737 - Found 1-bit latch for signal <fCarry>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Latch(s).
	inferred  10 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <adder32>.
    Related source file is "/home/vapippal/IIT KGP Docs/SEM 5/COA Lab/RISC/RISC/adder32.v".
INFO:Xst:3210 - "/home/vapippal/IIT KGP Docs/SEM 5/COA Lab/RISC/RISC/adder32.v" line 30: Output port <P_out> of the instance <cla1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vapippal/IIT KGP Docs/SEM 5/COA Lab/RISC/RISC/adder32.v" line 30: Output port <G_out> of the instance <cla1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vapippal/IIT KGP Docs/SEM 5/COA Lab/RISC/RISC/adder32.v" line 31: Output port <P_out> of the instance <cla2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vapippal/IIT KGP Docs/SEM 5/COA Lab/RISC/RISC/adder32.v" line 31: Output port <G_out> of the instance <cla2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <adder32> synthesized.

Synthesizing Unit <cla_16_bit>.
    Related source file is "/home/vapippal/IIT KGP Docs/SEM 5/COA Lab/RISC/RISC/cla_16_bit.v".
    Summary:
	no macro.
Unit <cla_16_bit> synthesized.

Synthesizing Unit <cla_4_bit_augment>.
    Related source file is "/home/vapippal/IIT KGP Docs/SEM 5/COA Lab/RISC/RISC/cla_4_bit_augment.v".
    Summary:
Unit <cla_4_bit_augment> synthesized.

Synthesizing Unit <lac_unit>.
    Related source file is "/home/vapippal/IIT KGP Docs/SEM 5/COA Lab/RISC/RISC/lac_unit.v".
    Summary:
	no macro.
Unit <lac_unit> synthesized.

Synthesizing Unit <shifter>.
    Related source file is "/home/vapippal/IIT KGP Docs/SEM 5/COA Lab/RISC/RISC/shifter.v".
    Found 32-bit shifter arithmetic right for signal <in[31]_shamt[31]_shift_right_0_OUT> created at line 33
    Found 32-bit shifter logical right for signal <in[31]_shamt[31]_shift_right_2_OUT> created at line 39
    Found 32-bit shifter logical left for signal <in[31]_shamt[31]_shift_left_3_OUT> created at line 40
    Summary:
	inferred   6 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shifter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                                              : 1
 1-bit latch                                           : 1
# Multiplexers                                         : 16
 32-bit 2-to-1 multiplexer                             : 15
 5-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 17
 32-bit xor2                                           : 1
 4-bit xor2                                            : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multiplexers                                         : 16
 32-bit 2-to-1 multiplexer                             : 15
 5-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 17
 32-bit xor2                                           : 1
 4-bit xor2                                            : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ALU> ...

Optimizing unit <shifter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ALU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 397
#      GND                         : 1
#      LUT2                        : 27
#      LUT3                        : 13
#      LUT4                        : 12
#      LUT5                        : 118
#      LUT6                        : 193
#      MUXF7                       : 33
# FlipFlops/Latches                : 1
#      LD                          : 1
# IO Buffers                       : 108
#      IBUF                        : 73
#      OBUF                        : 35

Device utilization summary:
---------------------------

Selected Device : 7a200tfbg484-3 


Slice Logic Utilization: 
 Number of Slice LUTs:                  363  out of  134600     0%  
    Number used as Logic:               363  out of  134600     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    363
   Number with an unused Flip Flop:     363  out of    363   100%  
   Number with an unused LUT:             0  out of    363     0%  
   Number of fully used LUT-FF pairs:     0  out of    363     0%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                         108
 Number of bonded IOBs:                 108  out of    285    37%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------+------------------------+-------+
Clock Signal                                 | Clock buffer(FF name)  | Load  |
---------------------------------------------+------------------------+-------+
op[3]_op[3]_AND_78_o(op[3]_op[3]_AND_78_o1:O)| NONE(*)(fCarry)        | 1     |
---------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 8.685ns
   Maximum output required time after clock: 0.751ns
   Maximum combinational path delay: 10.036ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'op[3]_op[3]_AND_78_o'
  Total number of paths / destination ports: 81 / 1
-------------------------------------------------------------------------
Offset:              8.685ns (Levels of Logic = 18)
  Source:            op<2> (PAD)
  Destination:       fCarry (LATCH)
  Destination Clock: op[3]_op[3]_AND_78_o falling

  Data Path: op<2> to fCarry
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           162   0.001   0.638  op_2_IBUF (op_2_IBUF)
     LUT3:I0->O            3   0.097   0.389  add1/cla1/g1/g<0>1 (add1/cla1/g1/c<1>)
     LUT6:I4->O            2   0.097   0.561  add1/cla1/g1/c<3><2>1 (add1/cla1/g1/c<3>)
     LUT4:I0->O            3   0.097   0.389  add1/cla1/g1/G<3>1 (add1/cla1/G<0>)
     LUT6:I4->O            3   0.097   0.389  add1/cla1/g2/c<2><1>1 (add1/cla1/g2/c<2>)
     LUT6:I4->O            3   0.097   0.389  add1/cla1/g5/c<1><1>4 (add1/cla1/c<1>)
     LUT6:I4->O            3   0.097   0.389  add1/cla1/g3/c<2><1>1 (add1/cla1/g3/c<2>)
     LUT6:I4->O            3   0.097   0.389  add1/cla1/g5/c<2><2>4 (add1/cla1/c<2>)
     LUT6:I4->O            3   0.097   0.389  add1/cla1/g4/c<2><1>1 (add1/cla1/g4/c<2>)
     LUT6:I4->O            3   0.097   0.389  add1/cla1/g5/cout<3>4 (add1/c)
     LUT6:I4->O            3   0.097   0.389  add1/cla2/g1/c<2><1>1 (add1/cla2/g1/c<2>)
     LUT6:I4->O            3   0.097   0.389  add1/cla2/g5/c<0>4 (add1/cla2/c<0>)
     LUT6:I4->O            3   0.097   0.389  add1/cla2/g2/c<2><1>1 (add1/cla2/g2/c<2>)
     LUT6:I4->O            3   0.097   0.389  add1/cla2/g5/c<1><1>4 (add1/cla2/c<1>)
     LUT6:I4->O            3   0.097   0.389  add1/cla2/g3/c<2><1>1 (add1/cla2/g3/c<2>)
     LUT6:I4->O            3   0.097   0.389  add1/cla2/g5/c<2><2>4 (add1/cla2/c<2>)
     LUT6:I4->O            3   0.097   0.389  add1/cla2/g4/c<2><1>1 (add1/cla2/g4/c<2>)
     LUT6:I4->O            1   0.097   0.000  add1/cla2/g5/cout<3>4 (cout)
     LD:D                     -0.028          fCarry
    ----------------------------------------
    Total                      8.685ns (1.650ns logic, 7.035ns route)
                                       (19.0% logic, 81.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'op[3]_op[3]_AND_78_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            fCarry (LATCH)
  Destination:       fCarry (PAD)
  Source Clock:      op[3]_op[3]_AND_78_o falling

  Data Path: fCarry to fCarry
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  fCarry (fCarry_OBUF)
     OBUF:I->O                 0.000          fCarry_OBUF (fCarry)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 11851 / 34
-------------------------------------------------------------------------
Delay:               10.036ns (Levels of Logic = 22)
  Source:            op<2> (PAD)
  Destination:       fZero (PAD)

  Data Path: op<2> to fZero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           162   0.001   0.638  op_2_IBUF (op_2_IBUF)
     LUT3:I0->O            3   0.097   0.389  add1/cla1/g1/g<0>1 (add1/cla1/g1/c<1>)
     LUT6:I4->O            2   0.097   0.561  add1/cla1/g1/c<3><2>1 (add1/cla1/g1/c<3>)
     LUT4:I0->O            3   0.097   0.389  add1/cla1/g1/G<3>1 (add1/cla1/G<0>)
     LUT6:I4->O            3   0.097   0.389  add1/cla1/g2/c<2><1>1 (add1/cla1/g2/c<2>)
     LUT6:I4->O            3   0.097   0.389  add1/cla1/g5/c<1><1>4 (add1/cla1/c<1>)
     LUT6:I4->O            3   0.097   0.389  add1/cla1/g3/c<2><1>1 (add1/cla1/g3/c<2>)
     LUT6:I4->O            3   0.097   0.389  add1/cla1/g5/c<2><2>4 (add1/cla1/c<2>)
     LUT6:I4->O            3   0.097   0.389  add1/cla1/g4/c<2><1>1 (add1/cla1/g4/c<2>)
     LUT6:I4->O            3   0.097   0.389  add1/cla1/g5/cout<3>4 (add1/c)
     LUT6:I4->O            3   0.097   0.389  add1/cla2/g1/c<2><1>1 (add1/cla2/g1/c<2>)
     LUT6:I4->O            3   0.097   0.389  add1/cla2/g5/c<0>4 (add1/cla2/c<0>)
     LUT6:I4->O            3   0.097   0.389  add1/cla2/g2/c<2><1>1 (add1/cla2/g2/c<2>)
     LUT6:I4->O            3   0.097   0.389  add1/cla2/g5/c<1><1>4 (add1/cla2/c<1>)
     LUT6:I4->O            3   0.097   0.389  add1/cla2/g3/c<2><1>1 (add1/cla2/g3/c<2>)
     LUT6:I4->O            3   0.097   0.389  add1/cla2/g5/c<2><2>4 (add1/cla2/c<2>)
     LUT6:I4->O            3   0.097   0.305  add1/cla2/g4/c<2><1>1 (add1/cla2/g4/c<2>)
     LUT6:I5->O            1   0.097   0.295  Mmux_result110 (Mmux_result129)
     LUT6:I5->O            1   0.097   0.000  Mmux_result118_F (N52)
     MUXF7:I0->O           3   0.277   0.389  Mmux_result118 (fSign_OBUF)
     LUT5:I3->O            1   0.097   0.279  fZero8 (fZero_OBUF)
     OBUF:I->O                 0.000          fZero_OBUF (fZero)
    ----------------------------------------
    Total                     10.036ns (2.121ns logic, 7.915ns route)
                                       (21.1% logic, 78.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.41 secs
 
--> 


Total memory usage is 480616 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    5 (   0 filtered)

