
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.113389                       # Number of seconds simulated
sim_ticks                                113388531500                       # Number of ticks simulated
final_tick                               113388531500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 305262                       # Simulator instruction rate (inst/s)
host_op_rate                                   353918                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              174530009                       # Simulator tick rate (ticks/s)
host_mem_usage                                 688664                       # Number of bytes of host memory used
host_seconds                                   649.68                       # Real time elapsed on the host
sim_insts                                   198322096                       # Number of instructions simulated
sim_ops                                     229933423                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 113388531500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          287872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          347776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher       848640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1484288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       287872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        287872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         7744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            7744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             4498                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             5434                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher        13260                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               23192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           121                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                121                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            2538811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            3067118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher       7484355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              13090283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       2538811                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2538811                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           68296                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                68296                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           68296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           2538811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           3067118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher      7484355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             13158579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       23192                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        121                       # Number of write requests accepted
system.mem_ctrls.readBursts                     23192                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      121                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1482496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    6528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1484288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 7744                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     28                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  113388467500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 23192                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  121                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         6207                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    239.502497                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   128.109812                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   321.840213                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3657     58.92%     58.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1114     17.95%     76.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          286      4.61%     81.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          118      1.90%     83.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          116      1.87%     85.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           75      1.21%     86.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           64      1.03%     87.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           49      0.79%     88.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          728     11.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6207                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            6                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    3836.500000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    624.519629                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   8159.905385                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023            4     66.67%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1     16.67%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479            1     16.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             6                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             17                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.970563                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.095445                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3     50.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                3     50.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             6                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1884976581                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2319301581                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  115820000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     81375.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               100125.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        13.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     13.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.52                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    16990                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      56                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.28                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    4863744.16                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 25825380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 13703745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                93519720                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 527220                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         3062136480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            704715510                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            191056800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      6271688910                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      4842191520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      21187298565                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            36393189030                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            320.960050                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         111344304204                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    390979000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1304026000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  84980781000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  12609844459                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     349190046                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  13753710995                       # Time in different power states
system.mem_ctrls_1.actEnergy                 18585420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  9851820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                71871240                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                   5220                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1975452960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            458722320                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            122065440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      4106009820                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      3119910240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      23285755140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            33168973890                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            292.524936                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         112062756533                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    248334000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     841148000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  94933871750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   8124745742                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     236009717                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   9004422291                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 113388531500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                69486901                       # Number of BP lookups
system.cpu.branchPred.condPredicted          38846682                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           7655842                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             46932262                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                30965164                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             65.978418                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                13882111                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect            1583062                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         4021441                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            3355284                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           666157                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        95213                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 113388531500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 113388531500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 113388531500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 113388531500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    75                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    113388531500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        226777064                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            9023442                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      366187209                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    69486901                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           48202559                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     209449092                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                15334054                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 5565                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           517                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles        16931                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 133518262                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 75355                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          226162574                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.908613                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.060961                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 21387537      9.46%      9.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 74404467     32.90%     42.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 33859348     14.97%     57.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 96511222     42.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            226162574                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.306411                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.614745                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 19301309                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              16566881                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 179109498                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3755722                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                7429164                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             26899690                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                253708                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              374006618                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts              31838557                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                7429164                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 42776542                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                11793484                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         600368                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 159141751                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               4421265                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              342557271                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts              15838123                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               1180878                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 736764                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 127573                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1334384                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           457777533                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            1604286032                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        443030108                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             305748955                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                152028578                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              10143                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           7122                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   6190724                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             41079625                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            27634605                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1254490                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          6460758                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  326538721                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               12554                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 279171167                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           5502428                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        96617851                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    273963574                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           1039                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     226162574                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.234383                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.073437                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            77181218     34.13%     34.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            50113334     22.16%     56.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            69050384     30.53%     86.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            28313947     12.52%     99.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1503231      0.66%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 460      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       226162574                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                33338338     68.39%     68.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   6428      0.01%     68.41% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     68.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     68.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     68.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     68.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     68.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     68.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     68.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     68.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     68.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     68.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     68.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     68.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     68.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     68.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     68.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     68.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     68.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     68.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     68.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     68.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     68.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     68.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     68.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     68.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     68.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     68.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     68.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     68.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     68.41% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               10330759     21.19%     89.60% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               5068408     10.40%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               16      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             214953757     77.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1909507      0.68%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc           2956      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             38032637     13.62%     91.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            24272294      8.69%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              279171167                       # Type of FU issued
system.cpu.iq.rate                           1.231038                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    48743949                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.174602                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          838751237                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         423181457                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    260900795                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  48                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              327915084                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      32                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           928360                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     15468486                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        44243                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        12755                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      5833335                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads      1379858                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         59305                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                7429164                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 6574206                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 87926                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           326551321                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              41079625                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             27634605                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               6803                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   9044                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 64760                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          12755                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        5827419                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      2168036                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              7995455                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             265922884                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              33614139                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          13248283                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            46                       # number of nop insts executed
system.cpu.iew.exec_refs                     56739158                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 38873071                       # Number of branches executed
system.cpu.iew.exec_stores                   23125019                       # Number of stores executed
system.cpu.iew.exec_rate                     1.172618                       # Inst execution rate
system.cpu.iew.wb_sent                      261327852                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     260900811                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 159212814                       # num instructions producing a value
system.cpu.iew.wb_consumers                 358054357                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.150473                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.444661                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        81336365                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11515                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           7417979                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    212419262                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.082451                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.552963                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    102997397     48.49%     48.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     52926775     24.92%     73.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     29032248     13.67%     87.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     12886505      6.07%     93.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      5422282      2.55%     95.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3169334      1.49%     97.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2049803      0.96%     98.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1031323      0.49%     98.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2903595      1.37%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    212419262                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            198322096                       # Number of instructions committed
system.cpu.commit.committedOps              229933423                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       47412409                       # Number of memory references committed
system.cpu.commit.loads                      25611139                       # Number of loads committed
system.cpu.commit.membars                        5751                       # Number of memory barriers committed
system.cpu.commit.branches                   34642995                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 213035091                       # Number of committed integer instructions.
system.cpu.commit.function_calls              8279490                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        180897048     78.67%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1621010      0.70%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc         2956      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        25611139     11.14%     90.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       21801254      9.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         229933423                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2903595                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    520784493                       # The number of ROB reads
system.cpu.rob.rob_writes                   636317669                       # The number of ROB writes
system.cpu.timesIdled                           14560                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          614490                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   198322096                       # Number of Instructions Simulated
system.cpu.committedOps                     229933423                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.143479                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.143479                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.874524                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.874524                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                324763433                       # number of integer regfile reads
system.cpu.int_regfile_writes               186440134                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                 904553417                       # number of cc regfile reads
system.cpu.cc_regfile_writes                159418738                       # number of cc regfile writes
system.cpu.misc_regfile_reads                51329575                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  11379                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 113388531500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            693254                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.431418                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            50627581                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            694278                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             72.921194                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          88249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.431418                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999445                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999445                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          312                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          626                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104733996                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104733996                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 113388531500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     29903297                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        29903297                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     20712608                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       20712608                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         5965                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5965                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         5689                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5689                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      50615905                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50615905                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     50615905                       # number of overall hits
system.cpu.dcache.overall_hits::total        50615905                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       692352                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        692352                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       699686                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       699686                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          262                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          262                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      1392038                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1392038                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1392038                       # number of overall misses
system.cpu.dcache.overall_misses::total       1392038                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   7076287500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7076287500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   6230866222                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6230866222                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data      1697500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1697500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  13307153722                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  13307153722                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  13307153722                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  13307153722                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     30595649                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     30595649                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21412294                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21412294                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         6227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     52007943                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52007943                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     52007943                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52007943                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.022629                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.022629                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.032677                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032677                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.042075                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.042075                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.026766                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026766                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.026766                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026766                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 10220.650045                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10220.650045                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data  8905.232093                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8905.232093                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data  6479.007634                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  6479.007634                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data  9559.475907                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9559.475907                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data  9559.475907                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9559.475907                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          688                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       435069                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               176                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           54352                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     3.909091                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     8.004655                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       693254                       # number of writebacks
system.cpu.dcache.writebacks::total            693254                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       184184                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       184184                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       513565                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       513565                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          262                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          262                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       697749                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       697749                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       697749                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       697749                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       508168                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       508168                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       186121                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       186121                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       694289                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       694289                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       694289                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       694289                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   5080904500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5080904500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1804228356                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1804228356                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   6885132856                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6885132856                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   6885132856                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6885132856                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.016609                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016609                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008692                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008692                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.013350                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013350                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.013350                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013350                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data  9998.473930                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  9998.473930                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data  9693.846240                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  9693.846240                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data  9916.811092                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9916.811092                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data  9916.811092                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9916.811092                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 113388531500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 113388531500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 113388531500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            143120                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.719498                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           133362589                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            143632                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            928.501929                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle        1575666500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.719498                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999452                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999452                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          295                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         267179917                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        267179917                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 113388531500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    133362589                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       133362589                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     133362589                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        133362589                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    133362589                       # number of overall hits
system.cpu.icache.overall_hits::total       133362589                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       155548                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        155548                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       155548                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         155548                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       155548                       # number of overall misses
system.cpu.icache.overall_misses::total        155548                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1884744463                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1884744463                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1884744463                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1884744463                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1884744463                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1884744463                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    133518137                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    133518137                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    133518137                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    133518137                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    133518137                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    133518137                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001165                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001165                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001165                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001165                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001165                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001165                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 12116.802935                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12116.802935                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 12116.802935                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12116.802935                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 12116.802935                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12116.802935                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       205969                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets         1398                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             11768                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              10                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    17.502464                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   139.800000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       143120                       # number of writebacks
system.cpu.icache.writebacks::total            143120                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        11904                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        11904                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        11904                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        11904                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        11904                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        11904                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       143644                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       143644                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       143644                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       143644                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       143644                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       143644                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1644300477                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1644300477                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1644300477                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1644300477                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1644300477                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1644300477                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001076                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001076                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001076                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001076                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11447.052971                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11447.052971                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11447.052971                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11447.052971                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11447.052971                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11447.052971                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 113388531500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 113388531500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 113388531500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          1439194                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             1439568                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                  325                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                175936                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 113388531500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                       178                       # number of replacements
system.l2.tags.tagsinuse                 14587.068213                       # Cycle average of tags in use
system.l2.tags.total_refs                      752890                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18066                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     41.674416                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    14142.381179                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   444.687034                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.431591                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.013571                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.445162                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           499                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         17389                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          477                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          161                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          670                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3289                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3052                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10217                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015228                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.530670                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14211393                       # Number of tag accesses
system.l2.tags.data_accesses                 14211393                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 113388531500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       681199                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           681199                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       151552                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           151552                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             182701                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                182701                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          139128                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             139128                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         504937                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            504937                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                139128                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                687638                       # number of demand (read+write) hits
system.l2.demand_hits::total                   826766                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               139128                       # number of overall hits
system.l2.overall_hits::cpu.data               687638                       # number of overall hits
system.l2.overall_hits::total                  826766                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data              11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 11                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             3421                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3421                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          4505                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4505                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         3219                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3219                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                4505                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                6640                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11145                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               4505                       # number of overall misses
system.l2.overall_misses::cpu.data               6640                       # number of overall misses
system.l2.overall_misses::total                 11145                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    308870000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     308870000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    587878500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    587878500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   1013976000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1013976000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     587878500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1322846000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1910724500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    587878500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1322846000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1910724500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       681199                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       681199                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       151552                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       151552                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data            11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               11                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         186122                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            186122                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       143633                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         143633                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       508156                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        508156                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            143633                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            694278                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               837911                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           143633                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           694278                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              837911                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.018380                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.018380                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.031365                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.031365                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.006335                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.006335                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.031365                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.009564                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.013301                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.031365                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.009564                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.013301                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 90286.465946                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90286.465946                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 130494.672586                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 130494.672586                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 314997.204101                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 314997.204101                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 130494.672586                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 199223.795181                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 171442.305967                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 130494.672586                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 199223.795181                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 171442.305967                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                         3                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                  121                       # number of writebacks
system.l2.writebacks::total                       121                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu.data          1175                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             1175                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             7                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data           31                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           31                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data             1206                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1213                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data            1206                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1213                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher       198902                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         198902                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            11                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         2246                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2246                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         4498                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4498                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         3188                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3188                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           4498                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           5434                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9932                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          4498                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          5434                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       198902                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           208834                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher   1290828869                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1290828869                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data       171000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       171000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    263004000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    263004000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    560305000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    560305000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    992453500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    992453500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    560305000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1255457500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1815762500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    560305000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1255457500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher   1290828869                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3106591369                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.012067                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.012067                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.031316                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.031316                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.006274                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.006274                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.031316                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.007827                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.011853                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.031316                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.007827                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.249232                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher  6489.773200                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total  6489.773200                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 15545.454545                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 15545.454545                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 117098.842386                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 117098.842386                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 124567.585594                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 124567.585594                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 311309.127980                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 311309.127980                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 124567.585594                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 231037.449393                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 182819.422070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 124567.585594                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 231037.449393                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher  6489.773200                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 14875.888835                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         23381                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         3803                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 113388531500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              20946                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          121                       # Transaction distribution
system.membus.trans_dist::CleanEvict               57                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2246                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2246                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         20946                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        46573                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  46573                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1492032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1492032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             23203                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   23203    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               23203                       # Request fanout histogram
system.membus.reqLayer0.occupancy            33888828                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          121928318                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1674307                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       836400                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         3644                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         185642                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       185642                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 113388531500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            651799                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       681320                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       155175                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              57                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           201872                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              11                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             11                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           186122                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          186122                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        143644                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       508156                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       430396                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2081833                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2512229                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     18352128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     88802112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              107154240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          202062                       # Total snoops (count)
system.tol2bus.snoopTraffic                      8512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1039983                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.182034                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.385873                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 850671     81.80%     81.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 189312     18.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1039983                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1673527506                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1507                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         215560807                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1041515314                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
