

================================================================
== Vitis HLS Report for 'dataflow_parent_loop_proc'
================================================================
* Date:           Thu Sep 11 18:13:47 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_144_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%K_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %K"   --->   Operation 4 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B"   --->   Operation 5 'read' 'B_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %A"   --->   Operation 6 'read' 'A_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%total_batches_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %total_batches"   --->   Operation 7 'read' 'total_batches_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty, void @empty_17, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, void @empty_17, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.cond"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.25>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%batch = phi i28 %add_ln144, void %for.inc, i28 0, void %newFuncRoot" [src/spmm_device_fpga.cpp:144]   --->   Operation 11 'phi' 'batch' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i28 %batch" [src/spmm_device_fpga.cpp:144]   --->   Operation 12 'zext' 'zext_ln144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.82ns)   --->   "%icmp_ln144 = icmp_slt  i29 %zext_ln144, i29 %total_batches_read" [src/spmm_device_fpga.cpp:144]   --->   Operation 13 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln144 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @dataflow_parent_loop_str, i28 %batch, i29 %total_batches, i32 0" [src/spmm_device_fpga.cpp:144]   --->   Operation 14 'specdataflowpipeline' 'specdataflowpipeline_ln144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.85ns)   --->   "%add_ln144 = add i28 %batch, i28 1" [src/spmm_device_fpga.cpp:144]   --->   Operation 15 'add' 'add_ln144' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %for.end.exitStub, void %for.inc" [src/spmm_device_fpga.cpp:144]   --->   Operation 16 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (1.42ns)   --->   "%call_ln150 = call void @dataflow_in_loop_VITIS_LOOP_144_1, i64 %gmem0, i28 %batch, i64 %A_read, i32 %gmem1, i64 %B_read, i32 %K_read" [src/spmm_device_fpga.cpp:150]   --->   Operation 17 'call' 'call_ln150' <Predicate = (icmp_ln144)> <Delay = 1.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 18 'ret' 'ret_ln0' <Predicate = (!icmp_ln144)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln147 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [src/spmm_device_fpga.cpp:147]   --->   Operation 19 'specloopname' 'specloopname_ln147' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln150 = call void @dataflow_in_loop_VITIS_LOOP_144_1, i64 %gmem0, i28 %batch, i64 %A_read, i32 %gmem1, i64 %B_read, i32 %K_read" [src/spmm_device_fpga.cpp:150]   --->   Operation 20 'call' 'call_ln150' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln144 = br void %for.cond" [src/spmm_device_fpga.cpp:144]   --->   Operation 21 'br' 'br_ln144' <Predicate = (icmp_ln144)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('batch', src/spmm_device_fpga.cpp:144) with incoming values : ('add_ln144', src/spmm_device_fpga.cpp:144) [15]  (0.387 ns)

 <State 2>: 2.25ns
The critical path consists of the following:
	'phi' operation ('batch', src/spmm_device_fpga.cpp:144) with incoming values : ('add_ln144', src/spmm_device_fpga.cpp:144) [15]  (0 ns)
	'call' operation ('call_ln150', src/spmm_device_fpga.cpp:150) to 'dataflow_in_loop_VITIS_LOOP_144_1' [23]  (1.43 ns)
	blocking operation 0.825 ns on control path)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
