Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/altera/13.1/projects_folder/ --output-directory=C:/altera/13.1/projects_folder/unsaved_unfinished/ --report-file=bsf:C:/altera/13.1/projects_folder/unsaved_unfinished.bsf --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CGXFC3B7F23C8 --system-info=DEVICE_SPEEDGRADE=8_H7 --component-file=C:/altera/13.1/projects_folder/unsaved_unfinished.qsys
Progress: Loading projects_folder/unsaved_unfinished.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding reg32_avalon_interface_0 [reg32_avalon_interface 1.0]
Progress: Parameterizing module reg32_avalon_interface_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/altera/13.1/projects_folder/ --output-directory=C:/altera/13.1/projects_folder/unsaved_unfinished/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:C:/altera/13.1/projects_folder/unsaved_unfinished.html --report-file=sopcinfo:C:/altera/13.1/projects_folder/unsaved_unfinished.sopcinfo --report-file=cmp:C:/altera/13.1/projects_folder/unsaved_unfinished.cmp --report-file=qip:C:/altera/13.1/projects_folder/unsaved_unfinished/synthesis/unsaved_unfinished.qip --report-file=svd --report-file=regmap:C:/altera/13.1/projects_folder/unsaved_unfinished/synthesis/unsaved_unfinished.regmap --report-file=debuginfo:C:/altera/13.1/projects_folder/unsaved_unfinished/synthesis/unsaved_unfinished.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CGXFC3B7F23C8 --system-info=DEVICE_SPEEDGRADE=8_H7 --component-file=C:/altera/13.1/projects_folder/unsaved_unfinished.qsys --language=VERILOG
Progress: Loading projects_folder/unsaved_unfinished.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding reg32_avalon_interface_0 [reg32_avalon_interface 1.0]
Progress: Parameterizing module reg32_avalon_interface_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: unsaved_unfinished: Generating unsaved_unfinished "unsaved_unfinished" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 13 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 4 modules, 13 connections
Info: merlin_translator_transform: After transform: 9 modules, 32 connections
Info: merlin_domain_transform: After transform: 18 modules, 87 connections
Info: merlin_router_transform: After transform: 23 modules, 106 connections
Info: merlin_network_to_switch_transform: After transform: 32 modules, 130 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 35 modules, 164 connections
Info: merlin_hierarchy_transform: After transform: 5 modules, 17 connections
Info: merlin_mm_transform: After transform: 5 modules, 17 connections
Info: merlin_interrupt_mapper_transform: After transform: 6 modules, 21 connections
Info: reset_adaptation_transform: After transform: 9 modules, 25 connections
Info: nios2_qsys_0: Starting RTL generation for module 'unsaved_unfinished_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=unsaved_unfinished_nios2_qsys_0 --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt9814_1885196030526214698.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt9814_1885196030526214698.dir/0001_nios2_qsys_0_gen//unsaved_unfinished_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2024.04.01 16:24:08 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2024.04.01 16:24:08 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2024.04.01 16:24:09 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: nios2_qsys_0: # 2024.04.01 16:24:09 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2024.04.01 16:24:09 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2024.04.01 16:24:09 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2024.04.01 16:24:09 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2024.04.01 16:24:09 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2024.04.01 16:24:09 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2024.04.01 16:24:10 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2024.04.01 16:24:10 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2024.04.01 16:24:11 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'unsaved_unfinished_nios2_qsys_0'
Info: nios2_qsys_0: "unsaved_unfinished" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'unsaved_unfinished_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=unsaved_unfinished_onchip_memory2_0 --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt9814_1885196030526214698.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt9814_1885196030526214698.dir/0002_onchip_memory2_0_gen//unsaved_unfinished_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'unsaved_unfinished_onchip_memory2_0'
Info: onchip_memory2_0: "unsaved_unfinished" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: reg32_avalon_interface_0: "unsaved_unfinished" instantiated reg32_avalon_interface "reg32_avalon_interface_0"
Info: pipeline_bridge_swap_transform: After transform: 31 modules, 97 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 31 modules, 97 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 31 modules, 97 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 31 modules, 97 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 31 modules, 97 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 31 modules, 97 connections
Info: mm_interconnect_0: "unsaved_unfinished" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "unsaved_unfinished" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "unsaved_unfinished" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: Reusing file C:/altera/13.1/projects_folder/unsaved_unfinished/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/altera/13.1/projects_folder/unsaved_unfinished/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/altera/13.1/projects_folder/unsaved_unfinished/synthesis/submodules/altera_merlin_arbitrator.sv
Info: unsaved_unfinished: Done "unsaved_unfinished" with 23 modules, 37 files, 737459 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
