# Reading H:/ele/modelsim_ase/tcl/vsim/pref.tcl
# do lijiantao2018114266_01_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying H:/ele/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Desktop/ele/dianzishixi/lijiantao2018114266_01/lijiantao2018114266_01.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:57 on Jul 08,2020
# vcom -reportprogress 300 -93 -work work D:/Desktop/ele/dianzishixi/lijiantao2018114266_01/lijiantao2018114266_01.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity lijiantao2018114266_01
# -- Compiling architecture SHIWANFENPIN of lijiantao2018114266_01
# End time: 21:28:57 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Desktop/ele/dianzishixi/lijiantao2018114266_01/simulation/modelsim/lijiantao2018114266_01.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:57 on Jul 08,2020
# vcom -reportprogress 300 -93 -work work D:/Desktop/ele/dianzishixi/lijiantao2018114266_01/simulation/modelsim/lijiantao2018114266_01.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lijiantao2018114266_01_vhd_tst
# -- Compiling architecture lijiantao2018114266_01_arch of lijiantao2018114266_01_vhd_tst
# End time: 21:28:57 on Jul 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  lijiantao2018114266_01_vhd_tst
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" lijiantao2018114266_01_vhd_tst 
# Start time: 21:28:57 on Jul 08,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.lijiantao2018114266_01_vhd_tst(lijiantao2018114266_01_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.lijiantao2018114266_01(shiwanfenpin)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 30 ms
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/Desktop/ele/dianzishixi/lijiantao2018114266_01/simulation/modelsim/wave.do
# End time: 21:29:51 on Jul 08,2020, Elapsed time: 0:00:54
# Errors: 0, Warnings: 0
