{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744764642168 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744764642168 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 15 18:50:41 2025 " "Processing started: Tue Apr 15 18:50:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744764642168 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1744764642168 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim VGA VGA " "Command: quartus_sh -t c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim VGA VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1744764642168 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim VGA VGA " "Quartus(args): --rtl_sim VGA VGA" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1744764642168 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1744764642453 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1744764642582 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with Questa Intel FPGA software" {  } {  } 0 0 "Info: Starting NativeLink simulation with Questa Intel FPGA software" 0 0 "Shell" 0 0 1744764642583 ""}
{ "Warning" "0" "" "Warning: File VGA_run_msim_rtl_verilog.do already exists - backing up current file as VGA_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File VGA_run_msim_rtl_verilog.do already exists - backing up current file as VGA_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1744764642714 ""}
{ "Info" "0" "" "Info: Generated Questa Intel FPGA script file D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/VGA/simulation/questa/VGA_run_msim_rtl_verilog.do" {  } { { "D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/VGA/simulation/questa/VGA_run_msim_rtl_verilog.do" "0" { Text "D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/VGA/simulation/questa/VGA_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated Questa Intel FPGA script file D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/VGA/simulation/questa/VGA_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1744764642724 ""}
{ "Info" "0" "" "Info: Spawning Questa Intel FPGA Simulation software " {  } {  } 0 0 "Info: Spawning Questa Intel FPGA Simulation software " 0 0 "Shell" 0 0 1744764642725 ""}
{ "Info" "0" "" "Info: Successfully spawned Questa Intel FPGA Simulation software" {  } {  } 0 0 "Info: Successfully spawned Questa Intel FPGA Simulation software" 0 0 "Shell" 0 0 1744764642729 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1744764642730 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/VGA/VGA_nativelink_simulation.rpt" {  } { { "D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/VGA/VGA_nativelink_simulation.rpt" "0" { Text "D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/VGA/VGA_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/VGA/VGA_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1744764642730 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1744764642730 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744764642731 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 15 18:50:42 2025 " "Processing ended: Tue Apr 15 18:50:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744764642731 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744764642731 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744764642731 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1744764642731 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744764807613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744764807614 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 15 18:53:27 2025 " "Processing started: Tue Apr 15 18:53:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744764807614 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1744764807614 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp VGA -c VGA --netlist_type=atom_map " "Command: quartus_npp VGA -c VGA --netlist_type=atom_map" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1744764807614 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1744764807892 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4638 " "Peak virtual memory: 4638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744764807950 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 15 18:53:27 2025 " "Processing ended: Tue Apr 15 18:53:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744764807950 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744764807950 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744764807950 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1744764807950 ""}
