/**********************************************************************/
/*   ____  ____                                                       */
/*  /   /\/   /                                                       */
/* /___/  \  /                                                        */
/* \   \   \/                                                       */
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
/*  /   /          All Right Reserved.                                 */
/* /---/   /\                                                         */
/* \   \  /  \                                                      */
/*  \___\/\___\                                                    */
/***********************************************************************/

/* This file is designed for use with ISim build 0x7708f090 */

#define XSI_HIDE_SYMBOL_SPEC true
#include "xsi.h"
#include <memory.h>
#ifdef __GNUC__
#include <stdlib.h>
#else
#include <malloc.h>
#define alloca _alloca
#endif




extern void simprims_ver_m_00000000003359274523_2662658903_2991022301_init()
{
	xsi_register_didat("simprims_ver_m_00000000003359274523_2662658903_2991022301", "isim/FPGA_test_isim_translate.exe.sim/simprims_ver/m_00000000003359274523_2662658903_2991022301.didat");
}

extern void simprims_ver_m_00000000003359274523_2662658903_3431677768_init()
{
	xsi_register_didat("simprims_ver_m_00000000003359274523_2662658903_3431677768", "isim/FPGA_test_isim_translate.exe.sim/simprims_ver/m_00000000003359274523_2662658903_3431677768.didat");
}

extern void simprims_ver_m_00000000003359274523_2662658903_3856641388_init()
{
	xsi_register_didat("simprims_ver_m_00000000003359274523_2662658903_3856641388", "isim/FPGA_test_isim_translate.exe.sim/simprims_ver/m_00000000003359274523_2662658903_3856641388.didat");
}

extern void simprims_ver_m_00000000003359274523_2662658903_3827156827_init()
{
	xsi_register_didat("simprims_ver_m_00000000003359274523_2662658903_3827156827", "isim/FPGA_test_isim_translate.exe.sim/simprims_ver/m_00000000003359274523_2662658903_3827156827.didat");
}

extern void simprims_ver_m_00000000003359274523_2662658903_4014047334_init()
{
	xsi_register_didat("simprims_ver_m_00000000003359274523_2662658903_4014047334", "isim/FPGA_test_isim_translate.exe.sim/simprims_ver/m_00000000003359274523_2662658903_4014047334.didat");
}

extern void simprims_ver_m_00000000003359274523_2662658903_4001622609_init()
{
	xsi_register_didat("simprims_ver_m_00000000003359274523_2662658903_4001622609", "isim/FPGA_test_isim_translate.exe.sim/simprims_ver/m_00000000003359274523_2662658903_4001622609.didat");
}

extern void simprims_ver_m_00000000003359274523_2662658903_3972355080_init()
{
	xsi_register_didat("simprims_ver_m_00000000003359274523_2662658903_3972355080", "isim/FPGA_test_isim_translate.exe.sim/simprims_ver/m_00000000003359274523_2662658903_3972355080.didat");
}

extern void simprims_ver_m_00000000003359274523_2662658903_3686601776_init()
{
	xsi_register_didat("simprims_ver_m_00000000003359274523_2662658903_3686601776", "isim/FPGA_test_isim_translate.exe.sim/simprims_ver/m_00000000003359274523_2662658903_3686601776.didat");
}

extern void simprims_ver_m_00000000003359274523_2662658903_3265668465_init()
{
	xsi_register_didat("simprims_ver_m_00000000003359274523_2662658903_3265668465", "isim/FPGA_test_isim_translate.exe.sim/simprims_ver/m_00000000003359274523_2662658903_3265668465.didat");
}
