Generated by Fabric Compiler ( version 2022.2-SP1-Lite <build 132640> ) at Mon Nov 27 07:31:04 2023

In normal mode(fast, normal, performance).

Placement started.
Placement done.
Total placement takes 17.08 sec.

Routing started.
Building routing graph takes 0.50 sec.
Processing design graph takes 0.52 sec.
Total nets for routing : 28506.
Global routing takes 2.34 sec.
Detailed routing takes 31.03 sec.
Hold Violation Fix in router takes 0.50 sec.
Finish routing takes 0.48 sec.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 35.67 sec.

IO Port Info:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT                  | DIRECTION     | LOC      | BANK      | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     | IO_REGISTER     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| b_in[1]               | input         | U15      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| b_in[2]               | input         | T15      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| b_in[3]               | input         | W15      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| b_in[4]               | input         | Y16      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| b_in[5]               | input         | AB16     | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| b_in[6]               | input         | AA16     | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| b_in[7]               | input         | AB17     | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| b_out[0]              | output        | V21      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| b_out[1]              | output        | V22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| b_out[2]              | output        | T21      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| b_out[3]              | output        | T22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | OREGIS          
| b_out[4]              | output        | R20      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | OREGIS          
| b_out[5]              | output        | R22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | OREGIS          
| b_out[6]              | output        | R19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | OREGIS          
| b_out[7]              | output        | P19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | OREGIS          
| cmos1_data[0]         | input         | V11      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cmos1_data[1]         | input         | Y10      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cmos1_data[2]         | input         | T11      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cmos1_data[3]         | input         | R11      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cmos1_data[4]         | input         | W11      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cmos1_data[5]         | input         | AB11     | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cmos1_data[6]         | input         | AA10     | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cmos1_data[7]         | input         | AB13     | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cmos1_href            | input         | AB10     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cmos1_pclk            | input         | T12      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cmos1_reset           | output        | W10      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| cmos1_scl             | inout         | Y11      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| cmos1_sda             | inout         | Y13      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| cmos1_vsync           | input         | U12      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cmos2_data[0]         | input         | Y6       | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cmos2_data[1]         | input         | U8       | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cmos2_data[2]         | input         | T8       | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cmos2_data[3]         | input         | U9       | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cmos2_data[4]         | input         | W8       | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cmos2_data[5]         | input         | AB8      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cmos2_data[6]         | input         | Y9       | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cmos2_data[7]         | input         | AB9      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cmos2_href            | input         | AB5      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cmos2_pclk            | input         | W6       | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cmos2_reset           | output        | AB4      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| cmos2_scl             | inout         | V9       | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| cmos2_sda             | inout         | T10      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| cmos2_vsync           | input         | Y5       | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cmos_init_done[0]     | output        | B3       | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| cmos_init_done[1]     | output        | A2       | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| ddr_init_done         | output        | A3       | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| de_in                 | input         | U13      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| de_out                | output        | Y22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| g_in[1]               | input         | V17      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| g_in[2]               | input         | W18      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| g_in[3]               | input         | AB19     | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| g_in[4]               | input         | AA18     | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| g_in[5]               | input         | AB18     | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| g_in[6]               | input         | Y18      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| g_in[7]               | input         | W17      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| g_out[0]              | output        | M21      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| g_out[1]              | output        | M17      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| g_out[2]              | output        | M18      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | OREGIS          
| g_out[3]              | output        | M16      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | OREGIS          
| g_out[4]              | output        | N15      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | OREGIS          
| g_out[5]              | output        | L19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | OREGIS          
| g_out[6]              | output        | K20      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | OREGIS          
| g_out[7]              | output        | L17      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | OREGIS          
| hdmi_int_led          | output        | B2       | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| heart_beat_led        | output        | C5       | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| hs_out                | output        | Y21      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| iic_scl               | output        | V19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| iic_sda               | inout         | V20      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| iic_tx_scl            | output        | P17      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| iic_tx_sda            | inout         | P18      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| key_gamma             | input         | K18      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| key_rotate            | input         | J17      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| key_saturation        | input         | L15      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| key_scaler            | input         | K16      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| led                   | output        | A5       | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| mem_a[0]              | output        | N6       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[10]             | output        | P8       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[11]             | output        | T4       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[12]             | output        | P7       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[13]             | output        | P4       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[14]             | output        | T3       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[1]              | output        | R4       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[2]              | output        | P6       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[3]              | output        | F3       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[4]              | output        | V5       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[5]              | output        | E4       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[6]              | output        | V3       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[7]              | output        | D2       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[8]              | output        | U4       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[9]              | output        | P5       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_ba[0]             | output        | F5       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_ba[1]             | output        | W4       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_ba[2]             | output        | N7       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_cas_n             | output        | H8       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_ck                | output        | T6       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_ck_n              | output        | T5       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_cke               | output        | Y3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_cs_n              | output        | G6       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_dm[0]             | output        | W3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_dm[1]             | output        | L1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_dm[2]             | output        | K2       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_dm[3]             | output        | G1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_dq[0]             | inout         | U1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[10]            | inout         | R1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[11]            | inout         | M1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[12]            | inout         | P2       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[13]            | inout         | L3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[14]            | inout         | P3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[15]            | inout         | N4       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[16]            | inout         | K4       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[17]            | inout         | K1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[18]            | inout         | J3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[19]            | inout         | L4       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[1]             | inout         | U3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[20]            | inout         | K3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[21]            | inout         | M3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[22]            | inout         | J1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[23]            | inout         | M4       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[24]            | inout         | J6       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[25]            | inout         | F1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[26]            | inout         | K7       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[27]            | inout         | F2       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[28]            | inout         | H5       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[29]            | inout         | H3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[2]             | inout         | T2       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[30]            | inout         | J4       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[31]            | inout         | G3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[3]             | inout         | Y2       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[4]             | inout         | T1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[5]             | inout         | Y1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[6]             | inout         | M7       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[7]             | inout         | W1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[8]             | inout         | P1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[9]             | inout         | M2       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dqs[0]            | inout         | V2       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dqs[1]            | inout         | N3       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dqs[2]            | inout         | M6       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dqs[3]            | inout         | E3       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dqs_n[0]          | inout         | V1       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dqs_n[1]          | inout         | N1       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dqs_n[2]          | inout         | L6       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dqs_n[3]          | inout         | E1       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_odt               | output        | G7       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_ras_n             | output        | J7       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_rst_n             | output        | C1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_we_n              | output        | H6       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| phy_rstn              | output        | B20      | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| pix_clk               | output        | M22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| pix_clk_in            | input         | AA12     | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| r_in[1]               | input         | AB15     | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| r_in[2]               | input         | U16      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| r_in[3]               | input         | V15      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| r_in[4]               | input         | AA14     | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| r_in[5]               | input         | AB14     | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| r_in[6]               | input         | W14      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| r_in[7]               | input         | Y14      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| r_out[0]              | output        | K17      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| r_out[1]              | output        | N19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| r_out[2]              | output        | J22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| r_out[3]              | output        | J20      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | OREGIS          
| r_out[4]              | output        | K22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | OREGIS          
| r_out[5]              | output        | H21      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | OREGIS          
| r_out[6]              | output        | H22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | OREGIS          
| r_out[7]              | output        | H19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | OREGIS          
| rgmii_rx_ctl          | input         | F9       | BANK0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| rgmii_rxc             | input         | F14      | BANK0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| rgmii_rxd[0]          | input         | H10      | BANK0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| rgmii_rxd[1]          | input         | H11      | BANK0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| rgmii_rxd[2]          | input         | G13      | BANK0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| rgmii_rxd[3]          | input         | H13      | BANK0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| rgmii_tx_ctl          | output        | B18      | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| rgmii_txc             | output        | G16      | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| rgmii_txd[0]          | output        | F17      | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| rgmii_txd[1]          | output        | D17      | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| rgmii_txd[2]          | output        | C18      | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| rgmii_txd[3]          | output        | A18      | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| rstn_out              | output        | R17      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| sys_clk               | input         | P20      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| vs_in                 | input         | W13      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| vs_out                | output        | W20      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used      | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of APM               | 1         | 84            | 2                  
| Use of BKCL              | 4         | 4             | 100                
| Use of CLMA              | 3017      | 6450          | 47                 
|   FF                     | 7372      | 38700         | 20                 
|   LUT                    | 9966      | 25800         | 39                 
|   LUT-FF pairs           | 3290      | 25800         | 13                 
| Use of CLMS              | 2627      | 4250          | 62                 
|   FF                     | 3133      | 25500         | 13                 
|   LUT                    | 8786      | 17000         | 52                 
|   LUT-FF pairs           | 1304      | 17000         | 8                  
|   Distributed RAM        | 4688      | 17000         | 28                 
| Use of CRYSTAL           | 0         | 2             | 0                  
| Use of DLL               | 2         | 10            | 20                 
| Use of DQSL              | 8         | 18            | 45                 
| Use of DRM               | 129.5     | 134           | 97                 
| Use of FUSECODE          | 0         | 1             | 0                  
| Use of HARD0N1           | 1390      | 6672          | 21                 
| Use of HSST              | 0         | 1             | 0                  
| Use of IO                | 180       | 296           | 61                 
|   IOBD                   | 33        | 64            | 52                 
|   IOBR_LR                | 2         | 7             | 29                 
|   IOBR_TB                | 5         | 8             | 63                 
|   IOBS_LR                | 107       | 161           | 67                 
|   IOBS_TB                | 33        | 56            | 59                 
| Use of IOCKDIV           | 3         | 20            | 15                 
| Use of IOCKDLY           | 1         | 40            | 3                  
| Use of IOCKGATE          | 6         | 20            | 30                 
| Use of IOCKGMUX_TEST     | 0         | 20            | 0                  
| Use of IOL               | 180       | 400           | 45                 
| Use of IPAL              | 0         | 1             | 0                  
| Use of LDO               | 0         | 4             | 0                  
| Use of MFG_TEST          | 0         | 1             | 0                  
| Use of OSC               | 0         | 1             | 0                  
| Use of PCIE              | 0         | 1             | 0                  
| Use of PIOMUX_TEST       | 0         | 10            | 0                  
| Use of PLL               | 3         | 5             | 60                 
| Use of PREGMUX_TEST      | 0         | 6             | 0                  
| Use of RCKB              | 0         | 24            | 0                  
|  RCKB dataused           | 0         | 24            | 0                  
| Use of RCKBMUX_TEST      | 0         | 12            | 0                  
| Use of RESCAL            | 0         | 4             | 0                  
| Use of SCANCHAIN         | 1         | 2             | 50                 
| Use of START             | 1         | 1             | 100                
| Use of UDID              | 0         | 1             | 0                  
| Use of USCM              | 15        | 30            | 50                 
|  USCM dataused           | 0         | 30            | 0                  
| Use of USCMMUX_TEST      | 0         | 30            | 0                  
| Use of VCKBMUX_TEST      | 0         | 12            | 0                  
+----------------------------------------------------------------------------+

Global Clock Info:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClk Inst                                                       | Site Of GClk Inst     | GClk Fanout Net               | Clock Loads     | Non_Clock Loads     | Driver Inst                                              | Driver Pin     | Site Of Driver Inst     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_3/gopclkbufg                                            | USCM_84_117           | ntclkbufg_0                   | 5298            | 0                   | u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv                        | CLKDIV         | IOCKDIV_6_323           
| clkbufg_4/gopclkbufg                                            | USCM_84_119           | ntclkbufg_1                   | 3205            | 0                   | cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv                   | CLKDIV         | IOCKDIV_326_323         
| clkbufg_5/gopclkbufg                                            | USCM_84_118           | ntclkbufg_2                   | 3045            | 0                   | cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv                   | CLKDIV         | IOCKDIV_86_21           
| clkbufg_6/gopclkbufg                                            | USCM_84_109           | ntclkbufg_3                   | 377             | 0                   | pix_clk_in_ibuf/opit_1                                   | INCK           | IOL_163_6               
| clkbufg_7/gopclkbufg                                            | USCM_84_110           | ntclkbufg_4                   | 265             | 0                   | u_pll/u_pll_e3/goppll                                    | CLKOUT0        | PLL_158_55              
| clkbufg_8/gopclkbufg                                            | USCM_84_111           | ntclkbufg_5                   | 237             | 0                   | u_pll/u_pll_e3/goppll                                    | CLKOUT1        | PLL_158_55              
| clkbufg_9/gopclkbufg                                            | USCM_84_120           | ntclkbufg_6                   | 92              | 0                   | u_CORES/u_GTP_SCANCHAIN_PG/scanchain                     | TCK_USER       | SCANCHAIN_325_0         
| clkbufg_10/gopclkbufg                                           | USCM_84_113           | ntclkbufg_7                   | 41              | 0                   | cmos1_pclk_ibuf/opit_1                                   | INCK           | IOL_171_6               
| clkbufg_11/gopclkbufg                                           | USCM_84_121           | ntclkbufg_8                   | 41              | 0                   | cmos2_pclk_ibuf/opit_1                                   | OUT            | IOL_39_6                
| clkbufg_12/gopclkbufg                                           | USCM_84_114           | ntclkbufg_9                   | 14              | 0                   | rgmii_rxc_ibuf/opit_1                                    | INCK           | IOL_243_374             
| clkbufg_13/gopclkbufg                                           | USCM_84_115           | ntclkbufg_10                  | 7               | 0                   | u_pll/u_pll_e3/goppll                                    | CLKOUT2        | PLL_158_55              
| ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg     | USCM_84_108           | ethernet_test/rgmii_clk       | 1695            | 0                   | ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0     | CLKOUT         | IOCKDLY_237_367         
| u_DDR3_50H/u_clkbufg/gopclkbufg                                 | USCM_84_112           | u_DDR3_50H/pll_clkin          | 68              | 0                   | sys_clk_ibuf/opit_1                                      | INCK           | IOL_327_210             
| u_DDR3_50H/u_clkbufg_gate/gopclkbufg                            | USCM_84_116           | u_DDR3_50H/ioclk_gate_clk     | 1               | 0                   | u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll          | CLKOUT1        | PLL_158_199             
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

PLL Clock Info:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Pll Inst                                            | Site Of Pll Inst     | Pin            | Net Of Pin                                           | Clock Loads     | Non_Clock Loads     | Driver(Load) Inst                                   | Driver(Load) Pin     | Site Of Driver(Load) Inst     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | PLL_158_199          | CLKFB          | u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/ntCLKFB     |  -              |  -                  | u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLK_INT_FB           | PLL_158_199                   
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | PLL_158_199          | CLKIN1         | u_DDR3_50H/pll_clkin                                 |  -              |  -                  | u_DDR3_50H/u_clkbufg/gopclkbufg                     | CLKOUT               | USCM_84_112                   
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | PLL_158_199          | CLKIN2         | ntR3009                                              |  -              |  -                  | GND_2                                               | Z                    | HARD0N1_156_197               
| u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | PLL_158_179          | CLKFB          | u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/ntCLKFB     |  -              |  -                  | u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | CLK_INT_FB           | PLL_158_179                   
| u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | PLL_158_179          | CLKIN1         | u_DDR3_50H/pll_clkin                                 |  -              |  -                  | u_DDR3_50H/u_clkbufg/gopclkbufg                     | CLKOUT               | USCM_84_112                   
| u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | PLL_158_179          | CLKIN2         | ntR3013                                              |  -              |  -                  | GND_1223                                            | Z                    | HARD0N1_156_181               
| u_pll/u_pll_e3/goppll                               | PLL_158_55           | CLKFB          | u_pll/u_pll_e3/ntCLKFB                               |  -              |  -                  | u_pll/u_pll_e3/goppll                               | CLK_INT_FB           | PLL_158_55                    
| u_pll/u_pll_e3/goppll                               | PLL_158_55           | CLKIN1         | _N287                                                |  -              |  -                  | sys_clk_ibuf/opit_1                                 | INCK                 | IOL_327_210                   
| u_pll/u_pll_e3/goppll                               | PLL_158_55           | CLKIN2         | ntR3017                                              |  -              |  -                  | GND_1222                                            | Z                    | HARD0N1_156_57                
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | PLL_158_199          | CLKOUT0_WL     | clkout0_wl_0                                         | 5299            | 0                   |  ...                                                |  ...                 |  ...                          
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | PLL_158_199          | CLKOUT1        | u_DDR3_50H/ioclk_gate_clk_pll                        | 1               | 0                   | u_DDR3_50H/u_clkbufg_gate/gopclkbufg                | CLK                  | USCM_84_116                   
| u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | PLL_158_179          | CLKOUT0_WL     | clkout0_wl_1                                         | 2               | 0                   |  ...                                                |  ...                 |  ...                          
| u_pll/u_pll_e3/goppll                               | PLL_158_55           | CLKOUT0        | nt_pix_clk                                           | 265             | 1                   |  ...                                                |  ...                 |  ...                          
| u_pll/u_pll_e3/goppll                               | PLL_158_55           | CLKOUT1        | cfg_clk                                              | 237             | 0                   |  ...                                                |  ...                 |  ...                          
| u_pll/u_pll_e3/goppll                               | PLL_158_55           | CLKOUT2        | clk_25M                                              | 7               | 0                   |  ...                                                |  ...                 |  ...                          
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                                     | LUT       | FF        | Distributed RAM     | APM     | DRM       | CRYSTAL     | DLL     | DQSL     | FUSECODE     | HSST     | IO      | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| hdmi_ddr_ov5640_top                                                  | 18541     | 10505     | 4688                | 1       | 129.5     | 0           | 2       | 8        | 0            | 0        | 180     | 3           | 1           | 6            | 0        | 0       | 0        | 3       | 0        | 0          | 1             | 0         | 0        | 15       
| + cmos1_8_16bit                                                      | 6         | 67        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 1           | 0           | 1            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + cmos1_mix                                                          | 4384      | 725       | 2304                | 0.5     | 4.5       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_gamma                                                          | 1         | 18        | 0                   | 0       | 4.5       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_B_sqrt                                                       | 0         | 0         | 0                   | 0       | 0.5       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_rom_rom_sqrt                                          | 0         | 0         | 0                   | 0       | 0.5       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_spram_rom_sqrt                                      | 0         | 0         | 0                   | 0       | 0.5       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_B_square                                                     | 0         | 0         | 0                   | 0       | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_rom_rom_square                                        | 0         | 0         | 0                   | 0       | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_spram_rom_square                                    | 0         | 0         | 0                   | 0       | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_G_sqrt                                                       | 0         | 0         | 0                   | 0       | 0.5       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_rom_rom_sqrt                                          | 0         | 0         | 0                   | 0       | 0.5       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_spram_rom_sqrt                                      | 0         | 0         | 0                   | 0       | 0.5       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_G_square                                                     | 0         | 0         | 0                   | 0       | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_rom_rom_square                                        | 0         | 0         | 0                   | 0       | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_spram_rom_square                                    | 0         | 0         | 0                   | 0       | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_R_sqrt                                                       | 0         | 0         | 0                   | 0       | 0.5       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_rom_rom_sqrt                                          | 0         | 0         | 0                   | 0       | 0.5       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_spram_rom_sqrt                                      | 0         | 0         | 0                   | 0       | 0.5       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_R_square                                                     | 0         | 0         | 0                   | 0       | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_rom_rom_square                                        | 0         | 0         | 0                   | 0       | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_spram_rom_square                                    | 0         | 0         | 0                   | 0       | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rgb_togrey                                                     | 66        | 34        | 0                   | 0.5     | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_saturation                                                     | 77        | 34        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_sobel                                                          | 1369      | 195       | 768                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mat_3x3_inst                                                   | 1171      | 98        | 768                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mat_fifo1                                                    | 379       | 26        | 256                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_fifo_mat_fifo                            | 379       | 26        | 256                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + ipm_distributed_sdpram_mat_fifo                          | 328       | 0         | 256                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_ctr                               | 51        | 26        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mat_fifo2                                                    | 383       | 26        | 256                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_fifo_mat_fifo                            | 383       | 26        | 256                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + ipm_distributed_sdpram_mat_fifo                          | 332       | 0         | 256                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_ctr                               | 51        | 26        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mat_fifo3                                                    | 379       | 26        | 256                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_fifo_mat_fifo                            | 379       | 26        | 256                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + ipm_distributed_sdpram_mat_fifo                          | 328       | 0         | 256                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_ctr                               | 51        | 26        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_up_median_filter                                               | 2839      | 423       | 1536                | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u1_sub_median_filter                                           | 1102      | 124       | 480                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mat_3x3_inst                                                 | 838       | 24        | 480                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mat_fifo1                                                  | 264       | 0         | 160                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_mat_fifo                          | 264       | 0         | 160                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipm_distributed_sdpram_mat_fifo                        | 264       | 0         | 160                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mat_fifo2                                                  | 310       | 24        | 160                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_mat_fifo                          | 310       | 24        | 160                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipm_distributed_sdpram_mat_fifo                        | 260       | 0         | 160                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_ctr                             | 49        | 24        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mat_fifo3                                                  | 261       | 0         | 160                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_mat_fifo                          | 261       | 0         | 160                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipm_distributed_sdpram_mat_fifo                        | 260       | 0         | 160                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u2_sub_median_filter                                           | 864       | 114       | 576                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mat_3x3_inst                                                 | 576       | 0         | 576                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mat_fifo1                                                  | 192       | 0         | 192                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_mat_fifo                          | 192       | 0         | 192                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipm_distributed_sdpram_mat_fifo                        | 192       | 0         | 192                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mat_fifo2                                                  | 192       | 0         | 192                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_mat_fifo                          | 192       | 0         | 192                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipm_distributed_sdpram_mat_fifo                        | 192       | 0         | 192                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mat_fifo3                                                  | 192       | 0         | 192                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_mat_fifo                          | 192       | 0         | 192                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipm_distributed_sdpram_mat_fifo                        | 192       | 0         | 192                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u3_sub_median_filter                                           | 873       | 169       | 480                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mat_3x3_inst                                                 | 611       | 74        | 480                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mat_fifo1                                                  | 211       | 26        | 160                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_mat_fifo                          | 211       | 26        | 160                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipm_distributed_sdpram_mat_fifo                        | 160       | 0         | 160                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_ctr                             | 51        | 26        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mat_fifo2                                                  | 162       | 2         | 160                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_mat_fifo                          | 162       | 2         | 160                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipm_distributed_sdpram_mat_fifo                        | 160       | 0         | 160                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_ctr                             | 2         | 2         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mat_fifo3                                                  | 211       | 26        | 160                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_mat_fifo                          | 211       | 26        | 160                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipm_distributed_sdpram_mat_fifo                        | 160       | 0         | 160                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_ctr                             | 51        | 26        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + cmos2_8_16bit                                                      | 6         | 67        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 1           | 0           | 1            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + cmos2_mix                                                          | 4677      | 823       | 2304                | 0.5     | 4.5       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_gamma                                                          | 1         | 18        | 0                   | 0       | 4.5       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_B_sqrt                                                       | 0         | 0         | 0                   | 0       | 0.5       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_rom_rom_sqrt                                          | 0         | 0         | 0                   | 0       | 0.5       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_spram_rom_sqrt                                      | 0         | 0         | 0                   | 0       | 0.5       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_B_square                                                     | 0         | 0         | 0                   | 0       | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_rom_rom_square                                        | 0         | 0         | 0                   | 0       | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_spram_rom_square                                    | 0         | 0         | 0                   | 0       | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_G_sqrt                                                       | 0         | 0         | 0                   | 0       | 0.5       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_rom_rom_sqrt                                          | 0         | 0         | 0                   | 0       | 0.5       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_spram_rom_sqrt                                      | 0         | 0         | 0                   | 0       | 0.5       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_G_square                                                     | 0         | 0         | 0                   | 0       | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_rom_rom_square                                        | 0         | 0         | 0                   | 0       | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_spram_rom_square                                    | 0         | 0         | 0                   | 0       | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_R_sqrt                                                       | 0         | 0         | 0                   | 0       | 0.5       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_rom_rom_sqrt                                          | 0         | 0         | 0                   | 0       | 0.5       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_spram_rom_sqrt                                      | 0         | 0         | 0                   | 0       | 0.5       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_R_square                                                     | 0         | 0         | 0                   | 0       | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_rom_rom_square                                        | 0         | 0         | 0                   | 0       | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_spram_rom_square                                    | 0         | 0         | 0                   | 0       | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rgb_togrey                                                     | 66        | 34        | 0                   | 0.5     | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_saturation                                                     | 77        | 34        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_sobel                                                          | 1369      | 195       | 768                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mat_3x3_inst                                                   | 1171      | 98        | 768                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mat_fifo1                                                    | 379       | 26        | 256                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_fifo_mat_fifo                            | 379       | 26        | 256                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + ipm_distributed_sdpram_mat_fifo                          | 328       | 0         | 256                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_ctr                               | 51        | 26        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mat_fifo2                                                    | 383       | 26        | 256                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_fifo_mat_fifo                            | 383       | 26        | 256                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + ipm_distributed_sdpram_mat_fifo                          | 332       | 0         | 256                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_ctr                               | 51        | 26        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mat_fifo3                                                    | 379       | 26        | 256                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_fifo_mat_fifo                            | 379       | 26        | 256                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + ipm_distributed_sdpram_mat_fifo                          | 328       | 0         | 256                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_ctr                               | 51        | 26        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_up_median_filter                                               | 3131      | 521       | 1536                | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u1_sub_median_filter                                           | 1168      | 198       | 480                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mat_3x3_inst                                                 | 904       | 98        | 480                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mat_fifo1                                                  | 295       | 26        | 160                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_mat_fifo                          | 295       | 26        | 160                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipm_distributed_sdpram_mat_fifo                        | 244       | 0         | 160                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_ctr                             | 51        | 26        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mat_fifo2                                                  | 292       | 26        | 160                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_mat_fifo                          | 292       | 26        | 160                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipm_distributed_sdpram_mat_fifo                        | 240       | 0         | 160                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_ctr                             | 51        | 26        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mat_fifo3                                                  | 289       | 26        | 160                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_mat_fifo                          | 289       | 26        | 160                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipm_distributed_sdpram_mat_fifo                        | 238       | 0         | 160                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_ctr                             | 51        | 26        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u2_sub_median_filter                                           | 864       | 114       | 576                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mat_3x3_inst                                                 | 576       | 0         | 576                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mat_fifo1                                                  | 192       | 0         | 192                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_mat_fifo                          | 192       | 0         | 192                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipm_distributed_sdpram_mat_fifo                        | 192       | 0         | 192                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mat_fifo2                                                  | 192       | 0         | 192                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_mat_fifo                          | 192       | 0         | 192                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipm_distributed_sdpram_mat_fifo                        | 192       | 0         | 192                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mat_fifo3                                                  | 192       | 0         | 192                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_mat_fifo                          | 192       | 0         | 192                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipm_distributed_sdpram_mat_fifo                        | 192       | 0         | 192                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u3_sub_median_filter                                           | 1099      | 193       | 480                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mat_3x3_inst                                                 | 837       | 98        | 480                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mat_fifo1                                                  | 271       | 26        | 160                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_mat_fifo                          | 271       | 26        | 160                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipm_distributed_sdpram_mat_fifo                        | 220       | 0         | 160                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_ctr                             | 51        | 26        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mat_fifo2                                                  | 268       | 26        | 160                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_mat_fifo                          | 268       | 26        | 160                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipm_distributed_sdpram_mat_fifo                        | 216       | 0         | 160                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_ctr                             | 51        | 26        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mat_fifo3                                                  | 265       | 26        | 160                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_mat_fifo                          | 265       | 26        | 160                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipm_distributed_sdpram_mat_fifo                        | 214       | 0         | 160                 | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_ctr                             | 51        | 26        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + coms1_reg_config                                                   | 62        | 35        | 0                   | 0       | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u1                                                               | 30        | 9         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + coms2_reg_config                                                   | 47        | 23        | 0                   | 0       | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u1                                                               | 30        | 9         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ethernet_test                                                      | 1954      | 1935      | 8                   | 0       | 1.5       | 0           | 1       | 0        | 0            | 0        | 11      | 0           | 1           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 1        
|   + eth_udp_test                                                     | 1922      | 1895      | 8                   | 0       | 1.5       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + udp_ip_mac_top                                                 | 1841      | 1826      | 8                   | 0       | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + arp_mac_top_U1                                               | 656       | 884       | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + arp_cache                                                  | 69        | 129       | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + arp_rx                                                     | 71        | 191       | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + arp_tx                                                     | 196       | 135       | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mac_layer                                                  | 320       | 429       | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mac_rx                                                   | 175       | 296       | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + crc32_gen                                              | 46        | 32        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mac_tx                                                   | 106       | 99        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + crc32_gen                                              | 48        | 32        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mac_tx_mode                                              | 39        | 34        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ip_layer                                                     | 1063      | 843       | 0                   | 0       | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + icmp                                                       | 459       | 342       | 0                   | 0       | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + icmp_receive_ram                                         | 0         | 0         | 0                   | 0       | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_icmp_rx_ram_8_256                        | 0         | 0         | 0                   | 0       | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ip_rx                                                      | 194       | 217       | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ip_tx                                                      | 353       | 235       | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ip_tx_mode                                                 | 57        | 49        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + udp_layer                                                    | 122       | 99        | 8                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + udp_rx                                                     | 68        | 58        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + udp_tx                                                     | 54        | 41        | 8                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + udp_shift_register                                       | 13        | 4         | 8                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_shiftregister_udp_shift_register     | 13        | 4         | 8                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipm_distributed_sdpram_udp_shift_register          | 8         | 0         | 8                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + rgmii_interface                                                  | 0         | 9         | 0                   | 0       | 0         | 0           | 1       | 0        | 0            | 0        | 11      | 0           | 1           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 1        
| + fram_buf                                                           | 1902      | 1810      | 0                   | 0       | 109       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + rd_buf                                                           | 523       | 377       | 0                   | 0       | 57        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + rd_cell1                                                       | 65        | 82        | 0                   | 0       | 8         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rd_fram_buf                                                  | 0         | 0         | 0                   | 0       | 8         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_rd_fram_buf                                  | 0         | 0         | 0                   | 0       | 8         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + rd_cell2                                                       | 84        | 60        | 0                   | 0       | 8         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rd_fram_buf                                                  | 0         | 0         | 0                   | 0       | 8         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_rd_fram_buf                                  | 0         | 0         | 0                   | 0       | 8         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + rd_cell3                                                       | 45        | 57        | 0                   | 0       | 8         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rd_fram_buf                                                  | 0         | 0         | 0                   | 0       | 8         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_rd_fram_buf                                  | 0         | 0         | 0                   | 0       | 8         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + rotate_cell                                                    | 170       | 96        | 0                   | 0       | 32        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rd_rotate_buf1                                               | 0         | 0         | 0                   | 0       | 16        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_rd_rotate_buf                                | 0         | 0         | 0                   | 0       | 16        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rd_rotate_buf2                                               | 0         | 0         | 0                   | 0       | 16        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_rd_rotate_buf                                | 0         | 0         | 0                   | 0       | 16        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_osd_display                                                  | 34        | 20        | 0                   | 0       | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + osd_rom_m0                                                   | 0         | 0         | 0                   | 0       | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_rom_osd_rom                                         | 0         | 0         | 0                   | 0       | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_spram_osd_rom                                     | 0         | 0         | 0                   | 0       | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + rotate_buf                                                       | 128       | 84        | 0                   | 0       | 4         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + rotate_fram_buf                                                | 0         | 0         | 0                   | 0       | 4         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram_rotate_fram_buf                                | 0         | 0         | 0                   | 0       | 4         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + wr_buf                                                           | 962       | 1148      | 0                   | 0       | 48        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + wr_cell1                                                       | 105       | 383       | 0                   | 0       | 16        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + wr_fram_buf                                                  | 0         | 0         | 0                   | 0       | 16        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_wr_fram_buf                                  | 0         | 0         | 0                   | 0       | 16        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + wr_cell2                                                       | 88        | 382       | 0                   | 0       | 16        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + wr_fram_buf                                                  | 0         | 0         | 0                   | 0       | 16        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_wr_fram_buf                                  | 0         | 0         | 0                   | 0       | 16        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + wr_cell3                                                       | 107       | 383       | 0                   | 0       | 16        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + wr_fram_buf                                                  | 0         | 0         | 0                   | 0       | 16        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_wr_fram_buf                                  | 0         | 0         | 0                   | 0       | 16        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + wr_rd_ctrl_top                                                   | 287       | 200       | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + rd_ctrl                                                        | 11        | 41        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + wr_cmd_trans                                                   | 251       | 120       | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + wr_ctrl                                                        | 25        | 39        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + hdmi_in                                                            | 229       | 308       | 0                   | 0       | 6         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_image_scaler                                                   | 173       | 240       | 0                   | 0       | 6         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ram0                                                           | 0         | 0         | 0                   | 0       | 3         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram_image_resize_ram                               | 0         | 0         | 0                   | 0       | 3         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ram1                                                           | 0         | 0         | 0                   | 0       | 3         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram_image_resize_ram                               | 0         | 0         | 0                   | 0       | 3         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + key_ctl_gamma                                                      | 29        | 25        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_btn_deb                                                        | 26        | 22        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + key_ctl_rotate                                                     | 29        | 25        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_btn_deb                                                        | 26        | 22        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + key_ctl_saturation                                                 | 28        | 25        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_btn_deb                                                        | 26        | 22        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + key_ctl_scaler                                                     | 27        | 24        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_btn_deb                                                        | 26        | 22        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ms72xx_ctl                                                         | 348       | 242       | 0                   | 0       | 1.5       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + iic_dri_rx                                                       | 80        | 61        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + iic_dri_tx                                                       | 77        | 61        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7200_ctl                                                       | 99        | 54        | 0                   | 0       | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7210_ctl                                                       | 91        | 63        | 0                   | 0       | 0.5       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + power_on_delay_inst                                                | 41        | 37        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + sync_vg                                                            | 53        | 25        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_DDR3_50H                                                         | 4391      | 4040      | 72                  | 0       | 0         | 0           | 1       | 8        | 0            | 0        | 70      | 1           | 0           | 3            | 0        | 0       | 0        | 2       | 0        | 0          | 0             | 0         | 0        | 2        
|   + u_ddrp_rstn_sync                                                 | 0         | 2         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ddrphy_top                                                     | 2714      | 2397      | 0                   | 0       | 0         | 0           | 1       | 8        | 0            | 0        | 70      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_calib_top                                               | 328       | 236       | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + calib_mux                                                    | 23        | 23        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_init                                                  | 136       | 92        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_main_ctrl                                             | 9         | 9         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_wrlvl                                                 | 44        | 38        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rdcal                                                        | 115       | 74        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + upcal                                                        | 1         | 0         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_dfi                                                     | 564       | 607       | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_dll_update_ctrl                                         | 11        | 12        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_info                                                    | 97        | 60        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_reset_ctrl                                              | 78        | 60        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_pll_lock_debounce                                     | 45        | 22        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ddrphy_rstn_sync                                           | 0         | 2         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_dll_rst_sync                                               | 0         | 2         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_slice_top                                               | 1632      | 1415      | 0                   | 0       | 0         | 0           | 0       | 8        | 0            | 0        | 70      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[0].u_ddrphy_data_slice                           | 481       | 308       | 0                   | 0       | 0         | 0           | 0       | 1        | 0            | 0        | 11      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                                    | 148       | 69        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                      | 98        | 34        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                                  | 50        | 35        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                           | 106       | 76        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                           | 46        | 74        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                              | 172       | 84        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                             | 9         | 5         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[1].u_ddrphy_data_slice                           | 395       | 284       | 0                   | 0       | 0         | 0           | 0       | 1        | 0            | 0        | 11      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                                    | 81        | 61        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                      | 34        | 26        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                                  | 47        | 35        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                           | 106       | 68        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                           | 44        | 74        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                              | 159       | 81        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                             | 5         | 0         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[2].u_ddrphy_data_slice                           | 337       | 262       | 0                   | 0       | 0         | 0           | 0       | 1        | 0            | 0        | 11      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                                    | 83        | 61        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                      | 35        | 26        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                                  | 48        | 35        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                           | 102       | 68        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                           | 44        | 74        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                              | 103       | 59        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                             | 5         | 0         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[3].u_ddrphy_data_slice                           | 385       | 284       | 0                   | 0       | 0         | 0           | 0       | 1        | 0            | 0        | 11      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                                    | 81        | 61        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                      | 34        | 26        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                                  | 47        | 35        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                           | 102       | 68        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                           | 44        | 74        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                              | 153       | 81        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                             | 5         | 0         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_control_path_adj                                           | 0         | 3         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_logic_rstn_sync                                            | 0         | 2         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_slice_rddata_align                                         | 4         | 260       | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_training_ctrl                                           | 4         | 7         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrc_top                                                 | 1676      | 1641      | 72                  | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_calib_delay                                               | 0         | 43        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_cfg_apb                                                   | 0         | 1         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dcd_top                                                   | 174       | 143       | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_bm                                                  | 122       | 74        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_rowaddr                                           | 16        | 8         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_sm                                                  | 52        | 69        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dcp_top                                                   | 812       | 577       | 70                  | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_back_ctrl                                           | 540       | 388       | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[0].timing_pre_pass                           | 21        | 13        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[1].timing_pre_pass                           | 21        | 13        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[2].timing_pre_pass                           | 21        | 13        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[3].timing_pre_pass                           | 21        | 13        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[4].timing_pre_pass                           | 21        | 13        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[5].timing_pre_pass                           | 21        | 13        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[6].timing_pre_pass                           | 21        | 13        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[7].timing_pre_pass                           | 21        | 13        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[0].trc_timing                                     | 4         | 4         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[1].trc_timing                                     | 4         | 4         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[2].trc_timing                                     | 4         | 4         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[3].trc_timing                                     | 4         | 4         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[4].trc_timing                                     | 4         | 4         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[5].trc_timing                                     | 4         | 4         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[6].trc_timing                                     | 4         | 4         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[7].trc_timing                                     | 4         | 4         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[0].trda2act_timing                           | 7         | 5         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[1].trda2act_timing                           | 7         | 5         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[2].trda2act_timing                           | 7         | 5         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[3].trda2act_timing                           | 7         | 5         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[4].trda2act_timing                           | 7         | 5         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[5].trda2act_timing                           | 7         | 5         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[6].trda2act_timing                           | 7         | 5         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[7].trda2act_timing                           | 8         | 5         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[0].twra2act_timing                           | 9         | 6         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[1].twra2act_timing                           | 9         | 6         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[2].twra2act_timing                           | 9         | 6         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[3].twra2act_timing                           | 9         | 6         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[4].twra2act_timing                           | 9         | 6         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[5].twra2act_timing                           | 9         | 6         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[6].twra2act_timing                           | 9         | 6         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[7].twra2act_timing                           | 9         | 6         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_timing_rd_pass                                        | 11        | 7         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + tfaw_timing                                                | 29        | 18        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[0].mcdq_tfaw                                   | 7         | 5         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[1].mcdq_tfaw                                   | 7         | 5         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[2].mcdq_tfaw                                   | 7         | 5         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_act_pass                                            | 28        | 8         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_prea_pass                                           | 15        | 12        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_ref_pass                                            | 19        | 7         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_wr_pass                                             | 9         | 5         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_buf                                                 | 222       | 141       | 70                  | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + A_ipsxb_distributed_fifo                                   | 77        | 15        | 35                  | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0           | 77        | 15        | 35                  | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0         | 35        | 0         | 35                  | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                           | 41        | 15        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + B_ipsxb_distributed_fifo                                   | 77        | 15        | 35                  | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0           | 77        | 15        | 35                  | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0         | 35        | 0         | 35                  | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                           | 41        | 15        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_out                                                 | 50        | 48        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dfi                                                       | 72        | 83        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_ui_axi                                                    | 202       | 316       | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_reg_fifo2                                               | 87        | 61        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_user_cmd_fifo                                              | 42        | 98        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_wdatapath                                                 | 416       | 478       | 2                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ipsxb_distributed_fifo                                       | 27        | 14        | 2                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipsxb_distributed_fifo_distributed_fifo_v1_0             | 27        | 14        | 2                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + ipsxb_distributed_sdpram_distributed_fifo_v1_0           | 2         | 0         | 2                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_ctr                             | 24        | 14        | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mc3q_wdp_dcp                                                 | 1         | 4         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_wdp_align                                               | 388       | 456       | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrphy_pll_0                                             | 0         | 0         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrphy_pll_1                                             | 0         | 0         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll                                                              | 0         | 0         | 0                   | 0       | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_CORES                                                            | 277       | 207       | 0                   | 0       | 0.5       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 1             | 0         | 0        | 0        
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+----------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                  
+----------------------------------------------------------------------------------------------------------+
| Input      | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top_map.adf          
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/device_map/hdmi_ddr_ov5640_top.pcf              
| Output     | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/place_route/hdmi_ddr_ov5640_top_pnr.adf         
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/place_route/clock_utilization.txt               
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/place_route/hdmi_ddr_ov5640_top_plc.adf         
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/place_route/hdmi_ddr_ov5640_top.prr             
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/place_route/hdmi_ddr_ov5640_top_prr.prt         
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/place_route/hdmi_ddr_ov5640_top_pnr.netlist     
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/place_route/prr.db                              
+----------------------------------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 1,858 MB
Total CPU time to pnr completion : 0h:1m:31s
Process Total CPU time to pnr completion : 0h:2m:6s
Total real time to pnr completion : 0h:3m:1s
