CxlResult:/home/miglioranza/Scrambler_32bits/Scrambler_32bits.cache/compile_simlib/xcelium/srio_gen2_v4_1_6/.cxl.vhdl.srio_gen2_v4_1_6.srio_gen2_v4_1_6.lin64.rpt =
	ExecutionPlatform = lin64 ,
	SourceLibrary = srio_gen2_v4_1_6 ,
	SourcePath = /ihpusr/xilinx/vivado20191/Vivado/2019.1/data ,
	Simulator = xcelium ,
	SimulatorVersion = 22.03-s002 ,
	CompiledLibrary = srio_gen2_v4_1_6 ,
	CompiledPath = /home/miglioranza/Scrambler_32bits/Scrambler_32bits.cache/compile_simlib/xcelium/srio_gen2_v4_1_6 ,
	Timestamp = Mon Jul 29 15:17:54 2024 ,
	Time = 1722259073 ,
	Language = vhdl ,
	XilinxVersion = 2019.1 ,
	LogFile = /home/miglioranza/Scrambler_32bits/Scrambler_32bits.cache/compile_simlib/xcelium/srio_gen2_v4_1_6/.cxl.vhdl.srio_gen2_v4_1_6.srio_gen2_v4_1_6.lin64.log ,
	NumOfErrors = 1 ,
	NumOfWarnings = 0 ,
	Error = /ihp/ihpusr/cadence/xcelium/22.03/tools.lnx86/inca/bin/xmvhdl -MESSAGES -NOLOG -CDSLIB cds.lib -HDLVAR hdl.var -64bit -V93 -work srio_gen2_v4_1_6 -f /home/miglioranza/Scrambler_32bits/Scrambler_32bits.cache/compile_simlib/xcelium/srio_gen2_v4_1_6/.cxl.vhdl.srio_gen2_v4_1_6.srio_gen2_v4_1_6.lin64.cmf ,
