#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Wed Nov 15 22:48:59 2017
# Process ID: 7584
# Current directory: E:/experiment 11
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3340 E:\experiment 11\experiment 11.xpr
# Log file: E:/experiment 11/vivado.log
# Journal file: E:/experiment 11\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/experiment 11/experiment 11.xpr}
INFO: [Project 1-313] Project file moved from 'D:/experiment 11' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'experiment 11.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 755.277 ; gain = 81.266
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/experiment 11/experiment 11.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_exp7' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/experiment 11/experiment 11.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_exp7_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/experiment 11/experiment 11.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/experiment 11/experiment 11.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "E:/experiment 11/experiment 11.srcs/sources_1/new/Flags.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Flags
INFO: [VRFC 10-163] Analyzing VHDL file "E:/experiment 11/experiment 11.srcs/sources_1/new/Flip_Flop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "E:/experiment 11/experiment 11.srcs/sources_1/new/Mux_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "E:/experiment 11/experiment 11.srcs/sources_1/new/Mux_2x1_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2x1_1bit
INFO: [VRFC 10-163] Analyzing VHDL file "E:/experiment 11/experiment 11.srcs/sources_1/new/Mux_4x1_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_4x1_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "E:/experiment 11/experiment 11.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "E:/experiment 11/experiment 11.srcs/sources_1/new/Rat_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/experiment 11/experiment 11.srcs/sources_1/new/Rat_Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "E:/experiment 11/experiment 11.srcs/sources_1/new/Reg_File.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "E:/experiment 11/experiment 11.srcs/sources_1/new/Sratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "E:/experiment 11/experiment 11.srcs/sources_1/new/cntr_10bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cntr_10bit
INFO: [VRFC 10-163] Analyzing VHDL file "E:/experiment 11/experiment 11.srcs/sources_1/new/mux_2x1_10bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2x1_10bit
INFO: [VRFC 10-163] Analyzing VHDL file "E:/experiment 11/experiment 11.srcs/sources_1/new/mux_3x2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_3x2
INFO: [VRFC 10-163] Analyzing VHDL file "E:/experiment 11/experiment 11.srcs/sources_1/new/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "E:/experiment 11/experiment 11.srcs/sources_1/new/stack_pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity stack_pointer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/experiment 11/experiment 11.srcs/sources_1/new/timer_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity timer_counter
INFO: [VRFC 10-163] Analyzing VHDL file "E:/experiment 11/experiment 11.srcs/sim_1/new/testbench_exp7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_exp7
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 755.277 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/experiment 11/experiment 11.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6c52b0c3462744f8908e8f8e5000b413 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_exp7_behav xil_defaultlib.testbench_exp7 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.prog_rom [prog_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_3x2 [mux_3x2_default]
Compiling architecture behavioral of entity xil_defaultlib.cntr_10bit [cntr_10bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2x1_1bit [mux_2x1_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Flags [flags_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_4x1_8bit [mux_4x1_8bit_default]
Compiling architecture gen_ram of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2x1_10bit [mux_2x1_10bit_default]
Compiling architecture my_count of entity xil_defaultlib.stack_pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.timer_counter [timer_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_exp7
Built simulation snapshot testbench_exp7_behav

****** Webtalk v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source E:/experiment -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "E:/experiment" line 1)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 15 22:51:07 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 755.277 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/experiment 11/experiment 11.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_exp7_behav -key {Behavioral:sim_1:Functional:testbench_exp7} -tclbatch {testbench_exp7.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source testbench_exp7.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 770.691 ; gain = 15.414
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_exp7_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:42 . Memory (MB): peak = 770.691 ; gain = 15.414
add_wave {{/testbench_exp7/RAT/MCU}} 
add_wave {{/testbench_exp7/RAT/my_tc}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/experiment 11/experiment 11.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_exp7' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/experiment 11/experiment 11.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_exp7_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/experiment 11/experiment 11.srcs/sources_1/new/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity prog_rom
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 788.020 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/experiment 11/experiment 11.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/experiment 11/experiment 11.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6c52b0c3462744f8908e8f8e5000b413 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_exp7_behav xil_defaultlib.testbench_exp7 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.prog_rom [prog_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_3x2 [mux_3x2_default]
Compiling architecture behavioral of entity xil_defaultlib.cntr_10bit [cntr_10bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2x1_1bit [mux_2x1_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Flags [flags_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_4x1_8bit [mux_4x1_8bit_default]
Compiling architecture gen_ram of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2x1_10bit [mux_2x1_10bit_default]
Compiling architecture my_count of entity xil_defaultlib.stack_pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.timer_counter [timer_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_exp7
Built simulation snapshot testbench_exp7_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 788.020 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 788.020 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 788.988 ; gain = 0.969
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 788.988 ; gain = 0.969
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:52 . Memory (MB): peak = 788.988 ; gain = 0.969
add_wave {{/testbench_exp7/RAT/MCU/SCR}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/experiment 11/experiment 11.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_exp7' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/experiment 11/experiment 11.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_exp7_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/experiment 11/experiment 11.srcs/sim_1/new/testbench_exp7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_exp7
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 812.684 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/experiment 11/experiment 11.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/experiment 11/experiment 11.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6c52b0c3462744f8908e8f8e5000b413 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_exp7_behav xil_defaultlib.testbench_exp7 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.prog_rom [prog_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_3x2 [mux_3x2_default]
Compiling architecture behavioral of entity xil_defaultlib.cntr_10bit [cntr_10bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2x1_1bit [mux_2x1_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Flags [flags_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_4x1_8bit [mux_4x1_8bit_default]
Compiling architecture gen_ram of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2x1_10bit [mux_2x1_10bit_default]
Compiling architecture my_count of entity xil_defaultlib.stack_pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.timer_counter [timer_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_exp7
Built simulation snapshot testbench_exp7_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 812.684 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 812.684 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:35 . Memory (MB): peak = 812.684 ; gain = 0.000
run 10 us
run 10 us
run 10 us
add_wave {{/testbench_exp7/RAT/my_tc}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/experiment 11/experiment 11.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_exp7' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/experiment 11/experiment 11.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_exp7_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 812.684 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/experiment 11/experiment 11.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/experiment 11/experiment 11.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6c52b0c3462744f8908e8f8e5000b413 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_exp7_behav xil_defaultlib.testbench_exp7 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 812.684 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 812.684 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 812.684 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/experiment 11/experiment 11.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_exp7' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/experiment 11/experiment 11.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_exp7_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/experiment 11/experiment 11.srcs/sources_1/new/timer_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity timer_counter
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 812.684 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/experiment 11/experiment 11.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/experiment 11/experiment 11.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6c52b0c3462744f8908e8f8e5000b413 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_exp7_behav xil_defaultlib.testbench_exp7 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.prog_rom [prog_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_3x2 [mux_3x2_default]
Compiling architecture behavioral of entity xil_defaultlib.cntr_10bit [cntr_10bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2x1_1bit [mux_2x1_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Flags [flags_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_4x1_8bit [mux_4x1_8bit_default]
Compiling architecture gen_ram of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2x1_10bit [mux_2x1_10bit_default]
Compiling architecture my_count of entity xil_defaultlib.stack_pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.timer_counter [timer_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_exp7
Built simulation snapshot testbench_exp7_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 812.684 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '27' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 812.684 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 812.684 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/experiment 11/experiment 11.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_exp7' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/experiment 11/experiment 11.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_exp7_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/experiment 11/experiment 11.srcs/sources_1/new/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity prog_rom
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 812.684 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/experiment 11/experiment 11.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/experiment 11/experiment 11.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6c52b0c3462744f8908e8f8e5000b413 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_exp7_behav xil_defaultlib.testbench_exp7 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.prog_rom [prog_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_3x2 [mux_3x2_default]
Compiling architecture behavioral of entity xil_defaultlib.cntr_10bit [cntr_10bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2x1_1bit [mux_2x1_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Flags [flags_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_4x1_8bit [mux_4x1_8bit_default]
Compiling architecture gen_ram of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2x1_10bit [mux_2x1_10bit_default]
Compiling architecture my_count of entity xil_defaultlib.stack_pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.timer_counter [timer_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_exp7
Built simulation snapshot testbench_exp7_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 812.684 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 812.684 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 812.684 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/experiment 11/experiment 11.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_exp7' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/experiment 11/experiment 11.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_exp7_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/experiment 11/experiment 11.srcs/sources_1/new/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity prog_rom
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 812.684 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/experiment 11/experiment 11.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/experiment 11/experiment 11.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6c52b0c3462744f8908e8f8e5000b413 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_exp7_behav xil_defaultlib.testbench_exp7 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.prog_rom [prog_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_3x2 [mux_3x2_default]
Compiling architecture behavioral of entity xil_defaultlib.cntr_10bit [cntr_10bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2x1_1bit [mux_2x1_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Flags [flags_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_4x1_8bit [mux_4x1_8bit_default]
Compiling architecture gen_ram of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2x1_10bit [mux_2x1_10bit_default]
Compiling architecture my_count of entity xil_defaultlib.stack_pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.timer_counter [timer_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_exp7
Built simulation snapshot testbench_exp7_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 812.684 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 812.684 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 812.684 ; gain = 0.000
run 10 us
run 10 us
run 10 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/experiment 11/experiment 11.runs/synth_1

reset_run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 828.965 ; gain = 16.281
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Nov 15 23:10:47 2017] Launched synth_1...
Run output will be captured here: E:/experiment 11/experiment 11.runs/synth_1/runme.log
[Wed Nov 15 23:10:47 2017] Launched impl_1...
Run output will be captured here: E:/experiment 11/experiment 11.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 828.965 ; gain = 0.000
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.3
  **** Build date : Oct  4 2017-20:12:17
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 840.766 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183712030A
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1411.043 ; gain = 570.277
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
refresh_hw_device: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1413.043 ; gain = 1.938
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/experiment 11/experiment 11.runs/impl_1/RAT_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/experiment 11/experiment 11.runs/synth_1

reset_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1423.125 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Nov 15 23:24:01 2017] Launched synth_1...
Run output will be captured here: E:/experiment 11/experiment 11.runs/synth_1/runme.log
[Wed Nov 15 23:24:01 2017] Launched impl_1...
Run output will be captured here: E:/experiment 11/experiment 11.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1425.457 ; gain = 2.332
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/experiment 11/experiment 11.runs/impl_1/RAT_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183712030A
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1427.734 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 16 00:24:41 2017...
