Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Nov 18 14:11:41 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   153 |
|    Minimum number of control sets                        |   153 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   153 |
| >= 0 to < 4        |    13 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   132 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             124 |           52 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             459 |           84 |
| Yes          | No                    | No                     |            3942 |          727 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------+--------------------+------------------+----------------+
| Clock Signal |            Enable Signal           |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+--------------+------------------------------------+--------------------+------------------+----------------+
|  clk         | fsm10/fsm10_write_en               |                    |                1 |              2 |
|  clk         | fsm9/fsm9_write_en                 |                    |                1 |              2 |
|  clk         | fsm7/fsm7_write_en                 |                    |                1 |              2 |
|  clk         | fsm5/out[1]_i_1__9_n_0             |                    |                1 |              2 |
|  clk         | fsm4/fsm4_write_en                 |                    |                1 |              2 |
|  clk         | fsm3/out[1]_i_1__10_n_0            |                    |                1 |              2 |
|  clk         | fsm2/out[1]_i_1__12_n_0            |                    |                1 |              2 |
|  clk         | fsm0/out[1]_i_1__18_n_0            |                    |                1 |              2 |
|  clk         | fsm/fsm_write_en                   |                    |                1 |              2 |
|  clk         | fsm6/out[2]_i_1__4_n_0             |                    |                1 |              3 |
|  clk         | fsm8/fsm8_write_en                 |                    |                2 |              3 |
|  clk         | fsm11/out[2]_i_1__12_n_0           |                    |                2 |              3 |
|  clk         | fsm1/out[2]_i_1__11_n_0            |                    |                2 |              3 |
|  clk         | fsm8/E[0]                          |                    |                2 |              4 |
|  clk         | fsm8/j_0_write_en                  | fsm8/out_reg[1]_2  |                1 |              4 |
|  clk         | fsm6/k0_write_en                   | fsm6/out_reg[0]_44 |                2 |              4 |
|  clk         | fsm11/E[0]                         |                    |                3 |              4 |
|  clk         | fsm0/j00_write_en                  | fsm0/out_reg[0]_4  |                1 |              4 |
|  clk         | fsm11/i0_write_en                  | fsm11/done_reg     |                1 |              4 |
|  clk         | fsm11/i00_write_en                 | i00/out[3]_i_1_n_0 |                1 |              4 |
|  clk         | fsm10/done_reg                     | fsm10/done_reg_0   |                2 |              4 |
|  clk         | fsm6/out_reg[3]_6                  |                    |               21 |             32 |
|  clk         | fsm6/out_reg[1]_4                  |                    |               23 |             32 |
|  clk         | fsm6/out_reg[3]_3                  |                    |               22 |             32 |
|  clk         | fsm6/out_reg[1]_3                  |                    |               20 |             32 |
|  clk         | fsm6/out_reg[3]_4                  |                    |               22 |             32 |
|  clk         | fsm6/out_reg[3]_5                  |                    |               22 |             32 |
|  clk         | fsm6/out_reg[0]_8                  |                    |               22 |             32 |
|  clk         | fsm6/out_reg[3]_7                  |                    |               19 |             32 |
|  clk         | fsm6/out_reg[3]_8                  |                    |               16 |             32 |
|  clk         | fsm6/out_reg[3]_9                  |                    |               16 |             32 |
|  clk         | fsm6/out_reg[0]_9                  |                    |               21 |             32 |
|  clk         | fsm6/out_reg[2]_1                  |                    |               22 |             32 |
|  clk         | fsm6/out_reg[3]_1                  |                    |               20 |             32 |
|  clk         | fsm6/out_reg[2]_2                  |                    |               25 |             32 |
|  clk         | fsm6/out_reg[2]_3                  |                    |               25 |             32 |
|  clk         | fsm6/out_reg[2]_4                  |                    |               28 |             32 |
|  clk         | fsm6/out_reg[2]_5                  |                    |               21 |             32 |
|  clk         | fsm6/out_reg[2]_6                  |                    |               21 |             32 |
|  clk         | fsm6/out_reg[2]_7                  |                    |               23 |             32 |
|  clk         | fsm6/out_reg[2]_8                  |                    |               22 |             32 |
|  clk         | fsm6/out_reg[3]_0                  |                    |               20 |             32 |
|  clk         | fsm6/out_reg[3]_2                  |                    |               20 |             32 |
|  clk         | fsm6/out_reg[1]_8                  |                    |               20 |             32 |
|  clk         | fsm6/out_reg[1]_7                  |                    |               24 |             32 |
|  clk         | fsm6/out_reg[3]_10                 |                    |               16 |             32 |
|  clk         | j2_0/out_reg[0]_15                 |                    |               16 |             32 |
|  clk         | fsm6/out_reg[1]_6                  |                    |               24 |             32 |
|  clk         | fsm6/out_reg[3]_11                 |                    |               16 |             32 |
|  clk         | fsm6/out_reg[1]_5                  |                    |               22 |             32 |
|  clk         | j2_0/out_reg[1]_8                  |                    |               27 |             32 |
|  clk         | j2_0/out_reg[1]_12                 |                    |               22 |             32 |
|  clk         | j2_0/out_reg[1]_13                 |                    |               20 |             32 |
|  clk         | j2_0/out_reg[1]_14                 |                    |               23 |             32 |
|  clk         | j2_0/out_reg[1]_3                  |                    |               25 |             32 |
|  clk         | j2_0/out_reg[1]_4                  |                    |               26 |             32 |
|  clk         | j2_0/out_reg[1]_5                  |                    |               24 |             32 |
|  clk         | j2_0/out_reg[1]_6                  |                    |               23 |             32 |
|  clk         | j2_0/out_reg[1]_7                  |                    |               23 |             32 |
|  clk         | j2_0/out_reg[1]_11                 |                    |               23 |             32 |
|  clk         | j2_0/out_reg[1]_9                  |                    |               25 |             32 |
|  clk         | par_done_reg12/A_read0_10_write_en |                    |               13 |             32 |
|  clk         | par_done_reg13/A_read0_20_write_en |                    |                9 |             32 |
|  clk         | par_done_reg14/A_read0_30_write_en |                    |                9 |             32 |
|  clk         | par_done_reg3/A_i_k_00_write_en    |                    |               14 |             32 |
|  clk         | par_done_reg4/A_i_k_10_write_en    |                    |               12 |             32 |
|  clk         | par_done_reg5/A_i_k_20_write_en    |                    |               12 |             32 |
|  clk         | par_done_reg6/A_i_k_30_write_en    |                    |               11 |             32 |
|  clk         | j2_0/out_reg[0]_3                  |                    |               20 |             32 |
|  clk         | j2_0/out_reg[0]_1                  |                    |               24 |             32 |
|  clk         | j2_0/out_reg[0]_10                 |                    |               23 |             32 |
|  clk         | j2_0/out_reg[0]_11                 |                    |               17 |             32 |
|  clk         | j2_0/out_reg[0]_12                 |                    |               20 |             32 |
|  clk         | j2_0/out_reg[0]_13                 |                    |               24 |             32 |
|  clk         | j2_0/out_reg[0]_14                 |                    |               21 |             32 |
|  clk         | fsm6/out_reg[0]_37                 |                    |               17 |             32 |
|  clk         | j2_0/out_reg[0]_2                  |                    |               23 |             32 |
|  clk         | j2_0/out_reg[0]_0                  |                    |               20 |             32 |
|  clk         | j2_0/out_reg[0]_4                  |                    |               23 |             32 |
|  clk         | j2_0/out_reg[0]_5                  |                    |               24 |             32 |
|  clk         | j2_0/out_reg[0]_6                  |                    |               24 |             32 |
|  clk         | j2_0/out_reg[0]_7                  |                    |               21 |             32 |
|  clk         | j2_0/out_reg[0]_8                  |                    |               22 |             32 |
|  clk         | j2_0/out_reg[0]_9                  |                    |               27 |             32 |
|  clk         | j2_0/out_reg[1]_10                 |                    |               21 |             32 |
|  clk         | fsm6/A_read0_00_write_en           |                    |                9 |             32 |
|  clk         | fsm6/done_reg_9                    |                    |               16 |             32 |
|  clk         | fsm6/done_reg_8                    |                    |               22 |             32 |
|  clk         | fsm6/done_reg_7                    |                    |               24 |             32 |
|  clk         | fsm6/done_reg_6                    |                    |               16 |             32 |
|  clk         | fsm6/done_reg_5                    |                    |               18 |             32 |
|  clk         | fsm6/done_reg_4                    |                    |               18 |             32 |
|  clk         | fsm6/done_reg_3                    |                    |               18 |             32 |
|  clk         | fsm6/done_reg_2                    |                    |               25 |             32 |
|  clk         | fsm6/done_reg_10                   |                    |               18 |             32 |
|  clk         | fsm6/done_reg_1                    |                    |               23 |             32 |
|  clk         | fsm6/alpha_int_read0_30_write_en   |                    |                7 |             32 |
|  clk         | fsm6/alpha_int_read0_20_write_en   |                    |                8 |             32 |
|  clk         | fsm6/alpha_int_read0_10_write_en   |                    |                9 |             32 |
|  clk         | fsm6/alpha_int_read0_00_write_en   |                    |               10 |             32 |
|  clk         | fsm6/out_reg[0]_6                  |                    |               23 |             32 |
|  clk         | fsm5/t_30_write_en                 |                    |                9 |             32 |
|  clk         | fsm4/t_20_write_en                 |                    |                7 |             32 |
|  clk         | fsm3/t_10_write_en                 |                    |                8 |             32 |
|  clk         | fsm2/t_00_write_en                 |                    |               11 |             32 |
|  clk         | fsm1/E[0]                          |                    |               10 |             32 |
|  clk         | mult_pipe2/bin_read2_0_write_en    |                    |               10 |             32 |
|  clk         | mult_pipe6/bin_read6_0_write_en    |                    |                9 |             32 |
|  clk         | mult_pipe1/E[0]                    |                    |               12 |             32 |
|  clk         | cond_stored9/E[0]                  |                    |               16 |             32 |
|  clk         | mult_pipe4/bin_read4_0_write_en    |                    |                6 |             32 |
|  clk         | mult_pipe3/E[0]                    |                    |               11 |             32 |
|  clk         | mult_pipe8/bin_read8_0_write_en    |                    |               11 |             32 |
|  clk         | mult_pipe7/bin_read7_0_write_en    |                    |                8 |             32 |
|  clk         | mult_pipe0/bin_read0_0_write_en    |                    |                6 |             32 |
|  clk         | fsm6/out_reg[0]_10                 |                    |               21 |             32 |
|  clk         | fsm6/out_reg[0]_7                  |                    |               24 |             32 |
|  clk         | fsm6/out_reg[0]_5                  |                    |               23 |             32 |
|  clk         | fsm6/out_reg[0]_41                 |                    |               17 |             32 |
|  clk         | fsm6/out_reg[0]_40                 |                    |               25 |             32 |
|  clk         | fsm6/out_reg[0]_4                  |                    |               22 |             32 |
|  clk         | fsm6/out_reg[0]_39                 |                    |               24 |             32 |
|  clk         | fsm6/out_reg[0]_38                 |                    |               20 |             32 |
|  clk         | fsm6/out_reg[0]_36                 |                    |               25 |             32 |
|  clk         | fsm6/out_reg[0]_35                 |                    |               24 |             32 |
|  clk         | fsm6/out_reg[0]_34                 |                    |               23 |             32 |
|  clk         | fsm6/out_reg[0]_3                  |                    |               21 |             32 |
|  clk         | fsm6/out_reg[0]_24                 |                    |               19 |             32 |
|  clk         | fsm6/out_reg[0]_23                 |                    |               16 |             32 |
|  clk         | fsm6/out_reg[0]_21                 |                    |               20 |             32 |
|  clk         | fsm6/out_reg[0]_0                  |                    |               25 |             32 |
|  clk         | fsm6/out_reg[0]_11                 |                    |               19 |             32 |
|  clk         | fsm6/out_reg[0]_12                 |                    |               21 |             32 |
|  clk         | fsm6/out_reg[0]_13                 |                    |               18 |             32 |
|  clk         | fsm6/out_reg[0]_14                 |                    |               19 |             32 |
|  clk         | fsm6/out_reg[0]_15                 |                    |               18 |             32 |
|  clk         | fsm6/out_reg[0]_16                 |                    |               18 |             32 |
|  clk         | fsm6/out_reg[0]_17                 |                    |               18 |             32 |
|  clk         | fsm6/out_reg[0]_18                 |                    |               20 |             32 |
|  clk         | fsm6/out_reg[0]_19                 |                    |               21 |             32 |
|  clk         | fsm6/out_reg[0]_2                  |                    |               22 |             32 |
|  clk         | fsm6/out_reg[0]_20                 |                    |               20 |             32 |
|  clk         | fsm6/out_reg[0]_22                 |                    |               15 |             32 |
|  clk         |                                    | fsm4/RSTP          |               10 |             51 |
|  clk         |                                    | mult_pipe2/p_0_in  |               13 |             51 |
|  clk         |                                    | mult_pipe6/p_0_in  |                8 |             51 |
|  clk         |                                    | mult_pipe1/p_0_in  |               11 |             51 |
|  clk         |                                    | mult_pipe4/p_0_in  |                6 |             51 |
|  clk         |                                    | mult_pipe3/p_0_in  |                7 |             51 |
|  clk         |                                    | mult_pipe8/p_0_in  |               12 |             51 |
|  clk         |                                    | mult_pipe0/p_0_in  |                8 |             51 |
|  clk         |                                    | mult_pipe7/p_0_in  |                9 |             51 |
|  clk         |                                    |                    |               52 |            124 |
+--------------+------------------------------------+--------------------+------------------+----------------+


