Reading timing models for corner min_ss_125C_4v50…
Reading cell library for the 'min_ss_125C_4v50' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ss_125C_4v50.lib'…
Reading top-level netlist at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_18-17-01/51-openroad-fillinsertion/tt_um_felixfeierabend.nl.v'…
Linking design 'tt_um_felixfeierabend' from netlist…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/signoff.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.1
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
Reading top-level design parasitics for the 'min_ss_125C_4v50' corner at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_18-17-01/53-openroad-rcx/min/tt_um_felixfeierabend.min.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= min_ss_125C_4v50 Corner ===================================

Startpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000633    0.562793 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425387    0.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000699    0.988879 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.011755    0.298285    1.371456    2.360335 v _174_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[5] (net)
                      0.298285    0.000076    2.360411 v _139_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.006812    0.517008    0.418639    2.779051 ^ _139_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _071_ (net)
                      0.517008    0.000147    2.779198 ^ _140_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003658    0.272438    0.257741    3.036939 v _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.272438    0.000036    3.036975 v _174_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.036975   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000633    0.562793 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425387    0.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000699    0.988879 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.088879   clock uncertainty
                                  0.000000    1.088879   clock reconvergence pessimism
                                  0.202861    1.291741   library hold time
                                              1.291741   data required time
---------------------------------------------------------------------------------------------
                                              1.291741   data required time
                                             -3.036975   data arrival time
---------------------------------------------------------------------------------------------
                                              1.745235   slack (MET)


Startpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199823    0.000358    0.562518 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031303    0.176432    0.421922    0.984440 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176432    0.000713    0.985152 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.016086    0.358200    1.419781    2.404933 v _172_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.358200    0.000278    2.405210 v _135_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005372    0.515829    0.384382    2.789593 ^ _135_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _069_ (net)
                      0.515829    0.000103    2.789696 ^ _136_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004062    0.318491    0.341615    3.131311 v _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.318491    0.000077    3.131388 v _172_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.131388   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199823    0.000358    0.562518 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031303    0.176432    0.421922    0.984440 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176432    0.000713    0.985152 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.085152   clock uncertainty
                                  0.000000    1.085152   clock reconvergence pessimism
                                  0.191710    1.276862   library hold time
                                              1.276862   data required time
---------------------------------------------------------------------------------------------
                                              1.276862   data required time
                                             -3.131388   data arrival time
---------------------------------------------------------------------------------------------
                                              1.854526   slack (MET)


Startpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199823    0.000358    0.562518 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031303    0.176432    0.421922    0.984440 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176432    0.000730    0.985170 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.017058    0.371706    1.430742    2.415911 v _171_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.371707    0.000461    2.416373 v _132_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005593    0.477802    0.405787    2.822159 ^ _132_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _067_ (net)
                      0.477802    0.000113    2.822272 ^ _133_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003439    0.307499    0.321124    3.143396 v _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.307499    0.000033    3.143429 v _171_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.143429   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199823    0.000358    0.562518 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031303    0.176432    0.421922    0.984440 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176432    0.000730    0.985170 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.085170   clock uncertainty
                                  0.000000    1.085170   clock reconvergence pessimism
                                  0.194154    1.279323   library hold time
                                              1.279323   data required time
---------------------------------------------------------------------------------------------
                                              1.279323   data required time
                                             -3.143429   data arrival time
---------------------------------------------------------------------------------------------
                                              1.864105   slack (MET)


Startpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000633    0.562793 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425387    0.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180894    0.000307    0.988488 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.024739    0.482359    1.513384    2.501872 v _170_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.482359    0.000268    2.502140 v _129_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004643    0.486436    0.496564    2.998704 ^ _129_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _065_ (net)
                      0.486436    0.000044    2.998748 ^ _130_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003810    0.271743    0.255399    3.254147 v _130_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.271743    0.000071    3.254217 v _170_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.254217   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000633    0.562793 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425387    0.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180894    0.000307    0.988488 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.088488   clock uncertainty
                                  0.000000    1.088488   clock reconvergence pessimism
                                  0.203015    1.291503   library hold time
                                              1.291503   data required time
---------------------------------------------------------------------------------------------
                                              1.291503   data required time
                                             -3.254217   data arrival time
---------------------------------------------------------------------------------------------
                                              1.962714   slack (MET)


Startpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000633    0.562793 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425387    0.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000681    0.988862 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.022936    0.456420    1.495016    2.483878 v _173_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.456420    0.000392    2.484270 v _137_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005168    0.500914    0.506423    2.990693 ^ _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _070_ (net)
                      0.500914    0.000100    2.990793 ^ _138_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005675    0.309848    0.290384    3.281177 v _138_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.309848    0.000075    3.281252 v _173_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.281252   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000633    0.562793 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425387    0.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000681    0.988862 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.088862   clock uncertainty
                                  0.000000    1.088862   clock reconvergence pessimism
                                  0.194558    1.283420   library hold time
                                              1.283420   data required time
---------------------------------------------------------------------------------------------
                                              1.283420   data required time
                                             -3.281252   data arrival time
---------------------------------------------------------------------------------------------
                                              1.997832   slack (MET)


Startpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000633    0.562793 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425387    0.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000692    0.988873 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.026872    0.870223    2.059300    3.048173 ^ _169_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.870223    0.000456    3.048628 ^ _128_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006468    0.369250    0.291075    3.339703 v _128_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.369250    0.000145    3.339848 v _169_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.339848   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000633    0.562793 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425387    0.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000692    0.988873 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.088873   clock uncertainty
                                  0.000000    1.088873   clock reconvergence pessimism
                                  0.181374    1.270247   library hold time
                                              1.270247   data required time
---------------------------------------------------------------------------------------------
                                              1.270247   data required time
                                             -3.339848   data arrival time
---------------------------------------------------------------------------------------------
                                              2.069601   slack (MET)


Startpoint: _176_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _198_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199823    0.000358    0.562518 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031303    0.176432    0.421922    0.984440 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176432    0.000531    0.984970 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.005213    0.327907    1.684763    2.669733 ^ _176_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.327907    0.000051    2.669785 ^ _123_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.012578    0.380550    0.323355    2.993140 v _123_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _060_ (net)
                      0.380550    0.000295    2.993434 v _125_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     3    0.017780    0.633815    0.507124    3.500559 ^ _125_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                                         _062_ (net)
                      0.633815    0.000208    3.500767 ^ _155_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003611    0.275684    0.211754    3.712520 v _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _043_ (net)
                      0.275684    0.000035    3.712555 v _198_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.712555   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199823    0.000358    0.562518 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031303    0.176432    0.421922    0.984440 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176432    0.000692    0.985131 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.085131   clock uncertainty
                                  0.000000    1.085131   clock reconvergence pessimism
                                  0.201228    1.286360   library hold time
                                              1.286360   data required time
---------------------------------------------------------------------------------------------
                                              1.286360   data required time
                                             -3.712555   data arrival time
---------------------------------------------------------------------------------------------
                                              2.426196   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _171_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805149    0.001124    5.156051 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053795    0.796555    0.770977    5.927028 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.796555    0.000445    5.927473 ^ _171_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.927473   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199823    0.000358    0.562518 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031303    0.176432    0.421922    0.984440 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176432    0.000730    0.985170 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.085170   clock uncertainty
                                  0.000000    1.085170   clock reconvergence pessimism
                                  0.702889    1.788059   library removal time
                                              1.788059   data required time
---------------------------------------------------------------------------------------------
                                              1.788059   data required time
                                             -5.927473   data arrival time
---------------------------------------------------------------------------------------------
                                              4.139413   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _176_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805149    0.001124    5.156051 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053795    0.796555    0.770977    5.927028 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.796560    0.001180    5.928208 ^ _176_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.928208   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199823    0.000358    0.562518 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031303    0.176432    0.421922    0.984440 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176432    0.000531    0.984970 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.084970   clock uncertainty
                                  0.000000    1.084970   clock reconvergence pessimism
                                  0.702890    1.787860   library removal time
                                              1.787860   data required time
---------------------------------------------------------------------------------------------
                                              1.787860   data required time
                                             -5.928208   data arrival time
---------------------------------------------------------------------------------------------
                                              4.140348   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _175_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805149    0.001124    5.156051 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053795    0.796555    0.770977    5.927028 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.796561    0.001203    5.928231 ^ _175_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.928231   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199823    0.000358    0.562518 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031303    0.176432    0.421922    0.984440 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176432    0.000547    0.984987 ^ _175_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.084987   clock uncertainty
                                  0.000000    1.084987   clock reconvergence pessimism
                                  0.702890    1.787877   library removal time
                                              1.787877   data required time
---------------------------------------------------------------------------------------------
                                              1.787877   data required time
                                             -5.928231   data arrival time
---------------------------------------------------------------------------------------------
                                              4.140354   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _178_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805150    0.001148    5.156075 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091334    0.695196    0.897910    6.053986 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.695206    0.002903    6.056888 ^ _178_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.056888   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000633    0.562793 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425387    0.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000864    0.989045 ^ _178_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.089045   clock uncertainty
                                  0.000000    1.089045   clock reconvergence pessimism
                                  0.693290    1.782334   library removal time
                                              1.782334   data required time
---------------------------------------------------------------------------------------------
                                              1.782334   data required time
                                             -6.056888   data arrival time
---------------------------------------------------------------------------------------------
                                              4.274554   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _174_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805150    0.001148    5.156075 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091334    0.695196    0.897910    6.053986 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.695205    0.002750    6.056736 ^ _174_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.056736   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000633    0.562793 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425387    0.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000699    0.988879 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.088879   clock uncertainty
                                  0.000000    1.088879   clock reconvergence pessimism
                                  0.693289    1.782169   library removal time
                                              1.782169   data required time
---------------------------------------------------------------------------------------------
                                              1.782169   data required time
                                             -6.056736   data arrival time
---------------------------------------------------------------------------------------------
                                              4.274567   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _179_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805150    0.001148    5.156075 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091334    0.695196    0.897910    6.053986 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.695207    0.002927    6.056912 ^ _179_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.056912   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000633    0.562793 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425387    0.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000877    0.989057 ^ _179_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.089057   clock uncertainty
                                  0.000000    1.089057   clock reconvergence pessimism
                                  0.693290    1.782347   library removal time
                                              1.782347   data required time
---------------------------------------------------------------------------------------------
                                              1.782347   data required time
                                             -6.056912   data arrival time
---------------------------------------------------------------------------------------------
                                              4.274566   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _180_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805150    0.001148    5.156075 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091334    0.695196    0.897910    6.053986 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.695206    0.002850    6.056835 ^ _180_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.056835   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000633    0.562793 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425387    0.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000761    0.988941 ^ _180_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.088942   clock uncertainty
                                  0.000000    1.088942   clock reconvergence pessimism
                                  0.693290    1.782231   library removal time
                                              1.782231   data required time
---------------------------------------------------------------------------------------------
                                              1.782231   data required time
                                             -6.056835   data arrival time
---------------------------------------------------------------------------------------------
                                              4.274604   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _170_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805150    0.001148    5.156075 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091334    0.695196    0.897910    6.053986 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.695201    0.002404    6.056390 ^ _170_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.056390   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000633    0.562793 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425387    0.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180894    0.000307    0.988488 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.088488   clock uncertainty
                                  0.000000    1.088488   clock reconvergence pessimism
                                  0.693289    1.781777   library removal time
                                              1.781777   data required time
---------------------------------------------------------------------------------------------
                                              1.781777   data required time
                                             -6.056390   data arrival time
---------------------------------------------------------------------------------------------
                                              4.274613   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _173_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805150    0.001148    5.156075 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091334    0.695196    0.897910    6.053986 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.695205    0.002824    6.056809 ^ _173_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.056809   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000633    0.562793 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425387    0.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000681    0.988862 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.088862   clock uncertainty
                                  0.000000    1.088862   clock reconvergence pessimism
                                  0.693290    1.782151   library removal time
                                              1.782151   data required time
---------------------------------------------------------------------------------------------
                                              1.782151   data required time
                                             -6.056809   data arrival time
---------------------------------------------------------------------------------------------
                                              4.274658   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _169_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805150    0.001148    5.156075 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091334    0.695196    0.897910    6.053986 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.695206    0.002844    6.056830 ^ _169_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.056830   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000633    0.562793 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425387    0.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000692    0.988873 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.088873   clock uncertainty
                                  0.000000    1.088873   clock reconvergence pessimism
                                  0.693290    1.782162   library removal time
                                              1.782162   data required time
---------------------------------------------------------------------------------------------
                                              1.782162   data required time
                                             -6.056830   data arrival time
---------------------------------------------------------------------------------------------
                                              4.274667   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _198_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805150    0.001148    5.156075 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091334    0.695196    0.897910    6.053986 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.695196    0.001240    6.055225 ^ _198_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.055225   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199823    0.000358    0.562518 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031303    0.176432    0.421922    0.984440 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176432    0.000692    0.985131 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.085131   clock uncertainty
                                  0.000000    1.085131   clock reconvergence pessimism
                                  0.692423    1.777554   library removal time
                                              1.777554   data required time
---------------------------------------------------------------------------------------------
                                              1.777554   data required time
                                             -6.055225   data arrival time
---------------------------------------------------------------------------------------------
                                              4.277671   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _172_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805150    0.001148    5.156075 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091334    0.695196    0.897910    6.053986 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.695196    0.001673    6.055658 ^ _172_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.055658   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199823    0.000358    0.562518 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031303    0.176432    0.421922    0.984440 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176432    0.000713    0.985152 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.085152   clock uncertainty
                                  0.000000    1.085152   clock reconvergence pessimism
                                  0.692423    1.777575   library removal time
                                              1.777575   data required time
---------------------------------------------------------------------------------------------
                                              1.777575   data required time
                                             -6.055658   data arrival time
---------------------------------------------------------------------------------------------
                                              4.278083   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _177_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805150    0.001148    5.156075 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091334    0.695196    0.897910    6.053986 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.695201    0.002383    6.056369 ^ _177_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.056369   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199823    0.000358    0.562518 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031303    0.176432    0.421922    0.984440 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176432    0.000541    0.984981 ^ _177_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.084981   clock uncertainty
                                  0.000000    1.084981   clock reconvergence pessimism
                                  0.692423    1.777404   library removal time
                                              1.777404   data required time
---------------------------------------------------------------------------------------------
                                              1.777404   data required time
                                             -6.056369   data arrival time
---------------------------------------------------------------------------------------------
                                              4.278965   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= min_ss_125C_4v50 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004130    0.204247    0.066485    4.066485 ^ ena (in)
                                                         ena (net)
                      0.204247    0.000000    4.066485 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017352    0.557086    0.575508    4.641993 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.557086    0.000323    4.642316 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035472    0.572766    0.462422    5.104738 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.572766    0.000504    5.105242 v _136_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004062    0.741647    0.524246    5.629488 ^ _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.741647    0.000077    5.629565 ^ _172_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.629565   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027244    0.248504    0.111289   20.111290 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000   20.111290 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450871   20.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199823    0.000357   20.562517 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031303    0.176432    0.421922   20.984440 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176432    0.000712   20.985151 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.885153   clock uncertainty
                                  0.000000   20.885153   clock reconvergence pessimism
                                 -0.696766   20.188387   library setup time
                                             20.188387   data required time
---------------------------------------------------------------------------------------------
                                             20.188387   data required time
                                             -5.629565   data arrival time
---------------------------------------------------------------------------------------------
                                             14.558822   slack (MET)


Startpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000633    0.562793 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425387    0.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000692    0.988873 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.026872    0.870223    2.059300    3.048173 ^ _169_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.870223    0.000412    3.048585 ^ _131_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     3    0.015299    0.610961    1.006131    4.054716 ^ _131_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _066_ (net)
                      0.610961    0.000099    4.054815 ^ _134_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     3    0.020203    0.686717    0.825669    4.880484 ^ _134_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _068_ (net)
                      0.686717    0.000227    4.880711 ^ _137_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005168    0.425743    0.332368    5.213078 v _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _070_ (net)
                      0.425743    0.000100    5.213179 v _138_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005675    0.547876    0.428109    5.641288 ^ _138_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.547876    0.000075    5.641362 ^ _173_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.641362   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027244    0.248504    0.111289   20.111290 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000   20.111290 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450871   20.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000632   20.562794 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425388   20.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000682   20.988863 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888863   clock uncertainty
                                  0.000000   20.888863   clock reconvergence pessimism
                                 -0.667797   20.221066   library setup time
                                             20.221066   data required time
---------------------------------------------------------------------------------------------
                                             20.221066   data required time
                                             -5.641362   data arrival time
---------------------------------------------------------------------------------------------
                                             14.579704   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004130    0.204247    0.066485    4.066485 ^ ena (in)
                                                         ena (net)
                      0.204247    0.000000    4.066485 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017352    0.557086    0.575508    4.641993 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.557086    0.000323    4.642316 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035472    0.572766    0.462422    5.104738 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.572766    0.000552    5.105290 v _133_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003439    0.692127    0.497442    5.602733 ^ _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.692127    0.000033    5.602766 ^ _171_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.602766   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027244    0.248504    0.111289   20.111290 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000   20.111290 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450871   20.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199823    0.000357   20.562517 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031303    0.176432    0.421922   20.984440 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176432    0.000730   20.985170 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.885170   clock uncertainty
                                  0.000000   20.885170   clock reconvergence pessimism
                                 -0.689864   20.195305   library setup time
                                             20.195305   data required time
---------------------------------------------------------------------------------------------
                                             20.195305   data required time
                                             -5.602766   data arrival time
---------------------------------------------------------------------------------------------
                                             14.592540   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004130    0.204247    0.066485    4.066485 ^ ena (in)
                                                         ena (net)
                      0.204247    0.000000    4.066485 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017352    0.557086    0.575508    4.641993 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.557086    0.000323    4.642316 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035472    0.572766    0.462422    5.104738 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.572767    0.000623    5.105361 v _128_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006468    0.582322    0.478010    5.583371 ^ _128_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.582322    0.000145    5.583516 ^ _169_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.583516   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027244    0.248504    0.111289   20.111290 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000   20.111290 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450871   20.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000632   20.562794 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425388   20.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000693   20.988873 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888874   clock uncertainty
                                  0.000000   20.888874   clock reconvergence pessimism
                                 -0.673421   20.215452   library setup time
                                             20.215452   data required time
---------------------------------------------------------------------------------------------
                                             20.215452   data required time
                                             -5.583516   data arrival time
---------------------------------------------------------------------------------------------
                                             14.631937   slack (MET)


Startpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000633    0.562793 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425387    0.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000692    0.988873 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.026872    0.870223    2.059300    3.048173 ^ _169_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.870223    0.000412    3.048585 ^ _131_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     3    0.015299    0.610961    1.006131    4.054716 ^ _131_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _066_ (net)
                      0.610961    0.000099    4.054815 ^ _134_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     3    0.020203    0.686717    0.825669    4.880484 ^ _134_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _068_ (net)
                      0.686717    0.000207    4.880691 ^ _139_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.006812    0.467095    0.271990    5.152681 v _139_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _071_ (net)
                      0.467095    0.000147    5.152829 v _140_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003658    0.451648    0.372914    5.525743 ^ _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.451648    0.000036    5.525779 ^ _174_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.525779   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027244    0.248504    0.111289   20.111290 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000   20.111290 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450871   20.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000632   20.562794 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425388   20.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000700   20.988880 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888880   clock uncertainty
                                  0.000000   20.888880   clock reconvergence pessimism
                                 -0.647929   20.240952   library setup time
                                             20.240952   data required time
---------------------------------------------------------------------------------------------
                                             20.240952   data required time
                                             -5.525779   data arrival time
---------------------------------------------------------------------------------------------
                                             14.715172   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004130    0.204247    0.066485    4.066485 ^ ena (in)
                                                         ena (net)
                      0.204247    0.000000    4.066485 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017352    0.557086    0.575508    4.641993 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.557086    0.000323    4.642316 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035472    0.572766    0.462422    5.104738 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.572766    0.000561    5.105299 v _130_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003810    0.458613    0.401026    5.506325 ^ _130_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.458613    0.000071    5.506396 ^ _170_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.506396   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027244    0.248504    0.111289   20.111290 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000   20.111290 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450871   20.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000632   20.562794 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425388   20.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180894    0.000307   20.988487 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888489   clock uncertainty
                                  0.000000   20.888489   clock reconvergence pessimism
                                 -0.649368   20.239120   library setup time
                                             20.239120   data required time
---------------------------------------------------------------------------------------------
                                             20.239120   data required time
                                             -5.506396   data arrival time
---------------------------------------------------------------------------------------------
                                             14.732726   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _198_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004130    0.204247    0.066485    4.066485 ^ ena (in)
                                                         ena (net)
                      0.204247    0.000000    4.066485 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017352    0.557086    0.575508    4.641993 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.557086    0.000307    4.642301 ^ _154_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004719    0.446055    0.336286    4.978587 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _077_ (net)
                      0.446055    0.000048    4.978634 v _155_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003611    0.580768    0.495207    5.473841 ^ _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _043_ (net)
                      0.580768    0.000035    5.473876 ^ _198_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.473876   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027244    0.248504    0.111289   20.111290 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000   20.111290 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450871   20.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199823    0.000357   20.562517 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031303    0.176432    0.421922   20.984440 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176432    0.000693   20.985132 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.885132   clock uncertainty
                                  0.000000   20.885132   clock reconvergence pessimism
                                 -0.674343   20.210791   library setup time
                                             20.210791   data required time
---------------------------------------------------------------------------------------------
                                             20.210791   data required time
                                             -5.473876   data arrival time
---------------------------------------------------------------------------------------------
                                             14.736915   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _177_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805150    0.001148    5.156075 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091334    0.695196    0.897910    6.053986 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.695201    0.002383    6.056369 ^ _177_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.056369   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027244    0.248504    0.111289   20.111290 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000   20.111290 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450871   20.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199823    0.000357   20.562517 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031303    0.176432    0.421922   20.984440 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176432    0.000542   20.984982 ^ _177_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.884981   clock uncertainty
                                  0.000000   20.884981   clock reconvergence pessimism
                                  0.394951   21.279934   library recovery time
                                             21.279934   data required time
---------------------------------------------------------------------------------------------
                                             21.279934   data required time
                                             -6.056369   data arrival time
---------------------------------------------------------------------------------------------
                                             15.223563   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _172_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805150    0.001148    5.156075 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091334    0.695196    0.897910    6.053986 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.695196    0.001673    6.055658 ^ _172_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.055658   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027244    0.248504    0.111289   20.111290 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000   20.111290 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450871   20.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199823    0.000357   20.562517 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031303    0.176432    0.421922   20.984440 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176432    0.000712   20.985151 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.885153   clock uncertainty
                                  0.000000   20.885153   clock reconvergence pessimism
                                  0.394951   21.280104   library recovery time
                                             21.280104   data required time
---------------------------------------------------------------------------------------------
                                             21.280104   data required time
                                             -6.055658   data arrival time
---------------------------------------------------------------------------------------------
                                             15.224444   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _198_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805150    0.001148    5.156075 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091334    0.695196    0.897910    6.053986 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.695196    0.001240    6.055225 ^ _198_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.055225   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027244    0.248504    0.111289   20.111290 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000   20.111290 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450871   20.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199823    0.000357   20.562517 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031303    0.176432    0.421922   20.984440 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176432    0.000693   20.985132 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.885132   clock uncertainty
                                  0.000000   20.885132   clock reconvergence pessimism
                                  0.394951   21.280085   library recovery time
                                             21.280085   data required time
---------------------------------------------------------------------------------------------
                                             21.280085   data required time
                                             -6.055225   data arrival time
---------------------------------------------------------------------------------------------
                                             15.224858   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _169_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805150    0.001148    5.156075 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091334    0.695196    0.897910    6.053986 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.695206    0.002844    6.056830 ^ _169_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.056830   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027244    0.248504    0.111289   20.111290 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000   20.111290 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450871   20.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000632   20.562794 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425388   20.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000693   20.988873 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888874   clock uncertainty
                                  0.000000   20.888874   clock reconvergence pessimism
                                  0.395763   21.284637   library recovery time
                                             21.284637   data required time
---------------------------------------------------------------------------------------------
                                             21.284637   data required time
                                             -6.056830   data arrival time
---------------------------------------------------------------------------------------------
                                             15.227807   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _173_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805150    0.001148    5.156075 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091334    0.695196    0.897910    6.053986 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.695205    0.002824    6.056809 ^ _173_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.056809   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027244    0.248504    0.111289   20.111290 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000   20.111290 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450871   20.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000632   20.562794 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425388   20.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000682   20.988863 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888863   clock uncertainty
                                  0.000000   20.888863   clock reconvergence pessimism
                                  0.395763   21.284626   library recovery time
                                             21.284626   data required time
---------------------------------------------------------------------------------------------
                                             21.284626   data required time
                                             -6.056809   data arrival time
---------------------------------------------------------------------------------------------
                                             15.227818   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _170_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805150    0.001148    5.156075 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091334    0.695196    0.897910    6.053986 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.695201    0.002404    6.056390 ^ _170_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.056390   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027244    0.248504    0.111289   20.111290 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000   20.111290 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450871   20.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000632   20.562794 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425388   20.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180894    0.000307   20.988487 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888489   clock uncertainty
                                  0.000000   20.888489   clock reconvergence pessimism
                                  0.395764   21.284252   library recovery time
                                             21.284252   data required time
---------------------------------------------------------------------------------------------
                                             21.284252   data required time
                                             -6.056390   data arrival time
---------------------------------------------------------------------------------------------
                                             15.227862   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _180_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805150    0.001148    5.156075 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091334    0.695196    0.897910    6.053986 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.695206    0.002850    6.056835 ^ _180_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.056835   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027244    0.248504    0.111289   20.111290 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000   20.111290 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450871   20.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000632   20.562794 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425388   20.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000762   20.988943 ^ _180_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888943   clock uncertainty
                                  0.000000   20.888943   clock reconvergence pessimism
                                  0.395763   21.284706   library recovery time
                                             21.284706   data required time
---------------------------------------------------------------------------------------------
                                             21.284706   data required time
                                             -6.056835   data arrival time
---------------------------------------------------------------------------------------------
                                             15.227871   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _174_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805150    0.001148    5.156075 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091334    0.695196    0.897910    6.053986 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.695205    0.002750    6.056736 ^ _174_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.056736   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027244    0.248504    0.111289   20.111290 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000   20.111290 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450871   20.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000632   20.562794 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425388   20.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000700   20.988880 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888880   clock uncertainty
                                  0.000000   20.888880   clock reconvergence pessimism
                                  0.395763   21.284643   library recovery time
                                             21.284643   data required time
---------------------------------------------------------------------------------------------
                                             21.284643   data required time
                                             -6.056736   data arrival time
---------------------------------------------------------------------------------------------
                                             15.227908   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _178_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805150    0.001148    5.156075 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091334    0.695196    0.897910    6.053986 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.695206    0.002903    6.056888 ^ _178_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.056888   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027244    0.248504    0.111289   20.111290 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000   20.111290 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450871   20.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000632   20.562794 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425388   20.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000865   20.989046 ^ _178_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.889046   clock uncertainty
                                  0.000000   20.889046   clock reconvergence pessimism
                                  0.395763   21.284809   library recovery time
                                             21.284809   data required time
---------------------------------------------------------------------------------------------
                                             21.284809   data required time
                                             -6.056888   data arrival time
---------------------------------------------------------------------------------------------
                                             15.227921   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _179_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805150    0.001148    5.156075 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091334    0.695196    0.897910    6.053986 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.695207    0.002927    6.056912 ^ _179_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.056912   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027244    0.248504    0.111289   20.111290 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000   20.111290 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450871   20.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000632   20.562794 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425388   20.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000878   20.989058 ^ _179_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.889059   clock uncertainty
                                  0.000000   20.889059   clock reconvergence pessimism
                                  0.395763   21.284822   library recovery time
                                             21.284822   data required time
---------------------------------------------------------------------------------------------
                                             21.284822   data required time
                                             -6.056912   data arrival time
---------------------------------------------------------------------------------------------
                                             15.227908   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _175_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805149    0.001124    5.156051 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053795    0.796555    0.770977    5.927028 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.796561    0.001203    5.928231 ^ _175_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.928231   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027244    0.248504    0.111289   20.111290 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000   20.111290 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450871   20.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199823    0.000357   20.562517 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031303    0.176432    0.421922   20.984440 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176432    0.000547   20.984987 ^ _175_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.884987   clock uncertainty
                                  0.000000   20.884987   clock reconvergence pessimism
                                  0.384250   21.269238   library recovery time
                                             21.269238   data required time
---------------------------------------------------------------------------------------------
                                             21.269238   data required time
                                             -5.928231   data arrival time
---------------------------------------------------------------------------------------------
                                             15.341007   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _176_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805149    0.001124    5.156051 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053795    0.796555    0.770977    5.927028 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.796560    0.001180    5.928208 ^ _176_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.928208   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027244    0.248504    0.111289   20.111290 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000   20.111290 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450871   20.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199823    0.000357   20.562517 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031303    0.176432    0.421922   20.984440 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176432    0.000531   20.984970 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.884972   clock uncertainty
                                  0.000000   20.884972   clock reconvergence pessimism
                                  0.384250   21.269222   library recovery time
                                             21.269222   data required time
---------------------------------------------------------------------------------------------
                                             21.269222   data required time
                                             -5.928208   data arrival time
---------------------------------------------------------------------------------------------
                                             15.341014   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _171_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805149    0.001124    5.156051 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053795    0.796555    0.770977    5.927028 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.796555    0.000445    5.927473 ^ _171_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.927473   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027244    0.248504    0.111289   20.111290 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000   20.111290 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450871   20.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199823    0.000357   20.562517 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031303    0.176432    0.421922   20.984440 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176432    0.000730   20.985170 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.885170   clock uncertainty
                                  0.000000   20.885170   clock reconvergence pessimism
                                  0.384251   21.269421   library recovery time
                                             21.269421   data required time
---------------------------------------------------------------------------------------------
                                             21.269421   data required time
                                             -5.927473   data arrival time
---------------------------------------------------------------------------------------------
                                             15.341949   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ss_125C_4v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _177_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805150    0.001148    5.156075 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091334    0.695196    0.897910    6.053986 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.695201    0.002383    6.056369 ^ _177_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.056369   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027244    0.248504    0.111289   20.111290 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000   20.111290 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450871   20.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199823    0.000357   20.562517 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031303    0.176432    0.421922   20.984440 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176432    0.000542   20.984982 ^ _177_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.884981   clock uncertainty
                                  0.000000   20.884981   clock reconvergence pessimism
                                  0.394951   21.279934   library recovery time
                                             21.279934   data required time
---------------------------------------------------------------------------------------------
                                             21.279934   data required time
                                             -6.056369   data arrival time
---------------------------------------------------------------------------------------------
                                             15.223563   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004130    0.204247    0.066485    4.066485 ^ ena (in)
                                                         ena (net)
                      0.204247    0.000000    4.066485 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017352    0.557086    0.575508    4.641993 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.557086    0.000323    4.642316 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035472    0.572766    0.462422    5.104738 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.572766    0.000504    5.105242 v _136_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004062    0.741647    0.524246    5.629488 ^ _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.741647    0.000077    5.629565 ^ _172_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.629565   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027244    0.248504    0.111289   20.111290 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000   20.111290 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450871   20.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199823    0.000357   20.562517 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031303    0.176432    0.421922   20.984440 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176432    0.000712   20.985151 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.885153   clock uncertainty
                                  0.000000   20.885153   clock reconvergence pessimism
                                 -0.696766   20.188387   library setup time
                                             20.188387   data required time
---------------------------------------------------------------------------------------------
                                             20.188387   data required time
                                             -5.629565   data arrival time
---------------------------------------------------------------------------------------------
                                             14.558822   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ss_125C_4v50 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ss_125C_4v50 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 8 unannotated drivers.
 ui_in[1]
 ui_in[2]
 uio_in[3]
 uio_in[4]
 uio_in[5]
 uio_in[6]
 uio_in[7]
 clkload0/Z
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:min_ss_125C_4v50 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:min_ss_125C_4v50 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:min_ss_125C_4v50 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 18 unclocked register/latch pins.
  _168_/CLK
  _181_/CLK
  _182_/CLK
  _183_/CLK
  _184_/CLK
  _185_/CLK
  _186_/CLK
  _187_/CLK
  _188_/CLK
  _189_/CLK
  _190_/CLK
  _191_/CLK
  _192_/CLK
  _193_/CLK
  _194_/CLK
  _195_/CLK
  _196_/CLK
  _197_/CLK
Warning: There are 48 unconstrained endpoints.
  uio_oe[0]
  uio_oe[1]
  uio_oe[2]
  uio_oe[3]
  uio_oe[4]
  uio_oe[5]
  uio_oe[6]
  uio_oe[7]
  uio_out[0]
  uio_out[1]
  uio_out[2]
  uio_out[3]
  uio_out[4]
  uio_out[5]
  uio_out[6]
  uio_out[7]
  uo_out[0]
  uo_out[1]
  uo_out[2]
  uo_out[3]
  uo_out[4]
  uo_out[5]
  uo_out[6]
  uo_out[7]
  _168_/D
  _175_/D
  _176_/D
  _177_/D
  _178_/D
  _179_/D
  _180_/D
  _181_/D
  _182_/D
  _183_/D
  _184_/D
  _185_/D
  _186_/D
  _187_/D
  _188_/D
  _189_/D
  _190_/D
  _191_/D
  _192_/D
  _193_/D
  _194_/D
  _195_/D
  _196_/D
  _197_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= min_ss_125C_4v50 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           3.584406e-04 2.574413e-05 3.769411e-08 3.842225e-04  38.4%
Combinational        5.373097e-05 3.729661e-05 7.875017e-08 9.110633e-05   9.1%
Clock                4.116217e-04 1.136741e-04 2.834879e-07 5.255793e-04  52.5%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                8.237933e-04 1.767148e-04 3.999319e-07 1.000908e-03 100.0%
                            82.3%        17.7%         0.0%
%OL_METRIC_F power__internal__total 0.0008237932925112545
%OL_METRIC_F power__switching__total 0.0001767148496583104
%OL_METRIC_F power__leakage__total 3.999319062586437e-7
%OL_METRIC_F power__total 0.0010009080870077014

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:min_ss_125C_4v50 -0.1039089815823987
======================= min_ss_125C_4v50 Corner ===================================

Clock clk
0.984970 source latency _176_/CLK ^
-0.988879 target latency _174_/CLK ^
-0.100000 clock uncertainty
0.000000 CRPR
--------------
-0.103909 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:min_ss_125C_4v50 0.10392552390593346
======================= min_ss_125C_4v50 Corner ===================================

Clock clk
0.989057 source latency _179_/CLK ^
-0.985131 target latency _198_/CLK ^
0.100000 clock uncertainty
0.000000 CRPR
--------------
0.103926 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:min_ss_125C_4v50 1.74523456182105
min_ss_125C_4v50: 1.74523456182105
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:min_ss_125C_4v50 14.558822115510049
min_ss_125C_4v50: 14.558822115510049
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:min_ss_125C_4v50 0.0
min_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:min_ss_125C_4v50 0.0
min_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:min_ss_125C_4v50 0
min_ss_125C_4v50: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:min_ss_125C_4v50 0.0
min_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:min_ss_125C_4v50 0
%OL_METRIC_F timing__hold_r2r__ws__corner:min_ss_125C_4v50 1.745235
%OL_METRIC_I timing__hold_r2r_vio__count__corner:min_ss_125C_4v50 0
%OL_METRIC_I timing__setup_vio__count__corner:min_ss_125C_4v50 0
%OL_METRIC_F timing__setup_r2r__ws__corner:min_ss_125C_4v50 14.579704
%OL_METRIC_I timing__setup_r2r_vio__count__corner:min_ss_125C_4v50 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.984970         network latency _176_/CLK
        4.511703 network latency _168_/CLK
---------------
0.984970 4.511703 latency
        3.526733 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
2.479735         network latency _187_/CLK
        3.910625 network latency _168_/CLK
---------------
2.479735 3.910625 latency
        1.430890 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.908888         network latency _176_/CLK
        0.913251 network latency _179_/CLK
---------------
0.908888 0.913251 latency
        0.004363 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 5.42 fmax = 184.49
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the min_ss_125C_4v50 corner to /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_18-17-01/54-openroad-stapostpnr/min_ss_125C_4v50/tt_um_felixfeierabend__min_ss_125C_4v50.lib…
