

================================================================
== Vitis HLS Report for 'clefia_dec_Pipeline_ByteXor_label27'
================================================================
* Date:           Tue Dec 13 15:00:38 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dec_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.566 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ByteXor_label2  |        8|        8|         2|          2|          1|     4|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.28>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%indvars_iv_i = alloca i32 1"   --->   Operation 5 'alloca' 'indvars_iv_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %pt, i64 666, i64 207, i64 1"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pt, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %indvars_iv_i"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body.i71.i"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvars_iv_i_load = load i3 %indvars_iv_i" [src/dec.c:121]   --->   Operation 10 'load' 'indvars_iv_i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.13ns)   --->   "%icmp_ln123 = icmp_eq  i3 %indvars_iv_i_load, i3 4" [src/dec.c:123]   --->   Operation 12 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.65ns)   --->   "%add_ln124 = add i3 %indvars_iv_i_load, i3 1" [src/dec.c:124]   --->   Operation 14 'add' 'add_ln124' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123, void %while.body.i71.split.i, void %ClefiaDecrypt.1.exit.exitStub" [src/dec.c:123]   --->   Operation 15 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln121 = trunc i3 %indvars_iv_i_load" [src/dec.c:121]   --->   Operation 16 'trunc' 'trunc_ln121' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln121_14_cast = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 1, i2 %trunc_ln121" [src/dec.c:121]   --->   Operation 17 'bitconcatenate' 'zext_ln121_14_cast' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i3 %zext_ln121_14_cast" [src/dec.c:121]   --->   Operation 18 'zext' 'zext_ln121' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%rk_addr = getelementptr i8 %rk, i64 0, i64 %zext_ln121" [src/dec.c:121]   --->   Operation 19 'getelementptr' 'rk_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.96ns)   --->   "%xor_ln121 = xor i3 %indvars_iv_i_load, i3 4" [src/dec.c:121]   --->   Operation 20 'xor' 'xor_ln121' <Predicate = (!icmp_ln123)> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln121 = sext i3 %xor_ln121" [src/dec.c:121]   --->   Operation 21 'sext' 'sext_ln121' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln121_8 = zext i4 %sext_ln121" [src/dec.c:121]   --->   Operation 22 'zext' 'zext_ln121_8' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%pt_addr = getelementptr i8 %pt, i64 0, i64 %zext_ln121_8" [src/dec.c:124]   --->   Operation 23 'getelementptr' 'pt_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%pt_load = load i4 %pt_addr" [src/dec.c:124]   --->   Operation 24 'load' 'pt_load' <Predicate = (!icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 25 [2/2] (3.25ns)   --->   "%rk_load = load i8 %rk_addr" [src/dec.c:124]   --->   Operation 25 'load' 'rk_load' <Predicate = (!icmp_ln123)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 224> <ROM>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln123 = store i3 %add_ln124, i3 %indvars_iv_i" [src/dec.c:123]   --->   Operation 26 'store' 'store_ln123' <Predicate = (!icmp_ln123)> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 33 'ret' 'ret_ln0' <Predicate = (icmp_ln123)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.56>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/dec.c:121]   --->   Operation 27 'specloopname' 'specloopname_ln121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (2.32ns)   --->   "%pt_load = load i4 %pt_addr" [src/dec.c:124]   --->   Operation 28 'load' 'pt_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 29 [1/2] (3.25ns)   --->   "%rk_load = load i8 %rk_addr" [src/dec.c:124]   --->   Operation 29 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 224> <ROM>
ST_2 : Operation 30 [1/1] (0.99ns)   --->   "%xor_ln124_7 = xor i8 %rk_load, i8 %pt_load" [src/dec.c:124]   --->   Operation 30 'xor' 'xor_ln124_7' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_7, i4 %pt_addr" [src/dec.c:124]   --->   Operation 31 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln123 = br void %while.body.i71.i" [src/dec.c:123]   --->   Operation 32 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.29ns
The critical path consists of the following:
	'alloca' operation ('indvars_iv_i') [3]  (0 ns)
	'load' operation ('indvars_iv_i_load', src/dec.c:121) on local variable 'indvars_iv_i' [9]  (0 ns)
	'xor' operation ('a', src/dec.c:121) [21]  (0.965 ns)
	'getelementptr' operation ('pt_addr', src/dec.c:124) [24]  (0 ns)
	'load' operation ('pt_load', src/dec.c:124) on array 'pt' [25]  (2.32 ns)

 <State 2>: 6.57ns
The critical path consists of the following:
	'load' operation ('rk_load', src/dec.c:124) on array 'rk' [26]  (3.25 ns)
	'xor' operation ('xor_ln124_7', src/dec.c:124) [27]  (0.99 ns)
	'store' operation ('store_ln124', src/dec.c:124) of variable 'xor_ln124_7', src/dec.c:124 on array 'pt' [28]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
