$date
	Fri Oct 03 21:20:25 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_rx_buffer $end
$var wire 8 ! rd_data [7:0] $end
$var wire 1 " full $end
$var wire 1 # end_of_str $end
$var wire 1 $ empty $end
$var reg 1 % clk $end
$var reg 1 & rd_en $end
$var reg 1 ' rst $end
$var reg 8 ( wr_data [7:0] $end
$var reg 1 ) wr_en $end
$scope module dut $end
$var wire 1 % clk $end
$var wire 1 & rd_en $end
$var wire 1 ' rst $end
$var wire 8 * wr_data [7:0] $end
$var wire 1 ) wr_en $end
$var wire 1 " full $end
$var wire 1 $ empty $end
$var reg 6 + count [5:0] $end
$var reg 1 # end_of_str $end
$var reg 8 , rd_data [7:0] $end
$var reg 6 - rd_ptr [5:0] $end
$var reg 6 . wr_ptr [5:0] $end
$upscope $end
$scope task read_byte $end
$upscope $end
$scope task write_byte $end
$var reg 8 / b [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx /
b0 .
b0 -
bx ,
b0 +
b0 *
0)
b0 (
1'
0&
0%
1$
0#
0"
bx !
$end
#5000
1%
#10000
0%
#15000
1%
#20000
0%
b1001000 /
0'
#25000
1)
b1001000 (
b1001000 *
1%
#30000
0%
#35000
0$
b1 +
b1 .
0)
b1001111 /
1%
#40000
0%
#45000
1)
b1001111 (
b1001111 *
1%
#50000
0%
#55000
b10 +
b10 .
0)
b1001100 /
1%
#60000
0%
#65000
1)
b1001100 (
b1001100 *
1%
#70000
0%
#75000
b11 +
b11 .
0)
b1000001 /
1%
#80000
0%
#85000
1)
b1000001 (
b1000001 *
1%
#90000
0%
#95000
b100 +
b100 .
0)
b1010 /
1%
#100000
0%
#105000
1)
b1010 (
b1010 *
1%
#110000
0%
#115000
1#
b101 +
b101 .
0)
1%
#120000
0%
#125000
0#
1%
#130000
0%
#135000
1&
1%
#140000
0%
#145000
b100 +
b1 -
b1001000 !
b1001000 ,
0&
1%
#150000
0%
#155000
1&
1%
#160000
0%
#165000
b11 +
b10 -
b1001111 !
b1001111 ,
0&
1%
#170000
0%
#175000
1&
1%
#180000
0%
#185000
b10 +
b11 -
b1001100 !
b1001100 ,
0&
1%
#190000
0%
#195000
1&
1%
#200000
0%
#205000
b1 +
b100 -
b1000001 !
b1000001 ,
0&
1%
#210000
0%
#215000
1&
1%
#220000
0%
#225000
1$
b0 +
b101 -
b1010 !
b1010 ,
0&
1%
#230000
0%
#235000
1%
#240000
0%
#245000
1%
#250000
0%
#255000
1%
#260000
0%
#265000
1%
#270000
0%
#275000
1%
