

================================================================
== Vitis HLS Report for 'kp_502_7'
================================================================
* Date:           Sun Feb 18 18:00:22 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        kp_502_7
* Solution:       sol2_1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-sbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  9.422 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      337|      337|  3.370 us|  3.370 us|  338|  338|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop    |      336|      336|        84|          -|          -|     4|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 85
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 86 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 87 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %A, i64 666, i64 208, i64 4294967295"   --->   Operation 89 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %A"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %B, i64 666, i64 208, i64 4294967295"   --->   Operation 92 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %B"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %C, i64 666, i64 208, i64 4294967295"   --->   Operation 95 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %C"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %X1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %X1, i64 666, i64 208, i64 4294967295"   --->   Operation 98 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %X1"   --->   Operation 99 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %X2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %X2, i64 666, i64 208, i64 4294967295"   --->   Operation 101 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %X2"   --->   Operation 102 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %D, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %D, i64 666, i64 208, i64 4294967295"   --->   Operation 104 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %D"   --->   Operation 105 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (1.32ns)   --->   "%store_ln5 = store i4 0, i4 %i" [./source/kp_502_7.cpp:5]   --->   Operation 106 'store' 'store_ln5' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln5 = br void" [./source/kp_502_7.cpp:5]   --->   Operation 107 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.81>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [./source/kp_502_7.cpp:5]   --->   Operation 108 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i4 %i_1" [./source/kp_502_7.cpp:5]   --->   Operation 109 'zext' 'zext_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_1, i32 3" [./source/kp_502_7.cpp:5]   --->   Operation 110 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 111 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln5 = br i1 %tmp, void %.split, void" [./source/kp_502_7.cpp:5]   --->   Operation 112 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i64 %A, i64 0, i64 %zext_ln5" [./source/kp_502_7.cpp:7]   --->   Operation 113 'getelementptr' 'A_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 114 [2/2] (1.75ns)   --->   "%A_load = load i3 %A_addr" [./source/kp_502_7.cpp:7]   --->   Operation 114 'load' 'A_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln5 = trunc i4 %i_1" [./source/kp_502_7.cpp:5]   --->   Operation 115 'trunc' 'trunc_ln5' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (1.49ns)   --->   "%add_ln5 = add i4 %i_1, i4 2" [./source/kp_502_7.cpp:5]   --->   Operation 116 'add' 'add_ln5' <Predicate = (!tmp)> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (1.32ns)   --->   "%store_ln5 = store i4 %add_ln5, i4 %i" [./source/kp_502_7.cpp:5]   --->   Operation 117 'store' 'store_ln5' <Predicate = (!tmp)> <Delay = 1.32>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%ret_ln19 = ret" [./source/kp_502_7.cpp:19]   --->   Operation 118 'ret' 'ret_ln19' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.75>
ST_3 : Operation 119 [1/2] (1.75ns)   --->   "%A_load = load i3 %A_addr" [./source/kp_502_7.cpp:7]   --->   Operation 119 'load' 'A_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%or_ln5 = or i3 %trunc_ln5, i3 1" [./source/kp_502_7.cpp:5]   --->   Operation 120 'or' 'or_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i3 %or_ln5" [./source/kp_502_7.cpp:6]   --->   Operation 121 'zext' 'zext_ln6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i64 %A, i64 0, i64 %zext_ln6" [./source/kp_502_7.cpp:7]   --->   Operation 122 'getelementptr' 'A_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [2/2] (1.75ns)   --->   "%A_load_1 = load i3 %A_addr_1" [./source/kp_502_7.cpp:7]   --->   Operation 123 'load' 'A_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 9.42>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%temp_A = bitcast i64 %A_load" [./source/kp_502_7.cpp:7]   --->   Operation 124 'bitcast' 'temp_A' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [5/5] (9.42ns)   --->   "%mul3 = dmul i64 %temp_A, i64 4" [./source/kp_502_7.cpp:10]   --->   Operation 125 'dmul' 'mul3' <Predicate = true> <Delay = 9.42> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/2] (1.75ns)   --->   "%A_load_1 = load i3 %A_addr_1" [./source/kp_502_7.cpp:7]   --->   Operation 126 'load' 'A_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 9.42>
ST_5 : Operation 127 [4/5] (8.56ns)   --->   "%mul3 = dmul i64 %temp_A, i64 4" [./source/kp_502_7.cpp:10]   --->   Operation 127 'dmul' 'mul3' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%temp_A_1 = bitcast i64 %A_load_1" [./source/kp_502_7.cpp:7]   --->   Operation 128 'bitcast' 'temp_A_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [5/5] (9.42ns)   --->   "%mul3_1 = dmul i64 %temp_A_1, i64 4" [./source/kp_502_7.cpp:10]   --->   Operation 129 'dmul' 'mul3_1' <Predicate = true> <Delay = 9.42> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.56>
ST_6 : Operation 130 [3/5] (8.56ns)   --->   "%mul3 = dmul i64 %temp_A, i64 4" [./source/kp_502_7.cpp:10]   --->   Operation 130 'dmul' 'mul3' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [4/5] (8.56ns)   --->   "%mul3_1 = dmul i64 %temp_A_1, i64 4" [./source/kp_502_7.cpp:10]   --->   Operation 131 'dmul' 'mul3_1' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.56>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i64 %B, i64 0, i64 %zext_ln5" [./source/kp_502_7.cpp:6]   --->   Operation 132 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [2/2] (1.75ns)   --->   "%B_load = load i3 %B_addr" [./source/kp_502_7.cpp:6]   --->   Operation 133 'load' 'B_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_7 : Operation 134 [2/5] (8.56ns)   --->   "%mul3 = dmul i64 %temp_A, i64 4" [./source/kp_502_7.cpp:10]   --->   Operation 134 'dmul' 'mul3' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i64 %C, i64 0, i64 %zext_ln5" [./source/kp_502_7.cpp:10]   --->   Operation 135 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [2/2] (1.75ns)   --->   "%C_load = load i3 %C_addr" [./source/kp_502_7.cpp:10]   --->   Operation 136 'load' 'C_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_7 : Operation 137 [3/5] (8.56ns)   --->   "%mul3_1 = dmul i64 %temp_A_1, i64 4" [./source/kp_502_7.cpp:10]   --->   Operation 137 'dmul' 'mul3_1' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.56>
ST_8 : Operation 138 [1/2] (1.75ns)   --->   "%B_load = load i3 %B_addr" [./source/kp_502_7.cpp:6]   --->   Operation 138 'load' 'B_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_8 : Operation 139 [1/5] (8.56ns)   --->   "%mul3 = dmul i64 %temp_A, i64 4" [./source/kp_502_7.cpp:10]   --->   Operation 139 'dmul' 'mul3' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [1/2] (1.75ns)   --->   "%C_load = load i3 %C_addr" [./source/kp_502_7.cpp:10]   --->   Operation 140 'load' 'C_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr i64 %B, i64 0, i64 %zext_ln6" [./source/kp_502_7.cpp:6]   --->   Operation 141 'getelementptr' 'B_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [2/2] (1.75ns)   --->   "%B_load_1 = load i3 %B_addr_1" [./source/kp_502_7.cpp:6]   --->   Operation 142 'load' 'B_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_8 : Operation 143 [2/5] (8.56ns)   --->   "%mul3_1 = dmul i64 %temp_A_1, i64 4" [./source/kp_502_7.cpp:10]   --->   Operation 143 'dmul' 'mul3_1' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr i64 %C, i64 0, i64 %zext_ln6" [./source/kp_502_7.cpp:10]   --->   Operation 144 'getelementptr' 'C_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [2/2] (1.75ns)   --->   "%C_load_1 = load i3 %C_addr_1" [./source/kp_502_7.cpp:10]   --->   Operation 145 'load' 'C_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 9 <SV = 8> <Delay = 9.42>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%temp_B = bitcast i64 %B_load" [./source/kp_502_7.cpp:6]   --->   Operation 146 'bitcast' 'temp_B' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [5/5] (9.42ns)   --->   "%mul = dmul i64 %temp_B, i64 %temp_B" [./source/kp_502_7.cpp:10]   --->   Operation 147 'dmul' 'mul' <Predicate = true> <Delay = 9.42> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%bitcast_ln10 = bitcast i64 %C_load" [./source/kp_502_7.cpp:10]   --->   Operation 148 'bitcast' 'bitcast_ln10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 149 [5/5] (8.56ns)   --->   "%mul6 = dmul i64 %mul3, i64 %bitcast_ln10" [./source/kp_502_7.cpp:10]   --->   Operation 149 'dmul' 'mul6' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 150 [1/2] (1.75ns)   --->   "%B_load_1 = load i3 %B_addr_1" [./source/kp_502_7.cpp:6]   --->   Operation 150 'load' 'B_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_9 : Operation 151 [1/5] (8.56ns)   --->   "%mul3_1 = dmul i64 %temp_A_1, i64 4" [./source/kp_502_7.cpp:10]   --->   Operation 151 'dmul' 'mul3_1' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 152 [1/2] (1.75ns)   --->   "%C_load_1 = load i3 %C_addr_1" [./source/kp_502_7.cpp:10]   --->   Operation 152 'load' 'C_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 10 <SV = 9> <Delay = 9.42>
ST_10 : Operation 153 [4/5] (8.56ns)   --->   "%mul = dmul i64 %temp_B, i64 %temp_B" [./source/kp_502_7.cpp:10]   --->   Operation 153 'dmul' 'mul' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 154 [4/5] (8.56ns)   --->   "%mul6 = dmul i64 %mul3, i64 %bitcast_ln10" [./source/kp_502_7.cpp:10]   --->   Operation 154 'dmul' 'mul6' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%temp_B_1 = bitcast i64 %B_load_1" [./source/kp_502_7.cpp:6]   --->   Operation 155 'bitcast' 'temp_B_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 156 [5/5] (9.42ns)   --->   "%mul_1 = dmul i64 %temp_B_1, i64 %temp_B_1" [./source/kp_502_7.cpp:10]   --->   Operation 156 'dmul' 'mul_1' <Predicate = true> <Delay = 9.42> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%bitcast_ln10_2 = bitcast i64 %C_load_1" [./source/kp_502_7.cpp:10]   --->   Operation 157 'bitcast' 'bitcast_ln10_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 158 [5/5] (8.56ns)   --->   "%mul6_1 = dmul i64 %mul3_1, i64 %bitcast_ln10_2" [./source/kp_502_7.cpp:10]   --->   Operation 158 'dmul' 'mul6_1' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.56>
ST_11 : Operation 159 [3/5] (8.56ns)   --->   "%mul = dmul i64 %temp_B, i64 %temp_B" [./source/kp_502_7.cpp:10]   --->   Operation 159 'dmul' 'mul' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 160 [3/5] (8.56ns)   --->   "%mul6 = dmul i64 %mul3, i64 %bitcast_ln10" [./source/kp_502_7.cpp:10]   --->   Operation 160 'dmul' 'mul6' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 161 [4/5] (8.56ns)   --->   "%mul_1 = dmul i64 %temp_B_1, i64 %temp_B_1" [./source/kp_502_7.cpp:10]   --->   Operation 161 'dmul' 'mul_1' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 162 [4/5] (8.56ns)   --->   "%mul6_1 = dmul i64 %mul3_1, i64 %bitcast_ln10_2" [./source/kp_502_7.cpp:10]   --->   Operation 162 'dmul' 'mul6_1' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.56>
ST_12 : Operation 163 [2/5] (8.56ns)   --->   "%mul = dmul i64 %temp_B, i64 %temp_B" [./source/kp_502_7.cpp:10]   --->   Operation 163 'dmul' 'mul' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 164 [2/5] (8.56ns)   --->   "%mul6 = dmul i64 %mul3, i64 %bitcast_ln10" [./source/kp_502_7.cpp:10]   --->   Operation 164 'dmul' 'mul6' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 165 [3/5] (8.56ns)   --->   "%mul_1 = dmul i64 %temp_B_1, i64 %temp_B_1" [./source/kp_502_7.cpp:10]   --->   Operation 165 'dmul' 'mul_1' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 166 [3/5] (8.56ns)   --->   "%mul6_1 = dmul i64 %mul3_1, i64 %bitcast_ln10_2" [./source/kp_502_7.cpp:10]   --->   Operation 166 'dmul' 'mul6_1' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.56>
ST_13 : Operation 167 [1/5] (8.56ns)   --->   "%mul = dmul i64 %temp_B, i64 %temp_B" [./source/kp_502_7.cpp:10]   --->   Operation 167 'dmul' 'mul' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 168 [1/5] (8.56ns)   --->   "%mul6 = dmul i64 %mul3, i64 %bitcast_ln10" [./source/kp_502_7.cpp:10]   --->   Operation 168 'dmul' 'mul6' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 169 [2/5] (8.56ns)   --->   "%mul_1 = dmul i64 %temp_B_1, i64 %temp_B_1" [./source/kp_502_7.cpp:10]   --->   Operation 169 'dmul' 'mul_1' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 170 [2/5] (8.56ns)   --->   "%mul6_1 = dmul i64 %mul3_1, i64 %bitcast_ln10_2" [./source/kp_502_7.cpp:10]   --->   Operation 170 'dmul' 'mul6_1' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.56>
ST_14 : Operation 171 [5/5] (7.05ns)   --->   "%x_assign = dsub i64 %mul, i64 %mul6" [./source/kp_502_7.cpp:10]   --->   Operation 171 'dsub' 'x_assign' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 172 [1/5] (8.56ns)   --->   "%mul_1 = dmul i64 %temp_B_1, i64 %temp_B_1" [./source/kp_502_7.cpp:10]   --->   Operation 172 'dmul' 'mul_1' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 173 [1/5] (8.56ns)   --->   "%mul6_1 = dmul i64 %mul3_1, i64 %bitcast_ln10_2" [./source/kp_502_7.cpp:10]   --->   Operation 173 'dmul' 'mul6_1' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.05>
ST_15 : Operation 174 [4/5] (7.05ns)   --->   "%x_assign = dsub i64 %mul, i64 %mul6" [./source/kp_502_7.cpp:10]   --->   Operation 174 'dsub' 'x_assign' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 175 [5/5] (7.05ns)   --->   "%x_assign_1 = dsub i64 %mul_1, i64 %mul6_1" [./source/kp_502_7.cpp:10]   --->   Operation 175 'dsub' 'x_assign_1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.05>
ST_16 : Operation 176 [3/5] (7.05ns)   --->   "%x_assign = dsub i64 %mul, i64 %mul6" [./source/kp_502_7.cpp:10]   --->   Operation 176 'dsub' 'x_assign' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 177 [4/5] (7.05ns)   --->   "%x_assign_1 = dsub i64 %mul_1, i64 %mul6_1" [./source/kp_502_7.cpp:10]   --->   Operation 177 'dsub' 'x_assign_1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.05>
ST_17 : Operation 178 [2/5] (7.05ns)   --->   "%x_assign = dsub i64 %mul, i64 %mul6" [./source/kp_502_7.cpp:10]   --->   Operation 178 'dsub' 'x_assign' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 179 [3/5] (7.05ns)   --->   "%x_assign_1 = dsub i64 %mul_1, i64 %mul6_1" [./source/kp_502_7.cpp:10]   --->   Operation 179 'dsub' 'x_assign_1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.81>
ST_18 : Operation 180 [1/5] (7.05ns)   --->   "%x_assign = dsub i64 %mul, i64 %mul6" [./source/kp_502_7.cpp:10]   --->   Operation 180 'dsub' 'x_assign' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 181 [1/1] (0.00ns)   --->   "%bitcast_ln10_1 = bitcast i64 %x_assign" [./source/kp_502_7.cpp:10]   --->   Operation 181 'bitcast' 'bitcast_ln10_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 182 [1/1] (0.00ns)   --->   "%D_addr = getelementptr i64 %D, i64 0, i64 %zext_ln5" [./source/kp_502_7.cpp:10]   --->   Operation 182 'getelementptr' 'D_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 183 [1/1] (1.75ns)   --->   "%store_ln10 = store i64 %bitcast_ln10_1, i3 %D_addr" [./source/kp_502_7.cpp:10]   --->   Operation 183 'store' 'store_ln10' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_18 : Operation 184 [2/5] (7.05ns)   --->   "%x_assign_1 = dsub i64 %mul_1, i64 %mul6_1" [./source/kp_502_7.cpp:10]   --->   Operation 184 'dsub' 'x_assign_1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.81>
ST_19 : Operation 185 [30/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 185 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 186 [1/5] (7.05ns)   --->   "%x_assign_1 = dsub i64 %mul_1, i64 %mul6_1" [./source/kp_502_7.cpp:10]   --->   Operation 186 'dsub' 'x_assign_1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 187 [1/1] (0.00ns)   --->   "%bitcast_ln10_3 = bitcast i64 %x_assign_1" [./source/kp_502_7.cpp:10]   --->   Operation 187 'bitcast' 'bitcast_ln10_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 188 [1/1] (0.00ns)   --->   "%D_addr_1 = getelementptr i64 %D, i64 0, i64 %zext_ln6" [./source/kp_502_7.cpp:10]   --->   Operation 188 'getelementptr' 'D_addr_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 189 [1/1] (1.75ns)   --->   "%store_ln10 = store i64 %bitcast_ln10_3, i3 %D_addr_1" [./source/kp_502_7.cpp:10]   --->   Operation 189 'store' 'store_ln10' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 20 <SV = 19> <Delay = 7.62>
ST_20 : Operation 190 [29/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 190 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 191 [30/30] (7.62ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 191 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.62>
ST_21 : Operation 192 [28/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 192 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 193 [29/30] (7.62ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 193 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.62>
ST_22 : Operation 194 [27/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 194 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 195 [28/30] (7.62ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 195 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.62>
ST_23 : Operation 196 [26/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 196 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 197 [27/30] (7.62ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 197 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.62>
ST_24 : Operation 198 [25/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 198 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 199 [26/30] (7.62ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 199 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.62>
ST_25 : Operation 200 [24/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 200 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 201 [25/30] (7.62ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 201 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.62>
ST_26 : Operation 202 [23/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 202 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 203 [24/30] (7.62ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 203 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.62>
ST_27 : Operation 204 [22/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 204 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 205 [23/30] (7.62ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 205 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.62>
ST_28 : Operation 206 [21/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 206 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 207 [22/30] (7.62ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 207 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.62>
ST_29 : Operation 208 [20/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 208 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 209 [21/30] (7.62ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 209 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.62>
ST_30 : Operation 210 [19/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 210 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 211 [20/30] (7.62ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 211 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.62>
ST_31 : Operation 212 [18/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 212 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 213 [19/30] (7.62ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 213 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.62>
ST_32 : Operation 214 [17/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 214 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 215 [18/30] (7.62ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 215 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.62>
ST_33 : Operation 216 [16/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 216 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 217 [17/30] (7.62ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 217 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.62>
ST_34 : Operation 218 [15/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 218 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 219 [16/30] (7.62ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 219 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.62>
ST_35 : Operation 220 [14/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 220 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 221 [15/30] (7.62ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 221 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.62>
ST_36 : Operation 222 [13/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 222 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 223 [14/30] (7.62ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 223 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.62>
ST_37 : Operation 224 [12/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 224 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 225 [13/30] (7.62ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 225 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.62>
ST_38 : Operation 226 [11/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 226 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 227 [12/30] (7.62ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 227 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.62>
ST_39 : Operation 228 [10/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 228 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 229 [11/30] (7.62ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 229 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.62>
ST_40 : Operation 230 [9/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 230 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 231 [10/30] (7.62ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 231 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.62>
ST_41 : Operation 232 [8/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 232 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 233 [9/30] (7.62ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 233 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.62>
ST_42 : Operation 234 [7/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 234 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 235 [8/30] (7.62ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 235 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.62>
ST_43 : Operation 236 [6/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 236 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 237 [7/30] (7.62ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 237 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.62>
ST_44 : Operation 238 [5/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 238 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 239 [6/30] (7.62ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 239 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.62>
ST_45 : Operation 240 [4/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 240 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 241 [5/30] (7.62ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 241 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.62>
ST_46 : Operation 242 [3/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 242 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 243 [4/30] (7.62ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 243 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.62>
ST_47 : Operation 244 [2/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 244 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 245 [3/30] (7.62ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 245 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.62>
ST_48 : Operation 246 [1/30] (7.62ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 246 'dsqrt' 'temp_D' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 247 [2/30] (7.62ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 247 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 48> <Delay = 9.42>
ST_49 : Operation 248 [1/1] (0.80ns)   --->   "%xor_ln16 = xor i64 %B_load, i64 9223372036854775808" [./source/kp_502_7.cpp:16]   --->   Operation 248 'xor' 'xor_ln16' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 249 [1/1] (0.00ns)   --->   "%bitcast_ln16_2 = bitcast i64 %xor_ln16" [./source/kp_502_7.cpp:16]   --->   Operation 249 'bitcast' 'bitcast_ln16_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 250 [5/5] (7.05ns)   --->   "%sub1 = dsub i64 %bitcast_ln16_2, i64 %temp_D" [./source/kp_502_7.cpp:16]   --->   Operation 250 'dsub' 'sub1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 251 [5/5] (9.42ns)   --->   "%mul1 = dmul i64 %temp_A, i64 2" [./source/kp_502_7.cpp:16]   --->   Operation 251 'dmul' 'mul1' <Predicate = true> <Delay = 9.42> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 252 [5/5] (7.05ns)   --->   "%add = dsub i64 %temp_D, i64 %temp_B" [./source/kp_502_7.cpp:17]   --->   Operation 252 'dsub' 'add' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 253 [1/30] (7.62ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 253 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 50 <SV = 49> <Delay = 9.42>
ST_50 : Operation 254 [4/5] (7.05ns)   --->   "%sub1 = dsub i64 %bitcast_ln16_2, i64 %temp_D" [./source/kp_502_7.cpp:16]   --->   Operation 254 'dsub' 'sub1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 255 [4/5] (8.56ns)   --->   "%mul1 = dmul i64 %temp_A, i64 2" [./source/kp_502_7.cpp:16]   --->   Operation 255 'dmul' 'mul1' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 256 [4/5] (7.05ns)   --->   "%add = dsub i64 %temp_D, i64 %temp_B" [./source/kp_502_7.cpp:17]   --->   Operation 256 'dsub' 'add' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 257 [1/1] (0.80ns)   --->   "%xor_ln16_1 = xor i64 %B_load_1, i64 9223372036854775808" [./source/kp_502_7.cpp:16]   --->   Operation 257 'xor' 'xor_ln16_1' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 258 [1/1] (0.00ns)   --->   "%bitcast_ln16_3 = bitcast i64 %xor_ln16_1" [./source/kp_502_7.cpp:16]   --->   Operation 258 'bitcast' 'bitcast_ln16_3' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 259 [5/5] (7.05ns)   --->   "%sub12_1 = dsub i64 %bitcast_ln16_3, i64 %temp_D_1" [./source/kp_502_7.cpp:16]   --->   Operation 259 'dsub' 'sub12_1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 260 [5/5] (9.42ns)   --->   "%mul13_1 = dmul i64 %temp_A_1, i64 2" [./source/kp_502_7.cpp:16]   --->   Operation 260 'dmul' 'mul13_1' <Predicate = true> <Delay = 9.42> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 261 [5/5] (7.05ns)   --->   "%add_1 = dsub i64 %temp_D_1, i64 %temp_B_1" [./source/kp_502_7.cpp:17]   --->   Operation 261 'dsub' 'add_1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 8.56>
ST_51 : Operation 262 [3/5] (7.05ns)   --->   "%sub1 = dsub i64 %bitcast_ln16_2, i64 %temp_D" [./source/kp_502_7.cpp:16]   --->   Operation 262 'dsub' 'sub1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 263 [3/5] (8.56ns)   --->   "%mul1 = dmul i64 %temp_A, i64 2" [./source/kp_502_7.cpp:16]   --->   Operation 263 'dmul' 'mul1' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 264 [3/5] (7.05ns)   --->   "%add = dsub i64 %temp_D, i64 %temp_B" [./source/kp_502_7.cpp:17]   --->   Operation 264 'dsub' 'add' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 265 [4/5] (7.05ns)   --->   "%sub12_1 = dsub i64 %bitcast_ln16_3, i64 %temp_D_1" [./source/kp_502_7.cpp:16]   --->   Operation 265 'dsub' 'sub12_1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 266 [4/5] (8.56ns)   --->   "%mul13_1 = dmul i64 %temp_A_1, i64 2" [./source/kp_502_7.cpp:16]   --->   Operation 266 'dmul' 'mul13_1' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 267 [4/5] (7.05ns)   --->   "%add_1 = dsub i64 %temp_D_1, i64 %temp_B_1" [./source/kp_502_7.cpp:17]   --->   Operation 267 'dsub' 'add_1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 8.56>
ST_52 : Operation 268 [2/5] (7.05ns)   --->   "%sub1 = dsub i64 %bitcast_ln16_2, i64 %temp_D" [./source/kp_502_7.cpp:16]   --->   Operation 268 'dsub' 'sub1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 269 [2/5] (8.56ns)   --->   "%mul1 = dmul i64 %temp_A, i64 2" [./source/kp_502_7.cpp:16]   --->   Operation 269 'dmul' 'mul1' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 270 [2/5] (7.05ns)   --->   "%add = dsub i64 %temp_D, i64 %temp_B" [./source/kp_502_7.cpp:17]   --->   Operation 270 'dsub' 'add' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 271 [3/5] (7.05ns)   --->   "%sub12_1 = dsub i64 %bitcast_ln16_3, i64 %temp_D_1" [./source/kp_502_7.cpp:16]   --->   Operation 271 'dsub' 'sub12_1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 272 [3/5] (8.56ns)   --->   "%mul13_1 = dmul i64 %temp_A_1, i64 2" [./source/kp_502_7.cpp:16]   --->   Operation 272 'dmul' 'mul13_1' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 273 [3/5] (7.05ns)   --->   "%add_1 = dsub i64 %temp_D_1, i64 %temp_B_1" [./source/kp_502_7.cpp:17]   --->   Operation 273 'dsub' 'add_1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 8.56>
ST_53 : Operation 274 [1/5] (7.05ns)   --->   "%sub1 = dsub i64 %bitcast_ln16_2, i64 %temp_D" [./source/kp_502_7.cpp:16]   --->   Operation 274 'dsub' 'sub1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 275 [1/5] (8.56ns)   --->   "%mul1 = dmul i64 %temp_A, i64 2" [./source/kp_502_7.cpp:16]   --->   Operation 275 'dmul' 'mul1' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 276 [1/5] (7.05ns)   --->   "%add = dsub i64 %temp_D, i64 %temp_B" [./source/kp_502_7.cpp:17]   --->   Operation 276 'dsub' 'add' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 277 [2/5] (7.05ns)   --->   "%sub12_1 = dsub i64 %bitcast_ln16_3, i64 %temp_D_1" [./source/kp_502_7.cpp:16]   --->   Operation 277 'dsub' 'sub12_1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 278 [2/5] (8.56ns)   --->   "%mul13_1 = dmul i64 %temp_A_1, i64 2" [./source/kp_502_7.cpp:16]   --->   Operation 278 'dmul' 'mul13_1' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 279 [2/5] (7.05ns)   --->   "%add_1 = dsub i64 %temp_D_1, i64 %temp_B_1" [./source/kp_502_7.cpp:17]   --->   Operation 279 'dsub' 'add_1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 8.56>
ST_54 : Operation 280 [31/31] (6.77ns)   --->   "%div = ddiv i64 %sub1, i64 %mul1" [./source/kp_502_7.cpp:16]   --->   Operation 280 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 281 [31/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:17]   --->   Operation 281 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 282 [1/5] (7.05ns)   --->   "%sub12_1 = dsub i64 %bitcast_ln16_3, i64 %temp_D_1" [./source/kp_502_7.cpp:16]   --->   Operation 282 'dsub' 'sub12_1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 283 [1/5] (8.56ns)   --->   "%mul13_1 = dmul i64 %temp_A_1, i64 2" [./source/kp_502_7.cpp:16]   --->   Operation 283 'dmul' 'mul13_1' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 284 [1/5] (7.05ns)   --->   "%add_1 = dsub i64 %temp_D_1, i64 %temp_B_1" [./source/kp_502_7.cpp:17]   --->   Operation 284 'dsub' 'add_1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.77>
ST_55 : Operation 285 [30/31] (6.77ns)   --->   "%div = ddiv i64 %sub1, i64 %mul1" [./source/kp_502_7.cpp:16]   --->   Operation 285 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 286 [30/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:17]   --->   Operation 286 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 287 [31/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %mul13_1" [./source/kp_502_7.cpp:16]   --->   Operation 287 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 288 [31/31] (6.77ns)   --->   "%div18_1 = ddiv i64 %add_1, i64 %mul13_1" [./source/kp_502_7.cpp:17]   --->   Operation 288 'ddiv' 'div18_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.77>
ST_56 : Operation 289 [29/31] (6.77ns)   --->   "%div = ddiv i64 %sub1, i64 %mul1" [./source/kp_502_7.cpp:16]   --->   Operation 289 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 290 [29/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:17]   --->   Operation 290 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 291 [30/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %mul13_1" [./source/kp_502_7.cpp:16]   --->   Operation 291 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 292 [30/31] (6.77ns)   --->   "%div18_1 = ddiv i64 %add_1, i64 %mul13_1" [./source/kp_502_7.cpp:17]   --->   Operation 292 'ddiv' 'div18_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.77>
ST_57 : Operation 293 [28/31] (6.77ns)   --->   "%div = ddiv i64 %sub1, i64 %mul1" [./source/kp_502_7.cpp:16]   --->   Operation 293 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 294 [28/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:17]   --->   Operation 294 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 295 [29/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %mul13_1" [./source/kp_502_7.cpp:16]   --->   Operation 295 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 296 [29/31] (6.77ns)   --->   "%div18_1 = ddiv i64 %add_1, i64 %mul13_1" [./source/kp_502_7.cpp:17]   --->   Operation 296 'ddiv' 'div18_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.77>
ST_58 : Operation 297 [27/31] (6.77ns)   --->   "%div = ddiv i64 %sub1, i64 %mul1" [./source/kp_502_7.cpp:16]   --->   Operation 297 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 298 [27/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:17]   --->   Operation 298 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 299 [28/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %mul13_1" [./source/kp_502_7.cpp:16]   --->   Operation 299 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 300 [28/31] (6.77ns)   --->   "%div18_1 = ddiv i64 %add_1, i64 %mul13_1" [./source/kp_502_7.cpp:17]   --->   Operation 300 'ddiv' 'div18_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.77>
ST_59 : Operation 301 [26/31] (6.77ns)   --->   "%div = ddiv i64 %sub1, i64 %mul1" [./source/kp_502_7.cpp:16]   --->   Operation 301 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 302 [26/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:17]   --->   Operation 302 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 303 [27/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %mul13_1" [./source/kp_502_7.cpp:16]   --->   Operation 303 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 304 [27/31] (6.77ns)   --->   "%div18_1 = ddiv i64 %add_1, i64 %mul13_1" [./source/kp_502_7.cpp:17]   --->   Operation 304 'ddiv' 'div18_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.77>
ST_60 : Operation 305 [25/31] (6.77ns)   --->   "%div = ddiv i64 %sub1, i64 %mul1" [./source/kp_502_7.cpp:16]   --->   Operation 305 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 306 [25/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:17]   --->   Operation 306 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 307 [26/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %mul13_1" [./source/kp_502_7.cpp:16]   --->   Operation 307 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 308 [26/31] (6.77ns)   --->   "%div18_1 = ddiv i64 %add_1, i64 %mul13_1" [./source/kp_502_7.cpp:17]   --->   Operation 308 'ddiv' 'div18_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.77>
ST_61 : Operation 309 [24/31] (6.77ns)   --->   "%div = ddiv i64 %sub1, i64 %mul1" [./source/kp_502_7.cpp:16]   --->   Operation 309 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 310 [24/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:17]   --->   Operation 310 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 311 [25/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %mul13_1" [./source/kp_502_7.cpp:16]   --->   Operation 311 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 312 [25/31] (6.77ns)   --->   "%div18_1 = ddiv i64 %add_1, i64 %mul13_1" [./source/kp_502_7.cpp:17]   --->   Operation 312 'ddiv' 'div18_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.77>
ST_62 : Operation 313 [23/31] (6.77ns)   --->   "%div = ddiv i64 %sub1, i64 %mul1" [./source/kp_502_7.cpp:16]   --->   Operation 313 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 314 [23/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:17]   --->   Operation 314 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 315 [24/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %mul13_1" [./source/kp_502_7.cpp:16]   --->   Operation 315 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 316 [24/31] (6.77ns)   --->   "%div18_1 = ddiv i64 %add_1, i64 %mul13_1" [./source/kp_502_7.cpp:17]   --->   Operation 316 'ddiv' 'div18_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.77>
ST_63 : Operation 317 [22/31] (6.77ns)   --->   "%div = ddiv i64 %sub1, i64 %mul1" [./source/kp_502_7.cpp:16]   --->   Operation 317 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 318 [22/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:17]   --->   Operation 318 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 319 [23/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %mul13_1" [./source/kp_502_7.cpp:16]   --->   Operation 319 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 320 [23/31] (6.77ns)   --->   "%div18_1 = ddiv i64 %add_1, i64 %mul13_1" [./source/kp_502_7.cpp:17]   --->   Operation 320 'ddiv' 'div18_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.77>
ST_64 : Operation 321 [21/31] (6.77ns)   --->   "%div = ddiv i64 %sub1, i64 %mul1" [./source/kp_502_7.cpp:16]   --->   Operation 321 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 322 [21/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:17]   --->   Operation 322 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 323 [22/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %mul13_1" [./source/kp_502_7.cpp:16]   --->   Operation 323 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 324 [22/31] (6.77ns)   --->   "%div18_1 = ddiv i64 %add_1, i64 %mul13_1" [./source/kp_502_7.cpp:17]   --->   Operation 324 'ddiv' 'div18_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.77>
ST_65 : Operation 325 [20/31] (6.77ns)   --->   "%div = ddiv i64 %sub1, i64 %mul1" [./source/kp_502_7.cpp:16]   --->   Operation 325 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 326 [20/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:17]   --->   Operation 326 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 327 [21/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %mul13_1" [./source/kp_502_7.cpp:16]   --->   Operation 327 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 328 [21/31] (6.77ns)   --->   "%div18_1 = ddiv i64 %add_1, i64 %mul13_1" [./source/kp_502_7.cpp:17]   --->   Operation 328 'ddiv' 'div18_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.77>
ST_66 : Operation 329 [19/31] (6.77ns)   --->   "%div = ddiv i64 %sub1, i64 %mul1" [./source/kp_502_7.cpp:16]   --->   Operation 329 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 330 [19/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:17]   --->   Operation 330 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 331 [20/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %mul13_1" [./source/kp_502_7.cpp:16]   --->   Operation 331 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 332 [20/31] (6.77ns)   --->   "%div18_1 = ddiv i64 %add_1, i64 %mul13_1" [./source/kp_502_7.cpp:17]   --->   Operation 332 'ddiv' 'div18_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.77>
ST_67 : Operation 333 [18/31] (6.77ns)   --->   "%div = ddiv i64 %sub1, i64 %mul1" [./source/kp_502_7.cpp:16]   --->   Operation 333 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 334 [18/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:17]   --->   Operation 334 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 335 [19/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %mul13_1" [./source/kp_502_7.cpp:16]   --->   Operation 335 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 336 [19/31] (6.77ns)   --->   "%div18_1 = ddiv i64 %add_1, i64 %mul13_1" [./source/kp_502_7.cpp:17]   --->   Operation 336 'ddiv' 'div18_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.77>
ST_68 : Operation 337 [17/31] (6.77ns)   --->   "%div = ddiv i64 %sub1, i64 %mul1" [./source/kp_502_7.cpp:16]   --->   Operation 337 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 338 [17/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:17]   --->   Operation 338 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 339 [18/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %mul13_1" [./source/kp_502_7.cpp:16]   --->   Operation 339 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 340 [18/31] (6.77ns)   --->   "%div18_1 = ddiv i64 %add_1, i64 %mul13_1" [./source/kp_502_7.cpp:17]   --->   Operation 340 'ddiv' 'div18_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.77>
ST_69 : Operation 341 [16/31] (6.77ns)   --->   "%div = ddiv i64 %sub1, i64 %mul1" [./source/kp_502_7.cpp:16]   --->   Operation 341 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 342 [16/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:17]   --->   Operation 342 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 343 [17/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %mul13_1" [./source/kp_502_7.cpp:16]   --->   Operation 343 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 344 [17/31] (6.77ns)   --->   "%div18_1 = ddiv i64 %add_1, i64 %mul13_1" [./source/kp_502_7.cpp:17]   --->   Operation 344 'ddiv' 'div18_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.77>
ST_70 : Operation 345 [15/31] (6.77ns)   --->   "%div = ddiv i64 %sub1, i64 %mul1" [./source/kp_502_7.cpp:16]   --->   Operation 345 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 346 [15/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:17]   --->   Operation 346 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 347 [16/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %mul13_1" [./source/kp_502_7.cpp:16]   --->   Operation 347 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 348 [16/31] (6.77ns)   --->   "%div18_1 = ddiv i64 %add_1, i64 %mul13_1" [./source/kp_502_7.cpp:17]   --->   Operation 348 'ddiv' 'div18_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.77>
ST_71 : Operation 349 [14/31] (6.77ns)   --->   "%div = ddiv i64 %sub1, i64 %mul1" [./source/kp_502_7.cpp:16]   --->   Operation 349 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 350 [14/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:17]   --->   Operation 350 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 351 [15/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %mul13_1" [./source/kp_502_7.cpp:16]   --->   Operation 351 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 352 [15/31] (6.77ns)   --->   "%div18_1 = ddiv i64 %add_1, i64 %mul13_1" [./source/kp_502_7.cpp:17]   --->   Operation 352 'ddiv' 'div18_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.77>
ST_72 : Operation 353 [13/31] (6.77ns)   --->   "%div = ddiv i64 %sub1, i64 %mul1" [./source/kp_502_7.cpp:16]   --->   Operation 353 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 354 [13/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:17]   --->   Operation 354 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 355 [14/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %mul13_1" [./source/kp_502_7.cpp:16]   --->   Operation 355 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 356 [14/31] (6.77ns)   --->   "%div18_1 = ddiv i64 %add_1, i64 %mul13_1" [./source/kp_502_7.cpp:17]   --->   Operation 356 'ddiv' 'div18_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.77>
ST_73 : Operation 357 [12/31] (6.77ns)   --->   "%div = ddiv i64 %sub1, i64 %mul1" [./source/kp_502_7.cpp:16]   --->   Operation 357 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 358 [12/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:17]   --->   Operation 358 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 359 [13/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %mul13_1" [./source/kp_502_7.cpp:16]   --->   Operation 359 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 360 [13/31] (6.77ns)   --->   "%div18_1 = ddiv i64 %add_1, i64 %mul13_1" [./source/kp_502_7.cpp:17]   --->   Operation 360 'ddiv' 'div18_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.77>
ST_74 : Operation 361 [11/31] (6.77ns)   --->   "%div = ddiv i64 %sub1, i64 %mul1" [./source/kp_502_7.cpp:16]   --->   Operation 361 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 362 [11/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:17]   --->   Operation 362 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 363 [12/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %mul13_1" [./source/kp_502_7.cpp:16]   --->   Operation 363 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 364 [12/31] (6.77ns)   --->   "%div18_1 = ddiv i64 %add_1, i64 %mul13_1" [./source/kp_502_7.cpp:17]   --->   Operation 364 'ddiv' 'div18_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.77>
ST_75 : Operation 365 [10/31] (6.77ns)   --->   "%div = ddiv i64 %sub1, i64 %mul1" [./source/kp_502_7.cpp:16]   --->   Operation 365 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 366 [10/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:17]   --->   Operation 366 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 367 [11/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %mul13_1" [./source/kp_502_7.cpp:16]   --->   Operation 367 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 368 [11/31] (6.77ns)   --->   "%div18_1 = ddiv i64 %add_1, i64 %mul13_1" [./source/kp_502_7.cpp:17]   --->   Operation 368 'ddiv' 'div18_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.77>
ST_76 : Operation 369 [9/31] (6.77ns)   --->   "%div = ddiv i64 %sub1, i64 %mul1" [./source/kp_502_7.cpp:16]   --->   Operation 369 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 370 [9/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:17]   --->   Operation 370 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 371 [10/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %mul13_1" [./source/kp_502_7.cpp:16]   --->   Operation 371 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 372 [10/31] (6.77ns)   --->   "%div18_1 = ddiv i64 %add_1, i64 %mul13_1" [./source/kp_502_7.cpp:17]   --->   Operation 372 'ddiv' 'div18_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 6.77>
ST_77 : Operation 373 [8/31] (6.77ns)   --->   "%div = ddiv i64 %sub1, i64 %mul1" [./source/kp_502_7.cpp:16]   --->   Operation 373 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 374 [8/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:17]   --->   Operation 374 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 375 [9/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %mul13_1" [./source/kp_502_7.cpp:16]   --->   Operation 375 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 376 [9/31] (6.77ns)   --->   "%div18_1 = ddiv i64 %add_1, i64 %mul13_1" [./source/kp_502_7.cpp:17]   --->   Operation 376 'ddiv' 'div18_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 6.77>
ST_78 : Operation 377 [7/31] (6.77ns)   --->   "%div = ddiv i64 %sub1, i64 %mul1" [./source/kp_502_7.cpp:16]   --->   Operation 377 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 378 [7/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:17]   --->   Operation 378 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 379 [8/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %mul13_1" [./source/kp_502_7.cpp:16]   --->   Operation 379 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 380 [8/31] (6.77ns)   --->   "%div18_1 = ddiv i64 %add_1, i64 %mul13_1" [./source/kp_502_7.cpp:17]   --->   Operation 380 'ddiv' 'div18_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 6.77>
ST_79 : Operation 381 [6/31] (6.77ns)   --->   "%div = ddiv i64 %sub1, i64 %mul1" [./source/kp_502_7.cpp:16]   --->   Operation 381 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 382 [6/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:17]   --->   Operation 382 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 383 [7/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %mul13_1" [./source/kp_502_7.cpp:16]   --->   Operation 383 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 384 [7/31] (6.77ns)   --->   "%div18_1 = ddiv i64 %add_1, i64 %mul13_1" [./source/kp_502_7.cpp:17]   --->   Operation 384 'ddiv' 'div18_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 6.77>
ST_80 : Operation 385 [5/31] (6.77ns)   --->   "%div = ddiv i64 %sub1, i64 %mul1" [./source/kp_502_7.cpp:16]   --->   Operation 385 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 386 [5/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:17]   --->   Operation 386 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 387 [6/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %mul13_1" [./source/kp_502_7.cpp:16]   --->   Operation 387 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 388 [6/31] (6.77ns)   --->   "%div18_1 = ddiv i64 %add_1, i64 %mul13_1" [./source/kp_502_7.cpp:17]   --->   Operation 388 'ddiv' 'div18_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 6.77>
ST_81 : Operation 389 [4/31] (6.77ns)   --->   "%div = ddiv i64 %sub1, i64 %mul1" [./source/kp_502_7.cpp:16]   --->   Operation 389 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 390 [4/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:17]   --->   Operation 390 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 391 [5/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %mul13_1" [./source/kp_502_7.cpp:16]   --->   Operation 391 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 392 [5/31] (6.77ns)   --->   "%div18_1 = ddiv i64 %add_1, i64 %mul13_1" [./source/kp_502_7.cpp:17]   --->   Operation 392 'ddiv' 'div18_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 6.77>
ST_82 : Operation 393 [3/31] (6.77ns)   --->   "%div = ddiv i64 %sub1, i64 %mul1" [./source/kp_502_7.cpp:16]   --->   Operation 393 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 394 [3/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:17]   --->   Operation 394 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 395 [4/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %mul13_1" [./source/kp_502_7.cpp:16]   --->   Operation 395 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 396 [4/31] (6.77ns)   --->   "%div18_1 = ddiv i64 %add_1, i64 %mul13_1" [./source/kp_502_7.cpp:17]   --->   Operation 396 'ddiv' 'div18_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 6.77>
ST_83 : Operation 397 [2/31] (6.77ns)   --->   "%div = ddiv i64 %sub1, i64 %mul1" [./source/kp_502_7.cpp:16]   --->   Operation 397 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 398 [2/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:17]   --->   Operation 398 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 399 [3/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %mul13_1" [./source/kp_502_7.cpp:16]   --->   Operation 399 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 400 [3/31] (6.77ns)   --->   "%div18_1 = ddiv i64 %add_1, i64 %mul13_1" [./source/kp_502_7.cpp:17]   --->   Operation 400 'ddiv' 'div18_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 8.52>
ST_84 : Operation 401 [1/31] (6.77ns)   --->   "%div = ddiv i64 %sub1, i64 %mul1" [./source/kp_502_7.cpp:16]   --->   Operation 401 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 402 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i64 %div" [./source/kp_502_7.cpp:16]   --->   Operation 402 'bitcast' 'bitcast_ln16' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 403 [1/1] (0.00ns)   --->   "%X1_addr = getelementptr i64 %X1, i64 0, i64 %zext_ln5" [./source/kp_502_7.cpp:16]   --->   Operation 403 'getelementptr' 'X1_addr' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 404 [1/1] (1.75ns)   --->   "%store_ln16 = store i64 %bitcast_ln16, i3 %X1_addr" [./source/kp_502_7.cpp:16]   --->   Operation 404 'store' 'store_ln16' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_84 : Operation 405 [1/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:17]   --->   Operation 405 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 406 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i64 %div1" [./source/kp_502_7.cpp:17]   --->   Operation 406 'bitcast' 'bitcast_ln17' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 407 [1/1] (0.00ns)   --->   "%X2_addr = getelementptr i64 %X2, i64 0, i64 %zext_ln5" [./source/kp_502_7.cpp:17]   --->   Operation 407 'getelementptr' 'X2_addr' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 408 [1/1] (1.75ns)   --->   "%store_ln17 = store i64 %bitcast_ln17, i3 %X2_addr" [./source/kp_502_7.cpp:17]   --->   Operation 408 'store' 'store_ln17' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_84 : Operation 409 [2/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %mul13_1" [./source/kp_502_7.cpp:16]   --->   Operation 409 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 410 [2/31] (6.77ns)   --->   "%div18_1 = ddiv i64 %add_1, i64 %mul13_1" [./source/kp_502_7.cpp:17]   --->   Operation 410 'ddiv' 'div18_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 8.52>
ST_85 : Operation 411 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/kp_502_7.cpp:5]   --->   Operation 411 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 412 [1/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %mul13_1" [./source/kp_502_7.cpp:16]   --->   Operation 412 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 413 [1/1] (0.00ns)   --->   "%bitcast_ln16_1 = bitcast i64 %div_1" [./source/kp_502_7.cpp:16]   --->   Operation 413 'bitcast' 'bitcast_ln16_1' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 414 [1/1] (0.00ns)   --->   "%X1_addr_1 = getelementptr i64 %X1, i64 0, i64 %zext_ln6" [./source/kp_502_7.cpp:16]   --->   Operation 414 'getelementptr' 'X1_addr_1' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 415 [1/1] (1.75ns)   --->   "%store_ln16 = store i64 %bitcast_ln16_1, i3 %X1_addr_1" [./source/kp_502_7.cpp:16]   --->   Operation 415 'store' 'store_ln16' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_85 : Operation 416 [1/31] (6.77ns)   --->   "%div18_1 = ddiv i64 %add_1, i64 %mul13_1" [./source/kp_502_7.cpp:17]   --->   Operation 416 'ddiv' 'div18_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 417 [1/1] (0.00ns)   --->   "%bitcast_ln17_1 = bitcast i64 %div18_1" [./source/kp_502_7.cpp:17]   --->   Operation 417 'bitcast' 'bitcast_ln17_1' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 418 [1/1] (0.00ns)   --->   "%X2_addr_1 = getelementptr i64 %X2, i64 0, i64 %zext_ln6" [./source/kp_502_7.cpp:17]   --->   Operation 418 'getelementptr' 'X2_addr_1' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 419 [1/1] (1.75ns)   --->   "%store_ln17 = store i64 %bitcast_ln17_1, i3 %X2_addr_1" [./source/kp_502_7.cpp:17]   --->   Operation 419 'store' 'store_ln17' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_85 : Operation 420 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 420 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ X1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ X2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ D]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
spectopmodule_ln0 (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln0   (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln0   (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln0   (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln0   (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln0   (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln0   (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln5         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln5            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_1               (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln5          (zext             ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111111110]
tmp               (bitselect        ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
empty             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln5            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_addr            (getelementptr    ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln5         (trunc            ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln5           (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln5         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln19          (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_load            (load             ) [ 00001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln5            (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln6          (zext             ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111111111111111]
A_addr_1          (getelementptr    ) [ 00001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
temp_A            (bitcast          ) [ 00000111111111111111111111111111111111111111111111111100000000000000000000000000000000]
A_load_1          (load             ) [ 00000100000000000000000000000000000000000000000000000000000000000000000000000000000000]
temp_A_1          (bitcast          ) [ 00000011111111111111111111111111111111111111111111111110000000000000000000000000000000]
B_addr            (getelementptr    ) [ 00000000100000000000000000000000000000000000000000000000000000000000000000000000000000]
C_addr            (getelementptr    ) [ 00000000100000000000000000000000000000000000000000000000000000000000000000000000000000]
B_load            (load             ) [ 00000000011111111111111111111111111111111111111111000000000000000000000000000000000000]
mul3              (dmul             ) [ 00000000011111000000000000000000000000000000000000000000000000000000000000000000000000]
C_load            (load             ) [ 00000000010000000000000000000000000000000000000000000000000000000000000000000000000000]
B_addr_1          (getelementptr    ) [ 00000000010000000000000000000000000000000000000000000000000000000000000000000000000000]
C_addr_1          (getelementptr    ) [ 00000000010000000000000000000000000000000000000000000000000000000000000000000000000000]
temp_B            (bitcast          ) [ 00000000001111111111111111111111111111111111111111111100000000000000000000000000000000]
bitcast_ln10      (bitcast          ) [ 00000000001111000000000000000000000000000000000000000000000000000000000000000000000000]
B_load_1          (load             ) [ 00000000001111111111111111111111111111111111111111100000000000000000000000000000000000]
mul3_1            (dmul             ) [ 00000000001111100000000000000000000000000000000000000000000000000000000000000000000000]
C_load_1          (load             ) [ 00000000001000000000000000000000000000000000000000000000000000000000000000000000000000]
temp_B_1          (bitcast          ) [ 00000000000111111111111111111111111111111111111111111110000000000000000000000000000000]
bitcast_ln10_2    (bitcast          ) [ 00000000000111100000000000000000000000000000000000000000000000000000000000000000000000]
mul               (dmul             ) [ 00000000000000111110000000000000000000000000000000000000000000000000000000000000000000]
mul6              (dmul             ) [ 00000000000000111110000000000000000000000000000000000000000000000000000000000000000000]
mul_1             (dmul             ) [ 00000000000000011111000000000000000000000000000000000000000000000000000000000000000000]
mul6_1            (dmul             ) [ 00000000000000011111000000000000000000000000000000000000000000000000000000000000000000]
x_assign          (dsub             ) [ 00000000000000000001111111111111111111111111111110000000000000000000000000000000000000]
bitcast_ln10_1    (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
D_addr            (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln10        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_assign_1        (dsub             ) [ 00000000000000000000111111111111111111111111111111000000000000000000000000000000000000]
bitcast_ln10_3    (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
D_addr_1          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln10        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
temp_D            (dsqrt            ) [ 00000000000000000000000000000000000000000000000001111100000000000000000000000000000000]
xor_ln16          (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln16_2    (bitcast          ) [ 00000000000000000000000000000000000000000000000000111100000000000000000000000000000000]
temp_D_1          (dsqrt            ) [ 00000000000000000000000000000000000000000000000000111110000000000000000000000000000000]
xor_ln16_1        (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln16_3    (bitcast          ) [ 00000000000000000000000000000000000000000000000000011110000000000000000000000000000000]
sub1              (dsub             ) [ 00000000000000000000000000000000000000000000000000000011111111111111111111111111111110]
mul1              (dmul             ) [ 00000000000000000000000000000000000000000000000000000011111111111111111111111111111110]
add               (dsub             ) [ 00000000000000000000000000000000000000000000000000000011111111111111111111111111111110]
sub12_1           (dsub             ) [ 00000000000000000000000000000000000000000000000000000001111111111111111111111111111111]
mul13_1           (dmul             ) [ 00000000000000000000000000000000000000000000000000000001111111111111111111111111111111]
add_1             (dsub             ) [ 00000000000000000000000000000000000000000000000000000001111111111111111111111111111111]
div               (ddiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln16      (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
X1_addr           (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln16        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
div1              (ddiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln17      (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
X2_addr           (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln17        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln5  (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
div_1             (ddiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln16_1    (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
X1_addr_1         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln16        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
div18_1           (ddiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln17_1    (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
X2_addr_1         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln17        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="X1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="X2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="D">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f64"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="i_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="A_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="4" slack="0"/>
<pin id="74" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="3" slack="0"/>
<pin id="79" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/2 A_load_1/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="A_addr_1_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="64" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="3" slack="0"/>
<pin id="87" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="B_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="64" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="4" slack="5"/>
<pin id="95" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/7 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="3" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load/7 B_load_1/8 "/>
</bind>
</comp>

<comp id="104" class="1004" name="C_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="4" slack="5"/>
<pin id="108" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/7 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="3" slack="0"/>
<pin id="113" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_load/7 C_load_1/8 "/>
</bind>
</comp>

<comp id="117" class="1004" name="B_addr_1_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="64" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="3" slack="5"/>
<pin id="121" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_1/8 "/>
</bind>
</comp>

<comp id="125" class="1004" name="C_addr_1_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="3" slack="5"/>
<pin id="129" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_1/8 "/>
</bind>
</comp>

<comp id="133" class="1004" name="D_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="64" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="4" slack="16"/>
<pin id="137" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr/18 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="142" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="0" slack="0"/>
<pin id="145" dir="0" index="4" bw="3" slack="0"/>
<pin id="146" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="147" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="148" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/18 store_ln10/19 "/>
</bind>
</comp>

<comp id="150" class="1004" name="D_addr_1_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="3" slack="16"/>
<pin id="154" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr_1/19 "/>
</bind>
</comp>

<comp id="158" class="1004" name="X1_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="4" slack="82"/>
<pin id="162" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X1_addr/84 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="167" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="0" slack="0"/>
<pin id="170" dir="0" index="4" bw="3" slack="0"/>
<pin id="171" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="172" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="173" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/84 store_ln16/85 "/>
</bind>
</comp>

<comp id="175" class="1004" name="X2_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="4" slack="82"/>
<pin id="179" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X2_addr/84 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="184" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="0" slack="0"/>
<pin id="187" dir="0" index="4" bw="3" slack="0"/>
<pin id="188" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="189" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="190" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/84 store_ln17/85 "/>
</bind>
</comp>

<comp id="192" class="1004" name="X1_addr_1_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="3" slack="82"/>
<pin id="196" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X1_addr_1/85 "/>
</bind>
</comp>

<comp id="200" class="1004" name="X2_addr_1_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="3" slack="82"/>
<pin id="204" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X2_addr_1/85 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="1"/>
<pin id="211" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="x_assign/14 x_assign_1/15 sub1/49 sub12_1/50 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="1"/>
<pin id="214" dir="0" index="1" bw="64" slack="40"/>
<pin id="215" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="add/49 add_1/50 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="0"/>
<pin id="218" dir="0" index="1" bw="64" slack="0"/>
<pin id="219" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul3/4 mul3_1/5 mul/9 mul_1/10 mul1/49 mul13_1/50 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="64" slack="1"/>
<pin id="223" dir="0" index="1" bw="64" slack="0"/>
<pin id="224" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul6/9 mul6_1/10 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="1"/>
<pin id="228" dir="0" index="1" bw="64" slack="1"/>
<pin id="229" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="div/54 div_1/55 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="1"/>
<pin id="232" dir="0" index="1" bw="64" slack="1"/>
<pin id="233" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="div1/54 div18_1/55 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="0"/>
<pin id="236" dir="0" index="1" bw="64" slack="1"/>
<pin id="237" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsqrt(518) " fcode="dsqrt"/>
<opset="temp_D/19 temp_D_1/20 "/>
</bind>
</comp>

<comp id="239" class="1005" name="reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="64" slack="1"/>
<pin id="241" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_load A_load_1 "/>
</bind>
</comp>

<comp id="243" class="1005" name="reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="1"/>
<pin id="245" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul3 mul mul1 "/>
</bind>
</comp>

<comp id="251" class="1005" name="reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="64" slack="1"/>
<pin id="253" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="C_load C_load_1 "/>
</bind>
</comp>

<comp id="255" class="1005" name="reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="1"/>
<pin id="257" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul3_1 mul_1 mul13_1 "/>
</bind>
</comp>

<comp id="263" class="1005" name="reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="1"/>
<pin id="265" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign sub1 "/>
</bind>
</comp>

<comp id="269" class="1005" name="reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="1"/>
<pin id="271" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_1 sub12_1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln5_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="4" slack="0"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="i_1_load_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="1"/>
<pin id="282" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="zext_ln5_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="0"/>
<pin id="285" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="4" slack="0"/>
<pin id="291" dir="0" index="2" bw="3" slack="0"/>
<pin id="292" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="trunc_ln5_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="0"/>
<pin id="298" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln5/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="add_ln5_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="0"/>
<pin id="302" dir="0" index="1" bw="3" slack="0"/>
<pin id="303" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln5_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="0"/>
<pin id="308" dir="0" index="1" bw="4" slack="1"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="or_ln5_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="3" slack="1"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln5/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln6_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="3" slack="0"/>
<pin id="318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="temp_A_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="1"/>
<pin id="323" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="temp_A/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="temp_A_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="1"/>
<pin id="328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="temp_A_1/5 "/>
</bind>
</comp>

<comp id="331" class="1004" name="temp_B_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="64" slack="1"/>
<pin id="333" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="temp_B/9 "/>
</bind>
</comp>

<comp id="336" class="1004" name="bitcast_ln10_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="1"/>
<pin id="338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln10/9 "/>
</bind>
</comp>

<comp id="341" class="1004" name="temp_B_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="1"/>
<pin id="343" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="temp_B_1/10 "/>
</bind>
</comp>

<comp id="346" class="1004" name="bitcast_ln10_2_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="1"/>
<pin id="348" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln10_2/10 "/>
</bind>
</comp>

<comp id="351" class="1004" name="bitcast_ln10_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="0"/>
<pin id="353" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln10_1/18 "/>
</bind>
</comp>

<comp id="356" class="1004" name="bitcast_ln10_3_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="64" slack="0"/>
<pin id="358" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln10_3/19 "/>
</bind>
</comp>

<comp id="361" class="1004" name="xor_ln16_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="41"/>
<pin id="363" dir="0" index="1" bw="64" slack="0"/>
<pin id="364" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln16/49 "/>
</bind>
</comp>

<comp id="366" class="1004" name="bitcast_ln16_2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="64" slack="0"/>
<pin id="368" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln16_2/49 "/>
</bind>
</comp>

<comp id="371" class="1004" name="xor_ln16_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="64" slack="41"/>
<pin id="373" dir="0" index="1" bw="64" slack="0"/>
<pin id="374" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln16_1/50 "/>
</bind>
</comp>

<comp id="376" class="1004" name="bitcast_ln16_3_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="64" slack="0"/>
<pin id="378" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln16_3/50 "/>
</bind>
</comp>

<comp id="381" class="1004" name="bitcast_ln16_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="64" slack="0"/>
<pin id="383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln16/84 "/>
</bind>
</comp>

<comp id="386" class="1004" name="bitcast_ln17_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="64" slack="0"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln17/84 "/>
</bind>
</comp>

<comp id="391" class="1004" name="bitcast_ln16_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="64" slack="0"/>
<pin id="393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln16_1/85 "/>
</bind>
</comp>

<comp id="396" class="1004" name="bitcast_ln17_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="64" slack="0"/>
<pin id="398" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln17_1/85 "/>
</bind>
</comp>

<comp id="401" class="1005" name="i_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="4" slack="0"/>
<pin id="403" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="408" class="1005" name="zext_ln5_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="64" slack="5"/>
<pin id="410" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln5 "/>
</bind>
</comp>

<comp id="420" class="1005" name="A_addr_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="3" slack="1"/>
<pin id="422" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="425" class="1005" name="trunc_ln5_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="3" slack="1"/>
<pin id="427" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln5 "/>
</bind>
</comp>

<comp id="430" class="1005" name="zext_ln6_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="64" slack="5"/>
<pin id="432" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln6 "/>
</bind>
</comp>

<comp id="439" class="1005" name="A_addr_1_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="3" slack="1"/>
<pin id="441" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="444" class="1005" name="temp_A_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="64" slack="1"/>
<pin id="446" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="temp_A "/>
</bind>
</comp>

<comp id="449" class="1005" name="temp_A_1_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="64" slack="1"/>
<pin id="451" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="temp_A_1 "/>
</bind>
</comp>

<comp id="454" class="1005" name="B_addr_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="3" slack="1"/>
<pin id="456" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="459" class="1005" name="C_addr_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="3" slack="1"/>
<pin id="461" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="C_addr "/>
</bind>
</comp>

<comp id="464" class="1005" name="B_load_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="64" slack="1"/>
<pin id="466" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="B_load "/>
</bind>
</comp>

<comp id="470" class="1005" name="B_addr_1_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="3" slack="1"/>
<pin id="472" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_1 "/>
</bind>
</comp>

<comp id="475" class="1005" name="C_addr_1_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="3" slack="1"/>
<pin id="477" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="C_addr_1 "/>
</bind>
</comp>

<comp id="480" class="1005" name="temp_B_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="64" slack="1"/>
<pin id="482" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="temp_B "/>
</bind>
</comp>

<comp id="487" class="1005" name="bitcast_ln10_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="64" slack="1"/>
<pin id="489" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln10 "/>
</bind>
</comp>

<comp id="492" class="1005" name="B_load_1_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="64" slack="1"/>
<pin id="494" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="B_load_1 "/>
</bind>
</comp>

<comp id="498" class="1005" name="temp_B_1_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="64" slack="1"/>
<pin id="500" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="temp_B_1 "/>
</bind>
</comp>

<comp id="505" class="1005" name="bitcast_ln10_2_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="64" slack="1"/>
<pin id="507" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln10_2 "/>
</bind>
</comp>

<comp id="510" class="1005" name="mul6_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="64" slack="1"/>
<pin id="512" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul6 "/>
</bind>
</comp>

<comp id="515" class="1005" name="mul6_1_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="64" slack="1"/>
<pin id="517" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul6_1 "/>
</bind>
</comp>

<comp id="520" class="1005" name="temp_D_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="64" slack="1"/>
<pin id="522" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="temp_D "/>
</bind>
</comp>

<comp id="526" class="1005" name="bitcast_ln16_2_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="64" slack="1"/>
<pin id="528" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln16_2 "/>
</bind>
</comp>

<comp id="531" class="1005" name="temp_D_1_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="64" slack="1"/>
<pin id="533" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="temp_D_1 "/>
</bind>
</comp>

<comp id="537" class="1005" name="bitcast_ln16_3_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="64" slack="1"/>
<pin id="539" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln16_3 "/>
</bind>
</comp>

<comp id="542" class="1005" name="add_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="64" slack="1"/>
<pin id="544" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="547" class="1005" name="add_1_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="64" slack="1"/>
<pin id="549" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="48" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="48" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="90"><net_src comp="83" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="48" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="91" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="48" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="2" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="48" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="117" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="130"><net_src comp="4" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="48" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="125" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="138"><net_src comp="10" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="48" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="149"><net_src comp="133" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="48" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="150" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="48" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="174"><net_src comp="158" pin="3"/><net_sink comp="165" pin=2"/></net>

<net id="180"><net_src comp="8" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="48" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="191"><net_src comp="175" pin="3"/><net_sink comp="182" pin=2"/></net>

<net id="197"><net_src comp="6" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="48" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="192" pin="3"/><net_sink comp="165" pin=2"/></net>

<net id="205"><net_src comp="8" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="48" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="200" pin="3"/><net_sink comp="182" pin=2"/></net>

<net id="220"><net_src comp="54" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="60" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="238"><net_src comp="56" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="77" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="216" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="248"><net_src comp="243" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="249"><net_src comp="243" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="250"><net_src comp="243" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="254"><net_src comp="111" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="216" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="260"><net_src comp="255" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="261"><net_src comp="255" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="262"><net_src comp="255" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="266"><net_src comp="208" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="268"><net_src comp="263" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="272"><net_src comp="208" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="279"><net_src comp="38" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="286"><net_src comp="280" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="293"><net_src comp="40" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="280" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="42" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="299"><net_src comp="280" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="280" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="50" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="300" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="52" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="319"><net_src comp="311" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="324"><net_src comp="239" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="329"><net_src comp="239" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="334"><net_src comp="331" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="339"><net_src comp="251" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="344"><net_src comp="341" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="349"><net_src comp="251" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="354"><net_src comp="208" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="140" pin=4"/></net>

<net id="359"><net_src comp="208" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="140" pin=4"/></net>

<net id="365"><net_src comp="58" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="369"><net_src comp="361" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="375"><net_src comp="58" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="379"><net_src comp="371" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="384"><net_src comp="226" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="165" pin=4"/></net>

<net id="389"><net_src comp="230" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="182" pin=4"/></net>

<net id="394"><net_src comp="226" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="165" pin=4"/></net>

<net id="399"><net_src comp="230" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="182" pin=4"/></net>

<net id="404"><net_src comp="66" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="407"><net_src comp="401" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="411"><net_src comp="283" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="414"><net_src comp="408" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="415"><net_src comp="408" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="416"><net_src comp="408" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="423"><net_src comp="70" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="428"><net_src comp="296" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="433"><net_src comp="316" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="436"><net_src comp="430" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="437"><net_src comp="430" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="438"><net_src comp="430" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="442"><net_src comp="83" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="447"><net_src comp="321" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="452"><net_src comp="326" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="457"><net_src comp="91" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="462"><net_src comp="104" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="467"><net_src comp="98" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="473"><net_src comp="117" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="478"><net_src comp="125" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="483"><net_src comp="331" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="486"><net_src comp="480" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="490"><net_src comp="336" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="495"><net_src comp="98" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="497"><net_src comp="492" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="501"><net_src comp="341" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="503"><net_src comp="498" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="504"><net_src comp="498" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="508"><net_src comp="346" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="513"><net_src comp="221" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="518"><net_src comp="221" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="523"><net_src comp="234" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="529"><net_src comp="366" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="534"><net_src comp="234" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="536"><net_src comp="531" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="540"><net_src comp="376" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="545"><net_src comp="212" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="550"><net_src comp="212" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="230" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: X1 | {84 85 }
	Port: X2 | {84 85 }
	Port: D | {18 19 }
 - Input state : 
	Port: kp_502_7 : A | {2 3 4 }
	Port: kp_502_7 : B | {7 8 9 }
	Port: kp_502_7 : C | {7 8 9 }
  - Chain level:
	State 1
		store_ln5 : 1
	State 2
		zext_ln5 : 1
		tmp : 1
		br_ln5 : 2
		A_addr : 2
		A_load : 3
		trunc_ln5 : 1
		add_ln5 : 1
		store_ln5 : 2
	State 3
		A_addr_1 : 1
		A_load_1 : 2
	State 4
		mul3 : 1
	State 5
		mul3_1 : 1
	State 6
	State 7
		B_load : 1
		C_load : 1
	State 8
		B_load_1 : 1
		C_load_1 : 1
	State 9
		mul : 1
		mul6 : 1
	State 10
		mul_1 : 1
		mul6_1 : 1
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		bitcast_ln10_1 : 1
		store_ln10 : 2
	State 19
		bitcast_ln10_3 : 1
		store_ln10 : 2
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
		sub1 : 1
	State 50
		sub12_1 : 1
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
		bitcast_ln16 : 1
		store_ln16 : 2
		bitcast_ln17 : 1
		store_ln17 : 2
	State 85
		bitcast_ln16_1 : 1
		store_ln16 : 2
		bitcast_ln17_1 : 1
		store_ln17 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|   dadd   |     grp_fu_208    |    3    |   445   |   788   |
|          |     grp_fu_212    |    3    |   445   |   788   |
|----------|-------------------|---------|---------|---------|
|   dmul   |     grp_fu_216    |    11   |   299   |   204   |
|          |     grp_fu_221    |    11   |   299   |   204   |
|----------|-------------------|---------|---------|---------|
|    xor   |  xor_ln16_fu_361  |    0    |    0    |    64   |
|          | xor_ln16_1_fu_371 |    0    |    0    |    64   |
|----------|-------------------|---------|---------|---------|
|    add   |   add_ln5_fu_300  |    0    |    0    |    13   |
|----------|-------------------|---------|---------|---------|
|   ddiv   |     grp_fu_226    |    0    |    0    |    0    |
|          |     grp_fu_230    |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   dsqrt  |     grp_fu_234    |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   zext   |  zext_ln5_fu_283  |    0    |    0    |    0    |
|          |  zext_ln6_fu_316  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
| bitselect|     tmp_fu_288    |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   trunc  |  trunc_ln5_fu_296 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|    or    |   or_ln5_fu_311   |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    28   |   1488  |   2125  |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   A_addr_1_reg_439   |    3   |
|    A_addr_reg_420    |    3   |
|   B_addr_1_reg_470   |    3   |
|    B_addr_reg_454    |    3   |
|   B_load_1_reg_492   |   64   |
|    B_load_reg_464    |   64   |
|   C_addr_1_reg_475   |    3   |
|    C_addr_reg_459    |    3   |
|     add_1_reg_547    |   64   |
|      add_reg_542     |   64   |
|bitcast_ln10_2_reg_505|   64   |
| bitcast_ln10_reg_487 |   64   |
|bitcast_ln16_2_reg_526|   64   |
|bitcast_ln16_3_reg_537|   64   |
|       i_reg_401      |    4   |
|    mul6_1_reg_515    |   64   |
|     mul6_reg_510     |   64   |
|        reg_239       |   64   |
|        reg_243       |   64   |
|        reg_251       |   64   |
|        reg_255       |   64   |
|        reg_263       |   64   |
|        reg_269       |   64   |
|   temp_A_1_reg_449   |   64   |
|    temp_A_reg_444    |   64   |
|   temp_B_1_reg_498   |   64   |
|    temp_B_reg_480    |   64   |
|   temp_D_1_reg_531   |   64   |
|    temp_D_reg_520    |   64   |
|   trunc_ln5_reg_425  |    3   |
|   zext_ln5_reg_408   |   64   |
|   zext_ln6_reg_430   |   64   |
+----------------------+--------+
|         Total        |  1561  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_77 |  p0  |   4  |   3  |   12   ||    17   |
|  grp_access_fu_98 |  p0  |   4  |   3  |   12   ||    17   |
| grp_access_fu_111 |  p0  |   4  |   3  |   12   ||    17   |
| grp_access_fu_140 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_140 |  p4  |   2  |   3  |    6   ||    9    |
| grp_access_fu_165 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_165 |  p4  |   2  |   3  |    6   ||    9    |
| grp_access_fu_182 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_182 |  p4  |   2  |   3  |    6   ||    9    |
|     grp_fu_208    |  p0  |   6  |  64  |   384  ||    25   |
|     grp_fu_208    |  p1  |   4  |  64  |   256  ||    17   |
|     grp_fu_212    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_212    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_216    |  p0  |   8  |  64  |   512  ||    33   |
|     grp_fu_216    |  p1  |   6  |  64  |   384  ||    21   |
|     grp_fu_221    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_221    |  p1  |   4  |  64  |   256  ||    17   |
|     grp_fu_226    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_226    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_230    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_230    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_234    |  p1  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  2870  || 29.7331 ||   290   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   28   |    -   |  1488  |  2125  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   29   |    -   |   290  |
|  Register |    -   |    -   |  1561  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   28   |   29   |  3049  |  2415  |
+-----------+--------+--------+--------+--------+
