<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › radeon › radeon_legacy_tv.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>radeon_legacy_tv.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#include &quot;drmP.h&quot;</span>
<span class="cp">#include &quot;drm_crtc_helper.h&quot;</span>
<span class="cp">#include &quot;radeon.h&quot;</span>

<span class="cm">/*</span>
<span class="cm"> * Integrated TV out support based on the GATOS code by</span>
<span class="cm"> * Federico Ulivi &lt;fulivi@lycos.com&gt;</span>
<span class="cm"> */</span>


<span class="cm">/*</span>
<span class="cm"> * Limits of h/v positions (hPos &amp; vPos)</span>
<span class="cm"> */</span>
<span class="cp">#define MAX_H_POSITION 5 </span><span class="cm">/* Range: [-5..5], negative is on the left, 0 is default, positive is on the right */</span><span class="cp"></span>
<span class="cp">#define MAX_V_POSITION 5 </span><span class="cm">/* Range: [-5..5], negative is up, 0 is default, positive is down */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Unit for hPos (in TV clock periods)</span>
<span class="cm"> */</span>
<span class="cp">#define H_POS_UNIT 10</span>

<span class="cm">/*</span>
<span class="cm"> * Indexes in h. code timing table for horizontal line position adjustment</span>
<span class="cm"> */</span>
<span class="cp">#define H_TABLE_POS1 6</span>
<span class="cp">#define H_TABLE_POS2 8</span>

<span class="cm">/*</span>
<span class="cm"> * Limits of hor. size (hSize)</span>
<span class="cm"> */</span>
<span class="cp">#define MAX_H_SIZE 5 </span><span class="cm">/* Range: [-5..5], negative is smaller, positive is larger */</span><span class="cp"></span>

<span class="cm">/* tv standard constants */</span>
<span class="cp">#define NTSC_TV_CLOCK_T 233</span>
<span class="cp">#define NTSC_TV_VFTOTAL 1</span>
<span class="cp">#define NTSC_TV_LINES_PER_FRAME 525</span>
<span class="cp">#define NTSC_TV_ZERO_H_SIZE 479166</span>
<span class="cp">#define NTSC_TV_H_SIZE_UNIT 9478</span>

<span class="cp">#define PAL_TV_CLOCK_T 188</span>
<span class="cp">#define PAL_TV_VFTOTAL 3</span>
<span class="cp">#define PAL_TV_LINES_PER_FRAME 625</span>
<span class="cp">#define PAL_TV_ZERO_H_SIZE 473200</span>
<span class="cp">#define PAL_TV_H_SIZE_UNIT 9360</span>

<span class="cm">/* tv pll setting for 27 mhz ref clk */</span>
<span class="cp">#define NTSC_TV_PLL_M_27 22</span>
<span class="cp">#define NTSC_TV_PLL_N_27 175</span>
<span class="cp">#define NTSC_TV_PLL_P_27 5</span>

<span class="cp">#define PAL_TV_PLL_M_27 113</span>
<span class="cp">#define PAL_TV_PLL_N_27 668</span>
<span class="cp">#define PAL_TV_PLL_P_27 3</span>

<span class="cm">/* tv pll setting for 14 mhz ref clk */</span>
<span class="cp">#define NTSC_TV_PLL_M_14 33</span>
<span class="cp">#define NTSC_TV_PLL_N_14 693</span>
<span class="cp">#define NTSC_TV_PLL_P_14 7</span>

<span class="cp">#define PAL_TV_PLL_M_14 19</span>
<span class="cp">#define PAL_TV_PLL_N_14 353</span>
<span class="cp">#define PAL_TV_PLL_P_14 5</span>

<span class="cp">#define VERT_LEAD_IN_LINES 2</span>
<span class="cp">#define FRAC_BITS 0xe</span>
<span class="cp">#define FRAC_MASK 0x3fff</span>

<span class="k">struct</span> <span class="n">radeon_tv_mode_constants</span> <span class="p">{</span>
	<span class="kt">uint16_t</span> <span class="n">hor_resolution</span><span class="p">;</span>
	<span class="kt">uint16_t</span> <span class="n">ver_resolution</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">radeon_tv_std</span> <span class="n">standard</span><span class="p">;</span>
	<span class="kt">uint16_t</span> <span class="n">hor_total</span><span class="p">;</span>
	<span class="kt">uint16_t</span> <span class="n">ver_total</span><span class="p">;</span>
	<span class="kt">uint16_t</span> <span class="n">hor_start</span><span class="p">;</span>
	<span class="kt">uint16_t</span> <span class="n">hor_syncstart</span><span class="p">;</span>
	<span class="kt">uint16_t</span> <span class="n">ver_syncstart</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">def_restart</span><span class="p">;</span>
	<span class="kt">uint16_t</span> <span class="n">crtcPLL_N</span><span class="p">;</span>
	<span class="kt">uint8_t</span>  <span class="n">crtcPLL_M</span><span class="p">;</span>
	<span class="kt">uint8_t</span>  <span class="n">crtcPLL_post_div</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">pix_to_tv</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">uint16_t</span> <span class="n">hor_timing_NTSC</span><span class="p">[</span><span class="n">MAX_H_CODE_TIMING_LEN</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mh">0x0007</span><span class="p">,</span>
	<span class="mh">0x003f</span><span class="p">,</span>
	<span class="mh">0x0263</span><span class="p">,</span>
	<span class="mh">0x0a24</span><span class="p">,</span>
	<span class="mh">0x2a6b</span><span class="p">,</span>
	<span class="mh">0x0a36</span><span class="p">,</span>
	<span class="mh">0x126d</span><span class="p">,</span> <span class="cm">/* H_TABLE_POS1 */</span>
	<span class="mh">0x1bfe</span><span class="p">,</span>
	<span class="mh">0x1a8f</span><span class="p">,</span> <span class="cm">/* H_TABLE_POS2 */</span>
	<span class="mh">0x1ec7</span><span class="p">,</span>
	<span class="mh">0x3863</span><span class="p">,</span>
	<span class="mh">0x1bfe</span><span class="p">,</span>
	<span class="mh">0x1bfe</span><span class="p">,</span>
	<span class="mh">0x1a2a</span><span class="p">,</span>
	<span class="mh">0x1e95</span><span class="p">,</span>
	<span class="mh">0x0e31</span><span class="p">,</span>
	<span class="mh">0x201b</span><span class="p">,</span>
	<span class="mi">0</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">uint16_t</span> <span class="n">vert_timing_NTSC</span><span class="p">[</span><span class="n">MAX_V_CODE_TIMING_LEN</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mh">0x2001</span><span class="p">,</span>
	<span class="mh">0x200d</span><span class="p">,</span>
	<span class="mh">0x1006</span><span class="p">,</span>
	<span class="mh">0x0c06</span><span class="p">,</span>
	<span class="mh">0x1006</span><span class="p">,</span>
	<span class="mh">0x1818</span><span class="p">,</span>
	<span class="mh">0x21e3</span><span class="p">,</span>
	<span class="mh">0x1006</span><span class="p">,</span>
	<span class="mh">0x0c06</span><span class="p">,</span>
	<span class="mh">0x1006</span><span class="p">,</span>
	<span class="mh">0x1817</span><span class="p">,</span>
	<span class="mh">0x21d4</span><span class="p">,</span>
	<span class="mh">0x0002</span><span class="p">,</span>
	<span class="mi">0</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">uint16_t</span> <span class="n">hor_timing_PAL</span><span class="p">[</span><span class="n">MAX_H_CODE_TIMING_LEN</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mh">0x0007</span><span class="p">,</span>
	<span class="mh">0x0058</span><span class="p">,</span>
	<span class="mh">0x027c</span><span class="p">,</span>
	<span class="mh">0x0a31</span><span class="p">,</span>
	<span class="mh">0x2a77</span><span class="p">,</span>
	<span class="mh">0x0a95</span><span class="p">,</span>
	<span class="mh">0x124f</span><span class="p">,</span> <span class="cm">/* H_TABLE_POS1 */</span>
	<span class="mh">0x1bfe</span><span class="p">,</span>
	<span class="mh">0x1b22</span><span class="p">,</span> <span class="cm">/* H_TABLE_POS2 */</span>
	<span class="mh">0x1ef9</span><span class="p">,</span>
	<span class="mh">0x387c</span><span class="p">,</span>
	<span class="mh">0x1bfe</span><span class="p">,</span>
	<span class="mh">0x1bfe</span><span class="p">,</span>
	<span class="mh">0x1b31</span><span class="p">,</span>
	<span class="mh">0x1eb5</span><span class="p">,</span>
	<span class="mh">0x0e43</span><span class="p">,</span>
	<span class="mh">0x201b</span><span class="p">,</span>
	<span class="mi">0</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">uint16_t</span> <span class="n">vert_timing_PAL</span><span class="p">[</span><span class="n">MAX_V_CODE_TIMING_LEN</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mh">0x2001</span><span class="p">,</span>
	<span class="mh">0x200c</span><span class="p">,</span>
	<span class="mh">0x1005</span><span class="p">,</span>
	<span class="mh">0x0c05</span><span class="p">,</span>
	<span class="mh">0x1005</span><span class="p">,</span>
	<span class="mh">0x1401</span><span class="p">,</span>
	<span class="mh">0x1821</span><span class="p">,</span>
	<span class="mh">0x2240</span><span class="p">,</span>
	<span class="mh">0x1005</span><span class="p">,</span>
	<span class="mh">0x0c05</span><span class="p">,</span>
	<span class="mh">0x1005</span><span class="p">,</span>
	<span class="mh">0x1401</span><span class="p">,</span>
	<span class="mh">0x1822</span><span class="p">,</span>
	<span class="mh">0x2230</span><span class="p">,</span>
	<span class="mh">0x0002</span><span class="p">,</span>
	<span class="mi">0</span>
<span class="p">};</span>

<span class="cm">/**********************************************************************</span>
<span class="cm"> *</span>
<span class="cm"> * availableModes</span>
<span class="cm"> *</span>
<span class="cm"> * Table of all allowed modes for tv output</span>
<span class="cm"> *</span>
<span class="cm"> **********************************************************************/</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">radeon_tv_mode_constants</span> <span class="n">available_tv_modes</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>   <span class="cm">/* NTSC timing for 27 Mhz ref clk */</span>
		<span class="mi">800</span><span class="p">,</span>                <span class="cm">/* horResolution */</span>
		<span class="mi">600</span><span class="p">,</span>                <span class="cm">/* verResolution */</span>
		<span class="n">TV_STD_NTSC</span><span class="p">,</span>        <span class="cm">/* standard */</span>
		<span class="mi">990</span><span class="p">,</span>                <span class="cm">/* horTotal */</span>
		<span class="mi">740</span><span class="p">,</span>                <span class="cm">/* verTotal */</span>
		<span class="mi">813</span><span class="p">,</span>                <span class="cm">/* horStart */</span>
		<span class="mi">824</span><span class="p">,</span>                <span class="cm">/* horSyncStart */</span>
		<span class="mi">632</span><span class="p">,</span>                <span class="cm">/* verSyncStart */</span>
		<span class="mi">625592</span><span class="p">,</span>             <span class="cm">/* defRestart */</span>
		<span class="mi">592</span><span class="p">,</span>                <span class="cm">/* crtcPLL_N */</span>
		<span class="mi">91</span><span class="p">,</span>                 <span class="cm">/* crtcPLL_M */</span>
		<span class="mi">4</span><span class="p">,</span>                  <span class="cm">/* crtcPLL_postDiv */</span>
		<span class="mi">1022</span><span class="p">,</span>               <span class="cm">/* pixToTV */</span>
	<span class="p">},</span>
	<span class="p">{</span>   <span class="cm">/* PAL timing for 27 Mhz ref clk */</span>
		<span class="mi">800</span><span class="p">,</span>               <span class="cm">/* horResolution */</span>
		<span class="mi">600</span><span class="p">,</span>               <span class="cm">/* verResolution */</span>
		<span class="n">TV_STD_PAL</span><span class="p">,</span>        <span class="cm">/* standard */</span>
		<span class="mi">1144</span><span class="p">,</span>              <span class="cm">/* horTotal */</span>
		<span class="mi">706</span><span class="p">,</span>               <span class="cm">/* verTotal */</span>
		<span class="mi">812</span><span class="p">,</span>               <span class="cm">/* horStart */</span>
		<span class="mi">824</span><span class="p">,</span>               <span class="cm">/* horSyncStart */</span>
		<span class="mi">669</span><span class="p">,</span>               <span class="cm">/* verSyncStart */</span>
		<span class="mi">696700</span><span class="p">,</span>            <span class="cm">/* defRestart */</span>
		<span class="mi">1382</span><span class="p">,</span>              <span class="cm">/* crtcPLL_N */</span>
		<span class="mi">231</span><span class="p">,</span>               <span class="cm">/* crtcPLL_M */</span>
		<span class="mi">4</span><span class="p">,</span>                 <span class="cm">/* crtcPLL_postDiv */</span>
		<span class="mi">759</span><span class="p">,</span>               <span class="cm">/* pixToTV */</span>
	<span class="p">},</span>
	<span class="p">{</span>   <span class="cm">/* NTSC timing for 14 Mhz ref clk */</span>
		<span class="mi">800</span><span class="p">,</span>                <span class="cm">/* horResolution */</span>
		<span class="mi">600</span><span class="p">,</span>                <span class="cm">/* verResolution */</span>
		<span class="n">TV_STD_NTSC</span><span class="p">,</span>        <span class="cm">/* standard */</span>
		<span class="mi">1018</span><span class="p">,</span>               <span class="cm">/* horTotal */</span>
		<span class="mi">727</span><span class="p">,</span>                <span class="cm">/* verTotal */</span>
		<span class="mi">813</span><span class="p">,</span>                <span class="cm">/* horStart */</span>
		<span class="mi">840</span><span class="p">,</span>                <span class="cm">/* horSyncStart */</span>
		<span class="mi">633</span><span class="p">,</span>                <span class="cm">/* verSyncStart */</span>
		<span class="mi">630627</span><span class="p">,</span>             <span class="cm">/* defRestart */</span>
		<span class="mi">347</span><span class="p">,</span>                <span class="cm">/* crtcPLL_N */</span>
		<span class="mi">14</span><span class="p">,</span>                 <span class="cm">/* crtcPLL_M */</span>
		<span class="mi">8</span><span class="p">,</span>                  <span class="cm">/* crtcPLL_postDiv */</span>
		<span class="mi">1022</span><span class="p">,</span>               <span class="cm">/* pixToTV */</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* PAL timing for 14 Mhz ref clk */</span>
		<span class="mi">800</span><span class="p">,</span>                <span class="cm">/* horResolution */</span>
		<span class="mi">600</span><span class="p">,</span>                <span class="cm">/* verResolution */</span>
		<span class="n">TV_STD_PAL</span><span class="p">,</span>         <span class="cm">/* standard */</span>
		<span class="mi">1131</span><span class="p">,</span>               <span class="cm">/* horTotal */</span>
		<span class="mi">742</span><span class="p">,</span>                <span class="cm">/* verTotal */</span>
		<span class="mi">813</span><span class="p">,</span>                <span class="cm">/* horStart */</span>
		<span class="mi">840</span><span class="p">,</span>                <span class="cm">/* horSyncStart */</span>
		<span class="mi">633</span><span class="p">,</span>                <span class="cm">/* verSyncStart */</span>
		<span class="mi">708369</span><span class="p">,</span>             <span class="cm">/* defRestart */</span>
		<span class="mi">211</span><span class="p">,</span>                <span class="cm">/* crtcPLL_N */</span>
		<span class="mi">9</span><span class="p">,</span>                  <span class="cm">/* crtcPLL_M */</span>
		<span class="mi">8</span><span class="p">,</span>                  <span class="cm">/* crtcPLL_postDiv */</span>
		<span class="mi">759</span><span class="p">,</span>                <span class="cm">/* pixToTV */</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cp">#define N_AVAILABLE_MODES ARRAY_SIZE(available_tv_modes)</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">radeon_tv_mode_constants</span> <span class="o">*</span><span class="nf">radeon_legacy_tv_get_std_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_encoder</span> <span class="o">*</span><span class="n">radeon_encoder</span><span class="p">,</span>
									    <span class="kt">uint16_t</span> <span class="o">*</span><span class="n">pll_ref_freq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_encoder_tv_dac</span> <span class="o">*</span><span class="n">tv_dac</span> <span class="o">=</span> <span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">enc_priv</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">radeon_tv_mode_constants</span> <span class="o">*</span><span class="n">const_ptr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_pll</span> <span class="o">*</span><span class="n">pll</span><span class="p">;</span>

	<span class="n">radeon_crtc</span> <span class="o">=</span> <span class="n">to_radeon_crtc</span><span class="p">(</span><span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">crtc</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">pll</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">.</span><span class="n">p2pll</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">pll</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">.</span><span class="n">p1pll</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pll_ref_freq</span><span class="p">)</span>
		<span class="o">*</span><span class="n">pll_ref_freq</span> <span class="o">=</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">reference_freq</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv_std</span> <span class="o">==</span> <span class="n">TV_STD_NTSC</span> <span class="o">||</span>
	    <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv_std</span> <span class="o">==</span> <span class="n">TV_STD_NTSC_J</span> <span class="o">||</span>
	    <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv_std</span> <span class="o">==</span> <span class="n">TV_STD_PAL_M</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">reference_freq</span> <span class="o">==</span> <span class="mi">2700</span><span class="p">)</span>
			<span class="n">const_ptr</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">available_tv_modes</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
		<span class="k">else</span>
			<span class="n">const_ptr</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">available_tv_modes</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">reference_freq</span> <span class="o">==</span> <span class="mi">2700</span><span class="p">)</span>
			<span class="n">const_ptr</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">available_tv_modes</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
		<span class="k">else</span>
			<span class="n">const_ptr</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">available_tv_modes</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">const_ptr</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">long</span> <span class="n">YCOEF_value</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span> <span class="p">};</span>
<span class="k">static</span> <span class="kt">long</span> <span class="n">YCOEF_EN_value</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span> <span class="p">};</span>
<span class="k">static</span> <span class="kt">long</span> <span class="n">SLOPE_value</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">8</span> <span class="p">};</span>
<span class="k">static</span> <span class="kt">long</span> <span class="n">SLOPE_limit</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">2</span> <span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">radeon_wait_pll_lock</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">n_tests</span><span class="p">,</span>
				 <span class="kt">unsigned</span> <span class="n">n_wait_loops</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">cnt_threshold</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">encoder</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">save_pll_test</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">;</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_TEST_DEBUG_MUX</span><span class="p">,</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_TEST_DEBUG_MUX</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xffff60ff</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x100</span><span class="p">);</span>
	<span class="n">save_pll_test</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_PLL_TEST_CNTL</span><span class="p">);</span>
	<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_PLL_TEST_CNTL</span><span class="p">,</span> <span class="n">save_pll_test</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">RADEON_PLL_MASK_READ_B</span><span class="p">);</span>

	<span class="n">WREG8</span><span class="p">(</span><span class="n">RADEON_CLOCK_CNTL_INDEX</span><span class="p">,</span> <span class="n">RADEON_PLL_TEST_CNTL</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">n_tests</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG8</span><span class="p">(</span><span class="n">RADEON_CLOCK_CNTL_DATA</span> <span class="o">+</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">n_wait_loops</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">RREG8</span><span class="p">(</span><span class="n">RADEON_CLOCK_CNTL_DATA</span> <span class="o">+</span> <span class="mi">3</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">cnt_threshold</span><span class="p">)</span>
				<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_PLL_TEST_CNTL</span><span class="p">,</span> <span class="n">save_pll_test</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_TEST_DEBUG_MUX</span><span class="p">,</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_TEST_DEBUG_MUX</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xffffe0ff</span><span class="p">);</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">void</span> <span class="nf">radeon_legacy_tv_write_fifo</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_encoder</span> <span class="o">*</span><span class="n">radeon_encoder</span><span class="p">,</span>
					<span class="kt">uint16_t</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_TV_HOST_WRITE_DATA</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_TV_HOST_RD_WT_CNTL</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_TV_HOST_RD_WT_CNTL</span><span class="p">,</span> <span class="n">addr</span> <span class="o">|</span> <span class="n">RADEON_HOST_FIFO_WT</span><span class="p">);</span>

	<span class="k">do</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_TV_HOST_RD_WT_CNTL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">RADEON_HOST_FIFO_WT_ACK</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">i</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;</span> <span class="mi">10000</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_TV_HOST_RD_WT_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#if 0</span><span class="c"> /* included for completeness */</span>
<span class="c">static uint32_t radeon_legacy_tv_read_fifo(struct radeon_encoder *radeon_encoder, uint16_t addr)</span>
<span class="c">{</span>
<span class="c">	struct drm_device *dev = radeon_encoder-&gt;base.dev;</span>
<span class="c">	struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="c">	uint32_t tmp;</span>
<span class="c">	int i = 0;</span>

<span class="c">	WREG32(RADEON_TV_HOST_RD_WT_CNTL, addr);</span>
<span class="c">	WREG32(RADEON_TV_HOST_RD_WT_CNTL, addr | RADEON_HOST_FIFO_RD);</span>

<span class="c">	do {</span>
<span class="c">		tmp = RREG32(RADEON_TV_HOST_RD_WT_CNTL);</span>
<span class="c">		if ((tmp &amp; RADEON_HOST_FIFO_RD_ACK) == 0)</span>
<span class="c">			break;</span>
<span class="c">		i++;</span>
<span class="c">	} while (i &lt; 10000);</span>
<span class="c">	WREG32(RADEON_TV_HOST_RD_WT_CNTL, 0);</span>
<span class="c">	return RREG32(RADEON_TV_HOST_READ_DATA);</span>
<span class="c">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">uint16_t</span> <span class="nf">radeon_get_htiming_tables_addr</span><span class="p">(</span><span class="kt">uint32_t</span> <span class="n">tv_uv_adr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint16_t</span> <span class="n">h_table</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">((</span><span class="n">tv_uv_adr</span> <span class="o">&amp;</span> <span class="n">RADEON_HCODE_TABLE_SEL_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">RADEON_HCODE_TABLE_SEL_SHIFT</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>:
		<span class="n">h_table</span> <span class="o">=</span> <span class="n">RADEON_TV_MAX_FIFO_ADDR_INTERNAL</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">h_table</span> <span class="o">=</span> <span class="p">((</span><span class="n">tv_uv_adr</span> <span class="o">&amp;</span> <span class="n">RADEON_TABLE1_BOT_ADR_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">RADEON_TABLE1_BOT_ADR_SHIFT</span><span class="p">)</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">h_table</span> <span class="o">=</span> <span class="p">((</span><span class="n">tv_uv_adr</span> <span class="o">&amp;</span> <span class="n">RADEON_TABLE3_TOP_ADR_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">RADEON_TABLE3_TOP_ADR_SHIFT</span><span class="p">)</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">h_table</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">h_table</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">uint16_t</span> <span class="nf">radeon_get_vtiming_tables_addr</span><span class="p">(</span><span class="kt">uint32_t</span> <span class="n">tv_uv_adr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint16_t</span> <span class="n">v_table</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">((</span><span class="n">tv_uv_adr</span> <span class="o">&amp;</span> <span class="n">RADEON_VCODE_TABLE_SEL_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">RADEON_VCODE_TABLE_SEL_SHIFT</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>:
		<span class="n">v_table</span> <span class="o">=</span> <span class="p">((</span><span class="n">tv_uv_adr</span> <span class="o">&amp;</span> <span class="n">RADEON_MAX_UV_ADR_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">RADEON_MAX_UV_ADR_SHIFT</span><span class="p">)</span> <span class="o">*</span> <span class="mi">2</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">v_table</span> <span class="o">=</span> <span class="p">((</span><span class="n">tv_uv_adr</span> <span class="o">&amp;</span> <span class="n">RADEON_TABLE1_BOT_ADR_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">RADEON_TABLE1_BOT_ADR_SHIFT</span><span class="p">)</span> <span class="o">*</span> <span class="mi">2</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">v_table</span> <span class="o">=</span> <span class="p">((</span><span class="n">tv_uv_adr</span> <span class="o">&amp;</span> <span class="n">RADEON_TABLE3_TOP_ADR_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">RADEON_TABLE3_TOP_ADR_SHIFT</span><span class="p">)</span> <span class="o">*</span> <span class="mi">2</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">v_table</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">v_table</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">radeon_restore_tv_timing_tables</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_encoder</span> <span class="o">*</span><span class="n">radeon_encoder</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_encoder_tv_dac</span> <span class="o">*</span><span class="n">tv_dac</span> <span class="o">=</span> <span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">enc_priv</span><span class="p">;</span>
	<span class="kt">uint16_t</span> <span class="n">h_table</span><span class="p">,</span> <span class="n">v_table</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_TV_UV_ADR</span><span class="p">,</span> <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv</span><span class="p">.</span><span class="n">tv_uv_adr</span><span class="p">);</span>
	<span class="n">h_table</span> <span class="o">=</span> <span class="n">radeon_get_htiming_tables_addr</span><span class="p">(</span><span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv</span><span class="p">.</span><span class="n">tv_uv_adr</span><span class="p">);</span>
	<span class="n">v_table</span> <span class="o">=</span> <span class="n">radeon_get_vtiming_tables_addr</span><span class="p">(</span><span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv</span><span class="p">.</span><span class="n">tv_uv_adr</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">MAX_H_CODE_TIMING_LEN</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">,</span> <span class="n">h_table</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="p">((</span><span class="kt">uint32_t</span><span class="p">)</span><span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv</span><span class="p">.</span><span class="n">h_code_timing</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="kt">uint32_t</span><span class="p">)</span><span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv</span><span class="p">.</span><span class="n">h_code_timing</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mi">1</span><span class="p">]);</span>
		<span class="n">radeon_legacy_tv_write_fifo</span><span class="p">(</span><span class="n">radeon_encoder</span><span class="p">,</span> <span class="n">h_table</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv</span><span class="p">.</span><span class="n">h_code_timing</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv</span><span class="p">.</span><span class="n">h_code_timing</span><span class="p">[</span><span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">]</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">MAX_V_CODE_TIMING_LEN</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">,</span> <span class="n">v_table</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="p">((</span><span class="kt">uint32_t</span><span class="p">)</span><span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv</span><span class="p">.</span><span class="n">v_code_timing</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mi">1</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="kt">uint32_t</span><span class="p">)</span><span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv</span><span class="p">.</span><span class="n">v_code_timing</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="n">radeon_legacy_tv_write_fifo</span><span class="p">(</span><span class="n">radeon_encoder</span><span class="p">,</span> <span class="n">v_table</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv</span><span class="p">.</span><span class="n">v_code_timing</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv</span><span class="p">.</span><span class="n">v_code_timing</span><span class="p">[</span><span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">]</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">radeon_legacy_write_tv_restarts</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_encoder</span> <span class="o">*</span><span class="n">radeon_encoder</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_encoder_tv_dac</span> <span class="o">*</span><span class="n">tv_dac</span> <span class="o">=</span> <span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">enc_priv</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_TV_FRESTART</span><span class="p">,</span> <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv</span><span class="p">.</span><span class="n">frestart</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_TV_HRESTART</span><span class="p">,</span> <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv</span><span class="p">.</span><span class="n">hrestart</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_TV_VRESTART</span><span class="p">,</span> <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv</span><span class="p">.</span><span class="n">vrestart</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">radeon_legacy_tv_init_restarts</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">encoder</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_encoder</span> <span class="o">*</span><span class="n">radeon_encoder</span> <span class="o">=</span> <span class="n">to_radeon_encoder</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">radeon_encoder_tv_dac</span> <span class="o">*</span><span class="n">tv_dac</span> <span class="o">=</span> <span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">enc_priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">restart</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">h_total</span><span class="p">,</span> <span class="n">v_total</span><span class="p">,</span> <span class="n">f_total</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">v_offset</span><span class="p">,</span> <span class="n">h_offset</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">p1</span><span class="p">,</span> <span class="n">p2</span><span class="p">,</span> <span class="n">h_inc</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">h_changed</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">radeon_tv_mode_constants</span> <span class="o">*</span><span class="n">const_ptr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_pll</span> <span class="o">*</span><span class="n">pll</span><span class="p">;</span>

	<span class="n">radeon_crtc</span> <span class="o">=</span> <span class="n">to_radeon_crtc</span><span class="p">(</span><span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">crtc</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">pll</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">.</span><span class="n">p2pll</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">pll</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">.</span><span class="n">p1pll</span><span class="p">;</span>

	<span class="n">const_ptr</span> <span class="o">=</span> <span class="n">radeon_legacy_tv_get_std_mode</span><span class="p">(</span><span class="n">radeon_encoder</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">const_ptr</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>

	<span class="n">h_total</span> <span class="o">=</span> <span class="n">const_ptr</span><span class="o">-&gt;</span><span class="n">hor_total</span><span class="p">;</span>
	<span class="n">v_total</span> <span class="o">=</span> <span class="n">const_ptr</span><span class="o">-&gt;</span><span class="n">ver_total</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv_std</span> <span class="o">==</span> <span class="n">TV_STD_NTSC</span> <span class="o">||</span>
	    <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv_std</span> <span class="o">==</span> <span class="n">TV_STD_NTSC_J</span> <span class="o">||</span>
	    <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv_std</span> <span class="o">==</span> <span class="n">TV_STD_PAL_M</span> <span class="o">||</span>
	    <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv_std</span> <span class="o">==</span> <span class="n">TV_STD_PAL_60</span><span class="p">)</span>
		<span class="n">f_total</span> <span class="o">=</span> <span class="n">NTSC_TV_VFTOTAL</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">f_total</span> <span class="o">=</span> <span class="n">PAL_TV_VFTOTAL</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>

	<span class="cm">/* adjust positions 1&amp;2 in hor. cod timing table */</span>
	<span class="n">h_offset</span> <span class="o">=</span> <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">h_pos</span> <span class="o">*</span> <span class="n">H_POS_UNIT</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv_std</span> <span class="o">==</span> <span class="n">TV_STD_NTSC</span> <span class="o">||</span>
	    <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv_std</span> <span class="o">==</span> <span class="n">TV_STD_NTSC_J</span> <span class="o">||</span>
	    <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv_std</span> <span class="o">==</span> <span class="n">TV_STD_PAL_M</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">h_offset</span> <span class="o">-=</span> <span class="mi">50</span><span class="p">;</span>
		<span class="n">p1</span> <span class="o">=</span> <span class="n">hor_timing_NTSC</span><span class="p">[</span><span class="n">H_TABLE_POS1</span><span class="p">];</span>
		<span class="n">p2</span> <span class="o">=</span> <span class="n">hor_timing_NTSC</span><span class="p">[</span><span class="n">H_TABLE_POS2</span><span class="p">];</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">p1</span> <span class="o">=</span> <span class="n">hor_timing_PAL</span><span class="p">[</span><span class="n">H_TABLE_POS1</span><span class="p">];</span>
		<span class="n">p2</span> <span class="o">=</span> <span class="n">hor_timing_PAL</span><span class="p">[</span><span class="n">H_TABLE_POS2</span><span class="p">];</span>
	<span class="p">}</span>

	<span class="n">p1</span> <span class="o">=</span> <span class="p">(</span><span class="n">u16</span><span class="p">)((</span><span class="kt">int</span><span class="p">)</span><span class="n">p1</span> <span class="o">+</span> <span class="n">h_offset</span><span class="p">);</span>
	<span class="n">p2</span> <span class="o">=</span> <span class="p">(</span><span class="n">u16</span><span class="p">)((</span><span class="kt">int</span><span class="p">)</span><span class="n">p2</span> <span class="o">-</span> <span class="n">h_offset</span><span class="p">);</span>

	<span class="n">h_changed</span> <span class="o">=</span> <span class="p">(</span><span class="n">p1</span> <span class="o">!=</span> <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv</span><span class="p">.</span><span class="n">h_code_timing</span><span class="p">[</span><span class="n">H_TABLE_POS1</span><span class="p">]</span> <span class="o">||</span>
		     <span class="n">p2</span> <span class="o">!=</span> <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv</span><span class="p">.</span><span class="n">h_code_timing</span><span class="p">[</span><span class="n">H_TABLE_POS2</span><span class="p">]);</span>

	<span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv</span><span class="p">.</span><span class="n">h_code_timing</span><span class="p">[</span><span class="n">H_TABLE_POS1</span><span class="p">]</span> <span class="o">=</span> <span class="n">p1</span><span class="p">;</span>
	<span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv</span><span class="p">.</span><span class="n">h_code_timing</span><span class="p">[</span><span class="n">H_TABLE_POS2</span><span class="p">]</span> <span class="o">=</span> <span class="n">p2</span><span class="p">;</span>

	<span class="cm">/* Convert hOffset from n. of TV clock periods to n. of CRTC clock periods (CRTC pixels) */</span>
	<span class="n">h_offset</span> <span class="o">=</span> <span class="p">(</span><span class="n">h_offset</span> <span class="o">*</span> <span class="p">(</span><span class="kt">int</span><span class="p">)(</span><span class="n">const_ptr</span><span class="o">-&gt;</span><span class="n">pix_to_tv</span><span class="p">))</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">;</span>

	<span class="cm">/* adjust restart */</span>
	<span class="n">restart</span> <span class="o">=</span> <span class="n">const_ptr</span><span class="o">-&gt;</span><span class="n">def_restart</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * convert v_pos TV lines to n. of CRTC pixels</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv_std</span> <span class="o">==</span> <span class="n">TV_STD_NTSC</span> <span class="o">||</span>
	    <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv_std</span> <span class="o">==</span> <span class="n">TV_STD_NTSC_J</span> <span class="o">||</span>
	    <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv_std</span> <span class="o">==</span> <span class="n">TV_STD_PAL_M</span> <span class="o">||</span>
	    <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv_std</span> <span class="o">==</span> <span class="n">TV_STD_PAL_60</span><span class="p">)</span>
		<span class="n">v_offset</span> <span class="o">=</span> <span class="p">((</span><span class="kt">int</span><span class="p">)(</span><span class="n">v_total</span> <span class="o">*</span> <span class="n">h_total</span><span class="p">)</span> <span class="o">*</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">v_pos</span><span class="p">)</span> <span class="o">/</span> <span class="p">(</span><span class="kt">int</span><span class="p">)(</span><span class="n">NTSC_TV_LINES_PER_FRAME</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">v_offset</span> <span class="o">=</span> <span class="p">((</span><span class="kt">int</span><span class="p">)(</span><span class="n">v_total</span> <span class="o">*</span> <span class="n">h_total</span><span class="p">)</span> <span class="o">*</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">v_pos</span><span class="p">)</span> <span class="o">/</span> <span class="p">(</span><span class="kt">int</span><span class="p">)(</span><span class="n">PAL_TV_LINES_PER_FRAME</span><span class="p">);</span>

	<span class="n">restart</span> <span class="o">-=</span> <span class="n">v_offset</span> <span class="o">+</span> <span class="n">h_offset</span><span class="p">;</span>

	<span class="n">DRM_DEBUG_KMS</span><span class="p">(</span><span class="s">&quot;compute_restarts: def = %u h = %d v = %d, p1 = %04x, p2 = %04x, restart = %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		  <span class="n">const_ptr</span><span class="o">-&gt;</span><span class="n">def_restart</span><span class="p">,</span> <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">h_pos</span><span class="p">,</span> <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">v_pos</span><span class="p">,</span> <span class="n">p1</span><span class="p">,</span> <span class="n">p2</span><span class="p">,</span> <span class="n">restart</span><span class="p">);</span>

	<span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv</span><span class="p">.</span><span class="n">hrestart</span> <span class="o">=</span> <span class="n">restart</span> <span class="o">%</span> <span class="n">h_total</span><span class="p">;</span>
	<span class="n">restart</span> <span class="o">/=</span> <span class="n">h_total</span><span class="p">;</span>
	<span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv</span><span class="p">.</span><span class="n">vrestart</span> <span class="o">=</span> <span class="n">restart</span> <span class="o">%</span> <span class="n">v_total</span><span class="p">;</span>
	<span class="n">restart</span> <span class="o">/=</span> <span class="n">v_total</span><span class="p">;</span>
	<span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv</span><span class="p">.</span><span class="n">frestart</span> <span class="o">=</span> <span class="n">restart</span> <span class="o">%</span> <span class="n">f_total</span><span class="p">;</span>

	<span class="n">DRM_DEBUG_KMS</span><span class="p">(</span><span class="s">&quot;compute_restart: F/H/V=%u,%u,%u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		  <span class="p">(</span><span class="kt">unsigned</span><span class="p">)</span><span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv</span><span class="p">.</span><span class="n">frestart</span><span class="p">,</span>
		  <span class="p">(</span><span class="kt">unsigned</span><span class="p">)</span><span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv</span><span class="p">.</span><span class="n">vrestart</span><span class="p">,</span>
		  <span class="p">(</span><span class="kt">unsigned</span><span class="p">)</span><span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv</span><span class="p">.</span><span class="n">hrestart</span><span class="p">);</span>

	<span class="cm">/* compute h_inc from hsize */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv_std</span> <span class="o">==</span> <span class="n">TV_STD_NTSC</span> <span class="o">||</span>
	    <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv_std</span> <span class="o">==</span> <span class="n">TV_STD_NTSC_J</span> <span class="o">||</span>
	    <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv_std</span> <span class="o">==</span> <span class="n">TV_STD_PAL_M</span><span class="p">)</span>
		<span class="n">h_inc</span> <span class="o">=</span> <span class="p">(</span><span class="n">u16</span><span class="p">)((</span><span class="kt">int</span><span class="p">)(</span><span class="n">const_ptr</span><span class="o">-&gt;</span><span class="n">hor_resolution</span> <span class="o">*</span> <span class="mi">4096</span> <span class="o">*</span> <span class="n">NTSC_TV_CLOCK_T</span><span class="p">)</span> <span class="o">/</span>
			      <span class="p">(</span><span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">h_size</span> <span class="o">*</span> <span class="p">(</span><span class="kt">int</span><span class="p">)(</span><span class="n">NTSC_TV_H_SIZE_UNIT</span><span class="p">)</span> <span class="o">+</span> <span class="p">(</span><span class="kt">int</span><span class="p">)(</span><span class="n">NTSC_TV_ZERO_H_SIZE</span><span class="p">)));</span>
	<span class="k">else</span>
		<span class="n">h_inc</span> <span class="o">=</span> <span class="p">(</span><span class="n">u16</span><span class="p">)((</span><span class="kt">int</span><span class="p">)(</span><span class="n">const_ptr</span><span class="o">-&gt;</span><span class="n">hor_resolution</span> <span class="o">*</span> <span class="mi">4096</span> <span class="o">*</span> <span class="n">PAL_TV_CLOCK_T</span><span class="p">)</span> <span class="o">/</span>
			      <span class="p">(</span><span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">h_size</span> <span class="o">*</span> <span class="p">(</span><span class="kt">int</span><span class="p">)(</span><span class="n">PAL_TV_H_SIZE_UNIT</span><span class="p">)</span> <span class="o">+</span> <span class="p">(</span><span class="kt">int</span><span class="p">)(</span><span class="n">PAL_TV_ZERO_H_SIZE</span><span class="p">)));</span>

	<span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv</span><span class="p">.</span><span class="n">timing_cntl</span> <span class="o">=</span> <span class="p">(</span><span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv</span><span class="p">.</span><span class="n">timing_cntl</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">RADEON_H_INC_MASK</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="n">h_inc</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_H_INC_SHIFT</span><span class="p">);</span>

	<span class="n">DRM_DEBUG_KMS</span><span class="p">(</span><span class="s">&quot;compute_restart: h_size = %d h_inc = %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">h_size</span><span class="p">,</span> <span class="n">h_inc</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">h_changed</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">radeon_legacy_tv_mode_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">,</span>
			       <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode</span><span class="p">,</span>
			       <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">adjusted_mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">encoder</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_encoder</span> <span class="o">*</span><span class="n">radeon_encoder</span> <span class="o">=</span> <span class="n">to_radeon_encoder</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">radeon_encoder_tv_dac</span> <span class="o">*</span><span class="n">tv_dac</span> <span class="o">=</span> <span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">enc_priv</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">radeon_tv_mode_constants</span> <span class="o">*</span><span class="n">const_ptr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">uint16_t</span> <span class="n">pll_ref_freq</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">vert_space</span><span class="p">,</span> <span class="n">flicker_removal</span><span class="p">,</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">tv_master_cntl</span><span class="p">,</span> <span class="n">tv_rgb_cntl</span><span class="p">,</span> <span class="n">tv_dac_cntl</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">tv_modulator_cntl1</span><span class="p">,</span> <span class="n">tv_modulator_cntl2</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">tv_vscaler_cntl1</span><span class="p">,</span> <span class="n">tv_vscaler_cntl2</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">tv_pll_cntl</span><span class="p">,</span> <span class="n">tv_pll_cntl1</span><span class="p">,</span> <span class="n">tv_ftotal</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">tv_y_fall_cntl</span><span class="p">,</span> <span class="n">tv_y_rise_cntl</span><span class="p">,</span> <span class="n">tv_y_saw_tooth_cntl</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">m</span><span class="p">,</span> <span class="n">n</span><span class="p">,</span> <span class="n">p</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">uint16_t</span> <span class="o">*</span><span class="n">hor_timing</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">uint16_t</span> <span class="o">*</span><span class="n">vert_timing</span><span class="p">;</span>

	<span class="n">const_ptr</span> <span class="o">=</span> <span class="n">radeon_legacy_tv_get_std_mode</span><span class="p">(</span><span class="n">radeon_encoder</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll_ref_freq</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">const_ptr</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">radeon_crtc</span> <span class="o">=</span> <span class="n">to_radeon_crtc</span><span class="p">(</span><span class="n">encoder</span><span class="o">-&gt;</span><span class="n">crtc</span><span class="p">);</span>

	<span class="n">tv_master_cntl</span> <span class="o">=</span> <span class="p">(</span><span class="n">RADEON_VIN_ASYNC_RST</span> <span class="o">|</span>
			  <span class="n">RADEON_CRT_FIFO_CE_EN</span> <span class="o">|</span>
			  <span class="n">RADEON_TV_FIFO_CE_EN</span> <span class="o">|</span>
			  <span class="n">RADEON_TV_ON</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ASIC_IS_R300</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
		<span class="n">tv_master_cntl</span> <span class="o">|=</span> <span class="n">RADEON_TVCLK_ALWAYS_ONb</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv_std</span> <span class="o">==</span> <span class="n">TV_STD_NTSC</span> <span class="o">||</span>
	    <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv_std</span> <span class="o">==</span> <span class="n">TV_STD_NTSC_J</span><span class="p">)</span>
		<span class="n">tv_master_cntl</span> <span class="o">|=</span> <span class="n">RADEON_RESTART_PHASE_FIX</span><span class="p">;</span>

	<span class="n">tv_modulator_cntl1</span> <span class="o">=</span> <span class="p">(</span><span class="n">RADEON_SLEW_RATE_LIMIT</span> <span class="o">|</span>
			      <span class="n">RADEON_SYNC_TIP_LEVEL</span> <span class="o">|</span>
			      <span class="n">RADEON_YFLT_EN</span> <span class="o">|</span>
			      <span class="n">RADEON_UVFLT_EN</span> <span class="o">|</span>
			      <span class="p">(</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_CY_FILT_BLEND_SHIFT</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv_std</span> <span class="o">==</span> <span class="n">TV_STD_NTSC</span> <span class="o">||</span>
	    <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv_std</span> <span class="o">==</span> <span class="n">TV_STD_NTSC_J</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tv_modulator_cntl1</span> <span class="o">|=</span> <span class="p">(</span><span class="mh">0x46</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_SET_UP_LEVEL_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			<span class="p">(</span><span class="mh">0x3b</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_BLANK_LEVEL_SHIFT</span><span class="p">);</span>
		<span class="n">tv_modulator_cntl2</span> <span class="o">=</span> <span class="p">(</span><span class="o">-</span><span class="mi">111</span> <span class="o">&amp;</span> <span class="n">RADEON_TV_U_BURST_LEVEL_MASK</span><span class="p">)</span> <span class="o">|</span>
			<span class="p">((</span><span class="mi">0</span> <span class="o">&amp;</span> <span class="n">RADEON_TV_V_BURST_LEVEL_MASK</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_TV_V_BURST_LEVEL_SHIFT</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv_std</span> <span class="o">==</span> <span class="n">TV_STD_SCART_PAL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tv_modulator_cntl1</span> <span class="o">|=</span> <span class="n">RADEON_ALT_PHASE_EN</span><span class="p">;</span>
		<span class="n">tv_modulator_cntl2</span> <span class="o">=</span> <span class="p">(</span><span class="mi">0</span> <span class="o">&amp;</span> <span class="n">RADEON_TV_U_BURST_LEVEL_MASK</span><span class="p">)</span> <span class="o">|</span>
			<span class="p">((</span><span class="mi">0</span> <span class="o">&amp;</span> <span class="n">RADEON_TV_V_BURST_LEVEL_MASK</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_TV_V_BURST_LEVEL_SHIFT</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">tv_modulator_cntl1</span> <span class="o">|=</span> <span class="n">RADEON_ALT_PHASE_EN</span> <span class="o">|</span>
			<span class="p">(</span><span class="mh">0x3b</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_SET_UP_LEVEL_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			<span class="p">(</span><span class="mh">0x3b</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_BLANK_LEVEL_SHIFT</span><span class="p">);</span>
		<span class="n">tv_modulator_cntl2</span> <span class="o">=</span> <span class="p">(</span><span class="o">-</span><span class="mi">78</span> <span class="o">&amp;</span> <span class="n">RADEON_TV_U_BURST_LEVEL_MASK</span><span class="p">)</span> <span class="o">|</span>
			<span class="p">((</span><span class="mi">62</span> <span class="o">&amp;</span> <span class="n">RADEON_TV_V_BURST_LEVEL_MASK</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_TV_V_BURST_LEVEL_SHIFT</span><span class="p">);</span>
	<span class="p">}</span>


	<span class="n">tv_rgb_cntl</span> <span class="o">=</span> <span class="p">(</span><span class="n">RADEON_RGB_DITHER_EN</span>
		       <span class="o">|</span> <span class="n">RADEON_TVOUT_SCALE_EN</span>
		       <span class="o">|</span> <span class="p">(</span><span class="mh">0x0b</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_UVRAM_READ_MARGIN_SHIFT</span><span class="p">)</span>
		       <span class="o">|</span> <span class="p">(</span><span class="mh">0x07</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_FIFORAM_FFMACRO_READ_MARGIN_SHIFT</span><span class="p">)</span>
		       <span class="o">|</span> <span class="n">RADEON_RGB_ATTEN_SEL</span><span class="p">(</span><span class="mh">0x3</span><span class="p">)</span>
		       <span class="o">|</span> <span class="n">RADEON_RGB_ATTEN_VAL</span><span class="p">(</span><span class="mh">0xc</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">tv_rgb_cntl</span> <span class="o">|=</span> <span class="n">RADEON_RGB_SRC_SEL_CRTC2</span><span class="p">;</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">rmx_type</span> <span class="o">!=</span> <span class="n">RMX_OFF</span><span class="p">)</span>
			<span class="n">tv_rgb_cntl</span> <span class="o">|=</span> <span class="n">RADEON_RGB_SRC_SEL_RMX</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">tv_rgb_cntl</span> <span class="o">|=</span> <span class="n">RADEON_RGB_SRC_SEL_CRTC1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv_std</span> <span class="o">==</span> <span class="n">TV_STD_NTSC</span> <span class="o">||</span>
	    <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv_std</span> <span class="o">==</span> <span class="n">TV_STD_NTSC_J</span> <span class="o">||</span>
	    <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv_std</span> <span class="o">==</span> <span class="n">TV_STD_PAL_M</span> <span class="o">||</span>
	    <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv_std</span> <span class="o">==</span> <span class="n">TV_STD_PAL_60</span><span class="p">)</span>
		<span class="n">vert_space</span> <span class="o">=</span> <span class="n">const_ptr</span><span class="o">-&gt;</span><span class="n">ver_total</span> <span class="o">*</span> <span class="mi">2</span> <span class="o">*</span> <span class="mi">10000</span> <span class="o">/</span> <span class="n">NTSC_TV_LINES_PER_FRAME</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">vert_space</span> <span class="o">=</span> <span class="n">const_ptr</span><span class="o">-&gt;</span><span class="n">ver_total</span> <span class="o">*</span> <span class="mi">2</span> <span class="o">*</span> <span class="mi">10000</span> <span class="o">/</span> <span class="n">PAL_TV_LINES_PER_FRAME</span><span class="p">;</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_TV_VSCALER_CNTL1</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="mh">0xe3ff0000</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="p">(</span><span class="n">vert_space</span> <span class="o">*</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">FRAC_BITS</span><span class="p">)</span> <span class="o">/</span> <span class="mi">10000</span><span class="p">);</span>
	<span class="n">tv_vscaler_cntl1</span> <span class="o">=</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pll_ref_freq</span> <span class="o">==</span> <span class="mi">2700</span><span class="p">)</span>
		<span class="n">tv_vscaler_cntl1</span> <span class="o">|=</span> <span class="n">RADEON_RESTART_FIELD</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">const_ptr</span><span class="o">-&gt;</span><span class="n">hor_resolution</span> <span class="o">==</span> <span class="mi">1024</span><span class="p">)</span>
		<span class="n">tv_vscaler_cntl1</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">4</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_Y_DEL_W_SIG_SHIFT</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">tv_vscaler_cntl1</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_Y_DEL_W_SIG_SHIFT</span><span class="p">);</span>

	<span class="cm">/* scale up for int divide */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">const_ptr</span><span class="o">-&gt;</span><span class="n">ver_total</span> <span class="o">*</span> <span class="mi">2</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv_std</span> <span class="o">==</span> <span class="n">TV_STD_NTSC</span> <span class="o">||</span>
	    <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv_std</span> <span class="o">==</span> <span class="n">TV_STD_NTSC_J</span> <span class="o">||</span>
	    <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv_std</span> <span class="o">==</span> <span class="n">TV_STD_PAL_M</span> <span class="o">||</span>
	    <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv_std</span> <span class="o">==</span> <span class="n">TV_STD_PAL_60</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">/=</span> <span class="n">NTSC_TV_LINES_PER_FRAME</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">/=</span> <span class="n">PAL_TV_LINES_PER_FRAME</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">flicker_removal</span> <span class="o">=</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">+</span> <span class="mi">500</span><span class="p">)</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">flicker_removal</span> <span class="o">&lt;</span> <span class="mi">3</span><span class="p">)</span>
		<span class="n">flicker_removal</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">SLOPE_limit</span><span class="p">);</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">flicker_removal</span> <span class="o">==</span> <span class="n">SLOPE_limit</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">tv_y_saw_tooth_cntl</span> <span class="o">=</span> <span class="p">(</span><span class="n">vert_space</span> <span class="o">*</span> <span class="n">SLOPE_value</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">*</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">FRAC_BITS</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">+</span>
				<span class="mi">5001</span><span class="p">)</span> <span class="o">/</span> <span class="mi">10000</span> <span class="o">/</span> <span class="mi">8</span> <span class="o">|</span> <span class="p">((</span><span class="n">SLOPE_value</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">*</span>
				<span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">FRAC_BITS</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">/</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">tv_y_fall_cntl</span> <span class="o">=</span>
		<span class="p">(</span><span class="n">YCOEF_EN_value</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">17</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="n">YCOEF_value</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">*</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">/</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">RADEON_Y_FALL_PING_PONG</span> <span class="o">|</span> <span class="p">(</span><span class="mi">272</span> <span class="o">*</span> <span class="n">SLOPE_value</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">/</span> <span class="mi">8</span><span class="p">)</span> <span class="o">*</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">FRAC_BITS</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">/</span>
		<span class="mi">1024</span><span class="p">;</span>
	<span class="n">tv_y_rise_cntl</span> <span class="o">=</span> <span class="n">RADEON_Y_RISE_PING_PONG</span><span class="o">|</span>
		<span class="p">(</span><span class="n">flicker_removal</span> <span class="o">*</span> <span class="mi">1024</span> <span class="o">-</span> <span class="mi">272</span><span class="p">)</span> <span class="o">*</span> <span class="n">SLOPE_value</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">/</span> <span class="mi">8</span> <span class="o">*</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">FRAC_BITS</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">/</span> <span class="mi">1024</span><span class="p">;</span>

	<span class="n">tv_vscaler_cntl2</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_TV_VSCALER_CNTL2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x00fffff0</span><span class="p">;</span>
	<span class="n">tv_vscaler_cntl2</span> <span class="o">|=</span> <span class="p">(</span><span class="mh">0x10</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">RADEON_DITHER_MODE</span> <span class="o">|</span>
		<span class="n">RADEON_Y_OUTPUT_DITHER_EN</span> <span class="o">|</span>
		<span class="n">RADEON_UV_OUTPUT_DITHER_EN</span> <span class="o">|</span>
		<span class="n">RADEON_UV_TO_BUF_DITHER_EN</span><span class="p">;</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">tv_vscaler_cntl1</span> <span class="o">&gt;&gt;</span> <span class="n">RADEON_UV_INC_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RADEON_UV_INC_MASK</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="p">((</span><span class="mi">16384</span> <span class="o">*</span> <span class="mi">256</span> <span class="o">*</span> <span class="mi">10</span><span class="p">)</span> <span class="o">/</span> <span class="n">tmp</span> <span class="o">+</span> <span class="mi">5</span><span class="p">)</span> <span class="o">/</span> <span class="mi">10</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_UV_OUTPUT_POST_SCALE_SHIFT</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x000b0000</span><span class="p">;</span>
	<span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv</span><span class="p">.</span><span class="n">timing_cntl</span> <span class="o">=</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv_std</span> <span class="o">==</span> <span class="n">TV_STD_NTSC</span> <span class="o">||</span>
	    <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv_std</span> <span class="o">==</span> <span class="n">TV_STD_NTSC_J</span> <span class="o">||</span>
	    <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv_std</span> <span class="o">==</span> <span class="n">TV_STD_PAL_M</span> <span class="o">||</span>
	    <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv_std</span> <span class="o">==</span> <span class="n">TV_STD_PAL_60</span><span class="p">)</span>
		<span class="n">tv_dac_cntl</span> <span class="o">=</span> <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">ntsc_tvdac_adj</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">tv_dac_cntl</span> <span class="o">=</span> <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">pal_tvdac_adj</span><span class="p">;</span>

	<span class="n">tv_dac_cntl</span> <span class="o">|=</span> <span class="n">RADEON_TV_DAC_NBLANK</span> <span class="o">|</span> <span class="n">RADEON_TV_DAC_NHOLD</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv_std</span> <span class="o">==</span> <span class="n">TV_STD_NTSC</span> <span class="o">||</span>
	    <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv_std</span> <span class="o">==</span> <span class="n">TV_STD_NTSC_J</span><span class="p">)</span>
		<span class="n">tv_dac_cntl</span> <span class="o">|=</span> <span class="n">RADEON_TV_DAC_STD_NTSC</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">tv_dac_cntl</span> <span class="o">|=</span> <span class="n">RADEON_TV_DAC_STD_PAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv_std</span> <span class="o">==</span> <span class="n">TV_STD_NTSC</span> <span class="o">||</span>
	    <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv_std</span> <span class="o">==</span> <span class="n">TV_STD_NTSC_J</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pll_ref_freq</span> <span class="o">==</span> <span class="mi">2700</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">m</span> <span class="o">=</span> <span class="n">NTSC_TV_PLL_M_27</span><span class="p">;</span>
			<span class="n">n</span> <span class="o">=</span> <span class="n">NTSC_TV_PLL_N_27</span><span class="p">;</span>
			<span class="n">p</span> <span class="o">=</span> <span class="n">NTSC_TV_PLL_P_27</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">m</span> <span class="o">=</span> <span class="n">NTSC_TV_PLL_M_14</span><span class="p">;</span>
			<span class="n">n</span> <span class="o">=</span> <span class="n">NTSC_TV_PLL_N_14</span><span class="p">;</span>
			<span class="n">p</span> <span class="o">=</span> <span class="n">NTSC_TV_PLL_P_14</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pll_ref_freq</span> <span class="o">==</span> <span class="mi">2700</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">m</span> <span class="o">=</span> <span class="n">PAL_TV_PLL_M_27</span><span class="p">;</span>
			<span class="n">n</span> <span class="o">=</span> <span class="n">PAL_TV_PLL_N_27</span><span class="p">;</span>
			<span class="n">p</span> <span class="o">=</span> <span class="n">PAL_TV_PLL_P_27</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">m</span> <span class="o">=</span> <span class="n">PAL_TV_PLL_M_14</span><span class="p">;</span>
			<span class="n">n</span> <span class="o">=</span> <span class="n">PAL_TV_PLL_N_14</span><span class="p">;</span>
			<span class="n">p</span> <span class="o">=</span> <span class="n">PAL_TV_PLL_P_14</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">tv_pll_cntl</span> <span class="o">=</span> <span class="p">(</span><span class="n">m</span> <span class="o">&amp;</span> <span class="n">RADEON_TV_M0LO_MASK</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">(((</span><span class="n">m</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RADEON_TV_M0HI_MASK</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_TV_M0HI_SHIFT</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">((</span><span class="n">n</span> <span class="o">&amp;</span> <span class="n">RADEON_TV_N0LO_MASK</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_TV_N0LO_SHIFT</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">(((</span><span class="n">n</span> <span class="o">&gt;&gt;</span> <span class="mi">9</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RADEON_TV_N0HI_MASK</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_TV_N0HI_SHIFT</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">((</span><span class="n">p</span> <span class="o">&amp;</span> <span class="n">RADEON_TV_P_MASK</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_TV_P_SHIFT</span><span class="p">);</span>

	<span class="n">tv_pll_cntl1</span> <span class="o">=</span> <span class="p">(((</span><span class="mi">4</span> <span class="o">&amp;</span> <span class="n">RADEON_TVPCP_MASK</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_TVPCP_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			<span class="p">((</span><span class="mi">4</span> <span class="o">&amp;</span> <span class="n">RADEON_TVPVG_MASK</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_TVPVG_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			<span class="p">((</span><span class="mi">1</span> <span class="o">&amp;</span> <span class="n">RADEON_TVPDC_MASK</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_TVPDC_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">RADEON_TVCLK_SRC_SEL_TVPLL</span> <span class="o">|</span>
			<span class="n">RADEON_TVPLL_TEST_DIS</span><span class="p">);</span>

	<span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv</span><span class="p">.</span><span class="n">tv_uv_adr</span> <span class="o">=</span> <span class="mh">0xc8</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv_std</span> <span class="o">==</span> <span class="n">TV_STD_NTSC</span> <span class="o">||</span>
	    <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv_std</span> <span class="o">==</span> <span class="n">TV_STD_NTSC_J</span> <span class="o">||</span>
	    <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv_std</span> <span class="o">==</span> <span class="n">TV_STD_PAL_M</span> <span class="o">||</span>
	    <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv_std</span> <span class="o">==</span> <span class="n">TV_STD_PAL_60</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tv_ftotal</span> <span class="o">=</span> <span class="n">NTSC_TV_VFTOTAL</span><span class="p">;</span>
		<span class="n">hor_timing</span> <span class="o">=</span> <span class="n">hor_timing_NTSC</span><span class="p">;</span>
		<span class="n">vert_timing</span> <span class="o">=</span> <span class="n">vert_timing_NTSC</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">hor_timing</span> <span class="o">=</span> <span class="n">hor_timing_PAL</span><span class="p">;</span>
		<span class="n">vert_timing</span> <span class="o">=</span> <span class="n">vert_timing_PAL</span><span class="p">;</span>
		<span class="n">tv_ftotal</span> <span class="o">=</span> <span class="n">PAL_TV_VFTOTAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">MAX_H_CODE_TIMING_LEN</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv</span><span class="p">.</span><span class="n">h_code_timing</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">hor_timing</span><span class="p">[</span><span class="n">i</span><span class="p">])</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">MAX_V_CODE_TIMING_LEN</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv</span><span class="p">.</span><span class="n">v_code_timing</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">vert_timing</span><span class="p">[</span><span class="n">i</span><span class="p">])</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">radeon_legacy_tv_init_restarts</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>

	<span class="cm">/* play with DAC_CNTL */</span>
	<span class="cm">/* play with GPIOPAD_A */</span>
	<span class="cm">/* DISP_OUTPUT_CNTL */</span>
	<span class="cm">/* use reference freq */</span>

	<span class="cm">/* program the TV registers */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_TV_MASTER_CNTL</span><span class="p">,</span> <span class="p">(</span><span class="n">tv_master_cntl</span> <span class="o">|</span> <span class="n">RADEON_TV_ASYNC_RST</span> <span class="o">|</span>
				       <span class="n">RADEON_CRT_ASYNC_RST</span> <span class="o">|</span> <span class="n">RADEON_TV_FIFO_ASYNC_RST</span><span class="p">));</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_TV_DAC_CNTL</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">RADEON_TV_DAC_NBLANK</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">RADEON_TV_DAC_BGSLEEP</span> <span class="o">|</span>
		<span class="n">RADEON_TV_DAC_RDACPD</span> <span class="o">|</span>
		<span class="n">RADEON_TV_DAC_GDACPD</span> <span class="o">|</span>
		<span class="n">RADEON_TV_DAC_BDACPD</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_TV_DAC_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* TV PLL */</span>
	<span class="n">WREG32_PLL_P</span><span class="p">(</span><span class="n">RADEON_TV_PLL_CNTL1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">~</span><span class="n">RADEON_TVCLK_SRC_SEL_TVPLL</span><span class="p">);</span>
	<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_TV_PLL_CNTL</span><span class="p">,</span> <span class="n">tv_pll_cntl</span><span class="p">);</span>
	<span class="n">WREG32_PLL_P</span><span class="p">(</span><span class="n">RADEON_TV_PLL_CNTL1</span><span class="p">,</span> <span class="n">RADEON_TVPLL_RESET</span><span class="p">,</span> <span class="o">~</span><span class="n">RADEON_TVPLL_RESET</span><span class="p">);</span>

	<span class="n">radeon_wait_pll_lock</span><span class="p">(</span><span class="n">encoder</span><span class="p">,</span> <span class="mi">200</span><span class="p">,</span> <span class="mi">800</span><span class="p">,</span> <span class="mi">135</span><span class="p">);</span>

	<span class="n">WREG32_PLL_P</span><span class="p">(</span><span class="n">RADEON_TV_PLL_CNTL1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">~</span><span class="n">RADEON_TVPLL_RESET</span><span class="p">);</span>

	<span class="n">radeon_wait_pll_lock</span><span class="p">(</span><span class="n">encoder</span><span class="p">,</span> <span class="mi">300</span><span class="p">,</span> <span class="mi">160</span><span class="p">,</span> <span class="mi">27</span><span class="p">);</span>
	<span class="n">radeon_wait_pll_lock</span><span class="p">(</span><span class="n">encoder</span><span class="p">,</span> <span class="mi">200</span><span class="p">,</span> <span class="mi">800</span><span class="p">,</span> <span class="mi">135</span><span class="p">);</span>

	<span class="n">WREG32_PLL_P</span><span class="p">(</span><span class="n">RADEON_TV_PLL_CNTL1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">~</span><span class="mh">0xf</span><span class="p">);</span>
	<span class="n">WREG32_PLL_P</span><span class="p">(</span><span class="n">RADEON_TV_PLL_CNTL1</span><span class="p">,</span> <span class="n">RADEON_TVCLK_SRC_SEL_TVPLL</span><span class="p">,</span> <span class="o">~</span><span class="n">RADEON_TVCLK_SRC_SEL_TVPLL</span><span class="p">);</span>

	<span class="n">WREG32_PLL_P</span><span class="p">(</span><span class="n">RADEON_TV_PLL_CNTL1</span><span class="p">,</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_TVPDC_SHIFT</span><span class="p">),</span> <span class="o">~</span><span class="n">RADEON_TVPDC_MASK</span><span class="p">);</span>
	<span class="n">WREG32_PLL_P</span><span class="p">(</span><span class="n">RADEON_TV_PLL_CNTL1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">~</span><span class="n">RADEON_TVPLL_SLEEP</span><span class="p">);</span>

	<span class="cm">/* TV HV */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_TV_RGB_CNTL</span><span class="p">,</span> <span class="n">tv_rgb_cntl</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_TV_HTOTAL</span><span class="p">,</span> <span class="n">const_ptr</span><span class="o">-&gt;</span><span class="n">hor_total</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_TV_HDISP</span><span class="p">,</span> <span class="n">const_ptr</span><span class="o">-&gt;</span><span class="n">hor_resolution</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_TV_HSTART</span><span class="p">,</span> <span class="n">const_ptr</span><span class="o">-&gt;</span><span class="n">hor_start</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_TV_VTOTAL</span><span class="p">,</span> <span class="n">const_ptr</span><span class="o">-&gt;</span><span class="n">ver_total</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_TV_VDISP</span><span class="p">,</span> <span class="n">const_ptr</span><span class="o">-&gt;</span><span class="n">ver_resolution</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_TV_FTOTAL</span><span class="p">,</span> <span class="n">tv_ftotal</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_TV_VSCALER_CNTL1</span><span class="p">,</span> <span class="n">tv_vscaler_cntl1</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_TV_VSCALER_CNTL2</span><span class="p">,</span> <span class="n">tv_vscaler_cntl2</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_TV_Y_FALL_CNTL</span><span class="p">,</span> <span class="n">tv_y_fall_cntl</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_TV_Y_RISE_CNTL</span><span class="p">,</span> <span class="n">tv_y_rise_cntl</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_TV_Y_SAW_TOOTH_CNTL</span><span class="p">,</span> <span class="n">tv_y_saw_tooth_cntl</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_TV_MASTER_CNTL</span><span class="p">,</span> <span class="p">(</span><span class="n">tv_master_cntl</span> <span class="o">|</span> <span class="n">RADEON_TV_ASYNC_RST</span> <span class="o">|</span>
				       <span class="n">RADEON_CRT_ASYNC_RST</span><span class="p">));</span>

	<span class="cm">/* TV restarts */</span>
	<span class="n">radeon_legacy_write_tv_restarts</span><span class="p">(</span><span class="n">radeon_encoder</span><span class="p">);</span>

	<span class="cm">/* tv timings */</span>
	<span class="n">radeon_restore_tv_timing_tables</span><span class="p">(</span><span class="n">radeon_encoder</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_TV_MASTER_CNTL</span><span class="p">,</span> <span class="p">(</span><span class="n">tv_master_cntl</span> <span class="o">|</span> <span class="n">RADEON_TV_ASYNC_RST</span><span class="p">));</span>

	<span class="cm">/* tv std */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_TV_SYNC_CNTL</span><span class="p">,</span> <span class="p">(</span><span class="n">RADEON_SYNC_PUB</span> <span class="o">|</span> <span class="n">RADEON_TV_SYNC_IO_DRIVE</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_TV_TIMING_CNTL</span><span class="p">,</span> <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv</span><span class="p">.</span><span class="n">timing_cntl</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_TV_MODULATOR_CNTL1</span><span class="p">,</span> <span class="n">tv_modulator_cntl1</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_TV_MODULATOR_CNTL2</span><span class="p">,</span> <span class="n">tv_modulator_cntl2</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_TV_PRE_DAC_MUX_CNTL</span><span class="p">,</span> <span class="p">(</span><span class="n">RADEON_Y_RED_EN</span> <span class="o">|</span>
					    <span class="n">RADEON_C_GRN_EN</span> <span class="o">|</span>
					    <span class="n">RADEON_CMP_BLU_EN</span> <span class="o">|</span>
					    <span class="n">RADEON_DAC_DITHER_EN</span><span class="p">));</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_TV_CRC_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_TV_MASTER_CNTL</span><span class="p">,</span> <span class="n">tv_master_cntl</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_TV_GAIN_LIMIT_SETTINGS</span><span class="p">,</span> <span class="p">((</span><span class="mh">0x17f</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_UV_GAIN_LIMIT_SHIFT</span><span class="p">)</span> <span class="o">|</span>
					       <span class="p">(</span><span class="mh">0x5ff</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_Y_GAIN_LIMIT_SHIFT</span><span class="p">)));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_TV_LINEAR_GAIN_SETTINGS</span><span class="p">,</span> <span class="p">((</span><span class="mh">0x100</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_UV_GAIN_SHIFT</span><span class="p">)</span> <span class="o">|</span>
						<span class="p">(</span><span class="mh">0x100</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_Y_GAIN_SHIFT</span><span class="p">)));</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_TV_DAC_CNTL</span><span class="p">,</span> <span class="n">tv_dac_cntl</span><span class="p">);</span>

<span class="p">}</span>

<span class="kt">void</span> <span class="nf">radeon_legacy_tv_adjust_crtc_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">,</span>
				      <span class="kt">uint32_t</span> <span class="o">*</span><span class="n">h_total_disp</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="o">*</span><span class="n">h_sync_strt_wid</span><span class="p">,</span>
				      <span class="kt">uint32_t</span> <span class="o">*</span><span class="n">v_total_disp</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="o">*</span><span class="n">v_sync_strt_wid</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_encoder</span> <span class="o">*</span><span class="n">radeon_encoder</span> <span class="o">=</span> <span class="n">to_radeon_encoder</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">radeon_tv_mode_constants</span> <span class="o">*</span><span class="n">const_ptr</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">const_ptr</span> <span class="o">=</span> <span class="n">radeon_legacy_tv_get_std_mode</span><span class="p">(</span><span class="n">radeon_encoder</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">const_ptr</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="o">*</span><span class="n">h_total_disp</span> <span class="o">=</span> <span class="p">(((</span><span class="n">const_ptr</span><span class="o">-&gt;</span><span class="n">hor_resolution</span> <span class="o">/</span> <span class="mi">8</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_CRTC_H_DISP_SHIFT</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">(((</span><span class="n">const_ptr</span><span class="o">-&gt;</span><span class="n">hor_total</span> <span class="o">/</span> <span class="mi">8</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_CRTC_H_TOTAL_SHIFT</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="o">*</span><span class="n">h_sync_strt_wid</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">RADEON_CRTC_H_SYNC_STRT_PIX</span> <span class="o">|</span> <span class="n">RADEON_CRTC_H_SYNC_STRT_CHAR</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="p">(((</span><span class="n">const_ptr</span><span class="o">-&gt;</span><span class="n">hor_syncstart</span> <span class="o">/</span> <span class="mi">8</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_CRTC_H_SYNC_STRT_CHAR_SHIFT</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">(</span><span class="n">const_ptr</span><span class="o">-&gt;</span><span class="n">hor_syncstart</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">);</span>
	<span class="o">*</span><span class="n">h_sync_strt_wid</span> <span class="o">=</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="o">*</span><span class="n">v_total_disp</span> <span class="o">=</span> <span class="p">((</span><span class="n">const_ptr</span><span class="o">-&gt;</span><span class="n">ver_resolution</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_CRTC_V_DISP_SHIFT</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">((</span><span class="n">const_ptr</span><span class="o">-&gt;</span><span class="n">ver_total</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_CRTC_V_TOTAL_SHIFT</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="o">*</span><span class="n">v_sync_strt_wid</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">RADEON_CRTC_V_SYNC_STRT</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="p">((</span><span class="n">const_ptr</span><span class="o">-&gt;</span><span class="n">ver_syncstart</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_CRTC_V_SYNC_STRT_SHIFT</span><span class="p">);</span>
	<span class="o">*</span><span class="n">v_sync_strt_wid</span> <span class="o">=</span> <span class="n">tmp</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">get_post_div</span><span class="p">(</span><span class="kt">int</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">post_div</span><span class="p">;</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">value</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">1</span>: <span class="n">post_div</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>: <span class="n">post_div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">3</span>: <span class="n">post_div</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">4</span>: <span class="n">post_div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">6</span>: <span class="n">post_div</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">8</span>: <span class="n">post_div</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">12</span>: <span class="n">post_div</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">16</span>:
	<span class="nl">default:</span> <span class="n">post_div</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">post_div</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">radeon_legacy_tv_adjust_pll1</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">,</span>
				  <span class="kt">uint32_t</span> <span class="o">*</span><span class="n">htotal_cntl</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="o">*</span><span class="n">ppll_ref_div</span><span class="p">,</span>
				  <span class="kt">uint32_t</span> <span class="o">*</span><span class="n">ppll_div_3</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="o">*</span><span class="n">pixclks_cntl</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_encoder</span> <span class="o">*</span><span class="n">radeon_encoder</span> <span class="o">=</span> <span class="n">to_radeon_encoder</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">radeon_tv_mode_constants</span> <span class="o">*</span><span class="n">const_ptr</span><span class="p">;</span>

	<span class="n">const_ptr</span> <span class="o">=</span> <span class="n">radeon_legacy_tv_get_std_mode</span><span class="p">(</span><span class="n">radeon_encoder</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">const_ptr</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="o">*</span><span class="n">htotal_cntl</span> <span class="o">=</span> <span class="p">(</span><span class="n">const_ptr</span><span class="o">-&gt;</span><span class="n">hor_total</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">)</span> <span class="o">|</span> <span class="n">RADEON_HTOT_CNTL_VGA_EN</span><span class="p">;</span>

	<span class="o">*</span><span class="n">ppll_ref_div</span> <span class="o">=</span> <span class="n">const_ptr</span><span class="o">-&gt;</span><span class="n">crtcPLL_M</span><span class="p">;</span>

	<span class="o">*</span><span class="n">ppll_div_3</span> <span class="o">=</span> <span class="p">(</span><span class="n">const_ptr</span><span class="o">-&gt;</span><span class="n">crtcPLL_N</span> <span class="o">&amp;</span> <span class="mh">0x7ff</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">get_post_div</span><span class="p">(</span><span class="n">const_ptr</span><span class="o">-&gt;</span><span class="n">crtcPLL_post_div</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>
	<span class="o">*</span><span class="n">pixclks_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">RADEON_PIX2CLK_SRC_SEL_MASK</span> <span class="o">|</span> <span class="n">RADEON_PIXCLK_TV_SRC_SEL</span><span class="p">);</span>
	<span class="o">*</span><span class="n">pixclks_cntl</span> <span class="o">|=</span> <span class="n">RADEON_PIX2CLK_SRC_SEL_P2PLLCLK</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">radeon_legacy_tv_adjust_pll2</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">,</span>
				  <span class="kt">uint32_t</span> <span class="o">*</span><span class="n">htotal2_cntl</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="o">*</span><span class="n">p2pll_ref_div</span><span class="p">,</span>
				  <span class="kt">uint32_t</span> <span class="o">*</span><span class="n">p2pll_div_0</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="o">*</span><span class="n">pixclks_cntl</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_encoder</span> <span class="o">*</span><span class="n">radeon_encoder</span> <span class="o">=</span> <span class="n">to_radeon_encoder</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">radeon_tv_mode_constants</span> <span class="o">*</span><span class="n">const_ptr</span><span class="p">;</span>

	<span class="n">const_ptr</span> <span class="o">=</span> <span class="n">radeon_legacy_tv_get_std_mode</span><span class="p">(</span><span class="n">radeon_encoder</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">const_ptr</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="o">*</span><span class="n">htotal2_cntl</span> <span class="o">=</span> <span class="p">(</span><span class="n">const_ptr</span><span class="o">-&gt;</span><span class="n">hor_total</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">);</span>

	<span class="o">*</span><span class="n">p2pll_ref_div</span> <span class="o">=</span> <span class="n">const_ptr</span><span class="o">-&gt;</span><span class="n">crtcPLL_M</span><span class="p">;</span>

	<span class="o">*</span><span class="n">p2pll_div_0</span> <span class="o">=</span> <span class="p">(</span><span class="n">const_ptr</span><span class="o">-&gt;</span><span class="n">crtcPLL_N</span> <span class="o">&amp;</span> <span class="mh">0x7ff</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">get_post_div</span><span class="p">(</span><span class="n">const_ptr</span><span class="o">-&gt;</span><span class="n">crtcPLL_post_div</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>
	<span class="o">*</span><span class="n">pixclks_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">RADEON_PIX2CLK_SRC_SEL_MASK</span><span class="p">;</span>
	<span class="o">*</span><span class="n">pixclks_cntl</span> <span class="o">|=</span> <span class="n">RADEON_PIX2CLK_SRC_SEL_P2PLLCLK</span> <span class="o">|</span> <span class="n">RADEON_PIXCLK_TV_SRC_SEL</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
