0.6
2019.2
Nov  6 2019
21:57:16
D:/Xilinx/workspace/project_2_U19EC027/project_2_U19EC027.sim/sim_1/synth/timing/xsim/full_adder_time_synth.v,1661110152,verilog,,,,full_adder;glbl,,,,,,,,
