# vsim -coverage -do {coverage save -onexit read_write_TSR.ucdb; log -r /*;run -all; exit} -l read_write_TSR.log -voptargs=+acc work.read_write_TSR 
# ** Note: (vsim-3812) Design is being optimized...
# 
# //  Questa Sim-64
# //  Version 10.2c Unknown Platform Jul 19 2013
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.read_write_TSR(fast)
# Loading work.timer_tb(fast)
# Loading work.timer(fast)
# Loading work.registor_control(fast)
# Loading work.decoder(fast)
# Loading work.registor(fast)
# Loading work.encoder(fast)
# Loading work.timer_pready(fast)
# Loading work.select_clock(fast)
# Loading work.counter(fast)
# Loading work.overflow_detect(fast)
# Loading work.underflow_detect(fast)
# Loading work.CPU_model(fast)
# Loading work.system_signal(fast)
# coverage save -onexit read_write_TSR.ucdb 
#  log -r /* 
# run -all 
# ==============================================================================
# ============================TSR_read_write_test_begin=========================
# ==============================================================================
# TEST NO .01
# 
# at 190 start write data = 'hfc to address = 'h2
# at 200 acces phase of writing data
# at 225 transfer done
# write 8'b1111_1100 to TSR at 225
# at 240 start to read data at address 'h2
# at 275 end of read transfer
# at 275 wdata=252 rdata=0
# ====================================PASS=============================
# TEST NO .02
# 
# at 460 start write data = 'hfd to address = 'h2
# at 470 acces phase of writing data
# at 495 transfer done
# write 8'b1111_1101 to TSR at 495
# at 510 start to read data at address 'h2
# at 545 end of read transfer
# at 545 wdata=253 rdata=0
# ====================================PASS=============================
# TEST NO .03
# 
# at 830 start write data = 'hfe to address = 'h2
# at 840 acces phase of writing data
# at 865 transfer done
# write 8'b1111_1110 to TSR at 865
# at 880 start to read data at address 'h2
# at 915 end of read transfer
# at 915 wdata=254 rdata=0
# ====================================PASS=============================
# TEST NO .04
# 
# at 1100 start write data = 'hff to address = 'h2
# at 1110 acces phase of writing data
# at 1135 transfer done
# write 8'b1111_1111 to TSR at 1135
# at 1150 start to read data at address 'h2
# at 1185 end of read transfer
# at 1185 wdata=255 rdata=0
# ====================================PASS=============================
# TEST No 5
# 
# at 1370 start write data = 'h24 to address = 'h2
# at 1380 acces phase of writing data
# at 1405 transfer done
# write wdata='h36 to TSR at 1405
# at 1420 start to read data at address 'h2
# at 1455 end of read transfer
# at 1455 wdata=36 rdata=0
# ====================================PASS=============================
# TEST No 6
# 
# at 1640 start write data = 'h81 to address = 'h2
# at 1650 acces phase of writing data
# at 1675 transfer done
# write wdata='h129 to TSR at 1675
# at 1690 start to read data at address 'h2
# at 1725 end of read transfer
# at 1725 wdata=129 rdata=0
# ====================================PASS=============================
# TEST No 7
# 
# at 1910 start write data = 'h9 to address = 'h2
# at 1920 acces phase of writing data
# at 1945 transfer done
# write wdata='h9 to TSR at 1945
# at 1960 start to read data at address 'h2
# at 1995 end of read transfer
# at 1995 wdata=9 rdata=0
# ====================================PASS=============================
# TEST No 8
# 
# at 2180 start write data = 'h63 to address = 'h2
# at 2190 acces phase of writing data
# at 2215 transfer done
# write wdata='h99 to TSR at 2215
# at 2230 start to read data at address 'h2
# at 2265 end of read transfer
# at 2265 wdata=99 rdata=0
# ====================================PASS=============================
# TEST No 9
# 
# at 2450 start write data = 'hd to address = 'h2
# at 2460 acces phase of writing data
# at 2485 transfer done
# write wdata='h13 to TSR at 2485
# at 2500 start to read data at address 'h2
# at 2535 end of read transfer
# at 2535 wdata=13 rdata=0
# ====================================PASS=============================
# TEST No 10
# 
# at 2720 start write data = 'h8d to address = 'h2
# at 2730 acces phase of writing data
# at 2755 transfer done
# write wdata='h141 to TSR at 2755
# at 2770 start to read data at address 'h2
# at 2805 end of read transfer
# at 2805 wdata=141 rdata=0
# ====================================PASS=============================
# TEST No 11
# 
# at 2990 start write data = 'h65 to address = 'h2
# at 3000 acces phase of writing data
# at 3025 transfer done
# write wdata='h101 to TSR at 3025
# at 3040 start to read data at address 'h2
# at 3075 end of read transfer
# at 3075 wdata=101 rdata=0
# ====================================PASS=============================
# TEST No 12
# 
# at 3260 start write data = 'h12 to address = 'h2
# at 3270 acces phase of writing data
# at 3295 transfer done
# write wdata='h18 to TSR at 3295
# at 3310 start to read data at address 'h2
# at 3345 end of read transfer
# at 3345 wdata=18 rdata=0
# ====================================PASS=============================
# ===================================
# ================PASS===============
# ===================================
