-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity rocev2_top_prepend_ibh_header_512_0_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    tx_shift2ibhFifo_dout : IN STD_LOGIC_VECTOR (1023 downto 0);
    tx_shift2ibhFifo_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    tx_shift2ibhFifo_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    tx_shift2ibhFifo_empty_n : IN STD_LOGIC;
    tx_shift2ibhFifo_read : OUT STD_LOGIC;
    tx_ibhHeaderFifo_dout : IN STD_LOGIC_VECTOR (112 downto 0);
    tx_ibhHeaderFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    tx_ibhHeaderFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    tx_ibhHeaderFifo_empty_n : IN STD_LOGIC;
    tx_ibhHeaderFifo_read : OUT STD_LOGIC;
    tx_ib2udpFifo_din : OUT STD_LOGIC_VECTOR (1023 downto 0);
    tx_ib2udpFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    tx_ib2udpFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    tx_ib2udpFifo_full_n : IN STD_LOGIC;
    tx_ib2udpFifo_write : OUT STD_LOGIC;
    regIbvCountTx : OUT STD_LOGIC_VECTOR (31 downto 0);
    regIbvCountTx_ap_vld : OUT STD_LOGIC );
end;


architecture behav of rocev2_top_prepend_ibh_header_512_0_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_2_1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv1024_lc_1 : STD_LOGIC_VECTOR (1023 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001000000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv25_60 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000001100000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_200 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000000000";
    constant ap_const_lv32_240 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001000000";
    constant ap_const_lv512_lc_3 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal state_2_load_load_fu_171_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nbreadreq_fu_90_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op9_read_state1 : BOOLEAN;
    signal ap_predicate_op34_read_state1 : BOOLEAN;
    signal tmp_i_nbreadreq_fu_104_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op43_read_state1 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal state_2_load_reg_384 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_i_296_reg_388 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op68_write_state2 : BOOLEAN;
    signal tmp_183_i_reg_418 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op82_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal state_2 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal header_idx_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal header_header_V_1 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal validTx_V : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal tx_ibhHeaderFifo_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tx_ib2udpFifo_blk_n : STD_LOGIC;
    signal tx_shift2ibhFifo_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal currWord_data_V_fu_184_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_10_fu_202_p5 : STD_LOGIC_VECTOR (511 downto 0);
    signal icmp_ln82_1_fu_196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_405 : STD_LOGIC_VECTOR (64 downto 0);
    signal p_Result_s_fu_264_p5 : STD_LOGIC_VECTOR (511 downto 0);
    signal icmp_ln82_fu_258_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tx_shift2ibhFifo_read_reg_422 : STD_LOGIC_VECTOR (1023 downto 0);
    signal ap_phi_reg_pp0_iter0_currWord_data_V_3_reg_132 : STD_LOGIC_VECTOR (511 downto 0);
    signal ap_phi_reg_pp0_iter1_currWord_data_V_3_reg_132 : STD_LOGIC_VECTOR (511 downto 0);
    signal ap_phi_reg_pp0_iter0_currWord_data_V_1_reg_141 : STD_LOGIC_VECTOR (511 downto 0);
    signal ap_phi_reg_pp0_iter1_currWord_data_V_1_reg_141 : STD_LOGIC_VECTOR (511 downto 0);
    signal select_ln2451_cast_i_fu_236_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_152_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_160_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_165_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln2440_fu_344_p1 : STD_LOGIC_VECTOR (1023 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln2423_fu_367_p1 : STD_LOGIC_VECTOR (1023 downto 0);
    signal regIbvCountTx_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal shl_ln76_1_fu_188_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal xor_ln2451_fu_230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln_fu_250_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_s_fu_337_p3 : STD_LOGIC_VECTOR (576 downto 0);
    signal or_ln_fu_355_p3 : STD_LOGIC_VECTOR (512 downto 0);
    signal sext_ln2423_fu_363_p1 : STD_LOGIC_VECTOR (575 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_153 : BOOLEAN;
    signal ap_condition_162 : BOOLEAN;
    signal ap_condition_184 : BOOLEAN;
    signal ap_condition_196 : BOOLEAN;
    signal ap_condition_227 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    regIbvCountTx_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                regIbvCountTx_preg <= ap_const_lv32_0;
            else
                if ((((tmp_183_i_reg_418 = ap_const_lv1_1) and (state_2_load_reg_384 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)) or ((state_2_load_reg_384 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)) or ((tmp_i_296_reg_388 = ap_const_lv1_1) and (state_2_load_reg_384 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)))) then 
                    regIbvCountTx_preg <= grp_fu_165_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_currWord_data_V_1_reg_141_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_153)) then
                if (((state_2_load_load_fu_171_p1 = ap_const_lv2_1) and (icmp_ln82_fu_258_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_currWord_data_V_1_reg_141 <= p_Result_s_fu_264_p5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_currWord_data_V_1_reg_141 <= ap_phi_reg_pp0_iter0_currWord_data_V_1_reg_141;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_currWord_data_V_3_reg_132_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_153)) then
                if ((ap_const_boolean_1 = ap_condition_184)) then 
                    ap_phi_reg_pp0_iter1_currWord_data_V_3_reg_132 <= currWord_data_V_fu_184_p1;
                elsif ((ap_const_boolean_1 = ap_condition_162)) then 
                    ap_phi_reg_pp0_iter1_currWord_data_V_3_reg_132 <= p_Result_10_fu_202_p5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_currWord_data_V_3_reg_132 <= ap_phi_reg_pp0_iter0_currWord_data_V_3_reg_132;
                end if;
            end if; 
        end if;
    end process;

    header_idx_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_nbreadreq_fu_104_p3 = ap_const_lv1_1) and (state_2 = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                header_idx_1 <= tx_ibhHeaderFifo_dout(16 downto 1);
            elsif ((((grp_nbreadreq_fu_90_p3 = ap_const_lv1_1) and (state_2 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln82_1_fu_196_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((state_2_load_load_fu_171_p1 = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln82_fu_258_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                header_idx_1 <= grp_fu_160_p2;
            end if; 
        end if;
    end process;

    state_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_153)) then
                if (((tmp_i_nbreadreq_fu_104_p3 = ap_const_lv1_1) and (state_2 = ap_const_lv2_0))) then 
                    state_2 <= ap_const_lv2_2_2;
                elsif ((ap_const_boolean_1 = ap_condition_196)) then 
                    state_2 <= ap_const_lv2_0;
                elsif ((state_2_load_load_fu_171_p1 = ap_const_lv2_1)) then 
                    state_2 <= ap_const_lv2_2_1;
                elsif (((grp_nbreadreq_fu_90_p3 = ap_const_lv1_1) and (state_2 = ap_const_lv2_2))) then 
                    state_2 <= select_ln2451_cast_i_fu_236_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_nbreadreq_fu_104_p3 = ap_const_lv1_1) and (state_2 = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                header_header_V_1 <= tx_ibhHeaderFifo_dout(112 downto 17);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                state_2_load_reg_384 <= state_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_2 = ap_const_lv2_3) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_183_i_reg_418 <= grp_nbreadreq_fu_90_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_2 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_i_296_reg_388 <= grp_nbreadreq_fu_90_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_90_p3 = ap_const_lv1_1) and (state_2 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_reg_405 <= tx_shift2ibhFifo_dout(576 downto 512);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_op34_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tx_shift2ibhFifo_read_reg_422 <= tx_shift2ibhFifo_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((tmp_183_i_reg_418 = ap_const_lv1_1) and (state_2_load_reg_384 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((state_2_load_reg_384 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_296_reg_388 = ap_const_lv1_1) and (state_2_load_reg_384 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                validTx_V <= grp_fu_165_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, tx_shift2ibhFifo_empty_n, ap_predicate_op9_read_state1, ap_predicate_op34_read_state1, tx_ibhHeaderFifo_empty_n, ap_predicate_op43_read_state1, ap_done_reg, tx_ib2udpFifo_full_n, state_2_load_reg_384, ap_predicate_op68_write_state2, ap_predicate_op82_write_state2)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op43_read_state1 = ap_const_boolean_1) and (tx_ibhHeaderFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op34_read_state1 = ap_const_boolean_1) and (tx_shift2ibhFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op9_read_state1 = ap_const_boolean_1) and (tx_shift2ibhFifo_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((state_2_load_reg_384 = ap_const_lv2_1) and (tx_ib2udpFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op68_write_state2 = ap_const_boolean_1) and (tx_ib2udpFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op82_write_state2 = ap_const_boolean_1) and (tx_ib2udpFifo_full_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, tx_shift2ibhFifo_empty_n, ap_predicate_op9_read_state1, ap_predicate_op34_read_state1, tx_ibhHeaderFifo_empty_n, ap_predicate_op43_read_state1, ap_done_reg, tx_ib2udpFifo_full_n, state_2_load_reg_384, ap_predicate_op68_write_state2, ap_predicate_op82_write_state2)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op43_read_state1 = ap_const_boolean_1) and (tx_ibhHeaderFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op34_read_state1 = ap_const_boolean_1) and (tx_shift2ibhFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op9_read_state1 = ap_const_boolean_1) and (tx_shift2ibhFifo_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((state_2_load_reg_384 = ap_const_lv2_1) and (tx_ib2udpFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op68_write_state2 = ap_const_boolean_1) and (tx_ib2udpFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op82_write_state2 = ap_const_boolean_1) and (tx_ib2udpFifo_full_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, tx_shift2ibhFifo_empty_n, ap_predicate_op9_read_state1, ap_predicate_op34_read_state1, tx_ibhHeaderFifo_empty_n, ap_predicate_op43_read_state1, ap_done_reg, tx_ib2udpFifo_full_n, state_2_load_reg_384, ap_predicate_op68_write_state2, ap_predicate_op82_write_state2)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op43_read_state1 = ap_const_boolean_1) and (tx_ibhHeaderFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op34_read_state1 = ap_const_boolean_1) and (tx_shift2ibhFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op9_read_state1 = ap_const_boolean_1) and (tx_shift2ibhFifo_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((state_2_load_reg_384 = ap_const_lv2_1) and (tx_ib2udpFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op68_write_state2 = ap_const_boolean_1) and (tx_ib2udpFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op82_write_state2 = ap_const_boolean_1) and (tx_ib2udpFifo_full_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(tx_shift2ibhFifo_empty_n, ap_predicate_op9_read_state1, ap_predicate_op34_read_state1, tx_ibhHeaderFifo_empty_n, ap_predicate_op43_read_state1, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op43_read_state1 = ap_const_boolean_1) and (tx_ibhHeaderFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op34_read_state1 = ap_const_boolean_1) and (tx_shift2ibhFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op9_read_state1 = ap_const_boolean_1) and (tx_shift2ibhFifo_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(tx_ib2udpFifo_full_n, state_2_load_reg_384, ap_predicate_op68_write_state2, ap_predicate_op82_write_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((state_2_load_reg_384 = ap_const_lv2_1) and (tx_ib2udpFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op68_write_state2 = ap_const_boolean_1) and (tx_ib2udpFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op82_write_state2 = ap_const_boolean_1) and (tx_ib2udpFifo_full_n = ap_const_logic_0)));
    end process;


    ap_condition_153_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_153 <= ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_162_assign_proc : process(grp_nbreadreq_fu_90_p3, state_2, icmp_ln82_1_fu_196_p2)
    begin
                ap_condition_162 <= ((grp_nbreadreq_fu_90_p3 = ap_const_lv1_1) and (state_2 = ap_const_lv2_2) and (icmp_ln82_1_fu_196_p2 = ap_const_lv1_1));
    end process;


    ap_condition_184_assign_proc : process(grp_nbreadreq_fu_90_p3, state_2, icmp_ln82_1_fu_196_p2)
    begin
                ap_condition_184 <= ((grp_nbreadreq_fu_90_p3 = ap_const_lv1_1) and (state_2 = ap_const_lv2_2) and (icmp_ln82_1_fu_196_p2 = ap_const_lv1_0));
    end process;


    ap_condition_196_assign_proc : process(grp_nbreadreq_fu_90_p3, state_2, grp_fu_152_p3)
    begin
                ap_condition_196 <= ((grp_nbreadreq_fu_90_p3 = ap_const_lv1_1) and (state_2 = ap_const_lv2_3) and (grp_fu_152_p3 = ap_const_lv1_1));
    end process;


    ap_condition_227_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_01001)
    begin
                ap_condition_227 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_done_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_currWord_data_V_1_reg_141 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_currWord_data_V_3_reg_132 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op34_read_state1_assign_proc : process(grp_nbreadreq_fu_90_p3, state_2)
    begin
                ap_predicate_op34_read_state1 <= ((grp_nbreadreq_fu_90_p3 = ap_const_lv1_1) and (state_2 = ap_const_lv2_3));
    end process;


    ap_predicate_op43_read_state1_assign_proc : process(tmp_i_nbreadreq_fu_104_p3, state_2)
    begin
                ap_predicate_op43_read_state1 <= ((tmp_i_nbreadreq_fu_104_p3 = ap_const_lv1_1) and (state_2 = ap_const_lv2_0));
    end process;


    ap_predicate_op68_write_state2_assign_proc : process(state_2_load_reg_384, tmp_i_296_reg_388)
    begin
                ap_predicate_op68_write_state2 <= ((tmp_i_296_reg_388 = ap_const_lv1_1) and (state_2_load_reg_384 = ap_const_lv2_2));
    end process;


    ap_predicate_op82_write_state2_assign_proc : process(state_2_load_reg_384, tmp_183_i_reg_418)
    begin
                ap_predicate_op82_write_state2 <= ((tmp_183_i_reg_418 = ap_const_lv1_1) and (state_2_load_reg_384 = ap_const_lv2_3));
    end process;


    ap_predicate_op9_read_state1_assign_proc : process(grp_nbreadreq_fu_90_p3, state_2)
    begin
                ap_predicate_op9_read_state1 <= ((grp_nbreadreq_fu_90_p3 = ap_const_lv1_1) and (state_2 = ap_const_lv2_2));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    currWord_data_V_fu_184_p1 <= tx_shift2ibhFifo_dout(512 - 1 downto 0);
    grp_fu_152_p3 <= tx_shift2ibhFifo_dout(576 downto 576);
    grp_fu_160_p2 <= std_logic_vector(unsigned(header_idx_1) + unsigned(ap_const_lv16_1));
    grp_fu_165_p2 <= std_logic_vector(unsigned(validTx_V) + unsigned(ap_const_lv32_1));
    grp_nbreadreq_fu_90_p3 <= (0=>(tx_shift2ibhFifo_empty_n), others=>'-');
    icmp_ln82_1_fu_196_p2 <= "1" when (unsigned(shl_ln76_1_fu_188_p3) < unsigned(ap_const_lv25_60)) else "0";
    icmp_ln82_fu_258_p2 <= "1" when (unsigned(shl_ln_fu_250_p3) < unsigned(ap_const_lv25_60)) else "0";
    or_ln_fu_355_p3 <= (ap_const_lv1_1 & ap_phi_reg_pp0_iter1_currWord_data_V_1_reg_141);
    p_Result_10_fu_202_p5 <= (currWord_data_V_fu_184_p1(511 downto 96) & header_header_V_1);
    p_Result_s_fu_264_p5 <= (ap_const_lv512_lc_3(511 downto 96) & header_header_V_1);

    regIbvCountTx_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, state_2_load_reg_384, tmp_i_296_reg_388, tmp_183_i_reg_418, grp_fu_165_p2, ap_block_pp0_stage0_01001, regIbvCountTx_preg)
    begin
        if ((((tmp_183_i_reg_418 = ap_const_lv1_1) and (state_2_load_reg_384 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)) or ((state_2_load_reg_384 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)) or ((tmp_i_296_reg_388 = ap_const_lv1_1) and (state_2_load_reg_384 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)))) then 
            regIbvCountTx <= grp_fu_165_p2;
        else 
            regIbvCountTx <= regIbvCountTx_preg;
        end if; 
    end process;


    regIbvCountTx_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, state_2_load_reg_384, tmp_i_296_reg_388, tmp_183_i_reg_418, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_183_i_reg_418 = ap_const_lv1_1) and (state_2_load_reg_384 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((state_2_load_reg_384 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_296_reg_388 = ap_const_lv1_1) and (state_2_load_reg_384 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            regIbvCountTx_ap_vld <= ap_const_logic_1;
        else 
            regIbvCountTx_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    select_ln2451_cast_i_fu_236_p3 <= 
        ap_const_lv2_3 when (xor_ln2451_fu_230_p2(0) = '1') else 
        ap_const_lv2_0;
        sext_ln2423_fu_363_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(or_ln_fu_355_p3),576));

    shl_ln76_1_fu_188_p3 <= (header_idx_1 & ap_const_lv9_0);
    shl_ln_fu_250_p3 <= (header_idx_1 & ap_const_lv9_0);
    state_2_load_load_fu_171_p1 <= state_2;
    tmp_i_nbreadreq_fu_104_p3 <= (0=>(tx_ibhHeaderFifo_empty_n), others=>'-');
    tmp_s_fu_337_p3 <= (tmp_reg_405 & ap_phi_reg_pp0_iter1_currWord_data_V_3_reg_132);

    tx_ib2udpFifo_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tx_ib2udpFifo_full_n, state_2_load_reg_384, ap_predicate_op68_write_state2, ap_predicate_op82_write_state2, ap_block_pp0_stage0)
    begin
        if ((((state_2_load_reg_384 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_predicate_op68_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_predicate_op82_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            tx_ib2udpFifo_blk_n <= tx_ib2udpFifo_full_n;
        else 
            tx_ib2udpFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    tx_ib2udpFifo_din_assign_proc : process(state_2_load_reg_384, ap_predicate_op68_write_state2, ap_predicate_op82_write_state2, tx_shift2ibhFifo_read_reg_422, zext_ln2440_fu_344_p1, zext_ln2423_fu_367_p1, ap_condition_227)
    begin
        if ((ap_const_boolean_1 = ap_condition_227)) then
            if ((ap_predicate_op82_write_state2 = ap_const_boolean_1)) then 
                tx_ib2udpFifo_din <= tx_shift2ibhFifo_read_reg_422;
            elsif ((state_2_load_reg_384 = ap_const_lv2_1)) then 
                tx_ib2udpFifo_din <= zext_ln2423_fu_367_p1;
            elsif ((ap_predicate_op68_write_state2 = ap_const_boolean_1)) then 
                tx_ib2udpFifo_din <= zext_ln2440_fu_344_p1;
            else 
                tx_ib2udpFifo_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            tx_ib2udpFifo_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tx_ib2udpFifo_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, state_2_load_reg_384, ap_predicate_op68_write_state2, ap_predicate_op82_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((state_2_load_reg_384 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op68_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op82_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tx_ib2udpFifo_write <= ap_const_logic_1;
        else 
            tx_ib2udpFifo_write <= ap_const_logic_0;
        end if; 
    end process;


    tx_ibhHeaderFifo_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tx_ibhHeaderFifo_empty_n, ap_predicate_op43_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (ap_predicate_op43_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            tx_ibhHeaderFifo_blk_n <= tx_ibhHeaderFifo_empty_n;
        else 
            tx_ibhHeaderFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    tx_ibhHeaderFifo_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op43_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op43_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tx_ibhHeaderFifo_read <= ap_const_logic_1;
        else 
            tx_ibhHeaderFifo_read <= ap_const_logic_0;
        end if; 
    end process;


    tx_shift2ibhFifo_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tx_shift2ibhFifo_empty_n, ap_predicate_op9_read_state1, ap_predicate_op34_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if ((((ap_done_reg = ap_const_logic_0) and (ap_predicate_op34_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_done_reg = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            tx_shift2ibhFifo_blk_n <= tx_shift2ibhFifo_empty_n;
        else 
            tx_shift2ibhFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    tx_shift2ibhFifo_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op9_read_state1, ap_predicate_op34_read_state1, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op34_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op9_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tx_shift2ibhFifo_read <= ap_const_logic_1;
        else 
            tx_shift2ibhFifo_read <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln2451_fu_230_p2 <= (grp_fu_152_p3 xor ap_const_lv1_1);
    zext_ln2423_fu_367_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln2423_fu_363_p1),1024));
    zext_ln2440_fu_344_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_337_p3),1024));
end behav;
