Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Nov  2 15:49:24 2022
| Host         : PARALED03 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file VGACounter_timing_summary_routed.rpt -pb VGACounter_timing_summary_routed.pb -rpx VGACounter_timing_summary_routed.rpx -warn_on_violation
| Design       : VGACounter
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 61 register/latch pins with no clock driven by root clock pin: Inst_vga_ctrl_640x480_60Hz/clk_25MHz_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Teclado/ps2_keyboard_0/debounce_ps2_clk/result_reg/Q (HIGH)

 There are 1323 register/latch pins with no clock driven by root clock pin: clk_interno_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2817 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.974        0.000                      0                  235        0.100        0.000                      0                  235        4.500        0.000                       0                   109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.974        0.000                      0                  235        0.100        0.000                      0                  235        4.500        0.000                       0                   109  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.974ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.974ns  (required time - arrival time)
  Source:                 Teclado/ps2_keyboard_0/ps2_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ascii_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.044ns  (logic 1.474ns (29.221%)  route 3.570ns (70.779%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.638     5.159    Teclado/ps2_keyboard_0/CLK_IBUF_BUFG
    SLICE_X3Y46          FDRE                                         r  Teclado/ps2_keyboard_0/ps2_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.419     5.578 r  Teclado/ps2_keyboard_0/ps2_code_reg[5]/Q
                         net (fo=52, routed)          2.125     7.704    Teclado/ps2_keyboard_0/ps2_code[5]
    SLICE_X3Y41          LUT6 (Prop_lut6_I1_O)        0.296     8.000 r  Teclado/ps2_keyboard_0/ascii[0]_i_12/O
                         net (fo=1, routed)           0.000     8.000    Teclado/ps2_keyboard_0/ascii[0]_i_12_n_0
    SLICE_X3Y41          MUXF7 (Prop_muxf7_I0_O)      0.212     8.212 r  Teclado/ps2_keyboard_0/ascii_reg[0]_i_9/O
                         net (fo=1, routed)           0.293     8.504    Teclado/ps2_keyboard_0/ascii_reg[0]_i_9_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.299     8.803 r  Teclado/ps2_keyboard_0/ascii[0]_i_6/O
                         net (fo=1, routed)           0.590     9.394    Teclado/ps2_keyboard_0/ascii[0]_i_6_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I1_O)        0.124     9.518 r  Teclado/ps2_keyboard_0/ascii[0]_i_3/O
                         net (fo=1, routed)           0.562    10.080    Teclado/ps2_keyboard_0/ascii[0]_i_3_n_0
    SLICE_X2Y44          LUT4 (Prop_lut4_I3_O)        0.124    10.204 r  Teclado/ps2_keyboard_0/ascii[0]_i_1/O
                         net (fo=1, routed)           0.000    10.204    Teclado/ps2_keyboard_0_n_16
    SLICE_X2Y44          FDRE                                         r  Teclado/ascii_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.519    14.860    Teclado/CLK_IBUF_BUFG
    SLICE_X2Y44          FDRE                                         r  Teclado/ascii_reg[0]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y44          FDRE (Setup_fdre_C_D)        0.079    15.178    Teclado/ascii_reg[0]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -10.204    
  -------------------------------------------------------------------
                         slack                                  4.974    

Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 Teclado/ps2_keyboard_0/ps2_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ascii_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.848ns  (logic 1.585ns (32.696%)  route 3.263ns (67.304%))
  Logic Levels:           6  (LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.638     5.159    Teclado/ps2_keyboard_0/CLK_IBUF_BUFG
    SLICE_X3Y46          FDRE                                         r  Teclado/ps2_keyboard_0/ps2_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.419     5.578 r  Teclado/ps2_keyboard_0/ps2_code_reg[5]/Q
                         net (fo=52, routed)          2.060     7.638    Teclado/ps2_keyboard_0/ps2_code[5]
    SLICE_X7Y42          LUT6 (Prop_lut6_I1_O)        0.296     7.934 r  Teclado/ps2_keyboard_0/ascii[5]_i_17/O
                         net (fo=1, routed)           0.000     7.934    Teclado/ps2_keyboard_0/ascii[5]_i_17_n_0
    SLICE_X7Y42          MUXF7 (Prop_muxf7_I0_O)      0.212     8.146 r  Teclado/ps2_keyboard_0/ascii_reg[5]_i_10/O
                         net (fo=1, routed)           0.000     8.146    Teclado/ps2_keyboard_0/ascii_reg[5]_i_10_n_0
    SLICE_X7Y42          MUXF8 (Prop_muxf8_I1_O)      0.094     8.240 r  Teclado/ps2_keyboard_0/ascii_reg[5]_i_6/O
                         net (fo=1, routed)           0.438     8.679    Teclado/ps2_keyboard_0/ascii_reg[5]_i_6_n_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I5_O)        0.316     8.995 r  Teclado/ps2_keyboard_0/ascii[5]_i_3/O
                         net (fo=1, routed)           0.291     9.286    Teclado/ps2_keyboard_0/ascii[5]_i_3_n_0
    SLICE_X5Y42          LUT6 (Prop_lut6_I1_O)        0.124     9.410 r  Teclado/ps2_keyboard_0/ascii[5]_i_2/O
                         net (fo=1, routed)           0.473     9.883    Teclado/ps2_keyboard_0/ascii[5]_i_2_n_0
    SLICE_X5Y42          LUT4 (Prop_lut4_I3_O)        0.124    10.007 r  Teclado/ps2_keyboard_0/ascii[5]_i_1/O
                         net (fo=1, routed)           0.000    10.007    Teclado/ps2_keyboard_0_n_11
    SLICE_X5Y42          FDRE                                         r  Teclado/ascii_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.516    14.857    Teclado/CLK_IBUF_BUFG
    SLICE_X5Y42          FDRE                                         r  Teclado/ascii_reg[5]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X5Y42          FDRE (Setup_fdre_C_D)        0.031    15.113    Teclado/ascii_reg[5]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                  5.106    

Slack (MET) :             5.178ns  (required time - arrival time)
  Source:                 Teclado/ps2_keyboard_0/ps2_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ascii_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 1.115ns (23.133%)  route 3.705ns (76.867%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.638     5.159    Teclado/ps2_keyboard_0/CLK_IBUF_BUFG
    SLICE_X3Y46          FDRE                                         r  Teclado/ps2_keyboard_0/ps2_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.419     5.578 r  Teclado/ps2_keyboard_0/ps2_code_reg[5]/Q
                         net (fo=52, routed)          2.033     7.611    Teclado/ps2_keyboard_0/ps2_code[5]
    SLICE_X6Y41          LUT6 (Prop_lut6_I1_O)        0.296     7.907 r  Teclado/ps2_keyboard_0/ascii[6]_i_16/O
                         net (fo=2, routed)           0.438     8.345    Teclado/ps2_keyboard_0/ascii[6]_i_16_n_0
    SLICE_X6Y42          LUT5 (Prop_lut5_I2_O)        0.124     8.469 r  Teclado/ps2_keyboard_0/ascii[6]_i_9/O
                         net (fo=1, routed)           0.567     9.036    Teclado/ps2_keyboard_0/ascii[6]_i_9_n_0
    SLICE_X5Y42          LUT4 (Prop_lut4_I3_O)        0.124     9.160 r  Teclado/ps2_keyboard_0/ascii[6]_i_5/O
                         net (fo=1, routed)           0.667     9.827    Teclado/ps2_keyboard_0/ascii[6]_i_5_n_0
    SLICE_X5Y42          LUT4 (Prop_lut4_I3_O)        0.152     9.979 r  Teclado/ps2_keyboard_0/ascii[6]_i_2/O
                         net (fo=1, routed)           0.000     9.979    Teclado/ps2_keyboard_0_n_10
    SLICE_X5Y42          FDRE                                         r  Teclado/ascii_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.516    14.857    Teclado/CLK_IBUF_BUFG
    SLICE_X5Y42          FDRE                                         r  Teclado/ascii_reg[6]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X5Y42          FDRE (Setup_fdre_C_D)        0.075    15.157    Teclado/ascii_reg[6]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -9.979    
  -------------------------------------------------------------------
                         slack                                  5.178    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 Teclado/ps2_keyboard_0/ps2_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ascii_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 1.087ns (25.166%)  route 3.232ns (74.834%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.638     5.159    Teclado/ps2_keyboard_0/CLK_IBUF_BUFG
    SLICE_X3Y46          FDRE                                         r  Teclado/ps2_keyboard_0/ps2_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.419     5.578 r  Teclado/ps2_keyboard_0/ps2_code_reg[5]/Q
                         net (fo=52, routed)          1.131     6.710    Teclado/ps2_keyboard_0/ps2_code[5]
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.296     7.006 r  Teclado/ps2_keyboard_0/ascii[6]_i_11/O
                         net (fo=1, routed)           0.684     7.689    Teclado/ps2_keyboard_0/ascii[6]_i_11_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I2_O)        0.124     7.813 r  Teclado/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.410     8.223    Teclado/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X5Y44          LUT5 (Prop_lut5_I0_O)        0.124     8.347 r  Teclado/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.485     8.832    Teclado/ps2_keyboard_0/ascii_reg[6]_0
    SLICE_X5Y44          LUT2 (Prop_lut2_I0_O)        0.124     8.956 r  Teclado/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.523     9.479    Teclado/ps2_keyboard_0_n_17
    SLICE_X3Y42          FDRE                                         r  Teclado/ascii_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.518    14.859    Teclado/CLK_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  Teclado/ascii_reg[2]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y42          FDRE (Setup_fdre_C_CE)      -0.205    14.893    Teclado/ascii_reg[2]
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                          -9.479    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 Teclado/ps2_keyboard_0/ps2_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ascii_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 1.087ns (25.166%)  route 3.232ns (74.834%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.638     5.159    Teclado/ps2_keyboard_0/CLK_IBUF_BUFG
    SLICE_X3Y46          FDRE                                         r  Teclado/ps2_keyboard_0/ps2_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.419     5.578 r  Teclado/ps2_keyboard_0/ps2_code_reg[5]/Q
                         net (fo=52, routed)          1.131     6.710    Teclado/ps2_keyboard_0/ps2_code[5]
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.296     7.006 r  Teclado/ps2_keyboard_0/ascii[6]_i_11/O
                         net (fo=1, routed)           0.684     7.689    Teclado/ps2_keyboard_0/ascii[6]_i_11_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I2_O)        0.124     7.813 r  Teclado/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.410     8.223    Teclado/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X5Y44          LUT5 (Prop_lut5_I0_O)        0.124     8.347 r  Teclado/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.485     8.832    Teclado/ps2_keyboard_0/ascii_reg[6]_0
    SLICE_X5Y44          LUT2 (Prop_lut2_I0_O)        0.124     8.956 r  Teclado/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.523     9.479    Teclado/ps2_keyboard_0_n_17
    SLICE_X3Y42          FDRE                                         r  Teclado/ascii_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.518    14.859    Teclado/CLK_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  Teclado/ascii_reg[4]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y42          FDRE (Setup_fdre_C_CE)      -0.205    14.893    Teclado/ascii_reg[4]
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                          -9.479    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.422ns  (required time - arrival time)
  Source:                 Teclado/counter1sec_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/counter1sec_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 1.014ns (25.399%)  route 2.978ns (74.601%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.568     5.089    Teclado/CLK_IBUF_BUFG
    SLICE_X10Y41         FDRE                                         r  Teclado/counter1sec_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  Teclado/counter1sec_reg[7]/Q
                         net (fo=2, routed)           0.856     6.463    Teclado/counter1sec[7]
    SLICE_X11Y41         LUT4 (Prop_lut4_I0_O)        0.124     6.587 f  Teclado/counter1sec[23]_i_7/O
                         net (fo=1, routed)           0.433     7.020    Teclado/counter1sec[23]_i_7_n_0
    SLICE_X11Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.144 f  Teclado/counter1sec[23]_i_5/O
                         net (fo=1, routed)           0.548     7.692    Teclado/counter1sec[23]_i_5_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.816 f  Teclado/counter1sec[23]_i_2/O
                         net (fo=4, routed)           0.177     7.993    Teclado/counter1sec[23]_i_2_n_0
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.124     8.117 r  Teclado/counter1sec[23]_i_1/O
                         net (fo=23, routed)          0.964     9.081    Teclado/counter1sec[23]_i_1_n_0
    SLICE_X10Y40         FDRE                                         r  Teclado/counter1sec_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.449    14.790    Teclado/CLK_IBUF_BUFG
    SLICE_X10Y40         FDRE                                         r  Teclado/counter1sec_reg[1]/C
                         clock pessimism              0.273    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X10Y40         FDRE (Setup_fdre_C_R)       -0.524    14.504    Teclado/counter1sec_reg[1]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  5.422    

Slack (MET) :             5.422ns  (required time - arrival time)
  Source:                 Teclado/counter1sec_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/counter1sec_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 1.014ns (25.399%)  route 2.978ns (74.601%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.568     5.089    Teclado/CLK_IBUF_BUFG
    SLICE_X10Y41         FDRE                                         r  Teclado/counter1sec_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  Teclado/counter1sec_reg[7]/Q
                         net (fo=2, routed)           0.856     6.463    Teclado/counter1sec[7]
    SLICE_X11Y41         LUT4 (Prop_lut4_I0_O)        0.124     6.587 f  Teclado/counter1sec[23]_i_7/O
                         net (fo=1, routed)           0.433     7.020    Teclado/counter1sec[23]_i_7_n_0
    SLICE_X11Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.144 f  Teclado/counter1sec[23]_i_5/O
                         net (fo=1, routed)           0.548     7.692    Teclado/counter1sec[23]_i_5_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.816 f  Teclado/counter1sec[23]_i_2/O
                         net (fo=4, routed)           0.177     7.993    Teclado/counter1sec[23]_i_2_n_0
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.124     8.117 r  Teclado/counter1sec[23]_i_1/O
                         net (fo=23, routed)          0.964     9.081    Teclado/counter1sec[23]_i_1_n_0
    SLICE_X10Y40         FDRE                                         r  Teclado/counter1sec_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.449    14.790    Teclado/CLK_IBUF_BUFG
    SLICE_X10Y40         FDRE                                         r  Teclado/counter1sec_reg[2]/C
                         clock pessimism              0.273    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X10Y40         FDRE (Setup_fdre_C_R)       -0.524    14.504    Teclado/counter1sec_reg[2]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  5.422    

Slack (MET) :             5.422ns  (required time - arrival time)
  Source:                 Teclado/counter1sec_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/counter1sec_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 1.014ns (25.399%)  route 2.978ns (74.601%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.568     5.089    Teclado/CLK_IBUF_BUFG
    SLICE_X10Y41         FDRE                                         r  Teclado/counter1sec_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  Teclado/counter1sec_reg[7]/Q
                         net (fo=2, routed)           0.856     6.463    Teclado/counter1sec[7]
    SLICE_X11Y41         LUT4 (Prop_lut4_I0_O)        0.124     6.587 f  Teclado/counter1sec[23]_i_7/O
                         net (fo=1, routed)           0.433     7.020    Teclado/counter1sec[23]_i_7_n_0
    SLICE_X11Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.144 f  Teclado/counter1sec[23]_i_5/O
                         net (fo=1, routed)           0.548     7.692    Teclado/counter1sec[23]_i_5_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.816 f  Teclado/counter1sec[23]_i_2/O
                         net (fo=4, routed)           0.177     7.993    Teclado/counter1sec[23]_i_2_n_0
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.124     8.117 r  Teclado/counter1sec[23]_i_1/O
                         net (fo=23, routed)          0.964     9.081    Teclado/counter1sec[23]_i_1_n_0
    SLICE_X10Y40         FDRE                                         r  Teclado/counter1sec_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.449    14.790    Teclado/CLK_IBUF_BUFG
    SLICE_X10Y40         FDRE                                         r  Teclado/counter1sec_reg[3]/C
                         clock pessimism              0.273    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X10Y40         FDRE (Setup_fdre_C_R)       -0.524    14.504    Teclado/counter1sec_reg[3]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  5.422    

Slack (MET) :             5.422ns  (required time - arrival time)
  Source:                 Teclado/counter1sec_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/counter1sec_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 1.014ns (25.399%)  route 2.978ns (74.601%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.568     5.089    Teclado/CLK_IBUF_BUFG
    SLICE_X10Y41         FDRE                                         r  Teclado/counter1sec_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  Teclado/counter1sec_reg[7]/Q
                         net (fo=2, routed)           0.856     6.463    Teclado/counter1sec[7]
    SLICE_X11Y41         LUT4 (Prop_lut4_I0_O)        0.124     6.587 f  Teclado/counter1sec[23]_i_7/O
                         net (fo=1, routed)           0.433     7.020    Teclado/counter1sec[23]_i_7_n_0
    SLICE_X11Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.144 f  Teclado/counter1sec[23]_i_5/O
                         net (fo=1, routed)           0.548     7.692    Teclado/counter1sec[23]_i_5_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.816 f  Teclado/counter1sec[23]_i_2/O
                         net (fo=4, routed)           0.177     7.993    Teclado/counter1sec[23]_i_2_n_0
    SLICE_X11Y44         LUT3 (Prop_lut3_I0_O)        0.124     8.117 r  Teclado/counter1sec[23]_i_1/O
                         net (fo=23, routed)          0.964     9.081    Teclado/counter1sec[23]_i_1_n_0
    SLICE_X10Y40         FDRE                                         r  Teclado/counter1sec_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.449    14.790    Teclado/CLK_IBUF_BUFG
    SLICE_X10Y40         FDRE                                         r  Teclado/counter1sec_reg[4]/C
                         clock pessimism              0.273    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X10Y40         FDRE (Setup_fdre_C_R)       -0.524    14.504    Teclado/counter1sec_reg[4]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  5.422    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 Teclado/ps2_keyboard_0/ps2_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ascii_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 1.355ns (29.547%)  route 3.231ns (70.453%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.638     5.159    Teclado/ps2_keyboard_0/CLK_IBUF_BUFG
    SLICE_X3Y46          FDRE                                         r  Teclado/ps2_keyboard_0/ps2_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.419     5.578 r  Teclado/ps2_keyboard_0/ps2_code_reg[5]/Q
                         net (fo=52, routed)          2.120     7.698    Teclado/ps2_keyboard_0/ps2_code[5]
    SLICE_X1Y42          LUT6 (Prop_lut6_I1_O)        0.296     7.994 r  Teclado/ps2_keyboard_0/ascii[3]_i_11/O
                         net (fo=1, routed)           0.000     7.994    Teclado/ps2_keyboard_0/ascii[3]_i_11_n_0
    SLICE_X1Y42          MUXF7 (Prop_muxf7_I1_O)      0.217     8.211 r  Teclado/ps2_keyboard_0/ascii_reg[3]_i_8/O
                         net (fo=1, routed)           0.949     9.160    Teclado/ps2_keyboard_0/ascii_reg[3]_i_8_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I5_O)        0.299     9.459 r  Teclado/ps2_keyboard_0/ascii[3]_i_3/O
                         net (fo=1, routed)           0.162     9.621    Teclado/ps2_keyboard_0/ascii[3]_i_3_n_0
    SLICE_X2Y42          LUT4 (Prop_lut4_I3_O)        0.124     9.745 r  Teclado/ps2_keyboard_0/ascii[3]_i_1/O
                         net (fo=1, routed)           0.000     9.745    Teclado/ps2_keyboard_0_n_13
    SLICE_X2Y42          FDRE                                         r  Teclado/ascii_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.518    14.859    Teclado/CLK_IBUF_BUFG
    SLICE_X2Y42          FDRE                                         r  Teclado/ascii_reg[3]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y42          FDRE (Setup_fdre_C_D)        0.081    15.179    Teclado/ascii_reg[3]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -9.745    
  -------------------------------------------------------------------
                         slack                                  5.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Teclado/ps2_keyboard_0/count_idle_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ps2_keyboard_0/count_idle_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.935%)  route 0.119ns (25.065%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.596     1.479    Teclado/ps2_keyboard_0/CLK_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  Teclado/ps2_keyboard_0/count_idle_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  Teclado/ps2_keyboard_0/count_idle_reg[11]/Q
                         net (fo=2, routed)           0.118     1.738    Teclado/ps2_keyboard_0/count_idle_reg[11]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.898 r  Teclado/ps2_keyboard_0/count_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.899    Teclado/ps2_keyboard_0/count_idle_reg[8]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.953 r  Teclado/ps2_keyboard_0/count_idle_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.953    Teclado/ps2_keyboard_0/count_idle_reg[12]_i_1_n_7
    SLICE_X1Y50          FDRE                                         r  Teclado/ps2_keyboard_0/count_idle_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.864     1.992    Teclado/ps2_keyboard_0/CLK_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  Teclado/ps2_keyboard_0/count_idle_reg[12]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    Teclado/ps2_keyboard_0/count_idle_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Teclado/ascii_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.592     1.475    Teclado/CLK_IBUF_BUFG
    SLICE_X5Y42          FDRE                                         r  Teclado/ascii_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  Teclado/ascii_reg[5]/Q
                         net (fo=2, routed)           0.120     1.736    Teclado/ascii_reg_n_0_[5]
    SLICE_X4Y41          FDRE                                         r  Teclado/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.863     1.990    Teclado/CLK_IBUF_BUFG
    SLICE_X4Y41          FDRE                                         r  Teclado/ascii_code_reg[5]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X4Y41          FDRE (Hold_fdre_C_D)         0.066     1.557    Teclado/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Teclado/ascii_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.594     1.477    Teclado/CLK_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  Teclado/ascii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Teclado/ascii_reg[2]/Q
                         net (fo=2, routed)           0.122     1.740    Teclado/ascii_reg_n_0_[2]
    SLICE_X3Y41          FDRE                                         r  Teclado/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.865     1.992    Teclado/CLK_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  Teclado/ascii_code_reg[2]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X3Y41          FDRE (Hold_fdre_C_D)         0.066     1.559    Teclado/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Teclado/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/break_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.003%)  route 0.135ns (41.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.593     1.476    Teclado/CLK_IBUF_BUFG
    SLICE_X7Y45          FDRE                                         r  Teclado/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Teclado/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.135     1.752    Teclado/ps2_keyboard_0/out[0]
    SLICE_X6Y45          LUT6 (Prop_lut6_I3_O)        0.045     1.797 r  Teclado/ps2_keyboard_0/break_i_1/O
                         net (fo=1, routed)           0.000     1.797    Teclado/ps2_keyboard_0_n_2
    SLICE_X6Y45          FDRE                                         r  Teclado/break_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.864     1.991    Teclado/CLK_IBUF_BUFG
    SLICE_X6Y45          FDRE                                         r  Teclado/break_reg/C
                         clock pessimism             -0.502     1.489    
    SLICE_X6Y45          FDRE (Hold_fdre_C_D)         0.120     1.609    Teclado/break_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Teclado/ps2_keyboard_0/sync_ffs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ps2_keyboard_0/debounce_ps2_data/flipflops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.593     1.476    Teclado/ps2_keyboard_0/CLK_IBUF_BUFG
    SLICE_X0Y55          FDRE                                         r  Teclado/ps2_keyboard_0/sync_ffs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Teclado/ps2_keyboard_0/sync_ffs_reg[1]/Q
                         net (fo=1, routed)           0.115     1.732    Teclado/ps2_keyboard_0/debounce_ps2_data/Q[0]
    SLICE_X0Y55          FDRE                                         r  Teclado/ps2_keyboard_0/debounce_ps2_data/flipflops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.863     1.991    Teclado/ps2_keyboard_0/debounce_ps2_data/CLK_IBUF_BUFG
    SLICE_X0Y55          FDRE                                         r  Teclado/ps2_keyboard_0/debounce_ps2_data/flipflops_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y55          FDRE (Hold_fdre_C_D)         0.066     1.542    Teclado/ps2_keyboard_0/debounce_ps2_data/flipflops_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Teclado/prev_ps2_code_new_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.593     1.476    Teclado/CLK_IBUF_BUFG
    SLICE_X7Y45          FDRE                                         r  Teclado/prev_ps2_code_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.128     1.604 f  Teclado/prev_ps2_code_new_reg/Q
                         net (fo=1, routed)           0.054     1.659    Teclado/ps2_keyboard_0/prev_ps2_code_new
    SLICE_X7Y45          LUT5 (Prop_lut5_I0_O)        0.099     1.758 r  Teclado/ps2_keyboard_0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.758    Teclado/ps2_keyboard_0_n_9
    SLICE_X7Y45          FDRE                                         r  Teclado/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.864     1.991    Teclado/CLK_IBUF_BUFG
    SLICE_X7Y45          FDRE                                         r  Teclado/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X7Y45          FDRE (Hold_fdre_C_D)         0.091     1.567    Teclado/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Teclado/ps2_keyboard_0/sync_ffs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ps2_keyboard_0/debounce_ps2_clk/flipflops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.593     1.476    Teclado/ps2_keyboard_0/CLK_IBUF_BUFG
    SLICE_X0Y55          FDRE                                         r  Teclado/ps2_keyboard_0/sync_ffs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Teclado/ps2_keyboard_0/sync_ffs_reg[0]/Q
                         net (fo=1, routed)           0.125     1.742    Teclado/ps2_keyboard_0/debounce_ps2_clk/Q[0]
    SLICE_X0Y55          FDRE                                         r  Teclado/ps2_keyboard_0/debounce_ps2_clk/flipflops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.863     1.991    Teclado/ps2_keyboard_0/debounce_ps2_clk/CLK_IBUF_BUFG
    SLICE_X0Y55          FDRE                                         r  Teclado/ps2_keyboard_0/debounce_ps2_clk/flipflops_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y55          FDRE (Hold_fdre_C_D)         0.070     1.546    Teclado/ps2_keyboard_0/debounce_ps2_clk/flipflops_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Teclado/ps2_keyboard_0/debounce_ps2_data/flipflops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ps2_keyboard_0/debounce_ps2_data/result_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.868%)  route 0.076ns (25.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.593     1.476    Teclado/ps2_keyboard_0/debounce_ps2_data/CLK_IBUF_BUFG
    SLICE_X0Y53          FDRE                                         r  Teclado/ps2_keyboard_0/debounce_ps2_data/flipflops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.128     1.604 r  Teclado/ps2_keyboard_0/debounce_ps2_data/flipflops_reg[1]/Q
                         net (fo=2, routed)           0.076     1.680    Teclado/ps2_keyboard_0/debounce_ps2_data/p_0_in
    SLICE_X0Y53          LUT4 (Prop_lut4_I1_O)        0.099     1.779 r  Teclado/ps2_keyboard_0/debounce_ps2_data/result_i_1__0/O
                         net (fo=1, routed)           0.000     1.779    Teclado/ps2_keyboard_0/debounce_ps2_data/result_i_1__0_n_0
    SLICE_X0Y53          FDRE                                         r  Teclado/ps2_keyboard_0/debounce_ps2_data/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.863     1.991    Teclado/ps2_keyboard_0/debounce_ps2_data/CLK_IBUF_BUFG
    SLICE_X0Y53          FDRE                                         r  Teclado/ps2_keyboard_0/debounce_ps2_data/result_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y53          FDRE (Hold_fdre_C_D)         0.091     1.567    Teclado/ps2_keyboard_0/debounce_ps2_data/result_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Teclado/control_l_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/control_l_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.593     1.476    Teclado/CLK_IBUF_BUFG
    SLICE_X5Y45          FDRE                                         r  Teclado/control_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Teclado/control_l_reg/Q
                         net (fo=9, routed)           0.117     1.734    Teclado/ps2_keyboard_0/control_l_reg_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I5_O)        0.045     1.779 r  Teclado/ps2_keyboard_0/control_l_i_1/O
                         net (fo=1, routed)           0.000     1.779    Teclado/ps2_keyboard_0_n_6
    SLICE_X5Y45          FDRE                                         r  Teclado/control_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.864     1.991    Teclado/CLK_IBUF_BUFG
    SLICE_X5Y45          FDRE                                         r  Teclado/control_l_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X5Y45          FDRE (Hold_fdre_C_D)         0.091     1.567    Teclado/control_l_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Teclado/ascii_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.601%)  route 0.155ns (52.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.594     1.477    Teclado/CLK_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  Teclado/ascii_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Teclado/ascii_reg[4]/Q
                         net (fo=2, routed)           0.155     1.773    Teclado/ascii_reg_n_0_[4]
    SLICE_X2Y41          FDRE                                         r  Teclado/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.865     1.992    Teclado/CLK_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  Teclado/ascii_code_reg[4]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y41          FDRE (Hold_fdre_C_D)         0.063     1.556    Teclado/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   clk_interno_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y45    Teclado/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y44    Teclado/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y41    Teclado/ascii_code_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y40    Teclado/ascii_code_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y41    Teclado/ascii_code_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y40    Teclado/ascii_code_reg[1]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y41    Teclado/ascii_code_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y40    Teclado/ascii_code_reg[2]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_interno_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_interno_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y45    Teclado/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y44    Teclado/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41    Teclado/ascii_code_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41    Teclado/ascii_code_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    Teclado/ascii_code_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y41    Teclado/ascii_code_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41    Teclado/ascii_code_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y41    Teclado/ascii_code_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y44   Teclado/ascii_new_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y44    Teclado/ascii_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y44    Teclado/ascii_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y43   Teclado/counter1sec_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y42   Teclado/counter1sec_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y42   Teclado/counter1sec_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y42   Teclado/counter1sec_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y43   Teclado/counter1sec_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y43   Teclado/counter1sec_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y43   Teclado/counter1sec_reg[15]/C



