{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716543153725 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716543153729 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 16:32:33 2024 " "Processing started: Fri May 24 16:32:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716543153729 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543153729 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543153729 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716543154891 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716543154891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_register " "Found entity 1: first_register" {  } { { "first_register.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/first_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716543164439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "second_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file second_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Second_register " "Found entity 1: Second_register" {  } { { "Second_register.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Second_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716543164447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "third_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file third_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 third_register " "Found entity 1: third_register" {  } { { "third_register.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/third_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716543164454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourth_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file fourth_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fourth_register " "Found entity 1: fourth_register" {  } { { "fourth_register.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/fourth_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716543164462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file address_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Address_Generator " "Found entity 1: Address_Generator" {  } { { "Address_Generator.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Address_Generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716543164470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716543164478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "Data_Memory.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Data_Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716543164487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file hazard_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "hazard_unit.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/hazard_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716543164497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Fetch " "Found entity 1: Instruction_Fetch" {  } { { "Instruction_Fetch.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Instruction_Fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716543164504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "Instruction_Memory.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Instruction_Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716543164512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcplus4.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcplus4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCPlus4 " "Found entity 1: PCPlus4" {  } { { "PCPlus4.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/PCPlus4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716543164520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pctarget.sv 1 1 " "Found 1 design units, including 1 entities, in source file pctarget.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCTarget " "Found entity 1: PCTarget" {  } { { "PCTarget.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/PCTarget.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716543164528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Register_File.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716543164536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716543164544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux5 " "Found entity 1: mux5" {  } { { "mux5.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/mux5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716543164552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716543164560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716543164567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164567 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.sv " "Entity \"mux\" obtained from \"mux.sv\" instead of from Quartus Prime megafunction library" {  } { { "mux.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/mux.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1716543164576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716543164576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_alu " "Found entity 1: mux2_alu" {  } { { "mux2_alu.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/mux2_alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716543164584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/mux3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716543164592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sign_extend.sv(14) " "Verilog HDL warning at sign_extend.sv(14): extended using \"x\" or \"z\"" {  } { { "sign_extend.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/sign_extend.sv" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1716543164597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/sign_extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716543164601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decompress.sv 1 1 " "Found 1 design units, including 1 entities, in source file decompress.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decompress " "Found entity 1: Decompress" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716543164609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/mux2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716543164618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux5to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux5to1 " "Found entity 1: mux5to1" {  } { { "mux5to1.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/mux5to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716543164627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ls_sel.sv 1 1 " "Found 1 design units, including 1 entities, in source file ls_sel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LS_sel " "Found entity 1: LS_sel" {  } { { "LS_sel.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/LS_sel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716543164636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164636 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716543164706 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PCF_co main.sv(23) " "Verilog HDL warning at main.sv(23): object PCF_co used but never assigned" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 23 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1716543164707 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PCF_co 0 main.sv(23) " "Net \"PCF_co\" at main.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716543164714 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Address_Generator Address_Generator:i_ag " "Elaborating entity \"Address_Generator\" for hierarchy \"Address_Generator:i_ag\"" {  } { { "main.sv" "i_ag" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716543164739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory Instruction_Memory:i_im " "Elaborating entity \"Instruction_Memory\" for hierarchy \"Instruction_Memory:i_im\"" {  } { { "main.sv" "i_im" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716543164748 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "8 0 255 Instruction_Memory.sv(9) " "Verilog HDL warning at Instruction_Memory.sv(9): number of words (8) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "Instruction_Memory.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Instruction_Memory.sv" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1716543164750 "|main|Instruction_Memory:i_im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions_Value.data_a 0 Instruction_Memory.sv(5) " "Net \"instructions_Value.data_a\" at Instruction_Memory.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Instruction_Memory.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716543164754 "|main|Instruction_Memory:i_im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions_Value.waddr_a 0 Instruction_Memory.sv(5) " "Net \"instructions_Value.waddr_a\" at Instruction_Memory.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Instruction_Memory.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716543164754 "|main|Instruction_Memory:i_im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions_Value.we_a 0 Instruction_Memory.sv(5) " "Net \"instructions_Value.we_a\" at Instruction_Memory.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Instruction_Memory.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716543164754 "|main|Instruction_Memory:i_im"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decompress Decompress:De " "Elaborating entity \"Decompress\" for hierarchy \"Decompress:De\"" {  } { { "main.sv" "De" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716543164764 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "compress_o Decompress.sv(19) " "Verilog HDL Always Construct warning at Decompress.sv(19): inferring latch(es) for variable \"compress_o\", which holds its previous value in one or more paths through the always construct" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716543164766 "|main|Decompress:De"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag_PC Decompress.sv(19) " "Verilog HDL Always Construct warning at Decompress.sv(19): inferring latch(es) for variable \"flag_PC\", which holds its previous value in one or more paths through the always construct" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716543164766 "|main|Decompress:De"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "register_instruction Decompress.sv(19) " "Verilog HDL Always Construct warning at Decompress.sv(19): inferring latch(es) for variable \"register_instruction\", which holds its previous value in one or more paths through the always construct" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716543164766 "|main|Decompress:De"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag_un Decompress.sv(19) " "Verilog HDL Always Construct warning at Decompress.sv(19): inferring latch(es) for variable \"flag_un\", which holds its previous value in one or more paths through the always construct" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716543164766 "|main|Decompress:De"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 32 Decompress.sv(102) " "Verilog HDL assignment warning at Decompress.sv(102): truncated value with size 35 to match size of target (32)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716543164767 "|main|Decompress:De"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 32 Decompress.sv(106) " "Verilog HDL assignment warning at Decompress.sv(106): truncated value with size 35 to match size of target (32)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716543164767 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag_un Decompress.sv(23) " "Inferred latch for \"flag_un\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164770 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_instruction\[0\] Decompress.sv(23) " "Inferred latch for \"register_instruction\[0\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164770 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_instruction\[1\] Decompress.sv(23) " "Inferred latch for \"register_instruction\[1\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164770 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_instruction\[2\] Decompress.sv(23) " "Inferred latch for \"register_instruction\[2\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164771 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_instruction\[3\] Decompress.sv(23) " "Inferred latch for \"register_instruction\[3\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164771 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_instruction\[4\] Decompress.sv(23) " "Inferred latch for \"register_instruction\[4\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164771 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_instruction\[5\] Decompress.sv(23) " "Inferred latch for \"register_instruction\[5\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164771 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_instruction\[6\] Decompress.sv(23) " "Inferred latch for \"register_instruction\[6\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164771 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_instruction\[7\] Decompress.sv(23) " "Inferred latch for \"register_instruction\[7\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164771 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_instruction\[8\] Decompress.sv(23) " "Inferred latch for \"register_instruction\[8\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164772 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_instruction\[9\] Decompress.sv(23) " "Inferred latch for \"register_instruction\[9\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164772 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_instruction\[10\] Decompress.sv(23) " "Inferred latch for \"register_instruction\[10\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164772 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_instruction\[11\] Decompress.sv(23) " "Inferred latch for \"register_instruction\[11\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164772 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_instruction\[12\] Decompress.sv(23) " "Inferred latch for \"register_instruction\[12\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164772 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_instruction\[13\] Decompress.sv(23) " "Inferred latch for \"register_instruction\[13\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164772 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_instruction\[14\] Decompress.sv(23) " "Inferred latch for \"register_instruction\[14\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164772 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_instruction\[15\] Decompress.sv(23) " "Inferred latch for \"register_instruction\[15\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164772 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag_PC Decompress.sv(23) " "Inferred latch for \"flag_PC\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164773 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[0\] Decompress.sv(23) " "Inferred latch for \"compress_o\[0\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164773 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[1\] Decompress.sv(23) " "Inferred latch for \"compress_o\[1\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164773 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[2\] Decompress.sv(23) " "Inferred latch for \"compress_o\[2\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164773 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[3\] Decompress.sv(23) " "Inferred latch for \"compress_o\[3\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164773 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[4\] Decompress.sv(23) " "Inferred latch for \"compress_o\[4\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164773 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[5\] Decompress.sv(23) " "Inferred latch for \"compress_o\[5\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164773 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[6\] Decompress.sv(23) " "Inferred latch for \"compress_o\[6\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164773 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[7\] Decompress.sv(23) " "Inferred latch for \"compress_o\[7\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164773 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[8\] Decompress.sv(23) " "Inferred latch for \"compress_o\[8\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164773 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[9\] Decompress.sv(23) " "Inferred latch for \"compress_o\[9\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164773 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[10\] Decompress.sv(23) " "Inferred latch for \"compress_o\[10\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164774 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[11\] Decompress.sv(23) " "Inferred latch for \"compress_o\[11\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164774 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[12\] Decompress.sv(23) " "Inferred latch for \"compress_o\[12\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164774 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[13\] Decompress.sv(23) " "Inferred latch for \"compress_o\[13\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164774 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[14\] Decompress.sv(23) " "Inferred latch for \"compress_o\[14\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164774 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[15\] Decompress.sv(23) " "Inferred latch for \"compress_o\[15\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164774 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[16\] Decompress.sv(23) " "Inferred latch for \"compress_o\[16\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164774 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[17\] Decompress.sv(23) " "Inferred latch for \"compress_o\[17\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164774 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[18\] Decompress.sv(23) " "Inferred latch for \"compress_o\[18\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164774 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[19\] Decompress.sv(23) " "Inferred latch for \"compress_o\[19\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164774 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[20\] Decompress.sv(23) " "Inferred latch for \"compress_o\[20\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164774 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[21\] Decompress.sv(23) " "Inferred latch for \"compress_o\[21\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164775 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[22\] Decompress.sv(23) " "Inferred latch for \"compress_o\[22\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164775 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[23\] Decompress.sv(23) " "Inferred latch for \"compress_o\[23\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164775 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[24\] Decompress.sv(23) " "Inferred latch for \"compress_o\[24\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164775 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[25\] Decompress.sv(23) " "Inferred latch for \"compress_o\[25\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164775 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[26\] Decompress.sv(23) " "Inferred latch for \"compress_o\[26\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164775 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[27\] Decompress.sv(23) " "Inferred latch for \"compress_o\[27\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164775 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[28\] Decompress.sv(23) " "Inferred latch for \"compress_o\[28\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164775 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[29\] Decompress.sv(23) " "Inferred latch for \"compress_o\[29\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164775 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[30\] Decompress.sv(23) " "Inferred latch for \"compress_o\[30\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164775 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[31\] Decompress.sv(23) " "Inferred latch for \"compress_o\[31\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543164775 "|main|Decompress:De"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_register first_register:i_1 " "Elaborating entity \"first_register\" for hierarchy \"first_register:i_1\"" {  } { { "main.sv" "i_1" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716543164792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCPlus4 PCPlus4:i_pcp4 " "Elaborating entity \"PCPlus4\" for hierarchy \"PCPlus4:i_pcp4\"" {  } { { "main.sv" "i_pcp4" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716543164795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Fetch Instruction_Fetch:i_iff " "Elaborating entity \"Instruction_Fetch\" for hierarchy \"Instruction_Fetch:i_iff\"" {  } { { "main.sv" "i_iff" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716543164798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Register_File:i_rf " "Elaborating entity \"Register_File\" for hierarchy \"Register_File:i_rf\"" {  } { { "main.sv" "i_rf" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716543164802 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i Register_File.sv(22) " "Verilog HDL Always Construct warning at Register_File.sv(22): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "Register_File.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Register_File.sv" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716543164808 "|main|Register_File:i_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Register_File.sv(44) " "Verilog HDL assignment warning at Register_File.sv(44): truncated value with size 32 to match size of target (2)" {  } { { "Register_File.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Register_File.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716543164809 "|main|Register_File:i_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:i_se " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:i_se\"" {  } { { "main.sv" "i_se" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716543164811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Second_register Second_register:i_2 " "Elaborating entity \"Second_register\" for hierarchy \"Second_register:i_2\"" {  } { { "main.sv" "i_2" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716543164814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCTarget PCTarget:i_pct " "Elaborating entity \"PCTarget\" for hierarchy \"PCTarget:i_pct\"" {  } { { "main.sv" "i_pct" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716543164818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_alu mux2_alu:mux_scrb " "Elaborating entity \"mux2_alu\" for hierarchy \"mux2_alu:mux_scrb\"" {  } { { "main.sv" "mux_scrb" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716543164822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:i_alu " "Elaborating entity \"alu\" for hierarchy \"alu:i_alu\"" {  } { { "main.sv" "i_alu" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716543164825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "third_register third_register:i_3 " "Elaborating entity \"third_register\" for hierarchy \"third_register:i_3\"" {  } { { "main.sv" "i_3" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716543164828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Data_Memory:i_dm " "Elaborating entity \"Data_Memory\" for hierarchy \"Data_Memory:i_dm\"" {  } { { "main.sv" "i_dm" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716543164831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LS_sel LS_sel:sel " "Elaborating entity \"LS_sel\" for hierarchy \"LS_sel:sel\"" {  } { { "main.sv" "sel" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716543164889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5to1 mux5to1:muxx " "Elaborating entity \"mux5to1\" for hierarchy \"mux5to1:muxx\"" {  } { { "main.sv" "muxx" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716543164894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourth_register fourth_register:i_4 " "Elaborating entity \"fourth_register\" for hierarchy \"fourth_register:i_4\"" {  } { { "main.sv" "i_4" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716543164898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mux3:mux1 " "Elaborating entity \"mux3\" for hierarchy \"mux3:mux1\"" {  } { { "main.sv" "mux1" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716543164901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:i_c " "Elaborating entity \"Controller\" for hierarchy \"Controller:i_c\"" {  } { { "main.sv" "i_c" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716543164904 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUOp Controller.sv(23) " "Verilog HDL or VHDL warning at Controller.sv(23): object \"ALUOp\" assigned a value but never read" {  } { { "Controller.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Controller.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716543164905 "|main|Controller:i_c"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "Controller.sv(128) " "Verilog HDL Case Statement warning at Controller.sv(128): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "Controller.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Controller.sv" 128 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1716543164905 "|main|Controller:i_c"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "Controller.sv(130) " "Verilog HDL Case Statement warning at Controller.sv(130): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "Controller.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Controller.sv" 130 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1716543164905 "|main|Controller:i_c"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "Controller.sv(131) " "Verilog HDL Case Statement warning at Controller.sv(131): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "Controller.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Controller.sv" 131 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1716543164905 "|main|Controller:i_c"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "Controller.sv(132) " "Verilog HDL Case Statement warning at Controller.sv(132): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "Controller.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Controller.sv" 132 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1716543164905 "|main|Controller:i_c"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "Controller.sv(133) " "Verilog HDL Case Statement warning at Controller.sv(133): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "Controller.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Controller.sv" 133 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1716543164905 "|main|Controller:i_c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_unit hazard_unit:i_hu " "Elaborating entity \"hazard_unit\" for hierarchy \"hazard_unit:i_hu\"" {  } { { "main.sv" "i_hu" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716543164907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5 mux5:muxxx " "Elaborating entity \"mux5\" for hierarchy \"mux5:muxxx\"" {  } { { "main.sv" "muxxx" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716543164910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:muxxxxx " "Elaborating entity \"mux4\" for hierarchy \"mux4:muxxxxx\"" {  } { { "main.sv" "muxxxxx" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716543164914 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/pipe_line/db/main.ram0_Instruction_Memory_6c21a04c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/pipe_line/db/main.ram0_Instruction_Memory_6c21a04c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1716543167053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|compress_o\[0\] " "LATCH primitive \"Decompress:De\|compress_o\[0\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1716543168824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|compress_o\[1\] " "LATCH primitive \"Decompress:De\|compress_o\[1\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1716543168826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|compress_o\[2\] " "LATCH primitive \"Decompress:De\|compress_o\[2\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1716543168826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|compress_o\[3\] " "LATCH primitive \"Decompress:De\|compress_o\[3\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1716543168826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|compress_o\[4\] " "LATCH primitive \"Decompress:De\|compress_o\[4\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1716543168826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|compress_o\[5\] " "LATCH primitive \"Decompress:De\|compress_o\[5\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1716543168826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|compress_o\[6\] " "LATCH primitive \"Decompress:De\|compress_o\[6\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1716543168826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|compress_o\[7\] " "LATCH primitive \"Decompress:De\|compress_o\[7\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1716543168826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|compress_o\[8\] " "LATCH primitive \"Decompress:De\|compress_o\[8\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1716543168826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|compress_o\[9\] " "LATCH primitive \"Decompress:De\|compress_o\[9\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1716543168826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|compress_o\[10\] " "LATCH primitive \"Decompress:De\|compress_o\[10\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1716543168826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|compress_o\[11\] " "LATCH primitive \"Decompress:De\|compress_o\[11\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1716543168830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|compress_o\[12\] " "LATCH primitive \"Decompress:De\|compress_o\[12\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1716543168830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|compress_o\[13\] " "LATCH primitive \"Decompress:De\|compress_o\[13\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1716543168830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|compress_o\[14\] " "LATCH primitive \"Decompress:De\|compress_o\[14\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1716543168846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|compress_o\[15\] " "LATCH primitive \"Decompress:De\|compress_o\[15\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1716543168846 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:i_alu\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:i_alu\|Div0\"" {  } { { "alu.sv" "Div0" { Text "C:/intelFPGA_lite/18.1/pipe_line/alu.sv" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716543171110 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1716543171110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:i_alu\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"alu:i_alu\|lpm_divide:Div0\"" {  } { { "alu.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/alu.sv" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716543171200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:i_alu\|lpm_divide:Div0 " "Instantiated megafunction \"alu:i_alu\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716543171200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716543171200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716543171200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716543171200 ""}  } { { "alu.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/alu.sv" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716543171200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3dm " "Found entity 1: lpm_divide_3dm" {  } { { "db/lpm_divide_3dm.tdf" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/db/lpm_divide_3dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716543171256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543171256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716543171289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543171289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/db/alt_u_div_o2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716543171371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543171371 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1716543171625 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Decompress:De\|compress_o\[26\] Decompress:De\|compress_o\[27\] " "Duplicate LATCH primitive \"Decompress:De\|compress_o\[26\]\" merged with LATCH primitive \"Decompress:De\|compress_o\[27\]\"" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 3 1716543172915 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Decompress:De\|register_instruction\[11\] Decompress:De\|register_instruction\[10\] " "Duplicate LATCH primitive \"Decompress:De\|register_instruction\[11\]\" merged with LATCH primitive \"Decompress:De\|register_instruction\[10\]\"" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 3 1716543172915 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 3 1716543172915 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decompress:De\|flag_un " "Latch Decompress:De\|flag_un has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decompress:De\|compress_o\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal Decompress:De\|compress_o\[3\]~synth" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1716543172920 ""}  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1716543172920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decompress:De\|register_instruction\[0\] " "Latch Decompress:De\|register_instruction\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Address_Generator:i_ag\|PCF\[9\]~synth " "Ports D and ENA on the latch are fed by the same signal Address_Generator:i_ag\|PCF\[9\]~synth" {  } { { "Address_Generator.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Address_Generator.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1716543172920 ""}  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1716543172920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decompress:De\|register_instruction\[1\] " "Latch Decompress:De\|register_instruction\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Address_Generator:i_ag\|PCF\[9\]~synth " "Ports D and ENA on the latch are fed by the same signal Address_Generator:i_ag\|PCF\[9\]~synth" {  } { { "Address_Generator.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Address_Generator.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1716543172921 ""}  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1716543172921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decompress:De\|register_instruction\[3\] " "Latch Decompress:De\|register_instruction\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Address_Generator:i_ag\|PCF\[9\]~synth " "Ports D and ENA on the latch are fed by the same signal Address_Generator:i_ag\|PCF\[9\]~synth" {  } { { "Address_Generator.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Address_Generator.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1716543172921 ""}  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1716543172921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decompress:De\|register_instruction\[4\] " "Latch Decompress:De\|register_instruction\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Address_Generator:i_ag\|PCF\[9\]~synth " "Ports D and ENA on the latch are fed by the same signal Address_Generator:i_ag\|PCF\[9\]~synth" {  } { { "Address_Generator.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Address_Generator.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1716543172922 ""}  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1716543172922 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decompress:De\|register_instruction\[5\] " "Latch Decompress:De\|register_instruction\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Address_Generator:i_ag\|PCF\[9\]~synth " "Ports D and ENA on the latch are fed by the same signal Address_Generator:i_ag\|PCF\[9\]~synth" {  } { { "Address_Generator.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Address_Generator.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1716543172922 ""}  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1716543172922 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decompress:De\|register_instruction\[6\] " "Latch Decompress:De\|register_instruction\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Address_Generator:i_ag\|PCF\[9\]~synth " "Ports D and ENA on the latch are fed by the same signal Address_Generator:i_ag\|PCF\[9\]~synth" {  } { { "Address_Generator.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Address_Generator.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1716543172937 ""}  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1716543172937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decompress:De\|register_instruction\[7\] " "Latch Decompress:De\|register_instruction\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Address_Generator:i_ag\|PCF\[9\]~synth " "Ports D and ENA on the latch are fed by the same signal Address_Generator:i_ag\|PCF\[9\]~synth" {  } { { "Address_Generator.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Address_Generator.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1716543172953 ""}  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1716543172953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decompress:De\|register_instruction\[8\] " "Latch Decompress:De\|register_instruction\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Address_Generator:i_ag\|PCF\[9\]~synth " "Ports D and ENA on the latch are fed by the same signal Address_Generator:i_ag\|PCF\[9\]~synth" {  } { { "Address_Generator.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Address_Generator.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1716543172968 ""}  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1716543172968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decompress:De\|register_instruction\[9\] " "Latch Decompress:De\|register_instruction\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Address_Generator:i_ag\|PCF\[9\]~synth " "Ports D and ENA on the latch are fed by the same signal Address_Generator:i_ag\|PCF\[9\]~synth" {  } { { "Address_Generator.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Address_Generator.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1716543172983 ""}  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1716543172983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decompress:De\|register_instruction\[10\] " "Latch Decompress:De\|register_instruction\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Address_Generator:i_ag\|PCF\[9\]~synth " "Ports D and ENA on the latch are fed by the same signal Address_Generator:i_ag\|PCF\[9\]~synth" {  } { { "Address_Generator.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Address_Generator.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1716543172983 ""}  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1716543172983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decompress:De\|register_instruction\[13\] " "Latch Decompress:De\|register_instruction\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Address_Generator:i_ag\|PCF\[9\]~synth " "Ports D and ENA on the latch are fed by the same signal Address_Generator:i_ag\|PCF\[9\]~synth" {  } { { "Address_Generator.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Address_Generator.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1716543172999 ""}  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1716543172999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decompress:De\|register_instruction\[15\] " "Latch Decompress:De\|register_instruction\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Address_Generator:i_ag\|PCF\[9\]~synth " "Ports D and ENA on the latch are fed by the same signal Address_Generator:i_ag\|PCF\[9\]~synth" {  } { { "Address_Generator.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Address_Generator.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1716543173014 ""}  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1716543173014 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "third_register:i_3\|funct3M\[0\] third_register:i_3\|funct3M\[0\]~synth third_register:i_3\|funct3M\[0\]~synth " "Register \"third_register:i_3\|funct3M\[0\]\" is converted into an equivalent circuit using register \"third_register:i_3\|funct3M\[0\]~synth\" and latch \"third_register:i_3\|funct3M\[0\]~synth\"" {  } { { "third_register.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/third_register.sv" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1716543173033 "|main|third_register:i_3|funct3M[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "third_register:i_3\|funct3M\[1\] third_register:i_3\|funct3M\[1\]~synth third_register:i_3\|funct3M\[1\]~synth " "Register \"third_register:i_3\|funct3M\[1\]\" is converted into an equivalent circuit using register \"third_register:i_3\|funct3M\[1\]~synth\" and latch \"third_register:i_3\|funct3M\[1\]~synth\"" {  } { { "third_register.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/third_register.sv" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1716543173033 "|main|third_register:i_3|funct3M[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "third_register:i_3\|funct3M\[2\] third_register:i_3\|funct3M\[2\]~synth third_register:i_3\|funct3M\[2\]~synth " "Register \"third_register:i_3\|funct3M\[2\]\" is converted into an equivalent circuit using register \"third_register:i_3\|funct3M\[2\]~synth\" and latch \"third_register:i_3\|funct3M\[2\]~synth\"" {  } { { "third_register.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/third_register.sv" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1716543173033 "|main|third_register:i_3|funct3M[2]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 3 1716543173033 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "temp_inss\[18\] GND " "Pin \"temp_inss\[18\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|temp_inss[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp_inss\[28\] GND " "Pin \"temp_inss\[28\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|temp_inss[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp_inss\[30\] GND " "Pin \"temp_inss\[30\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|temp_inss[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[2\] GND " "Pin \"checkx3\[2\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|checkx3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[3\] GND " "Pin \"checkx3\[3\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|checkx3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[4\] GND " "Pin \"checkx3\[4\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|checkx3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[5\] GND " "Pin \"checkx3\[5\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|checkx3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[6\] GND " "Pin \"checkx3\[6\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|checkx3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[7\] GND " "Pin \"checkx3\[7\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|checkx3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[8\] GND " "Pin \"checkx3\[8\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|checkx3[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[9\] GND " "Pin \"checkx3\[9\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|checkx3[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[10\] GND " "Pin \"checkx3\[10\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|checkx3[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[11\] GND " "Pin \"checkx3\[11\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|checkx3[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[12\] GND " "Pin \"checkx3\[12\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|checkx3[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[13\] GND " "Pin \"checkx3\[13\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|checkx3[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[14\] GND " "Pin \"checkx3\[14\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|checkx3[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[15\] GND " "Pin \"checkx3\[15\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|checkx3[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[16\] GND " "Pin \"checkx3\[16\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|checkx3[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[17\] GND " "Pin \"checkx3\[17\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|checkx3[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[18\] GND " "Pin \"checkx3\[18\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|checkx3[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[19\] GND " "Pin \"checkx3\[19\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|checkx3[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[20\] GND " "Pin \"checkx3\[20\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|checkx3[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[21\] GND " "Pin \"checkx3\[21\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|checkx3[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[22\] GND " "Pin \"checkx3\[22\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|checkx3[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[23\] GND " "Pin \"checkx3\[23\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|checkx3[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[24\] GND " "Pin \"checkx3\[24\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|checkx3[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[25\] GND " "Pin \"checkx3\[25\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|checkx3[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[26\] GND " "Pin \"checkx3\[26\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|checkx3[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[27\] GND " "Pin \"checkx3\[27\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|checkx3[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[28\] GND " "Pin \"checkx3\[28\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|checkx3[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[29\] GND " "Pin \"checkx3\[29\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|checkx3[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[30\] GND " "Pin \"checkx3\[30\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|checkx3[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[31\] GND " "Pin \"checkx3\[31\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|checkx3[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCF_coo\[0\] GND " "Pin \"PCF_coo\[0\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|PCF_coo[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCF_coo\[1\] GND " "Pin \"PCF_coo\[1\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|PCF_coo[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCF_coo\[2\] GND " "Pin \"PCF_coo\[2\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|PCF_coo[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCF_coo\[3\] GND " "Pin \"PCF_coo\[3\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|PCF_coo[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCF_coo\[4\] GND " "Pin \"PCF_coo\[4\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|PCF_coo[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCF_coo\[5\] GND " "Pin \"PCF_coo\[5\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|PCF_coo[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCF_coo\[6\] GND " "Pin \"PCF_coo\[6\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|PCF_coo[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCF_coo\[7\] GND " "Pin \"PCF_coo\[7\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|PCF_coo[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCF_coo\[8\] GND " "Pin \"PCF_coo\[8\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|PCF_coo[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCF_coo\[9\] GND " "Pin \"PCF_coo\[9\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|PCF_coo[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCF_coo\[10\] GND " "Pin \"PCF_coo\[10\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|PCF_coo[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCF_coo\[11\] GND " "Pin \"PCF_coo\[11\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|PCF_coo[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCF_coo\[12\] GND " "Pin \"PCF_coo\[12\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|PCF_coo[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCF_coo\[13\] GND " "Pin \"PCF_coo\[13\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|PCF_coo[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCF_coo\[14\] GND " "Pin \"PCF_coo\[14\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|PCF_coo[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCF_coo\[15\] GND " "Pin \"PCF_coo\[15\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|PCF_coo[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCF_coo\[16\] GND " "Pin \"PCF_coo\[16\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|PCF_coo[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCF_coo\[17\] GND " "Pin \"PCF_coo\[17\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|PCF_coo[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCF_coo\[18\] GND " "Pin \"PCF_coo\[18\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|PCF_coo[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCF_coo\[19\] GND " "Pin \"PCF_coo\[19\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|PCF_coo[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCF_coo\[20\] GND " "Pin \"PCF_coo\[20\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|PCF_coo[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCF_coo\[21\] GND " "Pin \"PCF_coo\[21\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|PCF_coo[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCF_coo\[22\] GND " "Pin \"PCF_coo\[22\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|PCF_coo[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCF_coo\[23\] GND " "Pin \"PCF_coo\[23\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|PCF_coo[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCF_coo\[24\] GND " "Pin \"PCF_coo\[24\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|PCF_coo[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCF_coo\[25\] GND " "Pin \"PCF_coo\[25\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|PCF_coo[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCF_coo\[26\] GND " "Pin \"PCF_coo\[26\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|PCF_coo[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCF_coo\[27\] GND " "Pin \"PCF_coo\[27\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|PCF_coo[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCF_coo\[28\] GND " "Pin \"PCF_coo\[28\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|PCF_coo[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCF_coo\[29\] GND " "Pin \"PCF_coo\[29\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|PCF_coo[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCF_coo\[30\] GND " "Pin \"PCF_coo\[30\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|PCF_coo[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCF_coo\[31\] GND " "Pin \"PCF_coo\[31\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716543176385 "|main|PCF_coo[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1716543176385 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716543177006 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/pipe_line/output_files/main.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/pipe_line/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543181520 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716543182186 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716543182186 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15726 " "Implemented 15726 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716543183028 ""} { "Info" "ICUT_CUT_TM_OPINS" "357 " "Implemented 357 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716543183028 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15365 " "Implemented 15365 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716543183028 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1716543183028 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716543183028 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 136 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 136 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4961 " "Peak virtual memory: 4961 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716543183057 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 16:33:03 2024 " "Processing ended: Fri May 24 16:33:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716543183057 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716543183057 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716543183057 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716543183057 ""}
