#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e481f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1e48380 .scope module, "tb" "tb" 3 85;
 .timescale -12 -12;
L_0x1e326e0 .functor NOT 1, L_0x1e8aa10, C4<0>, C4<0>, C4<0>;
L_0x1e32ac0 .functor XOR 1, L_0x1e8a620, L_0x1e8a750, C4<0>, C4<0>;
L_0x1e32e70 .functor XOR 1, L_0x1e32ac0, L_0x1e8a8a0, C4<0>, C4<0>;
v0x1e794d0_0 .net *"_ivl_10", 0 0, L_0x1e8a8a0;  1 drivers
v0x1e795d0_0 .net *"_ivl_12", 0 0, L_0x1e32e70;  1 drivers
v0x1e796b0_0 .net *"_ivl_2", 0 0, L_0x1e8a580;  1 drivers
v0x1e79770_0 .net *"_ivl_4", 0 0, L_0x1e8a620;  1 drivers
v0x1e79850_0 .net *"_ivl_6", 0 0, L_0x1e8a750;  1 drivers
v0x1e79980_0 .net *"_ivl_8", 0 0, L_0x1e32ac0;  1 drivers
v0x1e79a60_0 .var "clk", 0 0;
v0x1e79b00_0 .net "done_dut", 0 0, L_0x1e8a440;  1 drivers
v0x1e79ba0_0 .net "done_ref", 0 0, L_0x1e8a2b0;  1 drivers
v0x1e79cd0_0 .net "in", 0 0, v0x1e78350_0;  1 drivers
v0x1e79d70_0 .net "reset", 0 0, v0x1e78420_0;  1 drivers
v0x1e79e10_0 .var/2u "stats1", 159 0;
v0x1e79eb0_0 .var/2u "strobe", 0 0;
v0x1e79f70_0 .net "tb_match", 0 0, L_0x1e8aa10;  1 drivers
v0x1e7a030_0 .net "tb_mismatch", 0 0, L_0x1e326e0;  1 drivers
L_0x1e8a580 .concat [ 1 0 0 0], L_0x1e8a2b0;
L_0x1e8a620 .concat [ 1 0 0 0], L_0x1e8a2b0;
L_0x1e8a750 .concat [ 1 0 0 0], L_0x1e8a440;
L_0x1e8a8a0 .concat [ 1 0 0 0], L_0x1e8a2b0;
L_0x1e8aa10 .cmp/eeq 1, L_0x1e8a580, L_0x1e32e70;
S_0x1e4cbe0 .scope module, "good1" "reference_module" 3 126, 3 4 0, S_0x1e48380;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "done";
P_0x1e4cd70 .param/l "B0" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x1e4cdb0 .param/l "B1" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x1e4cdf0 .param/l "B2" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x1e4ce30 .param/l "B3" 0 3 10, +C4<00000000000000000000000000000011>;
P_0x1e4ce70 .param/l "B4" 0 3 10, +C4<00000000000000000000000000000100>;
P_0x1e4ceb0 .param/l "B5" 0 3 10, +C4<00000000000000000000000000000101>;
P_0x1e4cef0 .param/l "B6" 0 3 10, +C4<00000000000000000000000000000110>;
P_0x1e4cf30 .param/l "B7" 0 3 10, +C4<00000000000000000000000000000111>;
P_0x1e4cf70 .param/l "DONE" 0 3 10, +C4<00000000000000000000000000001010>;
P_0x1e4cfb0 .param/l "ERR" 0 3 10, +C4<00000000000000000000000000001011>;
P_0x1e4cff0 .param/l "START" 0 3 10, +C4<00000000000000000000000000001000>;
P_0x1e4d030 .param/l "STOP" 0 3 10, +C4<00000000000000000000000000001001>;
v0x1e31cb0_0 .net *"_ivl_0", 31 0, L_0x1e7a140;  1 drivers
L_0x7fd4a190a018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1e320a0_0 .net *"_ivl_3", 27 0, L_0x7fd4a190a018;  1 drivers
L_0x7fd4a190a060 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0x1e32440_0 .net/2u *"_ivl_4", 31 0, L_0x7fd4a190a060;  1 drivers
v0x1e32830_0 .net "clk", 0 0, v0x1e79a60_0;  1 drivers
v0x1e32bd0_0 .net "done", 0 0, L_0x1e8a2b0;  alias, 1 drivers
v0x1e32fc0_0 .net "in", 0 0, v0x1e78350_0;  alias, 1 drivers
v0x1e33360_0 .var "next", 3 0;
v0x1e77df0_0 .net "reset", 0 0, v0x1e78420_0;  alias, 1 drivers
v0x1e77eb0_0 .var "state", 3 0;
E_0x1e446d0 .event posedge, v0x1e32830_0;
E_0x1e42c30 .event anyedge, v0x1e77eb0_0, v0x1e32fc0_0;
L_0x1e7a140 .concat [ 4 28 0 0], v0x1e77eb0_0, L_0x7fd4a190a018;
L_0x1e8a2b0 .cmp/eq 32, L_0x1e7a140, L_0x7fd4a190a060;
S_0x1e780a0 .scope module, "stim1" "stimulus_gen" 3 121, 3 41 0, S_0x1e48380;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 1 "reset";
v0x1e78290_0 .net "clk", 0 0, v0x1e79a60_0;  alias, 1 drivers
v0x1e78350_0 .var "in", 0 0;
v0x1e78420_0 .var "reset", 0 0;
E_0x1e44360/0 .event negedge, v0x1e32830_0;
E_0x1e44360/1 .event posedge, v0x1e32830_0;
E_0x1e44360 .event/or E_0x1e44360/0, E_0x1e44360/1;
S_0x1e78520 .scope module, "top_module1" "top_module" 3 132, 4 1 0, S_0x1e48380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "done";
P_0x1e3c8d0 .param/l "DATA_BITS" 0 4 11, C4<010>;
P_0x1e3c910 .param/l "IDLE" 0 4 11, C4<000>;
P_0x1e3c950 .param/l "START_BIT" 0 4 11, C4<001>;
P_0x1e3c990 .param/l "STOP_BIT" 0 4 11, C4<011>;
L_0x7fd4a190a0a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1e789d0_0 .net/2u *"_ivl_0", 2 0, L_0x7fd4a190a0a8;  1 drivers
v0x1e78ad0_0 .net "clk", 0 0, v0x1e79a60_0;  alias, 1 drivers
v0x1e78be0_0 .var "data", 7 0;
v0x1e78c80_0 .net "done", 0 0, L_0x1e8a440;  alias, 1 drivers
v0x1e78d40_0 .net "in", 0 0, v0x1e78350_0;  alias, 1 drivers
v0x1e78e80_0 .var "next_state", 2 0;
v0x1e78f60_0 .net "reset", 0 0, v0x1e78420_0;  alias, 1 drivers
v0x1e79050_0 .var "state", 2 0;
v0x1e79130_0 .var "stop_bit", 0 0;
E_0x1e299f0 .event anyedge, v0x1e32fc0_0, v0x1e79050_0;
E_0x1e59d30 .event posedge, v0x1e77df0_0, v0x1e32830_0;
L_0x1e8a440 .cmp/eq 3, v0x1e79050_0, L_0x7fd4a190a0a8;
S_0x1e79300 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 140, 3 140 0, S_0x1e48380;
 .timescale -12 -12;
E_0x1e5a050 .event anyedge, v0x1e79eb0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e79eb0_0;
    %nor/r;
    %assign/vec4 v0x1e79eb0_0, 0;
    %wait E_0x1e5a050;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e780a0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e78420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e78350_0, 0;
    %wait E_0x1e446d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e78420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e78350_0, 0;
    %pushi/vec4 9, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e446d0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e78350_0, 0;
    %wait E_0x1e446d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e78350_0, 0;
    %pushi/vec4 9, 0, 32;
T_1.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.3, 5;
    %jmp/1 T_1.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e446d0;
    %jmp T_1.2;
T_1.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e78350_0, 0;
    %wait E_0x1e446d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e78350_0, 0;
    %pushi/vec4 10, 0, 32;
T_1.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.5, 5;
    %jmp/1 T_1.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e446d0;
    %jmp T_1.4;
T_1.5 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e78350_0, 0;
    %wait E_0x1e446d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e78350_0, 0;
    %pushi/vec4 10, 0, 32;
T_1.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.7, 5;
    %jmp/1 T_1.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e446d0;
    %jmp T_1.6;
T_1.7 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e78350_0, 0;
    %wait E_0x1e446d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e78350_0, 0;
    %pushi/vec4 9, 0, 32;
T_1.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.9, 5;
    %jmp/1 T_1.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e446d0;
    %jmp T_1.8;
T_1.9 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e78350_0, 0;
    %wait E_0x1e446d0;
    %pushi/vec4 800, 0, 32;
T_1.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.11, 5;
    %jmp/1 T_1.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e44360;
    %vpi_func 3 76 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1e78350_0, 0;
    %vpi_func 3 77 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x1e78420_0, 0;
    %jmp T_1.10;
T_1.11 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 80 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1e4cbe0;
T_2 ;
Ewait_0 .event/or E_0x1e42c30, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1e77eb0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %jmp T_2.12;
T_2.0 ;
    %load/vec4 v0x1e32fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.13, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_2.14, 8;
T_2.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.14, 8;
 ; End of false expr.
    %blend;
T_2.14;
    %pad/s 4;
    %store/vec4 v0x1e33360_0, 0, 4;
    %jmp T_2.12;
T_2.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1e33360_0, 0, 4;
    %jmp T_2.12;
T_2.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1e33360_0, 0, 4;
    %jmp T_2.12;
T_2.3 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x1e33360_0, 0, 4;
    %jmp T_2.12;
T_2.4 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x1e33360_0, 0, 4;
    %jmp T_2.12;
T_2.5 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x1e33360_0, 0, 4;
    %jmp T_2.12;
T_2.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x1e33360_0, 0, 4;
    %jmp T_2.12;
T_2.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x1e33360_0, 0, 4;
    %jmp T_2.12;
T_2.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x1e33360_0, 0, 4;
    %jmp T_2.12;
T_2.9 ;
    %load/vec4 v0x1e32fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.15, 8;
    %pushi/vec4 10, 0, 32;
    %jmp/1 T_2.16, 8;
T_2.15 ; End of true expr.
    %pushi/vec4 11, 0, 32;
    %jmp/0 T_2.16, 8;
 ; End of false expr.
    %blend;
T_2.16;
    %pad/s 4;
    %store/vec4 v0x1e33360_0, 0, 4;
    %jmp T_2.12;
T_2.10 ;
    %load/vec4 v0x1e32fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.17, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_2.18, 8;
T_2.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.18, 8;
 ; End of false expr.
    %blend;
T_2.18;
    %pad/s 4;
    %store/vec4 v0x1e33360_0, 0, 4;
    %jmp T_2.12;
T_2.11 ;
    %load/vec4 v0x1e32fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.19, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_2.20, 8;
T_2.19 ; End of true expr.
    %pushi/vec4 11, 0, 32;
    %jmp/0 T_2.20, 8;
 ; End of false expr.
    %blend;
T_2.20;
    %pad/s 4;
    %store/vec4 v0x1e33360_0, 0, 4;
    %jmp T_2.12;
T_2.12 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1e4cbe0;
T_3 ;
    %wait E_0x1e446d0;
    %load/vec4 v0x1e77df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x1e77eb0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1e33360_0;
    %assign/vec4 v0x1e77eb0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1e78520;
T_4 ;
    %wait E_0x1e59d30;
    %load/vec4 v0x1e78f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1e79050_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1e78e80_0;
    %assign/vec4 v0x1e79050_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1e78520;
T_5 ;
    %wait E_0x1e299f0;
    %load/vec4 v0x1e79050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1e78be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e79130_0, 0;
    %load/vec4 v0x1e78d40_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.5, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1e78e80_0, 0;
    %jmp T_5.6;
T_5.5 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1e78e80_0, 0;
T_5.6 ;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x1e78d40_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.7, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1e78e80_0, 0;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1e78e80_0, 0;
T_5.8 ;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x1e78be0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x1e78d40_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1e78be0_0, 0;
    %load/vec4 v0x1e78be0_0;
    %parti/s 1, 7, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.9, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1e78e80_0, 0;
    %jmp T_5.10;
T_5.9 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1e78e80_0, 0;
T_5.10 ;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x1e78d40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.11, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1e78e80_0, 0;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1e78e80_0, 0;
T_5.12 ;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1e48380;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e79a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e79eb0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1e48380;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e79a60_0;
    %inv;
    %store/vec4 v0x1e79a60_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1e48380;
T_8 ;
    %vpi_call/w 3 113 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 114 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e78290_0, v0x1e7a030_0, v0x1e79a60_0, v0x1e79cd0_0, v0x1e79d70_0, v0x1e79ba0_0, v0x1e79b00_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1e48380;
T_9 ;
    %load/vec4 v0x1e79e10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1e79e10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e79e10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 149 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 150 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1e79e10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e79e10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 152 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 153 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e79e10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e79e10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 154 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1e48380;
T_10 ;
    %wait E_0x1e44360;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e79e10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e79e10_0, 4, 32;
    %load/vec4 v0x1e79f70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1e79e10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 165 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e79e10_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e79e10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e79e10_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1e79ba0_0;
    %load/vec4 v0x1e79ba0_0;
    %load/vec4 v0x1e79b00_0;
    %xor;
    %load/vec4 v0x1e79ba0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1e79e10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 169 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e79e10_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1e79e10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e79e10_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fsm_serial/fsm_serial_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can10_depth0/human/fsm_serial/iter0/response7/top_module.sv";
