<root><simulation><result_generated_time />2023-05-16 18:11:44<layer><layer_spec />{'B': 1, 'K': 256, 'C': 128, 'OY': 7, 'OX': 7, 'IY': 9, 'IX': 9, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />14450688<total_data_size_element />{'W': 294912, 'I': 10368, 'O': 12544}<total_data_reuse />{'W': 49, 'I': 1393.7777777777778, 'O': 1152}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />23/27</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [8, 1, 1], 'O': [128, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 32)], [('C', 8), ('K', 4)]], [], []]<I />[[[('K', 32)], [('K', 4)]], [[], [('C', 8)]], [], []]<O />[[[], [('C', 8)]], [[('K', 32)], [('K', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 7), ('OX', 7)], [('K', 2), ('FY', 3), ('FX', 3), ('C', 16)], []]<I />[[('OY', 7), ('OX', 7), ('K', 2), ('FY', 3)], [('FX', 3), ('C', 16)], []]<O />[[], [('OY', 7), ('OX', 7), ('K', 2), ('FY', 3), ('FX', 3), ('C', 16)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 49, 1, 1], 'I': [128.0, 10.89, 1.0, 1.0], 'O': [8.0, 1, 144, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, True, False, False]<used_mem_size_bit />{'W': [8, 2359296, 2359296], 'I': [504, 82944, 82944], 'O': [8, 100352, 100352], 'O_partial': [8, 100352, 0], 'O_final': [0, 0, 100352]}<actual_mem_utilization_individual />{'W': [0.02, 0.07, 0.0], 'I': [0.98, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.08, 0.0], 'I': [0.98, 0.08, 0.0], 'O': [0.02, 0.08, 0.0]}<effective_mem_size_bit />{'W': [8, 1179648, 2359296], 'I': [504, 5184, 82944], 'O': [8, 100352, 100352], 'O_partial': [8, 100352, 0], 'O_final': [0, 0, 100352]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 8, 1, 1], 'O': [1024, 128, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [8, 8, 1, 1], 'O': [128, 128, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [128.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[294912, 294912], [294912, 294912], [294912, 0]]<I />[[112896, 10368], [10368, 10368], [10368, 0]]<O />[[(1793792, 1806336), (1806336, 1793792)], [(1793792, 1806336), (12544, 0)], [(0, 12544), (0, 0)]]<O_partial />[[(1793792, 1806336), (1806336, 1793792)], [(1793792, 1806336), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (12544, 0)], [(0, 12544), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[36864, 36864], [4608, 4608], [1152, 0]]<I />[[14112, 1296], [162, 162], [40, 0]]<O />[[(224224, 225792), (225792, 224224)], [(28028, 28224), (196, 0)], [(0, 49), (0, 0)]]<O_partial />[([224224, 225792], [225792, 224224]), ([28028, 28224], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [196, 0]), ([0, 49], [0, 0])]</mem_access_count_word><mac_count><active />14450688<idle />0</mac_count></basic_info><energy><total_energy />31597742.8<mem_energy_breakdown><W />[25.8, 913.2, 1534.3]<I />[5.2, 32.1, 53.9]<O />[315.3, 5593.6, 65.3]</mem_energy_breakdown><MAC_energy><active_MAC />31589204.0<idle_MAC />0.0<total />31589204.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.3717<utilization_without_data_loading />0.4252<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.3717<mac_utilize_temporal_without_data_loading />0.4252</mac_array_utilization><latency><latency_cycle_with_data_loading />37970<latency_cycle_without_data_loading />33192<ideal_computing_cycle />14112<data_loading><load_cycle_total />4778<load_cycle_individual />{'W': [16, 4608, 0], 'I': [8, 162, 0]}<load_cycle_combined />{'W': 4608, 'I': 162}</data_loading><mem_stalling><mem_stall_cycle_total />19080<mem_stall_cycle_individual />{'W': [[-14111], [-14063, -9471], [-14112, -14112]], 'I': [[-14111], [-1927, -1927], [-14112, -14112]], 'O': [[-14112], [-14112, 14112], [-13916, -14063]]}<mem_stall_cycle_shared />{'W': [[-14111], [-14063, 19080], [0, 0]], 'I': [[-14111], [-1927, 19080], [0, 0]], 'O': [[-14112], [-14112, 14112], [-13916, -14063]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 2359296, 2359296], 'I': [504, 82944, 82944], 'O': [8, 100352, 100352], 'O_partial': [8, 100352, 0], 'O_final': [0, 0, 100352]}<data_size_each_level_total />{'W': [8192, 2359296, 2359296], 'I': [4032, 82944, 82944], 'O': [1024, 100352, 100352]}<loop_cycles_each_level />{'W': [49, 14112, 14112], 'I': [294, 14112, 14112], 'O': [1, 14112, 14112]}<top_ir_loop_size />{'W': [49, 1, 1], 'I': [6, 1, 1], 'O': [1, 144, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [167.2, 167.2], [167.2, 167.2]], 'I': [[8.0, 1.7], [13.7, 5.9], [5.9, 5.9]], 'O': [[8.0, 8.0], [1024.0, 7.1], [7.1, 7.1]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8192.0, 167.2], [167.2, 167.2]], 'I': [[8.0, 10.3], [82.3, 5.9], [5.9, 5.9]], 'O': [[8.0, 8.0], [1024.0, 1024.0], [1024.0, 7.1]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [167.2, 167.2], [167.2, 0]], 'I': [[8.0, 10.3], [82.3, 5.9], [5.9, 0]], 'O': [[8.0, 8.0], [1024.0, 7.1], [7.1, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [1280.6, 1197.1], [173.1, 7.1]], 'I': [[8.0, 10.3], [1280.6, 1197.1], [173.1, 7.1]], 'O': [[8.0, 8.0], [1280.6, 1197.1], [173.1, 7.1]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 14112], [49, 49, 288], [14112, 14112, 1]], 'I': [[1, 1, 14112], [49, 294, 48], [14112, 14112, 1]], 'O': [[1, 1, 14112], [1, 1, 14112], [14112, 14112, 1]]}<trans_time_real />{'W': [[0, 1, 14112], [[0, 49, 288], [16, 49, 288]], [[4608, 14112, 1], [1152, 14112, 1]]], 'I': [[0, 1, 14112], [[8, 294, 48], [8, 294, 48]], [[162, 14112, 1], [40, 14112, 1]]], 'O': [[0, 1, 14112], [[0, 1, 14112], [2, 1, 14112]], [[196, 14112, 1], [49, 14112, 1]]]}<single_stall_cycle />{'W': [[-1], [-49, -33], [-9504, -12960]], 'I': [[-1], [-41, -41], [-13950, -14072]], 'O': [[-1], [-1, 1], [-13916, -14063]]}<single_stall_count />{'W': [14111, 287, 0], 'I': [14111, 47, 0], 'O': [14112, 14112, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [196, 0]}, 1: {'W': [4592, 0], 'I': [376, 0], 'O': [14112, 196]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-14112, -14112], [-13916, -14112]], 1: [[4968, -14112], [0, -13916]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />4</simulation></root>