#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Aug 21 13:41:22 2024
# Process ID: 22300
# Current directory: c:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ila_0_ex
# Command line: vivado.exe -notrace -source c:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ila_0_ex/ila_0_ex.tcl
# Log file: c:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ila_0_ex/vivado.log
# Journal file: c:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ila_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source c:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ila_0_ex/ila_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/arify/Prog_4_user/Xlixv20_1/Vivado/2020.1/data/ip'.
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1099.602 ; gain = 0.000
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example synthesis miscellaneous files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Adding simulation miscellaneous files ...
INFO: [open_example_project] Rebuilding all the top level IPs ...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ila_0_ex/ila_0_ex.srcs/sources_1/ip/ila_0/ila_0.xml'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ila_0_ex/ila_0_ex.ip_user_files/sim_scripts/ila_0/xsim/ila_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ila_0_ex/ila_0_ex.ip_user_files/sim_scripts/ila_0/modelsim/ila_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ila_0_ex/ila_0_ex.ip_user_files/sim_scripts/ila_0/questa/ila_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ila_0_ex/ila_0_ex.ip_user_files/sim_scripts/ila_0/ies/ila_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ila_0_ex/ila_0_ex.ip_user_files/sim_scripts/ila_0/vcs/ila_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ila_0_ex/ila_0_ex.ip_user_files/sim_scripts/ila_0/riviera/ila_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ila_0_ex/ila_0_ex.ip_user_files/sim_scripts/ila_0/activehdl/ila_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ila_0_ex/ila_0_ex.ip_user_files/sim_scripts/ila_0/xcelium/ila_0.sh'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
exit
INFO: [Common 17-206] Exiting Vivado at Wed Aug 21 13:42:59 2024...
