<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ICV_AP1R&lt;n&gt;</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">ICV_AP1R&lt;n&gt;, Interrupt Controller Virtual Active Priorities Group 1 Registers, n =
      0 - 3</h1><p>The ICV_AP1R&lt;n&gt; characteristics are:</p><h2>Purpose</h2>
          <p>Provides information about virtual Group 1 active priorities.</p>
        <p>This 
        register
       is part of:</p><ul><li>The GIC system registers functional group.</li><li>The GIC virtual interface control registers functional group.</li></ul><h2>Usage constraints</h2><p>If EL3 is implemented and is using AArch32, this register is accessible as follows:</p><table class="register_access"><tr><th>EL0 (NS)</th><th>EL0 (S)</th><th>EL1 (NS)</th><th>EL2 (NS)</th><th>EL3 (SCR.NS=1)</th><th>EL3 (SCR.NS=0)</th></tr><tr><td>-</td><td>-</td><td>RW</td><td>-</td><td>-</td><td>-</td></tr></table><p>If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:</p><table class="register_access"><tr><th>EL0 (NS)</th><th>EL0 (S)</th><th>EL1 (NS)</th><th>EL1 (S)</th><th>EL2 (NS)</th></tr><tr><td>-</td><td>-</td><td>RW</td><td>-</td><td>-</td></tr></table>
          <p>The ICV_AP1R&lt;n&gt; registers are only accessible at Non-secure EL1 when <span class="xref">HCR</span>.IMO == 1.</p>
        
          <div class="note"><span class="note-header">Note</span>
            <p>When <span class="xref">HCR</span>.IMO is set to 0, at Non-secure EL1, the instruction encoding used to access ICV_AP1R&lt;n&gt; results in an access to <a href="AArch32-icc_ap1rn.html">ICC_AP1R&lt;n&gt;</a>.</p>
          </div>
        
          <p>Writing to these registers with any value other than the last read value of the register (or <span class="hexnumber">0x00000000</span> when there are no Group 1 active priorities) might result in <span class="arm-defined-word">UNPREDICTABLE</span> behavior of the virtual interrupt prioritization system, causing:</p>
        
          <ul>
            <li>
              Interrupts that should preempt execution to not preempt execution.
            </li>
            <li>
              Interrupts that should not preempt execution to preempt execution.
            </li>
          </ul>
        
          <p>ICV_AP1R1 is only implemented in implementations that support 6 or more bits of priority. ICV_AP1R2 and ICV_AP1R3 are only implemented in implementations that support 7 bits of priority. Unimplemented registers are <span class="arm-defined-word">UNDEFINED</span>.</p>
        
          <p>Writing to the active priority registers in any order other than the following order might result in <span class="arm-defined-word">UNPREDICTABLE</span> behavior of the interrupt prioritization system:</p>
        
          <ul>
            <li>
              <a href="AArch32-icv_ap0rn.html">ICV_AP0R&lt;n&gt;</a>.
            </li>
            <li>
              ICV_AP1R&lt;n&gt;.
            </li>
          </ul>
        <h2>Traps and Enables</h2><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules:</p>
          <p>If <a href="AArch32-hstr.html">HSTR</a>.T12==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.</p>
        
          <p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T12==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p>
        
          <p>If <a href="AArch32-icc_sre.html">ICC_SRE</a>.SRE==0, Non-secure accesses to this register from EL1 are <span class="arm-defined-word">UNDEFINED</span>.</p>
        
          <p>If <a href="AArch64-icc_sre_el1.html">ICC_SRE_EL1</a>.SRE==0, Non-secure accesses to this register from EL1 are trapped to EL1.</p>
        
          <p>If <a href="AArch32-ich_hcr.html">ICH_HCR</a>.TALL1==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p>
        
          <p>If <a href="AArch64-ich_hcr_el2.html">ICH_HCR_EL2</a>.TALL1==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p>
        <h2>Configuration</h2><p>AArch32 System register ICV_AP1R&lt;n&gt;
                is architecturally mapped to
              AArch64 System register <a href="AArch64-icv_ap1rn_el1.html">ICV_AP1R&lt;n&gt;_EL1</a>.
          </p><h2>Attributes</h2>
          <p>ICV_AP1R&lt;n&gt; is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The ICV_AP1R&lt;n&gt; bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#IMPLEMENTATIONDEFINED">IMPLEMENTATION DEFINED</a></td></tr></tbody></table><h4 id="IMPLEMENTATION DEFINED">IMPLEMENTATION DEFINED, bits [31:0]
                  </h4>
              <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><div class="text_after_fields">
            <p>The contents of these registers are <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> with the one architectural requirement that the value <span class="hexnumber">0x00000000</span> is consistent with no interrupts being active.</p>
          </div><h2>Accessing the ICV_AP1R&lt;n&gt;</h2><p>To access the ICV_AP1R&lt;n&gt; when HCR.IMO is set to 1, and executing at Non-secure EL1:</p><p class="asm-code">MRC p15,0,&lt;Rt&gt;,c12,c9,&lt;opc2&gt; ; Read ICV_AP1R&lt;n&gt; into Rt, where n is in the range 0 to 3</p><p class="asm-code">MCR p15,0,&lt;Rt&gt;,c12,c9,&lt;opc2&gt; ; Write Rt to ICV_AP1R&lt;n&gt;, where n is in the range 0 to 3</p><p>Register access is encoded as follows:</p><table class="info"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>1111</td><td>000</td><td>1100</td><td>1001</td><td>0:n&lt;1:0&gt;</td></tr></table>
          <p>When <span class="xref">HCR</span>.IMO is set to 0, execution of this encoding at Non-secure EL1 results in an access to <a href="AArch32-icc_ap1rn.html">ICC_AP1R&lt;n&gt;</a>.</p>
        <br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
