v 20060906 1
P 100 1700 400 1700 1 0 0
{
T 300 1750 5 8 1 1 0 6 1
pinnumber=K2
T 300 1650 5 8 0 1 0 8 1
pinseq=1
T 525 1700 9 8 1 1 0 0 1
pinlabel=TCK
T 525 1700 5 8 0 1 0 2 1
pintype=clk
}
L 500 1700 400 1775 3 0 0 0 -1 -1
L 500 1700 400 1625 3 0 0 0 -1 -1
P 100 1300 400 1300 1 0 0
{
T 300 1350 5 8 1 1 0 6 1
pinnumber=K5
T 300 1250 5 8 0 1 0 8 1
pinseq=4
T 450 1300 9 8 1 1 0 0 1
pinlabel=TDI
T 450 1300 5 8 0 1 0 2 1
pintype=io
}
P 100 900 400 900 1 0 0
{
T 300 950 5 8 1 1 0 6 1
pinnumber=L5
T 300 850 5 8 0 1 0 8 1
pinseq=3
T 450 900 9 8 1 1 0 0 1
pinlabel=TDO
T 450 900 5 8 0 1 0 2 1
pintype=out
}
P 100 500 400 500 1 0 0
{
T 300 550 5 8 1 1 0 6 1
pinnumber=K6
T 300 450 5 8 0 1 0 8 1
pinseq=2
T 450 500 9 8 1 1 0 0 1
pinlabel=TMS
T 450 500 5 8 0 1 0 2 1
pintype=in
}
B 400 100 1400 2000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 1800 2200 8 10 1 1 0 6 1
refdes=U?
T 400 2200 9 10 1 0 0 0 1
EP2C20-F484-JTAG
T 400 2400 5 10 0 0 0 0 1
device=EP2C20-F484
T 400 2600 5 10 0 0 0 0 1
footprint=FG484
T 400 2800 5 10 0 0 0 0 1
author=mettus
T 400 3000 5 10 0 0 0 0 1
documentation=http://www.altera.com
T 400 3200 5 10 0 0 0 0 1
description=EP2C20 Cyclone II FPGA
T 400 3400 5 10 0 0 0 0 1
numslots=0
