Warning (10268): Verilog HDL information at Segmentos.v(43): always construct contains both blocking and non-blocking assignments File: C:/Users/valde/Documents/GitHub/Electronica-Digital-G2-E1/lab3/Segmentos/Segmentos.v Line: 43
