// Seed: 2684251092
`define pp_1 0
`timescale 1 ps / 1ps `timescale 1ps / 1ps
module module_0 #(
    parameter id_3 = 32'd50
) (
    input id_2,
    input _id_3,
    input reg id_4,
    input logic id_5
);
  assign id_1[1] = id_3[id_3];
  assign id_1 = 1;
  assign id_5 = "" - 1;
  logic id_6 = 1, id_7;
  logic id_8 = 1;
  logic id_9;
  initial begin
    id_4 <= 1;
    id_3 <= 1;
  end
endmodule
