Time resolution is 1 ps
===============================================
Clock cycle           0
Read data = xxxxxxxx
hit_miss = 0
request num =  0
address in = 1a8
type in = 1
valid[0] = 0
valid[2] = 0
dirty[0] = 0
dirty[2] = 0
tag[0] = 0
tag[2] = 0
data[2] = 00000000
data[10] = xxxxxxxx
Mem[01101010] = 000000d4
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000000b4
===============================================
===============================================
Clock cycle           1
Read data = xxxxxxxx
hit_miss = 0
request num =  0
address in = 1a8
type in = 1
valid[0] = 0
valid[2] = 0
dirty[0] = 0
dirty[2] = 0
tag[0] = 0
tag[2] = 0
data[2] = 00000000
data[10] = 000000d4
Mem[01101010] = 000000d4
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000000b4
===============================================
===============================================
Clock cycle           2
Read data = xxxxxxxx
hit_miss = 1
request num =  0
address in = 1a8
type in = 1
valid[0] = 0
valid[2] = 1
dirty[0] = 0
dirty[2] = 1
tag[0] = 0
tag[2] = 6
data[2] = 00000000
data[10] = 000003ab
Mem[01101010] = 000000d4
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000000b4
===============================================
===============================================
Clock cycle           3
Read data = 000003ab
hit_miss = 1
request num =  1
address in = 1a8
type in = 0
valid[0] = 0
valid[2] = 1
dirty[0] = 0
dirty[2] = 1
tag[0] = 0
tag[2] = 6
data[2] = 00000000
data[10] = 000003ab
Mem[01101010] = 000000d4
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000000b4
===============================================
===============================================
Clock cycle           4
Read data = 000003ab
hit_miss = 1
request num =  2
address in = 1a8
type in = 1
valid[0] = 0
valid[2] = 1
dirty[0] = 0
dirty[2] = 1
tag[0] = 0
tag[2] = 6
data[2] = 00000000
data[10] = 000003ac
Mem[01101010] = 000000d4
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000000b4
===============================================
===============================================
Clock cycle           5
Read data = 000003ac
hit_miss = 1
request num =  3
address in = 1a8
type in = 0
valid[0] = 0
valid[2] = 1
dirty[0] = 0
dirty[2] = 1
tag[0] = 0
tag[2] = 6
data[2] = 00000000
data[10] = 000003ac
Mem[01101010] = 000000d4
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000000b4
===============================================
===============================================
Clock cycle           6
Read data = 000003ac
hit_miss = 0
request num =  4
address in = 108
type in = 0
valid[0] = 0
valid[2] = 1
dirty[0] = 0
dirty[2] = 1
tag[0] = 0
tag[2] = 6
data[2] = 00000000
data[10] = 000003ac
Mem[01101010] = 000000d4
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000000b4
===============================================
===============================================
Clock cycle           7
Read data = 00000084
hit_miss = 1
request num =  4
address in = 108
type in = 0
valid[0] = 1
valid[2] = 1
dirty[0] = 0
dirty[2] = 1
tag[0] = 4
tag[2] = 6
data[2] = 00000084
data[10] = 000003ac
Mem[01101010] = 000000d4
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000000b4
===============================================
===============================================
Clock cycle           8
Read data = 00000084
hit_miss = 0
request num =  5
address in = 128
type in = 0
valid[0] = 1
valid[2] = 1
dirty[0] = 0
dirty[2] = 1
tag[0] = 4
tag[2] = 6
data[2] = 00000084
data[10] = 000003ac
Mem[01101010] = 000003ac
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000000b4
===============================================
===============================================
Clock cycle           9
Read data = 00000084
hit_miss = 0
request num =  5
address in = 128
type in = 0
valid[0] = 1
valid[2] = 1
dirty[0] = 0
dirty[2] = 0
tag[0] = 4
tag[2] = 6
data[2] = 00000084
data[10] = 000003ac
Mem[01101010] = 000003ac
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000000b4
===============================================
===============================================
Clock cycle          10
Read data = 00000084
hit_miss = 0
request num =  5
address in = 128
type in = 0
valid[0] = 1
valid[2] = 1
dirty[0] = 0
dirty[2] = 0
tag[0] = 4
tag[2] = 6
data[2] = 00000084
data[10] = 000003ac
Mem[01101010] = 000003ac
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000000b4
===============================================
===============================================
Clock cycle          11
Read data = 00000094
hit_miss = 1
request num =  5
address in = 128
type in = 0
valid[0] = 1
valid[2] = 1
dirty[0] = 0
dirty[2] = 0
tag[0] = 4
tag[2] = 4
data[2] = 00000084
data[10] = 00000094
Mem[01101010] = 000003ac
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000000b4
===============================================
===============================================
Clock cycle          12
Read data = 00000094
hit_miss = 0
request num =  6
address in = 1a8
type in = 0
valid[0] = 1
valid[2] = 1
dirty[0] = 0
dirty[2] = 0
tag[0] = 4
tag[2] = 4
data[2] = 00000084
data[10] = 00000094
Mem[01101010] = 000003ac
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000000b4
===============================================
===============================================
Clock cycle          13
Read data = 000003ac
hit_miss = 1
request num =  6
address in = 1a8
type in = 0
valid[0] = 1
valid[2] = 1
dirty[0] = 0
dirty[2] = 0
tag[0] = 4
tag[2] = 6
data[2] = 00000084
data[10] = 000003ac
Mem[01101010] = 000003ac
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000000b4
===============================================
===============================================
Clock cycle          14
Read data = 000003ac
hit_miss = 1
request num =  7
address in = 1a8
type in = 1
valid[0] = 1
valid[2] = 1
dirty[0] = 0
dirty[2] = 1
tag[0] = 4
tag[2] = 6
data[2] = 00000084
data[10] = 000003ad
Mem[01101010] = 000003ac
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000000b4
===============================================
===============================================
Clock cycle          15
Read data = 000003ac
hit_miss = 0
request num =  8
address in = 168
type in = 1
valid[0] = 1
valid[2] = 1
dirty[0] = 0
dirty[2] = 1
tag[0] = 4
tag[2] = 6
data[2] = 00000084
data[10] = 000003ad
Mem[01101010] = 000003ad
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000000b4
===============================================
===============================================
Clock cycle          16
Read data = 000003ac
hit_miss = 0
request num =  8
address in = 168
type in = 1
valid[0] = 1
valid[2] = 1
dirty[0] = 0
dirty[2] = 1
tag[0] = 4
tag[2] = 6
data[2] = 00000084
data[10] = 000003ad
Mem[01101010] = 000003ad
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000000b4
===============================================
===============================================
Clock cycle          17
Read data = 000003ac
hit_miss = 0
request num =  8
address in = 168
type in = 1
valid[0] = 1
valid[2] = 1
dirty[0] = 0
dirty[2] = 1
tag[0] = 4
tag[2] = 6
data[2] = 00000084
data[10] = 000003ad
Mem[01101010] = 000003ad
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000000b4
===============================================
===============================================
Clock cycle          18
Read data = 000003ac
hit_miss = 1
request num =  8
address in = 168
type in = 1
valid[0] = 1
valid[2] = 1
dirty[0] = 0
dirty[2] = 1
tag[0] = 4
tag[2] = 5
data[2] = 00000084
data[10] = 000003ae
Mem[01101010] = 000003ad
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000000b4
===============================================
===============================================
Clock cycle          19
Read data = 000003ae
hit_miss = 1
request num =  9
address in = 168
type in = 0
valid[0] = 1
valid[2] = 1
dirty[0] = 0
dirty[2] = 1
tag[0] = 4
tag[2] = 5
data[2] = 00000084
data[10] = 000003ae
Mem[01101010] = 000003ad
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000000b4
===============================================
===============================================
Clock cycle          20
Read data = 000003ae
hit_miss = 0
request num = 10
address in = 1a8
type in = 0
valid[0] = 1
valid[2] = 1
dirty[0] = 0
dirty[2] = 1
tag[0] = 4
tag[2] = 5
data[2] = 00000084
data[10] = 000003ae
Mem[01101010] = 000003ad
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000003ae
===============================================
===============================================
Clock cycle          21
Read data = 000003ae
hit_miss = 0
request num = 10
address in = 1a8
type in = 0
valid[0] = 1
valid[2] = 1
dirty[0] = 0
dirty[2] = 0
tag[0] = 4
tag[2] = 5
data[2] = 00000084
data[10] = 000003ae
Mem[01101010] = 000003ad
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000003ae
===============================================
===============================================
Clock cycle          22
Read data = 000003ae
hit_miss = 0
request num = 10
address in = 1a8
type in = 0
valid[0] = 1
valid[2] = 1
dirty[0] = 0
dirty[2] = 0
tag[0] = 4
tag[2] = 5
data[2] = 00000084
data[10] = 000003ae
Mem[01101010] = 000003ad
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000003ae
===============================================
===============================================
Clock cycle          23
Read data = 000003ad
hit_miss = 1
request num = 10
address in = 1a8
type in = 0
valid[0] = 1
valid[2] = 1
dirty[0] = 0
dirty[2] = 0
tag[0] = 4
tag[2] = 6
data[2] = 00000084
data[10] = 000003ad
Mem[01101010] = 000003ad
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000003ae
===============================================
===============================================
Clock cycle          24
Read data = 00000003
hit_miss = 1
request num = 11
address in = 1a9
type in = 0
valid[0] = 1
valid[2] = 1
dirty[0] = 0
dirty[2] = 0
tag[0] = 4
tag[2] = 6
data[2] = 00000084
data[10] = 000003ad
Mem[01101010] = 000003ad
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000003ae
===============================================
===============================================
Clock cycle          25
Read data = 00000003
hit_miss = 0
request num = 12
address in = xxx
type in = x
valid[0] = 1
valid[2] = 1
dirty[0] = 0
dirty[2] = 0
tag[0] = 4
tag[2] = 6
data[2] = 00000084
data[10] = 000003ad
Mem[01101010] = 000003ad
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000003ae
===============================================
===============================================
Clock cycle          26
Read data = 000000xx
hit_miss = 1
request num = 12
address in = xxx
type in = x
valid[0] = 1
valid[2] = 1
dirty[0] = 0
dirty[2] = 0
tag[0] = 4
tag[2] = 6
data[2] = 00000084
data[10] = 000003ad
Mem[01101010] = 000003ad
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000003ae
===============================================
===============================================
Clock cycle          27
Read data = 000000xx
hit_miss = 1
request num = 13
address in = xxx
type in = x
valid[0] = 1
valid[2] = 1
dirty[0] = 0
dirty[2] = 0
tag[0] = 4
tag[2] = 6
data[2] = 00000084
data[10] = 000003ad
Mem[01101010] = 000003ad
Mem[01000010] = 00000084
Mem[01001010] = 00000094
Mem[01011010] = 000003ae
===============================================
$stop called at time : 280 ns : File "D:/campus/courses/TA-ECE37000J/VE370/lab/lab6/lab6.srcs/sources_1/new/Lab6_cache_test.v" Line 61
