/* Generated by Yosys 0.55 (git sha1 60f126cd0, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3) */

(* keep_hierarchy =  1  *)
(* src = "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:1.1-32.10" *)
(* hdlname = "counter_4_16" *)
module counter_4_16(clock_i, reset_i, enable_i, counter_value_o);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  (* unused_bits = "0" *)
  wire _08_;
  (* unused_bits = "0" *)
  wire _09_;
  (* unused_bits = "0" *)
  wire _10_;
  (* unused_bits = "0" *)
  wire _11_;
  (* src = "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:2.11-2.18" *)
  input clock_i;
  wire clock_i;
  (* src = "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:5.17-5.32" *)
  output [3:0] counter_value_o;
  wire [3:0] counter_value_o;
  (* src = "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:4.11-4.19" *)
  input enable_i;
  wire enable_i;
  (* src = "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:3.11-3.18" *)
  input reset_i;
  wire reset_i;
  sg13g2_inv_1 _12_ (
    .A(reset_i),
    .Y(_00_)
  );
  sg13g2_xor2_1 _13_ (
    .A(counter_value_o[0]),
    .B(enable_i),
    .X(_01_)
  );
  sg13g2_nand2_1 _14_ (
    .A(counter_value_o[0]),
    .B(enable_i),
    .Y(_05_)
  );
  sg13g2_xnor2_1 _15_ (
    .A(counter_value_o[1]),
    .B(_05_),
    .Y(_02_)
  );
  sg13g2_nand3_1 _16_ (
    .A(counter_value_o[1]),
    .B(counter_value_o[0]),
    .C(enable_i),
    .Y(_06_)
  );
  sg13g2_xnor2_1 _17_ (
    .A(counter_value_o[2]),
    .B(_06_),
    .Y(_03_)
  );
  sg13g2_nand4_1 _18_ (
    .A(counter_value_o[1]),
    .B(counter_value_o[0]),
    .C(counter_value_o[2]),
    .D(enable_i),
    .Y(_07_)
  );
  sg13g2_xnor2_1 _19_ (
    .A(counter_value_o[3]),
    .B(_07_),
    .Y(_04_)
  );
  (* src = "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:27.3-31.18" *)
  sg13g2_dfrbp_1 \n20[0]$_DFFE_PP0P_  (
    .CLK(clock_i),
    .D(_01_),
    .Q(counter_value_o[0]),
    .Q_N(_11_),
    .RESET_B(_00_)
  );
  (* src = "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:27.3-31.18" *)
  sg13g2_dfrbp_1 \n20[1]$_DFFE_PP0P_  (
    .CLK(clock_i),
    .D(_02_),
    .Q(counter_value_o[1]),
    .Q_N(_10_),
    .RESET_B(_00_)
  );
  (* src = "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:27.3-31.18" *)
  sg13g2_dfrbp_1 \n20[2]$_DFFE_PP0P_  (
    .CLK(clock_i),
    .D(_03_),
    .Q(counter_value_o[2]),
    .Q_N(_09_),
    .RESET_B(_00_)
  );
  (* src = "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:27.3-31.18" *)
  sg13g2_dfrbp_1 \n20[3]$_DFFE_PP0P_  (
    .CLK(clock_i),
    .D(_04_),
    .Q(counter_value_o[3]),
    .Q_N(_08_),
    .RESET_B(_00_)
  );
endmodule

(* keep_hierarchy =  1  *)
(* src = "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:34.1-53.10" *)
(* top =  1  *)
(* hdlname = "counter_board" *)
module counter_board(clock_i, reset_n_i, enable_i, counter_value_o);
  (* src = "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:35.11-35.18" *)
  input clock_i;
  wire clock_i;
  (* src = "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:38.17-38.32" *)
  output [3:0] counter_value_o;
  wire [3:0] counter_value_o;
  (* src = "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:37.11-37.19" *)
  input enable_i;
  wire enable_i;
  (* src = "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:40.8-40.10" *)
  wire n1;
  (* src = "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:36.11-36.20" *)
  input reset_n_i;
  wire reset_n_i;
  sg13g2_inv_2 _0_ (
    .A(reset_n_i),
    .Y(n1)
  );
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/foss/designs/SG13G2_ASIC-Design-Template/orfs/flow/../../verilog/rtl/counter_board.v:48.16-52.51" *)
  counter_4_16 counter_0 (
    .clock_i(clock_i),
    .counter_value_o(counter_value_o),
    .enable_i(enable_i),
    .reset_i(n1)
  );
endmodule
