Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Dec 10 15:15:19 2023
| Host         : ECE-PHO115-119 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    82 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              44 |           27 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              86 |           23 |
| Yes          | No                    | No                     |              64 |           26 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              52 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------+----------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                 Enable Signal                |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------------+----------------------------------+------------------+----------------+--------------+
|  pix_stb       |                                              |                                  |                2 |              3 |         1.50 |
|  CLK_IBUF_BUFG | spaceRace1/display/E[0]                      | change_mode/SR[0]                |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG | spaceRace1/b0/detecty/incx111_out            | spaceRace1/b0/detecty/SS[0]      |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG | spaceRace1/display/v_count[9]_i_1_n_0        |                                  |                4 |             10 |         2.50 |
|  CLK_IBUF_BUFG | end_screen/display/v_count[9]_i_1__1_n_0     |                                  |                3 |             10 |         3.33 |
|  CLK_IBUF_BUFG | end_screen/pix_stb                           | end_screen/display/h_count       |                4 |             10 |         2.50 |
|  CLK_IBUF_BUFG | nolabel_line64/display/v_count[9]_i_1__0_n_0 |                                  |                4 |             10 |         2.50 |
|  CLK_IBUF_BUFG | nolabel_line64/pix_stb                       | change_mode/n_clicks_reg[0]_0[0] |                4 |             10 |         2.50 |
|  CLK_IBUF_BUFG | pix_stb                                      |                                  |                4 |             10 |         2.50 |
|  CLK_IBUF_BUFG | spaceRace1/R2/y[11]_i_1__1_n_0               |                                  |                5 |             12 |         2.40 |
|  CLK_IBUF_BUFG | spaceRace1/R1/y[11]_i_1__0_n_0               |                                  |                6 |             12 |         2.00 |
|  CLK_IBUF_BUFG |                                              | spaceRace1/b0/detectx/idle       |                5 |             19 |         3.80 |
|  CLK_IBUF_BUFG |                                              | spaceRace1/b0/detecty/idle       |                5 |             19 |         3.80 |
|  CLK_IBUF_BUFG |                                              | change_mode/d_btn0/idle          |                5 |             19 |         3.80 |
|  CLK_IBUF_BUFG | change_mode/x0                               | change_mode/n_clicks_reg[1]_0[0] |                6 |             24 |         4.00 |
|  CLK_IBUF_BUFG |                                              | spaceRace1/b0/ctr[28]_i_1_n_0    |                8 |             29 |         3.62 |
|  CLK_IBUF_BUFG |                                              |                                  |               25 |             41 |         1.64 |
+----------------+----------------------------------------------+----------------------------------+------------------+----------------+--------------+


