#include <iostream>
#include <string>
#include "codegen_validate.h"
#include "codegen_test.h"

namespace hsa{
namespace brig{

template <typename T, typename T1, typename T2, typename T3> class Instruction3Opcode_Test : public BrigCodeGenTest{
private:
  
  //Instruction in .code buffer
  const T* Output;
  //Operands in .operands buffer
  const T1* dest;
  const T2* src1;
  const T3* src2;
  //Symbols in .string buffer
  const std::string dest_name;
  const std::string src1_name;
  const std::string src2_name;
  // the size of operands that need to compare 
  const uint32_t option;
public:
  Instruction3Opcode_Test(std::string& in, T* ref, T1* Dest, T2* Src1, T3* Src2, 
        std::string& op1, std::string& op2, std::string& op3 , uint32_t option = 0x111) : 
    BrigCodeGenTest(in),
    Output(ref),
    dest(Dest),
    src1(Src1),
    src2(Src2),
    dest_name(op1),
    src1_name(op2),
    src2_name(op3),
    option(option) { }
      
  void validate(Context* context){
    uint32_t opCount = 0;
    T getcode;
    context->get_code(code_start, &getcode);
    validate_brig::validate(Output, &getcode);
    code_start += sizeof(getcode);
    
    T1 getreg1;
    
    int op_offset = operand_start;
    if (option & 0x100) {
      if(dest->kind == BrigEOperandImmed) {
        op_offset += op_offset & 0x7;
      }
      context->get_operand(op_offset, &getreg1);
      validate_brig::validate(dest, &getreg1);
      op_offset+=sizeof(getreg1);
      opCount++;
    } else {
      return;
    }
    
    T2 getreg2;
    if (option & 0x010) {
      if(src1->kind == BrigEOperandImmed) {
        op_offset += op_offset & 0x7;
      }
    
      context->get_operand(op_offset, &getreg2);
      validate_brig::validate(src1, &getreg2);
      op_offset+=sizeof(getreg2);
      opCount++;
    } else {
      return;
    }
    T3 getreg3;
    if (option & 0x001) {
      if(src2->kind == BrigEOperandImmed) {
        op_offset += op_offset & 0x7;
      }
      context->get_operand(op_offset, &getreg3);
      validate_brig::validate(src2, &getreg3);
      op_offset+=sizeof(getreg3);
      opCount++;
    } else {
      return;
    }
  }
};

/*
Steps for Unit Test Generation
1. Declare the HSAIL string, and sub-strings, if any
2. Declare all Brig structures that have been created by the HSAIL string and enter correct values.
3. Create a class with the appropriate type
4. Assign the appropriate reference values,  and call Run_Test(). 
*/
  
TEST(CodegenTest, Instruction3Op_CodeGen){
  
  std:: string in; 
  in.assign( "add_pp_sat_u16x2 $s1, $s0, $s3; \n");
  std::string op1, op2, op3; op1.assign("$s1"); op2.assign("$s0"); op3.assign("$s3");
    
  const int buffer_start = BUFFER_OFFSET;    //All buffers(.code, .directive, .string) begin at an offset of 8 bytes
  int size_reg = sizeof(BrigOperandReg);
  int size_wav = sizeof(BrigOperandWaveSz);

  BrigInstBase out1 = {
    sizeof(BrigInstBase),
    BrigEInstBase, 
    BrigAdd, 
    Brigu16x2,
    BrigPackPPsat,
    {buffer_start, buffer_start + size_reg, buffer_start + 2*size_reg, 0, 0}
  };
  BrigOperandReg reg1 = {
    sizeof(BrigOperandReg),
    BrigEOperandReg,
    Brigb32,
    0,
    buffer_start //Offset to string table  
  };
  BrigOperandReg reg2, reg3;
  reg2 = reg3 = reg1;
  reg2.name = buffer_start + op1.size()+1; reg3.name = buffer_start + op1.size()+1 + op2.size()+1;
  
  Instruction3Opcode_Test<BrigInstBase, BrigOperandReg, BrigOperandReg, BrigOperandReg> 
            TestCase1(in, &out1, &reg1, &reg2, &reg3, op1, op2, op3);
  TestCase1.Run_Test(&Instruction3);
  
  /***************************Add more Unit Tests************************************/
  
  in.assign( "add_s64 $d1, $d2, $d3;\n");
  op1.assign("$d1"); op2.assign("$d2"); op3.assign("$d3");
  BrigInstBase out2 = {
    sizeof(BrigInstBase),
    BrigEInstBase,
    BrigAdd,
    Brigs64,
    BrigNoPacking,
    {buffer_start,                
     buffer_start + size_reg, 
     buffer_start + size_reg * 2, 
     0, 0}
  };
  reg1.type = reg2.type = reg3.type = Brigb64;
  reg1.name = buffer_start;
  reg2.name = buffer_start + op1.size() + 1;
  reg3.name = buffer_start + op1.size() + op2.size() + 2;

  Instruction3Opcode_Test<BrigInstBase, BrigOperandReg, BrigOperandReg, BrigOperandReg> 
            TestCase2(in, &out2, &reg1, &reg2, &reg3, op1, op2, op3);
  TestCase2.Run_Test(&Instruction3);
  
  in.assign( "add_u64 $d1, WAVESIZE, $d3;\n");
  op1.assign("$d1"); op2.assign(""); op3.assign("$d3");


  BrigInstBase out3 = {
    sizeof(BrigInstBase),
    BrigEInstBase,
    BrigAdd,
    Brigu64,
    BrigNoPacking,
    {buffer_start,                
     buffer_start + size_reg, 
     buffer_start + size_reg + size_wav, 
     0, 0}
  };

  reg1.type = reg3.type = Brigb64;
  reg1.name = buffer_start;
  BrigOperandWaveSz wav = {
    sizeof(BrigOperandWaveSz),
    BrigEOperandWaveSz
  };
  reg3.name = buffer_start + op1.size() + 1;

  Instruction3Opcode_Test<BrigInstBase, BrigOperandReg, BrigOperandWaveSz, BrigOperandReg> 
            TestCase3(in, &out3, &reg1, &wav, &reg3, op1, op2, op3);
  TestCase3.Run_Test(&Instruction3);

  
  in.assign( "add_ps_sat_s16x4 $d1, 0x40, WAVESIZE;\n");
  op1.assign("$d1"); op2.assign(""); op3.assign("");
  BrigInstBase out4 = {
    sizeof(BrigInstBase),
    BrigEInstBase, 
    BrigAdd, 
    Brigs16x4,
    BrigPackPSsat,
    {buffer_start, 
     buffer_start + size_reg + sizeof(BrigOperandPad), 
     buffer_start + size_reg + sizeof(BrigOperandPad) + sizeof(BrigOperandImmed), 
     0, 0}
  };

  BrigOperandImmed imm = {
    sizeof(BrigOperandImmed),
    BrigEOperandImmed,
    Brigb32,
    0,
    {0}
  };
  imm.bits.u = 0x40;
  
  Instruction3Opcode_Test<BrigInstBase, BrigOperandReg, BrigOperandImmed, BrigOperandWaveSz> 
            TestCase4(in, &out4, &reg1, &imm, &wav, op1, op2, op3);
  TestCase4.Run_Test(&Instruction3);

  in.assign( "div_s32 $s1, 100, 10;\n");
  op1.assign("$s1"); op2.assign(""); op3.assign("");
  BrigInstBase out5 = {
    sizeof(BrigInstBase),
    BrigEInstBase,
    BrigDiv,
    Brigs32,
    BrigNoPacking,
    {buffer_start, 
     buffer_start + size_reg + sizeof(BrigOperandPad), 
     buffer_start + size_reg + sizeof(BrigOperandPad) + sizeof(BrigOperandImmed), 
     0, 0}
  };

  reg1.type = Brigb32;
  reg1.name = buffer_start;

  BrigOperandImmed imm2 = {
    sizeof(BrigOperandImmed),
    BrigEOperandImmed,
    Brigb32,
    0,
    {0}
  };
  imm2.bits.u = 100;

  BrigOperandImmed imm3 = {
    sizeof(BrigOperandImmed),
    BrigEOperandImmed,
    Brigb32,
    0,
    {0}
  };
  imm3.bits.u = 10;


  Instruction3Opcode_Test<BrigInstBase, BrigOperandReg, BrigOperandImmed, BrigOperandImmed> 
            TestCase5(in, &out5, &reg1, &imm2, &imm3, op1, op2, op3);
  TestCase5.Run_Test(&Instruction3);

  in.assign( "div_u64 $d1, $d3, 0x1234945;\n");
  op1.assign("$d1"); op2.assign("$d3"); op3.assign("");
  BrigInstBase out6 = {
    sizeof(BrigInstBase),
    BrigEInstBase,
    BrigDiv,
    Brigu64,
    BrigNoPacking,
    {buffer_start, 
     buffer_start + size_reg, 
     buffer_start + size_reg * 2, 0, 0}
  };

  reg1.type = reg2.type = Brigb64;
  reg1.name = buffer_start;
  reg2.name = buffer_start + op1.size() + 1;

  imm3.bits.u = 0x1234945;
 
  Instruction3Opcode_Test<BrigInstBase, BrigOperandReg, BrigOperandReg, BrigOperandImmed> 
            TestCase6(in, &out6, &reg1, &reg2, &imm3, op1, op2, op3);
  TestCase6.Run_Test(&Instruction3);
  
  in.assign( "rem_s64 $d1, $d3, WAVESIZE;\n");
  op1.assign("$d1"); op2.assign("$d3"); op3.assign("");
  BrigInstBase out7 = {
    sizeof(BrigInstBase),
    BrigEInstBase, 
    BrigRem, 
    Brigs64,
    BrigNoPacking,
    {buffer_start, 
     buffer_start + size_reg,
     buffer_start + size_reg * 2, 0, 0}
  };
  
  reg1.type = reg2.type = Brigb64;
  reg1.name = buffer_start;
  reg2.name = buffer_start + op1.size() + 1;
  Instruction3Opcode_Test<BrigInstBase, BrigOperandReg, BrigOperandReg, BrigOperandWaveSz> 
            TestCase7(in, &out7, &reg1, &reg2, &wav, op1, op2, op3);
  TestCase7.Run_Test(&Instruction3);

  
  in.assign( "rem_u64 $d1, 0x040, 0x12349456;\n");
  BrigInstBase out8 = {
    sizeof(BrigInstBase),
    BrigEInstBase, 
    BrigRem, 
    Brigu64,
    BrigNoPacking,
    {buffer_start, 
     buffer_start + size_reg + sizeof(BrigOperandPad), 
     buffer_start + size_reg + sizeof(BrigOperandPad) + sizeof(BrigOperandImmed), 
     0, 0}
  };

  imm2.bits.u = 0x040;
  imm3.bits.u = 0x12349456;

  Instruction3Opcode_Test<BrigInstBase, BrigOperandReg, BrigOperandImmed, BrigOperandImmed> 
            TestCase8(in, &out8, &reg1, &imm2, &imm3, op1, op2, op3);
  TestCase8.Run_Test(&Instruction3);

  in.assign( "shl_u32 $s1, $s1, 2;\n");
  op1.assign("$s1"); op2.assign(""); op3.assign("");
  BrigInstBase out9 = {
    sizeof(BrigInstBase),
    BrigEInstBase, 
    BrigShl, 
    Brigu32,
    BrigNoPacking,
    {buffer_start, buffer_start, 
     buffer_start + size_reg + sizeof(BrigOperandPad), 0, 0}
  };
  
  reg2.type = reg1.type = Brigb32;
  reg2.name = reg1.name = buffer_start;

  imm3.bits.u = 2;

  Instruction3Opcode_Test<BrigInstBase, BrigOperandReg, BrigOperandReg, BrigOperandImmed> 
            TestCase9(in, &out9, &reg1, &reg2, &imm3, op1, op2, op3, 0x101);
  TestCase9.Run_Test(&Instruction3);
 
  in.assign("class_f32 $c1, $s2, 0x10;");
  op1.assign("$c1"); op2.assign("$s2"); op3.assign("");
  BrigInstBase out10 = {
    sizeof(BrigInstBase),
    BrigEInstBase, 
    BrigClass, 
    Brigb1,
    BrigNoPacking,
    {buffer_start, buffer_start + size_reg, 
     buffer_start + size_reg * 2, 0, 0}
  };

  reg1.type = Brigb1;
  reg1.name = buffer_start;
  reg2.type = Brigb32;
  reg2.name = buffer_start + op1.size() + 1;
  imm3.bits.u = 0x10;

  Instruction3Opcode_Test<BrigInstBase, BrigOperandReg, BrigOperandReg, BrigOperandImmed> 
            TestCase10(in, &out10, &reg1, &reg2, &imm3, op1, op2, op3);
  TestCase10.Run_Test(&Instruction3);

 
  in.assign("class_f64 $c0, $d1, $s1;");
  op1.assign("$c0"); op2.assign("$d1"); op3.assign("$s1");
  BrigInstBase out11 = {
    sizeof(BrigInstBase),
    BrigEInstBase, 
    BrigClass, 
    Brigb1,
    BrigNoPacking,
    {buffer_start, buffer_start + size_reg, 
     buffer_start + size_reg * 2, 0, 0}
  };
  reg1.type = Brigb1;
  reg1.name = buffer_start;  
  reg2.type = Brigb64;
  reg2.name = buffer_start + op1.size() + 1;
  reg3.type = Brigb32;
  reg3.name = buffer_start + op1.size() + op2.size() + 2;

  Instruction3Opcode_Test<BrigInstBase, BrigOperandReg, BrigOperandReg, BrigOperandReg> 
            TestCase11(in, &out11, &reg1, &reg2, &reg3, op1, op2, op3);
  TestCase11.Run_Test(&Instruction3);

  }

} //namespace hsa
} //namespace brig




