{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  4 16:31:04 2010 " "Info: Processing started: Thu Nov  4 16:31:04 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_1 -c test_1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test_1 -c test_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DMEMORY.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file DMEMORY.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmemory-behavior " "Info: Found design unit 1: dmemory-behavior" {  } { { "DMEMORY.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/DMEMORY.VHD" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dmemory " "Info: Found entity 1: dmemory" {  } { { "DMEMORY.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/DMEMORY.VHD" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2x32Mux.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 2x32Mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2x32Mux " "Info: Found entity 1: 2x32Mux" {  } { { "2x32Mux.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/2x32Mux.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD_Display.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file LCD_Display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Display-a " "Info: Found design unit 1: LCD_Display-a" {  } { { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Info: Found entity 1: LCD_Display" {  } { { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_7seg.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file dec_7seg.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_7seg-a " "Info: Found design unit 1: dec_7seg-a" {  } { { "dec_7seg.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/dec_7seg.VHD" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dec_7seg " "Info: Found entity 1: dec_7seg" {  } { { "dec_7seg.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/dec_7seg.VHD" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LEDend.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file LEDend.v" { { "Info" "ISGN_ENTITY_NAME" "1 LEDend " "Info: Found entity 1: LEDend" {  } { { "LEDend.v" "" { Text "/usr/students/jcastro/Desktop/test_1/LEDend.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ONEPULSE/ONEPULSE.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file ONEPULSE/ONEPULSE.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onepulse-a " "Info: Found design unit 1: onepulse-a" {  } { { "ONEPULSE/ONEPULSE.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/ONEPULSE/ONEPULSE.VHD" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 onepulse " "Info: Found entity 1: onepulse" {  } { { "ONEPULSE/ONEPULSE.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/ONEPULSE/ONEPULSE.VHD" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Debounce/DEBOUNCE.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file Debounce/DEBOUNCE.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-a " "Info: Found design unit 1: debounce-a" {  } { { "Debounce/DEBOUNCE.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Debounce/DEBOUNCE.VHD" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Info: Found entity 1: debounce" {  } { { "Debounce/DEBOUNCE.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Debounce/DEBOUNCE.VHD" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div/CLK_DIV.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file clock_div/CLK_DIV.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Info: Found design unit 1: clk_div-a" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Info: Found entity 1: clk_div" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ifetch.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file Ifetch.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ifetch-behavior " "Info: Found design unit 1: Ifetch-behavior" {  } { { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ifetch " "Info: Found entity 1: Ifetch" {  } { { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file board.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 board " "Info: Found entity 1: board" {  } { { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkhold.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clkhold.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkhold " "Info: Found entity 1: clkhold" {  } { { "clkhold.v" "" { Text "/usr/students/jcastro/Desktop/test_1/clkhold.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.v" "" { Text "/usr/students/jcastro/Desktop/test_1/counter.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SCALUJ.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SCALUJ.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCALUJ " "Info: Found entity 1: SCALUJ" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scbranch.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file scbranch.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCbranch " "Info: Found entity 1: SCbranch" {  } { { "scbranch.v" "" { Text "/usr/students/jcastro/Desktop/test_1/scbranch.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SCControlJ2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SCControlJ2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCControlJ2 " "Info: Found entity 1: SCControlJ2" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SingleCycle.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file SingleCycle.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SingleCycle " "Info: Found entity 1: SingleCycle" {  } { { "SingleCycle.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/SingleCycle.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "done packed LEDend.v(8) " "Warning (10227): Verilog HDL Port Declaration warning at LEDend.v(8): data type declaration for \"done\" declares packed dimensions but the port declaration declaration does not" {  } { { "LEDend.v" "" { Text "/usr/students/jcastro/Desktop/test_1/LEDend.v" 8 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "done LEDend.v(6) " "Info (10151): Verilog HDL Declaration information at LEDend.v(6): \"done\" is declared here" {  } { { "LEDend.v" "" { Text "/usr/students/jcastro/Desktop/test_1/LEDend.v" 6 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ALUOp packed SCALUJ.v(19) " "Warning (10227): Verilog HDL Port Declaration warning at SCALUJ.v(19): data type declaration for \"ALUOp\" declares packed dimensions but the port declaration declaration does not" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 19 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "ALUOp SCALUJ.v(16) " "Info (10151): Verilog HDL Declaration information at SCALUJ.v(16): \"ALUOp\" is declared here" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 16 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "shamt packed SCALUJ.v(20) " "Warning (10227): Verilog HDL Port Declaration warning at SCALUJ.v(20): data type declaration for \"shamt\" declares packed dimensions but the port declaration declaration does not" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 20 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "shamt SCALUJ.v(16) " "Info (10151): Verilog HDL Declaration information at SCALUJ.v(16): \"shamt\" is declared here" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 16 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "DataIn1 packed SCALUJ.v(21) " "Warning (10227): Verilog HDL Port Declaration warning at SCALUJ.v(21): data type declaration for \"DataIn1\" declares packed dimensions but the port declaration declaration does not" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 21 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "DataIn1 SCALUJ.v(16) " "Info (10151): Verilog HDL Declaration information at SCALUJ.v(16): \"DataIn1\" is declared here" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 16 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "regData2 packed SCALUJ.v(22) " "Warning (10227): Verilog HDL Port Declaration warning at SCALUJ.v(22): data type declaration for \"regData2\" declares packed dimensions but the port declaration declaration does not" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 22 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "regData2 SCALUJ.v(16) " "Info (10151): Verilog HDL Declaration information at SCALUJ.v(16): \"regData2\" is declared here" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 16 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "immData2 packed SCALUJ.v(23) " "Warning (10227): Verilog HDL Port Declaration warning at SCALUJ.v(23): data type declaration for \"immData2\" declares packed dimensions but the port declaration declaration does not" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 23 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "immData2 SCALUJ.v(16) " "Info (10151): Verilog HDL Declaration information at SCALUJ.v(16): \"immData2\" is declared here" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 16 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "PC packed SCALUJ.v(24) " "Warning (10227): Verilog HDL Port Declaration warning at SCALUJ.v(24): data type declaration for \"PC\" declares packed dimensions but the port declaration declaration does not" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 24 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "PC SCALUJ.v(16) " "Info (10151): Verilog HDL Declaration information at SCALUJ.v(16): \"PC\" is declared here" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 16 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "DataOut packed SCALUJ.v(27) " "Warning (10227): Verilog HDL Port Declaration warning at SCALUJ.v(27): data type declaration for \"DataOut\" declares packed dimensions but the port declaration declaration does not" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 27 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "DataOut SCALUJ.v(17) " "Info (10151): Verilog HDL Declaration information at SCALUJ.v(17): \"DataOut\" is declared here" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "PCplus4 packed scbranch.v(12) " "Warning (10227): Verilog HDL Port Declaration warning at scbranch.v(12): data type declaration for \"PCplus4\" declares packed dimensions but the port declaration declaration does not" {  } { { "scbranch.v" "" { Text "/usr/students/jcastro/Desktop/test_1/scbranch.v" 12 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "PCplus4 scbranch.v(9) " "Info (10151): Verilog HDL Declaration information at scbranch.v(9): \"PCplus4\" is declared here" {  } { { "scbranch.v" "" { Text "/usr/students/jcastro/Desktop/test_1/scbranch.v" 9 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "offset packed scbranch.v(13) " "Warning (10227): Verilog HDL Port Declaration warning at scbranch.v(13): data type declaration for \"offset\" declares packed dimensions but the port declaration declaration does not" {  } { { "scbranch.v" "" { Text "/usr/students/jcastro/Desktop/test_1/scbranch.v" 13 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "offset scbranch.v(9) " "Info (10151): Verilog HDL Declaration information at scbranch.v(9): \"offset\" is declared here" {  } { { "scbranch.v" "" { Text "/usr/students/jcastro/Desktop/test_1/scbranch.v" 9 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "newPC packed scbranch.v(14) " "Warning (10227): Verilog HDL Port Declaration warning at scbranch.v(14): data type declaration for \"newPC\" declares packed dimensions but the port declaration declaration does not" {  } { { "scbranch.v" "" { Text "/usr/students/jcastro/Desktop/test_1/scbranch.v" 14 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "newPC scbranch.v(10) " "Info (10151): Verilog HDL Declaration information at scbranch.v(10): \"newPC\" is declared here" {  } { { "scbranch.v" "" { Text "/usr/students/jcastro/Desktop/test_1/scbranch.v" 10 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "opcode packed SCControlJ2.v(23) " "Warning (10227): Verilog HDL Port Declaration warning at SCControlJ2.v(23): data type declaration for \"opcode\" declares packed dimensions but the port declaration declaration does not" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 23 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "opcode SCControlJ2.v(20) " "Info (10151): Verilog HDL Declaration information at SCControlJ2.v(20): \"opcode\" is declared here" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 20 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "shamt packed SCControlJ2.v(24) " "Warning (10227): Verilog HDL Port Declaration warning at SCControlJ2.v(24): data type declaration for \"shamt\" declares packed dimensions but the port declaration declaration does not" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 24 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "shamt SCControlJ2.v(20) " "Info (10151): Verilog HDL Declaration information at SCControlJ2.v(20): \"shamt\" is declared here" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 20 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "func packed SCControlJ2.v(25) " "Warning (10227): Verilog HDL Port Declaration warning at SCControlJ2.v(25): data type declaration for \"func\" declares packed dimensions but the port declaration declaration does not" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 25 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "func SCControlJ2.v(20) " "Info (10151): Verilog HDL Declaration information at SCControlJ2.v(20): \"func\" is declared here" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 20 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ALUOp packed SCControlJ2.v(27) " "Warning (10227): Verilog HDL Port Declaration warning at SCControlJ2.v(27): data type declaration for \"ALUOp\" declares packed dimensions but the port declaration declaration does not" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 27 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "ALUOp SCControlJ2.v(21) " "Info (10151): Verilog HDL Declaration information at SCControlJ2.v(21): \"ALUOp\" is declared here" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 21 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "board " "Info: Elaborating entity \"board\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "SW\[17..0\] " "Warning: Not all bits in bus \"SW\[17..0\]\" are used" {  } { { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 16 -16 152 32 "SW\[17\]" "" } { 32 -16 152 48 "SW\[16\]" "" } { 48 -16 152 64 "SW\[4..0\]" "" } { -48 -16 152 -32 "SW\[14\]" "" } { -64 -16 152 -48 "SW\[5\]" "" } } } }  } 0 0 "Not all bits in bus \"%1!s!\" are used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display LCD_Display:inst10 " "Info: Elaborating entity \"LCD_Display\" for hierarchy \"LCD_Display:inst10\"" {  } { { "board.bdf" "inst10" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 720 1320 1752 848 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SingleCycle SingleCycle:inst7 " "Info: Elaborating entity \"SingleCycle\" for hierarchy \"SingleCycle:inst7\"" {  } { { "board.bdf" "inst7" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -48 664 928 368 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCALUJ SingleCycle:inst7\|SCALUJ:inst4 " "Info: Elaborating entity \"SCALUJ\" for hierarchy \"SingleCycle:inst7\|SCALUJ:inst4\"" {  } { { "SingleCycle.bdf" "inst4" { Schematic "/usr/students/jcastro/Desktop/test_1/SingleCycle.bdf" { { -56 368 576 136 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCControlJ2 SingleCycle:inst7\|SCControlJ2:inst2 " "Info: Elaborating entity \"SCControlJ2\" for hierarchy \"SingleCycle:inst7\|SCControlJ2:inst2\"" {  } { { "SingleCycle.bdf" "inst2" { Schematic "/usr/students/jcastro/Desktop/test_1/SingleCycle.bdf" { { -40 -72 104 184 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp SCControlJ2.v(30) " "Warning (10240): Verilog HDL Always Construct warning at SCControlJ2.v(30): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDst SCControlJ2.v(30) " "Warning (10240): Verilog HDL Always Construct warning at SCControlJ2.v(30): inferring latch(es) for variable \"RegDst\", which holds its previous value in one or more paths through the always construct" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoReg SCControlJ2.v(30) " "Warning (10240): Verilog HDL Always Construct warning at SCControlJ2.v(30): inferring latch(es) for variable \"MemtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemRead SCControlJ2.v(30) " "Warning (10240): Verilog HDL Always Construct warning at SCControlJ2.v(30): inferring latch(es) for variable \"MemRead\", which holds its previous value in one or more paths through the always construct" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead SCControlJ2.v(78) " "Info (10041): Inferred latch for \"MemRead\" at SCControlJ2.v(78)" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg SCControlJ2.v(78) " "Info (10041): Inferred latch for \"MemtoReg\" at SCControlJ2.v(78)" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst SCControlJ2.v(78) " "Info (10041): Inferred latch for \"RegDst\" at SCControlJ2.v(78)" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] SCControlJ2.v(78) " "Info (10041): Inferred latch for \"ALUOp\[0\]\" at SCControlJ2.v(78)" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] SCControlJ2.v(78) " "Info (10041): Inferred latch for \"ALUOp\[1\]\" at SCControlJ2.v(78)" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[2\] SCControlJ2.v(78) " "Info (10041): Inferred latch for \"ALUOp\[2\]\" at SCControlJ2.v(78)" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[3\] SCControlJ2.v(78) " "Info (10041): Inferred latch for \"ALUOp\[3\]\" at SCControlJ2.v(78)" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ifetch SingleCycle:inst7\|Ifetch:inst " "Info: Elaborating entity \"Ifetch\" for hierarchy \"SingleCycle:inst7\|Ifetch:inst\"" {  } { { "SingleCycle.bdf" "inst" { Schematic "/usr/students/jcastro/Desktop/test_1/SingleCycle.bdf" { { -176 72 304 -48 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2x8mux SingleCycle:inst7\|2x8mux:inst3 " "Info: Elaborating entity \"2x8mux\" for hierarchy \"SingleCycle:inst7\|2x8mux:inst3\"" {  } { { "SingleCycle.bdf" "inst3" { Schematic "/usr/students/jcastro/Desktop/test_1/SingleCycle.bdf" { { -168 -160 0 -88 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SingleCycle:inst7\|2x8mux:inst3 " "Info: Elaborated megafunction instantiation \"SingleCycle:inst7\|2x8mux:inst3\"" {  } { { "SingleCycle.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/SingleCycle.bdf" { { -168 -160 0 -88 "inst3" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCbranch SingleCycle:inst7\|SCbranch:inst7 " "Info: Elaborating entity \"SCbranch\" for hierarchy \"SingleCycle:inst7\|SCbranch:inst7\"" {  } { { "SingleCycle.bdf" "inst7" { Schematic "/usr/students/jcastro/Desktop/test_1/SingleCycle.bdf" { { -144 -384 -200 -48 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "IdecodeJ.vhd 2 1 " "Warning: Using design file IdecodeJ.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IdecodeJ-behavior " "Info: Found design unit 1: IdecodeJ-behavior" {  } { { "IdecodeJ.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/IdecodeJ.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IdecodeJ " "Info: Found entity 1: IdecodeJ" {  } { { "IdecodeJ.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/IdecodeJ.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IdecodeJ SingleCycle:inst7\|IdecodeJ:inst6 " "Info: Elaborating entity \"IdecodeJ\" for hierarchy \"SingleCycle:inst7\|IdecodeJ:inst6\"" {  } { { "SingleCycle.bdf" "inst6" { Schematic "/usr/students/jcastro/Desktop/test_1/SingleCycle.bdf" { { 232 -56 176 424 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmemory SingleCycle:inst7\|dmemory:inst5 " "Info: Elaborating entity \"dmemory\" for hierarchy \"SingleCycle:inst7\|dmemory:inst5\"" {  } { { "SingleCycle.bdf" "inst5" { Schematic "/usr/students/jcastro/Desktop/test_1/SingleCycle.bdf" { { 136 352 640 296 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram DMEMORY.VHD(113) " "Warning (10492): VHDL Process Statement warning at DMEMORY.VHD(113): signal \"ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DMEMORY.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/DMEMORY.VHD" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Mem_Sel DMEMORY.VHD(113) " "Warning (10492): VHDL Process Statement warning at DMEMORY.VHD(113): signal \"Mem_Sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DMEMORY.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/DMEMORY.VHD" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2x32Mux SingleCycle:inst7\|2x32Mux:inst8 " "Info: Elaborating entity \"2x32Mux\" for hierarchy \"SingleCycle:inst7\|2x32Mux:inst8\"" {  } { { "SingleCycle.bdf" "inst8" { Schematic "/usr/students/jcastro/Desktop/test_1/SingleCycle.bdf" { { -240 448 632 -144 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkhold clkhold:inst4 " "Info: Elaborating entity \"clkhold\" for hierarchy \"clkhold:inst4\"" {  } { { "board.bdf" "inst4" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 392 328 440 488 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux 21mux:inst3 " "Info: Elaborating entity \"21mux\" for hierarchy \"21mux:inst3\"" {  } { { "board.bdf" "inst3" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 176 496 616 256 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "21mux:inst3 " "Info: Elaborated megafunction instantiation \"21mux:inst3\"" {  } { { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 176 496 616 256 "inst3" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:inst " "Info: Elaborating entity \"clk_div\" for hierarchy \"clk_div:inst\"" {  } { { "board.bdf" "inst" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 112 88 304 272 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onepulse onepulse:inst2 " "Info: Elaborating entity \"onepulse\" for hierarchy \"onepulse:inst2\"" {  } { { "board.bdf" "inst2" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 280 312 520 376 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:inst1 " "Info: Elaborating entity \"debounce\" for hierarchy \"debounce:inst1\"" {  } { { "board.bdf" "inst1" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 280 88 272 376 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_7seg dec_7seg:inst20 " "Info: Elaborating entity \"dec_7seg\" for hierarchy \"dec_7seg:inst20\"" {  } { { "board.bdf" "inst20" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 512 1648 1872 672 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst21 " "Info: Elaborating entity \"counter\" for hierarchy \"counter:inst21\"" {  } { { "board.bdf" "inst21" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 384 728 944 480 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 counter.v(15) " "Warning (10230): Verilog HDL assignment warning at counter.v(15): truncated value with size 32 to match size of target (16)" {  } { { "counter.v" "" { Text "/usr/students/jcastro/Desktop/test_1/counter.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDend LEDend:inst6 " "Info: Elaborating entity \"LEDend\" for hierarchy \"LEDend:inst6\"" {  } { { "board.bdf" "inst6" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 496 776 928 592 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "21mux:inst3\|5~synth " "Warning: Found clock multiplexer 21mux:inst3\|5~synth" {  } { { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "21mux:inst5\|5~synth " "Warning: Found clock multiplexer 21mux:inst5\|5~synth" {  } { { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Warning" "WOPT_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "SingleCycle:inst7\|dmemory:inst5\|ram~39 " "Warning: Inferred dual-clock RAM node \"SingleCycle:inst7\|dmemory:inst5\|ram~39\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } { { "DMEMORY.VHD" "ram~39" { Text "/usr/students/jcastro/Desktop/test_1/DMEMORY.VHD" 27 -1 0 } }  } 0 0 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "SingleCycle:inst7\|dmemory:inst5\|ram " "Info: RAM logic \"SingleCycle:inst7\|dmemory:inst5\|ram\" is uninferred due to asynchronous read logic" {  } { { "DMEMORY.VHD" "ram" { Text "/usr/students/jcastro/Desktop/test_1/DMEMORY.VHD" 27 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "4 32 0 1 1 " "Warning: 4 out of 32 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "28 31 " "Warning: Addresses ranging from 28 to 31 are not initialized" {  } { { "/usr/students/jcastro/Desktop/test_1/db/test_1.ram0_dmemory_1d50c0e5.hdl.mif" "" { Text "/usr/students/jcastro/Desktop/test_1/db/test_1.ram0_dmemory_1d50c0e5.hdl.mif" 1 -1 0 } }  } 0 0 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "" 0 -1}  } { { "/usr/students/jcastro/Desktop/test_1/db/test_1.ram0_dmemory_1d50c0e5.hdl.mif" "" { Text "/usr/students/jcastro/Desktop/test_1/db/test_1.ram0_dmemory_1d50c0e5.hdl.mif" 1 -1 0 } }  } 0 0 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "SingleCycle:inst7\|Ifetch:inst\|iram~36 " "Info: Inferred altsyncram megafunction from the following design logic: \"SingleCycle:inst7\|Ifetch:inst\|iram~36\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Info: Parameter OPERATION_MODE set to ROM" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Info: Parameter WIDTH_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Info: Parameter WIDTHAD_A set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 27 " "Info: Parameter NUMWORDS_A set to 27" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Info: Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/test_1.ram0_Ifetch_a0c8be51.hdl.mif " "Info: Parameter INIT_FILE set to db/test_1.ram0_Ifetch_a0c8be51.hdl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "Ifetch.VHD" "iram~36" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 24 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1} { "Info" "IOPT_ALTSYNCRAM_INFERRED" "SingleCycle:inst7\|dmemory:inst5\|ram~39 " "Info: Inferred altsyncram megafunction from the following design logic: \"SingleCycle:inst7\|dmemory:inst5\|ram~39\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Info: Parameter WIDTH_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Info: Parameter WIDTHAD_A set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 28 " "Info: Parameter NUMWORDS_A set to 28" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Info: Parameter WIDTH_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Info: Parameter WIDTHAD_B set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 28 " "Info: Parameter NUMWORDS_B set to 28" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Info: Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/test_1.ram0_dmemory_1d50c0e5.hdl.mif " "Info: Parameter INIT_FILE set to db/test_1.ram0_dmemory_1d50c0e5.hdl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "DMEMORY.VHD" "ram~39" { Text "/usr/students/jcastro/Desktop/test_1/DMEMORY.VHD" 27 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0 " "Info: Elaborated megafunction instantiation \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0 " "Info: Instantiated megafunction \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Info: Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Info: Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 27 " "Info: Parameter \"NUMWORDS_A\" = \"27\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Info: Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/test_1.ram0_Ifetch_a0c8be51.hdl.mif " "Info: Parameter \"INIT_FILE\" = \"db/test_1.ram0_Ifetch_a0c8be51.hdl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bj81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bj81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bj81 " "Info: Found entity 1: altsyncram_bj81" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "5 32 0 1 1 " "Warning: 5 out of 32 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "27 31 " "Warning: Addresses ranging from 27 to 31 are not initialized" {  } { { "/usr/students/jcastro/Desktop/test_1/db/test_1.ram0_Ifetch_a0c8be51.hdl.mif" "" { Text "/usr/students/jcastro/Desktop/test_1/db/test_1.ram0_Ifetch_a0c8be51.hdl.mif" 1 -1 0 } }  } 0 0 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "" 0 -1}  } { { "/usr/students/jcastro/Desktop/test_1/db/test_1.ram0_Ifetch_a0c8be51.hdl.mif" "" { Text "/usr/students/jcastro/Desktop/test_1/db/test_1.ram0_Ifetch_a0c8be51.hdl.mif" 1 -1 0 } }  } 0 0 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "27 32 test_1.ram0_Ifetch_a0c8be51.hdl.mif " "Critical Warning: Memory depth (27) in the design file differs from memory depth (32) in the Memory Initialization File \"test_1.ram0_Ifetch_a0c8be51.hdl.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "altsyncram.tdf" "" { Text "/usr/local/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SingleCycle:inst7\|dmemory:inst5\|altsyncram:ram_rtl_1 " "Info: Elaborated megafunction instantiation \"SingleCycle:inst7\|dmemory:inst5\|altsyncram:ram_rtl_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SingleCycle:inst7\|dmemory:inst5\|altsyncram:ram_rtl_1 " "Info: Instantiated megafunction \"SingleCycle:inst7\|dmemory:inst5\|altsyncram:ram_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Info: Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Info: Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 28 " "Info: Parameter \"NUMWORDS_A\" = \"28\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Info: Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Info: Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 28 " "Info: Parameter \"NUMWORDS_B\" = \"28\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/test_1.ram0_dmemory_1d50c0e5.hdl.mif " "Info: Parameter \"INIT_FILE\" = \"db/test_1.ram0_dmemory_1d50c0e5.hdl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a5k1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_a5k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a5k1 " "Info: Found entity 1: altsyncram_a5k1" {  } { { "db/altsyncram_a5k1.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_a5k1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Warning: Always-enabled tri-state buffer(s) removed" { { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:inst10\|DATA_BUS\[7\] LCD_DATA\[7\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:inst10\|DATA_BUS\[7\]\" to the node \"LCD_DATA\[7\]\" into a wire" {  } { { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 46 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:inst10\|DATA_BUS\[6\] LCD_DATA\[6\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:inst10\|DATA_BUS\[6\]\" to the node \"LCD_DATA\[6\]\" into a wire" {  } { { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 46 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:inst10\|DATA_BUS\[5\] LCD_DATA\[5\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:inst10\|DATA_BUS\[5\]\" to the node \"LCD_DATA\[5\]\" into a wire" {  } { { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 46 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:inst10\|DATA_BUS\[4\] LCD_DATA\[4\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:inst10\|DATA_BUS\[4\]\" to the node \"LCD_DATA\[4\]\" into a wire" {  } { { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 46 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:inst10\|DATA_BUS\[3\] LCD_DATA\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:inst10\|DATA_BUS\[3\]\" to the node \"LCD_DATA\[3\]\" into a wire" {  } { { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 46 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:inst10\|DATA_BUS\[2\] LCD_DATA\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:inst10\|DATA_BUS\[2\]\" to the node \"LCD_DATA\[2\]\" into a wire" {  } { { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 46 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:inst10\|DATA_BUS\[1\] LCD_DATA\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:inst10\|DATA_BUS\[1\]\" to the node \"LCD_DATA\[1\]\" into a wire" {  } { { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 46 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:inst10\|DATA_BUS\[0\] LCD_DATA\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:inst10\|DATA_BUS\[0\]\" to the node \"LCD_DATA\[0\]\" into a wire" {  } { { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 46 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\] " "Warning: Latch SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a30 " "Warning: Ports D and ENA on the latch are fed by the same signal SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 634 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[2\] " "Warning: Latch SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a30 " "Warning: Ports D and ENA on the latch are fed by the same signal SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 634 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[0\] " "Warning: Latch SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a30 " "Warning: Ports D and ENA on the latch are fed by the same signal SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 634 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\] " "Warning: Latch SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SingleCycle:inst7\|SCControlJ2:inst2\|always0~4 " "Warning: Ports D and ENA on the latch are fed by the same signal SingleCycle:inst7\|SCControlJ2:inst2\|always0~4" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg " "Warning: Latch SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a30 " "Warning: Ports D and ENA on the latch are fed by the same signal SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 634 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a30 " "Warning: Ports ENA and CLR on the latch are fed by the same signal SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 634 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 21 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SingleCycle:inst7\|SCControlJ2:inst2\|MemRead " "Warning: Latch SingleCycle:inst7\|SCControlJ2:inst2\|MemRead has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a30 " "Warning: Ports D and ENA on the latch are fed by the same signal SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 634 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a30 " "Warning: Ports ENA and CLR on the latch are fed by the same signal SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 634 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 21 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_ON VCC " "Warning (13410): Pin \"LCD_ON\" is stuck at VCC" {  } { { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 792 896 1072 808 "LCD_ON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_BLON VCC " "Warning (13410): Pin \"LCD_BLON\" is stuck at VCC" {  } { { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 824 896 1072 840 "LCD_BLON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RW GND " "Warning (13410): Pin \"LCD_RW\" is stuck at GND" {  } { { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 776 1752 1928 792 "LCD_RW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Warning (13410): Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 0 1376 1552 16 "HEX7\[0\]" "" } { 16 1376 1552 32 "HEX7\[1\]" "" } { 32 1376 1552 48 "HEX7\[2\]" "" } { 48 1376 1552 64 "HEX7\[3\]" "" } { 80 1376 1552 96 "HEX7\[5\]" "" } { 96 1376 1552 112 "HEX7\[6\]" "" } { 64 1376 1552 80 "HEX7\[4\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[2\] GND " "Warning (13410): Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 0 1376 1552 16 "HEX7\[0\]" "" } { 16 1376 1552 32 "HEX7\[1\]" "" } { 32 1376 1552 48 "HEX7\[2\]" "" } { 48 1376 1552 64 "HEX7\[3\]" "" } { 80 1376 1552 96 "HEX7\[5\]" "" } { 96 1376 1552 112 "HEX7\[6\]" "" } { 64 1376 1552 80 "HEX7\[4\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[1\] GND " "Warning (13410): Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 0 1376 1552 16 "HEX7\[0\]" "" } { 16 1376 1552 32 "HEX7\[1\]" "" } { 32 1376 1552 48 "HEX7\[2\]" "" } { 48 1376 1552 64 "HEX7\[3\]" "" } { 80 1376 1552 96 "HEX7\[5\]" "" } { 96 1376 1552 112 "HEX7\[6\]" "" } { 64 1376 1552 80 "HEX7\[4\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6106 " "Info: Implemented 6106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "88 " "Info: Implemented 88 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "5942 " "Info: Implemented 5942 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Info: Implemented 64 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  4 16:32:17 2010 " "Info: Processing ended: Thu Nov  4 16:32:17 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Info: Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Info: Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
