Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_SpMV_top glbl -Oenable_linking_all_libraries -prj SpMV.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_23 -L floating_point_v7_1_18 --lib ieee_proposed=./ieee_proposed -s SpMV 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/SpMV/hls_component/hls_component/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/SpMV/hls_component/hls_component/hls/sim/verilog/AESL_automem_columnIndexes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_columnIndexes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/SpMV/hls_component/hls_component/hls/sim/verilog/AESL_automem_output_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_output_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/SpMV/hls_component/hls_component/hls/sim/verilog/AESL_automem_rowPointers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_rowPointers
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/SpMV/hls_component/hls_component/hls/sim/verilog/AESL_automem_values.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_values
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/SpMV/hls_component/hls_component/hls/sim/verilog/AESL_automem_vector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_vector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/SpMV/hls_component/hls_component/hls/sim/verilog/SpMV.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_SpMV_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/SpMV/hls_component/hls_component/hls/sim/verilog/SpMV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SpMV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/SpMV/hls_component/hls_component/hls/sim/verilog/SpMV_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SpMV_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/SpMV/hls_component/hls_component/hls/sim/verilog/SpMV_mul_32s_32s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SpMV_mul_32s_32s_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/SpMV/hls_component/hls_component/hls/sim/verilog/SpMV_SpMV_Pipeline_spmv_loop_internal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SpMV_SpMV_Pipeline_spmv_loop_internal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/SpMV/hls_component/hls_component/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.SpMV_mul_32s_32s_32_2_1(NUM_STAG...
Compiling module xil_defaultlib.SpMV_flow_control_loop_pipe_sequ...
Compiling module xil_defaultlib.SpMV_SpMV_Pipeline_spmv_loop_int...
Compiling module xil_defaultlib.SpMV
Compiling module xil_defaultlib.AESL_automem_values
Compiling module xil_defaultlib.AESL_automem_columnIndexes
Compiling module xil_defaultlib.AESL_automem_rowPointers
Compiling module xil_defaultlib.AESL_automem_vector
Compiling module xil_defaultlib.AESL_automem_output_r
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=5)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_SpMV_top
Compiling module work.glbl
Built simulation snapshot SpMV
