Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jan  8 04:22:15 2022
| Host         : DESKTOP-RDUCD48 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (56)
5. checking no_input_delay (2)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: clk_div_2/count_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clk_div_22/count_reg[21]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (56)
-------------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.009       -2.009                      1                  185        0.168        0.000                      0                  185        4.500        0.000                       0                   100  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.009       -2.009                      1                  185        0.168        0.000                      0                  185        4.500        0.000                       0                   100  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            1  Failing Endpoint ,  Worst Slack       -2.009ns,  Total Violation       -2.009ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.009ns  (required time - arrival time)
  Source:                 jp/height1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jp/black_dino_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.877ns  (logic 7.399ns (62.296%)  route 4.478ns (37.704%))
  Logic Levels:           8  (CARRY4=1 DSP48E1=1 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.659     5.180    jp/clk_IBUF_BUFG
    DSP48_X0Y1           DSP48E1                                      r  jp/height1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      4.009     9.189 r  jp/height1/P[11]
                         net (fo=1, routed)           0.438     9.627    jp/height1_n_94
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[11]_P[2])
                                                      1.820    11.447 r  jp/height0/P[2]
                         net (fo=24, routed)          0.825    12.272    jp/P[1]
    SLICE_X12Y0          LUT2 (Prop_lut2_I0_O)        0.124    12.396 r  jp/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    12.396    jp/i__carry_i_7__3_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.039 f  jp/black_dino2_inferred__3/i__carry/O[3]
                         net (fo=51, routed)          0.900    13.939    jp/O[2]
    SLICE_X14Y1          LUT2 (Prop_lut2_I1_O)        0.307    14.246 r  jp/black_dino_i_112/O
                         net (fo=1, routed)           0.641    14.887    jp/black_dino_i_112_n_0
    SLICE_X14Y4          LUT6 (Prop_lut6_I2_O)        0.124    15.011 r  jp/black_dino_i_67/O
                         net (fo=1, routed)           0.593    15.604    vga_inst/black_dino_reg[0]
    SLICE_X14Y3          LUT6 (Prop_lut6_I3_O)        0.124    15.728 f  vga_inst/black_dino_i_27/O
                         net (fo=1, routed)           0.283    16.012    vga_inst/black_dino_i_27_n_0
    SLICE_X13Y3          LUT6 (Prop_lut6_I5_O)        0.124    16.136 r  vga_inst/black_dino_i_5/O
                         net (fo=1, routed)           0.797    16.933    vga_inst/black_dino_i_5_n_0
    SLICE_X13Y2          LUT6 (Prop_lut6_I2_O)        0.124    17.057 r  vga_inst/black_dino_i_1_comp/O
                         net (fo=1, routed)           0.000    17.057    jp/black_dino_reg_0
    SLICE_X13Y2          FDRE                                         r  jp/black_dino_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.451    14.792    jp/clk_IBUF_BUFG
    SLICE_X13Y2          FDRE                                         r  jp/black_dino_reg/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X13Y2          FDRE (Setup_fdre_C_D)        0.031    15.048    jp/black_dino_reg
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -17.057    
  -------------------------------------------------------------------
                         slack                                 -2.009    

Slack (MET) :             2.746ns  (required time - arrival time)
  Source:                 ct/cactus_position_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ct/cactus_position_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 1.963ns (27.165%)  route 5.263ns (72.835%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.634     5.155    ct/clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  ct/cactus_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  ct/cactus_position_reg[5]/Q
                         net (fo=12, routed)          1.342     6.953    ct/Q[5]
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.124     7.077 f  ct/cactus_position0_carry__0_i_8/O
                         net (fo=7, routed)           0.444     7.521    ct/cactus_position0_carry__0_i_8_n_0
    SLICE_X4Y11          LUT4 (Prop_lut4_I2_O)        0.150     7.671 r  ct/cactus_position0_carry_i_7/O
                         net (fo=4, routed)           0.695     8.366    ct/cactus_position0_carry_i_7_n_0
    SLICE_X2Y11          LUT3 (Prop_lut3_I2_O)        0.326     8.692 r  ct/cactus_position0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.692    ct/cactus_position0_carry_i_5_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.044 f  ct/cactus_position0_carry/O[3]
                         net (fo=6, routed)           1.285    10.330    ct/cactus_position0_carry_n_4
    SLICE_X3Y12          LUT6 (Prop_lut6_I2_O)        0.307    10.637 f  ct/cactus_position[9]_i_3/O
                         net (fo=3, routed)           0.503    11.140    ct/cactus_position[9]_i_3_n_0
    SLICE_X4Y12          LUT4 (Prop_lut4_I2_O)        0.124    11.264 r  ct/cactus_position[5]_i_2/O
                         net (fo=5, routed)           0.993    12.257    ct/cactus_position[5]_i_2_n_0
    SLICE_X3Y11          LUT4 (Prop_lut4_I2_O)        0.124    12.381 r  ct/cactus_position[3]_i_1/O
                         net (fo=1, routed)           0.000    12.381    ct/cactus_position[3]_i_1_n_0
    SLICE_X3Y11          FDRE                                         r  ct/cactus_position_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.516    14.857    ct/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  ct/cactus_position_reg[3]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X3Y11          FDRE (Setup_fdre_C_D)        0.031    15.127    ct/cactus_position_reg[3]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -12.381    
  -------------------------------------------------------------------
                         slack                                  2.746    

Slack (MET) :             2.762ns  (required time - arrival time)
  Source:                 ct/cactus_position_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ct/cactus_position_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.254ns  (logic 1.991ns (27.447%)  route 5.263ns (72.553%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.634     5.155    ct/clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  ct/cactus_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  ct/cactus_position_reg[5]/Q
                         net (fo=12, routed)          1.342     6.953    ct/Q[5]
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.124     7.077 f  ct/cactus_position0_carry__0_i_8/O
                         net (fo=7, routed)           0.444     7.521    ct/cactus_position0_carry__0_i_8_n_0
    SLICE_X4Y11          LUT4 (Prop_lut4_I2_O)        0.150     7.671 r  ct/cactus_position0_carry_i_7/O
                         net (fo=4, routed)           0.695     8.366    ct/cactus_position0_carry_i_7_n_0
    SLICE_X2Y11          LUT3 (Prop_lut3_I2_O)        0.326     8.692 r  ct/cactus_position0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.692    ct/cactus_position0_carry_i_5_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.044 f  ct/cactus_position0_carry/O[3]
                         net (fo=6, routed)           1.285    10.330    ct/cactus_position0_carry_n_4
    SLICE_X3Y12          LUT6 (Prop_lut6_I2_O)        0.307    10.637 f  ct/cactus_position[9]_i_3/O
                         net (fo=3, routed)           0.503    11.140    ct/cactus_position[9]_i_3_n_0
    SLICE_X4Y12          LUT4 (Prop_lut4_I2_O)        0.124    11.264 r  ct/cactus_position[5]_i_2/O
                         net (fo=5, routed)           0.993    12.257    ct/cactus_position[5]_i_2_n_0
    SLICE_X3Y11          LUT5 (Prop_lut5_I1_O)        0.152    12.409 r  ct/cactus_position[4]_i_1/O
                         net (fo=1, routed)           0.000    12.409    ct/cactus_position[4]_i_1_n_0
    SLICE_X3Y11          FDRE                                         r  ct/cactus_position_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.516    14.857    ct/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  ct/cactus_position_reg[4]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X3Y11          FDRE (Setup_fdre_C_D)        0.075    15.171    ct/cactus_position_reg[4]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -12.409    
  -------------------------------------------------------------------
                         slack                                  2.762    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 ct/cactus_position_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ct/cactus_position_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.252ns  (logic 1.991ns (27.454%)  route 5.261ns (72.546%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.634     5.155    ct/clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  ct/cactus_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  ct/cactus_position_reg[5]/Q
                         net (fo=12, routed)          1.342     6.953    ct/Q[5]
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.124     7.077 f  ct/cactus_position0_carry__0_i_8/O
                         net (fo=7, routed)           0.444     7.521    ct/cactus_position0_carry__0_i_8_n_0
    SLICE_X4Y11          LUT4 (Prop_lut4_I2_O)        0.150     7.671 r  ct/cactus_position0_carry_i_7/O
                         net (fo=4, routed)           0.695     8.366    ct/cactus_position0_carry_i_7_n_0
    SLICE_X2Y11          LUT3 (Prop_lut3_I2_O)        0.326     8.692 r  ct/cactus_position0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.692    ct/cactus_position0_carry_i_5_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.044 f  ct/cactus_position0_carry/O[3]
                         net (fo=6, routed)           1.285    10.330    ct/cactus_position0_carry_n_4
    SLICE_X3Y12          LUT6 (Prop_lut6_I2_O)        0.307    10.637 f  ct/cactus_position[9]_i_3/O
                         net (fo=3, routed)           0.503    11.140    ct/cactus_position[9]_i_3_n_0
    SLICE_X4Y12          LUT4 (Prop_lut4_I2_O)        0.124    11.264 r  ct/cactus_position[5]_i_2/O
                         net (fo=5, routed)           0.991    12.255    ct/cactus_position[5]_i_2_n_0
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.152    12.407 r  ct/cactus_position[2]_i_1/O
                         net (fo=1, routed)           0.000    12.407    ct/cactus_position[2]_i_1_n_0
    SLICE_X3Y11          FDRE                                         r  ct/cactus_position_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.516    14.857    ct/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  ct/cactus_position_reg[2]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X3Y11          FDRE (Setup_fdre_C_D)        0.075    15.171    ct/cactus_position_reg[2]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -12.407    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 ct/cactus_position_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ct/cactus_position_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.208ns  (logic 2.087ns (28.954%)  route 5.121ns (71.046%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.634     5.155    ct/clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  ct/cactus_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  ct/cactus_position_reg[5]/Q
                         net (fo=12, routed)          1.342     6.953    ct/Q[5]
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.124     7.077 f  ct/cactus_position0_carry__0_i_8/O
                         net (fo=7, routed)           0.444     7.521    ct/cactus_position0_carry__0_i_8_n_0
    SLICE_X4Y11          LUT4 (Prop_lut4_I2_O)        0.150     7.671 r  ct/cactus_position0_carry_i_7/O
                         net (fo=4, routed)           0.695     8.366    ct/cactus_position0_carry_i_7_n_0
    SLICE_X2Y11          LUT3 (Prop_lut3_I2_O)        0.326     8.692 r  ct/cactus_position0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.692    ct/cactus_position0_carry_i_5_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.044 r  ct/cactus_position0_carry/O[3]
                         net (fo=6, routed)           1.285    10.330    ct/cactus_position0_carry_n_4
    SLICE_X3Y12          LUT6 (Prop_lut6_I2_O)        0.307    10.637 r  ct/cactus_position[9]_i_3/O
                         net (fo=3, routed)           0.503    11.140    ct/cactus_position[9]_i_3_n_0
    SLICE_X4Y12          LUT4 (Prop_lut4_I2_O)        0.124    11.264 f  ct/cactus_position[5]_i_2/O
                         net (fo=5, routed)           0.588    11.852    ct/cactus_position[5]_i_2_n_0
    SLICE_X3Y11          LUT5 (Prop_lut5_I4_O)        0.124    11.976 r  ct/cactus_position[6]_i_2/O
                         net (fo=1, routed)           0.263    12.239    ct/cactus_position[6]_i_2_n_0
    SLICE_X3Y11          LUT3 (Prop_lut3_I1_O)        0.124    12.363 r  ct/cactus_position[6]_i_1/O
                         net (fo=1, routed)           0.000    12.363    ct/cactus_position[6]_i_1_n_0
    SLICE_X3Y11          FDRE                                         r  ct/cactus_position_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.516    14.857    ct/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  ct/cactus_position_reg[6]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X3Y11          FDRE (Setup_fdre_C_D)        0.031    15.127    ct/cactus_position_reg[6]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -12.363    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 gr/ground_position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gr/black_ground_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.001ns  (logic 2.515ns (35.924%)  route 4.486ns (64.076%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.566     5.087    gr/clk_IBUF_BUFG
    SLICE_X9Y11          FDRE                                         r  gr/ground_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.419     5.506 r  gr/ground_position_reg[2]/Q
                         net (fo=18, routed)          1.018     6.524    vga_inst/black_ground_reg_i_10_0[1]
    SLICE_X10Y10         LUT5 (Prop_lut5_I4_O)        0.299     6.823 r  vga_inst/black_ground_i_49/O
                         net (fo=1, routed)           0.000     6.823    vga_inst/black_ground_i_49_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.356 r  vga_inst/black_ground_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.356    vga_inst/black_ground_reg_i_11_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.595 r  vga_inst/black_ground_reg_i_10/O[2]
                         net (fo=17, routed)          1.319     8.915    gr/O[2]
    SLICE_X12Y12         LUT3 (Prop_lut3_I2_O)        0.325     9.240 r  gr/black_ground_i_63/O
                         net (fo=2, routed)           0.181     9.421    vga_inst/black_ground_i_19_0
    SLICE_X12Y12         LUT6 (Prop_lut6_I1_O)        0.328     9.749 r  vga_inst/black_ground_i_55/O
                         net (fo=1, routed)           0.580    10.329    vga_inst/black_ground_i_55_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.453 r  vga_inst/black_ground_i_19/O
                         net (fo=1, routed)           0.599    11.051    vga_inst/black_ground_i_19_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I4_O)        0.124    11.175 r  vga_inst/black_ground_i_4/O
                         net (fo=1, routed)           0.789    11.964    vga_inst/black_ground_i_4_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I2_O)        0.124    12.088 r  vga_inst/black_ground_i_1/O
                         net (fo=1, routed)           0.000    12.088    gr/black_ground_reg_0
    SLICE_X13Y12         FDRE                                         r  gr/black_ground_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.446    14.787    gr/clk_IBUF_BUFG
    SLICE_X13Y12         FDRE                                         r  gr/black_ground_reg/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X13Y12         FDRE (Setup_fdre_C_D)        0.029    15.041    gr/black_ground_reg
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -12.088    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             3.125ns  (required time - arrival time)
  Source:                 ct/cactus_position_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ct/black_cactus_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 2.335ns (34.196%)  route 4.493ns (65.804%))
  Logic Levels:           7  (CARRY4=1 LUT5=2 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.637     5.158    ct/clk_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  ct/cactus_position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  ct/cactus_position_reg[0]/Q
                         net (fo=14, routed)          1.277     6.891    vga_inst/next_black_cactus2_carry__0[0]
    SLICE_X6Y7           LUT5 (Prop_lut5_I0_O)        0.124     7.015 r  vga_inst/next_black_cactus1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.015    ct/black_cactus_i_45_0[0]
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     7.442 r  ct/next_black_cactus1_carry/O[1]
                         net (fo=23, routed)          1.926     9.368    vga_inst/black_cactus_reg_1[1]
    SLICE_X2Y1           LUT5 (Prop_lut5_I2_O)        0.306     9.674 r  vga_inst/black_cactus_i_77/O
                         net (fo=1, routed)           0.000     9.674    vga_inst/black_cactus_i_77_n_0
    SLICE_X2Y1           MUXF7 (Prop_muxf7_I0_O)      0.209     9.883 r  vga_inst/black_cactus_reg_i_41/O
                         net (fo=1, routed)           0.961    10.844    vga_inst/black_cactus_reg_i_41_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I0_O)        0.297    11.141 r  vga_inst/black_cactus_i_14/O
                         net (fo=1, routed)           0.000    11.141    vga_inst/black_cactus_i_14_n_0
    SLICE_X3Y3           MUXF7 (Prop_muxf7_I1_O)      0.217    11.358 r  vga_inst/black_cactus_reg_i_4/O
                         net (fo=1, routed)           0.329    11.688    vga_inst/black_cactus_reg_i_4_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I3_O)        0.299    11.987 r  vga_inst/black_cactus_i_1/O
                         net (fo=1, routed)           0.000    11.987    ct/black_cactus_reg_0
    SLICE_X4Y4           FDRE                                         r  ct/black_cactus_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.517    14.858    ct/clk_IBUF_BUFG
    SLICE_X4Y4           FDRE                                         r  ct/black_cactus_reg/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y4           FDRE (Setup_fdre_C_D)        0.029    15.112    ct/black_cactus_reg
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -11.987    
  -------------------------------------------------------------------
                         slack                                  3.125    

Slack (MET) :             3.173ns  (required time - arrival time)
  Source:                 ct/cactus_position_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ct/cactus_position_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.823ns  (logic 1.963ns (28.770%)  route 4.860ns (71.230%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.634     5.155    ct/clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  ct/cactus_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  ct/cactus_position_reg[5]/Q
                         net (fo=12, routed)          1.342     6.953    ct/Q[5]
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.124     7.077 f  ct/cactus_position0_carry__0_i_8/O
                         net (fo=7, routed)           0.444     7.521    ct/cactus_position0_carry__0_i_8_n_0
    SLICE_X4Y11          LUT4 (Prop_lut4_I2_O)        0.150     7.671 r  ct/cactus_position0_carry_i_7/O
                         net (fo=4, routed)           0.695     8.366    ct/cactus_position0_carry_i_7_n_0
    SLICE_X2Y11          LUT3 (Prop_lut3_I2_O)        0.326     8.692 r  ct/cactus_position0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.692    ct/cactus_position0_carry_i_5_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.044 f  ct/cactus_position0_carry/O[3]
                         net (fo=6, routed)           1.285    10.330    ct/cactus_position0_carry_n_4
    SLICE_X3Y12          LUT6 (Prop_lut6_I2_O)        0.307    10.637 f  ct/cactus_position[9]_i_3/O
                         net (fo=3, routed)           0.503    11.140    ct/cactus_position[9]_i_3_n_0
    SLICE_X4Y12          LUT4 (Prop_lut4_I2_O)        0.124    11.264 r  ct/cactus_position[5]_i_2/O
                         net (fo=5, routed)           0.590    11.854    ct/cactus_position[5]_i_2_n_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I1_O)        0.124    11.978 r  ct/cactus_position[5]_i_1/O
                         net (fo=1, routed)           0.000    11.978    ct/cactus_position[5]_i_1_n_0
    SLICE_X3Y12          FDRE                                         r  ct/cactus_position_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.515    14.856    ct/clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  ct/cactus_position_reg[5]/C
                         clock pessimism              0.299    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X3Y12          FDRE (Setup_fdre_C_D)        0.031    15.151    ct/cactus_position_reg[5]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -11.978    
  -------------------------------------------------------------------
                         slack                                  3.173    

Slack (MET) :             3.370ns  (required time - arrival time)
  Source:                 gr/ground_position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gr/ground_position_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 2.750ns (41.684%)  route 3.847ns (58.316%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.566     5.087    gr/clk_IBUF_BUFG
    SLICE_X9Y11          FDRE                                         r  gr/ground_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.419     5.506 f  gr/ground_position_reg[2]/Q
                         net (fo=18, routed)          0.880     6.386    gr/ground_position_reg[7]_0[1]
    SLICE_X9Y12          LUT6 (Prop_lut6_I3_O)        0.299     6.685 r  gr/ground_position[4]_i_9/O
                         net (fo=6, routed)           0.675     7.360    gr/ground_position[4]_i_9_n_0
    SLICE_X8Y12          LUT2 (Prop_lut2_I0_O)        0.124     7.484 r  gr/ground_position[4]_i_10/O
                         net (fo=3, routed)           0.604     8.088    gr/ground_position[4]_i_15_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I5_O)        0.124     8.212 r  gr/ground_position[4]_i_21/O
                         net (fo=1, routed)           0.000     8.212    gr/ground_position[4]_i_21_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.592 r  gr/ground_position_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.592    gr/ground_position_reg[4]_i_12_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.811 r  gr/ground_position_reg[4]_i_11/O[0]
                         net (fo=3, routed)           0.869     9.680    gr/ground_position_reg[4]_i_11_n_7
    SLICE_X8Y13          LUT3 (Prop_lut3_I1_O)        0.295     9.975 r  gr/ground_position[4]_i_5/O
                         net (fo=1, routed)           0.000     9.975    gr/ground_position[4]_i_5_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.351 r  gr/ground_position_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.351    gr/ground_position_reg[4]_i_1_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.570 r  gr/ground_position_reg[7]_i_2/O[0]
                         net (fo=3, routed)           0.819    11.389    gr/ground_position_reg[7]_i_2_n_7
    SLICE_X9Y12          LUT4 (Prop_lut4_I1_O)        0.295    11.684 r  gr/ground_position[6]_i_1/O
                         net (fo=1, routed)           0.000    11.684    gr/ground_position[6]_i_1_n_0
    SLICE_X9Y12          FDRE                                         r  gr/ground_position_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.446    14.787    gr/clk_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  gr/ground_position_reg[6]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X9Y12          FDRE (Setup_fdre_C_D)        0.029    15.055    gr/ground_position_reg[6]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -11.684    
  -------------------------------------------------------------------
                         slack                                  3.370    

Slack (MET) :             3.388ns  (required time - arrival time)
  Source:                 gr/ground_position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gr/ground_position_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.625ns  (logic 2.778ns (41.931%)  route 3.847ns (58.069%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.566     5.087    gr/clk_IBUF_BUFG
    SLICE_X9Y11          FDRE                                         r  gr/ground_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.419     5.506 f  gr/ground_position_reg[2]/Q
                         net (fo=18, routed)          0.880     6.386    gr/ground_position_reg[7]_0[1]
    SLICE_X9Y12          LUT6 (Prop_lut6_I3_O)        0.299     6.685 r  gr/ground_position[4]_i_9/O
                         net (fo=6, routed)           0.675     7.360    gr/ground_position[4]_i_9_n_0
    SLICE_X8Y12          LUT2 (Prop_lut2_I0_O)        0.124     7.484 r  gr/ground_position[4]_i_10/O
                         net (fo=3, routed)           0.604     8.088    gr/ground_position[4]_i_15_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I5_O)        0.124     8.212 r  gr/ground_position[4]_i_21/O
                         net (fo=1, routed)           0.000     8.212    gr/ground_position[4]_i_21_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.592 r  gr/ground_position_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.592    gr/ground_position_reg[4]_i_12_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.811 r  gr/ground_position_reg[4]_i_11/O[0]
                         net (fo=3, routed)           0.869     9.680    gr/ground_position_reg[4]_i_11_n_7
    SLICE_X8Y13          LUT3 (Prop_lut3_I1_O)        0.295     9.975 r  gr/ground_position[4]_i_5/O
                         net (fo=1, routed)           0.000     9.975    gr/ground_position[4]_i_5_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.351 r  gr/ground_position_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.351    gr/ground_position_reg[4]_i_1_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.570 r  gr/ground_position_reg[7]_i_2/O[0]
                         net (fo=3, routed)           0.819    11.389    gr/ground_position_reg[7]_i_2_n_7
    SLICE_X9Y12          LUT4 (Prop_lut4_I0_O)        0.323    11.712 r  gr/ground_position[7]_i_1/O
                         net (fo=1, routed)           0.000    11.712    gr/ground_position[7]_i_1_n_0
    SLICE_X9Y12          FDRE                                         r  gr/ground_position_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.446    14.787    gr/clk_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  gr/ground_position_reg[7]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X9Y12          FDRE (Setup_fdre_C_D)        0.075    15.101    gr/ground_position_reg[7]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -11.712    
  -------------------------------------------------------------------
                         slack                                  3.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ct/rand1/result_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ct/rand1/result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.594     1.477    ct/rand1/clk_IBUF_BUFG
    SLICE_X3Y7           FDSE                                         r  ct/rand1/result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDSE (Prop_fdse_C_Q)         0.141     1.618 r  ct/rand1/result_reg[5]/Q
                         net (fo=2, routed)           0.113     1.731    ct/rand1/result[5]
    SLICE_X1Y8           FDRE                                         r  ct/rand1/result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.865     1.992    ct/rand1/clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  ct/rand1/result_reg[6]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X1Y8           FDRE (Hold_fdre_C_D)         0.070     1.563    ct/rand1/result_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ct/rand1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ct/wait_time_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.590%)  route 0.134ns (41.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.594     1.477    ct/rand1/clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  ct/rand1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ct/rand1/result_reg[0]/Q
                         net (fo=9, routed)           0.134     1.752    ct/rand1/Q[0]
    SLICE_X2Y7           LUT4 (Prop_lut4_I0_O)        0.048     1.800 r  ct/rand1/wait_time[6]_i_2/O
                         net (fo=1, routed)           0.000     1.800    ct/wait_time0[6]
    SLICE_X2Y7           FDRE                                         r  ct/wait_time_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.865     1.992    ct/clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  ct/wait_time_reg[6]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.131     1.621    ct/wait_time_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 ct/rand1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ct/wait_time_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.189ns (57.872%)  route 0.138ns (42.128%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.594     1.477    ct/rand1/clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  ct/rand1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ct/rand1/result_reg[0]/Q
                         net (fo=9, routed)           0.138     1.756    ct/rand1/Q[0]
    SLICE_X2Y7           LUT4 (Prop_lut4_I0_O)        0.048     1.804 r  ct/rand1/wait_time[5]_i_1/O
                         net (fo=1, routed)           0.000     1.804    ct/wait_time0[5]
    SLICE_X2Y7           FDRE                                         r  ct/wait_time_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.865     1.992    ct/clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  ct/wait_time_reg[5]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.131     1.621    ct/wait_time_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 ct/rand1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ct/cactus_type_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.212ns (69.227%)  route 0.094ns (30.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.595     1.478    ct/rand1/clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  ct/rand1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.164     1.642 r  ct/rand1/result_reg[1]/Q
                         net (fo=8, routed)           0.094     1.736    ct/rand1/Q[1]
    SLICE_X3Y6           LUT5 (Prop_lut5_I1_O)        0.048     1.784 r  ct/rand1/cactus_type[1]_i_1/O
                         net (fo=1, routed)           0.000     1.784    ct/rand1_n_7
    SLICE_X3Y6           FDRE                                         r  ct/cactus_type_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.866     1.993    ct/clk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  ct/cactus_type_reg[1]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.107     1.598    ct/cactus_type_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 ct/rand1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ct/wait_time_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.594     1.477    ct/rand1/clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  ct/rand1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ct/rand1/result_reg[0]/Q
                         net (fo=9, routed)           0.134     1.752    ct/rand1/Q[0]
    SLICE_X2Y7           LUT4 (Prop_lut4_I1_O)        0.045     1.797 r  ct/rand1/wait_time[3]_i_1/O
                         net (fo=1, routed)           0.000     1.797    ct/wait_time0[3]
    SLICE_X2Y7           FDRE                                         r  ct/wait_time_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.865     1.992    ct/clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  ct/wait_time_reg[3]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.120     1.610    ct/wait_time_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ct/rand1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ct/wait_time_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.482%)  route 0.138ns (42.518%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.594     1.477    ct/rand1/clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  ct/rand1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 f  ct/rand1/result_reg[0]/Q
                         net (fo=9, routed)           0.138     1.756    ct/rand1/Q[0]
    SLICE_X2Y7           LUT4 (Prop_lut4_I0_O)        0.045     1.801 r  ct/rand1/wait_time[4]_i_1/O
                         net (fo=1, routed)           0.000     1.801    ct/wait_time0[4]
    SLICE_X2Y7           FDRE                                         r  ct/wait_time_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.865     1.992    ct/clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  ct/wait_time_reg[4]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.121     1.611    ct/wait_time_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 ct/rand1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ct/cactus_type_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.595     1.478    ct/rand1/clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  ct/rand1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.164     1.642 r  ct/rand1/result_reg[1]/Q
                         net (fo=8, routed)           0.094     1.736    ct/rand1/Q[1]
    SLICE_X3Y6           LUT5 (Prop_lut5_I1_O)        0.045     1.781 r  ct/rand1/cactus_type[0]_i_1/O
                         net (fo=1, routed)           0.000     1.781    ct/rand1_n_8
    SLICE_X3Y6           FDRE                                         r  ct/cactus_type_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.866     1.993    ct/clk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  ct/cactus_type_reg[0]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.091     1.582    ct/cactus_type_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 db/DFF_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.695%)  route 0.154ns (45.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.592     1.475    db/clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  db/DFF_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  db/DFF_reg[3]/Q
                         net (fo=2, routed)           0.154     1.770    db/DFF[3]
    SLICE_X3Y7           LUT6 (Prop_lut6_I4_O)        0.045     1.815 r  db/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.815    next_state[0]
    SLICE_X3Y7           FDRE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.865     1.992    clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  state_reg[0]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X3Y7           FDRE (Hold_fdre_C_D)         0.092     1.606    state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ct/rand1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ct/rand1/result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.582%)  route 0.142ns (46.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.595     1.478    ct/rand1/clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  ct/rand1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.164     1.642 r  ct/rand1/result_reg[1]/Q
                         net (fo=8, routed)           0.142     1.784    ct/rand1/Q[1]
    SLICE_X3Y7           FDRE                                         r  ct/rand1/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.865     1.992    ct/rand1/clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  ct/rand1/result_reg[2]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X3Y7           FDRE (Hold_fdre_C_D)         0.075     1.568    ct/rand1/result_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 db/DFF_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/DFF_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.557%)  route 0.183ns (56.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.594     1.477    db/clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  db/DFF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  db/DFF_reg[1]/Q
                         net (fo=3, routed)           0.183     1.801    db/DFF[1]
    SLICE_X4Y7           FDRE                                         r  db/DFF_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.863     1.990    db/clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  db/DFF_reg[2]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X4Y7           FDRE (Hold_fdre_C_D)         0.070     1.582    db/DFF_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y7    clk_div_2/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y7    clk_div_2/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y0     clk_div_22/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y2     clk_div_22/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y2     clk_div_22/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3     clk_div_22/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3     clk_div_22/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3     clk_div_22/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3     clk_div_22/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y12   gr/black_ground_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y11    gr/ground_position_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y11    gr/ground_position_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y11    gr/ground_position_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y13    gr/ground_position_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y12    gr/ground_position_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y12    gr/ground_position_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y12    gr/ground_position_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y4     ct/black_cactus_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y7     jp/jumping_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y7    clk_div_2/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y7    clk_div_2/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y0     clk_div_22/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     clk_div_22/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     clk_div_22/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     clk_div_22/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     clk_div_22/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     clk_div_22/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     clk_div_22/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     clk_div_22/count_reg[16]/C



