
*** Running vivado
    with args -log rlc_design_decoder_ip_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rlc_design_decoder_ip_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source rlc_design_decoder_ip_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Dokumenty/Pulpit/RLC/ZynQ/ip_repo/coder_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Dokumenty/Pulpit/RLC/ZynQ/ip_repo/decoder_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programs/Vivado/Vivado/2018.3/data/ip'.
Command: synth_design -top rlc_design_decoder_ip_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5384 
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [d:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/ipshared/a3ef/hdl/rlc_decoder_rtl.sv:61]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [d:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/ipshared/a3ef/hdl/rlc_decoder_rtl.sv:62]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [d:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/ipshared/a3ef/hdl/rlc_decoder_rtl.sv:63]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [d:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/ipshared/a3ef/hdl/rlc_decoder_rtl.sv:64]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [d:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/ipshared/a3ef/hdl/rlc_decoder_rtl.sv:65]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [d:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/ipshared/a3ef/hdl/rlc_decoder_rtl.sv:66]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 379.691 ; gain = 111.250
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rlc_design_decoder_ip_0_0' [d:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/ip/rlc_design_decoder_ip_0_0/synth/rlc_design_decoder_ip_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'decoder_ip_v1_0' [d:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/ipshared/a3ef/hdl/decoder_ip_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'decoder_ip_v1_0_S00_AXI' [d:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/ipshared/a3ef/hdl/decoder_ip_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/ipshared/a3ef/hdl/decoder_ip_v1_0_S00_AXI.v:231]
INFO: [Synth 8-226] default block is never used [d:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/ipshared/a3ef/hdl/decoder_ip_v1_0_S00_AXI.v:372]
INFO: [Synth 8-6157] synthesizing module 'RLC_decoder_rtl' [d:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/ipshared/a3ef/hdl/rlc_decoder_rtl.sv:23]
	Parameter vector_size bound to: 32 - type: integer 
	Parameter under_size bound to: 5 - type: integer 
	Parameter iteration bound to: 16 - type: integer 
	Parameter S1 bound to: 4'b0001 
	Parameter S2 bound to: 4'b0010 
	Parameter S3 bound to: 4'b0011 
	Parameter S4 bound to: 4'b0100 
	Parameter S5 bound to: 4'b0101 
	Parameter S6 bound to: 4'b0110 
INFO: [Synth 8-155] case statement is not full and has no default [d:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/ipshared/a3ef/hdl/rlc_decoder_rtl.sv:56]
WARNING: [Synth 8-6014] Unused sequential element j_reg was removed.  [d:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/ipshared/a3ef/hdl/rlc_decoder_rtl.sv:68]
WARNING: [Synth 8-6014] Unused sequential element m_reg was removed.  [d:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/ipshared/a3ef/hdl/rlc_decoder_rtl.sv:70]
WARNING: [Synth 8-6014] Unused sequential element letter_reg was removed.  [d:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/ipshared/a3ef/hdl/rlc_decoder_rtl.sv:65]
WARNING: [Synth 8-6014] Unused sequential element letter_amount_reg was removed.  [d:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/ipshared/a3ef/hdl/rlc_decoder_rtl.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'RLC_decoder_rtl' (1#1) [d:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/ipshared/a3ef/hdl/rlc_decoder_rtl.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'decoder_ip_v1_0_S00_AXI' (2#1) [d:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/ipshared/a3ef/hdl/decoder_ip_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'decoder_ip_v1_0' (3#1) [d:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/ipshared/a3ef/hdl/decoder_ip_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'rlc_design_decoder_ip_0_0' (4#1) [d:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/ip/rlc_design_decoder_ip_0_0/synth/rlc_design_decoder_ip_0_0.v:57]
WARNING: [Synth 8-3331] design decoder_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design decoder_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design decoder_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design decoder_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design decoder_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design decoder_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 419.586 ; gain = 151.145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 419.586 ; gain = 151.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 419.586 ; gain = 151.145
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 775.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 775.121 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 777.980 ; gain = 2.859
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 777.980 ; gain = 509.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 777.980 ; gain = 509.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 777.980 ; gain = 509.539
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'RLC_decoder_rtl'
INFO: [Synth 8-5544] ROM "a_dataout" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "a_datain" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dataout" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S1 |                              000 |                             0001
                      S2 |                              001 |                             0010
                      S3 |                              010 |                             0011
                      S4 |                              011 |                             0100
                      S5 |                              100 |                             0101
                      S6 |                              101 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'RLC_decoder_rtl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 777.980 ; gain = 509.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 11    
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 10    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 30    
	   3 Input     32 Bit        Muxes := 21    
	   6 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RLC_decoder_rtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 11    
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 28    
	   3 Input     32 Bit        Muxes := 21    
	   6 Input     32 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 8     
Module decoder_ip_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "a_dataout" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3331] design rlc_design_decoder_ip_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design rlc_design_decoder_ip_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design rlc_design_decoder_ip_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design rlc_design_decoder_ip_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design rlc_design_decoder_ip_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design rlc_design_decoder_ip_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/decoder_ip_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/decoder_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/decoder_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/decoder_ip_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/decoder_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/decoder_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 846.672 ; gain = 578.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 846.672 ; gain = 578.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 846.672 ; gain = 578.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 846.672 ; gain = 578.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 846.672 ; gain = 578.230
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 846.672 ; gain = 578.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 846.672 ; gain = 578.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 846.672 ; gain = 578.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 846.672 ; gain = 578.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 846.672 ; gain = 578.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    88|
|2     |LUT1   |    13|
|3     |LUT2   |    41|
|4     |LUT3   |    76|
|5     |LUT4   |    78|
|6     |LUT5   |   177|
|7     |LUT6   |   400|
|8     |MUXF7  |    10|
|9     |MUXF8  |     2|
|10    |FDRE   |   318|
|11    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------+------------------------+------+
|      |Instance                         |Module                  |Cells |
+------+---------------------------------+------------------------+------+
|1     |top                              |                        |  1204|
|2     |  inst                           |decoder_ip_v1_0         |  1204|
|3     |    decoder_ip_v1_0_S00_AXI_inst |decoder_ip_v1_0_S00_AXI |  1204|
|4     |      rlc_decoder_rtl_inst       |RLC_decoder_rtl         |  1007|
+------+---------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 846.672 ; gain = 578.230
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 846.672 ; gain = 219.836
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 846.672 ; gain = 578.230
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 100 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'rlc_design_decoder_ip_0_0' is not ideal for floorplanning, since the cellview 'RLC_decoder_rtl' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 846.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 846.672 ; gain = 578.230
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 846.672 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.runs/rlc_design_decoder_ip_0_0_synth_1/rlc_design_decoder_ip_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP rlc_design_decoder_ip_0_0, cache-ID = cb9fe277211196ba
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 846.672 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.runs/rlc_design_decoder_ip_0_0_synth_1/rlc_design_decoder_ip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rlc_design_decoder_ip_0_0_utilization_synth.rpt -pb rlc_design_decoder_ip_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun  8 22:15:01 2021...
