<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<register_list
    name="CP15"
    xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xmlns="http://www.arm.com/core_reg"
    xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd"
    xmlns:tcf="http://com.arm.targetconfigurationeditor">
    <register_group name="System">
        <gui_name language="en">System</gui_name>
        <description language="en">System Control and Configuration</description>
        <register access="RW" name="CONTROL" size="4">
            <gui_name language="en">Control</gui_name>
            <alias_name>CP15_CONTROL</alias_name>
            <device_name type="rvi">CP15_CONTROL</device_name>
            <device_name type="cadi">CP15_CONTROL</device_name>
            <description language="en">Provides control and configuration information for:&#x0A;- memory alignment, endianness, protection, and fault behavior&#x0A;- MPU and cache enables and cache replacement strategy&#x0A;- interrupts and the behavior of interrupt latency&#x0A;- the location for exception vectors&#x0A;- program flow prediction</description>
            <bitField conditional="false" name="IE" enumerationId="CP15_CONTROL_IE" access="RO">
                <gui_name language="en">IE</gui_name>
                <description language="en">Identifies little or big instruction endianness in use</description>
                <definition>[31]</definition>
            </bitField>
            <bitField conditional="false" name="TE" enumerationId="CP15_CONTROL_TE">
                <gui_name language="en">TE</gui_name>
                <description language="en">Thumb exception enable</description>
                <definition>[30]</definition>
            </bitField>
            <bitField conditional="false" name="AFE" enumerationId="GENERIC_DISABLED_ENABLED">
                <gui_name language="en">AFE</gui_name>
                <description language="en">Access Flag Enable</description>
                <definition>[29]</definition>
            </bitField>
            <bitField conditional="false" name="TRE" enumerationId="GENERIC_DISABLED_ENABLED">
                <gui_name language="en">TRE</gui_name>
                <description language="en">TEX Remap Enable</description>
                <definition>[28]</definition>
            </bitField>
            <bitField conditional="false" name="NMFI" enumerationId="CP15_CONTROL_NMFI" access="RO">
                <gui_name language="en">NMFI</gui_name>
                <description language="en">NMFI, non-maskable fast interrupt enable.</description>
                <definition>[27]</definition>
            </bitField>
            <bitField conditional="false" name="EE" enumerationId="GENERIC_CLEARED_SET">
                <gui_name language="en">EE</gui_name>
                <description language="en">Determines the state of the CPSR E bit on an exception</description>
                <definition>[25]</definition>
            </bitField>
            <bitField conditional="false" name="VE" enumerationId="CP15_CONTROL_VE">
                <gui_name language="en">VE</gui_name>
                <description language="en">Configures vectored interrupt</description>
                <definition>[24]</definition>
            </bitField>
            <bitField conditional="false" name="FI" enumerationId="GENERIC_DISABLED_ENABLED">
                <gui_name language="en">FI</gui_name>
                <description language="en">Fast Interrupts enable</description>
                <definition>[21]</definition>
            </bitField>
            <bitField conditional="false" name="DZ" enumerationId="GENERIC_DISABLED_ENABLED">
                <gui_name language="en">DZ</gui_name>
                <description language="en">Enable generation of undefined instruction exception on divide by zero</description>
                <definition>[19]</definition>
            </bitField>
            <bitField conditional="false" name="BR" enumerationId="GENERIC_DISABLED_ENABLED">
                <gui_name language="en">BR</gui_name>
                <description language="en">MPU background region enable</description>
                <definition>[17]</definition>
            </bitField>
            <bitField conditional="false" name="RR" enumerationId="CP15_CONTROL_RR">
                <gui_name language="en">RR</gui_name>
                <description language="en">Controls replacement strategy for instruction and data caches</description>
                <definition>[14]</definition>
            </bitField>
            <bitField conditional="false" name="V" enumerationId="CP15_CONTROL_V">
                <gui_name language="en">V</gui_name>
                <description language="en">Determines the location of exception vectors</description>
                <definition>[13]</definition>
            </bitField>
            <bitField conditional="false" name="I" enumerationId="GENERIC_DISABLED_ENABLED">
                <gui_name language="en">I</gui_name>
                <description language="en">Enables L1 instruction cache</description>
                <definition>[12]</definition>
            </bitField>
            <bitField conditional="false" name="Z" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">Z</gui_name>
                <description language="en">Branch prediction bit</description>
                <definition>[11]</definition>
            </bitField>
            <bitField conditional="false" name="C" enumerationId="GENERIC_DISABLED_ENABLED">
                <gui_name language="en">C</gui_name>
                <description language="en">Enables L1 data cache</description>
                <definition>[2]</definition>
            </bitField>
            <bitField conditional="false" name="A" enumerationId="GENERIC_DISABLED_ENABLED">
                <gui_name language="en">A</gui_name>
                <description language="en">Enables strict alignment of data to detect alignment faults in data accesses</description>
                <definition>[1]</definition>
            </bitField>
            <bitField conditional="false" name="M" enumerationId="GENERIC_DISABLED_ENABLED">
                <gui_name language="en">M</gui_name>
                <description language="en">Enables the MPU</description>
                <definition>[0]</definition>
            </bitField>
        </register>
        <register access="RW" name="AUXILIARY_CONTROL" size="4">
            <gui_name language="en">Auxiliary Control</gui_name>
            <alias_name>CP15_AUXILIARY_CONTROL</alias_name>
            <device_name type="rvi">CP15_AUXILIARY_CONTROL</device_name>
            <device_name type="cadi">CP15_AUXILIARY_CONTROL</device_name>
            <description language="en">The Auxiliary Control Registers control:&#x0A;- branch prediction&#x0A;- performance features&#x0A;- error and parity logic</description>
            <bitField conditional="false" name="DICDI" enumerationId="GENERIC_ENABLED_DISABLED">
                <gui_name language="en">DICDI</gui_name>
                <description language="en">Case C dual issue control</description>
                <definition>[31]</definition>
            </bitField>
            <bitField conditional="false" name="DIB2DI" enumerationId="GENERIC_ENABLED_DISABLED">
                <gui_name language="en">DIB2DI</gui_name>
                <description language="en">Case B2 dual issue control</description>
                <definition>[30]</definition>
            </bitField>
            <bitField conditional="false" name="DIB1DI" enumerationId="GENERIC_ENABLED_DISABLED">
                <gui_name language="en">DIB1DI</gui_name>
                <description language="en">Case B1 dual issue control</description>
                <definition>[29]</definition>
            </bitField>
            <bitField conditional="false" name="DIADI" enumerationId="GENERIC_ENABLED_DISABLED">
                <gui_name language="en">DIADI</gui_name>
                <description language="en">Case A dual issue control</description>
                <definition>[28]</definition>
            </bitField>
            <bitField conditional="false" name="B1TCMPCEN" enumerationId="GENERIC_DISABLED_ENABLED">
                <gui_name language="en">B1TCMPCEN</gui_name>
                <description language="en">B1TCM parity or ECC check enable</description>
                <definition>[27]</definition>
            </bitField>
            <bitField conditional="false" name="B0TCMPCEN" enumerationId="GENERIC_DISABLED_ENABLED">
                <gui_name language="en">B0TCMPCEN</gui_name>
                <description language="en">B0TCM parity or ECC check enable</description>
                <definition>[26]</definition>
            </bitField>
            <bitField conditional="false" name="ATCMPCEN" enumerationId="GENERIC_DISABLED_ENABLED">
                <gui_name language="en">ATCMPCEN</gui_name>
                <description language="en">ATCM parity or ECC check enable</description>
                <definition>[25]</definition>
            </bitField>
            <bitField conditional="false" name="AXISCEN" enumerationId="GENERIC_DISABLED_ENABLED">
                <gui_name language="en">AXISCEN</gui_name>
                <description language="en">AXI slave cache RAM access enable</description>
                <definition>[24]</definition>
            </bitField>
            <bitField conditional="false" name="AXISCUEN" enumerationId="GENERIC_DISABLED_ENABLED">
                <gui_name language="en">AXISCUEN</gui_name>
                <description language="en">AXI slave cache RAM non-privileged access enable</description>
                <definition>[23]</definition>
            </bitField>
            <bitField conditional="false" name="DILSM" enumerationId="GENERIC_ENABLED_DISABLED">
                <gui_name language="en">DILSM</gui_name>
                <description language="en">Disable Low Interrupt Latency (LIL) on load/store multiples</description>
                <definition>[22]</definition>
            </bitField>
            <bitField conditional="false" name="DEOLP" enumerationId="GENERIC_ENABLED_DISABLED">
                <gui_name language="en">DEOLP</gui_name>
                <description language="en">Disable end of loop prediction</description>
                <definition>[21]</definition>
            </bitField>
            <bitField conditional="false" name="DBHE" enumerationId="GENERIC_ENABLED_DISABLED">
                <gui_name language="en">DBHE</gui_name>
                <description language="en">Disable Branch History (BH) extension</description>
                <definition>[20]</definition>
            </bitField>
            <bitField conditional="false" name="FRCDIS" enumerationId="GENERIC_NORMAL_OPERATION_DISABLED">
                <gui_name language="en">FRCDIS</gui_name>
                <description language="en">Fetch rate control disable</description>
                <definition>[19]</definition>
            </bitField>
            <bitField conditional="false" name="RSDIS" enumerationId="GENERIC_NORMAL_OPERATION_DISABLED">
                <gui_name language="en">RSDIS</gui_name>
                <description language="en">Return stack disable</description>
                <definition>[17]</definition>
            </bitField>
            <bitField conditional="false" name="BP" enumerationId="CP15_AUXILIARY_CONTROL_BP">
                <gui_name language="en">BP</gui_name>
                <description language="en">This field controls the branch prediction policy</description>
                <definition>[16:15]</definition>
            </bitField>
            <bitField conditional="false" name="DBWR" enumerationId="GENERIC_NORMAL_OPERATION_DISABLED">
                <gui_name language="en">DBWR</gui_name>
                <description language="en">Disable write burst in the AXI master</description>
                <definition>[14]</definition>
            </bitField>
            <bitField conditional="false" name="DLFO" enumerationId="CP15_AUXILIARY_CONTROL_DLFO">
                <gui_name language="en">DLFO</gui_name>
                <description language="en">Disable linefill optimization in the AXI master</description>
                <definition>[13]</definition>
            </bitField>
            <bitField conditional="false" name="ERPEG" enumerationId="GENERIC_DISABLED_ENABLED">
                <gui_name language="en">ERPEG</gui_name>
                <description language="en">Enable random parity error generation in the cache RAMs</description>
                <definition>[12]</definition>
            </bitField>
            <bitField conditional="false" name="DNCH" enumerationId="GENERIC_NORMAL_OPERATION_DISABLED">
                <gui_name language="en">DNCH</gui_name>
                <description language="en">Disable data forwarding for Non-cacheable accesses in the AXI master</description>
                <definition>[11]</definition>
            </bitField>
            <bitField conditional="false" name="FORA" enumerationId="CP15_AUXILIARY_CONTROL_FORA">
                <gui_name language="en">FORA</gui_name>
                <description language="en">Force outer read allocate (ORA) for outer write allocate (OWA) regions</description>
                <definition>[10]</definition>
            </bitField>
            <bitField conditional="false" name="FWT" enumerationId="CP15_AUXILIARY_CONTROL_FWT">
                <gui_name language="en">FWT</gui_name>
                <description language="en">Force write-through (WT) for write-back (WB) regions</description>
                <definition>[9]</definition>
            </bitField>
            <bitField conditional="false" name="FDSNS" enumerationId="CP15_AUXILIARY_CONTROL_FDSnS">
                <gui_name language="en">FDSNS</gui_name>
                <description language="en">Force D-side to not-shared when MPU is off</description>
                <definition>[8]</definition>
            </bitField>
            <bitField conditional="false" name="SMOV" enumerationId="CP15_AUXILIARY_CONTROL_sMOV">
                <gui_name language="en">SMOV</gui_name>
                <description language="en">sMOV of a divide does not complete out of order</description>
                <definition>[7]</definition>
            </bitField>
            <bitField conditional="false" name="DILS" enumerationId="GENERIC_ENABLED_DISABLED">
                <gui_name language="en">DILS</gui_name>
                <description language="en">Disable low interrupt latency on all load/store instructions</description>
                <definition>[6]</definition>
            </bitField>
            <bitField conditional="false" name="CEC" enumerationId="CP15_AUXILIARY_CONTROL_CEC">
                <gui_name language="en">CEC</gui_name>
                <description language="en">Cache error control for cache parity and ECC errors</description>
                <definition>[5:3]</definition>
            </bitField>
            <bitField conditional="false" name="B1TCMECEN" enumerationId="GENERIC_DISABLED_ENABLED">
                <gui_name language="en">B1TCMECEN</gui_name>
                <description language="en">B1TCM external error enable</description>
                <definition>[2]</definition>
            </bitField>
            <bitField conditional="false" name="B0TCMECEN" enumerationId="GENERIC_DISABLED_ENABLED">
                <gui_name language="en">B0TCMECEN</gui_name>
                <description language="en">B0TCM external error enable</description>
                <definition>[1]</definition>
            </bitField>
            <bitField conditional="false" name="ATCMECEN" enumerationId="GENERIC_DISABLED_ENABLED">
                <gui_name language="en">ATCMECEN</gui_name>
                <description language="en">ATCM external error enable</description>
                <definition>[0]</definition>
            </bitField>
        </register>
        <register access="RW" name="SECONDARY_AUXILIARY_CONTROL" size="4">
            <gui_name language="en">Secondary Auxiliary Control</gui_name>
            <alias_name>CP15_SECONDARY_AUXILIARY_CONTROL</alias_name>
            <device_name type="rvi">CP15_SECONDARY_AUXILIARY_CONTROL</device_name>
            <device_name type="cadi">CP15_SECONDARY_AUXILIARY_CONTROL</device_name>
            <description language="en">The Auxiliary Control Registers control:&#x0A;- branch prediction&#x0A;- performance features&#x0A;- error and parity logic</description>
            <bitField conditional="false" name="DCHE" enumerationId="GENERIC_ENABLED_DISABLED">
                <gui_name language="en">DCHE</gui_name>
                <description language="en">Disable hard-error support in the caches</description>
                <definition>[22]</definition>
            </bitField>
            <bitField conditional="false" name="DR2B" enumerationId="GENERIC_DISABLED_ENABLED">
                <gui_name language="en">DR2B</gui_name>
                <description language="en">Enable random 2-bit error generation in cache RAMs</description>
                <definition>[21]</definition>
            </bitField>
            <bitField conditional="false" name="DF6DI" enumerationId="GENERIC_ENABLED_DISABLED">
                <gui_name language="en">DF6DI</gui_name>
                <description language="en">F6 dual issue control</description>
                <definition>[20]</definition>
            </bitField>
            <bitField conditional="false" name="DF2DI" enumerationId="GENERIC_ENABLED_DISABLED">
                <gui_name language="en">DF2DI</gui_name>
                <description language="en">F2_Id/F2_st/F2D dual issue control</description>
                <definition>[19]</definition>
            </bitField>
            <bitField conditional="false" name="DDI" enumerationId="GENERIC_ENABLED_DISABLED">
                <gui_name language="en">DDI</gui_name>
                <description language="en">F1/F3/F4dual issue control</description>
                <definition>[18]</definition>
            </bitField>
            <bitField conditional="false" name="DOODPFP" enumerationId="GENERIC_ENABLED_DISABLED">
                <gui_name language="en">DOODPFP</gui_name>
                <description language="en">Out-of-order Double Precision Floating Point instruction control</description>
                <definition>[17]</definition>
            </bitField>
            <bitField conditional="false" name="DOOFMACS" enumerationId="GENERIC_ENABLED_DISABLED">
                <gui_name language="en">DOOFMACS</gui_name>
                <description language="en">Out-of-order FMACS control</description>
                <definition>[16]</definition>
            </bitField>
            <bitField conditional="false" name="IXC" enumerationId="GENERIC_MASKED_UNMASKED">
                <gui_name language="en">IXC</gui_name>
                <description language="en">Floating-point inexact exception output mask</description>
                <definition>[13]</definition>
            </bitField>
            <bitField conditional="false" name="OFC" enumerationId="GENERIC_MASKED_UNMASKED">
                <gui_name language="en">OFC</gui_name>
                <description language="en">Floating-point overflow exception output mask</description>
                <definition>[12]</definition>
            </bitField>
            <bitField conditional="false" name="UFC" enumerationId="GENERIC_MASKED_UNMASKED">
                <gui_name language="en">UFC</gui_name>
                <description language="en">Floating-point underflow exception output mask</description>
                <definition>[11]</definition>
            </bitField>
            <bitField conditional="false" name="IOC" enumerationId="GENERIC_MASKED_UNMASKED">
                <gui_name language="en">IOC</gui_name>
                <description language="en">Floating-point invalid operation exception output mask</description>
                <definition>[10]</definition>
            </bitField>
            <bitField conditional="false" name="DZC" enumerationId="GENERIC_MASKED_UNMASKED">
                <gui_name language="en">DZC</gui_name>
                <description language="en">Floating-point divide-by-zero exception output mask</description>
                <definition>[9]</definition>
            </bitField>
            <bitField conditional="false" name="IDC" enumerationId="GENERIC_MASKED_UNMASKED">
                <gui_name language="en">IDC</gui_name>
                <description language="en">Floating-point input denormal exception output mask</description>
                <definition>[8]</definition>
            </bitField>
            <bitField conditional="false" name="B0TCMECC" enumerationId="GENERIC_ENABLED_DISABLED">
                <gui_name language="en">B0TCMECC</gui_name>
                <description language="en">Correction for internal ECC logic on BTCM ports</description>
                <definition>[3]</definition>
            </bitField>
            <bitField conditional="false" name="ATCMECC" enumerationId="GENERIC_ENABLED_DISABLED">
                <gui_name language="en">ATCMECC</gui_name>
                <description language="en">Correction for internal ECC logic on ATCM port</description>
                <definition>[2]</definition>
            </bitField>
            <bitField conditional="false" name="BTCMRMW" enumerationId="GENERIC_DISABLED_ENABLED">
                <gui_name language="en">BTCMRMW</gui_name>
                <description language="en">Enables 64-bit stores for the BTCMs</description>
                <definition>[1]</definition>
            </bitField>
            <bitField conditional="false" name="ATCMRMW" enumerationId="GENERIC_DISABLED_ENABLED">
                <gui_name language="en">ATCMRMW</gui_name>
                <description language="en">Enables 64-bit stores for the ATCM</description>
                <definition>[0]</definition>
            </bitField>
        </register>
        <register access="RW" name="COPROCESSOR_ACCESS_CONTROL" size="4">
            <gui_name language="en">Coprocessor Access Control</gui_name>
            <alias_name>CP15_COPROCESSOR_ACCESS_CONTROL</alias_name>
            <device_name type="rvi">CP15_COPROCESSOR_ACCESS_CONTROL</device_name>
            <device_name type="cadi">CP15_COPROCESSOR_ACCESS_CONTROL</device_name>
            <description language="en">Sets access rights for coprocessors CP0-CP13</description>
            <bitField conditional="false" name="CP13" enumerationId="CP15_COPROCESSOR_ACCESS_CONTROL">
                <gui_name language="en">CP13</gui_name>
                <description language="en">Access permissions for coprocessor 13</description>
                <definition>[27:26]</definition>
            </bitField>
            <bitField conditional="false" name="CP12" enumerationId="CP15_COPROCESSOR_ACCESS_CONTROL">
                <gui_name language="en">CP12</gui_name>
                <description language="en">Access permissions for coprocessor 12</description>
                <definition>[25:24]</definition>
            </bitField>
            <bitField conditional="false" name="CP11" enumerationId="CP15_COPROCESSOR_ACCESS_CONTROL">
                <gui_name language="en">CP11</gui_name>
                <description language="en">Access permissions for coprocessor 11</description>
                <definition>[23:22]</definition>
            </bitField>
            <bitField conditional="false" name="CP10" enumerationId="CP15_COPROCESSOR_ACCESS_CONTROL">
                <gui_name language="en">CP10</gui_name>
                <description language="en">Access permissions for coprocessor 10</description>
                <definition>[21:20]</definition>
            </bitField>
            <bitField conditional="false" name="CP9" enumerationId="CP15_COPROCESSOR_ACCESS_CONTROL">
                <gui_name language="en">CP9</gui_name>
                <description language="en">Access permissions for coprocessor 9</description>
                <definition>[19:18]</definition>
            </bitField>
            <bitField conditional="false" name="CP8" enumerationId="CP15_COPROCESSOR_ACCESS_CONTROL">
                <gui_name language="en">CP8</gui_name>
                <description language="en">Access permissions for coprocessor 8</description>
                <definition>[17:16]</definition>
            </bitField>
            <bitField conditional="false" name="CP7" enumerationId="CP15_COPROCESSOR_ACCESS_CONTROL">
                <gui_name language="en">CP7</gui_name>
                <description language="en">Access permissions for coprocessor 7</description>
                <definition>[15:14]</definition>
            </bitField>
            <bitField conditional="false" name="CP6" enumerationId="CP15_COPROCESSOR_ACCESS_CONTROL">
                <gui_name language="en">CP6</gui_name>
                <description language="en">Access permissions for coprocessor 6</description>
                <definition>[13:12]</definition>
            </bitField>
            <bitField conditional="false" name="CP5" enumerationId="CP15_COPROCESSOR_ACCESS_CONTROL">
                <gui_name language="en">CP5</gui_name>
                <description language="en">Access permissions for coprocessor 5</description>
                <definition>[11:10]</definition>
            </bitField>
            <bitField conditional="false" name="CP4" enumerationId="CP15_COPROCESSOR_ACCESS_CONTROL">
                <gui_name language="en">CP4</gui_name>
                <description language="en">Access permissions for coprocessor 4</description>
                <definition>[9:8]</definition>
            </bitField>
            <bitField conditional="false" name="CP3" enumerationId="CP15_COPROCESSOR_ACCESS_CONTROL">
                <gui_name language="en">CP3</gui_name>
                <description language="en">Access permissions for coprocessor 3</description>
                <definition>[7:6]</definition>
            </bitField>
            <bitField conditional="false" name="CP2" enumerationId="CP15_COPROCESSOR_ACCESS_CONTROL">
                <gui_name language="en">CP2</gui_name>
                <description language="en">Access permissions for coprocessor 2</description>
                <definition>[5:4]</definition>
            </bitField>
            <bitField conditional="false" name="CP1" enumerationId="CP15_COPROCESSOR_ACCESS_CONTROL">
                <gui_name language="en">CP1</gui_name>
                <description language="en">Access permissions for coprocessor 1</description>
                <definition>[3:2]</definition>
            </bitField>
            <bitField conditional="false" name="CP0" enumerationId="CP15_COPROCESSOR_ACCESS_CONTROL">
                <gui_name language="en">CP0</gui_name>
                <description language="en">Access permissions for coprocessor 0</description>
                <definition>[1:0]</definition>
            </bitField>
        </register>
        <register access="RW" name="IRQ_ENABLE" size="4">
            <gui_name language="en">nVal IRQ Enable Set</gui_name>
            <alias_name>CP15_IRQ_ENABLE</alias_name>
            <device_name type="rvi">CP15_IRQ_ENABLE</device_name>
            <device_name type="cadi">CP15_IRQ_ENABLE</device_name>
            <description language="en">Enables any of the PMC Registers, PMC0-PMC2, and CCNT, to generate an interrupt request on overflow</description>
            <bitField conditional="false" name="C">
                <gui_name language="en">C</gui_name>
                <description language="en">CCNT overflow IRQ request</description>
                <definition>[31]</definition>
            </bitField>
            <bitField conditional="false" name="P2">
                <gui_name language="en">P2</gui_name>
                <description language="en">PMC2 overflow IRQ request</description>
                <definition>[2]</definition>
            </bitField>
            <bitField conditional="false" name="P1">
                <gui_name language="en">P1</gui_name>
                <description language="en">PMC1 overflow IRQ request</description>
                <definition>[1]</definition>
            </bitField>
            <bitField conditional="false" name="P0">
                <gui_name language="en">P0</gui_name>
                <description language="en">PMC0 overflow IRQ request</description>
                <definition>[0]</definition>
            </bitField>
        </register>
        <register access="RW" name="FIQ_ENABLE" size="4">
            <gui_name language="en">nVal FIQ Enable Set</gui_name>
            <alias_name>CP15_FIQ_ENABLE</alias_name>
            <device_name type="rvi">CP15_FIQ_ENABLE</device_name>
            <device_name type="cadi">CP15_FIQ_ENABLE</device_name>
            <description language="en">Enables any of the PMC Registers, PMC0-PMC2, and CCNT, to generate an fast interrupt request on overflow</description>
            <bitField conditional="false" name="C">
                <gui_name language="en">C</gui_name>
                <description language="en">CCNT overflow FIQ request</description>
                <definition>[31]</definition>
            </bitField>
            <bitField conditional="false" name="P2">
                <gui_name language="en">P2</gui_name>
                <description language="en">PMC2 overflow FIQ request</description>
                <definition>[2]</definition>
            </bitField>
            <bitField conditional="false" name="P1">
                <gui_name language="en">P1</gui_name>
                <description language="en">PMC1 overflow FIQ request</description>
                <definition>[1]</definition>
            </bitField>
            <bitField conditional="false" name="P0">
                <gui_name language="en">P0</gui_name>
                <description language="en">PMC0 overflow FIQ request</description>
                <definition>[0]</definition>
            </bitField>
        </register>
        <register access="RW" name="RESET_ENABLE" size="4">
            <gui_name language="en">nVal Reset Enable Set</gui_name>
            <alias_name>CP15_RESET_ENABLE</alias_name>
            <device_name type="rvi">CP15_RESET_ENABLE</device_name>
            <device_name type="cadi">CP15_RESET_ENABLE</device_name>
            <description language="en">Enables any of the PMC Registers, PMC0-PMC2, and CCNT, to generate a reset request on overflow</description>
            <bitField conditional="false" name="C">
                <gui_name language="en">C</gui_name>
                <description language="en">CCNT overflow reset request</description>
                <definition>[31]</definition>
            </bitField>
            <bitField conditional="false" name="P2">
                <gui_name language="en">P2</gui_name>
                <description language="en">PMC2 overflow reset request</description>
                <definition>[2]</definition>
            </bitField>
            <bitField conditional="false" name="P1">
                <gui_name language="en">P1</gui_name>
                <description language="en">PMC1 overflow reset request</description>
                <definition>[1]</definition>
            </bitField>
            <bitField conditional="false" name="P0">
                <gui_name language="en">P0</gui_name>
                <description language="en">PMC0 overflow reset request</description>
                <definition>[0]</definition>
            </bitField>
        </register>
        <register access="RW" name="DBG_REQ_ENABLE" size="4">
            <gui_name language="en">nVal Debug Request Enable Set</gui_name>
            <alias_name>CP15_DBG_REQ_ENABLE</alias_name>
            <device_name type="rvi">CP15_DBG_REQ_ENABLE</device_name>
            <device_name type="cadi">CP15_DBG_REQ_ENABLE</device_name>
            <description language="en">Enables any of the PMC Registers, PMC0-PMC2, and CCNT, to generate a debug request on overflow</description>
            <bitField conditional="false" name="C">
                <gui_name language="en">C</gui_name>
                <description language="en">CCNT overflow debug request</description>
                <definition>[31]</definition>
            </bitField>
            <bitField conditional="false" name="P2">
                <gui_name language="en">P2</gui_name>
                <description language="en">PMC2 overflow debug request</description>
                <definition>[2]</definition>
            </bitField>
            <bitField conditional="false" name="P1">
                <gui_name language="en">P1</gui_name>
                <description language="en">PMC1 overflow debug request</description>
                <definition>[1]</definition>
            </bitField>
            <bitField conditional="false" name="P0">
                <gui_name language="en">P0</gui_name>
                <description language="en">PMC0 overflow debug request</description>
                <definition>[0]</definition>
            </bitField>
        </register>
        <register access="RW" name="IRQ_ENABLE_CLEAR" size="4">
            <gui_name language="en">nVal IRQ Enable Clear</gui_name>
            <alias_name>CP15_IRQ_ENABLE_CLEAR</alias_name>
            <device_name type="rvi">CP15_IRQ_ENABLE_CLEAR</device_name>
            <device_name type="cadi">CP15_IRQ_ENABLE_CLEAR</device_name>
            <description language="en">Disables overflow IRQ requests from any of the PMC Registers, PMC0-PMC2, and CCNT, for which they have been enabled</description>
            <bitField conditional="false" name="C">
                <gui_name language="en">C</gui_name>
                <description language="en">CCNT overflow IRQ request</description>
                <definition>[31]</definition>
            </bitField>
            <bitField conditional="false" name="P2">
                <gui_name language="en">P2</gui_name>
                <description language="en">PMC2 overflow IRQ request</description>
                <definition>[2]</definition>
            </bitField>
            <bitField conditional="false" name="P1">
                <gui_name language="en">P1</gui_name>
                <description language="en">PMC1 overflow IRQ request</description>
                <definition>[1]</definition>
            </bitField>
            <bitField conditional="false" name="P0">
                <gui_name language="en">P0</gui_name>
                <description language="en">PMC0 overflow IRQ request</description>
                <definition>[0]</definition>
            </bitField>
        </register>
        <register access="RW" name="FIQ_ENABLE_CLEAR" size="4">
            <gui_name language="en">nVal FIQ Enable Clear</gui_name>
            <alias_name>CP15_FIQ_ENABLE_CLEAR</alias_name>
            <device_name type="rvi">CP15_FIQ_ENABLE_CLEAR</device_name>
            <device_name type="cadi">CP15_FIQ_ENABLE_CLEAR</device_name>
            <description language="en">Disables overflow FIQ requests from any of the PMC Registers, PMC0-PMC2, and CCNT, that are enabled</description>
            <bitField conditional="false" name="C">
                <gui_name language="en">C</gui_name>
                <description language="en">CCNT overflow FIQ request</description>
                <definition>[31]</definition>
            </bitField>
            <bitField conditional="false" name="P2">
                <gui_name language="en">P2</gui_name>
                <description language="en">PMC2 overflow FIQ request</description>
                <definition>[2]</definition>
            </bitField>
            <bitField conditional="false" name="P1">
                <gui_name language="en">P1</gui_name>
                <description language="en">PMC1 overflow FIQ request</description>
                <definition>[1]</definition>
            </bitField>
            <bitField conditional="false" name="P0">
                <gui_name language="en">P0</gui_name>
                <description language="en">PMC0 overflow FIQ request</description>
                <definition>[0]</definition>
            </bitField>
        </register>
        <register access="RW" name="RESET_ENABLE_CLEAR" size="4">
            <gui_name language="en">nVal Reset Enable Clear</gui_name>
            <alias_name>CP15_RESET_ENABLE_CLEAR</alias_name>
            <device_name type="rvi">CP15_RESET_ENABLE_CLEAR</device_name>
            <device_name type="cadi">CP15_RESET_ENABLE_CLEAR</device_name>
            <description language="en">Disables overflow reset requests from any of the PMC Registers, PMC0-PMC2, and CCNT, that are enabled</description>
            <bitField conditional="false" name="C">
                <gui_name language="en">C</gui_name>
                <description language="en">CCNT overflow reset request</description>
                <definition>[31]</definition>
            </bitField>
            <bitField conditional="false" name="P2">
                <gui_name language="en">P2</gui_name>
                <description language="en">PMC2 overflow reset request</description>
                <definition>[2]</definition>
            </bitField>
            <bitField conditional="false" name="P1">
                <gui_name language="en">P1</gui_name>
                <description language="en">PMC1 overflow reset request</description>
                <definition>[1]</definition>
            </bitField>
            <bitField conditional="false" name="P0">
                <gui_name language="en">P0</gui_name>
                <description language="en">PMC0 overflow reset request</description>
                <definition>[0]</definition>
            </bitField>
        </register>
        <register access="RW" name="DBG_REQ_ENABLE_CLEAR" size="4">
            <gui_name language="en">nVal Debug Request Enable Clear</gui_name>
            <alias_name>CP15_DBG_REQ_ENABLE_CLEAR</alias_name>
            <device_name type="rvi">CP15_DBG_REQ_ENABLE_CLEAR</device_name>
            <device_name type="cadi">CP15_DBG_REQ_ENABLE_CLEAR</device_name>
            <description language="en">Disables overflow debug requests from any of the PMC Registers, PMC0-PMC2, and CCNT, that are enabled</description>
            <bitField conditional="false" name="C">
                <gui_name language="en">C</gui_name>
                <description language="en">CCNT overflow debug request</description>
                <definition>[31]</definition>
            </bitField>
            <bitField conditional="false" name="P2">
                <gui_name language="en">P2</gui_name>
                <description language="en">PMC2 overflow debug request</description>
                <definition>[2]</definition>
            </bitField>
            <bitField conditional="false" name="P1">
                <gui_name language="en">P1</gui_name>
                <description language="en">PMC1 overflow debug request</description>
                <definition>[1]</definition>
            </bitField>
            <bitField conditional="false" name="P0">
                <gui_name language="en">P0</gui_name>
                <description language="en">PMC0 overflow debug request</description>
                <definition>[0]</definition>
            </bitField>
        </register>
        <register access="RW" name="MPU_REGION_NUMBER" size="4">
            <gui_name language="en">Memory Region Number</gui_name>
            <alias_name>CP15_MPU_REGION_NUMBER</alias_name>
            <device_name type="rvi">CP15_MPU_REGION_NUMBER</device_name>
            <device_name type="cadi">CP15_MPU_REGION_NUMBER</device_name>
            <description language="en">This register determines which of the multiple MPU region registers is accessed</description>
            <bitField conditional="false" name="Region">
                <gui_name language="en">Region</gui_name>
                <description language="en">Defines the group of registers to be accessed</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RW" name="MPU_REGION_BASE" size="4">
            <gui_name language="en">Region Base Address</gui_name>
            <alias_name>CP15_MPU_REGION_BASE</alias_name>
            <device_name type="rvi">CP15_MPU_REGION_BASE</device_name>
            <device_name type="cadi">CP15_MPU_REGION_BASE</device_name>
            <description language="en">The MPU Region Base Address Registers describe the base address of the region specified by the Memory Region Number Register</description>
            <bitField conditional="false" name="BASE_ADDRESS">
                <gui_name language="en">BASE_ADDRESS</gui_name>
                <description language="en">Physical base address of a region</description>
                <definition>[31:5]</definition>
            </bitField>
        </register>
        <register access="RW" name="MPU_REGION_SIZE_EN" size="4">
            <gui_name language="en">Region Size and Enable</gui_name>
            <alias_name>CP15_MPU_REGION_SIZE_EN</alias_name>
            <device_name type="rvi">CP15_MPU_REGION_SIZE_EN</device_name>
            <device_name type="cadi">CP15_MPU_REGION_SIZE_EN</device_name>
            <description language="en">The MPU Region Size and Enable Registers:&#x0A;- specify the size of the region specified by the Memory Region Number Register&#x0A;- identify the address ranges that are used for a particular region&#x0A;- enable or disable the region, and its sub&#x0A;-regions, specified by the Memory Region Number Register</description>
            <bitField conditional="false" name="SUBREGION_DISABLE_7" enumerationId="CP15_DRSR_SUBREGION_DISABLE">
                <gui_name language="en">SUBREGION_DISABLE_7</gui_name>
                <description language="en">Sub-region Disable 7</description>
                <definition>[15]</definition>
            </bitField>
            <bitField conditional="false" name="SUBREGION_DISABLE_6" enumerationId="CP15_DRSR_SUBREGION_DISABLE">
                <gui_name language="en">SUBREGION_DISABLE_6</gui_name>
                <description language="en">Sub-region Disable 6</description>
                <definition>[14]</definition>
            </bitField>
            <bitField conditional="false" name="SUBREGION_DISABLE_5" enumerationId="CP15_DRSR_SUBREGION_DISABLE">
                <gui_name language="en">SUBREGION_DISABLE_5</gui_name>
                <description language="en">Sub-region Disable 5</description>
                <definition>[13]</definition>
            </bitField>
            <bitField conditional="false" name="SUBREGION_DISABLE_4" enumerationId="CP15_DRSR_SUBREGION_DISABLE">
                <gui_name language="en">SUBREGION_DISABLE_4</gui_name>
                <description language="en">Sub-region Disable 4</description>
                <definition>[12]</definition>
            </bitField>
            <bitField conditional="false" name="SUBREGION_DISABLE_3" enumerationId="CP15_DRSR_SUBREGION_DISABLE">
                <gui_name language="en">SUBREGION_DISABLE_3</gui_name>
                <description language="en">Sub-region Disable 3</description>
                <definition>[11]</definition>
            </bitField>
            <bitField conditional="false" name="SUBREGION_DISABLE_2" enumerationId="CP15_DRSR_SUBREGION_DISABLE">
                <gui_name language="en">SUBREGION_DISABLE_2</gui_name>
                <description language="en">Sub-region Disable 2</description>
                <definition>[10]</definition>
            </bitField>
            <bitField conditional="false" name="SUBREGION_DISABLE_1" enumerationId="CP15_DRSR_SUBREGION_DISABLE">
                <gui_name language="en">SUBREGION_DISABLE_1</gui_name>
                <description language="en">Sub-region Disable 1</description>
                <definition>[9]</definition>
            </bitField>
            <bitField conditional="false" name="SUBREGION_DISABLE_0" enumerationId="CP15_DRSR_SUBREGION_DISABLE">
                <gui_name language="en">SUBREGION_DISABLE_0</gui_name>
                <description language="en">Sub-region Disable 0</description>
                <definition>[8]</definition>
            </bitField>
            <bitField conditional="false" name="REGION_SIZE" enumerationId="CP15_DRSR_REGION_SIZE">
                <gui_name language="en">REGION_SIZE</gui_name>
                <description language="en">Region Size</description>
                <definition>[5:1]</definition>
            </bitField>
            <bitField conditional="false" name="ENABLE" enumerationId="GENERIC_DISABLED_ENABLED">
                <gui_name language="en">ENABLE</gui_name>
                <description language="en">Enables or disables a memory region</description>
                <definition>[0]</definition>
            </bitField>
        </register>
        <register access="RW" name="MPU_REGION_ACCESS_CONTROL" size="4">
            <gui_name language="en">Region Access Control</gui_name>
            <alias_name>CP15_MPU_REGION_ACCESS_CONTROL</alias_name>
            <device_name type="rvi">CP15_MPU_REGION_ACCESS_CONTROL</device_name>
            <device_name type="cadi">CP15_MPU_REGION_ACCESS_CONTROL</device_name>
            <description language="en">The MPU Region Access Control Registers hold the region attributes and access permissions for the region specified by the Memory Region Number Register</description>
            <bitField conditional="false" name="XN" enumerationId="CP15_MPU_RAC_XN">
                <gui_name language="en">XN</gui_name>
                <description language="en">Execute never</description>
                <definition>[12]</definition>
            </bitField>
            <bitField conditional="false" name="AP" enumerationId="CP15_MPU_RAC_AP">
                <gui_name language="en">AP</gui_name>
                <description language="en">Access permission</description>
                <definition>[10:8]</definition>
            </bitField>
            <bitField conditional="false" name="TEX">
                <gui_name language="en">TEX</gui_name>
                <description language="en">Type extension</description>
                <definition>[5:3]</definition>
            </bitField>
            <bitField conditional="false" name="S" enumerationId="CP15_MPU_RAC_S">
                <gui_name language="en">S</gui_name>
                <description language="en">Share</description>
                <definition>[2]</definition>
            </bitField>
            <bitField conditional="false" name="C">
                <gui_name language="en">C</gui_name>
                <description language="en">C bit</description>
                <definition>[1]</definition>
            </bitField>
            <bitField conditional="false" name="B">
                <gui_name language="en">B</gui_name>
                <description language="en">B bit</description>
                <definition>[0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID" size="4">
            <gui_name language="en">Main ID</gui_name>
            <alias_name>CP15_ID</alias_name>
            <device_name type="rvi">CP15_ID</device_name>
            <device_name type="cadi">CP15_ID</device_name>
            <description language="en">The Main ID Register returns the device ID code that contains information about the processor</description>
            <bitField conditional="false" name="IMPLEMENTOR">
                <gui_name language="en">IMPLEMENTOR</gui_name>
                <description language="en">Indicates implementer</description>
                <definition>[31:24]</definition>
            </bitField>
            <bitField conditional="false" name="VARIANT">
                <gui_name language="en">VARIANT</gui_name>
                <description language="en">Identifies the major revision of the processor</description>
                <definition>[23:20]</definition>
            </bitField>
            <bitField conditional="false" name="ARCHITECTURE">
                <gui_name language="en">ARCHITECTURE</gui_name>
                <description language="en">Indicates the architecture version</description>
                <definition>[19:16]</definition>
            </bitField>
            <bitField conditional="false" name="PART">
                <gui_name language="en">PART</gui_name>
                <description language="en">Indicates processor part number</description>
                <definition>[15:4]</definition>
            </bitField>
            <bitField conditional="false" name="REVISION">
                <gui_name language="en">REVISION</gui_name>
                <description language="en">Identifies the minor revision of the processor</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="MPU_TYPE" size="4">
            <gui_name language="en">MPU Type</gui_name>
            <alias_name>CP15_MPU_TYPE</alias_name>
            <device_name type="rvi">CP15_MPU_TYPE</device_name>
            <device_name type="cadi">CP15_MPU_TYPE</device_name>
            <description language="en">The MPU Type Register holds the value for the number of instruction and data memory regions implemented in the processor</description>
            <bitField conditional="false" name="DREGION">
                <gui_name language="en">DREGIONS</gui_name>
                <description language="en">Specifies the number of unified MPU regions</description>
                <definition>[15:8]</definition>
            </bitField>
            <bitField conditional="false" name="S" enumerationId="CP15_MPU_TYPE_S">
                <gui_name language="en">S</gui_name>
                <description language="en">Specifies the type of MPU regions, unified or separate, in the processor</description>
                <definition>[0]</definition>
            </bitField>
        </register>
        <register access="RO" name="MULTIPROCESSOR_ID" size="4">
            <gui_name language="en">Multiprocessor ID</gui_name>
            <alias_name>CP15_MULTIPROCESSOR_ID</alias_name>
            <device_name type="rvi">CP15_MULTIPROCESSOR_ID</device_name>
            <device_name type="cadi">CP15_MULTIPROCESSOR_ID</device_name>
            <description language="en">Enables CPUs to be recognized and characterized within a multi-processor system.</description>
        </register>
        <register access="RO" name="ID_PFR0" size="4">
            <gui_name language="en">Processor Feature Register 0</gui_name>
            <alias_name>CP15_ID_PFR0</alias_name>
            <device_name type="rvi">CP15_ID_PFR0</device_name>
            <device_name type="cadi">CP15_ID_PFR0</device_name>
            <description language="en">Provides information about the execution state support and programmer model for the processor</description>
            <bitField conditional="false" name="STATE3" enumerationId="CP15_ID_PFR0_STATE3">
                <gui_name language="en">STATE3</gui_name>
                <description language="en">Indicates support for Thumb Execution Environment</description>
                <definition>[15:12]</definition>
            </bitField>
            <bitField conditional="false" name="STATE2" enumerationId="CP15_ID_PFR0_STATE2">
                <gui_name language="en">STATE2</gui_name>
                <description language="en">Indicates support for acceleration of execution environments in hardware or software</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="STATE1" enumerationId="CP15_ID_PFR0_STATE1">
                <gui_name language="en">STATE1</gui_name>
                <description language="en">Indicates type of Thumb encoding that the processor supports</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="STATE0" enumerationId="CP15_ID_PFR0_STATE0">
                <gui_name language="en">STATE0</gui_name>
                <description language="en">Indicates support for ARM instruction set</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_PFR1" size="4">
            <gui_name language="en">Processor Feature Register 1</gui_name>
            <alias_name>CP15_ID_PFR1</alias_name>
            <device_name type="rvi">CP15_ID_PFR1</device_name>
            <device_name type="cadi">CP15_ID_PFR1</device_name>
            <description language="en">The Processor Feature Register 1 provides information about the execution state support and programmer model for the processor</description>
            <bitField conditional="false" name="MICRO_PMODEL" enumerationId="CP15_ID_PFR1_MICRO_PMODEL">
                <gui_name language="en">MICRO_PMODEL</gui_name>
                <description language="en">Indicates support for Microcontroller programmer model</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="SEC_EXTENSION" enumerationId="CP15_ID_PFR1_SEC_EXTENSION">
                <gui_name language="en">SEC_EXTENSION</gui_name>
                <description language="en">Indicates support for Security Extensions Architecture</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="ARMV4_PMODEL" enumerationId="CP15_ID_PFR1_ARMV4_PMODEL">
                <gui_name language="en">ARMV4_PMODEL</gui_name>
                <description language="en">Indicates support for standard ARMv4 programmer model</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_DFR0" size="4">
            <gui_name language="en">Debug Feature Register</gui_name>
            <alias_name>CP15_ID_DFR0</alias_name>
            <device_name type="rvi">CP15_ID_DFR0</device_name>
            <device_name type="cadi">CP15_ID_DFR0</device_name>
            <description language="en">Provides information about the debug system for the processor</description>
            <bitField conditional="false" name="MDM_MM" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">MDM-MM</gui_name>
                <description language="en">Indicates support for the microcontroller debug model - memory mapped</description>
                <definition>[23:20]</definition>
            </bitField>
            <bitField conditional="false" name="TDM_MM" enumerationId="CP15_ID_DFR0_TDM_MM">
                <gui_name language="en">TDM-MM</gui_name>
                <description language="en">Indicates support for the trace debug model - memory mapped</description>
                <definition>[19:16]</definition>
            </bitField>
            <bitField conditional="false" name="TDM_C" enumerationId="CP15_ID_DFR0_TDM_C">
                <gui_name language="en">TDM-C</gui_name>
                <description language="en">Indicates support for the trace debug model - coprocessor</description>
                <definition>[15:12]</definition>
            </bitField>
            <bitField conditional="false" name="CDM_MM" enumerationId="CP15_ID_DFR0_CDM_MM">
                <gui_name language="en">CDM-MM</gui_name>
                <description language="en">Indicates the type of embedded processor debug model that the processor supports</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="SDM" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">SDM</gui_name>
                <description language="en">Indicates the type of secure debug model that the processor supports</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="CDM_C" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">CDM-C</gui_name>
                <description language="en">Indicates the type of applications processor debug model that the processor supports</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_AFR0" size="4">
            <gui_name language="en">Auxiliary Feature Register</gui_name>
            <alias_name>CP15_ID_AFR0</alias_name>
            <device_name type="rvi">CP15_ID_AFR0</device_name>
            <device_name type="cadi">CP15_ID_AFR0</device_name>
            <description language="en">Provides additional information about the features of the processor</description>
        </register>
        <register access="RO" name="ID_MMFR0" size="4">
            <gui_name language="en">Memory Mode Feature Register 0</gui_name>
            <alias_name>CP15_ID_MMFR0</alias_name>
            <device_name type="rvi">CP15_ID_MMFR0</device_name>
            <device_name type="cadi">CP15_ID_MMFR0</device_name>
            <description language="en">Provides information about the memory model, memory management, and cache support operations of the processor</description>
            <bitField conditional="false" name="FCSE" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">FCSE</gui_name>
                <description language="en">Indicates support for Fast Context Switch Extension</description>
                <definition>[27:24]</definition>
            </bitField>
            <bitField conditional="false" name="AUXCON" enumerationId="CP15_ID_MMFR0_AUXCON">
                <gui_name language="en">AUXCON</gui_name>
                <description language="en">Indicates support for the auxiliary registers</description>
                <definition>[23:20]</definition>
            </bitField>
            <bitField conditional="false" name="TCM" enumerationId="CP15_ID_MMFR0_TCM">
                <gui_name language="en">TCM</gui_name>
                <description language="en">Indicates support for TCM and associated DMA</description>
                <definition>[19:16]</definition>
            </bitField>
            <bitField conditional="false" name="OUT_SHARE" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">OUT_SHARE</gui_name>
                <description language="en">Indicates support for the Outer shareable attribute</description>
                <definition>[15:12]</definition>
            </bitField>
            <bitField conditional="false" name="CACHE_CO" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">CACHE_CO</gui_name>
                <description language="en">Indicates support for cache coherency maintenance</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="PMSA" enumerationId="CP15_ID_MMFR0_PMSA">
                <gui_name language="en">PMSA</gui_name>
                <description language="en">Indicates support for Physical Memory System Architecture</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="VMSA" enumerationId="CP15_ID_MMFR0_VMSA">
                <gui_name language="en">VMSA</gui_name>
                <description language="en">Indicates support for Virtual Memory System Architecture</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_MMFR1" size="4">
            <gui_name language="en">Memory Mode Feature Register 1</gui_name>
            <alias_name>CP15_ID_MMFR1</alias_name>
            <device_name type="rvi">CP15_ID_MMFR1</device_name>
            <device_name type="cadi">CP15_ID_MMFR1</device_name>
            <description language="en">Provides information about the memory model, memory management, and cache support of the processor</description>
            <bitField conditional="false" name="BRANCH_PRED" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">BRANCH_PRED</gui_name>
                <description language="en">Indicates Branch Predictor management requirements</description>
                <definition>[31:28]</definition>
            </bitField>
            <bitField conditional="false" name="L1_TEST_CLEAN" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">L1_TEST_CLEAN</gui_name>
                <description language="en">Indicates support for test and clean operations on data cache, Harvard or unified architecture</description>
                <definition>[27:24]</definition>
            </bitField>
            <bitField conditional="false" name="L1_CMO_U" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">L1_CMO_U</gui_name>
                <description language="en">Indicates support for L1 cache, entire cache maintenance operations, unified architecture</description>
                <definition>[23:20]</definition>
            </bitField>
            <bitField conditional="false" name="L1_CMO_H" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">L1_CMO_H</gui_name>
                <description language="en">Indicates support for L1 cache, entire cache maintenance operations, Harvard architecture</description>
                <definition>[19:16]</definition>
            </bitField>
            <bitField conditional="false" name="L1_CLMO_SW_U" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">L1_CLMO_SW_U</gui_name>
                <description language="en">Indicates support for L1 cache line maintenance operations by Set and Way, unified architecture</description>
                <definition>[15:12]</definition>
            </bitField>
            <bitField conditional="false" name="L1_CLMO_SW_H" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">L1_CLMO_SW_H</gui_name>
                <description language="en">Indicates support for L1 cache line maintenance operations by Set and Way, Harvard architecture</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="L1_CLMO_MVA_U" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">L1_CLMO_MVA_U</gui_name>
                <description language="en">Indicates support for L1 cache line maintenance operations by address, unified architecture</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="L1_CLMO_MVA_H" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">L1_CLMO_MVA_H</gui_name>
                <description language="en">Indicates support for L1 cache line maintenance operations by address, Harvard architecture</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_MMFR2" size="4">
            <gui_name language="en">Memory Mode Feature Register 2</gui_name>
            <alias_name>CP15_ID_MMFR2</alias_name>
            <device_name type="rvi">CP15_ID_MMFR2</device_name>
            <device_name type="cadi">CP15_ID_MMFR2</device_name>
            <description language="en">Provides information about the memory model, memory management, and cache support operations of the processor</description>
            <bitField conditional="false" name="HAF" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">HAF</gui_name>
                <description language="en">Indicates support for Hardware Access Flag</description>
                <definition>[31:28]</definition>
            </bitField>
            <bitField conditional="false" name="WFI" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">WFI</gui_name>
                <description language="en">Indicates support for Wait-For-Interrupt stalling</description>
                <definition>[27:24]</definition>
            </bitField>
            <bitField conditional="false" name="MB" enumerationId="CP15_ID_MMFR2_MB">
                <gui_name language="en">MB</gui_name>
                <description language="en">Indicates support for memory barrier operations</description>
                <definition>[23:20]</definition>
            </bitField>
            <bitField conditional="false" name="TLB_MO_U" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">TLB_MO_U</gui_name>
                <description language="en">Indicates support for TLB maintenance operations, unified architecture</description>
                <definition>[19:16]</definition>
            </bitField>
            <bitField conditional="false" name="TLB_MO_H" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">TLB_MO_H</gui_name>
                <description language="en">Indicates support for TLB maintenance operations, Harvard architecture</description>
                <definition>[15:12]</definition>
            </bitField>
            <bitField conditional="false" name="L1_CMRO_H" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">L1_CMRO_H</gui_name>
                <description language="en">Indicates support for cache maintenance range operations, Harvard architecture</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="L1_BPCO" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">L1_BPCO</gui_name>
                <description language="en">Indicates support for background prefetch cache range operations, Harvard architecture</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="L1_FPCO" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">L1_FPCO</gui_name>
                <description language="en">Indicates support for foreground prefetch cache range operations, Harvard architecture</description>
                <definition>[7:4]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_MMFR3" size="4">
            <gui_name language="en">Memory Mode Feature Register 3</gui_name>
            <alias_name>CP15_ID_MMFR3</alias_name>
            <device_name type="rvi">CP15_ID_MMFR3</device_name>
            <device_name type="cadi">CP15_ID_MMFR3</device_name>
            <description language="en">Provides information about the two cache line maintenance operations for the processor</description>
            <bitField conditional="false" name="BPMO" enumerationId="CP15_ID_MMFR3_BPMO">
                <gui_name language="en">BPMO</gui_name>
                <description language="en">Indicates support for branch predictor maintenance operations in systems with hierarchical cache maintenance operations</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="HCMO_SW" enumerationId="CP15_ID_MMFR3_HCMO_SW">
                <gui_name language="en">HCMO_SW</gui_name>
                <description language="en">Indicates support for hierarchical cache maintenance operations by Set and Way</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="ID_MMFR3_HCMO_MVA" enumerationId="CP15_ID_MMFR3_HCMO_MVA">
                <gui_name language="en">HCMO_MVA</gui_name>
                <description language="en">Indicates support for hierarchical cache maintenance operations by address</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_ISAR0" size="4">
            <gui_name language="en">Instruction Set Attributes Register 0</gui_name>
            <alias_name>CP15_ID_ISAR0</alias_name>
            <device_name type="rvi">CP15_ID_ISAR0</device_name>
            <device_name type="cadi">CP15_ID_ISAR0</device_name>
            <description language="en">Provides information about the instruction set that the processor supports beyond the basic set</description>
            <bitField conditional="false" name="DIVIDE" enumerationId="CP15_ID_ISAR0_DIVIDE">
                <gui_name language="en">DIVIDE</gui_name>
                <description language="en">Indicates support for divide instructions</description>
                <definition>[27:24]</definition>
            </bitField>
            <bitField conditional="false" name="DEBUG" enumerationId="CP15_ID_ISAR0_DEBUG">
                <gui_name language="en">DEBUG</gui_name>
                <description language="en">Indicates support for debug instructions</description>
                <definition>[23:20]</definition>
            </bitField>
            <bitField conditional="false" name="COPROCESSOR" enumerationId="CP15_ID_ISAR0_COPROCESSOR">
                <gui_name language="en">COPROCESSOR</gui_name>
                <description language="en">Indicates support for coprocessor instructions other than separately attributed feature registers, such as CP15 registers and VFP</description>
                <definition>[19:16]</definition>
            </bitField>
            <bitField conditional="false" name="CMP_BRANCH" enumerationId="CP15_ID_ISAR0_CMP_BRANCH">
                <gui_name language="en">CMP_BRANCH</gui_name>
                <description language="en">Indicates support for combined compare and branch instructions</description>
                <definition>[15:12]</definition>
            </bitField>
            <bitField conditional="false" name="BITFIELD" enumerationId="CP15_ID_ISAR0_BITFIELD">
                <gui_name language="en">BITFIELD</gui_name>
                <description language="en">Indicates support for bitfield instructions</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="BIT_COUNT" enumerationId="CP15_ID_ISAR0_BIT_COUNT">
                <gui_name language="en">BIT_COUNT</gui_name>
                <description language="en">Indicates support for bit counting instructions</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="ATOMIC" enumerationId="CP15_ID_ISAR0_ATOMIC">
                <gui_name language="en">ATOMIC</gui_name>
                <description language="en">Indicates support for atomic load and store instructions</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_ISAR1" size="4">
            <gui_name language="en">Instruction Set Attributes Register 1</gui_name>
            <alias_name>CP15_ID_ISAR1</alias_name>
            <device_name type="rvi">CP15_ID_ISAR1</device_name>
            <device_name type="cadi">CP15_ID_ISAR1</device_name>
            <description language="en">Provides information about the instruction set that the processor supports beyond the basic set</description>
            <bitField conditional="false" name="JAZELLE" enumerationId="CP15_ID_ISAR1_JAZELLE">
                <gui_name language="en">JAZELLE</gui_name>
                <description language="en">Indicates support for Jazelle instructions</description>
                <definition>[31:28]</definition>
            </bitField>
            <bitField conditional="false" name="INTERWORKING" enumerationId="CP15_ID_ISAR1_INTERWORKING">
                <gui_name language="en">INTERWORKING</gui_name>
                <description language="en">Indicates support for interworking instructions</description>
                <definition>[27:24]</definition>
            </bitField>
            <bitField conditional="false" name="IMMEDIATE" enumerationId="CP15_ID_ISAR1_IMMEDIATE">
                <gui_name language="en">IMMEDIATE</gui_name>
                <description language="en">Indicates support for immediate instructions</description>
                <definition>[23:20]</definition>
            </bitField>
            <bitField conditional="false" name="IF_THEN" enumerationId="CP15_ID_ISAR1_IF_THEN">
                <gui_name language="en">IF_THEN</gui_name>
                <description language="en">Indicates support for if then instructions</description>
                <definition>[19:16]</definition>
            </bitField>
            <bitField conditional="false" name="EXTEND" enumerationId="CP15_ID_ISAR1_EXTEND">
                <gui_name language="en">EXTEND</gui_name>
                <description language="en">Indicates support for sign or zero extend instructions</description>
                <definition>[15:12]</definition>
            </bitField>
            <bitField conditional="false" name="EXCEPTION2" enumerationId="CP15_ID_ISAR1_EXCEPTION2">
                <gui_name language="en">EXCEPTION2</gui_name>
                <description language="en">Indicates support for exception 2 instructions</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="EXCEPTION1" enumerationId="CP15_ID_ISAR1_EXCEPTION1">
                <gui_name language="en">EXCEPTION1</gui_name>
                <description language="en">Indicates support for exception 1 instructions</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="ENDIAN" enumerationId="CP15_ID_ISAR1_ENDIAN">
                <gui_name language="en">ENDIAN</gui_name>
                <description language="en">Indicates support for endianness control instructions</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_ISAR2" size="4">
            <gui_name language="en">Instruction Set Attributes Register 2</gui_name>
            <alias_name>CP15_ID_ISAR2</alias_name>
            <device_name type="rvi">CP15_ID_ISAR2</device_name>
            <device_name type="cadi">CP15_ID_ISAR2</device_name>
            <description language="en">Provides information about the instruction set that the processor supports beyond the basic set</description>
            <bitField conditional="false" name="REVERSAL" enumerationId="CP15_ID_ISAR2_REVERSAL">
                <gui_name language="en">REVERSAL</gui_name>
                <description language="en">Indicates support for reversal instructions</description>
                <definition>[31:28]</definition>
            </bitField>
            <bitField conditional="false" name="PSR" enumerationId="CP15_ID_ISAR2_PSR">
                <gui_name language="en">PSR</gui_name>
                <description language="en">Indicates support for PSR instructions</description>
                <definition>[27:24]</definition>
            </bitField>
            <bitField conditional="false" name="U_MULTIPLY" enumerationId="CP15_ID_ISAR2_U_MULTIPLY">
                <gui_name language="en">U_MULTIPLY</gui_name>
                <description language="en">Indicates support for advanced unsigned multiply instructions</description>
                <definition>[23:20]</definition>
            </bitField>
            <bitField conditional="false" name="S_MULTIPLY" enumerationId="CP15_ID_ISAR2_S_MULTIPLY">
                <gui_name language="en">S_MULTIPLY</gui_name>
                <description language="en">Indicates support for advanced signed multiply instructions</description>
                <definition>[19:16]</definition>
            </bitField>
            <bitField conditional="false" name="MULTIPLY" enumerationId="CP15_ID_ISAR2_MULTIPLY">
                <gui_name language="en">MULTIPLY</gui_name>
                <description language="en">Indicates support for multiply instructions</description>
                <definition>[15:12]</definition>
            </bitField>
            <bitField conditional="false" name="INTERRUPT" enumerationId="CP15_ID_ISAR2_INTERRUPT">
                <gui_name language="en">INTERRUPT</gui_name>
                <description language="en">Indicates support for multi-access interruptible instructions</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="MEM_HINT" enumerationId="CP15_ID_ISAR2_MEM_HINT">
                <gui_name language="en">MEM_HINT</gui_name>
                <description language="en">Indicates support for memory hint instructions</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="LOAD_STORE" enumerationId="CP15_ID_ISAR2_LOAD_STORE">
                <gui_name language="en">LOAD_STORE</gui_name>
                <description language="en">Indicates support for additional load and store instructions</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_ISAR3" size="4">
            <gui_name language="en">Instruction Set Attributes Register 3</gui_name>
            <alias_name>CP15_ID_ISAR3</alias_name>
            <device_name type="rvi">CP15_ID_ISAR3</device_name>
            <device_name type="cadi">CP15_ID_ISAR3</device_name>
            <description language="en">Provides information about the instruction set that the processor supports beyond the basic set</description>
            <bitField conditional="false" name="THUMBEE" enumerationId="CP15_ID_ISAR3_THUMBEE">
                <gui_name language="en">THUMBEE</gui_name>
                <description language="en">Indicates support for ThumbEE Execution Environment extension</description>
                <definition>[31:28]</definition>
            </bitField>
            <bitField conditional="false" name="TRUE_NOP" enumerationId="CP15_ID_ISAR3_TRUE_NOP">
                <gui_name language="en">TRUE_NOP</gui_name>
                <description language="en">Indicates support for true NOP instructions</description>
                <definition>[27:24]</definition>
            </bitField>
            <bitField conditional="false" name="THUMB_COPY" enumerationId="CP15_ID_ISAR3_THUMB_COPY">
                <gui_name language="en">THUMB_COPY</gui_name>
                <description language="en">Indicates support for Thumb copy instructions</description>
                <definition>[23:20]</definition>
            </bitField>
            <bitField conditional="false" name="TAB_BRANCH" enumerationId="CP15_ID_ISAR3_TAB_BRANCH">
                <gui_name language="en">TAB_BRANCH</gui_name>
                <description language="en">Indicates support for table branch instructions</description>
                <definition>[19:16]</definition>
            </bitField>
            <bitField conditional="false" name="SYNCH" enumerationId="CP15_ID_ISAR3_SYNCH">
                <gui_name language="en">SYNCH</gui_name>
                <description language="en">Indicates support for synchronization primitive instructions</description>
                <definition>[15:12]</definition>
            </bitField>
            <bitField conditional="false" name="SVC" enumerationId="CP15_ID_ISAR3_SVC">
                <gui_name language="en">SVC</gui_name>
                <description language="en">Indicates support for SVC (formerly SWI) instructions</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="SIMD" enumerationId="CP15_ID_ISAR3_SIMD">
                <gui_name language="en">SIMD</gui_name>
                <description language="en">Indicates support for Single Instruction Multiple Data (SIMD) instructions</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="SATURATE" enumerationId="CP15_ID_ISAR3_SATURATE">
                <gui_name language="en">SATURATE</gui_name>
                <description language="en">Indicates support for saturate instructions</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_ISAR4" size="4">
            <gui_name language="en">Instruction Set Attributes Register 4</gui_name>
            <alias_name>CP15_ID_ISAR4</alias_name>
            <device_name type="rvi">CP15_ID_ISAR4</device_name>
            <device_name type="cadi">CP15_ID_ISAR4</device_name>
            <description language="en">Provides information about the instruction set that the processor supports beyond the basic set</description>
            <bitField conditional="false" name="EXCLUSIVE" enumerationId="CP15_ID_ISAR4_EXCLUSIVE">
                <gui_name language="en">EXCLUSIVE</gui_name>
                <description language="en">Indicates support for Exclusive instructions</description>
                <definition>[23:20]</definition>
            </bitField>
            <bitField conditional="false" name="BARRIER" enumerationId="CP15_ID_ISAR4_BARRIER">
                <gui_name language="en">BARRIER</gui_name>
                <description language="en">Indicates support for Barrier instructions</description>
                <definition>[19:16]</definition>
            </bitField>
            <bitField conditional="false" name="SMC" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
                <gui_name language="en">SMC</gui_name>
                <description language="en">Indicates support for Secure Monitor Call (SMC) (formerly SMI) instructions</description>
                <definition>[15:12]</definition>
            </bitField>
            <bitField conditional="false" name="WRITE_BACK" enumerationId="CP15_ID_ISAR4_WRITE_BACK">
                <gui_name language="en">WRITE_BACK</gui_name>
                <description language="en">Indicates support for write-back instructions</description>
                <definition>[11:8]</definition>
            </bitField>
            <bitField conditional="false" name="WITH_SHIFT" enumerationId="CP15_ID_ISAR4_WITH_SHIFT">
                <gui_name language="en">WITH_SHIFT</gui_name>
                <description language="en">Indicates support for with-shift instructions</description>
                <definition>[7:4]</definition>
            </bitField>
            <bitField conditional="false" name="UNPRIV" enumerationId="CP15_ID_ISAR4_UNPRIV">
                <gui_name language="en">UNPRIV</gui_name>
                <description language="en">Indicates support for Unprivileged instructions</description>
                <definition>[3:0]</definition>
            </bitField>
        </register>
        <register access="RO" name="ID_ISAR5" size="4">
            <gui_name language="en">Instruction Set Attributes Register 5</gui_name>
            <alias_name>CP15_ID_ISAR5</alias_name>
            <device_name type="rvi">CP15_ID_ISAR5</device_name>
            <device_name type="cadi">CP15_ID_ISAR5</device_name>
            <description language="en">Provide additional information about the properties of the processor</description>
        </register>
        <register access="RW" name="ID_FCSE_PID" size="4">
            <gui_name language="en">Fast Context Switch Extension</gui_name>
            <alias_name>CP15_ID_FCSE_PID</alias_name>
            <device_name type="rvi">CP15_ID_FCSE_PID</device_name>
            <device_name type="cadi">CP15_ID_FCSE_PID</device_name>
            <description language="en">This register is not supported</description>
        </register>
        <register access="RW" name="CTX_ID" size="4">
            <gui_name language="en">Context ID</gui_name>
            <alias_name>CP15_CTX_ID</alias_name>
            <device_name type="rvi">CP15_CTX_ID</device_name>
            <device_name type="cadi">CP15_CTX_ID</device_name>
            <description language="en">The Context ID Register holds a process IDentification (ID) value for the currently-running process</description>
        </register>
        <register access="RW" name="TPID_RW" size="4">
            <gui_name language="en">Read/Write Thread And Process ID</gui_name>
            <alias_name>CP15_TPID_RW</alias_name>
            <device_name type="rvi">CP15_TPID_RW</device_name>
            <device_name type="cadi">CP15_TPID_RW</device_name>
            <description language="en">The Thread and Process ID Registers provide locations to store software thread and process IDs for the OS</description>
        </register>
        <register access="RW" name="TPID_RO" size="4">
            <gui_name language="en">Read-Only Thread And Process ID</gui_name>
            <alias_name>CP15_TPID_RO</alias_name>
            <device_name type="rvi">CP15_TPID_RO</device_name>
            <device_name type="cadi">CP15_TPID_RO</device_name>
            <description language="en">The Thread and Process ID Registers provide locations to store software thread and process IDs for the OS</description>
        </register>
        <register access="RW" name="TPID_PO" size="4">
            <gui_name language="en">Privileged-Only Thread And Process ID</gui_name>
            <alias_name>CP15_TPID_PO</alias_name>
            <device_name type="rvi">CP15_TPID_PO</device_name>
            <device_name type="cadi">CP15_TPID_PO</device_name>
            <description language="en">The Thread and Process ID Registers provide locations to store software thread and process IDs for the OS</description>
        </register>
    </register_group>
</register_list>

