/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] _00_;
  reg [7:0] _01_;
  reg [23:0] _02_;
  reg [2:0] _03_;
  wire [22:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [15:0] celloutsig_0_12z;
  wire [32:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [33:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [23:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [8:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [16:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [24:0] celloutsig_1_5z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = { celloutsig_0_4z[6:3], celloutsig_0_5z } + { celloutsig_0_1z[3:1], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[189:184] + in_data[138:133];
  assign celloutsig_1_1z = in_data[126:118] + { celloutsig_1_0z[4:2], celloutsig_1_0z };
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 9'h000;
    else _00_ <= { in_data[167:161], celloutsig_1_2z, celloutsig_1_3z };
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _01_ <= 8'h00;
    else _01_ <= celloutsig_1_14z[8:1];
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _02_ <= 24'h000000;
    else _02_ <= { in_data[61:41], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z };
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 3'h0;
    else _03_ <= celloutsig_0_0z[21:19];
  assign celloutsig_1_18z = celloutsig_1_12z[16:0] & { _01_[7:3], celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_9z = { _02_[22:16], celloutsig_0_2z } & { celloutsig_0_1z[1:0], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z, _03_ };
  assign celloutsig_0_1z = celloutsig_0_0z[3:0] & celloutsig_0_0z[8:5];
  assign celloutsig_0_18z = { celloutsig_0_12z[7:0], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_11z } & { in_data[54:44], _03_, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_22z = celloutsig_0_18z[21:18] && celloutsig_0_18z[32:29];
  assign celloutsig_1_3z = { in_data[105], celloutsig_1_2z, celloutsig_1_2z } && { in_data[152], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_0z = in_data[56:34] % { 1'h1, in_data[61:40] };
  assign celloutsig_1_12z = { celloutsig_1_5z[22:0], celloutsig_1_4z } % { 1'h1, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_14z = - celloutsig_1_5z[14:6];
  assign celloutsig_0_12z = - { _02_[22:8], celloutsig_0_11z };
  assign celloutsig_0_21z = - celloutsig_0_0z[16:11];
  assign celloutsig_1_5z = - { celloutsig_1_0z[5:1], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_4z = { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z } | in_data[78:45];
  assign celloutsig_1_8z = celloutsig_1_0z[4] & _00_[4];
  assign celloutsig_1_13z = celloutsig_1_9z & celloutsig_1_8z;
  assign celloutsig_1_16z = _00_[1] & celloutsig_1_2z;
  assign celloutsig_0_2z = celloutsig_0_0z[13] & in_data[31];
  assign celloutsig_1_2z = celloutsig_1_0z[3] & in_data[161];
  assign celloutsig_1_9z = ^ { celloutsig_1_5z[15:14], celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_19z = ^ celloutsig_1_12z[21:9];
  assign celloutsig_0_3z = ~((celloutsig_0_2z & celloutsig_0_0z[0]) | (celloutsig_0_1z[1] & celloutsig_0_0z[18]));
  assign celloutsig_0_5z = ~((celloutsig_0_1z[1] & celloutsig_0_1z[2]) | (in_data[34] & celloutsig_0_3z));
  assign celloutsig_0_11z = ~((celloutsig_0_9z[4] & celloutsig_0_7z[1]) | (celloutsig_0_4z[2] & celloutsig_0_4z[21]));
  assign celloutsig_1_4z = ~((celloutsig_1_3z & celloutsig_1_2z) | (celloutsig_1_1z[5] & celloutsig_1_3z));
  assign { out_data[144:128], out_data[96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
