<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom">
  <link href="http://arxiv.org/api/query?search_query%3Dall%3Acs.AR%26id_list%3D%26start%3D0%26max_results%3D500" rel="self" type="application/atom+xml"/>
  <title type="html">ArXiv Query: search_query=all:cs.AR&amp;id_list=&amp;start=0&amp;max_results=500</title>
  <id>http://arxiv.org/api/zaCFj4SJ0cGXQHHvup1Nncd8vaY</id>
  <updated>2017-10-08T00:00:00-04:00</updated>
  <opensearch:totalResults xmlns:opensearch="http://a9.com/-/spec/opensearch/1.1/">902</opensearch:totalResults>
  <opensearch:startIndex xmlns:opensearch="http://a9.com/-/spec/opensearch/1.1/">0</opensearch:startIndex>
  <opensearch:itemsPerPage xmlns:opensearch="http://a9.com/-/spec/opensearch/1.1/">500</opensearch:itemsPerPage>
  <entry>
    <id>http://arxiv.org/abs/cs/0111032v1</id>
    <updated>2001-11-09T19:08:57Z</updated>
    <published>2001-11-09T19:08:57Z</published>
    <title>SNS Timing System</title>
    <summary>  This poster describes the timing system being designed for Spallation Neutron
Source being built at Oak Ridge National lab.
</summary>
    <author>
      <name>B. oerter</name>
    </author>
    <author>
      <name>R. Nelson</name>
    </author>
    <author>
      <name>T. Shea</name>
    </author>
    <author>
      <name>C. Sibley</name>
    </author>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">eConf C011127 (2001) FRAT001</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/cs/0111032v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/cs/0111032v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="B.m" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/cs/0602096v1</id>
    <updated>2006-02-27T18:59:39Z</updated>
    <published>2006-02-27T18:59:39Z</published>
    <title>Difficulties in the Implementation of Quantum Computers</title>
    <summary>  This paper reviews various engineering hurdles facing the field of quantum
computing. Specifically, problems related to decoherence, state preparation,
error correction, and implementability of gates are considered.
</summary>
    <author>
      <name>Abhilash Ponnath</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">6 pages</arxiv:comment>
    <link href="http://arxiv.org/abs/cs/0602096v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/cs/0602096v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/cs/0508038v1</id>
    <updated>2005-08-04T17:35:38Z</updated>
    <published>2005-08-04T17:35:38Z</published>
    <title>Quantum Algorithm Processor For Finding Exact Divisors</title>
    <summary>  Wiring diagrams are given for a quantum algorithm processor in CMOS to
compute, in parallel, all divisors of an n-bit integer. Lines required in a
wiring diagram are proportional to n. Execution time is proportional to the
square of n.
</summary>
    <author>
      <name>John Robert Burger</name>
    </author>
    <link href="http://arxiv.org/abs/cs/0508038v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/cs/0508038v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="B.7.1; C.1.2" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1101.5364v1</id>
    <updated>2011-01-27T19:20:42Z</updated>
    <published>2011-01-27T19:20:42Z</published>
    <title>RISC and CISC</title>
    <summary>  Comparison of RISC &amp; CISC in details, encompassing the addressing modes,
evolution, definitions and characteristics. Pre - RISC design is also
elaborated. Both the architectures are explained with the help of example.
Analysis is made based on performance.
</summary>
    <author>
      <name>Farhat Masood</name>
    </author>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Computing Research Repository - CORR, vol. abs/1101.5, 2011</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1101.5364v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1101.5364v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/cs/9912010v1</id>
    <updated>1999-12-18T02:19:42Z</updated>
    <published>1999-12-18T02:19:42Z</published>
    <title>Scalability Terminology: Farms, Clones, Partitions, Packs, RACS and RAPS</title>
    <summary>  Defines a vocabulary for scaleable systems: Geoplexes, Farms, Clones, RACS,
RAPS, clones, partitions, and packs and dicusses the design tradeoffs of using
clones, partitons, and packs.
</summary>
    <author>
      <name>Bill Devlin</name>
    </author>
    <author>
      <name>Jim Gray</name>
    </author>
    <author>
      <name>Bill Laing</name>
    </author>
    <author>
      <name>George Spix</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">MSword version of file at
  http://research.microsoft.com/~gray/papers/MS_TR_99_85_Scalability_Terminolog
  y.doc</arxiv:comment>
    <link href="http://arxiv.org/abs/cs/9912010v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/cs/9912010v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.DC" scheme="http://arxiv.org/schemas/atom"/>
    <category term="C.0" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/cs/0407019v2</id>
    <updated>2012-04-12T10:53:59Z</updated>
    <published>2004-07-08T06:52:37Z</published>
    <title>Stochastic fuzzy controller</title>
    <summary>  A standard approach to building a fuzzy controller based on stochastic logic
uses binary random signals with an average (expected value of a random
variable) in the range [0, 1]. A different approach is presented, founded on a
representation of the membership functions with the probability density
functions.
</summary>
    <author>
      <name>Franc Jurkovic</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Withdrawn by the author</arxiv:comment>
    <link href="http://arxiv.org/abs/cs/0407019v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/cs/0407019v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="B.0" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/cs/0409025v1</id>
    <updated>2004-09-13T11:08:09Z</updated>
    <published>2004-09-13T11:08:09Z</published>
    <title>Topics in asynchronous systems</title>
    <summary>  In the paper we define and characterize the asynchronous systems from the
point of view of their autonomy, determinism, order, non-anticipation, time
invariance, symmetry, stability and other important properties. The study is
inspired by the models of the asynchronous circuits.
</summary>
    <author>
      <name>Serban E. Vlad</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">40 pages</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Analele Universitatii din Oradea, Fascicola Matematica, TOM X,
  2003</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/cs/0409025v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/cs/0409025v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="B.0" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/cs/0412040v1</id>
    <updated>2004-12-09T22:10:48Z</updated>
    <published>2004-12-09T22:10:48Z</published>
    <title>Data-stationary Architecture to Execute Quantum Algorithms Classically</title>
    <summary>  This paper presents a data stationary architecture in which each word has an
attached address field. Address fields massively update in parallel to record
data interchanges. Words do not move until memory is read for post processing.
A sea of such cells can test large-scale quantum algorithms, although other
programming is possible.
</summary>
    <author>
      <name>J. R. Burger</name>
    </author>
    <link href="http://arxiv.org/abs/cs/0412040v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/cs/0412040v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="C.1.2" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/cs/0703128v2</id>
    <updated>2007-04-08T08:29:51Z</updated>
    <published>2007-03-26T01:51:25Z</published>
    <title>Physarum machine: Implementation of Kolmogorov-Uspensky machine in
  biological substrat</title>
    <summary>  We implement Kolmogorov-Uspensky machine on a plasmodium of true slime mold
{\em Physarum polycephalum}. We provide experimental findings on realization of
the machine instructions, illustrate basic operations, and elements of
programming.
</summary>
    <author>
      <name>Andrew Adamatzky</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1142/S0129626407003150</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1142/S0129626407003150" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">First presented at Los Alamos "Unconventional Computation 2007"
  conference, Santa Fe, NM, 20-23 March 2007</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Paralllel Processing Letters Vol. 17, No. 4 (December 2007) pp.
  455-467</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/cs/0703128v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/cs/0703128v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.CC" scheme="http://arxiv.org/schemas/atom"/>
    <category term="F.1.1" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4832v1</id>
    <updated>2007-10-25T12:10:19Z</updated>
    <published>2007-10-25T12:10:19Z</published>
    <title>SystemC Analysis of a New Dynamic Power Management Architecture</title>
    <summary>  This paper presents a new dynamic power management architecture of a System
on Chip. The Power State Machine describing the status of the core follows the
recommendations of the ACPI standard. The algorithm controls the power states
of each block on the basis of battery status, chip temperature and a user
defined task priority.
</summary>
    <author>
      <name>Massimo Conti</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe | Designers'Forum -
  DATE'05, Munich : Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4832v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4832v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0808.2584v2</id>
    <updated>2009-01-20T15:23:07Z</updated>
    <published>2008-08-19T12:31:07Z</published>
    <title>On Transformations of Load-Store Maurer Instruction Set Architecture</title>
    <summary>  In this paper, we study how certain conditions can affect the transformations
on the states of the memory of a strict load-store Maurer ISA, when half of the
data memory serves as the part of the operating unit.
</summary>
    <author>
      <name>Tie Hou</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">14 pages, 6 figures; Corrected way of citing references</arxiv:comment>
    <link href="http://arxiv.org/abs/0808.2584v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0808.2584v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0812.3871v1</id>
    <updated>2008-12-19T18:14:54Z</updated>
    <published>2008-12-19T18:14:54Z</published>
    <title>Decting Errors in Reversible Circuits With Invariant Relationships</title>
    <summary>  Reversible logic is experience renewed interest as we are approach the limits
of CMOS technologies. While physical implementations of reversible gates have
yet to materialize, it is safe to assume that they will rely on faulty
individual components. In this work we present a present a method to provide
fault tolerance to a reversible circuit based on invariant relationships.
</summary>
    <author>
      <name>Nuno Alves</name>
    </author>
    <link href="http://arxiv.org/abs/0812.3871v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0812.3871v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1001.4694v1</id>
    <updated>2010-01-26T14:11:18Z</updated>
    <published>2010-01-26T14:11:18Z</published>
    <title>VLSI Architectures for WIMAX Channel Decoders</title>
    <summary>  This chapter describes the main architectures proposed in the literature to
implement the channel decoders required by the WiMax standard, namely
convolutional codes, turbo codes (both block and convolutional) and LDPC. Then
it shows a complete design of a convolutional turbo code encoder/decoder system
for WiMax.
</summary>
    <author>
      <name>Maurizio Martina</name>
    </author>
    <author>
      <name>Guido Masera</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">To appear in the book "WIMAX, New Developments", M. Upena, D. Dalal,
  Y. Kosta (Ed.), ISBN978-953-7619-53-4</arxiv:comment>
    <link href="http://arxiv.org/abs/1001.4694v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1001.4694v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1008.2729v1</id>
    <updated>2010-08-16T18:14:06Z</updated>
    <published>2010-08-16T18:14:06Z</published>
    <title>Asynchronous logic circuits and sheaf obstructions</title>
    <summary>  This article exhibits a particular encoding of logic circuits into a sheaf
formalism. The central result of this article is that there exists strictly
more information available to a circuit designer in this setting than exists in
static truth tables, but less than exists in event-level simulation. This
information is related to the timing behavior of the logic circuits, and
thereby provides a ``bridge'' between static logic analysis and detailed
simulation.
</summary>
    <author>
      <name>Michael Robinson</name>
    </author>
    <link href="http://arxiv.org/abs/1008.2729v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1008.2729v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1010.4059v2</id>
    <updated>2011-06-24T19:01:09Z</updated>
    <published>2010-10-19T21:58:14Z</published>
    <title>Multiplierless Modules for Forward and Backward Integer Wavelet
  Transform</title>
    <summary>  This article is about the architecture of a lossless wavelet filter bank with
reprogrammable logic. It is based on second generation of wavelets with a
reduced of number of operations. A new basic structure for parallel
architecture and modules to forward and backward integer discrete wavelet
transform is proposed.
</summary>
    <author>
      <name>Vasil Kolev</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">7 pages, The ACM proceedings of CompSysTech 2003</arxiv:comment>
    <link href="http://arxiv.org/abs/1010.4059v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1010.4059v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.CV" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1106.3681v1</id>
    <updated>2011-06-18T19:07:44Z</updated>
    <published>2011-06-18T19:07:44Z</published>
    <title>SoC Software Components Diagnosis Technology</title>
    <summary>  A novel approach to evaluation of hardware and software testability,
represented in the form of register transfer graph, is proposed. Instances of
making of software graph models for their subsequent testing and diagnosis are
shown.
</summary>
    <author>
      <name>Svetlana Chumachenko</name>
    </author>
    <author>
      <name>Wajeb Gharibi</name>
    </author>
    <author>
      <name>Anna Hahanova</name>
    </author>
    <author>
      <name>Aleksey Sushanov</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1109/EWDTS.2008.5580135</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1109/EWDTS.2008.5580135" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">4 pages</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Proceedings of IEEE, East-West Design &amp; Test, Symposium
  (EWDTS'08),Lviv, Ukraine, October 9 - 12, 2008</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1106.3681v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1106.3681v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1110.6865v1</id>
    <updated>2011-10-31T17:13:25Z</updated>
    <published>2011-10-31T17:13:25Z</published>
    <title>FPGA implementation of short critical path CORDIC-based approximation of
  the eight-point DCT</title>
    <summary>  This paper presents an efficient approach for multiplierless implementation
for eight-point DCT approximation, which based on coordinate rotation digital
computer (CORDIC) algorithm. The main design objective is to make critical path
of corresponding circuits shorter and reduce the combinational delay of
proposed scheme.
</summary>
    <author>
      <name>Maxim Vashkevich</name>
    </author>
    <author>
      <name>Marek Parfieniuk</name>
    </author>
    <author>
      <name>Alexander Petrovsky</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">4 pages, 5 figures</arxiv:comment>
    <link href="http://arxiv.org/abs/1110.6865v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1110.6865v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1203.5349v1</id>
    <updated>2012-03-22T10:48:33Z</updated>
    <published>2012-03-22T10:48:33Z</published>
    <title>LOCKE Detailed Specification Tables</title>
    <summary>  This document shows the detailed specification of LOCKE coherence protocol
for each cache controller, using a table-based technique. This representation
provides clear, concise visual information yet includes sufficient detail
(e.g., transient states) arguably lacking in the traditional, graphical form of
state diagrams.
</summary>
    <author>
      <name>Lucia G. Menezo</name>
    </author>
    <author>
      <name>Valentin Puente</name>
    </author>
    <author>
      <name>Jose-Angel Gregorio</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">3 pages</arxiv:comment>
    <link href="http://arxiv.org/abs/1203.5349v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1203.5349v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="B.3.2" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1208.0995v1</id>
    <updated>2012-08-05T09:22:06Z</updated>
    <published>2012-08-05T09:22:06Z</published>
    <title>Design and implementation of a digital clock showing digits in Bangla
  font using microcontroller AT89C4051</title>
    <summary>  In this paper, a digital clock is designed where the microcontroller is used
for timing controller and the font of the Bangla digits are designed, and
programmed within the microcontroller. The design is cost effective, simple and
easy for maintenance.
</summary>
    <author>
      <name>Nasif Muslim</name>
    </author>
    <author>
      <name>Md. Tanvir Adnan</name>
    </author>
    <author>
      <name>Mohammad Zahidul Kabir</name>
    </author>
    <author>
      <name>Md. Humayun Kabir</name>
    </author>
    <author>
      <name>Sheikh Mominul Islam</name>
    </author>
    <link href="http://arxiv.org/abs/1208.0995v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1208.0995v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1309.5459v1</id>
    <updated>2013-09-21T10:33:36Z</updated>
    <published>2013-09-21T10:33:36Z</published>
    <title>Advances in computer architecture</title>
    <summary>  In the past, efforts were taken to improve the performance of a processor via
frequency scaling. However, industry has reached the limits of increasing the
frequency and therefore concurrent execution of instructions on multiple cores
seems the only possible option. It is not enough to provide concurrent
execution by the hardware, software also have to introduce concurrency in order
to exploit the parallelism.
</summary>
    <author>
      <name>Irfan Uddin</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">12 Pages</arxiv:comment>
    <link href="http://arxiv.org/abs/1309.5459v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1309.5459v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1408.4423v2</id>
    <updated>2015-02-27T05:40:38Z</updated>
    <published>2014-08-18T18:43:54Z</published>
    <title>Proceedings of the First International Workshop on FPGAs for Software
  Programmers (FSP 2014)</title>
    <summary>  This volume contains the papers accepted at the First International Workshop
on FPGAs for Software Programmers (FSP 2014), held in Munich, Germany,
September 1st, 2014. FSP 2014 was co-located with the International Conference
on Field Programmable Logic and Applications (FPL).
</summary>
    <author>
      <name>Frank Hannig</name>
    </author>
    <author>
      <name>Dirk Koch</name>
    </author>
    <author>
      <name>Daniel Ziener</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Website of the workshop: https://www12.cs.fau.de/ws/fsp2014/</arxiv:comment>
    <link href="http://arxiv.org/abs/1408.4423v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1408.4423v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.DC" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.PL" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1411.6498v1</id>
    <updated>2014-11-24T16:00:47Z</updated>
    <published>2014-11-24T16:00:47Z</published>
    <title>Correction to the 2005 paper: "Digit Selection for SRT Division and
  Square Root"</title>
    <summary>  It has been pointed out by counterexamples in a 2013 paper in the IEEE
Transactions on Computers [1], that there is an error in the previously ibid.\
in 2005 published paper [2] on the construction of valid digit selection tables
for SRT type division and square root algorithms. The error has been corrected,
and new results found on selection constants for maximally redundant digit
sets.
</summary>
    <author>
      <name>Peter Kornerup</name>
    </author>
    <link href="http://arxiv.org/abs/1411.6498v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1411.6498v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1501.07420v1</id>
    <updated>2015-01-29T11:44:47Z</updated>
    <published>2015-01-29T11:44:47Z</published>
    <title>Tejas Simulator : Validation against Hardware</title>
    <summary>  In this report we show results that validate the Tejas architectural
simulator against native hardware. We report mean error rates of 11.45% and
18.77% for the SPEC2006 and Splash2 benchmark suites respectively. These error
rates are competitive and in most cases better than the numbers reported by
other contemporary simulators.
</summary>
    <author>
      <name>Smruti R. Sarangi</name>
    </author>
    <author>
      <name>Rajshekar Kalayappan</name>
    </author>
    <author>
      <name>Prathmesh Kallurkar</name>
    </author>
    <author>
      <name>Seep Goel</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">3 pages, 2 figures</arxiv:comment>
    <link href="http://arxiv.org/abs/1501.07420v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1501.07420v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1508.06320v1</id>
    <updated>2015-08-25T22:17:22Z</updated>
    <published>2015-08-25T22:17:22Z</published>
    <title>Proceedings of the Second International Workshop on FPGAs for Software
  Programmers (FSP 2015)</title>
    <summary>  This volume contains the papers accepted at the Second International Workshop
on FPGAs for Software Programmers (FSP 2015), held in London, United Kingdom,
September 1st, 2015. FSP 2015 was co-located with the International Conference
on Field Programmable Logic and Applications (FPL).
</summary>
    <author>
      <name>Frank Hannig</name>
    </author>
    <author>
      <name>Dirk Koch</name>
    </author>
    <author>
      <name>Daniel Ziener</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Website of the workshop: https://www12.cs.fau.de/ws/fsp2015/</arxiv:comment>
    <link href="http://arxiv.org/abs/1508.06320v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1508.06320v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.DC" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.PL" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1606.06452v1</id>
    <updated>2016-06-21T07:25:05Z</updated>
    <published>2016-06-21T07:25:05Z</published>
    <title>Reliability-Aware Overlay Architectures for FPGAs: Features and Design
  Challenges</title>
    <summary>  The FPGA overlay architectures have been mainly proposed to improve design
productivity, circuit portability and system debugging. In this paper, we
address the use of overlay architectures for building fault tolerant SRAM-based
FPGA systems and discuss the main features and design challenges of a
reliability-aware overlay architecture.
</summary>
    <author>
      <name>Mihalis Psarakis</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Presented at 2nd International Workshop on Overlay Architectures for
  FPGAs (OLAF 2016) arXiv:1605.08149</arxiv:comment>
    <link href="http://arxiv.org/abs/1606.06452v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1606.06452v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1702.01894v1</id>
    <updated>2017-02-07T06:55:03Z</updated>
    <published>2017-02-07T06:55:03Z</published>
    <title>CAAD: Computer Architecture for Autonomous Driving</title>
    <summary>  We describe the computing tasks involved in autonomous driving, examine
existing autonomous driving computing platform implementations. To enable
autonomous driving, the computing stack needs to simultaneously provide high
performance, low power consumption, and low thermal dissipation, at low cost.
We discuss possible approaches to design computing platforms that will meet
these needs.
</summary>
    <author>
      <name>Shaoshan Liu</name>
    </author>
    <author>
      <name>Jie Tang</name>
    </author>
    <author>
      <name>Zhe Zhang</name>
    </author>
    <author>
      <name>Jean-Luc Gaudiot</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">7 pages, 4 figures, accepted by IEEE Computer Magazine</arxiv:comment>
    <link href="http://arxiv.org/abs/1702.01894v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1702.01894v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.RO" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1705.07280v1</id>
    <updated>2017-05-20T08:51:40Z</updated>
    <published>2017-05-20T08:51:40Z</published>
    <title>The Effect of Temperature on Amdahl Law in 3D Multicore Era</title>
    <summary>  This work studies the influence of temperature on performance and scalability
of 3D Chip Multiprocessors (CMP) from Amdahl law perspective. We find that 3D
CMP may reach its thermal limit before reaching its maximum power. We show that
a high level of parallelism may lead to high peak temperatures even in small
scale 3D CMPs, thus limiting 3D CMP scalability and calling for different,
in-memory computing architectures.
</summary>
    <author>
      <name>Leonid Yavits</name>
    </author>
    <author>
      <name>Amir Morad</name>
    </author>
    <author>
      <name>Ran Ginosar</name>
    </author>
    <link href="http://arxiv.org/abs/1705.07280v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1705.07280v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1705.09937v1</id>
    <updated>2017-05-28T13:00:11Z</updated>
    <published>2017-05-28T13:00:11Z</published>
    <title>Sparse Matrix Multiplication on CAM Based Accelerator</title>
    <summary>  Sparse matrix multiplication is an important component of linear algebra
computations. In this paper, an architecture based on Content Addressable
Memory (CAM) and Resistive Content Addressable Memory (ReCAM) is proposed for
accelerating sparse matrix by sparse vector and matrix multiplication in CSR
format. Using functional simulation, we show that the proposed ReCAM-based
accelerator exhibits two orders of magnitude higher power efficiency as
compared to existing sparse matrix-vector multiplication implementations.
</summary>
    <author>
      <name>Leonid Yavits</name>
    </author>
    <author>
      <name>Ran Ginosar</name>
    </author>
    <link href="http://arxiv.org/abs/1705.09937v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1705.09937v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1706.03251v1</id>
    <updated>2017-06-10T16:40:04Z</updated>
    <published>2017-06-10T16:40:04Z</published>
    <title>Proposal for a High Precision Tensor Processing Unit</title>
    <summary>  This whitepaper proposes the design and adoption of a new generation of
Tensor Processing Unit which has the performance of Google's TPU, yet performs
operations on wide precision data. The new generation TPU is made possible by
implementing arithmetic circuits which compute using a new general purpose,
fractional arithmetic based on the residue number system.
</summary>
    <author>
      <name>Eric B. Olsen</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">16 pages, 5 figures</arxiv:comment>
    <link href="http://arxiv.org/abs/1706.03251v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1706.03251v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1611.07511v1</id>
    <updated>2016-11-12T19:14:05Z</updated>
    <published>2016-11-12T19:14:05Z</published>
    <title>Can Broken Multicore Hardware be Mended?</title>
    <summary>  A suggestion is made for mending multicore hardware, which has been diagnosed
as broken.
</summary>
    <author>
      <name>János Végh</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">3 figures; a Viewpoint</arxiv:comment>
    <link href="http://arxiv.org/abs/1611.07511v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1611.07511v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.DC" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.DC" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/cs/9809007v1</id>
    <updated>1998-09-02T17:30:05Z</updated>
    <published>1998-09-02T17:30:05Z</published>
    <title>Locally Served Network Computers</title>
    <summary>  NCs are the natural evolution of PCs, ubiquitous computers everywhere. The
current vision of NCs requires two improbable developments: (1) inexpensive
high-bandwidth WAN links to the Internet, and (2) inexpensive centralized
servers. The large NC bandwidth requirements will force each home or office to
have a local server LAN attached to the NCs. These servers will be much less
expensive to purchase and manage than a centralized solution. Centralized staff
are expensive and unresponsive.
</summary>
    <author>
      <name>Jim Gray</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Original document at:
  http://research.microsoft.com/~gray/NC_Servers.doc</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Middleware Spectra, 11.2, 1997</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/cs/9809007v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/cs/9809007v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.DC" scheme="http://arxiv.org/schemas/atom"/>
    <category term="D.4.7" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/cs/0207012v1</id>
    <updated>2002-07-04T04:30:30Z</updated>
    <published>2002-07-04T04:30:30Z</published>
    <title>Synthesis of Low-Power Digital Circuits Derived from Binary Decision
  Diagrams</title>
    <summary>  This paper introduces a novel method for synthesizing digital circuits
derived from Binary Decision Diagrams (BDDs) that can yield to reduction in
power dissipation. The power reduction is achieved by decreasing the switching
activity in a circuit while paying close attention to information measures as
an optimization criterion. We first present the technique of efficient
BDD-based computation of information measures which are used to guide the power
optimization procedures. Using this technique, we have developed an algorithm
of BDD reordering which leads to reducing the power consumption of the circuits
derived from BDDs. Results produced by the synthesis on the ISCAS benchmark
circuits are very encouraging.
</summary>
    <author>
      <name>Denis V. Popel</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">4 pages, 3 figures, 1 table, ECCTD'01</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">ECCTD 2001</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/cs/0207012v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/cs/0207012v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="B.6.3" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/cs/0207014v1</id>
    <updated>2002-07-04T04:55:42Z</updated>
    <published>2002-07-04T04:55:42Z</published>
    <title>On the Information Engine of Circuit Design</title>
    <summary>  This paper addresses a new approach to find a spectrum of information
measures for the process of digital circuit synthesis. We consider the problem
from the information engine point of view. The circuit synthesis as a whole and
different steps of the design process (an example of decision diagram is given)
are presented via such measurements as entropy, logical work and information
vitality. We also introduce new information measures to provide better
estimates of synthesis criteria. We show that the basic properties of
information engine, such as the conservation law of information flow and the
equilibrium law of information can be formulated.
</summary>
    <author>
      <name>Denis V. Popel</name>
    </author>
    <author>
      <name>Nawar Al-Hakeem</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">4 pages, 1 figure, 2 tables, MWSCAS'02</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">MWSCAS 2002</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/cs/0207014v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/cs/0207014v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="B.6.1" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/cs/0307035v1</id>
    <updated>2003-07-13T13:01:19Z</updated>
    <published>2003-07-13T13:01:19Z</published>
    <title>Adaptive Domain Model: Dealing With Multiple Attributes of Self-Managing
  Distributed Object Systems</title>
    <summary>  Self-managing software has emerged as modern systems have become more
complex. Some of the distributed object systems may contain thousands of
objects deployed on tens or even hundreds hosts. Development and support of
such systems often costs a lot. To solve this issue the systems, which are
capable supporting multiple self-managing attributes, should be created. In the
paper, the Adaptive domain concept is introduced as an extension to the basic
domain concept to support a generic adaptation environment for building
distributed object systems with multiple self-managing attributes.
</summary>
    <author>
      <name>Pavel Motuzenko</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">6 pages, 3 figures</arxiv:comment>
    <link href="http://arxiv.org/abs/cs/0307035v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/cs/0307035v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.DC" scheme="http://arxiv.org/schemas/atom"/>
    <category term="C.1.3" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/cs/0407032v1</id>
    <updated>2004-07-13T08:24:37Z</updated>
    <published>2004-07-13T08:24:37Z</published>
    <title>Exposing Software Defined Radio Functionality To Native Operating System
  Applications via Virtual Devices</title>
    <summary>  Many reconfigurable platforms require that applications be written
specifically to take advantage of the reconfigurable hardware. In a PC-based
environment, this presents an undesirable constraint in that the many already
available applications cannot leverage on such hardware. Greatest benefit can
only be derived from reconfigurable devices if even native OS applications can
transparently utilize reconfigurable devices as they would normal full-fledged
hardware devices. This paper presents how Proteus Virtual Devices are used to
expose reconfigurable hardware in a transparent manner for use by typical
native OS applications.
</summary>
    <author>
      <name>Darran Nathan</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">4 pages, 9 figures</arxiv:comment>
    <link href="http://arxiv.org/abs/cs/0407032v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/cs/0407032v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="D.2.11" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/cs/0411075v1</id>
    <updated>2004-11-20T06:31:32Z</updated>
    <published>2004-11-20T06:31:32Z</published>
    <title>A Self-Reconfigurable Computing Platform Hardware Architecture</title>
    <summary>  Field Programmable Gate Arrays (FPGAs) have recently been increasingly used
for highly-parallel processing of compute intensive tasks. This paper
introduces an FPGA hardware platform architecture that is PC-based, allows for
fast reconfiguration over the PCI bus, and retains a simple physical hardware
design. The design considerations are first discussed, then the resulting
system architecture designed is illustrated. Finally, experimental results on
the FPGA resources utilized for this design are presented.
</summary>
    <author>
      <name>Andreas Weisensee</name>
    </author>
    <author>
      <name>Darran Nathan</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">5 pages, 6 figures</arxiv:comment>
    <link href="http://arxiv.org/abs/cs/0411075v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/cs/0411075v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.DC" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/cs/0412093v1</id>
    <updated>2004-12-20T11:55:30Z</updated>
    <published>2004-12-20T11:55:30Z</published>
    <title>ScotGrid: A Prototype Tier 2 Centre</title>
    <summary>  ScotGrid is a prototype regional computing centre formed as a collaboration
between the universities of Durham, Edinburgh and Glasgow as part of the UK's
national particle physics grid, GridPP. We outline the resources available at
the three core sites and our optimisation efforts for our user communities. We
discuss the work which has been conducted in extending the centre to embrace
new projects both from particle physics and new user communities and explain
our methodology for doing this.
</summary>
    <author>
      <name>A. Earl</name>
    </author>
    <author>
      <name>P. Clark</name>
    </author>
    <author>
      <name>S. Thorn</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">4 pages, 4 diagrams. Presented at Computing for High Energy and
  Nuclear Physics 2004 (CHEP '04). Interlaken, Switzerland, September 2004</arxiv:comment>
    <link href="http://arxiv.org/abs/cs/0412093v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/cs/0412093v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.DC" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/cs/0512104v1</id>
    <updated>2005-12-28T19:59:10Z</updated>
    <published>2005-12-28T19:59:10Z</published>
    <title>Reversible CAM Processor Modeled After Quantum Computer Behavior</title>
    <summary>  Proposed below is a reversible digital computer modeled after the natural
behavior of a quantum system. Using approaches usually reserved for idealized
quantum computers, the Reversible CAM, or State Vector Parallel (RSVP)
processor can easily find keywords in an unstructured database (that is, it can
solve a needle in a haystack problem). The RSVP processor efficiently solves a
SAT (Satisfiability of Boolean Formulae) problem; also it can aid in the
solution of a GP (Global Properties of Truth Table) problem. The power delay
product of the RSVP processor is exponentially lower than that of a standard
CAM programmed to perform similar operations.
</summary>
    <author>
      <name>John Robert Burger</name>
    </author>
    <link href="http://arxiv.org/abs/cs/0512104v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/cs/0512104v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="quant-ph" scheme="http://arxiv.org/schemas/atom"/>
    <category term="C.1.2; C.5.4" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/cs/0602078v2</id>
    <updated>2006-02-23T23:59:29Z</updated>
    <published>2006-02-21T21:58:06Z</published>
    <title>Associative Memory For Reversible Programming and Charge Recovery</title>
    <summary>  Presented below is an interesting type of associative memory called toggle
memory based on the concept of T flip flops, as opposed to D flip flops. Toggle
memory supports both reversible programming and charge recovery. Circuits
designed using the principles delineated below permit matchlines to charge and
discharge with near zero energy dissipation. The resulting lethargy is
compensated by the massive parallelism of associative memory. Simulation
indicates over 33x reduction in energy dissipation using a sinusoidal power
supply at 2 MHz, assuming realistic 50 nm MOSFET models.
</summary>
    <author>
      <name>John Robert Burger</name>
    </author>
    <link href="http://arxiv.org/abs/cs/0602078v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/cs/0602078v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.DC" scheme="http://arxiv.org/schemas/atom"/>
    <category term="C.1.2; C.5.4" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/cs/0603115v1</id>
    <updated>2006-03-29T11:48:29Z</updated>
    <published>2006-03-29T11:48:29Z</published>
    <title>Implementation of float-float operators on graphics hardware</title>
    <summary>  The Graphic Processing Unit (GPU) has evolved into a powerful and flexible
processor. The latest graphic processors provide fully programmable vertex and
pixel processing units that support vector operations up to single
floating-point precision. This computational power is now being used for
general-purpose computations. However, some applications require higher
precision than single precision. This paper describes the emulation of a 44-bit
floating-point number format and its corresponding operations. An
implementation is presented along with performance and accuracy results.
</summary>
    <author>
      <name>Guillaume Da Graçca</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LP2A</arxiv:affiliation>
    </author>
    <author>
      <name>David Defour</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LP2A</arxiv:affiliation>
    </author>
    <link href="http://arxiv.org/abs/cs/0603115v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/cs/0603115v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.GR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/cs/0605125v1</id>
    <updated>2006-05-26T18:43:13Z</updated>
    <published>2006-05-26T18:43:13Z</published>
    <title>Combinational Logic Circuit Design with the Buchberger Algorithm</title>
    <summary>  We detail a procedure for the computation of the polynomial form of an
electronic combinational circuit from the design equations in a truth table.
The method uses the Buchberger algorithm rather than current traditional
methods based on search algorithms. We restrict the analysis to a single
output, but the procedure can be generalized to multiple outputs. The procedure
is illustrated with the design of a simple arithmetic and logic unit with two
3-bit operands and two control bits.
</summary>
    <author>
      <name>Germain Drolet</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">Department of Electrical &amp; Computer Engineering, Royal Military College of Canada</arxiv:affiliation>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">15 pages, 1 table</arxiv:comment>
    <link href="http://arxiv.org/abs/cs/0605125v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/cs/0605125v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="B.1.2" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/cs/0605142v1</id>
    <updated>2006-05-30T15:04:18Z</updated>
    <published>2006-05-30T15:04:18Z</published>
    <title>Intégration de la synthèse mémoire dans l'outil de
  synthèse d'architecture GAUT Low Power</title>
    <summary>  The systems supporting signal and image applications process large amount of
data. That involves an intensive use of the memory which becomes the bottleneck
of systems. Memory limits performances and represents a significant proportion
of total consumption. In the development high level synthesis tool called GAUT
Low Power, we are interested in the synthesis of the memory unit. In this work,
we integrate the data storage and data transfert to constraint the high level
synthesis of the datapath's execution unit.
</summary>
    <author>
      <name>Gwenolé Corre</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LESTER</arxiv:affiliation>
    </author>
    <author>
      <name>Nathalie Julien</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LESTER</arxiv:affiliation>
    </author>
    <author>
      <name>Eric Senn</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LESTER</arxiv:affiliation>
    </author>
    <author>
      <name>Eric Martin</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LESTER</arxiv:affiliation>
    </author>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">JFAAA'02 (Journ\'{e}es Francophone Ad\'{e}quation Algorithme
  Architecture), Tunisie (2002)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/cs/0605142v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/cs/0605142v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/cs/0605144v1</id>
    <updated>2006-05-30T15:09:18Z</updated>
    <published>2006-05-30T15:09:18Z</published>
    <title>A Memory Aware High Level Synthesis Too</title>
    <summary>  We introduce a new approach to take into account the memory architecture and
the memory mapping in High- Level Synthesis for data intensive applications. We
formalize the memory mapping as a set of constraints for the synthesis, and
defined a Memory Constraint Graph and an accessibility criterion to be used in
the scheduling step. We use a memory mapping file to include those memory
constraints in our HLS tool GAUT. It is possible, with the help of GAUT, to
explore a wide range of solutions, and to reach a good tradeoff between time,
power-consumption, and area.
</summary>
    <author>
      <name>Gwenolé Corre</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LESTER</arxiv:affiliation>
    </author>
    <author>
      <name>Nathalie Julien</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LESTER</arxiv:affiliation>
    </author>
    <author>
      <name>Eric Senn</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LESTER</arxiv:affiliation>
    </author>
    <author>
      <name>Eric Martin</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LESTER</arxiv:affiliation>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">ISBN 0-7695-2097-9</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">International Symposium on VLSI (2004) 279-280</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/cs/0605144v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/cs/0605144v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/cs/0605145v1</id>
    <updated>2006-05-30T15:09:32Z</updated>
    <published>2006-05-30T15:09:32Z</published>
    <title>Memory Aware High-Level Synthesis for Embedded Systems</title>
    <summary>  We introduce a new approach to take into account the memory architecture and
the memory mapping in the High- Level Synthesis of Real-Time embedded systems.
We formalize the memory mapping as a set of constraints used in the scheduling
step. We use a memory mapping file to include those memory constraints in our
HLS tool GAUT. Our scheduling algorithm exhibits a relatively low complexity
that permits to tackle complex designs in a reasonable time. Finally, we show
how to explore, with the help of GAUT, a wide range of solutions, and to reach
a good tradeoff between time, power-consumption, and area.
</summary>
    <author>
      <name>Gwenolé Corre</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LESTER</arxiv:affiliation>
    </author>
    <author>
      <name>Eric Senn</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LESTER</arxiv:affiliation>
    </author>
    <author>
      <name>Nathalie Julien</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LESTER</arxiv:affiliation>
    </author>
    <author>
      <name>Eric Martin</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LESTER</arxiv:affiliation>
    </author>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">IADIS conference on Applied Computing, Portugal (2004) 499-506</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/cs/0605145v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/cs/0605145v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/cs/0702062v1</id>
    <updated>2007-02-11T09:52:12Z</updated>
    <published>2007-02-11T09:52:12Z</published>
    <title>Noise Limited Computational Speed</title>
    <summary>  In modern transistor based logic gates, the impact of noise on computation
has become increasingly relevant since the voltage scaling strategy, aimed at
decreasing the dissipated power, has increased the probability of error due to
the reduced switching threshold voltages. In this paper we discuss the role of
noise in a two state model that mimic the dynamics of standard logic gates and
show that the presence of the noise sets a fundamental limit to the computing
speed. An optimal idle time interval that minimizes the error probability, is
derived.
</summary>
    <author>
      <name>Luca Gammaitoni</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1063/1.2817968</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1063/1.2817968" rel="related"/>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">L. Gammaitoni, Applied Physics Letters, 11/2007, Volume 91, p.3,
  (2007)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/cs/0702062v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/cs/0702062v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.PF" scheme="http://arxiv.org/schemas/atom"/>
    <category term="B.1.3; B.7.0; B.8.1; B.8.2" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0708.1496v1</id>
    <updated>2007-08-10T18:12:52Z</updated>
    <published>2007-08-10T18:12:52Z</published>
    <title>A Light-Based Device for Solving the Hamiltonian Path Problem</title>
    <summary>  In this paper we suggest the use of light for performing useful computations.
Namely, we propose a special device which uses light rays for solving the
Hamiltonian path problem on a directed graph. The device has a graph-like
representation and the light is traversing it following the routes given by the
connections between nodes. In each node the rays are uniquely marked so that
they can be easily identified. At the destination node we will search only for
particular rays that have passed only once through each node. We show that the
proposed device can solve small and medium instances of the problem in
reasonable time.
</summary>
    <author>
      <name>Mihai Oltean</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1007/11839132</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1007/11839132" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">11 pages, Unconventional Computation conference, 2006</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">LNCS 4135, Unconventional Computation conference, pp. 217-227,
  2006</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0708.1496v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0708.1496v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.DC" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0708.1512v1</id>
    <updated>2007-08-10T20:01:24Z</updated>
    <published>2007-08-10T20:01:24Z</published>
    <title>Solving the Hamiltonian path problem with a light-based computer</title>
    <summary>  In this paper we propose a special computational device which uses light rays
for solving the Hamiltonian path problem on a directed graph. The device has a
graph-like representation and the light is traversing it by following the
routes given by the connections between nodes. In each node the rays are
uniquely marked so that they can be easily identified. At the destination node
we will search only for particular rays that have passed only once through each
node. We show that the proposed device can solve small and medium instances of
the problem in reasonable time.
</summary>
    <author>
      <name>Mihai Oltean</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1007/s11047-007-9042-z</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1007/s11047-007-9042-z" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">17 pages, Natural Computing journal</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Natural Computing, Springer, Vol 6, 2007</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0708.1512v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0708.1512v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.DC" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.3443v1</id>
    <updated>2007-10-18T06:57:52Z</updated>
    <published>2007-10-18T06:57:52Z</published>
    <title>DPA on quasi delay insensitive asynchronous circuits: formalization and
  improvement</title>
    <summary>  The purpose of this paper is to formally specify a flow devoted to the design
of Differential Power Analysis (DPA) resistant QDI asynchronous circuits. The
paper first proposes a formal modeling of the electrical signature of QDI
asynchronous circuits. The DPA is then applied to the formal model in order to
identify the source of leakage of this type of circuits. Finally, a complete
design flow is specified to minimize the information leakage. The relevancy and
efficiency of the approach is demonstrated using the design of an AES
crypto-processor.
</summary>
    <author>
      <name>G. F. Bouesse</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">TIMA</arxiv:affiliation>
    </author>
    <author>
      <name>M. Renaudin</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">TIMA</arxiv:affiliation>
    </author>
    <author>
      <name>S. Dumont</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">TIMA</arxiv:affiliation>
    </author>
    <author>
      <name>F. Germain</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1109/DATE.2005.124</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1109/DATE.2005.124" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.3443v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.3443v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4632v1</id>
    <updated>2007-10-25T08:07:52Z</updated>
    <published>2007-10-25T08:07:52Z</published>
    <title>Hardware Support for Arbitrarily Complex Loop Structures in Embedded
  Applications</title>
    <summary>  In this paper, the program control unit of an embedded RISC processor is
enhanced with a novel zero-overhead loop controller (ZOLC) supporting arbitrary
loop structures with multiple-entry/exit nodes. The ZOLC has been incorporated
to an open RISC processor core to evaluate the performance of the proposed unit
for alternative configurations of the selected processor. It is proven that
speed improvements of 8.4% to 48.2% are feasible for the used benchmarks.
</summary>
    <author>
      <name>Nikolaos Kavvadias</name>
    </author>
    <author>
      <name>Spiridon Nikolaidis</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4632v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4632v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4634v1</id>
    <updated>2007-10-25T08:08:50Z</updated>
    <published>2007-10-25T08:08:50Z</published>
    <title>A Probabilistic Collocation Method Based Statistical Gate Delay Model
  Considering Process Variations and Multiple Input Switching</title>
    <summary>  Since the advent of new nanotechnologies, the variability of gate delay due
to process variations has become a major concern. This paper proposes a new
gate delay model that includes impact from both process variations and multiple
input switching. The proposed model uses orthogonal polynomial based
probabilistic collocation method to construct a delay analytical equation from
circuit timing performance. From the experimental results, our approach has
less that 0.2% error on the mean delay of gates and less than 3% error on the
standard deviation.
</summary>
    <author>
      <name>Y. Satish Kumar</name>
    </author>
    <author>
      <name>Jun Li</name>
    </author>
    <author>
      <name>Claudio Talarico</name>
    </author>
    <author>
      <name>Janet Wang</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1109/DATE.2005.31</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1109/DATE.2005.31" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4634v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4634v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4636v1</id>
    <updated>2007-10-25T08:09:23Z</updated>
    <published>2007-10-25T08:09:23Z</published>
    <title>Why Systems-on-Chip Needs More UML like a Hole in the Head</title>
    <summary>  Let's be clear from the outset: SoC can most certainly make use of UML; SoC
just doesn't need more UML, or even all of it. The advent of model mappings,
coupled with marks that indicate which mapping rule to apply, enable a major
simplification of the use of UML in SoC.
</summary>
    <author>
      <name>Stephen J. Mellor</name>
    </author>
    <author>
      <name>John R. Wolfe</name>
    </author>
    <author>
      <name>Campbell Mccausland</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4636v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4636v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4645v1</id>
    <updated>2007-10-25T08:19:34Z</updated>
    <published>2007-10-25T08:19:34Z</published>
    <title>At-Speed Logic BIST for IP Cores</title>
    <summary>  This paper describes a flexible logic BIST scheme that features high fault
coverage achieved by fault-simulation guided test point insertion, real
at-speed test capability for multi-clock designs without clock frequency
manipulation, and easy physical implementation due to the use of a low-speed SE
signal. Application results of this scheme to two widely used IP cores are also
reported.
</summary>
    <author>
      <name>B. Cheon</name>
    </author>
    <author>
      <name>E. Lee</name>
    </author>
    <author>
      <name>L. -T. Wang</name>
    </author>
    <author>
      <name>X. Wen</name>
    </author>
    <author>
      <name>P. Hsu</name>
    </author>
    <author>
      <name>J. Cho</name>
    </author>
    <author>
      <name>J. Park</name>
    </author>
    <author>
      <name>H. Chao</name>
    </author>
    <author>
      <name>S. Wu</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4645v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4645v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4646v1</id>
    <updated>2007-10-25T08:20:27Z</updated>
    <published>2007-10-25T08:20:27Z</published>
    <title>Fast Dynamic Memory Integration in Co-Simulation Frameworks for
  Multiprocessor System on-Chip</title>
    <summary>  In this paper is proposed a technique to integrate and simulate a dynamic
memory in a multiprocessor framework based on C/C++/SystemC. Using host
machine's memory management capabilities, dynamic data processing is supported
without compromising speed and accuracy of the simulation. A first prototype in
a shared memory context is presented.
</summary>
    <author>
      <name>O. Villa</name>
    </author>
    <author>
      <name>P. Schaumont</name>
    </author>
    <author>
      <name>I. Verbauwhede</name>
    </author>
    <author>
      <name>M. Monchiero</name>
    </author>
    <author>
      <name>G. Palermo</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4646v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4646v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4657v1</id>
    <updated>2007-10-25T08:34:59Z</updated>
    <published>2007-10-25T08:34:59Z</published>
    <title>New Schemes for Self-Testing RAM</title>
    <summary>  This paper gives an overview of a new technique, named pseudo-ring testing
(PRT). PRT can be applied for testing wide type of random access memories
(RAM): bit- or word-oriented and single- or dual-port RAM's. An essential
particularity of the proposed methodology is the emulation of a linear
automaton over Galois field by memory own components.
</summary>
    <author>
      <name>Gh. Bodean</name>
    </author>
    <author>
      <name>D. Bodean</name>
    </author>
    <author>
      <name>A. Labunetz</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4657v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4657v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4659v1</id>
    <updated>2007-10-25T08:35:37Z</updated>
    <published>2007-10-25T08:35:37Z</published>
    <title>Synchronization Processor Synthesis for Latency Insensitive Systems</title>
    <summary>  In this paper we present our contribution in terms of synchronization
processor for a SoC design methodology based on the theory of the latency
insensitive systems (LIS) of Carloni et al. Our contribution consists in IP
encapsulation into a new wrapper model which speed and area are optimized and
synthetizability guarantied. The main benefit of our approach is to preserve
the local IP performances when encapsulating them and reduce SoC silicon area.
</summary>
    <author>
      <name>Pierre Bomel</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LESTER</arxiv:affiliation>
    </author>
    <author>
      <name>Eric Martin</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LESTER</arxiv:affiliation>
    </author>
    <author>
      <name>Emmanuel Boutillon</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LESTER</arxiv:affiliation>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4659v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4659v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4667v1</id>
    <updated>2007-10-25T08:44:47Z</updated>
    <published>2007-10-25T08:44:47Z</published>
    <title>Integration, Verification and Layout of a Complex Multimedia SOC</title>
    <summary>  We present our experience of designing a single-chip controller for advanced
digital still camera from specification all the way to mass production. The
process involves collaboration with camera system designer, IP vendors, EDA
vendors, silicon wafer foundry, package and testing houses, and camera maker.
We also co-work with academic research groups to develop a JPEG codec IP and
memory BIST and SOC testing methodology. In this presentation, we cover the
problems encountered, our solutions, and lessons learned.
</summary>
    <author>
      <name>Chien-Liang Chen</name>
    </author>
    <author>
      <name>Jiing-Yuan Lin</name>
    </author>
    <author>
      <name>Youn-Long Lin</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4667v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4667v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.MM" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4669v1</id>
    <updated>2007-10-25T08:45:18Z</updated>
    <published>2007-10-25T08:45:18Z</published>
    <title>SOC Testing Methodology and Practice</title>
    <summary>  On a commercial digital still camera (DSC) controller chip we practice a
novel SOC test integration platform, solving real problems in test scheduling,
test IO reduction, timing of functional test, scan IO sharing, embedded memory
built-in self-test (BIST), etc. The chip has been fabricated and tested
successfully by our approach. Test results justify that short test integration
cost, short test time, and small area overhead can be achieved. To support SOC
testing, a memory BIST compiler and an SOC testing integration system have been
developed.
</summary>
    <author>
      <name>Cheng-Wen Wu</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4669v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4669v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4670v1</id>
    <updated>2007-10-25T08:45:52Z</updated>
    <published>2007-10-25T08:45:52Z</published>
    <title>Evolutionary Optimization in Code-Based Test Compression</title>
    <summary>  We provide a general formulation for the code-based test compression problem
with fixed-length input blocks and propose a solution approach based on
Evolutionary Algorithms. In contrast to existing code-based methods, we allow
unspecified values in matching vectors, which allows encoding of arbitrary test
sets using a relatively small number of code-words. Experimental results for
both stuck-at and path delay fault test sets for ISCAS circuits demonstrate an
improvement compared to existing techniques.
</summary>
    <author>
      <name>Ilia Polian</name>
    </author>
    <author>
      <name>Alejandro Czutro</name>
    </author>
    <author>
      <name>Bernd Becker</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4670v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4670v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4672v1</id>
    <updated>2007-10-25T08:47:40Z</updated>
    <published>2007-10-25T08:47:40Z</published>
    <title>Yield Enhancement of Digital Microfluidics-Based Biochips Using Space
  Redundancy and Local Reconfiguration</title>
    <summary>  As microfluidics-based biochips become more complex, manufacturing yield will
have significant influence on production volume and product cost. We propose an
interstitial redundancy approach to enhance the yield of biochips that are
based on droplet-based microfluidics. In this design method, spare cells are
placed in the interstitial sites within the microfluidic array, and they
replace neighboring faulty cells via local reconfiguration. The proposed design
method is evaluated using a set of concurrent real-life bioassays.
</summary>
    <author>
      <name>Fei Su</name>
    </author>
    <author>
      <name>Krishnendu Chakrabarty</name>
    </author>
    <author>
      <name>Vamsee K. Pamula</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4672v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4672v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4678v1</id>
    <updated>2007-10-25T09:02:53Z</updated>
    <published>2007-10-25T09:02:53Z</published>
    <title>CMOS-Based Biosensor Arrays</title>
    <summary>  CMOS-based sensor array chips provide new and attractive features as compared
to today's standard tools for medical, diagnostic, and biotechnical
applications. Examples for molecule- and cell-based approaches and related
circuit design issues are discussed.
</summary>
    <author>
      <name>R. Thewes</name>
    </author>
    <author>
      <name>C. Paulus</name>
    </author>
    <author>
      <name>M. Schienle</name>
    </author>
    <author>
      <name>F. Hofmann</name>
    </author>
    <author>
      <name>A. Frey</name>
    </author>
    <author>
      <name>R. Brederlow</name>
    </author>
    <author>
      <name>M. Augustyniak</name>
    </author>
    <author>
      <name>M. Jenkner</name>
    </author>
    <author>
      <name>B. Eversmann</name>
    </author>
    <author>
      <name>P. Schindler-Bauer</name>
    </author>
    <author>
      <name>M. Atzesberger</name>
    </author>
    <author>
      <name>B. Holzapfl</name>
    </author>
    <author>
      <name>G. Beer</name>
    </author>
    <author>
      <name>T. Haneder</name>
    </author>
    <author>
      <name>H. -C. Hanke</name>
    </author>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4678v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4678v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4692v1</id>
    <updated>2007-10-25T09:11:49Z</updated>
    <published>2007-10-25T09:11:49Z</published>
    <title>Cantilever-Based Biosensors in CMOS Technology</title>
    <summary>  Single-chip CMOS-based biosensors that feature microcantilevers as transducer
elements are presented. The cantilevers are functionalized for the capturing of
specific analytes, e.g., proteins or DNA. The binding of the analyte changes
the mechanical properties of the cantilevers such as surface stress and
resonant frequency, which can be detected by an integrated Wheatstone bridge.
The monolithic integrated readout allows for a high signal-to-noise ratio,
lowers the sensitivity to external interference and enables autonomous device
operation.
</summary>
    <author>
      <name>K. -U. Kirstein</name>
    </author>
    <author>
      <name>Y. Li</name>
    </author>
    <author>
      <name>M. Zimmermann</name>
    </author>
    <author>
      <name>C. Vancura</name>
    </author>
    <author>
      <name>T. Volden</name>
    </author>
    <author>
      <name>W. H. Song</name>
    </author>
    <author>
      <name>J. Lichtenberg</name>
    </author>
    <author>
      <name>A. Hierlemannn</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4692v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4692v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4706v1</id>
    <updated>2007-10-25T09:29:33Z</updated>
    <published>2007-10-25T09:29:33Z</published>
    <title>An Infrastructure to Functionally Test Designs Generated by Compilers
  Targeting FPGAs</title>
    <summary>  This paper presents an infrastructure to test the functionality of the
specific architectures output by a high-level compiler targeting dynamically
reconfigurable hardware. It results in a suitable scheme to verify the
architectures generated by the compiler, each time new optimization techniques
are included or changes in the compiler are performed. We believe this kind of
infrastructure is important to verify, by functional simulation, further
research techniques, as far as compilation to Field-Programmable Gate Array
(FPGA) platforms is concerned.
</summary>
    <author>
      <name>Rui Rodrigues</name>
    </author>
    <author>
      <name>Joao M. P. Cardoso</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4706v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4706v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4711v1</id>
    <updated>2007-10-25T09:32:43Z</updated>
    <published>2007-10-25T09:32:43Z</published>
    <title>FPGA Architecture for Multi-Style Asynchronous Logic</title>
    <summary>  This paper presents a novel FPGA architecture for implementing various styles
of asynchronous logic. The main objective is to break the dependency between
the FPGA architecture dedicated to asynchronous logic and the logic style. The
innovative aspects of the architecture are described. Moreover the structure is
well suited to be rebuilt and adapted to fit with further asynchronous logic
evolutions thanks to the architecture genericity. A full-adder was implemented
in different styles of logic to show the architecture flexibility.
</summary>
    <author>
      <name>N. Huot</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">TIMA</arxiv:affiliation>
    </author>
    <author>
      <name>H. Dubreuil</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">TIMA</arxiv:affiliation>
    </author>
    <author>
      <name>L. Fesquet</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">TIMA</arxiv:affiliation>
    </author>
    <author>
      <name>M. Renaudin</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">TIMA</arxiv:affiliation>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4711v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4711v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4712v1</id>
    <updated>2007-10-25T09:33:14Z</updated>
    <published>2007-10-25T09:33:14Z</published>
    <title>An Accurate SER Estimation Method Based on Propagation Probability</title>
    <summary>  In this paper, we present an accurate but very fast soft error rate (SER)
estimation technique for digital circuits based on error propagation
probability (EPP) computation. Experiments results and comparison of the
results with the random simulation technique show that our proposed method is
on average within 6% of the random simulation method and four to five orders of
magnitude faster.
</summary>
    <author>
      <name>Ghazanfar Asadi</name>
    </author>
    <author>
      <name>Mehdi B. Tahoori</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4712v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4712v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4722v1</id>
    <updated>2007-10-25T09:36:56Z</updated>
    <published>2007-10-25T09:36:56Z</published>
    <title>Designer-Driven Topology Optimization for Pipelined Analog to Digital
  Converters</title>
    <summary>  This paper suggests a practical "hybrid" synthesis methodology which
integrates designer-derived analytical models for system-level description with
simulation-based models at the circuit level. We show how to optimize
stage-resolution to minimize the power in a pipelined ADC. Exploration (via
detailed synthesis) of several ADC configurations is used to show that a
4-3-2... resolution distribution uses the least power for a 13-bit 40 MSPS
converter in a 0.25 $\mu$m CMOS process.
</summary>
    <author>
      <name>Yu-Tsun Chien</name>
    </author>
    <author>
      <name>Dong Chen</name>
    </author>
    <author>
      <name>Jea-Hong Lou</name>
    </author>
    <author>
      <name>Gin-Kou Ma</name>
    </author>
    <author>
      <name>Rob A. Rutenbar</name>
    </author>
    <author>
      <name>Tamal Mukherjee</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4722v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4722v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4724v1</id>
    <updated>2007-10-25T09:37:45Z</updated>
    <published>2007-10-25T09:37:45Z</published>
    <title>Systematic Figure of Merit Computation for the Design of Pipeline ADC</title>
    <summary>  The emerging concept of SoC-AMS leads to research new top-down methodologies
to aid systems designers in sizing analog and mixed devices. This work applies
this idea to the high-level optimization of pipeline ADC. Considering a given
technology, it consists in comparing different configurations according to
their imperfections and their architectures without FFT computation or
time-consuming simulations. The final selection is based on a figure of merit.
</summary>
    <author>
      <name>L. Barrandon</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">IETR</arxiv:affiliation>
    </author>
    <author>
      <name>S. Crand</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">IETR</arxiv:affiliation>
    </author>
    <author>
      <name>D. Houzet</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">IETR</arxiv:affiliation>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4724v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4724v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4731v1</id>
    <updated>2007-10-25T09:40:02Z</updated>
    <published>2007-10-25T09:40:02Z</published>
    <title>Leakage-Aware Interconnect for On-Chip Network</title>
    <summary>  On-chip networks have been proposed as the interconnect fabric for future
systems-on-chip and multi-processors on chip. Power is one of the main
constraints of these systems and interconnect consumes a significant portion of
the power budget. In this paper, we propose four leakage-aware interconnect
schemes. Our schemes achieve 10.13%~63.57% active leakage savings and
12.35%~95.96% standby leakage savings across schemes while the delay penalty
ranges from 0% to 4.69%.
</summary>
    <author>
      <name>Yuh-Fang Tsai</name>
    </author>
    <author>
      <name>Vijaykrishnan Narayaynan</name>
    </author>
    <author>
      <name>Yuan Xie</name>
    </author>
    <author>
      <name>Mary Jane Irwin</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4731v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4731v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4733v1</id>
    <updated>2007-10-25T09:41:13Z</updated>
    <published>2007-10-25T09:41:13Z</published>
    <title>Smart Temperature Sensor for Thermal Testing of Cell-Based ICs</title>
    <summary>  In this paper we present a simple and efficient built-in temperature sensor
for thermal monitoring of standard-cell based VLSI circuits. The proposed smart
temperature sensor uses a ring-oscillator composed of complex gates instead of
inverters to optimize their linearity. Simulation results from a 0.18$\mu$m
CMOS technology show that the non-linearity error of the sensor can be reduced
when an adequate set of standard logic gates is selected.
</summary>
    <author>
      <name>S. A. Bota</name>
    </author>
    <author>
      <name>M. Rosales</name>
    </author>
    <author>
      <name>J. L. Rossello</name>
    </author>
    <author>
      <name>J. Segura</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4733v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4733v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4736v1</id>
    <updated>2007-10-25T09:42:35Z</updated>
    <published>2007-10-25T09:42:35Z</published>
    <title>A New Embedded Measurement Structure for eDRAM Capacitor</title>
    <summary>  The embedded DRAM (eDRAM) is more and more used in System On Chip (SOC). The
integration of the DRAM capacitor process into a logic process is challenging
to get satisfactory yields. The specific process of DRAM capacitor and the low
capacitance value (~30F) of this device induce problems of process monitoring
and failure analysis. We propose a new test structure to measure the
capacitance value of each DRAM cell capacitor in a DRAM array. This concept has
been validated by simulation on a 0.18$\mu$m eDRAM technology.
</summary>
    <author>
      <name>L. Lopez</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">L2MP</arxiv:affiliation>
    </author>
    <author>
      <name>J. M. Portal</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">L2MP</arxiv:affiliation>
    </author>
    <author>
      <name>D. Nee</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">ST-Rousset</arxiv:affiliation>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4736v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4736v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4748v1</id>
    <updated>2007-10-25T09:49:10Z</updated>
    <published>2007-10-25T09:49:10Z</published>
    <title>Systematic Transaction Level Modeling of Embedded Systems with SystemC</title>
    <summary>  This paper gives an overview of a transaction level modeling (TLM) design
flow for straightforward embedded system design with SystemC. The goal is to
systematically develop both application-specific HW and SW components of an
embedded system using the TLM approach, thus allowing for fast communication
architecture exploration, rapid prototyping and early embedded SW development.
To this end, we specify the lightweight transaction-based communication
protocol SHIP and present a methodology for automatic mapping of the
communication part of a system to a given architecture, including HW/SW
interfaces.
</summary>
    <author>
      <name>Wolfgang Klingauf</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4748v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4748v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4754v1</id>
    <updated>2007-10-25T09:52:56Z</updated>
    <published>2007-10-25T09:52:56Z</published>
    <title>Design of a Virtual Component Neutral Network-on-Chip Transaction Layer</title>
    <summary>  Research studies have demonstrated the feasibility and advantages of
Network-on-Chip (NoC) over traditional bus-based architectures but have not
focused on compatibility communication standards. This paper describes a number
of issues faced when designing a VC-neutral NoC, i.e. compatible with standards
such as AHB 2.0, AXI, VCI, OCP, and various other proprietary protocols, and
how a layered approach to communication helps solve these issues.
</summary>
    <author>
      <name>Philippe Martin</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4754v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4754v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4761v1</id>
    <updated>2007-10-25T09:55:04Z</updated>
    <published>2007-10-25T09:55:04Z</published>
    <title>Low-Cost Multi-Gigahertz Test Systems Using CMOS FPGAs and PECL</title>
    <summary>  This paper describes two research projects that develop new low-cost
techniques for testing devices with multiple high-speed (2 to 5 Gbps) signals.
Each project uses commercially available components to keep costs low, yet
achieves performance characteristics comparable to (and in some ways exceeding)
more expensive ATE. A common CMOS FPGA-based logic core provides flexibility,
adaptability, and communication with controlling computers while customized
positive emitter-coupled logic (PECL) achieves multi-gigahertz data rates with
about $\pm$25ps timing accuracy.
</summary>
    <author>
      <name>D. C. Keezer</name>
    </author>
    <author>
      <name>C. Gray</name>
    </author>
    <author>
      <name>A. Majid</name>
    </author>
    <author>
      <name>N. Taher</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4761v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4761v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4762v1</id>
    <updated>2007-10-25T09:55:21Z</updated>
    <published>2007-10-25T09:55:21Z</published>
    <title>Area-Efficient Selective Multi-Threshold CMOS Design Methodology for
  Standby Leakage Power Reduction</title>
    <summary>  This paper presents a design flow for an improved selective
multi-threshold(Selective-MT) circuit. The Selective-MT circuit is improved so
that plural MT-cells can share one switch transistor. We propose the design
methodology from RTL(Register Transfer Level) to final layout with optimizing
switch transistor structure.
</summary>
    <author>
      <name>Takeshi Kitahara</name>
    </author>
    <author>
      <name>Naoyuki Kawabe</name>
    </author>
    <author>
      <name>Fimihiro Minami</name>
    </author>
    <author>
      <name>Katsuhiro Seta</name>
    </author>
    <author>
      <name>Toshiyuki Furusawa</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4762v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4762v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4763v1</id>
    <updated>2007-10-25T09:55:27Z</updated>
    <published>2007-10-25T09:55:27Z</published>
    <title>Logic Design for On-Chip Test Clock Generation - Implementation Details
  and Impact on Delay Test Quality</title>
    <summary>  This paper addresses delay test for SOC devices with high frequency clock
domains. A logic design for on-chip high-speed clock generation, implemented to
avoid expensive test equipment, is described in detail. Techniques for on-chip
clock generation, meant to reduce test vector count and to increase test
quality, are discussed. ATPG results for the proposed techniques are given.
</summary>
    <author>
      <name>Matthias Beck</name>
    </author>
    <author>
      <name>Olivier Barondeau</name>
    </author>
    <author>
      <name>Martin Kaibel</name>
    </author>
    <author>
      <name>Frank Poehl</name>
    </author>
    <author>
      <name>Xijiang Lin</name>
    </author>
    <author>
      <name>Ron Press</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4763v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4763v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4764v1</id>
    <updated>2007-10-25T09:55:48Z</updated>
    <published>2007-10-25T09:55:48Z</published>
    <title>Hotspot Prevention Through Runtime Reconfiguration in Network-On-Chip</title>
    <summary>  Many existing thermal management techniques focus on reducing the overall
power consumption of the chip, and do not address location-specific temperature
problems referred to as hotspots. We propose the use of dynamic runtime
reconfiguration to shift the hotspot-inducing computation periodically and make
the thermal profile more uniform. Our analysis shows that dynamic
reconfiguration is an effective technique in reducing hotspots for NoCs.
</summary>
    <author>
      <name>G. M. Link</name>
    </author>
    <author>
      <name>N. Vijaykrishnan</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4764v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4764v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4814v1</id>
    <updated>2007-10-25T12:01:15Z</updated>
    <published>2007-10-25T12:01:15Z</published>
    <title>picoArray Technology: The Tool's Story</title>
    <summary>  This paper briefly describes the picoArray? architecture, and in particular
the deterministic internal communication fabric. The methods that have been
developed for debugging and verifying systems using devices from the picoArray
family are explained. In order to maximize the computational ability of these
devices, hardware debugging support has been kept to a minimum and the methods
and tools developed to take this into account.
</summary>
    <author>
      <name>Andrew Duller</name>
    </author>
    <author>
      <name>Daniel Towner</name>
    </author>
    <author>
      <name>Gajinder Panesar</name>
    </author>
    <author>
      <name>Alan Gray</name>
    </author>
    <author>
      <name>Will Robbins</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe | Designers'Forum -
  DATE'05, Munich : Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4814v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4814v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4824v1</id>
    <updated>2007-10-25T12:04:43Z</updated>
    <published>2007-10-25T12:04:43Z</published>
    <title>FPGA based Agile Algorithm-On-Demand Co-Processor</title>
    <summary>  With growing computational needs of many real-world applications, frequently
changing specifications of standards, and the high design and NRE costs of
ASICs, an algorithm-agile FPGA based co-processor has become a viable
alternative. In this article, we report about the general design of an
algorith-agile co-processor and the proof-of-concept implementation.
</summary>
    <author>
      <name>R. Pradeep</name>
    </author>
    <author>
      <name>S. Vinay</name>
    </author>
    <author>
      <name>Sanjay Burman</name>
    </author>
    <author>
      <name>V. Kamakoti</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe | Designers'Forum -
  DATE'05, Munich : Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4824v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4824v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4825v1</id>
    <updated>2007-10-25T12:05:33Z</updated>
    <published>2007-10-25T12:05:33Z</published>
    <title>Meeting the Embedded Design Needs of Automotive Applications</title>
    <summary>  The importance of embedded systems in driving innovation in automotive
applications continues to grow. Understanding the specific needs of developers
targeting this market is also helping to drive innovation in RISC core design.
This paper describes how a RISC instruction set architecture has evolved to
better meet those needs, and the key implementation features in two very
different RISC cores are used to demonstrate the challenges of designing for
real-time automotive systems.
</summary>
    <author>
      <name>Wayne Lyons</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe | Designers'Forum -
  DATE'05, Munich : Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4825v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4825v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4845v1</id>
    <updated>2007-10-25T12:21:19Z</updated>
    <published>2007-10-25T12:21:19Z</published>
    <title>Evaluation of SystemC Modelling of Reconfigurable Embedded Systems</title>
    <summary>  This paper evaluates the use of pin and cycle accurate SystemC models for
embedded system design exploration and early software development. The target
system is MicroBlaze VanillaNet Platform running MicroBlaze uClinux operating
system. The paper compares Register Transfer Level (RTL) Hardware Description
Language (HDL) simulation speed to the simulation speed of several different
SystemC models. It is shown that simulation speed of pin and cycle accurate
models can go up to 150 kHz, compared to 100 Hz range of HDL simulation.
Furthermore, utilising techniques that temporarily compromise cycle accuracy,
effective simulation speed of up to 500 kHz can be obtained.
</summary>
    <author>
      <name>Tero Rissa</name>
    </author>
    <author>
      <name>Adam Donlin</name>
    </author>
    <author>
      <name>Wayne Luk</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe | Designers'Forum -
  DATE'05, Munich : Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4845v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4845v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4850v1</id>
    <updated>2007-10-25T12:24:59Z</updated>
    <published>2007-10-25T12:24:59Z</published>
    <title>Hardware Support for QoS-based Function Allocation in Reconfigurable
  Systems</title>
    <summary>  This contribution presents a new approach for allocating suitable
function-implementation variants depending on given quality-of-service
function-requirements for run-time reconfigurable multi-device systems. Our
approach adapts methodologies from the domain of knowledge-based systems which
can be used for doing run-time hardware/software resource usage optimizations.
</summary>
    <author>
      <name>Michael Ullmann</name>
    </author>
    <author>
      <name>Wansheng Jin</name>
    </author>
    <author>
      <name>Jurgen Becker</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe | Designers'Forum -
  DATE'05, Munich : Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4850v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4850v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0711.2383v1</id>
    <updated>2007-11-15T11:55:30Z</updated>
    <published>2007-11-15T11:55:30Z</published>
    <title>Decoding the Golden Code: a VLSI design</title>
    <summary>  The recently proposed Golden code is an optimal space-time block code for 2 X
2 multiple-input multiple-output (MIMO) systems. The aim of this work is the
design of a VLSI decoder for a MIMO system coded with the Golden code. The
architecture is based on a rearrangement of the sphere decoding algorithm that
achieves maximum-likelihood (ML) decoding performance. Compared to other
approaces, the proposed solution exhibits an inherent flexibility in terms of
modulation schemes QAM modulation size and this makes our architecture
particularly suitable for adaptive modulation schemes.
</summary>
    <author>
      <name>Barbara Cerato</name>
    </author>
    <author>
      <name>Guido Masera</name>
    </author>
    <author>
      <name>Emanuele Viterbo</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">25 pages, 10 figures</arxiv:comment>
    <link href="http://arxiv.org/abs/0711.2383v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0711.2383v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="B.7.1" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0801.2201v1</id>
    <updated>2008-01-15T15:44:28Z</updated>
    <published>2008-01-15T15:44:28Z</published>
    <title>Policies of System Level Pipeline Modeling</title>
    <summary>  Pipelining is a well understood and often used implementation technique for
increasing the performance of a hardware system. We develop several SystemC/C++
modeling techniques that allow us to quickly model, simulate, and evaluate
pipelines. We employ a small domain specific language (DSL) based on resource
usage patterns that automates the drudgery of boilerplate code needed to
configure connectivity in simulation models. The DSL is embedded directly in
the host modeling language SystemC/C++. Additionally we develop several
techniques for parameterizing a pipeline's behavior based on policies of
function, communication, and timing (performance modeling).
</summary>
    <author>
      <name>Ed Harcourt</name>
    </author>
    <link href="http://arxiv.org/abs/0801.2201v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0801.2201v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.PL" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0802.3441v1</id>
    <updated>2008-02-23T13:11:13Z</updated>
    <published>2008-02-23T13:11:13Z</published>
    <title>Efficient implementation of GALS systems over commercial synchronous
  FPGAs: a new approach</title>
    <summary>  The new vision presented is aimed to overcome the logic overhead issues that
previous works exhibit when applying GALS techniques to programmable logic
devices. The proposed new view relies in a 2-phase, bundled data parity based
protocol for data transfer and clock generation tasks. The ability of the
introduced methodology for smart real-time delay selection allows the
implementation of a variety of new methodologies for electromagnetic
interference mitigation and device environment changes adaptation.
</summary>
    <author>
      <name>Javier D. Garcia-Lasheras</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">English version of the paper presented in the Spanish Workshop on
  Reconfigurable Computing and Applications, Zaragoza (2007)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">"Implementacion eficiente de sistemas GALS sobre FPGAs", Jornadas
  de Computacion Reconfigurable y Aplicaciones (JCRA'07), Zaragoza (2007)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0802.3441v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0802.3441v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="B.6.1; B.7.1" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0808.2602v2</id>
    <updated>2008-08-20T21:16:55Z</updated>
    <published>2008-08-19T14:44:05Z</published>
    <title>Easily testable logical networks based on a 'widened long flip-flop'</title>
    <summary>  The article describes an attempt to solve at once three basic problems
arising at testing a complex digital equipment for defects: 1) the problem of
an exponential increasing of the complexity of testing the equipment with the
complexity of the equipment; 2) the problem of testing of the tester; 3) the
problem of a mutual masking of defects. The proposed solution is nothing more
than using certain limitations for connections between usual logical gates.
Arbitrary multiple stuck-at-faults are supposed as defects.
</summary>
    <author>
      <name>Nick Stukach</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">64 pages, including 35 figures and 10 tables</arxiv:comment>
    <link href="http://arxiv.org/abs/0808.2602v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0808.2602v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="B.8; C.4" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0901.4081v1</id>
    <updated>2009-01-26T19:54:27Z</updated>
    <published>2009-01-26T19:54:27Z</published>
    <title>Adaptive FPGA NoC-based Architecture for Multispectral Image Correlation</title>
    <summary>  An adaptive FPGA architecture based on the NoC (Network-on-Chip) approach is
used for the multispectral image correlation. This architecture must contain
several distance algorithms depending on the characteristics of spectral images
and the precision of the authentication. The analysis of distance algorithms is
required which bases on the algorithmic complexity, result precision, execution
time and the adaptability of the implementation. This paper presents the
comparison of these distance computation algorithms on one spectral database.
The result of a RGB algorithm implementation was discussed.
</summary>
    <author>
      <name>Linlin Zhang</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LAHC</arxiv:affiliation>
    </author>
    <author>
      <name>Anne Claire Legrand</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LAHC</arxiv:affiliation>
    </author>
    <author>
      <name>Virginie Fresse</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LAHC</arxiv:affiliation>
    </author>
    <author>
      <name>Viktor Fischer</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LAHC</arxiv:affiliation>
    </author>
    <link href="http://arxiv.org/abs/0901.4081v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0901.4081v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0906.3832v1</id>
    <updated>2009-06-20T22:56:19Z</updated>
    <published>2009-06-20T22:56:19Z</published>
    <title>Hardware Trojan by Hot Carrier Injection</title>
    <summary>  This paper discusses how hot carrier injection (HCI) can be exploited to
create a trojan that will cause hardware failures. The trojan is produced not
via additional logic circuitry but by controlled scenarios that maximize and
accelerate the HCI effect in transistors. These scenarios range from
manipulating the manufacturing process to varying the internal voltage
distribution. This new type of trojan is difficult to test due to its gradual
hardware degradation mechanism. This paper describes the HCI effect, detection
techniques and discusses the possibility for maliciously induced HCI trojans.
</summary>
    <author>
      <name>Y. Shiyanovskii</name>
    </author>
    <author>
      <name>F. Wolff</name>
    </author>
    <author>
      <name>C. Papachristou</name>
    </author>
    <author>
      <name>D. Weyer</name>
    </author>
    <author>
      <name>W. Clay</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">6 pages, 5 figures</arxiv:comment>
    <link href="http://arxiv.org/abs/0906.3832v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0906.3832v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0906.3834v1</id>
    <updated>2009-06-20T23:12:45Z</updated>
    <published>2009-06-20T23:12:45Z</published>
    <title>Exploiting Semiconductor Properties for Hardware Trojans</title>
    <summary>  This paper discusses the possible introduction of hidden reliability defects
during CMOS foundry fabrication processes that may lead to accelerated wearout
of the devices. These hidden defects or hardware Trojans can be created by
deviation from foundry design rules and processing parameters. The Trojans are
produced by exploiting time-based wearing mechanisms (HCI, NBTI, TDDB and EM)
and/or condition-based triggers (ESD, Latchup and Softerror). This class of
latent damage is difficult to test due to its gradual degradation nature. The
paper describes life-time expectancy results for various Trojan induced
scenarios. Semiconductor properties, processing and design parameters critical
for device reliability and Trojan creation are discussed.
</summary>
    <author>
      <name>Y. Shiyanovskii</name>
    </author>
    <author>
      <name>F. Wolff</name>
    </author>
    <author>
      <name>C. Papachristou</name>
    </author>
    <author>
      <name>D. Weyer</name>
    </author>
    <author>
      <name>W. Clay</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">6 pages, 1 figure</arxiv:comment>
    <link href="http://arxiv.org/abs/0906.3834v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0906.3834v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0909.1876v1</id>
    <updated>2009-09-10T07:29:52Z</updated>
    <published>2009-09-10T07:29:52Z</published>
    <title>Turbo NOC: a framework for the design of Network On Chip based turbo
  decoder architectures</title>
    <summary>  This work proposes a general framework for the design and simulation of
network on chip based turbo decoder architectures. Several parameters in the
design space are investigated, namely the network topology, the parallelism
degree, the rate at which messages are sent by processing nodes over the
network and the routing strategy. The main results of this analysis are: i) the
most suited topologies to achieve high throughput with a limited complexity
overhead are generalized de-Bruijn and generalized Kautz topologies; ii)
depending on the throughput requirements different parallelism degrees, message
injection rates and routing algorithms can be used to minimize the network area
overhead.
</summary>
    <author>
      <name>Maurizio Martina</name>
    </author>
    <author>
      <name>Guido Masera</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1109/TCSI.2010.2046257</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1109/TCSI.2010.2046257" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">submitted to IEEE Trans. on Circuits and Systems I (submission date
  27 may 2009)</arxiv:comment>
    <link href="http://arxiv.org/abs/0909.1876v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0909.1876v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0910.3736v1</id>
    <updated>2009-10-20T04:01:51Z</updated>
    <published>2009-10-20T04:01:51Z</published>
    <title>A Fault-tolerant Structure for Reliable Multi-core Systems Based on
  Hardware-Software Co-design</title>
    <summary>  To cope with the soft errors and make full use of the multi-core system, this
paper gives an efficient fault-tolerant hardware and software co-designed
architecture for multi-core systems. And with a not large number of test
patterns, it will use less than 33% hardware resources compared with the
traditional hardware redundancy (TMR) and it will take less than 50% time
compared with the traditional software redundancy (time redundant).Therefore,
it will be a good choice for the fault-tolerant architecture for the future
high-reliable multi-core systems.
</summary>
    <author>
      <name>Bingbing Xia</name>
    </author>
    <author>
      <name>Fei Qiao</name>
    </author>
    <author>
      <name>Huazhong Yang</name>
    </author>
    <author>
      <name>Hui Wang</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">7 pages, 5 figures</arxiv:comment>
    <link href="http://arxiv.org/abs/0910.3736v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0910.3736v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1008.0838v1</id>
    <updated>2010-08-04T18:35:25Z</updated>
    <published>2010-08-04T18:35:25Z</published>
    <title>Associative control processor with a rigid structure</title>
    <summary>  The approach of applying associative processor for decision making problem
was proposed. It focuses on hardware implementations of fuzzy processing
systems, associativity as effective management basis of fuzzy processor. The
structural approach is being developed resulting in a quite simple and compact
parallel associative memory unit (PAMU). The memory cost and speed comparison
of processors with rigid and soft-variable structure is given. Also the example
PAMU flashing is considered.
</summary>
    <author>
      <name>Isa Magomedov</name>
    </author>
    <author>
      <name>Omar Khazamov</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">16 pages, 7 figures</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">DSTU Journal,2009,p. 445-453</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1008.0838v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1008.0838v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AI" scheme="http://arxiv.org/schemas/atom"/>
    <category term="B.2.1" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1008.3694v1</id>
    <updated>2010-08-22T11:13:34Z</updated>
    <published>2010-08-22T11:13:34Z</published>
    <title>Sorting Network for Reversible Logic Synthesis</title>
    <summary>  In this paper, we have introduced an algorithm to implement a sorting network
for reversible logic synthesis based on swapping bit strings. The algorithm
first constructs a network in terms of n*n Toffoli gates read from left to
right. The number of gates in the circuit produced by our algorithm is then
reduced by template matching and removing useless gates from the network. We
have also compared the efficiency of the proposed method with the existing
ones.
</summary>
    <author>
      <name>Md. Saiful Islam</name>
    </author>
    <author>
      <name>Md. Rafiqul Islam</name>
    </author>
    <author>
      <name>Abdullah Al Mahmud</name>
    </author>
    <author>
      <name>Muhammad Rezaul karim</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">4 pages, 8 figures, 2 tables</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">International Conference for Upcoming Engineers, Windsor
  University, Ontario, Canada, May 20-21, 2005</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1008.3694v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1008.3694v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1008.4668v1</id>
    <updated>2010-08-27T09:05:49Z</updated>
    <published>2010-08-27T09:05:49Z</published>
    <title>BSSSN: Bit String Swapping Sorting Network for Reversible Logic
  Synthesis</title>
    <summary>  In this paper, we have introduced the notion of UselessGate and
ReverseOperation. We have also given an algorithm to implement a sorting
network for reversible logic synthesis based on swapping bit strings. The
network is constructed in terms of n*n Toffoli Gates read from left to right
and it has shown that there will be no more gates than the number of swappings
the algorithm requires. The gate complexity of the network is O(n2). The number
of gates in the network can be further reduced by template reduction technique
and removing UselessGate from the network.
</summary>
    <author>
      <name>Md. Saiful Islam</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">8 pages, 11 figures, 2 tables</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Journal of Computer Science (IBAIS University), Vol. 1, No. 1, pp.
  94-99, 2007</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1008.4668v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1008.4668v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1009.2622v1</id>
    <updated>2010-09-14T10:48:56Z</updated>
    <published>2010-09-14T10:48:56Z</published>
    <title>On the Design and Analysis of Quaternary Serial and Parallel Adders</title>
    <summary>  Optimization techniques for decreasing the time and area of adder circuits
have been extensively studied for years mostly in binary logic system. In this
paper, we provide the necessary equations required to design a full adder in
quaternary logic system. We develop the equations for single-stage parallel
adder which works as a carry look-ahead adder. We also provide the design of a
logarithmic stage parallel adder which can compute the carries within log2(n)
time delay for n qudits. At last, we compare the designs and finally propose a
hybrid adder which combines the advantages of serial and parallel adder.
</summary>
    <author>
      <name>Anindya Das</name>
    </author>
    <author>
      <name>Ifat Jahangir</name>
    </author>
    <author>
      <name>Masud Hasan</name>
    </author>
    <link href="http://arxiv.org/abs/1009.2622v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1009.2622v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1104.0298v1</id>
    <updated>2011-04-02T07:14:38Z</updated>
    <published>2011-04-02T07:14:38Z</published>
    <title>High Speed Multiple Valued Logic Full Adder Using Carbon Nano Tube Field
  Effect Transistor</title>
    <summary>  High speed Full-Adder (FA) module is a critical element in designing high
performance arithmetic circuits. In this paper, we propose a new high speed
multiple-valued logic FA module. The proposed FA is constructed by 14
transistors and 3 capacitors, using carbon nano-tube field effect transistor
(CNFET) technology. Furthermore, our proposed technique has been examined in
different voltages (i.e., 0.65v and 0.9v). The observed results reveal power
consumption and power delay product (PDP) improvements compared to existing FA
counterparts
</summary>
    <author>
      <name>Ashkan Khatir</name>
    </author>
    <author>
      <name>Shaghayegh Abdolahzadegan</name>
    </author>
    <author>
      <name>Iman Mahmoudi</name>
    </author>
    <link href="http://arxiv.org/abs/1104.0298v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1104.0298v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1105.1967v1</id>
    <updated>2011-05-10T15:03:05Z</updated>
    <published>2011-05-10T15:03:05Z</published>
    <title>Algebra-Logical Repair Method for FPGA Logic Blocks</title>
    <summary>  An algebra-logical repair method for FPGA functional logic blocks on the
basis of solving the coverage problem is proposed. It is focused on
implementation into Infrastructure IP for system-on-a chip and
system-in-package. A method is designed for providing the operability of FPGA
blocks and digital system as a whole. It enables to obtain exact and optimal
solution associated with the minimum number of spares needed to repair the FPGA
logic components with multiple faults.
</summary>
    <author>
      <name>Vladimir Hahanov</name>
    </author>
    <author>
      <name>Eugenia Litvinova</name>
    </author>
    <author>
      <name>Wajeb Gharibi</name>
    </author>
    <author>
      <name>Olesya Guz</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">7 pages</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Journal of Radioelectronics and Informatics, No.2, Vol. 45, pp.
  49-56, April -- June 2009</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1105.1967v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1105.1967v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1105.1973v1</id>
    <updated>2011-05-10T15:24:49Z</updated>
    <published>2011-05-10T15:24:49Z</published>
    <title>Brain-like infrastructure for embedded SoC diagnosis</title>
    <summary>  This article describes high-speed multiprocessor architecture for the
concurrent analyzing information represented in analytic, graph- and table
forms of associative relations to search, recognize and make a decision in
n-dimensional vector discrete space. Vector-logical process models of actual
applications,for which the quality of solution is estimated by the proposed
integral non-arithmetical metric of the interaction between Boolean vectors,
are described.
</summary>
    <author>
      <name>Vladimir Hahanov</name>
    </author>
    <author>
      <name>Wajeb Gharibi</name>
    </author>
    <author>
      <name>Olesya Guz</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1109/AQTR.2010.5520841</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1109/AQTR.2010.5520841" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">5 pages</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">IEEE International Conference on Automation Quality and Testing
  Robotics (AQTR), 28-30 May 2010, Cluj-Napoca, Romania</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1105.1973v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1105.1973v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1105.2960v1</id>
    <updated>2011-05-15T19:03:25Z</updated>
    <published>2011-05-15T19:03:25Z</published>
    <title>Multi-Amdahl: Optimal Resource Sharing with Multiple Program Execution
  Segments</title>
    <summary>  This paper presents Multi-Amdahl, a resource allocation analytical tool for
heterogeneous systems. Our model includes multiple program execution segments,
where each one is accelerated by a specific hardware unit. The acceleration
speedup of the specific hardware unit is a function of a limited resource, such
as the unit area, power, or energy. Using the Lagrange theorem we discover the
optimal resource distribution between all specific units. We then illustrate
this general Multi-Amdahl technique using several examples of area and power
allocation among several cores and accelerators.
</summary>
    <author>
      <name>Tsahee Zidenberg</name>
    </author>
    <author>
      <name>Isaac Keslassy</name>
    </author>
    <author>
      <name>Uri Weiser</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Technical Report</arxiv:comment>
    <link href="http://arxiv.org/abs/1105.2960v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1105.2960v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1106.3677v1</id>
    <updated>2011-06-18T18:44:38Z</updated>
    <published>2011-06-18T18:44:38Z</published>
    <title>Pseudo-Ring Testing Schemes and Algorithms of RAM Built-In and Embedded
  Self-Testing</title>
    <summary>  Scan and ring schemes of the pseudo-ring memory selftesting are investigated.
Both schemes are based on emulation of the linear or nonlinear feedback shift
register by memory itself. Peculiarities of the pseudo-ring schemes
implementation for multi-port and embedded memories, and for register file are
described. It is shown that only small additional logic is required and allows
microcontrollers at-speed testing. Also, in this article,are given the a
posteriori values of some type of memories faults coverage when pseudo-ring
testing schemes are applied.
</summary>
    <author>
      <name>Diana Bodean</name>
    </author>
    <author>
      <name>Ghenadie Bodean</name>
    </author>
    <author>
      <name>Wajeb Gharibi</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">4 pages</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">14 th IEEE Symposium on Design and Diagnostics of Electronic
  Circuits and Systems, April 13-15, 2011, Cottbus, Germany</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1106.3677v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1106.3677v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1107.3924v1</id>
    <updated>2011-07-20T09:20:30Z</updated>
    <published>2011-07-20T09:20:30Z</published>
    <title>Reversible arithmetic logic unit</title>
    <summary>  Quantum computer requires quantum arithmetic. The sophisticated design of a
reversible arithmetic logic unit (reversible ALU) for quantum arithmetic has
been investigated in this letter. We provide explicit construction of
reversible ALU effecting basic arithmetic operations. By provided the
corresponding control unit, the proposed reversible ALU can combine the
classical arithmetic and logic operation in a reversible integrated system.
This letter provides actual evidence to prove the possibility of the
realization of reversible Programmable Logic Device (RPLD) using reversible
ALU.
</summary>
    <author>
      <name>Rigui zhou</name>
    </author>
    <author>
      <name>Yang shi</name>
    </author>
    <author>
      <name>Manqun Zhang</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">11 pages, 3 figures, 1 table</arxiv:comment>
    <link href="http://arxiv.org/abs/1107.3924v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1107.3924v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1110.1549v1</id>
    <updated>2011-10-07T14:40:51Z</updated>
    <published>2011-10-07T14:40:51Z</published>
    <title>Power comparison of CMOS and adiabatic full adder circuit</title>
    <summary>  Full adders are important components in applications such as digital signal
processors (DSP) architectures and microprocessors. Apart from the basic
addition adders also used in performing useful operations such as subtraction,
multiplication, division, address calculation, etc. In most of these systems
the adder lies in the critical path that determines the overall performance of
the system. In this paper conventional complementary metal oxide semiconductor
(CMOS) and adiabatic adder circuits are analyzed in terms of power and
transistor count using 0.18UM technology.
</summary>
    <author>
      <name>Sunil Gavaskar Reddy</name>
    </author>
    <author>
      <name>Rajendra prasad</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.5121/vlsic.2011.2306</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.5121/vlsic.2011.2306" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">11pages</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">International Journal of VLSI design &amp; Communication Systems
  (VLSICS) Vol.2, No.3, September 2011</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1110.1549v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1110.1549v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1110.3535v1</id>
    <updated>2011-10-16T22:48:56Z</updated>
    <published>2011-10-16T22:48:56Z</published>
    <title>Multi-core processors - An overview</title>
    <summary>  Microprocessors have revolutionized the world we live in and continuous
efforts are being made to manufacture not only faster chips but also smarter
ones. A number of techniques such as data level parallelism, instruction level
parallelism and hyper threading (Intel's HT) already exists which have
dramatically improved the performance of microprocessor cores. This paper
briefs on evolution of multi-core processors followed by introducing the
technology and its advantages in today's world. The paper concludes by
detailing on the challenges currently faced by multi-core processors and how
the industry is trying to address these issues.
</summary>
    <author>
      <name>Balaji Venu</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">6 pages, Best Literature review</arxiv:comment>
    <link href="http://arxiv.org/abs/1110.3535v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1110.3535v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1112.0727v1</id>
    <updated>2011-12-04T06:48:53Z</updated>
    <published>2011-12-04T06:48:53Z</published>
    <title>Quantum Cost Efficient Reversible BCD Adder for Nanotechnology Based
  Systems</title>
    <summary>  Reversible logic allows low power dissipating circuit design and founds its
application in cryptography, digital signal processing, quantum and optical
information processing. This paper presents a novel quantum cost efficient
reversible BCD adder for nanotechnology based systems using PFAG gate. It has
been demonstrated that the proposed design offers less hardware complexity and
requires minimum number of garbage outputs than the existing counterparts. The
remarkable property of the proposed designs is that its quantum realization is
given in NMR technology.
</summary>
    <author>
      <name>Md. Saiful Islam</name>
    </author>
    <author>
      <name>Mohd. Zulfiquar Hafiz</name>
    </author>
    <author>
      <name>Zerina Begum</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">4 pages, 12 figures, 1 table, submitted to IJCEE for possible
  publication</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">International Journal of Computer and Electrical Engineering,
  Vol.4, No.1, pp. 10-13, February 2012</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1112.0727v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1112.0727v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1201.0954v1</id>
    <updated>2012-01-04T18:21:06Z</updated>
    <published>2012-01-04T18:21:06Z</published>
    <title>Information Analysis Infrastructure for Diagnosis</title>
    <summary>  A high-speed multiprocessor architecture for brain-like analyzing information
represented in analytic, graph- and table forms of associative relations to
search, recognize and make a decision in n-dimensional vector discrete space is
offered. Vector-logical process models of actual applications, where the
quality of solution is estimated by the proposed integral non-arithmetical
metric of the interaction between binary vectors, are described. The
theoretical proof of the metric for a vector logical space and the quality
criteria for estimating solutions is created.
</summary>
    <author>
      <name>Vladimir Hahanov</name>
    </author>
    <author>
      <name>Wajeb Gharibi</name>
    </author>
    <author>
      <name>Eugenia Litvinova</name>
    </author>
    <author>
      <name>Svetlana Chumachenko</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">15 pages; INFORMATION: An International Interdisciplinary Journal,
  Vol. 14, No. 7, July 2011. Tokyo. arXiv admin note: substantial text overlap
  with arXiv:1105.1973</arxiv:comment>
    <link href="http://arxiv.org/abs/1201.0954v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1201.0954v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1201.2542v1</id>
    <updated>2012-01-12T12:23:33Z</updated>
    <published>2012-01-12T12:23:33Z</published>
    <title>An efficient FPGA implementation of MRI image filtering and tumor
  characterization using Xilinx system generator</title>
    <summary>  This paper presents an efficient architecture for various image filtering
algorithms and tumor characterization using Xilinx System Generator (XSG). This
architecture offers an alternative through a graphical user interface that
combines MATLAB, Simulink and XSG and explores important aspects concerned to
hardware implementation. Performance of this architecture implemented in
SPARTAN-3E Starter kit (XC3S500E-FG320) exceeds those of similar or greater
resources architectures. The proposed architecture reduces the resources
available on target device by 50%.
</summary>
    <author>
      <name>S. Allin Christe</name>
    </author>
    <author>
      <name>M. Vignesh</name>
    </author>
    <author>
      <name>A. Kandaswamy</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">15 pages,14 figures,2 tables</arxiv:comment>
    <link href="http://arxiv.org/abs/1201.2542v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1201.2542v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.CV" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1203.0787v1</id>
    <updated>2012-03-04T23:43:07Z</updated>
    <published>2012-03-04T23:43:07Z</published>
    <title>A handy systematic method for data hazards detection in an instruction
  set of a pipelined microprocessor</title>
    <summary>  It is intended in this document to introduce a handy systematic method for
enumerating all possible data dependency cases that could occur between any two
instructions that might happen to be processed at the same time at different
stages of the pipeline. Given instructions of the instruction set, specific
information about operands of each instruction and when an instruction reads or
writes data, the method could be used to enumerate all possible data hazard
cases and to determine whether forwarding or stalling is suitable for resolving
each case.
</summary>
    <author>
      <name>Ahmed M. Mahran</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">7 pages, 10 figures, 9 tables</arxiv:comment>
    <link href="http://arxiv.org/abs/1203.0787v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1203.0787v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1210.6338v1</id>
    <updated>2012-10-22T15:11:08Z</updated>
    <published>2012-10-22T15:11:08Z</published>
    <title>A Ternary Digital to Analog Converter with High Power Output and 170-dB
  Dynamic Range</title>
    <summary>  A prototype of a very high dynamic range 32-bits Digital to Analog Converter
(DAC) was designed and built for the purpose of direct auditory stimulus
generation. It provides signals from less than 100 nV up to 50 Watts peak power
output, driving a 32-Ohms earphone or speaker. The use of ternary cells makes
possible a 170 dB dynamic range that is basically limited by thermal noise
only.
</summary>
    <author>
      <name>Guido Stolfi</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">University of Sao Paulo</arxiv:affiliation>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">4 pages, 10 figures</arxiv:comment>
    <link href="http://arxiv.org/abs/1210.6338v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1210.6338v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="94C99" scheme="http://arxiv.org/schemas/atom"/>
    <category term="B.4.2" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1302.4464v1</id>
    <updated>2013-02-18T21:24:22Z</updated>
    <published>2013-02-18T21:24:22Z</published>
    <title>Dynamic Power Reduction in a Novel CMOS 5T-SRAM for Low-Power SoC</title>
    <summary>  This paper addresses a novel five-transistor (5T) CMOS SRAM design with high
performance and reliability in 65nm CMOS, and illustrates how it reduces the
dynamic power consumption in comparison with the conventional and low-power 6T
SRAM counterparts. This design can be used as cache memory in processors and
low-power portable devices. The proposed SRAM cell features ~13% area reduction
compared to a conventional 6T cell, and features a unique bit-line and negative
supply voltage biasing methodology and ground control architecture to enhance
performance, and suppress standby leakage power.
</summary>
    <author>
      <name>Hooman Jarollahi</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">EIT</arxiv:affiliation>
    </author>
    <author>
      <name>Richard F. Hobson</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">7 pages, CDES'10 - The 2010 International Conference on Computer
  Design</arxiv:comment>
    <link href="http://arxiv.org/abs/1302.4464v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1302.4464v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.ET" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1302.6515v2</id>
    <updated>2013-04-09T15:39:24Z</updated>
    <published>2013-02-26T17:48:12Z</published>
    <title>Hybrid Crossbar Architecture for a Memristor Based Memory</title>
    <summary>  This paper describes a new memristor crossbar architecture that is proposed
for use in a high density cache design. This design has less than 10% of the
write energy consumption than a simple memristor crossbar. Also, it has up to 4
times the bit density of an STT-MRAM system and up to 11 times the bit density
of an SRAM architecture. The proposed architecture is analyzed using a detailed
SPICE analysis that accounts for the resistance of the wires in the memristor
structure. Additionally, the memristor model used in this work has been matched
to specific device characterization data to provide accurate results in terms
of energy, area, and timing.
</summary>
    <author>
      <name>Chris Yakopcic</name>
    </author>
    <author>
      <name>Tarek M. Taha</name>
    </author>
    <link href="http://arxiv.org/abs/1302.6515v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1302.6515v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1304.5081v1</id>
    <updated>2013-04-18T11:00:50Z</updated>
    <published>2013-04-18T11:00:50Z</published>
    <title>Open Tiled Manycore System-on-Chip</title>
    <summary>  Manycore System-on-Chip include an increasing amount of processing elements
and have become an important research topic for improvements of both hardware
and software. While research can be conducted using system simulators,
prototyping requires a variety of components and is very time consuming. With
the Open Tiled Manycore System-on-Chip (OpTiMSoC) we aim at building such an
environment for use in our and other research projects as prototyping platform.
  This paper describes the project goals and aspects of OpTiMSoC and summarizes
the current status and ideas.
</summary>
    <author>
      <name>Stefan Wallentowitz</name>
    </author>
    <author>
      <name>Philipp Wagner</name>
    </author>
    <author>
      <name>Michael Tempelmeier</name>
    </author>
    <author>
      <name>Thomas Wild</name>
    </author>
    <author>
      <name>Andreas Herkersdorf</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">7 pages, 2 figures</arxiv:comment>
    <link href="http://arxiv.org/abs/1304.5081v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1304.5081v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1306.3109v2</id>
    <updated>2013-11-08T09:38:43Z</updated>
    <published>2013-06-13T14:02:13Z</published>
    <title>Computer Architecture with Associative Processor Replacing Last Level
  Cache and SIMD Accelerator</title>
    <summary>  This study presents a novel computer architecture where a last level cache
and a SIMD accelerator are replaced by an Associative Processor. Associative
Processor combines data storage and data processing and provides parallel
computational capabilities and data memory at the same time. An analytic
performance model of the new computer architecture is introduced. Comparative
analysis supported by simulation shows that this novel architecture may
outperform a conventional architecture comprising a SIMD coprocessor and a
shared last level cache while consuming less power.
</summary>
    <author>
      <name>Leonid Yavits</name>
    </author>
    <author>
      <name>Amir Morad</name>
    </author>
    <author>
      <name>Ran Ginosar</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">This paper has been withdrawn by the author due to a crucial error in
  equation 10</arxiv:comment>
    <link href="http://arxiv.org/abs/1306.3109v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1306.3109v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1306.5501v1</id>
    <updated>2013-06-24T02:50:32Z</updated>
    <published>2013-06-24T02:50:32Z</published>
    <title>A Wrapper of PCI Express with FIFO Interfaces based on FPGA</title>
    <summary>  This paper proposes a PCI Express (PCIE) Wrapper core named PWrapper with
FIFO interfaces. Compared with other PCIE solutions, PWrapper has several
advantages such as flexibility, isolation of clock domain, etc. PWrapper is
implemented and verified on Vertex -5-FX70T which is a development board
provided by Xilinx Inc. Architecture of PWrapper and design of two key modules
are illustrated, which timing optimization methods have been adopted. Then we
explained the advantages and challenges of on-chip interfaces technology based
on FIFOs. The verification results show that PWrapper can achieve the speed of
1.8Gbps (Giga bits per second).
</summary>
    <author>
      <name>Hu Li</name>
    </author>
    <author>
      <name>Yuan`an Liu</name>
    </author>
    <author>
      <name>Dongming Yuan</name>
    </author>
    <author>
      <name>Hefei Hu</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">5 pages, 8 figures</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Proceedings of the 2012 International Conference on Industrial
  Control and Electronics Engineering, ICICEE 2012</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1306.5501v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1306.5501v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1307.3853v1</id>
    <updated>2013-07-15T08:44:19Z</updated>
    <published>2013-07-15T08:44:19Z</published>
    <title>Thermal analysis of 3D associative processor</title>
    <summary>  Thermal density and hot spots limit three-dimensional (3D) implementation of
massively-parallel SIMD processors and prohibit stacking DRAM dies above them.
This study proposes replacing SIMD by an Associative Processor (AP). AP
exhibits close to uniform thermal distribution with reduced hot spots.
Additionally, AP may outperform SIMD processor when the data set size is
sufficiently large, while dissipating less power. Comparative performance and
thermal analysis supported by simulation confirm that AP might be preferable
over SIMD for 3D implementation of large scale massively parallel processing
engines combined with 3D DRAM integration.
</summary>
    <author>
      <name>Leonid Yavits</name>
    </author>
    <author>
      <name>Amir Morad</name>
    </author>
    <author>
      <name>Ran Ginosar</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">arXiv admin note: text overlap with arXiv:1306.3109</arxiv:comment>
    <link href="http://arxiv.org/abs/1307.3853v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1307.3853v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1307.7154v2</id>
    <updated>2013-12-09T23:38:49Z</updated>
    <published>2013-07-26T20:07:04Z</published>
    <title>Fast Polar Decoders: Algorithm and Implementation</title>
    <summary>  Polar codes provably achieve the symmetric capacity of a memoryless channel
while having an explicit construction. This work aims to increase the
throughput of polar decoder hardware by an order of magnitude relative to the
state of the art successive-cancellation decoder. We present an algorithm,
architecture, and FPGA implementation of a gigabit-per-second polar decoder.
</summary>
    <author>
      <name>Gabi Sarkis</name>
    </author>
    <author>
      <name>Pascal Giard</name>
    </author>
    <author>
      <name>Alexander Vardy</name>
    </author>
    <author>
      <name>Claude Thibeault</name>
    </author>
    <author>
      <name>Warren J. Gross</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1109/JSAC.2014.140514</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1109/JSAC.2014.140514" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted to the IEEE Journal on Selected Areas in Communications
  (JSAC) on May 15th, 2013. 11 pages, 7 figures, 6 tables</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">IEEE Journal on Selected Areas in Communications, vol. 32, no. 5,
  May 2014, pp. 946-957</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1307.7154v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1307.7154v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.IT" scheme="http://arxiv.org/schemas/atom"/>
    <category term="math.IT" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1307.8319v1</id>
    <updated>2013-07-31T13:40:40Z</updated>
    <published>2013-07-31T13:40:40Z</published>
    <title>Allocating the chains of consecutive additions for optimal fixed-point
  data path synthesis</title>
    <summary>  Minimization of computational errors in the fixed-point data path is often
difficult task. Many signal processing algorithms use chains of consecutive
additions. The analyzing technique that can be applied to fixed-point data path
synthesis has been proposed. This technique takes advantage of allocating the
chains of consecutive additions in order to predict growing width of the data
path and minimize the design complexity and computational errors.
</summary>
    <author>
      <name>Ilya Y. Zhbannikov</name>
    </author>
    <author>
      <name>Gregory W. Donohoe</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1109/MWSCAS.2012.6292184</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1109/MWSCAS.2012.6292184" rel="related"/>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">2012 IEEE 55th International Midwest Symposium on Circuits and
  Systems (MWSCAS)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1307.8319v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1307.8319v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1307.8401v1</id>
    <updated>2013-07-31T17:45:54Z</updated>
    <published>2013-07-31T17:45:54Z</published>
    <title>FpSynt: a fixed-point datapath synthesis tool for embedded systems</title>
    <summary>  Digital mobile systems must function with low power, small size and weight,
and low cost. High-performance desktop microprocessors, with built-in floating
point hardware, are not suitable in these cases. For embedded systems, it can
be advantageous to implement these calculations with fixed point arithmetic
instead. We present an automated fixed-point data path synthesis tool FpSynt
for designing embedded applications in fixed-point domain with sufficient
accuracy for most applications. FpSynt is available under the GNU General
Public License from the following GitHub repository:
http://github.com/izhbannikov/FPSYNT
</summary>
    <author>
      <name>Ilya Y. Zhbannikov</name>
    </author>
    <author>
      <name>Gregory W. Donohoe</name>
    </author>
    <link href="http://arxiv.org/abs/1307.8401v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1307.8401v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1308.0840v1</id>
    <updated>2013-08-04T19:06:44Z</updated>
    <published>2013-08-04T19:06:44Z</published>
    <title>Designing Parity Preserving Reversible Circuits</title>
    <summary>  Making a reversible circuit fault-tolerant is much more difficult than
classical circuit and there have been only a few works in the area of
parity-preserving reversible logic design. Moreover, all of these designs are
ad hoc, based on some pre-defined parity preserving reversible gates as
building blocks. In this paper, we for the first time propose a novel and
systematic approach towards parity preserving reversible circuits design. We
provide some related theoretical results and give two algorithms, one from
reversible specification to parity preserving reversible specification and
another from irreversible specification to parity preserving reversible
specification. We also evaluate the effectiveness of our approach by extensive
experimental results.
</summary>
    <author>
      <name>Goutam Paul</name>
    </author>
    <author>
      <name>Anupam Chattopadhyay</name>
    </author>
    <author>
      <name>Chander Chandak</name>
    </author>
    <link href="http://arxiv.org/abs/1308.0840v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1308.0840v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.ET" scheme="http://arxiv.org/schemas/atom"/>
    <category term="94C10, 81P68" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1309.3685v1</id>
    <updated>2013-09-14T16:43:05Z</updated>
    <published>2013-09-14T16:43:05Z</published>
    <title>On the Performance Potential of Speculative Execution based on Branch
  and Value Prediction</title>
    <summary>  Fluid Stochastic Petri Nets are used to capture the dynamic behavior of an
ILP processor, and discrete-event simulation is applied to assess the
performance potential of predictions and speculative execution in boosting the
performance of ILP processors that fetch, issue, execute and commit a large
number of instructions per cycle.
</summary>
    <author>
      <name>Pece Mitrevski</name>
    </author>
    <author>
      <name>Marjan Gusev</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.2298/FUEE0301083M</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.2298/FUEE0301083M" rel="related"/>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">International Scientific Journal Facta Universitatis, Series:
  Electronics and Energetics, Vol. 16, No. 1, ISSN: 0353-3670, pp. 83-91, 2003</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1309.3685v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1309.3685v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1309.5507v1</id>
    <updated>2013-09-21T17:50:09Z</updated>
    <published>2013-09-21T17:50:09Z</published>
    <title>Microgrid - The microthreaded many-core architecture</title>
    <summary>  Traditional processors use the von Neumann execution model, some other
processors in the past have used the dataflow execution model. A combination of
von Neuman model and dataflow model is also tried in the past and the resultant
model is referred as hybrid dataflow execution model. We describe a hybrid
dataflow model known as the microthreading. It provides constructs for
creation, synchronization and communication between threads in an intermediate
language. The microthreading model is an abstract programming and machine model
for many-core architecture. A particular instance of this model is named as the
microthreaded architecture or the Microgrid. This architecture implements all
the concurrency constructs of the microthreading model in the hardware with the
management of these constructs in the hardware.
</summary>
    <author>
      <name>Irfan Uddin</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">30 pages, 16 figures</arxiv:comment>
    <link href="http://arxiv.org/abs/1309.5507v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1309.5507v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1309.7818v1</id>
    <updated>2013-09-30T12:20:47Z</updated>
    <published>2013-09-30T12:20:47Z</published>
    <title>Partial Sums Generation Architecture for Successive Cancellation
  Decoding of Polar Codes</title>
    <summary>  Polar codes are a new family of error correction codes for which efficient
hardware architectures have to be defined for the encoder and the decoder.
Polar codes are decoded using the successive cancellation decoding algorithm
that includes partial sums computations. We take advantage of the recursive
structure of polar codes to introduce an efficient partial sums computation
unit that can also implements the encoder. The proposed architecture is
synthesized for several codelengths in 65nm ASIC technology. The area of the
resulting design is reduced up to 26% and the maximum working frequency is
improved by ~25%.
</summary>
    <author>
      <name>Guillaume Berhault</name>
    </author>
    <author>
      <name>Camille Leroux</name>
    </author>
    <author>
      <name>Christophe Jego</name>
    </author>
    <author>
      <name>Dominique Dallet</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1109/SiPS.2013.6674541</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1109/SiPS.2013.6674541" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted to IEEE Workshop on Signal Processing Systems (SiPS)(26
  April 2012). Accepted (28 June 2013)</arxiv:comment>
    <link href="http://arxiv.org/abs/1309.7818v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1309.7818v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1310.0100v1</id>
    <updated>2013-10-01T00:06:15Z</updated>
    <published>2013-10-01T00:06:15Z</published>
    <title>Technical report: Functional Constraint Extraction From Register
  Transfer Level for ATPG</title>
    <summary>  We proposed in "Functional Constraint Extraction From Register Transfer Level
for ATPG" that is currently submitted to TVLSI, an automatic functional
constraint extractor that can be applied on the RT level. These functional
constraints are used to generate pseudo functional test patterns with ATPG
tools. The patterns are then used to improve the verification process. This
technical report complements the work proposed as it contains the
implementation details of the proposed methodology and shows the detailed
intermediate and final results of the application of this methodology on a
concrete example.
</summary>
    <author>
      <name>Christelle Hobeika</name>
    </author>
    <author>
      <name>Claude Thibeault</name>
    </author>
    <author>
      <name>Jean-François Boland</name>
    </author>
    <link href="http://arxiv.org/abs/1310.0100v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1310.0100v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1310.7792v1</id>
    <updated>2013-10-29T13:03:38Z</updated>
    <published>2013-10-29T13:03:38Z</published>
    <title>Evaluating Cache Coherent Shared Virtual Memory for Heterogeneous
  Multicore Chips</title>
    <summary>  The trend in industry is towards heterogeneous multicore processors (HMCs),
including chips with CPUs and massively-threaded throughput-oriented processors
(MTTOPs) such as GPUs. Although current homogeneous chips tightly couple the
cores with cache-coherent shared virtual memory (CCSVM), this is not the
communication paradigm used by any current HMC. In this paper, we present a
CCSVM design for a CPU/MTTOP chip, as well as an extension of the pthreads
programming model, called xthreads, for programming this HMC. Our goal is to
evaluate the potential performance benefits of tightly coupling heterogeneous
cores with CCSVM.
</summary>
    <author>
      <name>Blake A. Hechtman</name>
    </author>
    <author>
      <name>Daniel J. Sorin</name>
    </author>
    <link href="http://arxiv.org/abs/1310.7792v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1310.7792v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1311.0170v1</id>
    <updated>2013-11-01T12:52:59Z</updated>
    <published>2013-11-01T12:52:59Z</published>
    <title>A Technique for Efficiently Managing SRAM-NVM Hybrid Cache</title>
    <summary>  In this paper, we present a SRAM-PCM hybrid cache design, along with a cache
replacement policy, named dead fast block (DFB) to manage the hybrid cache.
This design aims to leverage the best features of both SRAM and PCM devices.
Compared to a PCM-only cache, the hybrid cache with DFB policy provides
superior results on all relevant evaluation metrics, viz. cache lifetime,
performance and energy efficiency. Also, use of DFB policy for managing the
hybrid cache provides better results compared to LRU replacement policy on all
the evaluation metrics.
</summary>
    <author>
      <name>Sparsh Mittal</name>
    </author>
    <link href="http://arxiv.org/abs/1311.0170v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1311.0170v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1311.1667v1</id>
    <updated>2013-11-07T13:15:11Z</updated>
    <published>2013-11-07T13:15:11Z</published>
    <title>3D Cache Hierarchy Optimization</title>
    <summary>  3D integration has the potential to improve the scalability and performance
of Chip Multiprocessors (CMP). A closed form analytical solution for optimizing
3D CMP cache hierarchy is developed. It allows optimal partitioning of the
cache hierarchy levels into 3D silicon layers and optimal allocation of area
among cache hierarchy levels under constrained area and power budgets. The
optimization framework is extended by incorporating the impact of multithreaded
data sharing on the private cache miss rate. An analytical model for cache
access time as a function of cache size and a number of 3D partitions is
proposed and verified using CACTI simulation.
</summary>
    <author>
      <name>Leonid Yavits</name>
    </author>
    <author>
      <name>Amir Morad</name>
    </author>
    <author>
      <name>Ran Ginosar</name>
    </author>
    <link href="http://arxiv.org/abs/1311.1667v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1311.1667v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1401.2732v1</id>
    <updated>2014-01-13T07:19:52Z</updated>
    <published>2014-01-13T07:19:52Z</published>
    <title>Fault Detection for RC4 Algorithm and its Implementation on FPGA
  Platform</title>
    <summary>  In hardware implementation of a cryptographic algorithm, one may achieve
leakage of secret information by creating scopes to introduce controlled faulty
bit(s) even though the algorithm is mathematically a secured one. The technique
is very effective in respect of crypto processors embedded in smart cards. In
this paper few fault detecting architectures for RC4 algorithm are designed and
implemented on Virtex5(ML505, LX110t) FPGA board. The results indicate that the
proposed architectures can handle most of the faults without loss of throughput
consuming marginally additional hardware and power.
</summary>
    <author>
      <name>Rourab Paul</name>
    </author>
    <author>
      <name>Amlan Chakrabarti</name>
    </author>
    <author>
      <name>Ranjan Ghosh</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Published Book Title: Elsevier Science and Technology, ICCN 2013,
  Bangalore, Page(s): 224 - 232, Volume 3, DOI-03.elsevierst.2013.3.ICCN25,
  ISBN :9789351071044</arxiv:comment>
    <link href="http://arxiv.org/abs/1401.2732v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1401.2732v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1401.4891v1</id>
    <updated>2014-01-20T13:20:58Z</updated>
    <published>2014-01-20T13:20:58Z</published>
    <title>The Design of a Network-On-Chip Architecture Based On An Avionic
  Protocol</title>
    <summary>  When the Network-On-Chip (NoC) paradigm was introduced, many researchers have
proposed many novelistic NoC architectures, tools and design strategies. In
this paper we introduce a new approach in the field of designing
Network-On-Chip (NoC). Our inspiration came from an avionic protocol which is
the AFDX protocol. The proposed NoC architecture is a switch centric
architecture, with exclusive shortcuts between hosts and utilizes the
flexibility, the reliability and the performances offered by AFDX.
</summary>
    <author>
      <name>Ahmed Ben Achballah</name>
    </author>
    <author>
      <name>Slim Ben Saoud</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">5 pages World Symposium on Computer Applications &amp; Research WSCAR'
  2014, 18-20 January, Sousse, Tunisia</arxiv:comment>
    <link href="http://arxiv.org/abs/1401.4891v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1401.4891v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1402.2425v1</id>
    <updated>2014-02-11T10:26:20Z</updated>
    <published>2014-02-11T10:26:20Z</published>
    <title>Triple Patterning Lithography (TPL) Layout Decomposition using
  End-Cutting</title>
    <summary>  Triple patterning lithography (TPL) is one of the most promising techniques
in the 14nm logic node and beyond. However, traditional LELELE type TPL
technology suffers from native conflict and overlapping problems. Recently
LELEEC process was proposed to overcome the limitations, where the third mask
is used to generate the end-cuts. In this paper we propose the first study for
LELEEC layout decomposition. Conflict graphs and end-cut graphs are constructed
to extract all the geometrical relationships of input layout and end-cut
candidates. Based on these graphs, integer linear programming (ILP) is
formulated to minimize the conflict number and the stitch number.
</summary>
    <author>
      <name>Bei Yu</name>
    </author>
    <author>
      <name>Jhih-Rong Gao</name>
    </author>
    <author>
      <name>David Z. Pan</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1117/12.2011355</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1117/12.2011355" rel="related"/>
    <link href="http://arxiv.org/abs/1402.2425v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1402.2425v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1402.2435v1</id>
    <updated>2014-02-11T10:37:37Z</updated>
    <published>2014-02-11T10:37:37Z</published>
    <title>E-BLOW: E-Beam Lithography Overlapping aware Stencil Planning for MCC
  System</title>
    <summary>  Electron beam lithography (EBL) is a promising maskless solution for the
technology beyond 14nm logic node. To overcome its throughput limitation,
recently the traditional EBL system is extended into MCC system. %to further
improve the throughput. In this paper, we present E-BLOW, a tool to solve the
overlapping aware stencil planning (OSP) problems in MCC system. E-BLOW is
integrated with several novel speedup techniques, i.e., successive relaxation,
dynamic programming and KD-Tree based clustering, to achieve a good performance
in terms of runtime and solution quality. Experimental results show that,
compared with previous works, E-BLOW demonstrates better performance for both
conventional EBL system and MCC system.
</summary>
    <author>
      <name>Bei Yu</name>
    </author>
    <author>
      <name>Kun Yuan</name>
    </author>
    <author>
      <name>Jhih-Rong Gao</name>
    </author>
    <author>
      <name>David Z. Pan</name>
    </author>
    <link href="http://arxiv.org/abs/1402.2435v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1402.2435v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1402.2442v1</id>
    <updated>2014-02-11T11:02:42Z</updated>
    <published>2014-02-11T11:02:42Z</published>
    <title>Self-Aligned Double Patterning Friendly Configuration for Standard Cell
  Library Considering Placement</title>
    <summary>  Self-aligned double patterning (SADP) has become a promising technique to
push pattern resolution limit to sub-22nm technology node. Although SADP
provides good overlay controllability, it encounters many challenges in
physical design stages to obtain conflict-free layout decomposition. In this
paper, we study the impact on placement by different standard cell layout
decomposition strategies. We propose a SADP friendly standard cell
configuration which provides pre-coloring results for standard cells. These
configurations are brought into the placement stage to help ensure layout
decomposability and save the extra effort for solving conflicts in later
stages.
</summary>
    <author>
      <name>Jhih-Rong Gao</name>
    </author>
    <author>
      <name>Bei Yu</name>
    </author>
    <author>
      <name>Ru Huang</name>
    </author>
    <author>
      <name>David Z. Pan</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1117/12.2011660</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1117/12.2011660" rel="related"/>
    <link href="http://arxiv.org/abs/1402.2442v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1402.2442v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1402.2462v1</id>
    <updated>2014-02-11T11:57:04Z</updated>
    <published>2014-02-11T11:57:04Z</published>
    <title>Floorplanning and Topology Generation for Application-Specific
  Network-on-Chip</title>
    <summary>  Network-on-chip (NoC) architectures have been proposed as a promising
alternative to classical bus-based communication architectures. In this paper,
we propose a two phases framework to solve application-specific NoCs topology
generation problem. At floorplanning phase, we carry out partition driven
floorplanning. At post-floorplanning phase, a heuristic method and a min-cost
max-flow algorithm is used to insert switches and network interfaces. Finally,
we allocate paths to minimize power consumption. The experimental results show
our algorithm is effective for power saving.
</summary>
    <author>
      <name>Bei Yu</name>
    </author>
    <author>
      <name>Sheqin Dong</name>
    </author>
    <author>
      <name>Song Chen</name>
    </author>
    <author>
      <name>Satoshi Goto</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1109/ASPDAC.2010.5419825</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1109/ASPDAC.2010.5419825" rel="related"/>
    <link href="http://arxiv.org/abs/1402.2462v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1402.2462v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1402.2894v1</id>
    <updated>2014-02-12T16:55:10Z</updated>
    <published>2014-02-12T16:55:10Z</published>
    <title>Multi-Voltage and Level-Shifter Assignment Driven Floorplanning</title>
    <summary>  As technology scales, low power design has become a significant requirement
for SOC designers. Among the existing techniques, Multiple-Supply Voltage (MSV)
is a popular and effective method to reduce both dynamic and static power.
Besides, level shifters consume area and delay, and should be considered during
floorplanning. In this paper, we present a new floorplanning system, called
MVLSAF, to solve multi-voltage and level shifter assignment problem. We use a
convex cost network flow algorithm to assign arbitrary number of legal working
voltages and a minimum cost flow algorithm to handle level-shifter assignment.
The experimental results show MVLSAF is effective.
</summary>
    <author>
      <name>Bei Yu</name>
    </author>
    <author>
      <name>Sheqin Dong</name>
    </author>
    <author>
      <name>Statoshi Goto</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1109/ASICON.2009.5351219</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1109/ASICON.2009.5351219" rel="related"/>
    <link href="http://arxiv.org/abs/1402.2894v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1402.2894v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1402.2906v1</id>
    <updated>2014-02-12T17:34:01Z</updated>
    <published>2014-02-12T17:34:01Z</published>
    <title>TRIAD: a triple patterning lithography aware detailed router</title>
    <summary>  TPL-friendly detailed routers require a systematic approach to detect TPL
conflicts. However, the complexity of conflict graph (CG) impedes directly
detecting TPL conflicts in CG. This work proposes a token graph-embedded
conflict graph (TECG) to facilitate the TPL conflict detection while
maintaining high coloring-flexibility. We then develop a TPL aware detailed
router (TRIAD) by applying TECG to a gridless router with the TPL stitch
generation. Compared to a greedy coloring approach, experimental results
indicate that TRIAD generates no conflicts and few stitches with shorter
wirelength at the cost of 2.41x of runtime.
</summary>
    <author>
      <name>Yen-Hung Lin</name>
    </author>
    <author>
      <name>Bei Yu</name>
    </author>
    <author>
      <name>David Z. Pan</name>
    </author>
    <author>
      <name>Yih-Lang Li</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1145/2429384.2429408</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1145/2429384.2429408" rel="related"/>
    <link href="http://arxiv.org/abs/1402.2906v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1402.2906v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1402.3150v1</id>
    <updated>2014-02-13T14:32:56Z</updated>
    <published>2014-02-13T14:32:56Z</published>
    <title>Lithography Hotspot Detection and Mitigation in Nanometer VLSI</title>
    <summary>  With continued feature size scaling, even state of the art semiconductor
manufacturing processes will often run into layouts with poor printability and
yield. Identifying lithography hotspots is important at both physical
verification and early physical design stages. While detailed lithography
simulations can be very accurate, they may be too computationally expensive for
full-chip scale and physical design inner loops. Meanwhile, pattern matching
and machine learning based hotspot detection methods can provide acceptable
quality and yet fast turn-around-time for full-chip scale physical verification
and design. In this paper, we discuss some key issues and recent results on
lithography hotspot detection and mitigation in nanometer VLSI.
</summary>
    <author>
      <name>Jhih-Rong Gao</name>
    </author>
    <author>
      <name>Bei Yu</name>
    </author>
    <author>
      <name>David Z. Pan</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">ASICON 2013</arxiv:comment>
    <link href="http://arxiv.org/abs/1402.3150v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1402.3150v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1403.2785v1</id>
    <updated>2014-03-12T01:26:16Z</updated>
    <published>2014-03-12T01:26:16Z</published>
    <title>State Dependent Statistical Timing Model for Voltage Scaled Circuits</title>
    <summary>  This paper presents a novel statistical state-dependent timing model for
voltage over scaled (VoS) logic circuits that accurately and rapidly finds the
timing distribution of output bits. Using this model erroneous VoS circuits can
be represented as error-free circuits combined with an error-injector. A case
study of a two point DFT unit employing the proposed model is presented and
compared to HSPICE circuit simulation. Results show an accurate match, with
significant speedup gains.
</summary>
    <author>
      <name>Aras Pirbadian</name>
    </author>
    <author>
      <name>Muhammad S. Khairy</name>
    </author>
    <author>
      <name>Ahmed M. Eltawil</name>
    </author>
    <author>
      <name>Fadi J. Kurdahi</name>
    </author>
    <link href="http://arxiv.org/abs/1403.2785v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1403.2785v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1404.5885v1</id>
    <updated>2014-04-22T12:38:22Z</updated>
    <published>2014-04-22T12:38:22Z</published>
    <title>Hardware Efficient WiMAX Deinterleaver Capable of Address Generation for
  Random Interleaving Depths</title>
    <summary>  The variation in the prescribed modulation schemes and code rates for WiMAX
interleaver design, as defined by IEEE 802.16 standard, demands a plethora of
hardware if all the modulation schemes and code rates have to be unified into a
single electronic device. Add to this the complexities involved with the
algorithms and permutations of the WiMAX standard, invariably dependent on
floor function which is extremely hardware inefficient. This paper is an
attempt towards removing the complexities and excess hardware involvement in
the implementation of the permutations involved in Deinterleaver designs as
defined by IEEE 802.16
</summary>
    <author>
      <name>Omar Rafique</name>
    </author>
    <author>
      <name>Gangadharaiah S. L</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.14445/22315381/IJETT-V10P235</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.14445/22315381/IJETT-V10P235" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">This paper contains seven figures and four tables spreab over four
  pages</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">IJETT, V10(4),187-190 April 2014.ISSN:2231-5381</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1404.5885v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1404.5885v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1404.5929v1</id>
    <updated>2014-04-23T19:09:19Z</updated>
    <published>2014-04-23T19:09:19Z</published>
    <title>FPGA design of a cdma2000 turbo decoder</title>
    <summary>  This paper presents the FPGA hardware design of a turbo decoder for the
cdma2000 standard. The work includes a study and mathematical analysis of the
turbo decoding process, based on the MAX-Log-MAP algorithm. Results of decoding
for a packet size of two hundred fifty bits are presented, as well as an
analysis of area versus performance, and the key variables for hardware design
in turbo decoding.
</summary>
    <author>
      <name>Maribell Sacanamboy Franco</name>
    </author>
    <author>
      <name>Fabio G. Guerrero</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">In Spanish, 14 pages, 13 figures</arxiv:comment>
    <link href="http://arxiv.org/abs/1404.5929v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1404.5929v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1405.0413v1</id>
    <updated>2014-05-02T14:29:02Z</updated>
    <published>2014-05-02T14:29:02Z</published>
    <title>Multiplierless Approximate 4-point DCT VLSI Architectures for Transform
  Block Coding</title>
    <summary>  Two multiplierless algorithms are proposed for 4x4 approximate-DCT for
transform coding in digital video. Computational architectures for 1-D/2-D
realisations are implemented using Xilinx FPGA devices. CMOS synthesis at the
45 nm node indicate real-time operation at 1 GHz yielding 4x4 block rates of
125 MHz at less than 120 mW of dynamic power consumption.
</summary>
    <author>
      <name>F. M. Bayer</name>
    </author>
    <author>
      <name>R. J. Cintra</name>
    </author>
    <author>
      <name>A. Madanayake</name>
    </author>
    <author>
      <name>U. S. Potluri</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1049/el.2013.1352</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1049/el.2013.1352" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">5 pages, 1 figure, corrected Figure 1 (published paper in EL is
  incorrect)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Electronics Letters, vol. 49, no. 24, pp. 1532-1534, 2013</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1405.0413v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1405.0413v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.MM" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.NA" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1406.1565v1</id>
    <updated>2014-06-06T01:48:45Z</updated>
    <published>2014-06-06T01:48:45Z</published>
    <title>Modeling Algorithms in SystemC and ACL2</title>
    <summary>  We describe the formal language MASC, based on a subset of SystemC and
intended for modeling algorithms to be implemented in hardware. By means of a
special-purpose parser, an algorithm coded in SystemC is converted to a MASC
model for the purpose of documentation, which in turn is translated to ACL2 for
formal verification. The parser also generates a SystemC variant that is
suitable as input to a high-level synthesis tool. As an illustration of this
methodology, we describe a proof of correctness of a simple 32-bit radix-4
multiplier.
</summary>
    <author>
      <name>John W. O'Leary</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">Intel Corp.</arxiv:affiliation>
    </author>
    <author>
      <name>David M. Russinoff</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">Intel Corp</arxiv:affiliation>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.4204/EPTCS.152.12</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.4204/EPTCS.152.12" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">In Proceedings ACL2 2014, arXiv:1406.1238</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">EPTCS 152, 2014, pp. 145-162</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1406.1565v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1406.1565v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.PL" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1406.4628v1</id>
    <updated>2014-06-18T07:50:50Z</updated>
    <published>2014-06-18T07:50:50Z</published>
    <title>An Efficient Synchronous Static Memory design for Embedded System</title>
    <summary>  Custom memory organization are challenging task in the area of VLSI design.
This study aims to design high speed and low power consumption memory for
embedded system. Synchronous SRAM has been proposed and analyzed using various
simulators. Xilinx simulator simulates the Synchronous SRAM memories which can
perform efficient read/write capability for embedded systems. Xinix tool also
provide the access time that required selecting a word and reading it.
Synchronous Static RAM which has easily read /writes capability and performs
scheduled read /writes operation in efficient manner.
</summary>
    <author>
      <name>Ravi Khatwal</name>
    </author>
    <author>
      <name>Manoj Kumar Jain</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.5120/11187-6411 10.5120/11187-6411</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.5120/11187-6411" rel="related"/>
    <link title="doi" href="http://dx.doi.org/10.5120/11187-6411" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Embeddded system, International Journal of Computer
  Applications(2013)</arxiv:comment>
    <link href="http://arxiv.org/abs/1406.4628v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1406.4628v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1406.5000v1</id>
    <updated>2014-06-19T10:40:23Z</updated>
    <published>2014-06-19T10:40:23Z</published>
    <title>Application Specific Cache Simulation Analysis for Application Specific
  Instruction set Processor</title>
    <summary>  An Efficient Simulation of application specific instruction-set processors
(ASIP) is a challenging onus in the area of VLSI design. This paper
reconnoiters the possibility of use of ASIP simulators for ASIP Simulation.
This proposed study allow as the simulation of the cache memory design with
various ASIP simulators like Simple scalar and VEX. In this paper we have
implemented the memory configuration according to desire application. These
simulators performs the cache related results such as cache name, sets, cache
associativity, cache block size, cache replacement policy according to specific
application.
</summary>
    <author>
      <name>Ravi Khatwal</name>
    </author>
    <author>
      <name>Manoj Kumar Jain</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.5120/15782-4526</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.5120/15782-4526" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">ASIP simulation</arxiv:comment>
    <link href="http://arxiv.org/abs/1406.5000v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1406.5000v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1407.0147v1</id>
    <updated>2014-07-01T09:10:26Z</updated>
    <published>2014-07-01T09:10:26Z</published>
    <title>Application Specific Hardware Design Simulation for High Performance
  Embedded System</title>
    <summary>  Application specific simulation is challenging task in various real time high
performance embedded devices. In this study specific application is implemented
with the help of Xilinx. Xilinx provides SDK and XPS tools, XPS tools used for
develop complete hardware platform and SDK provides software platform for
application creation and verification. Xilinx XUP-5 board have been used and
implemented various specific Applications with hardware platform. In this study
the base instruction set with customized instructions, supported with specific
hardware resources are analyzed.
</summary>
    <author>
      <name>Ravi Khatwal</name>
    </author>
    <author>
      <name>Manoj Kumar Jain</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.5120/16834-6599</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.5120/16834-6599" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">ijca,june(2014)</arxiv:comment>
    <link href="http://arxiv.org/abs/1407.0147v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1407.0147v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1407.5173v1</id>
    <updated>2014-07-19T11:42:48Z</updated>
    <published>2014-07-19T11:42:48Z</published>
    <title>An ECG-SoC with 535nW/channel lossless data compression for wearable
  sensors</title>
    <summary>  This paper presents a low power ECG recording Sys-tem-on-Chip (SoC) with
on-chip low complexity lossless ECG compression for data reduction in
wireless/ambulatory ECG sensor devices. The proposed algorithm uses a linear
slope predictor to estimate the ECG samples, and uses a novel low complexity
dynamic coding-packaging scheme to frame the resulting estimation error into
fixed-length 16-bit format. The proposed technique achieves an average
compression ratio of 2.25x on MIT/BIH ECG database. Implemented in 0.35 {\mu}m
process, the compressor uses 0.565 K gates/channel occupying 0.4 mm2 for
4-channel, and consumes 535 nW/channel at 2.4V for ECG sampled at 512 Hz. Small
size and ultra-low power consumption makes the proposed technique suitable for
wearable ECG sensor application.
</summary>
    <author>
      <name>C. J. Deepu</name>
    </author>
    <link href="http://arxiv.org/abs/1407.5173v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1407.5173v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1408.5401v1</id>
    <updated>2014-08-21T11:57:16Z</updated>
    <published>2014-08-21T11:57:16Z</published>
    <title>A Many-Core Overlay for High-Performance Embedded Computing on FPGAs</title>
    <summary>  In this work, we propose a configurable many-core overlay for
high-performance embedded computing. The size of internal memory, supported
operations and number of ports can be configured independently for each core of
the overlay. The overlay was evaluated with matrix multiplication, LU
decomposition and Fast-Fourier Transform (FFT) on a ZYNQ-7020 FPGA platform.
The results show that using a system-level many-core overlay avoids complex
hardware design and still provides good performance results.
</summary>
    <author>
      <name>Mário Véstias</name>
    </author>
    <author>
      <name>Horácio Neto</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Presented at First International Workshop on FPGAs for Software
  Programmers (FSP 2014) (arXiv:1408.4423)</arxiv:comment>
    <link href="http://arxiv.org/abs/1408.5401v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1408.5401v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1411.2088v1</id>
    <updated>2014-11-08T05:57:42Z</updated>
    <published>2014-11-08T05:57:42Z</published>
    <title>Energy Efficient Full Adder Cell Design With Using Carbon Nanotube Field
  Effect Transistors In 32 Nanometer Technology</title>
    <summary>  Full Adder is one of the critical parts of logical and arithmetic units. So,
presenting a low power full adder cell reduces the power consumption of the
entire circuit. Also, using Nano-scale transistors, because of their unique
characteristics will save energy consumption and decrease the chip area. In
this paper we presented a low power full adder cell by using carbon nanotube
field effect transistors (CNTFETs). Simulation results were carried out using
HSPICE based on the CNTFET model in 32 nanometer technology in Different values
of temperature and VDD.
</summary>
    <author>
      <name>Ali Ghorbani</name>
    </author>
    <author>
      <name>Ghazaleh Ghorbani</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.5121/vlsic.2014.5501</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.5121/vlsic.2014.5501" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">8 pages, 6 figures, International Journal of VLSI design &amp;
  Communication Systems (VLSICS) Vol.5, No.5, October 2014</arxiv:comment>
    <link href="http://arxiv.org/abs/1411.2088v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1411.2088v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1412.6043v1</id>
    <updated>2014-12-18T20:07:22Z</updated>
    <published>2014-12-18T20:07:22Z</published>
    <title>A 237 Gbps Unrolled Hardware Polar Decoder</title>
    <summary>  In this letter we present a new architecture for a polar decoder using a
reduced complexity successive cancellation decoding algorithm. This novel
fully-unrolled, deeply-pipelined architecture is capable of achieving a coded
throughput of over 237 Gbps for a (1024,512) polar code implemented using an
FPGA. This decoder is two orders of magnitude faster than state-of-the-art
polar decoders.
</summary>
    <author>
      <name>Pascal Giard</name>
    </author>
    <author>
      <name>Gabi Sarkis</name>
    </author>
    <author>
      <name>Claude Thibeault</name>
    </author>
    <author>
      <name>Warren J. Gross</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1049/el.2014.4432</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1049/el.2014.4432" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">4 pages, 3 figures</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Electronics Lett., vol. 51, issue 10, May 2015, pp. 762-763</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1412.6043v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1412.6043v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1501.00579v1</id>
    <updated>2015-01-03T16:55:01Z</updated>
    <published>2015-01-03T16:55:01Z</published>
    <title>A Model Study of an All-Digital, Discrete-Time and Embedded Linear
  Regulator</title>
    <summary>  With an increasing number of power-states, finer- grained power management
and larger dynamic ranges of digital circuits, the integration of compact,
scalable linear-regulators embedded deep within logic blocks has become
important. While analog linear-regulators have traditionally been used in
digital ICs, the need for digitally implementable designs that can be
synthesized and embedded in digital functional units for ultra fine- grained
power management has emerged. This paper presents the circuit design and
control models of an all-digital, discrete-time linear regulator and explores
the parametric design space for transient response time and loop stability.
</summary>
    <author>
      <name>Saad Bin Nasir</name>
    </author>
    <author>
      <name>Arijit Raychowdhury</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted</arxiv:comment>
    <link href="http://arxiv.org/abs/1501.00579v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1501.00579v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1502.01237v1</id>
    <updated>2015-02-04T15:43:55Z</updated>
    <published>2015-02-04T15:43:55Z</published>
    <title>Running Identical Threads in C-Slow Retiming based Designs for
  Functional Failure Detection</title>
    <summary>  This paper shows the usage of C-Slow Retiming (CSR) in safety critical and
low power applications. CSR generates C copies of a design by reusing the given
logic resources in a time sliced fashion. When all C design copies are
stimulated with the same input values, then all C design copies should behave
the same way and will therefore create a redundant system. The paper shows that
this special method of using CSR offers great benefits when used in safety
critical and low power applications. Additional optimization techniques towards
reducing register count are shown and an on-the-fly recovery mechanism is
discussed.
</summary>
    <author>
      <name>Tobias Strauch</name>
    </author>
    <link href="http://arxiv.org/abs/1502.01237v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1502.01237v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1502.07055v1</id>
    <updated>2015-02-25T05:45:08Z</updated>
    <published>2015-02-25T05:45:08Z</published>
    <title>A Novel Architecture of Area Efficient FFT Algorithm for FPGA
  Implementation</title>
    <summary>  Fast Fourier transform (FFT) of large number of samples requires huge
hardware resources of field programmable gate arrays (FPGA), which needs more
area and power. In this paper, we present an area efficient architecture of FFT
processor that reuses the butterfly elements several times. The FFT processor
is simulated using VHDL and the results are validated on a Virtex-6 FPGA. The
proposed architecture outperforms the conventional architecture of a $N$-point
FFT processor in terms of area which is reduced by a factor of $log_N 2$ with
negligible increase in processing time.
</summary>
    <author>
      <name>Atin Mukherjee</name>
    </author>
    <author>
      <name>Amitabha Sinha</name>
    </author>
    <author>
      <name>Debesh Choudhury</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">6 pages, 10 figures; Accepted in ACM SIGARCH Computer Architecture
  News, December 2014</arxiv:comment>
    <link href="http://arxiv.org/abs/1502.07055v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1502.07055v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1502.07241v2</id>
    <updated>2015-02-26T06:00:09Z</updated>
    <published>2015-02-25T16:52:56Z</published>
    <title>Proceedings of the DATE Friday Workshop on Heterogeneous Architectures
  and Design Methods for Embedded Image Systems (HIS 2015)</title>
    <summary>  This volume contains the papers accepted at the DATE Friday Workshop on
Heterogeneous Architectures and Design Methods for Embedded Image Systems (HIS
2015), held in Grenoble, France, March 13, 2015. HIS 2015 was co-located with
the Conference on Design, Automation and Test in Europe (DATE).
</summary>
    <author>
      <name>Frank Hannig</name>
    </author>
    <author>
      <name>Dietmar Fey</name>
    </author>
    <author>
      <name>Anton Lokhmotov</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Website of the workshop: https://www12.cs.fau.de/ws/his2015/</arxiv:comment>
    <link href="http://arxiv.org/abs/1502.07241v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1502.07241v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.CV" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.DC" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1503.02354v1</id>
    <updated>2015-03-09T01:36:50Z</updated>
    <published>2015-03-09T01:36:50Z</published>
    <title>A General Scheme for Noise-Tolerant Logic Design Based on Probabilistic
  and DCVS Approaches</title>
    <summary>  In this paper, a general circuit scheme for noise-tolerant logic design based
on Markov Random Field theory and differential Cascade Voltage Switch technique
has been proposed, which is an extension of the work in [1-3], [4]. A block
with only four transistors has been successfully inserted to the original
circuit scheme from [3] and extensive simulation results show that our proposed
design can operate correctly with the input signal of 1 dB signal-noise-ratio.
When using the evaluation parameter from [5], the output value of our design
decreases by 76.5% on average than [3] which means that superior noise-immunity
could be obtained through our work.
</summary>
    <author>
      <name>Xinghua Yang</name>
    </author>
    <author>
      <name>Fei Qiao</name>
    </author>
    <author>
      <name>Qi Wei</name>
    </author>
    <author>
      <name>Huazhong Yang</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">4 pages, 10 figures</arxiv:comment>
    <link href="http://arxiv.org/abs/1503.02354v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1503.02354v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1506.03193v2</id>
    <updated>2015-08-31T17:51:47Z</updated>
    <published>2015-06-10T07:14:45Z</published>
    <title>Accelerating Non-volatile/Hybrid Processor Cache Design Space
  Exploration for Application Specific Embedded Systems</title>
    <summary>  In this article, we propose a technique to accelerate nonvolatile or hybrid
of volatile and nonvolatile processor cache design space exploration for
application specific embedded systems. Utilizing a novel cache behavior
modeling equation and a new accurate cache miss prediction mechanism, our
proposed technique can accelerate NVM or hybrid FIFO processor cache design
space exploration for SPEC CPU 2000 applications up to 249 times compared to
the conventional approach.
</summary>
    <author>
      <name>Mohammad Shihabul Haque</name>
    </author>
    <author>
      <name>Ang Li</name>
    </author>
    <author>
      <name>Akash Kumar</name>
    </author>
    <author>
      <name>Qingsong Wei</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1109/ASPDAC.2015.7059045</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1109/ASPDAC.2015.7059045" rel="related"/>
    <link href="http://arxiv.org/abs/1506.03193v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1506.03193v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1508.06832v1</id>
    <updated>2015-08-27T12:44:22Z</updated>
    <published>2015-08-27T12:44:22Z</published>
    <title>Designing Hardware/Software Systems for Embedded High-Performance
  Computing</title>
    <summary>  In this work, we propose an architecture and methodology to design
hardware/software systems for high-performance embedded computing on FPGA. The
hardware side is based on a many-core architecture whose design is generated
automatically given a set of architectural parameters. Both the architecture
and the methodology were evaluated running dense matrix multiplication and
sparse matrix-vector multiplication on a ZYNQ-7020 FPGA platform. The results
show that using a system-level design of the system avoids complex hardware
design and still provides good performance results.
</summary>
    <author>
      <name>Mário P. Véstias</name>
    </author>
    <author>
      <name>Rui Policarpo Duarte</name>
    </author>
    <author>
      <name>Horácio C. Neto</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Presented at Second International Workshop on FPGAs for Software
  Programmers (FSP 2015) (arXiv:1508.06320)</arxiv:comment>
    <link href="http://arxiv.org/abs/1508.06832v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1508.06832v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1509.03575v1</id>
    <updated>2015-09-11T16:20:07Z</updated>
    <published>2015-09-11T16:20:07Z</published>
    <title>FPGA Implementation of High Speed Baugh-Wooley Multiplier using
  Decomposition Logic</title>
    <summary>  The Baugh-Wooley algorithm is a well-known iterative algorithm for performing
multiplication in digital signal processing applications. Decomposition logic
is used with Baugh-Wooley algorithm to enhance the speed and to reduce the
critical path delay. In this paper a high speed multiplier is designed and
implemented using decomposition logic and Baugh-Wooley algorithm. The result is
compared with booth multiplier. FPGA based architecture is presented and design
has been implemented using Xilinx 12.3 device.
</summary>
    <author>
      <name>Ananda Kiran</name>
    </author>
    <author>
      <name>Navdeep Prashar</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">6 pages, 3 figures, 2 tables, 3 equations</arxiv:comment>
    <link href="http://arxiv.org/abs/1509.03575v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1509.03575v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1603.01187v1</id>
    <updated>2016-03-03T17:17:56Z</updated>
    <published>2016-03-03T17:17:56Z</published>
    <title>A Dynamic Overlay Supporting Just-In-Time Assembly to Construct
  Customized Hardware Accelerators</title>
    <summary>  Barriers that prevent programmers from using FPGAs include the need to work
within vendor specific CAD tools, knowledge of hardware programming models, and
the requirement to pass each design through synthesis, place and route. In this
work, a dynamic overlay is designed to support Just- In-Time assembly by
composing hardware operators to construct full accelerators. The hardware
operators are pre-synthesized bit- streams and can be downloaded to Partially
Reconfigurable(PR) regions at runtime.
</summary>
    <author>
      <name>Zeyad Aklah</name>
    </author>
    <author>
      <name>Sen Ma</name>
    </author>
    <author>
      <name>David Andrews</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">2 pages, extended abstract, 2nd International Workshop on Overlay
  Architectures for FPGAs (OLAF),Feburary 21, 2016 - Monterey, CA, USA</arxiv:comment>
    <link href="http://arxiv.org/abs/1603.01187v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1603.01187v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1605.03229v1</id>
    <updated>2016-05-10T22:18:06Z</updated>
    <published>2016-05-10T22:18:06Z</published>
    <title>CORDIC-based Architecture for Powering Computation in Fixed-Point
  Arithmetic</title>
    <summary>  We present a fixed point architecture (source VHDL code is provided) for
powering computation. The fully customized architecture, based on the expanded
hyperbolic CORDIC algorithm, allows for design space exploration to establish
trade-offs among design parameters (numerical format, number of iterations),
execution time, resource usage and accuracy. We also generate Pareto-optimal
realizations in the resource-accuracy space: this approach can produce optimal
hardware realizations that simultaneously satisfy resource and accuracy
requirements.
</summary>
    <author>
      <name>Nia Simmonds</name>
    </author>
    <author>
      <name>Joshua Mack</name>
    </author>
    <author>
      <name>Sam Bellestri</name>
    </author>
    <author>
      <name>Daniel Llamocca</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">6 pages, 13 figures</arxiv:comment>
    <link href="http://arxiv.org/abs/1605.03229v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1605.03229v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1605.08149v1</id>
    <updated>2016-05-26T05:46:03Z</updated>
    <published>2016-05-26T05:46:03Z</published>
    <title>Proceedings of the 2nd International Workshop on Overlay Architectures
  for FPGAs (OLAF 2016)</title>
    <summary>  The 2nd International Workshop on Overlay Architectures for FPGAs (OLAF 2016)
was held on 21 Mar, 2016 as a co-located workshop at the 24th ACM/SIGDA
International Symposium on Field-Programmable Gate Arrays (FPGA 2016). This
year, the program committee selected 6 papers and 3 extended abstracts to be
presented at the workshop, which are subsequently collected in this online
volume.
</summary>
    <author>
      <name>Hayden Kwok-Hay So</name>
    </author>
    <author>
      <name>John Wawrzynek</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">2nd International Workshop on Overlay Architectures for FPGAs (OLAF
  2016) website: see http://olaf.eecs.berkeley.edu</arxiv:comment>
    <link href="http://arxiv.org/abs/1605.08149v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1605.08149v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="C.0; C.1; B.5.2; B.6.3; B.7.2" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1606.01037v1</id>
    <updated>2016-06-03T10:37:41Z</updated>
    <published>2016-06-03T10:37:41Z</published>
    <title>GRVI Phalanx: A Massively Parallel RISC-V FPGA Accelerator Accelerator</title>
    <summary>  GRVI is an FPGA-efficient RISC-V RV32I soft processor. Phalanx is a parallel
processor and accelerator array framework. Groups of processors and
accelerators form shared memory clusters. Clusters are interconnected with each
other and with extreme bandwidth I/O and memory devices by a 300- bit-wide
Hoplite NOC. An example Kintex UltraScale KU040 system has 400 RISC-V cores,
peak throughput of 100,000 MIPS, peak shared memory bandwidth of 600 GB/s, NOC
bisection bandwidth of 700 Gbps, and uses 13 W.
</summary>
    <author>
      <name>Jan Gray</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Presented at 2nd International Workshop on Overlay Architectures for
  FPGAs (OLAF 2016) arXiv:1605.08149</arxiv:comment>
    <link href="http://arxiv.org/abs/1606.01037v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1606.01037v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1606.01980v2</id>
    <updated>2016-06-11T20:53:13Z</updated>
    <published>2016-06-07T00:15:16Z</published>
    <title>Open-source Hardware: Opportunities and Challenges</title>
    <summary>  Innovation in hardware is slowing due to rising costs of chip design and
diminishing benefits from Moore's law and Dennard scaling. Software innovation,
on the other hand, is flourishing, helped in good measure by a thriving
open-source ecosystem. We believe that open source can similarly help hardware
innovation, but has not yet due to several reasons. We identify these reasons
and how the industry, academia, and the hardware community at large can come
together to address them.
</summary>
    <author>
      <name>Gagan Gupta</name>
    </author>
    <author>
      <name>Tony Nowatzki</name>
    </author>
    <author>
      <name>Vinay Gangadhar</name>
    </author>
    <author>
      <name>Karthikeyan Sankaralingam</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">To appear in IEEE Computer. IEEE copyright notice, and DOI to be
  added. 7 pages, 5 figures</arxiv:comment>
    <link href="http://arxiv.org/abs/1606.01980v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1606.01980v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.CY" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1606.05094v1</id>
    <updated>2016-06-16T08:40:57Z</updated>
    <published>2016-06-16T08:40:57Z</published>
    <title>A 0.3-2.6 TOPS/W Precision-Scalable Processor for Real-Time Large-Scale
  ConvNets</title>
    <summary>  A low-power precision-scalable processor for ConvNets or convolutional neural
networks (CNN) is implemented in a 40nm technology. Its 256 parallel processing
units achieve a peak 102GOPS running at 204MHz. To minimize energy consumption
while maintaining throughput, this works is the first to both exploit the
sparsity of convolutions and to implement dynamic precision-scalability
enabling supply- and energy scaling. The processor is fully C-programmable,
consumes 25-288mW at 204 MHz and scales efficiency from 0.3-2.6 real TOPS/W.
This system hereby outperforms the state-of-the-art up to 3.9x in energy
efficiency.
</summary>
    <author>
      <name>Bert Moons</name>
    </author>
    <author>
      <name>Marian Verhelst</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Published at the Symposium on VLSI Circuits, 2016, Honolulu, HI, US</arxiv:comment>
    <link href="http://arxiv.org/abs/1606.05094v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1606.05094v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1606.07852v1</id>
    <updated>2016-06-24T23:20:50Z</updated>
    <published>2016-06-24T23:20:50Z</published>
    <title>FPMax: a 106GFLOPS/W at 217GFLOPS/mm2 Single-Precision FPU, and a
  43.7GFLOPS/W at 74.6GFLOPS/mm2 Double-Precision FPU, in 28nm UTBB FDSOI</title>
    <summary>  FPMax implements four FPUs optimized for latency or throughput workloads in
two precisions, fabricated in 28nm UTBB FDSOI. Each unit's parameters, e.g
pipeline stages, booth encoding etc., were optimized to yield 1.42ns latency at
110GLOPS/W (SP) and 1.39ns latency at 36GFLOPS/W (DP). At 100% activity,
body-bias control improves the energy efficiency by about 20%; at 10% activity
this saving is almost 2x.
  Keywords: FPU, energy efficiency, hardware generator, SOI
</summary>
    <author>
      <name>Jing Pu</name>
    </author>
    <author>
      <name>Sameh Galal</name>
    </author>
    <author>
      <name>Xuan Yang</name>
    </author>
    <author>
      <name>Ofer Shacham</name>
    </author>
    <author>
      <name>Mark Horowitz</name>
    </author>
    <link href="http://arxiv.org/abs/1606.07852v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1606.07852v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1609.01585v1</id>
    <updated>2016-09-06T14:54:26Z</updated>
    <published>2016-09-06T14:54:26Z</published>
    <title>A Hardware-Efficient Approach to Computing the Rotation Matrix from a
  Quaternion</title>
    <summary>  In this paper, we have proposed a novel VLSI-oriented approach to computing
the rotation matrix entries from the quaternion coefficients. The advantage of
this approach is the complete elimination of multiplications and replacing them
by less costly squarings. Our approach uses Logan's identity, which proposes to
replace the calculation of the product of two numbers on summing the squares
via the Binomial Theorem. Replacing multiplications by squarings implies
reducing power consumption as well as decreases hardware circuit complexity.
</summary>
    <author>
      <name>Aleksandr Cariow</name>
    </author>
    <author>
      <name>Galina Cariowa</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">5 pages, 5 figures</arxiv:comment>
    <link href="http://arxiv.org/abs/1609.01585v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1609.01585v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="65Y04, 65Y05, 65Y10, 65Y20, 68M07" scheme="http://arxiv.org/schemas/atom"/>
    <category term="B.7.1; C.1.2; C.1.4; C.3; F.2.1; G.1.0; I.3.1; I.3.7" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1610.00751v1</id>
    <updated>2016-10-03T20:59:17Z</updated>
    <published>2016-10-03T20:59:17Z</published>
    <title>An overview about Networks-on-Chip with multicast suppor</title>
    <summary>  Modern System-on-Chip (SoC) platforms typically consist of multiple
processors and a communication interconnect between them. Network-on-Chip (NoC)
arises as a solution to interconnect these systems, which provides a scalable,
reusable, and an efficient interconnect. For these SoC platforms, multicast
communication is significantly used for parallel applications. Cache coherency
in distributed sharedmemory,clock synchronization, replication, or barrier
synchronization are examples of these requests. This paper presents an overview
of research on NoC with support for multicast communication and delineates the
major issues addressed so far by the scientific community in this investigation
area.
</summary>
    <author>
      <name>Marcelo Daniel Berejuck</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">06 pages, 02 figures</arxiv:comment>
    <link href="http://arxiv.org/abs/1610.00751v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1610.00751v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1610.01832v1</id>
    <updated>2016-10-06T12:05:14Z</updated>
    <published>2016-10-06T12:05:14Z</published>
    <title>Epiphany-V: A 1024 processor 64-bit RISC System-On-Chip</title>
    <summary>  This paper describes the design of a 1024-core processor chip in 16nm FinFet
technology. The chip ("Epiphany-V") contains an array of 1024 64-bit RISC
processors, 64MB of on-chip SRAM, three 136-bit wide mesh Networks-On-Chip, and
1024 programmable IO pins. The chip has taped out and is being manufactured by
TSMC.
  This research was developed with funding from the Defense Advanced Research
Projects Agency (DARPA). The views, opinions and/or findings expressed are
those of the author and should not be interpreted as representing the official
views or policies of the Department of Defense or the U.S. Government.
</summary>
    <author>
      <name>Andreas Olofsson</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">15 pages, 7 figures</arxiv:comment>
    <link href="http://arxiv.org/abs/1610.01832v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1610.01832v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1610.07501v1</id>
    <updated>2016-10-24T17:24:56Z</updated>
    <published>2016-10-24T17:24:56Z</published>
    <title>A 481pJ/decision 3.4M decision/s Multifunctional Deep In-memory
  Inference Processor using Standard 6T SRAM Array</title>
    <summary>  This paper describes a multi-functional deep in-memory processor for
inference applications. Deep in-memory processing is achieved by embedding
pitch-matched low-SNR analog processing into a standard 6T 16KB SRAM array in
65 nm CMOS. Four applications are demonstrated. The prototype achieves up to
5.6X (9.7X estimated for multi-bank scenario) energy savings with negligible
(&lt;1%) accuracy degradation in all four applications as compared to the
conventional architecture.
</summary>
    <author>
      <name>Mingu Kang</name>
    </author>
    <author>
      <name>Sujan Gonugondla</name>
    </author>
    <author>
      <name>Ameya Patil</name>
    </author>
    <author>
      <name>Naresh Shanbhag</name>
    </author>
    <link href="http://arxiv.org/abs/1610.07501v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1610.07501v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1611.03380v1</id>
    <updated>2016-11-10T16:21:51Z</updated>
    <published>2016-11-10T16:21:51Z</published>
    <title>In-Storage Embedded Accelerator for Sparse Pattern Processing</title>
    <summary>  We present a novel architecture for sparse pattern processing, using flash
storage with embedded accelerators. Sparse pattern processing on large data
sets is the essence of applications such as document search, natural language
processing, bioinformatics, subgraph matching, machine learning, and graph
processing. One slice of our prototype accelerator is capable of handling up to
1TB of data, and experiments show that it can outperform C/C++ software
solutions on a 16-core system at a fraction of the power and cost; an optimized
version of the accelerator can match the performance of a 48-core server.
</summary>
    <author>
      <name>Sang-Woo Jun</name>
    </author>
    <author>
      <name>Huy T. Nguyen</name>
    </author>
    <author>
      <name>Vijay N. Gadepally</name>
    </author>
    <author>
      <name> Arvind</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1109/HPEC.2016.7761588</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1109/HPEC.2016.7761588" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Accepted to IEEE HPEC 2016</arxiv:comment>
    <link href="http://arxiv.org/abs/1611.03380v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1611.03380v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.DB" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1612.04277v1</id>
    <updated>2016-12-12T01:43:11Z</updated>
    <published>2016-12-12T01:43:11Z</published>
    <title>Copycat: A High Precision Real Time NAND Simulator</title>
    <summary>  In this paper, we describe the design and implementation of a high precision
real time NAND simulator called Copycat that runs on a commodity multi-core
desktop environment. This NAND simulator facilitates the development of
embedded flash memory management software such as the flash translation layer
(FTL). The simulator also allows a comprehensive fault injection for testing
the reliability of the FTL. Compared against a real FPGA implementation, the
simulator's response time deviation is under 0.28% on average, with a maximum
of 10.12%.
</summary>
    <author>
      <name>Juyong Shin</name>
    </author>
    <author>
      <name>Jongbo Bae</name>
    </author>
    <author>
      <name>Ansu Na</name>
    </author>
    <author>
      <name>Sang Lyul Min</name>
    </author>
    <link href="http://arxiv.org/abs/1612.04277v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1612.04277v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1612.04986v1</id>
    <updated>2016-12-15T08:51:02Z</updated>
    <published>2016-12-15T08:51:02Z</published>
    <title>HADES: Microprocessor Hazard Analysis via Formal Verification of
  Parameterized Systems</title>
    <summary>  HADES is a fully automated verification tool for pipeline-based
microprocessors that aims at flaws caused by improperly handled data hazards.
It focuses on single-pipeline microprocessors designed at the register transfer
level (RTL) and deals with read-after-write, write-after-write, and
write-after-read hazards. HADES combines several techniques, including
data-flow analysis, error pattern matching, SMT solving, and abstract regular
model checking. It has been successfully tested on several microprocessors for
embedded applications.
</summary>
    <author>
      <name>Lukáš Charvát</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">Faculty of Information Technology, Brno University of Technology</arxiv:affiliation>
    </author>
    <author>
      <name>Aleš Smrčka</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">IT4Innovations Centre of Excellence, FIT, Brno University of Technology</arxiv:affiliation>
    </author>
    <author>
      <name>Tomáš Vojnar</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">IT4Innovations Centre of Excellence, FIT, Brno University of Technology</arxiv:affiliation>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.4204/EPTCS.233.9</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.4204/EPTCS.233.9" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">In Proceedings MEMICS 2016, arXiv:1612.04037</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">EPTCS 233, 2016, pp. 87-93</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1612.04986v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1612.04986v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1704.08802v1</id>
    <updated>2017-04-28T03:49:08Z</updated>
    <published>2017-04-28T03:49:08Z</published>
    <title>Proceedings of the 3rd International Workshop on Overlay Architectures
  for FPGAs (OLAF 2017)</title>
    <summary>  The 3rd International Workshop on Overlay Architectures for FPGAs (OLAF 2017)
was held on 22 Feb, 2017 as a co-located workshop at the 25th ACM/SIGDA
International Symposium on Field-Programmable Gate Arrays (FPGA 2017). This
year, the program committee selected 3 papers and 3 extended abstracts to be
presented at the workshop, which are subsequently collected in this online
volume.
</summary>
    <author>
      <name>Hayden Kwok-Hay So</name>
    </author>
    <author>
      <name>John Wawrzynek</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">3rd International Workshop on Overlay Architectures for FPGAs (OLAF
  2017) website: see http://olaf.eecs.berkeley.edu</arxiv:comment>
    <link href="http://arxiv.org/abs/1704.08802v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1704.08802v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="C.0; C.1; B.5.2; B.6.3; B.7.2" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1705.04979v1</id>
    <updated>2017-05-14T15:39:59Z</updated>
    <published>2017-05-14T15:39:59Z</published>
    <title>Fast Statistical Timing Analysis for Circuits with Post-Silicon Tunable
  Clock Buffers</title>
    <summary>  Post-Silicon Tunable (PST) clock buffers are widely used in high performance
designs to counter process variations. By allowing delay compensation between
consecutive register stages, PST buffers can effectively improve the yield of
digital circuits. To date, the evaluation of manufacturing yield in the
presence of PST buffers is only possible using Monte Carlo simulation. In this
paper, we propose an alternative method based on graph transformations, which
is much faster, more than 1000 times, and computes a parametric minimum clock
period. It also identifies the gates which are most critical to the circuit
performance, therefore enabling a fast analysis-optimization flow.
</summary>
    <author>
      <name>Bing Li</name>
    </author>
    <author>
      <name>Ning Chen</name>
    </author>
    <author>
      <name>Ulf Schlichtmann</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1109/ICCAD.2011.6105314</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1109/ICCAD.2011.6105314" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">IEEE/ACM International Conference on Computer-Aided Design (ICCAD),
  2011</arxiv:comment>
    <link href="http://arxiv.org/abs/1705.04979v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1705.04979v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1705.04982v1</id>
    <updated>2017-05-14T15:53:07Z</updated>
    <published>2017-05-14T15:53:07Z</published>
    <title>Post-Route Refinement for High-Frequency PCBs Considering Meander
  Segment Alleviation</title>
    <summary>  In this paper, we propose a post-processing framework which iteratively
refines the routing results from an existing PCB router by removing dense
meander segments. By swapping and detouring dense meander segments the proposed
method can effectively alleviate accumulating crosstalk noise, while respecting
pre-defined area constraints. Experimental results show more than 85% reduction
of the meander segments and hence the noise cost.
</summary>
    <author>
      <name> Tsun-Ming</name>
    </author>
    <author>
      <name>Tseng Bing Li</name>
    </author>
    <author>
      <name>Tsung-Yi Ho</name>
    </author>
    <author>
      <name>Ulf Schlichtmann</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1145/2483028.2483123</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1145/2483028.2483123" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">ACM Great Lake Symposium on VLSI (GLSVLSI), 2013</arxiv:comment>
    <link href="http://arxiv.org/abs/1705.04982v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1705.04982v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1705.06923v1</id>
    <updated>2017-05-19T10:36:49Z</updated>
    <published>2017-05-19T10:36:49Z</published>
    <title>MultiAmdahl: Optimal Resource Allocation in Heterogeneous Architectures</title>
    <summary>  Future multiprocessor chips will integrate many different units, each
tailored to a specific computation. When designing such a system, the chip
architect must decide how to distribute limited system resources such as area,
power, and energy among the computational units. We extend MultiAmdahl, an
analytical optimization technique for resource allocation in heterogeneous
architectures, for energy optimality under a variety of constant system power
scenarios. We conclude that reduction in constant system power should be met by
reallocating resources from general-purpose computing to heterogeneous
accelerator-dominated computing, to keep the overall energy consumption at a
minimum. We extend this conclusion to offer an intuition regarding
energy-optimal resource allocation in data center computing.
</summary>
    <author>
      <name>Leonid Yavits</name>
    </author>
    <author>
      <name>Amir Morad</name>
    </author>
    <author>
      <name>Uri Weiser</name>
    </author>
    <author>
      <name>Ran Ginosar</name>
    </author>
    <link href="http://arxiv.org/abs/1705.06923v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1705.06923v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1705.07281v1</id>
    <updated>2017-05-20T08:54:52Z</updated>
    <published>2017-05-20T08:54:52Z</published>
    <title>Cache Hierarchy Optimization</title>
    <summary>  Power consumption, off-chip memory bandwidth, chip area and Network on Chip
(NoC) capacity are among main chip resources limiting the scalability of Chip
Multiprocessors (CMP). A closed form analytical solution for optimizing the CMP
cache hierarchy and optimally allocating area among hierarchy levels under such
constrained resources is developed. The optimization framework is extended by
incorporating the impact of data sharing on cache miss rate. An analytical
model for cache access time as a function of cache size is proposed and
verified using CACTI simulation.
</summary>
    <author>
      <name>Leonid Yavits</name>
    </author>
    <author>
      <name>Amir Morad</name>
    </author>
    <author>
      <name>Ran Ginosar</name>
    </author>
    <link href="http://arxiv.org/abs/1705.07281v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1705.07281v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1708.03900v1</id>
    <updated>2017-08-13T12:56:29Z</updated>
    <published>2017-08-13T12:56:29Z</published>
    <title>Sensitivity Analysis of Core Specialization Techniques</title>
    <summary>  The instruction footprint of OS-intensive workloads such as web servers,
database servers, and file servers typically exceeds the size of the
instruction cache (32 KB). Consequently, such workloads incur a lot of i-cache
misses, which reduces their performance drastically. Several papers have
proposed to improve the performance of such workloads using core
specialization. In this scheme, tasks with different instruction footprints are
executed on different cores. In this report, we study the performance of five
state of the art core specialization techniques: SelectiveOffload [6], FlexSC
[8], DisAggregateOS [5], SLICC [2], and SchedTask [3] for different system
parameters. Our studies show that for a suite of 8 popular OS-intensive
workloads, SchedTask performs best for all evaluated configurations.
</summary>
    <author>
      <name>Prathmesh Kallurkar</name>
    </author>
    <author>
      <name>Smruti R. Sarangi</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">5 pages, 3 figures, 4 tables</arxiv:comment>
    <link href="http://arxiv.org/abs/1708.03900v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1708.03900v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1708.09597v1</id>
    <updated>2017-08-31T07:34:00Z</updated>
    <published>2017-08-31T07:34:00Z</published>
    <title>Advanced Datapath Synthesis using Graph Isomorphism</title>
    <summary>  This paper presents an advanced DAG-based algorithm for datapath synthesis
that targets area minimization using logic-level resource sharing. The problem
of identifying common specification logic is formulated using unweighted graph
isomorphism problem, in contrast to a weighted graph isomorphism using AIGs. In
the context of gate-level datapath circuits, our algorithm solves the un-
weighted graph isomorphism problem in linear time. The experiments are
conducted within an industrial synthesis flow that includes the complete
high-level synthesis, logic synthesis and placement and route procedures.
Experimental results show a significant runtime improvements compared to the
existing datapath synthesis algorithms.
</summary>
    <author>
      <name>Cunxi Yu</name>
    </author>
    <author>
      <name>Mihir Choudhury</name>
    </author>
    <author>
      <name>Andrew Sullivan</name>
    </author>
    <author>
      <name>Maciej Ciesielski</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">6 pages, 8 figures. To appear in 2017 IEEE/ACM International
  Conference on Computer-Aided Design (ICCAD'17)</arxiv:comment>
    <link href="http://arxiv.org/abs/1708.09597v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1708.09597v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/cs/0405004v1</id>
    <updated>2004-05-03T20:25:00Z</updated>
    <published>2004-05-03T20:25:00Z</published>
    <title>Quantum Computers</title>
    <summary>  This research paper gives an overview of quantum computers - description of
their operation, differences between quantum and silicon computers, major
construction problems of a quantum computer and many other basic aspects. No
special scientific knowledge is necessary for the reader.
</summary>
    <author>
      <name>Archil Avaliani</name>
    </author>
    <link href="http://arxiv.org/abs/cs/0405004v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/cs/0405004v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AI" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AI" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="B.0; C.0; K.4.0; I.0" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/cs/0701165v1</id>
    <updated>2007-01-26T00:23:07Z</updated>
    <published>2007-01-26T00:23:07Z</published>
    <title>Petascale Computational Systems</title>
    <summary>  Computational science is changing to be data intensive. Super-Computers must
be balanced systems; not just CPU farms but also petascale IO and networking
arrays. Anyone building CyberInfrastructure should allocate resources to
support a balanced Tier-1 through Tier-3 design.
</summary>
    <author>
      <name>Gordon Bell</name>
    </author>
    <author>
      <name>Jim Gray</name>
    </author>
    <author>
      <name>Alex Szalay</name>
    </author>
    <link href="http://arxiv.org/abs/cs/0701165v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/cs/0701165v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.DB" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.DB" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1011.4109v2</id>
    <updated>2012-07-24T00:58:43Z</updated>
    <published>2010-11-17T23:56:51Z</published>
    <title>Design and simulation of a sigma delta ADC</title>
    <summary>  In this report we describe the design and simulation of a Sigma Delta ADC in
Matlan/Simulink
</summary>
    <author>
      <name>Moslem Rashidi</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">This paper has been withdrawn by the author due to poor writing</arxiv:comment>
    <link href="http://arxiv.org/abs/1011.4109v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1011.4109v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.IT" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.IT" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="math.IT" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/cs/0411050v1</id>
    <updated>2004-11-16T01:49:22Z</updated>
    <published>2004-11-16T01:49:22Z</published>
    <title>Utilizing Reconfigurable Hardware Processors via Grid Services</title>
    <summary>  Computational grids typically consist of nodes utilizing ordinary processors
such as the Intel Pentium. Field Programmable Gate Arrays (FPGAs) are able to
perform certain compute-intensive tasks very well due to their inherent
parallel architecture, often resulting in orders of magnitude speedups. This
paper explores how FPGAs can be transparently exposed for remote use via grid
services, by integrating the Proteus Software Platform with the Globus Toolkit
3.0.
</summary>
    <author>
      <name>Darran Nathan</name>
    </author>
    <author>
      <name>Ralf Clemens</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">3 pages, 8 figures</arxiv:comment>
    <link href="http://arxiv.org/abs/cs/0411050v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/cs/0411050v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.DC" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.DC" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/cs/0611134v1</id>
    <updated>2006-11-27T19:45:40Z</updated>
    <published>2006-11-27T19:45:40Z</published>
    <title>Hard Disk Drive as a Magnetomechanical Logic Device</title>
    <summary>  We consider the conditions how two binary numbers can be superimposed on the
same track with the use of different recording magnetic fields. As a result the
average magnetization of longitudinal medium along the track can have three
states: -M, 0 and +M. Possibility to perform logic operations with these states
is considered. We demonstrate OR, AND, XOR and NOT operations and discuss a
modification of a recording device.
</summary>
    <author>
      <name>Vladimir L. Safonov</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">3pages, 3 figures</arxiv:comment>
    <link href="http://arxiv.org/abs/cs/0611134v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/cs/0611134v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.OH" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.OH" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1104.0924v2</id>
    <updated>2011-05-31T15:20:48Z</updated>
    <published>2011-04-05T21:38:17Z</published>
    <title>ReveR: Software Simulator of Reversible Processor with Stack</title>
    <summary>  A software model of a reversible processor ReveR with the stack is discussed
in this paper. An architecture, the minimal set of elementary reversible
operations together with an implementation of the basic control flow structures
and procedures calls using simple assembler language are described.
</summary>
    <author>
      <name>Alexander Yu. Vlasov</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">LaTeX, 7 pages, no figures, 3 tables, v2: spelling and grammar
  corrected; project url http://friedmann.objectis.net/Members/vlasov/rever</arxiv:comment>
    <link href="http://arxiv.org/abs/1104.0924v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1104.0924v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.ET" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.ET" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1201.0782v1</id>
    <updated>2012-01-03T22:15:22Z</updated>
    <published>2012-01-03T22:15:22Z</published>
    <title>Umgebungserfassungssystem fuer mobile Roboter (environment logging
  system for mobile autonomous robots)</title>
    <summary>  This diploma thesis describes the theoretical bases, the conception of the
module and the final result of the development process in application. for the
environment logging with a small mobile robot for interiors should be sketched
an economical alternative to the expensive laser scanners. the structure, color
or the material of the objects in the radius of action, as well as the
environment brightness and illuminating are to have thereby no influence on the
results of measurement.
</summary>
    <author>
      <name>Dirk Hesselbach</name>
    </author>
    <link href="http://arxiv.org/abs/1201.0782v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1201.0782v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.RO" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.RO" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1409.0736v1</id>
    <updated>2014-09-02T14:53:09Z</updated>
    <published>2014-09-02T14:53:09Z</published>
    <title>On Delay Faults Affecting I/O Blocks of an SRAM-Based FPGA Due to
  Ionizing Radiations</title>
    <summary>  Experimental means to characterize delay faults induced by bit flips and SEUs
in I/O blocks of SRAM-based FPGAs are proposed. A delay fault up to 6.2ns
sensitized by an events chain is reported.
</summary>
    <author>
      <name>Fatima Zahra Tazi</name>
    </author>
    <author>
      <name>Claude Thibeault</name>
    </author>
    <author>
      <name>Yvon Savaria</name>
    </author>
    <author>
      <name>Simon Pichette</name>
    </author>
    <author>
      <name>Yves Audet</name>
    </author>
    <link href="http://arxiv.org/abs/1409.0736v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1409.0736v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="physics.space-ph" scheme="http://arxiv.org/schemas/atom"/>
    <category term="physics.space-ph" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="physics.pop-ph" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1502.03057v1</id>
    <updated>2015-02-05T01:53:17Z</updated>
    <published>2015-02-05T01:53:17Z</published>
    <title>Circuit Level Modeling of Extra Combinational Delays in SRAM FPGAs Due
  to Transient Ionizing Radiation</title>
    <summary>  This paper presents a novel circuit level model that explains and confirms
the extra combinational delays in a SRAM-FPGA (Virtex-5) due to radiation,
which matches the experimental results by proton irradiation at TRIUMF.
</summary>
    <author>
      <name>Mostafa Darvishi</name>
    </author>
    <author>
      <name>Yves Audet</name>
    </author>
    <author>
      <name>Yves Blaquière</name>
    </author>
    <author>
      <name>Claude Thibeault</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1109/TNS.2014.2369424</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1109/TNS.2014.2369424" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">2014 IEEE Nuclear and Space Radiation Effects Conference (NSREC),
  July 14-18, Paris, France</arxiv:comment>
    <link href="http://arxiv.org/abs/1502.03057v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1502.03057v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="physics.space-ph" scheme="http://arxiv.org/schemas/atom"/>
    <category term="physics.space-ph" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1508.06821v1</id>
    <updated>2015-08-27T12:03:57Z</updated>
    <published>2015-08-27T12:03:57Z</published>
    <title>ThreadPoolComposer - An Open-Source FPGA Toolchain for Software
  Developers</title>
    <summary>  This extended abstract presents ThreadPoolComposer, a high-level
synthesis-based development framework and meta-toolchain that provides a
uniform programming interface for FPGAs portable across multiple platforms.
</summary>
    <author>
      <name>Jens Korinth</name>
    </author>
    <author>
      <name>David de la Chevallerie</name>
    </author>
    <author>
      <name>Andreas Koch</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Presented at Second International Workshop on FPGAs for Software
  Programmers (FSP 2015) (arXiv:1508.06320)</arxiv:comment>
    <link href="http://arxiv.org/abs/1508.06821v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1508.06821v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.DC" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.DC" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1702.00208v1</id>
    <updated>2017-02-01T11:04:34Z</updated>
    <published>2017-02-01T11:04:34Z</published>
    <title>Machines and Algorithms</title>
    <summary>  I discuss the evolution of computer architectures with a focus on QCD and
with reference to the interplay between architecture, engineering, data motion
and algorithms. New architectures are discussed and recent performance results
are displayed. I also review recent progress in multilevel solver and
integation algorithms.
</summary>
    <author>
      <name>Peter A Boyle</name>
    </author>
    <link href="http://arxiv.org/abs/1702.00208v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1702.00208v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="hep-lat" scheme="http://arxiv.org/schemas/atom"/>
    <category term="hep-lat" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.DC" scheme="http://arxiv.org/schemas/atom"/>
    <category term="physics.comp-ph" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/cs/9810011v1</id>
    <updated>1998-10-12T10:11:05Z</updated>
    <published>1998-10-12T10:11:05Z</published>
    <title>Flysig: Dataflow Oriented Delay-Insensitive Processor for Rapid
  Prototyping of Signal Processing</title>
    <summary>  As the one-chip integration of HW-modules designed by different companies
becomes more and more popular reliability of a HW-design and evaluation of the
timing behavior during the prototype stage are absolutely necessary. One way to
guarantee reliability is the use of robust design styles, e.g.,
delay-insensitivity. For early timing evaluation two aspects must be
considered: a) The timing needs to be proportional to technology variations and
b) the implemented architecture should be identical for prototype and target.
The first can be met also by delay-insensitive implementation. The latter one
is the key point. A unified architecture is needed for prototyping as well as
implementation. Our new approach to rapid prototyping of signal processing
tasks is based on a configurable, delay-insensitive implemented processor
called Flysig. In essence, the Flysig processor can be understood as a complex
FPGA where the CLBs are substituted by bit-serial operators. In this paper the
general concept is detailed and first experimental results are given for
demonstration of the main advantages: delay-insensitive design style, direct
correspondence between prototyping and target architecture, high performance
and reasonable shortening of the design cycle.
</summary>
    <author>
      <name>Wolfram Hardt</name>
    </author>
    <author>
      <name>Bernd Kleinjohann</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1109/IWRSP.1998.676682</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1109/IWRSP.1998.676682" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">6 pages, 10 figures</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Nineth IEEE International Workshop on Rapid System Prototyping
  1998, Belgium, IEEE Computer Society Press</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/cs/9810011v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/cs/9810011v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="C.1.3; C.3" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/cs/0010007v1</id>
    <updated>2000-10-02T17:09:06Z</updated>
    <published>2000-10-02T17:09:06Z</published>
    <title>Towards a Theory of Cache-Efficient Algorithms</title>
    <summary>  We describe a model that enables us to analyze the running time of an
algorithm in a computer with a memory hierarchy with limited associativity, in
terms of various cache parameters. Our model, an extension of Aggarwal and
Vitter's I/O model, enables us to establish useful relationships between the
cache complexity and the I/O complexity of computations. As a corollary, we
obtain cache-optimal algorithms for some fundamental problems like sorting,
FFT, and an important subclass of permutations in the single-level cache model.
We also show that ignoring associativity concerns could lead to inferior
performance, by analyzing the average-case cache behavior of mergesort. We
further extend our model to multiple levels of cache with limited associativity
and present optimal algorithms for matrix transpose and sorting. Our techniques
may be used for systematic exploitation of the memory hierarchy starting from
the algorithm design stage, and dealing with the hitherto unresolved problem of
limited associativity.
</summary>
    <author>
      <name>Sandeep Sen</name>
    </author>
    <author>
      <name>Siddhartha Chatterjee</name>
    </author>
    <author>
      <name>Neeraj Dumir</name>
    </author>
    <link href="http://arxiv.org/abs/cs/0010007v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/cs/0010007v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.DS" scheme="http://arxiv.org/schemas/atom"/>
    <category term="B.3.2;C.0;F.1.1" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/cs/0103025v1</id>
    <updated>2001-03-29T14:30:18Z</updated>
    <published>2001-03-29T14:30:18Z</published>
    <title>The Anatomy of the Grid - Enabling Scalable Virtual Organizations</title>
    <summary>  "Grid" computing has emerged as an important new field, distinguished from
conventional distributed computing by its focus on large-scale resource
sharing, innovative applications, and, in some cases, high-performance
orientation. In this article, we define this new field. First, we review the
"Grid problem," which we define as flexible, secure, coordinated resource
sharing among dynamic collections of individuals, institutions, and
resources-what we refer to as virtual organizations. In such settings, we
encounter unique authentication, authorization, resource access, resource
discovery, and other challenges. It is this class of problem that is addressed
by Grid technologies. Next, we present an extensible and open Grid
architecture, in which protocols, services, application programming interfaces,
and software development kits are categorized according to their roles in
enabling resource sharing. We describe requirements that we believe any such
mechanisms must satisfy, and we discuss the central role played by the
intergrid protocols that enable interoperability among different Grid systems.
Finally, we discuss how Grid technologies relate to other contemporary
technologies, including enterprise integration, application service provider,
storage service provider, and peer-to-peer computing. We maintain that Grid
concepts and technologies complement and have much to contribute to these other
approaches.
</summary>
    <author>
      <name>Ian Foster</name>
    </author>
    <author>
      <name>Carl Kesselman</name>
    </author>
    <author>
      <name>Steven Tuecke</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">24 pages, 5 figures</arxiv:comment>
    <link href="http://arxiv.org/abs/cs/0103025v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/cs/0103025v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.DC" scheme="http://arxiv.org/schemas/atom"/>
    <category term="C.1.4; C.2.4" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/cs/0111029v1</id>
    <updated>2001-11-09T15:08:12Z</updated>
    <published>2001-11-09T15:08:12Z</published>
    <title>Versatile Data Acquisition and Controls for Epics Using Vme-Based Fpgas</title>
    <summary>  Field-Programmable Gate Arrays (FPGAs) have provided Thomas Jefferson
National Accelerator Facility (Jefferson Lab) with versatile VME-based data
acquisition and control interfaces with minimal development times. FPGA designs
have been used to interface to VME and provide control logic for numerous
systems. The building blocks of these logic designs can be tailored to the
individual needs of each system and provide system operators with read-backs
and controls via a VME interface to an EPICS based computer. This versatility
allows the system developer to choose components and define operating
parameters and options that are not readily available commercially. Jefferson
Lab has begun developing standard FPGA libraries that result in quick turn
around times and inexpensive designs.
</summary>
    <author>
      <name>T. Allison</name>
    </author>
    <author>
      <name>R. Flood</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">3 pages, ICALEPCS 2001, T. Allison and R. Foold, Jefferson Lab</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">eConf C011127:TUAP053,2001</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/cs/0111029v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/cs/0111029v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="B.6.0;B.1.0;B.2.0" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/cs/0111030v1</id>
    <updated>2001-11-09T16:04:17Z</updated>
    <published>2001-11-09T16:04:17Z</published>
    <title>A Dual Digital Signal Processor VME Board For Instrumentation And
  Control Applications</title>
    <summary>  A Dual Digital Signal Processing VME Board was developed for the Continuous
Electron Beam Accelerator Facility (CEBAF) Beam Current Monitor (BCM) system at
Jefferson Lab. It is a versatile general-purpose digital signal processing
board using an open architecture, which allows for adaptation to various
applications. The base design uses two independent Texas Instrument (TI)
TMS320C6711, which are 900 MFLOPS floating-point digital signal processors
(DSP). Applications that require a fixed point DSP can be implemented by
replacing the baseline DSP with the pin-for-pin compatible TMS320C6211. The
design can be manufactured with a reduced chip set without redesigning the
printed circuit board. For example it can be implemented as a single-channel
DSP with no analog I/O.
</summary>
    <author>
      <name>H. Dong</name>
    </author>
    <author>
      <name>R. Flood</name>
    </author>
    <author>
      <name>C. Hovater</name>
    </author>
    <author>
      <name>J. Musson</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">3 PDF pages</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">eConf C011127:THAP049,2001</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/cs/0111030v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/cs/0111030v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="B.0" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/cs/0405015v1</id>
    <updated>2004-05-05T01:56:22Z</updated>
    <published>2004-05-05T01:56:22Z</published>
    <title>A High-Level Reconfigurable Computing Platform Software Frameworks</title>
    <summary>  Reconfigurable computing refers to the use of processors, such as Field
Programmable Gate Arrays (FPGAs), that can be modified at the hardware level to
take on different processing tasks. A reconfigurable computing platform
describes the hardware and software base on top of which modular extensions can
be created, depending on the desired application. Such reconfigurable computing
platforms can take on varied designs and implementations, according to the
constraints imposed and features desired by the scope of applications. This
paper introduces a PC-based reconfigurable computing platform software
frameworks that is flexible and extensible enough to abstract the different
hardware types and functionality that different PCs may have. The requirements
of the software platform, architectural issues addressed, rationale behind the
decisions made, and frameworks design implemented are discussed.
</summary>
    <author>
      <name>Darran Nathan</name>
    </author>
    <author>
      <name>Kelvin Lim Mun Kit</name>
    </author>
    <author>
      <name>Kelly Choo Hon Min</name>
    </author>
    <author>
      <name>Philip Wong Jit Chin</name>
    </author>
    <author>
      <name>Andreas Weisensee</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">4 pages, 8 figures</arxiv:comment>
    <link href="http://arxiv.org/abs/cs/0405015v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/cs/0405015v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="D.2.11" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/cs/0503066v1</id>
    <updated>2005-03-24T12:36:07Z</updated>
    <published>2005-03-24T12:36:07Z</published>
    <title>A Practical Approach for Circuit Routing on Dynamic Reconfigurable
  Devices</title>
    <summary>  Management of communication by on-line routing in new FPGAs with a large
amount of logic resources and partial reconfigurability is a new challenging
problem. A Network-on-Chip
  (NoC) typically uses packet routing mechanism, which has often unsafe data
transfers, and network interface overhead. In this paper, circuit routing for
such dynamic NoCs is investigated, and a practical 1-dimensional network with
an efficient routing algorithm is proposed and implemented. Also, this concept
has been extended to the 2-dimensional case. The implementation results show
the low area overhead and high performance of this network.
</summary>
    <author>
      <name>Ali Ahmadinia</name>
    </author>
    <author>
      <name>Christophe Bobda</name>
    </author>
    <author>
      <name>Ji Ding</name>
    </author>
    <author>
      <name>Mateusz Majer</name>
    </author>
    <author>
      <name>Juergen Teich</name>
    </author>
    <author>
      <name>Sandor P. Fekete</name>
    </author>
    <author>
      <name>Jan van der Veen</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">7 pages, 7 figures, 2 tables, Latex, to appear in International
  Workshop on Rapid System Prototyping (RSP 2005)</arxiv:comment>
    <link href="http://arxiv.org/abs/cs/0503066v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/cs/0503066v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="B.7; C.5; C.3" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/cs/0505005v1</id>
    <updated>2005-05-02T01:10:04Z</updated>
    <published>2005-05-02T01:10:04Z</published>
    <title>Defragmenting the Module Layout of a Partially Reconfigurable Device</title>
    <summary>  Modern generations of field-programmable gate arrays (FPGAs) allow for
partial reconfiguration. In an online context, where the sequence of modules to
be loaded on the FPGA is unknown beforehand, repeated insertion and deletion of
modules leads to progressive fragmentation of the available space, making
defragmentation an important issue. We address this problem by propose an
online and an offline component for the defragmentation of the available space.
We consider defragmenting the module layout on a reconfigurable device. This
corresponds to solving a two-dimensional strip packing problem. Problems of
this type are NP-hard in the strong sense, and previous algorithmic results are
rather limited. Based on a graph-theoretic characterization of feasible
packings, we develop a method that can solve two-dimensional defragmentation
instances of practical size to optimality. Our approach is validated for a set
of benchmark instances.
</summary>
    <author>
      <name>Jan van der Veen</name>
    </author>
    <author>
      <name>Sandor P. Fekete</name>
    </author>
    <author>
      <name>Ali Ahmadinia</name>
    </author>
    <author>
      <name>Christophe Bobda</name>
    </author>
    <author>
      <name>Frank Hannig</name>
    </author>
    <author>
      <name>Juergen Teich</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">10 pages, 11 figures, 1 table, Latex, to appear in "Engineering of
  Reconfigurable Systems and Algorithms" as a "Distinguished Paper"</arxiv:comment>
    <link href="http://arxiv.org/abs/cs/0505005v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/cs/0505005v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.DS" scheme="http://arxiv.org/schemas/atom"/>
    <category term="B.7; C.5; C.3" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/cs/0508116v1</id>
    <updated>2005-08-25T19:04:22Z</updated>
    <published>2005-08-25T19:04:22Z</published>
    <title>Quantum Algorithm Processors to Reveal Hamiltonian Cycles</title>
    <summary>  Quantum computer versus quantum algorithm processor in CMOS are compared to
find (in parallel) all Hamiltonian cycles in a graph with m edges and n
vertices, each represented by k bits. A quantum computer uses quantum states
analogous to CMOS registers. With efficient initialization, number of CMOS
registers is proportional to (n-1)! Number of qubits in a quantum computer is
approximately proportional to kn+2mn in the approach below. Using CMOS, the
bits per register is about proportional to kn, which is less since bits can be
irreversibly reset. In either concept, number of gates, or operations to
identify Hamiltonian cycles is proportional to kmn. However, a quantum computer
needs an additional exponentially large number of operations to accomplish a
probabilistic readout. In contrast, CMOS is deterministic and readout is
comparable to ordinary memory.
</summary>
    <author>
      <name>John Robert Burger</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">10 pages</arxiv:comment>
    <link href="http://arxiv.org/abs/cs/0508116v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/cs/0508116v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.CG" scheme="http://arxiv.org/schemas/atom"/>
    <category term="B.7.1; C.1.2" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/cs/0510039v1</id>
    <updated>2005-10-14T22:03:45Z</updated>
    <published>2005-10-14T22:03:45Z</published>
    <title>DyNoC: A Dynamic Infrastructure for Communication in Dynamically
  Reconfigurable Devices</title>
    <summary>  A new paradigm to support the communication among modules dynamically placed
on a reconfigurable device at run-time is presented. Based on the network on
chip (NoC) infrastructure, we developed a dynamic communication infrastructure
as well as routing methodologies capable to handle routing in a NoC with
obstacles created by dynamically placed components. We prove the unrestricted
reachability of components and pins, the deadlock-freeness and we finally show
the feasibility of our approach by means on real life example applications.
</summary>
    <author>
      <name>Christophe Bobda</name>
    </author>
    <author>
      <name>Ali Ahmadinia</name>
    </author>
    <author>
      <name>Mateusz Majer</name>
    </author>
    <author>
      <name>Juergen Teich</name>
    </author>
    <author>
      <name>Sandor P. Fekete</name>
    </author>
    <author>
      <name>Jan van der Veen</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">9 pages, 7 figures, 1 table, Latex, to appear in 15th International
  Conference on Field-Programmable Logic and Application</arxiv:comment>
    <link href="http://arxiv.org/abs/cs/0510039v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/cs/0510039v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="B.7; C.5; C.3" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/cs/0603091v1</id>
    <updated>2006-03-23T06:44:34Z</updated>
    <published>2006-03-23T06:44:34Z</published>
    <title>A New Reversible TSG Gate and Its Application For Designing Efficient
  Adder Circuits</title>
    <summary>  In the recent years, reversible logic has emerged as a promising technology
having its applications in low power CMOS, quantum computing, nanotechnology,
and optical computing. The classical set of gates such as AND, OR, and EXOR are
not reversible. This paper proposes a new 4 * 4 reversible gate called TSG
gate. The proposed gate is used to design efficient adder units. The most
significant aspect of the proposed gate is that it can work singly as a
reversible full adder i.e reversible full adder can now be implemented with a
single gate only. The proposed gate is then used to design reversible ripple
carry and carry skip adders. It is demonstrated that the adder architectures
designed using the proposed gate are much better and optimized, compared to
their existing counterparts in literature; in terms of number of reversible
gates and garbage outputs. Thus, this paper provides the initial threshold to
building of more complex system which can execute more complicated operations
using reversible logic.
</summary>
    <author>
      <name>Himanshu Thapliyal</name>
    </author>
    <author>
      <name>M. B Srinivas</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">5 Pages: Published in 7th International Symposium on Representations
  and Methodology of Future Computing Technologies(RM 2005), Tokyo, Japan,
  September 5-6, 2005</arxiv:comment>
    <link href="http://arxiv.org/abs/cs/0603091v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/cs/0603091v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/cs/0605039v4</id>
    <updated>2006-05-29T06:33:06Z</updated>
    <published>2006-05-09T05:45:52Z</published>
    <title>Fast and Generalized Polynomial Time Memory Consistency Verification</title>
    <summary>  The problem of verifying multi-threaded execution against the memory
consistency model of a processor is known to be an NP hard problem. However
polynomial time algorithms exist that detect almost all failures in such
execution. These are often used in practice for microprocessor verification. We
present a low complexity and fully parallelized algorithm to check program
execution against the processor consistency model. In addition our algorithm is
general enough to support a number of consistency models without any
degradation in performance. An implementation of this algorithm is currently
used in practice to verify processors in the post silicon stage for multiple
architectures.
</summary>
    <author>
      <name>Amitabha Roy</name>
    </author>
    <author>
      <name>Stephan Zeisset</name>
    </author>
    <author>
      <name>Charles J. Fleckenstein</name>
    </author>
    <author>
      <name>John C. Huang</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">To appear in the proceedings of Computer Aided Verification (CAV)
  2006</arxiv:comment>
    <link href="http://arxiv.org/abs/cs/0605039v4" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/cs/0605039v4" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.LO" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.PF" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/cs/0605143v1</id>
    <updated>2006-05-30T15:07:51Z</updated>
    <published>2006-05-30T15:07:51Z</published>
    <title>High-level synthesis under I/O Timing and Memory constraints</title>
    <summary>  The design of complex Systems-on-Chips implies to take into account
communication and memory access constraints for the integration of dedicated
hardware accelerator. In this paper, we present a methodology and a tool that
allow the High-Level Synthesis of DSP algorithm, under both I/O timing and
memory constraints. Based on formal models and a generic architecture, this
tool helps the designer to find a reasonable trade-off between both the
required I/O timing behavior and the internal memory access parallelism of the
circuit. The interest of our approach is demonstrated on the case study of a
FFT algorithm.
</summary>
    <author>
      <name>Philippe Coussy</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LESTER</arxiv:affiliation>
    </author>
    <author>
      <name>Gwenolé Corre</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LESTER</arxiv:affiliation>
    </author>
    <author>
      <name>Pierre Bomel</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LESTER</arxiv:affiliation>
    </author>
    <author>
      <name>Eric Senn</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LESTER</arxiv:affiliation>
    </author>
    <author>
      <name>Eric Martin</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LESTER</arxiv:affiliation>
    </author>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">International Symposium on Circuits And Systems (2005) 680-683</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/cs/0605143v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/cs/0605143v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/cs/0605146v1</id>
    <updated>2006-05-30T15:10:57Z</updated>
    <published>2006-05-30T15:10:57Z</published>
    <title>Synthèse Comportementale Sous Contraintes de Communication et de
  Placement Mémoire pour les composants du TDSI</title>
    <summary>  The design of complex Digital Signal Processing systems implies to minimize
architectural cost and to maximize timing performances while taking into
account communication and memory accesses constraints for the integration of
dedicated hardware accelerator. Unfortunately, the traditional Matlab/ Simulink
design flows gather not very flexible hardware blocs. In this paper, we present
a methodology and a tool that permit the High-Level Synthesis of DSP
applications, under both I/O timing and memory constraints. Based on formal
models and a generic architecture, our tool GAUT helps the designer in finding
a reasonable trade-off between the circuit's performance and its architectural
complexity. The efficiency of our approach is demonstrated on the case study of
a FFT algorithm.
</summary>
    <author>
      <name>Gwenolé Corre</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LESTER</arxiv:affiliation>
    </author>
    <author>
      <name>Philippe Coussy</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LESTER</arxiv:affiliation>
    </author>
    <author>
      <name>Pierre Bomel</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LESTER</arxiv:affiliation>
    </author>
    <author>
      <name>Eric Senn</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LESTER</arxiv:affiliation>
    </author>
    <author>
      <name>Eric Martin</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LESTER</arxiv:affiliation>
    </author>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">GRETSI'05 (Colloque sur le Traitement du Signal et de l'Image),
  Belgique (2005) 779-782</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/cs/0605146v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/cs/0605146v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/cs/0609028v1</id>
    <updated>2006-09-07T14:18:41Z</updated>
    <published>2006-09-07T14:18:41Z</published>
    <title>VLSI Implementation of RSA Encryption System Using Ancient Indian Vedic
  Mathematics</title>
    <summary>  This paper proposes the hardware implementation of RSA encryption/decryption
algorithm using the algorithms of Ancient Indian Vedic Mathematics that have
been modified to improve performance. The recently proposed hierarchical
overlay multiplier architecture is used in the RSA circuitry for multiplication
operation. The most significant aspect of the paper is the development of a
division architecture based on Straight Division algorithm of Ancient Indian
Vedic Mathematics and embedding it in RSA encryption/decryption circuitry for
improved efficiency. The coding is done in Verilog HDL and the FPGA synthesis
is done using Xilinx Spartan library. The results show that RSA circuitry
implemented using Vedic division and multiplication is efficient in terms of
area/speed compared to its implementation using conventional multiplication and
division architectures
</summary>
    <author>
      <name>Himanshu Thapliyal</name>
    </author>
    <author>
      <name>M. B Srinivas</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">5 Pages: Proceedings of SPIE -- Volume 5837 VLSI Circuits and Systems
  II, Jose F. Lopez, Francisco V. Fernandez, Jose Maria Lopez-Villegas, Jose M.
  de la Rosa, Editors, June 2005, pp. 888-892</arxiv:comment>
    <link href="http://arxiv.org/abs/cs/0609028v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/cs/0609028v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/cs/0609029v1</id>
    <updated>2006-09-07T14:25:21Z</updated>
    <published>2006-09-07T14:25:21Z</published>
    <title>Reversible Programmable Logic Array (RPLA) using Fredkin &amp; Feynman Gates
  for Industrial Electronics and Applications</title>
    <summary>  In recent years, reversible logic has emerged as a promising computing
paradigm having application in low power CMOS, quantum computing,
nanotechnology, and optical computing. The classical set of gates such as AND,
OR, and EXOR are not reversible. In this paper, the authors have proposed
reversible programmable logic array (RPLA) architecture using reversible
Fredkin and Feynman gates. The proposed RPLA has n inputs and m outputs and can
realize m functions of n variables. In order to demonstrate the design of RPLA,
a 3 input RPLA is designed which can perform any 28 functions using the
combination of 8 min terms (23). Furthermore, the application of the designed 3
input RPLA is shown by implementing the full adder and full subtractor
functions through it.
</summary>
    <author>
      <name>Himanshu Thapliyal</name>
    </author>
    <author>
      <name>Hamid R. Arabnia</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Published in Proceedings of the International Conference on Embedded
  Systems and Applications(ESA'06),Las Vegas, U.S.A, June 2006(CSREA Press)</arxiv:comment>
    <link href="http://arxiv.org/abs/cs/0609029v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/cs/0609029v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/cs/0609036v1</id>
    <updated>2006-09-08T05:36:20Z</updated>
    <published>2006-09-08T05:36:20Z</published>
    <title>Reduced Area Low Power High Throughput BCD Adders for IEEE 754r Format</title>
    <summary>  IEEE 754r is the ongoing revision to the IEEE 754 floating point standard and
a major enhancement to the standard is the addition of decimal format. Firstly,
this paper proposes novel two transistor AND and OR gates. The proposed AND
gate has no power supply, thus it can be referred as the Powerless AND gate.
Similarly, the proposed two transistor OR gate has no ground and can be
referred as Groundless OR. Secondly for IEEE 754r format, two novel BCD adders
called carry skip and carry look-ahead BCD adders are also proposed in this
paper. In order to design the carry look-ahead BCD adder, a novel 4 bit carry
look-ahead adder called NCLA is proposed which forms the basic building block
of the proposed carry look-ahead BCD adder. Finally, the proposed two
transistors AND and OR gates are used to provide the optimized small area low
power high throughput circuitries of the proposed BCD adders.
</summary>
    <author>
      <name>Himanshu Thapliyal</name>
    </author>
    <author>
      <name>Hamid R. Arabnia</name>
    </author>
    <author>
      <name>M. B Srinivas</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">6 Pages;Published in Proceedings of the 11th International CSI
  Computer Conference (CSICC'06), Tehran, Jan 24-26, 2006, pp.59-64</arxiv:comment>
    <link href="http://arxiv.org/abs/cs/0609036v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/cs/0609036v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0706.1692v1</id>
    <updated>2007-06-12T13:45:50Z</updated>
    <published>2007-06-12T13:45:50Z</published>
    <title>A Methodology for Efficient Space-Time Adapter Design Space Exploration:
  A Case Study of an Ultra Wide Band Interleaver</title>
    <summary>  This paper presents a solution to efficiently explore the design space of
communication adapters. In most digital signal processing (DSP) applications,
the overall architecture of the system is significantly affected by
communication architecture, so the designers need specifically optimized
adapters. By explicitly modeling these communications within an effective
graph-theoretic model and analysis framework, we automatically generate an
optimized architecture, named Space-Time AdapteR (STAR). Our design flow inputs
a C description of Input/Output data scheduling, and user requirements
(throughput, latency, parallelism...), and formalizes communication constraints
through a Resource Constraints Graph (RCG). The RCG properties enable an
efficient architecture space exploration in order to synthesize a STAR
component. The proposed approach has been tested to design an industrial data
mixing block example: an Ultra-Wideband interleaver.
</summary>
    <author>
      <name>Cyrille Chavet</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LESTER, STM</arxiv:affiliation>
    </author>
    <author>
      <name>Philippe Coussy</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LESTER</arxiv:affiliation>
    </author>
    <author>
      <name>Pascal Urard</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">STM</arxiv:affiliation>
    </author>
    <author>
      <name>Eric Martin</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LESTER</arxiv:affiliation>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">ISBN:1-4244-0921-7</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Proceedings of the IEEE International Symposium on Circuits and
  Systems (ISCAS) (28/05/2007) 2946</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0706.1692v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0706.1692v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0706.2732v1</id>
    <updated>2007-06-19T14:18:57Z</updated>
    <published>2007-06-19T14:18:57Z</published>
    <title>A Design Methodology for Space-Time Adapter</title>
    <summary>  This paper presents a solution to efficiently explore the design space of
communication adapters. In most digital signal processing (DSP) applications,
the overall architecture of the system is significantly affected by
communication architecture, so the designers need specifically optimized
adapters. By explicitly modeling these communications within an effective
graph-theoretic model and analysis framework, we automatically generate an
optimized architecture, named Space-Time AdapteR (STAR). Our design flow inputs
a C description of Input/Output data scheduling, and user requirements
(throughput, latency, parallelism...), and formalizes communication constraints
through a Resource Constraints Graph (RCG). The RCG properties enable an
efficient architecture space exploration in order to synthesize a STAR
component. The proposed approach has been tested to design an industrial data
mixing block example: an Ultra-Wideband interleaver.
</summary>
    <author>
      <name>Cyrille Chavet</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LESTER</arxiv:affiliation>
    </author>
    <author>
      <name>Philippe Coussy</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LESTER</arxiv:affiliation>
    </author>
    <author>
      <name>Pascal Urard</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">STM</arxiv:affiliation>
    </author>
    <author>
      <name>Eric Martin</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LESTER</arxiv:affiliation>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">ISBN : 978-1-59593-606-8</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Proceedings of the 2007 ACM Great Lakes Symposium on VLSI
  (12/03/2007) 347</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0706.2732v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0706.2732v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0706.3009v1</id>
    <updated>2007-06-20T15:19:01Z</updated>
    <published>2007-06-20T15:19:01Z</published>
    <title>Application of a design space exploration tool to enhance interleaver
  generation</title>
    <summary>  This paper presents a methodology to efficiently explore the design space of
communication adapters. In most digital signal processing (DSP) applications,
the overall performance of the system is significantly affected by
communication architectures, as a consequence the designers need specifically
optimized adapters. By explicitly modeling these communications within an
effective graph-theoretic model and analysis framework, we automatically
generate an optimized architecture, named Space-Time AdapteR (STAR). Our design
flow inputs a C description of Input/Output data scheduling, and user
requirements (throughput, latency, parallelism...), and formalizes
communication constraints through a Resource Constraints Graph (RCG). Design
space exploration is then performed through associated tools, to synthesize a
STAR component under time-to-market constraints. The proposed approach has been
tested to design an industrial data mixing block example: an Ultra-Wideband
interleaver.
</summary>
    <author>
      <name>Cyrille Chavet</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LESTER, STM</arxiv:affiliation>
    </author>
    <author>
      <name>Philippe Coussy</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LESTER</arxiv:affiliation>
    </author>
    <author>
      <name>Pascal Urard</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">STM</arxiv:affiliation>
    </author>
    <author>
      <name>Eric Martin</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LESTER</arxiv:affiliation>
    </author>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Proceedings of the European Signal Processing Conference
  (EUSIPCO-2007) (03/09/2007)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0706.3009v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0706.3009v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.IT" scheme="http://arxiv.org/schemas/atom"/>
    <category term="math.IT" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0708.1962v1</id>
    <updated>2007-08-14T21:41:55Z</updated>
    <published>2007-08-14T21:41:55Z</published>
    <title>Exact Cover with light</title>
    <summary>  We suggest a new optical solution for solving the YES/NO version of the Exact
Cover problem by using the massive parallelism of light. The idea is to build
an optical device which can generate all possible solutions of the problem and
then to pick the correct one. In our case the device has a graph-like
representation and the light is traversing it by following the routes given by
the connections between nodes. The nodes are connected by arcs in a special way
which lets us to generate all possible covers (exact or not) of the given set.
For selecting the correct solution we assign to each item, from the set to be
covered, a special integer number. These numbers will actually represent delays
induced to light when it passes through arcs. The solution is represented as a
subray arriving at a certain moment in the destination node. This will tell us
if an exact cover does exist or not.
</summary>
    <author>
      <name>Mihai Oltean</name>
    </author>
    <author>
      <name>Oana Muntean</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1007/s00354-008-0049-5</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1007/s00354-008-0049-5" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">20 pages, 4 figures, New Generation Computing, accepted, 2007</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">New Generation Computing, Springer-Verlag, Vol. 26, Issue 4, pp.
  327-344, 2008</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0708.1962v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0708.1962v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.DC" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0708.1964v1</id>
    <updated>2007-08-14T21:46:32Z</updated>
    <published>2007-08-14T21:46:32Z</published>
    <title>Solving the subset-sum problem with a light-based device</title>
    <summary>  We propose a special computational device which uses light rays for solving
the subset-sum problem. The device has a graph-like representation and the
light is traversing it by following the routes given by the connections between
nodes. The nodes are connected by arcs in a special way which lets us to
generate all possible subsets of the given set. To each arc we assign either a
number from the given set or a predefined constant. When the light is passing
through an arc it is delayed by the amount of time indicated by the number
placed in that arc. At the destination node we will check if there is a ray
whose total delay is equal to the target value of the subset sum problem (plus
some constants).
</summary>
    <author>
      <name>Mihai Oltean</name>
    </author>
    <author>
      <name>Oana Muntean</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1007/s11047-007-9059-3</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1007/s11047-007-9059-3" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">14 pages, 6 figures, Natural Computing, 2007</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Natural Computing, Springer-Verlag, Vol 8, Issue 2, pp. 321-331,
  2009</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0708.1964v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0708.1964v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AI" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.DC" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.3789v1</id>
    <updated>2007-10-19T20:59:53Z</updated>
    <published>2007-10-19T20:59:53Z</published>
    <title>Frequency Analysis of Decoupling Capacitors for Three Voltage Supplies
  in SoC</title>
    <summary>  Reduction in power consumption has become a major criterion of design in
modern ICs. One such scheme to reduce power consumption by an IC is the use of
multiple power supplies for critical and non-critical paths. To maintain the
impedance of a power distribution system below a specified level, multiple
decoupling capacitors are placed at different levels of power grid hierarchy.
This paper describes about three-voltage supply power distribution systems. The
noise at one power supply can propagate to the other power supply, causing
power and signal integrity problems in the overall system. Effects such as
anti-resonance and remedies for these effects are studied. Impedance of the
three-voltage supply power distribution system is calculated in terms of
RLC-model of decoupling capacitors. Further the obtained impedance depends on
the frequency; hence brief frequency analysis of impedance is done.
</summary>
    <author>
      <name>Mohd Abubakr</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">5 pages, 9 figures, Submitted to ICCSC 2008</arxiv:comment>
    <link href="http://arxiv.org/abs/0710.3789v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.3789v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4630v1</id>
    <updated>2007-10-25T08:07:11Z</updated>
    <published>2007-10-25T08:07:11Z</published>
    <title>CAFFEINE: Template-Free Symbolic Model Generation of Analog Circuits via
  Canonical Form Functions and Genetic Programming</title>
    <summary>  This paper presents a method to automatically generate compact symbolic
performance models of analog circuits with no prior specification of an
equation template. The approach takes SPICE simulation data as input, which
enables modeling of any nonlinear circuits and circuit characteristics. Genetic
programming is applied as a means of traversing the space of possible symbolic
expressions. A grammar is specially designed to constrain the search to a
canonical form for functions. Novel evolutionary search operators are designed
to exploit the structure of the grammar. The approach generates a set of
symbolic models which collectively provide a tradeoff between error and model
complexity. Experimental results show that the symbolic models generated are
compact and easy to understand, making this an effective method for aiding
understanding in analog design. The models also demonstrate better prediction
quality than posynomials.
</summary>
    <author>
      <name>Trent Mcconaghy</name>
    </author>
    <author>
      <name>Tom Eeckelaert</name>
    </author>
    <author>
      <name>Georges Gielen</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4630v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4630v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4638v1</id>
    <updated>2007-10-25T08:10:40Z</updated>
    <published>2007-10-25T08:10:40Z</published>
    <title>Buffer Insertion for Bridges and Optimal Buffer Sizing for Communication
  Sub-System of Systems-on-Chip</title>
    <summary>  We have presented an optimal buffer sizing and buffer insertion methodology
which uses stochastic models of the architecture and Continuous Time Markov
Decision Processes CTMDPs. Such a methodology is useful in managing the scarce
buffer resources available on chip as compared to network based data
communication which can have large buffer space. The modeling of this problem
in terms of a CT-MDP framework lead to a nonlinear formulation due to usage of
bridges in the bus architecture. We present a methodology to split the problem
into several smaller though linear systems and we then solve these subsystems.
</summary>
    <author>
      <name>Sankalp S. Kallakuri</name>
    </author>
    <author>
      <name>Alex Doboli</name>
    </author>
    <author>
      <name>Eugene A. Feinberg</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4638v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4638v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4639v1</id>
    <updated>2007-10-25T08:11:06Z</updated>
    <published>2007-10-25T08:11:06Z</published>
    <title>Modeling the Non-Linear Behavior of Library Cells for an Accurate Static
  Noise Analysis</title>
    <summary>  In signal integrity analysis, the joint effect of propagated noise through
library cells, and of the noise injected on a quiet net by neighboring
switching nets through coupling capacitances, must be considered in order to
accurately estimate the overall noise impact on design functionality and
performances. In this work the impact of the cell non-linearity on the noise
glitch waveform is analyzed in detail, and a new macromodel that allows to
accurately and efficiently modeling the non-linear effects of the victim driver
in noise analysis is presented. Experimental results demonstrate the
effectiveness of our method, and confirm that existing noise analysis
approaches based on linear superposition of the propagated and
crosstalk-injected noise can be highly inaccurate, thus impairing the sign-off
functional verification phase.
</summary>
    <author>
      <name>Cristiano Forzan</name>
    </author>
    <author>
      <name>Davide Pandini</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4639v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4639v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4643v1</id>
    <updated>2007-10-25T08:14:40Z</updated>
    <published>2007-10-25T08:14:40Z</published>
    <title>Generic Pipelined Processor Modeling and High Performance Cycle-Accurate
  Simulator Generation</title>
    <summary>  Detailed modeling of processors and high performance cycle-accurate
simulators are essential for today's hardware and software design. These
problems are challenging enough by themselves and have seen many previous
research efforts. Addressing both simultaneously is even more challenging, with
many existing approaches focusing on one over another. In this paper, we
propose the Reduced Colored Petri Net (RCPN) model that has two advantages:
first, it offers a very simple and intuitive way of modeling pipelined
processors; second, it can generate high performance cycle-accurate simulators.
RCPN benefits from all the useful features of Colored Petri Nets without
suffering from their exponential growth in complexity. RCPN processor models
are very intuitive since they are a mirror image of the processor pipeline
block diagram. Furthermore, in our experiments on the generated cycle-accurate
simulators for XScale and StrongArm processor models, we achieved an order of
magnitude (~15 times) speedup over the popular SimpleScalar ARM simulator.
</summary>
    <author>
      <name>Mehrdad Reshadi</name>
    </author>
    <author>
      <name>Nikil Dutt</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1109/DATE.2005.166</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1109/DATE.2005.166" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4643v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4643v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.PF" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4644v1</id>
    <updated>2007-10-25T08:18:14Z</updated>
    <published>2007-10-25T08:18:14Z</published>
    <title>Cycle Accurate Binary Translation for Simulation Acceleration in Rapid
  Prototyping of SoCs</title>
    <summary>  In this paper, the application of a cycle accurate binary translator for
rapid prototyping of SoCs will be presented. This translator generates code to
run on a rapid prototyping system consisting of a VLIW processor and FPGAs. The
generated code is annotated with information that triggers cycle generation for
the hardware in parallel to the execution of the translated program. The VLIW
processor executes the translated program whereas the FPGAs contain the
hardware for the parallel cycle generation and the bus interface that adapts
the bus of the VLIW processor to the SoC bus of the emulated processor core.
</summary>
    <author>
      <name>Jurgen Schnerr</name>
    </author>
    <author>
      <name>Oliver Bringmann</name>
    </author>
    <author>
      <name>Wolfgang Rosenstiel</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4644v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4644v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4649v1</id>
    <updated>2007-10-25T08:24:02Z</updated>
    <published>2007-10-25T08:24:02Z</published>
    <title>Stochastic Power Grid Analysis Considering Process Variations</title>
    <summary>  In this paper, we investigate the impact of interconnect and device process
variations on voltage fluctuations in power grids. We consider random
variations in the power grid's electrical parameters as spatial stochastic
processes and propose a new and efficient method to compute the stochastic
voltage response of the power grid. Our approach provides an explicit
analytical representation of the stochastic voltage response using orthogonal
polynomials in a Hilbert space. The approach has been implemented in a
prototype software called OPERA (Orthogonal Polynomial Expansions for Response
Analysis). Use of OPERA on industrial power grids demonstrated speed-ups of up
to two orders of magnitude. The results also show a significant variation of
about $\pm$ 35% in the nominal voltage drops at various nodes of the power
grids and demonstrate the need for variation-aware power grid analysis.
</summary>
    <author>
      <name>Praveen Ghanta</name>
    </author>
    <author>
      <name>Sarma Vrudhula</name>
    </author>
    <author>
      <name>Rajendran Panda</name>
    </author>
    <author>
      <name>Janet Wang</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4649v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4649v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4652v1</id>
    <updated>2007-10-25T08:31:15Z</updated>
    <published>2007-10-25T08:31:15Z</published>
    <title>Locality-Aware Process Scheduling for Embedded MPSoCs</title>
    <summary>  Utilizing on-chip caches in embedded multiprocessor-system-on-a-chip (MPSoC)
based systems is critical from both performance and power perspectives. While
most of the prior work that targets at optimizing cache behavior are performed
at hardware and compilation levels, operating system (OS) can also play major
role as it sees the global access pattern information across applications. This
paper proposes a cache-conscious OS process scheduling strategy based on data
reuse. The proposed scheduler implements two complementary approaches. First,
the processes that do not share any data between them are scheduled at
different cores if it is possible to do so. Second, the processes that could
not be executed at the same time (due to dependences) but share data among each
other are mapped to the same processor core so that they share the cache
contents. Our experimental results using this new data locality aware OS
scheduling strategy are promising, and show significant improvements in task
completion times.
</summary>
    <author>
      <name>Mahmut Kandemir</name>
    </author>
    <author>
      <name>Guilin Chen</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4652v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4652v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4653v1</id>
    <updated>2007-10-25T08:32:08Z</updated>
    <published>2007-10-25T08:32:08Z</published>
    <title>Simultaneous Reduction of Dynamic and Static Power in Scan Structures</title>
    <summary>  Power dissipation during test is a major challenge in testing integrated
circuits. Dynamic power has been the dominant part of power dissipation in CMOS
circuits, however, in future technologies the static portion of power
dissipation will outreach the dynamic portion. This paper proposes an efficient
technique to reduce both dynamic and static power dissipation in scan
structures. Scan cell outputs which are not on the critical path(s) are
multiplexed to fixed values during scan mode. These constant values and primary
inputs are selected such that the transitions occurred on non-multiplexed scan
cells are suppressed and the leakage current during scan mode is decreased. A
method for finding these vectors is also proposed. Effectiveness of this
technique is proved by experiments performed on ISCAS89 benchmark circuits.
</summary>
    <author>
      <name>Shervin Sharifi</name>
    </author>
    <author>
      <name>Javid Jaffari</name>
    </author>
    <author>
      <name>Mohammad Hosseinabady</name>
    </author>
    <author>
      <name>Ali Afzali-Kusha</name>
    </author>
    <author>
      <name>Zainalabedin Navabi</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4653v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4653v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4654v1</id>
    <updated>2007-10-25T08:33:14Z</updated>
    <published>2007-10-25T08:33:14Z</published>
    <title>Modeling Interconnect Variability Using Efficient Parametric Model Order
  Reduction</title>
    <summary>  Assessing IC manufacturing process fluctuations and their impacts on IC
interconnect performance has become unavoidable for modern DSM designs.
However, the construction of parametric interconnect models is often hampered
by the rapid increase in computational cost and model complexity. In this paper
we present an efficient yet accurate parametric model order reduction algorithm
for addressing the variability of IC interconnect performance. The efficiency
of the approach lies in a novel combination of low-rank matrix approximation
and multi-parameter moment matching. The complexity of the proposed parametric
model order reduction is as low as that of a standard Krylov subspace method
when applied to a nominal system. Under the projection-based framework, our
algorithm also preserves the passivity of the resulting parametric models.
</summary>
    <author>
      <name>Peng Li</name>
    </author>
    <author>
      <name>Frank Liu</name>
    </author>
    <author>
      <name>Xin Li</name>
    </author>
    <author>
      <name>Lawrence T. Pileggi</name>
    </author>
    <author>
      <name>Sani R. Nassif</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4654v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4654v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4656v1</id>
    <updated>2007-10-25T08:34:32Z</updated>
    <published>2007-10-25T08:34:32Z</published>
    <title>A Memory Hierarchical Layer Assigning and Prefetching Technique to
  Overcome the Memory Performance/Energy Bottleneck</title>
    <summary>  The memory subsystem has always been a bottleneck in performance as well as
significant power contributor in memory intensive applications. Many
researchers have presented multi-layered memory hierarchies as a means to
design energy and performance efficient systems. However, most of the previous
work do not explore trade-offs systematically. We fill this gap by proposing a
formalized technique that takes into consideration data reuse, limited lifetime
of the arrays of an application and application specific prefetching
opportunities, and performs a thorough trade-off exploration for different
memory layer sizes. This technique has been implemented on a prototype tool,
which was tested successfully using nine real-life applications of industrial
relevance. Following this approach we have able to reduce execution time up to
60%, and energy consumption up to 70%.
</summary>
    <author>
      <name>Minas Dasygenis</name>
    </author>
    <author>
      <name>Erik Brockmeyer</name>
    </author>
    <author>
      <name>Bart Durinck</name>
    </author>
    <author>
      <name>Francky Catthoor</name>
    </author>
    <author>
      <name>Dimitrios Soudris</name>
    </author>
    <author>
      <name>Antonios Thanailakis</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4656v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4656v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4660v1</id>
    <updated>2007-10-25T08:36:55Z</updated>
    <published>2007-10-25T08:36:55Z</published>
    <title>Thermal-Aware Task Allocation and Scheduling for Embedded Systems</title>
    <summary>  Temperature affects not only the reliability but also the performance, power,
and cost of the embedded system. This paper proposes a thermal-aware task
allocation and scheduling algorithm for embedded systems. The algorithm is used
as a sub-routine for hardware/software co-synthesis to reduce the peak
temperature and achieve a thermally even distribution while meeting real time
constraints. The paper investigates both power-aware and thermal-aware
approaches to task allocation and scheduling. The experimental results show
that the thermal-aware approach outperforms the power-aware schemes in terms of
maximal and average temperature reductions. To the best of our knowledge, this
is the first task allocation and scheduling algorithm that takes temperature
into consideration.
</summary>
    <author>
      <name>W. -L. Hung</name>
    </author>
    <author>
      <name>Y. Xie</name>
    </author>
    <author>
      <name>N. Vijaykrishnan</name>
    </author>
    <author>
      <name>M. Kandemir</name>
    </author>
    <author>
      <name>M. J. Irwin</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4660v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4660v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4663v1</id>
    <updated>2007-10-25T08:41:06Z</updated>
    <published>2007-10-25T08:41:06Z</published>
    <title>Statistical Modeling of Pipeline Delay and Design of Pipeline under
  Process Variation to Enhance Yield in sub-100nm Technologies</title>
    <summary>  Operating frequency of a pipelined circuit is determined by the delay of the
slowest pipeline stage. However, under statistical delay variation in sub-100nm
technology regime, the slowest stage is not readily identifiable and the
estimation of the pipeline yield with respect to a target delay is a
challenging problem. We have proposed analytical models to estimate yield for a
pipelined design based on delay distributions of individual pipe stages. Using
the proposed models, we have shown that change in logic depth and imbalance
between the stage delays can improve the yield of a pipeline. A statistical
methodology has been developed to optimally design a pipeline circuit for
enhancing yield. Optimization results show that, proper imbalance among the
stage delays in a pipeline improves design yield by 9% for the same area and
performance (and area reduction by about 8.4% under a yield constraint) over a
balanced design.
</summary>
    <author>
      <name>Animesh Datta</name>
    </author>
    <author>
      <name>Swarup Bhunia</name>
    </author>
    <author>
      <name>Saibal Mukhopadhyay</name>
    </author>
    <author>
      <name>Nilanjan Banerjee</name>
    </author>
    <author>
      <name>Kaushik Roy</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4663v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4663v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4665v1</id>
    <updated>2007-10-25T08:43:31Z</updated>
    <published>2007-10-25T08:43:31Z</published>
    <title>New Perspectives and Opportunities From the Wild West of Microelectronic
  Biochips</title>
    <summary>  Application of Microelectronic to bioanalysis is an emerging field which
holds great promise. From the standpoint of electronic and system design,
biochips imply a radical change of perspective, since new, completely different
constraints emerge while other usual constraints can be relaxed. While
electronic parts of the system can rely on the usual established design-flow,
fluidic and packaging design, calls for a new approach which relies
significantly on experiments. We hereby make some general considerations based
on our experience in the development of biochips for cell analysis.
</summary>
    <author>
      <name>Nicolo Manaresi</name>
    </author>
    <author>
      <name>Gianni Medoro</name>
    </author>
    <author>
      <name>Melanie Abonnenc</name>
    </author>
    <author>
      <name>Vincent Auger</name>
    </author>
    <author>
      <name>Paul Vulto</name>
    </author>
    <author>
      <name>Aldo Romani</name>
    </author>
    <author>
      <name>Luigi Altomare</name>
    </author>
    <author>
      <name>Marco Tartagni</name>
    </author>
    <author>
      <name>Roberto Guerrieri</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4665v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4665v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4673v1</id>
    <updated>2007-10-25T08:48:12Z</updated>
    <published>2007-10-25T08:48:12Z</published>
    <title>Design of Fault-Tolerant and Dynamically-Reconfigurable Microfluidic
  Biochips</title>
    <summary>  Microfluidics-based biochips are soon expected to revolutionize clinical
diagnosis, DNA sequencing, and other laboratory procedures involving molecular
biology. Most microfluidic biochips are based on the principle of continuous
fluid flow and they rely on permanently-etched microchannels, micropumps, and
microvalves. We focus here on the automated design of "digital" droplet-based
microfluidic biochips. In contrast to continuous-flow systems, digital
microfluidics offers dynamic reconfigurability; groups of cells in a
microfluidics array can be reconfigured to change their functionality during
the concurrent execution of a set of bioassays. We present a simulated
annealing-based technique for module placement in such biochips. The placement
procedure not only addresses chip area, but it also considers fault tolerance,
which allows a microfluidic module to be relocated elsewhere in the system when
a single cell is detected to be faulty. Simulation results are presented for a
case study involving the polymerase chain reaction.
</summary>
    <author>
      <name>Fei Su</name>
    </author>
    <author>
      <name>Krishnendu Chakrabarty</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4673v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4673v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4684v1</id>
    <updated>2007-10-25T09:07:44Z</updated>
    <published>2007-10-25T09:07:44Z</published>
    <title>Reliability-Centric High-Level Synthesis</title>
    <summary>  Importance of addressing soft errors in both safety critical applications and
commercial consumer products is increasing, mainly due to ever shrinking
geometries, higher-density circuits, and employment of power-saving techniques
such as voltage scaling and component shut-down. As a result, it is becoming
necessary to treat reliability as a first-class citizen in system design. In
particular, reliability decisions taken early in system design can have
significant benefits in terms of design quality. Motivated by this observation,
this paper presents a reliability-centric high-level synthesis approach that
addresses the soft error problem. The proposed approach tries to maximize
reliability of the design while observing the bounds on area and performance,
and makes use of our reliability characterization of hardware components such
as adders and multipliers. We implemented the proposed approach, performed
experiments with several designs, and compared the results with those obtained
by a prior proposal.
</summary>
    <author>
      <name>S. Tosun</name>
    </author>
    <author>
      <name>N. Mansouri</name>
    </author>
    <author>
      <name>E. Arvas</name>
    </author>
    <author>
      <name>M. Kandemir</name>
    </author>
    <author>
      <name>Yuan Xie</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4684v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4684v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4685v1</id>
    <updated>2007-10-25T09:08:39Z</updated>
    <published>2007-10-25T09:08:39Z</published>
    <title>Reliable System Specification for Self-Checking Data-Paths</title>
    <summary>  The design of reliable circuits has received a lot of attention in the past,
leading to the definition of several design techniques introducing fault
detection and fault tolerance properties in systems for critical
applications/environments. Such design methodologies tackled the problem at
different abstraction levels, from switch-level to logic, RT level, and more
recently to system level. Aim of this paper is to introduce a novel
system-level technique based on the redefinition of the operators functionality
in the system specification. This technique provides reliability properties to
the system data path, transparently with respect to the designer. Feasibility,
fault coverage, performance degradation and overheads are investigated on a FIR
circuit.
</summary>
    <author>
      <name>C. Bolchini</name>
    </author>
    <author>
      <name>F. Salice</name>
    </author>
    <author>
      <name>D. Sciuto</name>
    </author>
    <author>
      <name>L. Pomante</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4685v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4685v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4686v1</id>
    <updated>2007-10-25T09:08:40Z</updated>
    <published>2007-10-25T09:08:40Z</published>
    <title>Test Planning for Mixed-Signal SOCs with Wrapped Analog Cores</title>
    <summary>  Many SOCs today contain both digital and analog embedded cores. Even though
the test cost for such mixed-signal SOCs is significantly higher than that for
digital SOCs, most prior research in this area has focused exclusively on
digital cores. We propose a low-cost test development methodology for
mixed-signal SOCs that allows the analog and digital cores to be tested in a
unified manner, thereby minimizing the overall test cost. The analog cores in
the SOC are wrapped such that they can be accessed using a digital test access
mechanism (TAM). We evaluate the impact of the use of analog test wrappers on
area overhead and test time. To reduce area overhead, we present an analog test
wrapper optimization technique, which is then combined with TAM optimization in
a cost-oriented heuristic approach for test scheduling. We also demonstrate the
feasibility of using analog wrappers by presenting transistor-level simulations
for an analog wrapper and a representative core. We present experimental
results on test scheduling for an ITC'02 benchmark SOC that has been augmented
with five analog cores.
</summary>
    <author>
      <name>Anuja Sehgal</name>
    </author>
    <author>
      <name>Fang Liu</name>
    </author>
    <author>
      <name>Sule Ozev</name>
    </author>
    <author>
      <name>Krishnendu Chakrabarty</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4686v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4686v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4687v1</id>
    <updated>2007-10-25T09:09:14Z</updated>
    <published>2007-10-25T09:09:14Z</published>
    <title>On-Chip Test Infrastructure Design for Optimal Multi-Site Testing of
  System Chips</title>
    <summary>  Multi-site testing is a popular and effective way to increase test throughput
and reduce test costs. We present a test throughput model, in which we focus on
wafer testing, and consider parameters like test time, index time,
abort-on-fail, and contact yield. Conventional multi-site testing requires
sufficient ATE resources, such as ATE channels, to allow to test multiple SOCs
in parallel. In this paper, we design and optimize on-chip DfT, in order to
maximize the test throughput for a given SOC and ATE. The on-chip DfT consists
of an E-RPCT wrapper, and, for modular SOCs, module wrappers and TAMs. We
present experimental results for a Philips SOC and several ITC'02 SOC Test
Benchmarks.
</summary>
    <author>
      <name>Sandeep Kumar Goel</name>
    </author>
    <author>
      <name>Erik Jan Marinissen</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4687v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4687v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4688v1</id>
    <updated>2007-10-25T09:09:34Z</updated>
    <published>2007-10-25T09:09:34Z</published>
    <title>On the Optimal Design of Triple Modular Redundancy Logic for SRAM-based
  FPGAs</title>
    <summary>  Triple Modular Redundancy (TMR) is a suitable fault tolerant technique for
SRAM-based FPGA. However, one of the main challenges in achieving 100%
robustness in designs protected by TMR running on programmable platforms is to
prevent upsets in the routing from provoking undesirable connections between
signals from distinct redundant logic parts, which can generate an error in the
output. This paper investigates the optimal design of the TMR logic (e.g., by
cleverly inserting voters) to ensure robustness. Four different versions of a
TMR digital filter were analyzed by fault injection. Faults were randomly
inserted straight into the bitstream of the FPGA. The experimental results
presented in this paper demonstrate that the number and placement of voters in
the TMR design can directly affect the fault tolerance, ranging from 4.03% to
0.98% the number of upsets in the routing able to cause an error in the TMR
circuit.
</summary>
    <author>
      <name>F. Lima Kastensmidt</name>
    </author>
    <author>
      <name>L. Sterpone</name>
    </author>
    <author>
      <name>L. Carro</name>
    </author>
    <author>
      <name>M. Sonza Reorda</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4688v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4688v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4691v1</id>
    <updated>2007-10-25T09:11:11Z</updated>
    <published>2007-10-25T09:11:11Z</published>
    <title>An O(bn^2) Time Algorithm for Optimal Buffer Insertion with b Buffer
  Types</title>
    <summary>  Buffer insertion is a popular technique to reduce the interconnect delay. The
classic buffer insertion algorithm of van Ginneken has time complexity O(n^2),
where n is the number of buffer positions. Lillis, Cheng and Lin extended van
Ginneken's algorithm to allow b buffer types in time O (b^2 n^2). For modern
design libraries that contain hundreds of buffers, it is a serious challenge to
balance the speed and performance of the buffer insertion algorithm. In this
paper, we present a new algorithm that computes the optimal buffer insertion in
O (bn^2) time. The reduction is achieved by the observation that the (Q, C)
pairs of the candidates that generate the new candidates must form a convex
hull. On industrial test cases, the new algorithm is faster than the previous
best buffer insertion algorithms by orders of magnitude.
</summary>
    <author>
      <name>Zhuo Li</name>
    </author>
    <author>
      <name>Weiping Shi</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4691v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4691v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4693v1</id>
    <updated>2007-10-25T09:14:05Z</updated>
    <published>2007-10-25T09:14:05Z</published>
    <title>Memory Testing Under Different Stress Conditions: An Industrial
  Evaluation</title>
    <summary>  This paper presents the effectiveness of various stress conditions (mainly
voltage and frequency) on detecting the resistive shorts and open defects in
deep sub-micron embedded memories in an industrial environment. Simulation
studies on very-low voltage, high voltage and at-speed testing show the need of
the stress conditions for high quality products; i.e., low defect-per-million
(DPM) level, which is driving the semiconductor market today. The above test
conditions have been validated to screen out bad devices on real silicon (a
test-chip) built on CMOS 0.18 um technology. IFA (inductive fault analysis)
based simulation technique leads to an efficient fault coverage and DPM
estimator, which helps the customers upfront to make decisions on test
algorithm implementations under different stress conditions in order to reduce
the number of test escapes.
</summary>
    <author>
      <name>Ananta K. Majhi</name>
    </author>
    <author>
      <name>Mohamed Azimane</name>
    </author>
    <author>
      <name>Guido Gronthoud</name>
    </author>
    <author>
      <name>Maurice Lousberg</name>
    </author>
    <author>
      <name>Stefan Eichenberger</name>
    </author>
    <author>
      <name>Fred Bowen</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4693v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4693v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4697v1</id>
    <updated>2007-10-25T09:16:49Z</updated>
    <published>2007-10-25T09:16:49Z</published>
    <title>Statistical Timing Based Optimization using Gate Sizing</title>
    <summary>  The increased dominance of intra-die process variations has motivated the
field of Statistical Static Timing Analysis (SSTA) and has raised the need for
SSTA-based circuit optimization. In this paper, we propose a new sensitivity
based, statistical gate sizing method. Since brute-force computation of the
change in circuit delay distribution to gate size change is computationally
expensive, we propose an efficient and exact pruning algorithm. The pruning
algorithm is based on a novel theory of perturbation bounds which are shown to
decrease as they propagate through the circuit. This allows pruning of gate
sensitivities without complete propagation of their perturbations. We apply our
proposed optimization algorithm to ISCAS benchmark circuits and demonstrate the
accuracy and efficiency of the proposed method. Our results show an improvement
of up to 10.5% in the 99-percentile circuit delay for the same circuit area,
using the proposed statistical optimizer and a run time improvement of up to
56x compared to the brute-force approach.
</summary>
    <author>
      <name>Aseem Agarwal</name>
    </author>
    <author>
      <name>Kaviraj Chopra</name>
    </author>
    <author>
      <name>David Blaauw</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4697v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4697v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4703v1</id>
    <updated>2007-10-25T09:27:22Z</updated>
    <published>2007-10-25T09:27:22Z</published>
    <title>A Way Memoization Technique for Reducing Power Consumption of Caches in
  Application Specific Integrated Processors</title>
    <summary>  This paper presents a technique for eliminating redundant cache-tag and
cache-way accesses to reduce power consumption. The basic idea is to keep a
small number of Most Recently Used (MRU) addresses in a Memory Address Buffer
(MAB) and to omit redundant tag and way accesses when there is a MAB-hit. Since
the approach keeps only tag and set-index values in the MAB, the energy and
area overheads are relatively small even for a MAB with a large number of
entries. Furthermore, the approach does not sacrifice the performance. In other
words, neither the cycle time nor the number of executed cycles increases. The
proposed technique has been applied to Fujitsu VLIW processor (FR-V) and its
power saving has been estimated using NanoSim. Experiments for 32kB 2-way set
associative caches show the power consumption of I-cache and D-cache can be
reduced by 40% and 50%, respectively.
</summary>
    <author>
      <name>Tohru Ishihara</name>
    </author>
    <author>
      <name>Farzan Fallah</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4703v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4703v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4704v1</id>
    <updated>2007-10-25T09:28:05Z</updated>
    <published>2007-10-25T09:28:05Z</published>
    <title>Resource Sharing and Pipelining in Coarse-Grained Reconfigurable
  Architecture for Domain-Specific Optimization</title>
    <summary>  Coarse-grained reconfigurable architectures aim to achieve both goals of high
performance and flexibility. However, existing reconfigurable array
architectures require many resources without considering the specific
application domain. Functional resources that take long latency and/or large
area can be pipelined and/or shared among the processing elements. Therefore
the hardware cost and the delay can be effectively reduced without any
performance degradation for some application domains. We suggest such
reconfigurable array architecture template and design space exploration flow
for domain-specific optimization. Experimental results show that our approach
is much more efficient both in performance and area compared to existing
reconfigurable architectures.
</summary>
    <author>
      <name>Yoonjin Kim</name>
    </author>
    <author>
      <name>Mary Kiemb</name>
    </author>
    <author>
      <name>Chulsoo Park</name>
    </author>
    <author>
      <name>Jinyong Jung</name>
    </author>
    <author>
      <name>Kiyoung Choi</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4704v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4704v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4707v1</id>
    <updated>2007-10-25T09:29:58Z</updated>
    <published>2007-10-25T09:29:58Z</published>
    <title>Energy- and Performance-Driven NoC Communication Architecture Synthesis
  Using a Decomposition Approach</title>
    <summary>  In this paper, we present a methodology for customized communication
architecture synthesis that matches the communication requirements of the
target application. This is an important problem, particularly for
network-based implementations of complex applications. Our approach is based on
using frequently encountered generic communication primitives as an alphabet
capable of characterizing any given communication pattern. The proposed
algorithm searches through the entire design space for a solution that
minimizes the system total energy consumption, while satisfying the other
design constraints. Compared to the standard mesh architecture, the customized
architecture generated by the newly proposed approach shows about 36%
throughput increase and 51% reduction in the energy required to encrypt 128
bits of data with a standard encryption algorithm.
</summary>
    <author>
      <name>Umit Y. Ogras</name>
    </author>
    <author>
      <name>Radu Marculescu</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4707v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4707v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4709v1</id>
    <updated>2007-10-25T09:30:46Z</updated>
    <published>2007-10-25T09:30:46Z</published>
    <title>Analog and Digital Circuit Design in 65 nm CMOS: End of the Road?</title>
    <summary>  This special session adresses the problems that designers face when
implementing analog and digital circuits in nanometer technologies. An
introductory embedded tutorial will give an overview of the design problems at
hand : the leakage power and process variability and their implications for
digital circuits and memories, and the reducing supply voltages, the design
productivity and signal integrity problems for embedded analog blocks. Next, a
panel of experts from both industrial semiconductor houses and design
companies, EDA vendors and research institutes will present and discuss with
the audience their opinions on whether the design road ends at marker "65nm" or
not.
</summary>
    <author>
      <name>Georges Gielen</name>
    </author>
    <author>
      <name>Wim Dehaene</name>
    </author>
    <author>
      <name>Phillip Christie</name>
    </author>
    <author>
      <name>Dieter Draxelmayr</name>
    </author>
    <author>
      <name>Edmond Janssens</name>
    </author>
    <author>
      <name>Karen Maex</name>
    </author>
    <author>
      <name>Ted Vucurevich</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4709v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4709v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4713v1</id>
    <updated>2007-10-25T09:33:36Z</updated>
    <published>2007-10-25T09:33:36Z</published>
    <title>Improving the Process-Variation Tolerance of Digital Circuits Using Gate
  Sizing and Statistical Techniques</title>
    <summary>  A new approach for enhancing the process-variation tolerance of digital
circuits is described. We extend recent advances in statistical timing analysis
into an optimization framework. Our objective is to reduce the performance
variance of a technology-mapped circuit where delays across elements are
represented by random variables which capture the manufacturing variations. We
introduce the notion of statistical critical paths, which account for both
means and variances of performance variation. An optimization engine is used to
size gates with a goal of reducing the timing variance along the statistical
critical paths. We apply a pair of nested statistical analysis methods
deploying a slower more accurate approach for tracking statistical critical
paths and a fast engine for evaluation of gate size assignments. We derive a
new approximation for the max operation on random variables which is deployed
for the faster inner engine. Circuit optimization is carried out using a
gain-based algorithm that terminates when constraints are satisfied or no
further improvements can be made. We show optimization results that demonstrate
an average of 72% reduction in performance variation at the expense of average
20% increase in design area.
</summary>
    <author>
      <name>Osama Neiroukh</name>
    </author>
    <author>
      <name>Xiaoyu Song</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4713v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4713v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4714v1</id>
    <updated>2007-10-25T09:33:38Z</updated>
    <published>2007-10-25T09:33:38Z</published>
    <title>Assertion-Based Design Exploration of DVS in Network Processor
  Architectures</title>
    <summary>  With the scaling of technology and higher requirements on performance and
functionality, power dissipation is becoming one of the major design
considerations in the development of network processors. In this paper, we use
an assertion-based methodology for system-level power/performance analysis to
study two dynamic voltage scaling (DVS) techniques, traffic-based DVS and
execution-based DVS, in a network processor model. Using the automatically
generated distribution analyzers, we analyze the power and performance
distributions and study their trade-offs for the two DVS policies with
different parameter settings such as threshold values and window sizes. We
discuss the optimal configurations of the two DVS policies under different
design requirements. By a set of experiments, we show that the assertion-based
trace analysis methodology is an efficient tool that can help a designer easily
compare and study optimal architectural configurations in a large design space.
</summary>
    <author>
      <name>Jia Yu</name>
    </author>
    <author>
      <name>Wei Wu</name>
    </author>
    <author>
      <name>Xi Chen</name>
    </author>
    <author>
      <name>Harry Hsieh</name>
    </author>
    <author>
      <name>Jun Yang</name>
    </author>
    <author>
      <name>Felice Balarin</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4714v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4714v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4715v1</id>
    <updated>2007-10-25T09:34:11Z</updated>
    <published>2007-10-25T09:34:11Z</published>
    <title>Circuit-Level Modeling for Concurrent Testing of Operational Defects due
  to Gate Oxide Breakdown</title>
    <summary>  As device sizes shrink and current densities increase, the probability of
device failures due to gate oxide breakdown (OBD) also increases. To provide
designs that are tolerant to such failures, we must investigate and understand
the manifestations of this physical phenomenon at the circuit and system level.
In this paper, we develop a model for operational OBD defects, and we explore
how to test for faults due to OBD. For a NAND gate, we derive the necessary
input conditions that excite and detect errors due to OBD defects at the gate
level. We show that traditional pattern generators fail to exercise all of
these defects. Finally, we show that these test patterns can be propagated and
justified for a combinational circuit in a manner similar to traditional ATPG.
</summary>
    <author>
      <name>Jonathan R. Carter</name>
    </author>
    <author>
      <name>Sule Ozev</name>
    </author>
    <author>
      <name>Daniel J. Sorin</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4715v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4715v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4716v1</id>
    <updated>2007-10-25T09:34:19Z</updated>
    <published>2007-10-25T09:34:19Z</published>
    <title>Optimized Generation of Data-Path from C Codes for FPGAs</title>
    <summary>  FPGAs, as computing devices, offer significant speedup over microprocessors.
Furthermore, their configurability offers an advantage over traditional ASICs.
However, they do not yet enjoy high-level language programmability, as
microprocessors do. This has become the main obstacle for their wider
acceptance by application designers. ROCCC is a compiler designed to generate
circuits from C source code to execute on FPGAs, more specifically on CSoCs. It
generates RTL level HDLs from frequently executing kernels in an application.
In this paper, we describe ROCCC's system overview and focus on its data path
generation. We compare the performance of ROCCC-generated VHDL code with that
of Xilinx IPs. The synthesis result shows that ROCCC-generated circuit takes
around 2x ~ 3x area and runs at comparable clock rate.
</summary>
    <author>
      <name>Zhi Guo</name>
    </author>
    <author>
      <name>Betul Buyukkurt</name>
    </author>
    <author>
      <name>Walid Najjar</name>
    </author>
    <author>
      <name>Kees Vissers</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4716v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4716v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4717v1</id>
    <updated>2007-10-25T09:35:03Z</updated>
    <published>2007-10-25T09:35:03Z</published>
    <title>Multi-Placement Structures for Fast and Optimized Placement in Analog
  Circuit Synthesis</title>
    <summary>  This paper presents the novel idea of multi-placement structures, for a fast
and optimized placement instantiation in analog circuit synthesis. These
structures need to be generated only once for a specific circuit topology. When
used in synthesis, these pre-generated structures instantiate various layout
floorplans for various sizes and parameters of a circuit. Unlike procedural
layout generators, they enable fast placement of circuits while keeping the
quality of the placements at a high level during a synthesis process. The fast
placement is a result of high speed instantiation resulting from the efficiency
of the multi-placement structure. The good quality of placements derive from
the extensive and intelligent search process that is used to build the
multi-placement structure. The target benchmarks of these structures are analog
circuits in the vicinity of 25 modules. An algorithm for the generation of such
multi-placement structures is presented. Experimental results show placement
execution times with an average of a few milliseconds making them usable during
layout-aware synthesis for optimized placements.
</summary>
    <author>
      <name>Raoul F. Badaoui</name>
    </author>
    <author>
      <name>Ranga Vemuri</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4717v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4717v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4719v1</id>
    <updated>2007-10-25T09:36:21Z</updated>
    <published>2007-10-25T09:36:21Z</published>
    <title>Specification Test Compaction for Analog Circuits and MEMS</title>
    <summary>  Testing a non-digital integrated system against all of its specifications can
be quite expensive due to the elaborate test application and measurement setup
required. We propose to eliminate redundant tests by employing e-SVM based
statistical learning. Application of the proposed methodology to an operational
amplifier and a MEMS accelerometer reveal that redundant tests can be
statistically identified from a complete set of specification-based tests with
negligible error. Specifically, after eliminating five of eleven
specification-based tests for an operational amplifier, the defect escape and
yield loss is small at 0.6% and 0.9%, respectively. For the accelerometer,
defect escape of 0.2% and yield loss of 0.1% occurs when the hot and colt tests
are eliminated. For the accelerometer, this level of Compaction would reduce
test cost by more than half.
</summary>
    <author>
      <name>Sounil Biswas</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">shawn</arxiv:affiliation>
    </author>
    <author>
      <name>Peng Li</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">shawn</arxiv:affiliation>
    </author>
    <author>
      <name>R. D.</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">shawn</arxiv:affiliation>
    </author>
    <author>
      <name> Blanton</name>
    </author>
    <author>
      <name>Larry T. Pileggi</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4719v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4719v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4721v1</id>
    <updated>2007-10-25T09:36:53Z</updated>
    <published>2007-10-25T09:36:53Z</published>
    <title>IEEE 1149.4 Compatible ABMs for Basic RF Measurements</title>
    <summary>  An analogue testing standard IEEE 1149.4 is mainly targeted for low-frequency
testing. The problem studied in this paper is extending the standard also for
radio frequency testing. IEEE 1149.4 compatible measurement structures (ABMs)
developed in this study extract the information one is measuring from the radio
frequency signal and represent the result as a DC voltage level. The ABMs
presented in this paper are targeted for power and frequency measurements
operating in frequencies from 1 GHz to 2 GHz. The power measurement error
caused by temperature, supply voltage and process variations is roughly 2 dB
and the frequency measurement error is 0.1 GHz, respectively.
</summary>
    <author>
      <name>Pekka Syri</name>
    </author>
    <author>
      <name>Juha Hakkinen</name>
    </author>
    <author>
      <name>Markku Moilanen</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4721v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4721v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4727v1</id>
    <updated>2007-10-25T09:38:14Z</updated>
    <published>2007-10-25T09:38:14Z</published>
    <title>Top-Down Design of a Low-Power Multi-Channel 2.5-Gbit/s/Channel Gated
  Oscillator Clock-Recovery Circuit</title>
    <summary>  We present a complete top-down design of a low-power multi-channel clock
recovery circuit based on gated current-controlled oscillators. The flow
includes several tools and methods used to specify block constraints, to design
and verify the topology down to the transistor level, as well as to achieve a
power consumption as low as 5mW/Gbit/s. Statistical simulation is used to
estimate the achievable bit error rate in presence of phase and frequency
errors and to prove the feasibility of the concept. VHDL modeling provides
extensive verification of the topology. Thermal noise modeling based on
well-known concepts delivers design parameters for the device sizing and
biasing. We present two practical examples of possible design improvements
analyzed and implemented with this methodology.
</summary>
    <author>
      <name>Paul Muller</name>
    </author>
    <author>
      <name>Armin Tajalli</name>
    </author>
    <author>
      <name>Mojtaba Atarodi</name>
    </author>
    <author>
      <name>Yusuf Leblebici</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4727v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4727v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4728v1</id>
    <updated>2007-10-25T09:38:43Z</updated>
    <published>2007-10-25T09:38:43Z</published>
    <title>Energy-Aware Routing for E-Textile Applications</title>
    <summary>  As the scale of electronic devices shrinks, "electronic textiles"
(e-textiles) will make possible a wide variety of novel applications which are
currently unfeasible. Due to the wearability concerns, low-power techniques are
critical for e-textile applications. In this paper, we address the issue of the
energy-aware routing for e-textile platforms and propose an efficient algorithm
to solve it. The platform we consider consists of dedicated components for
e-textiles, including computational modules, dedicated transmission lines and
thin-film batteries on fiber substrates. Furthermore, we derive an analytical
upper bound for the achievable number of jobs completed over all possible
routing strategies. From a practical standpoint, for the Advanced Encryption
Standard (AES) cipher, the routing technique we propose achieves about fifty
percent of this analytical upper bound. Moreover, compared to the
non-energy-aware counterpart, our routing technique increases the number of
encryption jobs completed by one order of magnitude.
</summary>
    <author>
      <name>Jung-Chun Kao</name>
    </author>
    <author>
      <name>Radu Marculescu</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4728v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4728v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4729v1</id>
    <updated>2007-10-25T09:39:25Z</updated>
    <published>2007-10-25T09:39:25Z</published>
    <title>Modeling and Analysis of Loading Effect in Leakage of Nano-Scaled
  Bulk-CMOS Logic Circuits</title>
    <summary>  In nanometer scaled CMOS devices significant increase in the subthreshold,
the gate and the reverse biased junction band-to-band-tunneling (BTBT) leakage,
results in the large increase of total leakage power in a logic circuit.
Leakage components interact with each other in device level (through device
geometry, doping profile) and also in the circuit level (through node
voltages). Due to the circuit level interaction of the different leakage
components, the leakage of a logic gate strongly depends on the circuit
topology i.e. number and nature of the other logic gates connected to its input
and output. In this paper, for the first time, we have analyzed loading effect
on leakage and proposed a method to accurately estimate the total leakage in a
logic circuit, from its logic level description considering the impact of
loading and transistor stacking.
</summary>
    <author>
      <name>Saibal Mukhopadhyay</name>
    </author>
    <author>
      <name>Swarup Bhunia</name>
    </author>
    <author>
      <name>Kaushik Roy</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4729v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4729v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4735v1</id>
    <updated>2007-10-25T09:42:30Z</updated>
    <published>2007-10-25T09:42:30Z</published>
    <title>Worst-Case and Average-Case Analysis of n-Detection Test Sets</title>
    <summary>  Test sets that detect each target fault n times (n-detection test sets) are
typically generated for restricted values of n due to the increase in test set
size with n. We perform both a worst-case analysis and an average-case analysis
to check the effect of restricting n on the unmodeled fault coverage of an
(arbitrary) n-detection test set. Our analysis is independent of any particular
test set or test generation approach. It is based on a specific set of target
faults and a specific set of untargeted faults. It shows that, depending on the
circuit, very large values of n may be needed to guarantee the detection of all
the untargeted faults. We discuss the implications of these results.
</summary>
    <author>
      <name>Irith Pomeranz</name>
    </author>
    <author>
      <name>Sudhakar M. Reddy</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4735v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4735v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4738v1</id>
    <updated>2007-10-25T09:43:59Z</updated>
    <published>2007-10-25T09:43:59Z</published>
    <title>Exploring NoC Mapping Strategies: An Energy and Timing Aware Technique</title>
    <summary>  Complex applications implemented as Systems on Chip (SoCs) demand extensive
use of system level modeling and validation. Their implementation gathers a
large number of complex IP cores and advanced interconnection schemes, such as
hierarchical bus architectures or networks on chip (NoCs). Modeling
applications involves capturing its computation and communication
characteristics. Previously proposed communication weighted models (CWM)
consider only the application communication aspects. This work proposes a
communication dependence and computation model (CDCM) that can simultaneously
consider both aspects of an application. It presents a solution to the problem
of mapping applications on regular NoCs while considering execution time and
energy consumption. The use of CDCM is shown to provide estimated average
reductions of 40% in execution time, and 20% in energy consumption, for current
technologies.
</summary>
    <author>
      <name>Cesar Marcon</name>
    </author>
    <author>
      <name>Ney Calazans</name>
    </author>
    <author>
      <name>Fernando Moraes</name>
    </author>
    <author>
      <name>Altamiro Susin</name>
    </author>
    <author>
      <name>Igor Reis</name>
    </author>
    <author>
      <name>Fabiano Hessel</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4738v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4738v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4742v1</id>
    <updated>2007-10-25T09:45:28Z</updated>
    <published>2007-10-25T09:45:28Z</published>
    <title>Hardware Accelerated Power Estimation</title>
    <summary>  In this paper, we present power emulation, a novel design paradigm that
utilizes hardware acceleration for the purpose of fast power estimation. Power
emulation is based on the observation that the functions necessary for power
estimation (power model evaluation, aggregation, etc.) can be implemented as
hardware circuits. Therefore, we can enhance any given design with "power
estimation hardware", map it to a prototyping platform, and exercise it with
any given test stimuli to obtain power consumption estimates. Our empirical
studies with industrial designs reveal that power emulation can achieve
significant speedups (10X to 500X) over state-of-the-art commercial
register-transfer level (RTL) power estimation tools.
</summary>
    <author>
      <name>Joel Coburn</name>
    </author>
    <author>
      <name>Srivaths Ravi</name>
    </author>
    <author>
      <name>Anand Raghunathan</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4742v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4742v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4747v1</id>
    <updated>2007-10-25T09:48:22Z</updated>
    <published>2007-10-25T09:48:22Z</published>
    <title>An Efficient Transparent Test Scheme for Embedded Word-Oriented Memories</title>
    <summary>  Memory cores are usually the densest portion with the smallest feature size
in system-on-chip (SOC) designs. The reliability of memory cores thus has heavy
impact on the reliability of SOCs. Transparent test is one of useful technique
for improving the reliability of memories during life time. This paper presents
a systematic algorithm used for transforming a bit-oriented march test into a
transparent word-oriented march test. The transformed transparent march test
has shorter test complexity compared with that proposed in the previous works
[Theory of transparent BIST for RAMs, A transparent online memory test for
simultaneous detection of functional faults and soft errors in memories]. For
example, if a memory with 32-bit words is tested with March C-, time complexity
of the transparent word-oriented test transformed by the proposed scheme is
only about 56% or 19% time complexity of the transparent word-oriented test
converted by the scheme reported in [Theory of transparent BIST for RAMs] or [A
transparent online memory test for simultaneous detection of functional faults
and soft errors in memories], respectively.
</summary>
    <author>
      <name>Jin-Fu Li</name>
    </author>
    <author>
      <name>Tsu-Wei Tseng</name>
    </author>
    <author>
      <name>Chin-Long Wey</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4747v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4747v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4751v1</id>
    <updated>2007-10-25T09:51:11Z</updated>
    <published>2007-10-25T09:51:11Z</published>
    <title>Influence of Memory Hierarchies on Predictability for Time Constrained
  Embedded Software</title>
    <summary>  Safety-critical embedded systems having to meet real-time constraints are
expected to be highly predictable in order to guarantee at design time that
certain timing deadlines will always be met. This requirement usually prevents
designers from utilizing caches due to their highly dynamic, thus hardly
predictable behavior. The integration of scratchpad memories represents an
alternative approach which allows the system to benefit from a performance gain
comparable to that of caches while at the same time maintaining predictability.
In this work, we compare the impact of scratchpad memories and caches on worst
case execution time (WCET) analysis results. We show that caches, despite
requiring complex techniques, can have a negative impact on the predicted WCET,
while the estimated WCET for scratchpad memories scales with the achieved
Performance gain at no extra analysis cost.
</summary>
    <author>
      <name>Lars Wehmeyer</name>
    </author>
    <author>
      <name>Peter Marwedel</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4751v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4751v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4757v1</id>
    <updated>2007-10-25T09:53:37Z</updated>
    <published>2007-10-25T09:53:37Z</published>
    <title>Techniques for Fast Transient Fault Grading Based on Autonomous
  Emulation</title>
    <summary>  Very deep submicron and nanometer technologies have increased notably
integrated circuit (IC) sensitiveness to radiation. Soft errors are currently
appearing into ICs working at earth surface. Hardened circuits are currently
required in many applications where Fault Tolerance (FT) was not a requirement
in the very near past. The use of platform FPGAs for the emulation of
single-event upset effects (SEU) is gaining attention in order to speed up the
FT evaluation. In this work, a new emulation system for FT evaluation with
respect to SEU effects is proposed, providing shorter evaluation times by
performing all the evaluation process in the FPGA and avoiding emulator-host
communication bottlenecks.
</summary>
    <author>
      <name>Celia Lopez-Ongil</name>
    </author>
    <author>
      <name>Mario Garcia-Valderas</name>
    </author>
    <author>
      <name>Marta Portela-Garcia</name>
    </author>
    <author>
      <name>Luis Entrena-Arrontes</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4757v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4757v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4759v1</id>
    <updated>2007-10-25T09:54:18Z</updated>
    <published>2007-10-25T09:54:18Z</published>
    <title>A Fast Concurrent Power-Thermal Model for Sub-100nm Digital ICs</title>
    <summary>  As technology scales down, the static power is expected to become a
significant fraction of the total power. The exponential dependence of static
power with the operating temperature makes the thermal profile estimation of
high-performance ICs a key issue to compute the total power dissipated in
next-generations. In this paper we present accurate and compact analytical
models to estimate the static power dissipation and the temperature of
operation of CMOS gates. The models are the fundamentals of a performance
estimation tool in which numerical procedures are avoided for any computation
to set a faster estimation and optimization. The models developed are compared
to measurements and SPICE simulations for a 0.12mm technology showing excellent
results.
</summary>
    <author>
      <name>J. L. Rossello</name>
    </author>
    <author>
      <name>V. Canals</name>
    </author>
    <author>
      <name>S. A. Bota</name>
    </author>
    <author>
      <name>A. Keshavarzi</name>
    </author>
    <author>
      <name>J. Segura</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4759v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4759v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4760v1</id>
    <updated>2007-10-25T09:54:46Z</updated>
    <published>2007-10-25T09:54:46Z</published>
    <title>Low Power Oriented CMOS Circuit Optimization Protocol</title>
    <summary>  Low power oriented circuit optimization consists in selecting the best
alternative between gate sizing, buffer insertion and logic structure
transformation, for satisfying a delay constraint at minimum area cost. In this
paper we used a closed form model of delay in CMOS structures to define metrics
for a deterministic selection of the optimization alternative. The target is
delay constraint satisfaction with minimum area cost. We validate the design
space exploration method, defining maximum and minimum delay bounds on logical
paths. Then we adapt this method to a "constant sensitivity method" allowing to
size a circuit at minimum area under a delay constraint. An optimisation
protocol is finally defined to manage the trade-off performance constraint -
circuit structure. These methods are implemented in an optimization tool (POPS)
and validated by comparing on a 0.25$\mu$m process, the optimization efficiency
obtained on various benchmarks (ISCAS?85) to that resulting from an industrial
tool.
</summary>
    <author>
      <name>A. Verle</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LIRMM</arxiv:affiliation>
    </author>
    <author>
      <name>X. Michel</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LIRMM</arxiv:affiliation>
    </author>
    <author>
      <name>N. Azemard</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LIRMM</arxiv:affiliation>
    </author>
    <author>
      <name>P. Maurine</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LIRMM</arxiv:affiliation>
    </author>
    <author>
      <name>D. Auvergne</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LIRMM</arxiv:affiliation>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4760v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4760v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4795v1</id>
    <updated>2007-10-25T11:52:22Z</updated>
    <published>2007-10-25T11:52:22Z</published>
    <title>Test Time Reduction Reusing Multiple Processors in a Network-on-Chip
  Based Architecture</title>
    <summary>  The increasing complexity and the short life cycles of embedded systems are
pushing the current system-on-chip designs towards a rapid increasing on the
number of programmable processing units, while decreasing the gate count for
custom logic. Considering this trend, this work proposes a test planning method
capable of reusing available processors as test sources and sinks, and the
on-chip network as the test access mechanism. Experimental results are based on
ITC'02 benchmarks and on two open core processors compliant with MIPS and SPARC
instruction set. The results show that the cooperative use of both the on-chip
network and the embedded processors can increase the test parallelism and
reduce the test time without additional cost in area and pins.
</summary>
    <author>
      <name>Alexandre M. Amory</name>
    </author>
    <author>
      <name>Marcelo Lubaszewski</name>
    </author>
    <author>
      <name>Fernando G. Moraes</name>
    </author>
    <author>
      <name>Edson I. Moreno</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4795v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4795v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4796v1</id>
    <updated>2007-10-25T11:53:03Z</updated>
    <published>2007-10-25T11:53:03Z</published>
    <title>A Hybrid Prefetch Scheduling Heuristic to Minimize at Run-Time the
  Reconfiguration Overhead of Dynamically Reconfigurable Hardware</title>
    <summary>  Due to the emergence of highly dynamic multimedia applications there is a
need for flexible platforms and run-time scheduling support for embedded
systems. Dynamic Reconfigurable Hardware (DRHW) is a promising candidate to
provide this flexibility but, currently, not sufficient run-time scheduling
support to deal with the run-time reconfigurations exists. Moreover, executing
at run-time a complex scheduling heuristic to provide this support may generate
an excessive run-time penalty. Hence, we have developed a hybrid
design/run-time prefetch heuristic that schedules the reconfigurations at
run-time, but carries out the scheduling computations at design-time by
carefully identifying a set of near-optimal schedules that can be selected at
run-time. This approach provides run-time flexibility with a negligible
penalty.
</summary>
    <author>
      <name>Javier Resano</name>
    </author>
    <author>
      <name>Daniel Mozos</name>
    </author>
    <author>
      <name>Francky Catthoor</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4796v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4796v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4801v1</id>
    <updated>2007-10-25T11:55:59Z</updated>
    <published>2007-10-25T11:55:59Z</published>
    <title>Behavioural Transformation to Improve Circuit Performance in High-Level
  Synthesis</title>
    <summary>  Early scheduling algorithms usually adjusted the clock cycle duration to the
execution time of the slowest operation. This resulted in large slack times
wasted in those cycles executing faster operations. To reduce the wasted times
multi-cycle and chaining techniques have been employed. While these techniques
have produced successful designs, its effectiveness is often limited due to the
area increment that may derive from chaining, and the extra latencies that may
derive from multicycling. In this paper we present an optimization method that
solves the time-constrained scheduling problem by transforming behavioural
specifications into new ones whose subsequent synthesis substantially improves
circuit performance. Our proposal breaks up some of the specification
operations, allowing their execution during several possibly unconsecutive
cycles, and also the calculation of several data-dependent operation fragments
in the same cycle. To do so, it takes into account the circuit latency and the
execution time of every specification operation. The experimental results
carried out show that circuits obtained from the optimized specification are on
average 60% faster than those synthesized from the original specification, with
only slight increments in the circuit area.
</summary>
    <author>
      <name>R. Ruiz-Sautua</name>
    </author>
    <author>
      <name>M. C. Molina</name>
    </author>
    <author>
      <name>J. M. Mendias</name>
    </author>
    <author>
      <name>R. Hermida</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4801v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4801v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4806v1</id>
    <updated>2007-10-25T11:57:56Z</updated>
    <published>2007-10-25T11:57:56Z</published>
    <title>A VLSI Design Flow for Secure Side-Channel Attack Resistant ICs</title>
    <summary>  This paper presents a digital VLSI design flow to create secure, side-channel
attack (SCA) resistant integrated circuits. The design flow starts from a
normal design in a hardware description language such as VHDL or Verilog and
provides a direct path to a SCA resistant layout. Instead of a full custom
layout or an iterative design process with extensive simulations, a few key
modifications are incorporated in a regular synchronous CMOS standard cell
design flow. We discuss the basis for side-channel attack resistance and adjust
the library databases and constraints files of the synthesis and place &amp; route
procedures accordingly. Experimental results show that a DPA attack on a
regular single ended CMOS standard cell implementation of a module of the DES
algorithm discloses the secret key after 200 measurements. The same attack on a
secure version still does not disclose the secret key after more than 2000
measurements.
</summary>
    <author>
      <name>Kris Tiri</name>
    </author>
    <author>
      <name>Ingrid Verbauwhede</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe | Designers'Forum -
  DATE'05, Munich : Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4806v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4806v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4808v1</id>
    <updated>2007-10-25T11:59:15Z</updated>
    <published>2007-10-25T11:59:15Z</published>
    <title>Fast and Accurate Transaction Level Modeling of an Extended AMBA2.0 Bus
  Architecture</title>
    <summary>  Transaction Level Modeling (TLM) approach is used to meet the simulation
speed as well as cycle accuracy for large scale SoC performance analysis. We
implemented a transaction-level model of a proprietary bus called AHB+ which
supports an extended AMBA2.0 protocol. The AHB+ transaction-level model shows
353 times faster than pin-accurate RTL model while maintaining 97% of accuracy
on average. We also present the development procedure of TLM of a bus
architecture.
</summary>
    <author>
      <name>Young-Taek Kim</name>
    </author>
    <author>
      <name>Taehun Kim</name>
    </author>
    <author>
      <name>Youngduk Kim</name>
    </author>
    <author>
      <name>Chulho Shin</name>
    </author>
    <author>
      <name>Eui-Young Chung</name>
    </author>
    <author>
      <name>Kyu-Myung Choi</name>
    </author>
    <author>
      <name>Jeong-Taek Kong</name>
    </author>
    <author>
      <name>Soo-Kwan Eo</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe | Designers'Forum -
  DATE'05, Munich : Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4808v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4808v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4809v1</id>
    <updated>2007-10-25T11:59:48Z</updated>
    <published>2007-10-25T11:59:48Z</published>
    <title>C Based Hardware Design for Wireless Applications</title>
    <summary>  The algorithms used in wireless applications are increasingly more
sophisticated and consequently more challenging to implement in hardware.
Traditional design flows require developing the micro architecture, coding the
RTL, and verifying the generated RTL against the original functional C or
MATLAB specification. This paper describes a C-based design flow that is well
suited for the hardware implementation of DSP algorithms commonly found in
wireless applications. The C design flow relies on guided synthesis to generate
the RTL directly from the untimed C algorithm. The specifics of the C-based
design flow are described using a simple DSP filtering algorithm consisting of
a forward adaptive equalizer, a 64-QAM slicer and an adaptive decision feedback
equalizer. The example illustrates some of the capabilities and advantages
offered by this flow.
</summary>
    <author>
      <name>Andres Takach</name>
    </author>
    <author>
      <name>Bryan Bowyer</name>
    </author>
    <author>
      <name>Thomas Bollaert</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe | Designers'Forum -
  DATE'05, Munich : Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4809v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4809v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4812v1</id>
    <updated>2007-10-25T12:00:41Z</updated>
    <published>2007-10-25T12:00:41Z</published>
    <title>Area and Throughput Trade-Offs in the Design of Pipelined Discrete
  Wavelet Transform Architectures</title>
    <summary>  The JPEG2000 standard defines the discrete wavelet transform (DWT) as a
linear space-to-frequency transform of the image domain in an irreversible
compression. This irreversible discrete wavelet transform is implemented by FIR
filter using 9/7 Daubechies coefficients or a lifting scheme of factorizated
coefficients from 9/7 Daubechies coefficients. This work investigates the
tradeoffs between area, power and data throughput (or operating frequency) of
several implementations of the Discrete Wavelet Transform using the lifting
scheme in various pipeline designs. This paper shows the results of five
different architectures synthesized and simulated in FPGAs. It concludes that
the descriptions with pipelined operators provide the best area-power-operating
frequency trade-off over non-pipelined operators descriptions. Those
descriptions require around 40% more hardware to increase the maximum operating
frequency up to 100% and reduce power consumption to less than 50%. Starting
from behavioral HDL descriptions provide the best area-power-operating
frequency trade-off, improving hardware cost and maximum operating frequency
around 30% in comparison to structural descriptions for the same power
requirement.
</summary>
    <author>
      <name>Sandro V. Silva</name>
    </author>
    <author>
      <name>Sergio Bampi</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe | Designers'Forum -
  DATE'05, Munich : Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4812v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4812v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4813v1</id>
    <updated>2007-10-25T12:00:48Z</updated>
    <published>2007-10-25T12:00:48Z</published>
    <title>Queue Management in Network Processors</title>
    <summary>  One of the main bottlenecks when designing a network processing system is
very often its memory subsystem. This is mainly due to the state-of-the-art
network links operating at very high speeds and to the fact that in order to
support advanced Quality of Service (QoS), a large number of independent queues
is desirable. In this paper we analyze the performance bottlenecks of various
data memory managers integrated in typical Network Processing Units (NPUs). We
expose the performance limitations of software implementations utilizing the
RISC processing cores typically found in most NPU architectures and we identify
the requirements for hardware assisted memory management in order to achieve
wire-speed operation at gigabit per second rates. Furthermore, we describe the
architecture and performance of a hardware memory manager that fulfills those
requirements. This memory manager, although it is implemented in a
reconfigurable technology, it can provide up to 6.2Gbps of aggregate
throughput, while handling 32K independent queues.
</summary>
    <author>
      <name>I. Papaefstathiou</name>
    </author>
    <author>
      <name>T. Orphanoudakis</name>
    </author>
    <author>
      <name>G. Kornaros</name>
    </author>
    <author>
      <name>C. Kachris</name>
    </author>
    <author>
      <name>I. Mavroidis</name>
    </author>
    <author>
      <name>A. Nikologiannis</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe | Designers'Forum -
  DATE'05, Munich : Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4813v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4813v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4820v1</id>
    <updated>2007-10-25T12:04:11Z</updated>
    <published>2007-10-25T12:04:11Z</published>
    <title>ISEGEN: Generation of High-Quality Instruction Set Extensions by
  Iterative Improvement</title>
    <summary>  Customization of processor architectures through Instruction Set Extensions
(ISEs) is an effective way to meet the growing performance demands of embedded
applications. A high-quality ISE generation approach needs to obtain results
close to those achieved by experienced designers, particularly for complex
applications that exhibit regularity: expert designers are able to exploit
manually such regularity in the data flow graphs to generate high-quality ISEs.
In this paper, we present ISEGEN, an approach that identifies high-quality ISEs
by iterative improvement following the basic principles of the well-known
Kernighan-Lin (K-L) min-cut heuristic. Experimental results on a number of
MediaBench, EEMBC and cryptographic applications show that our approach matches
the quality of the optimal solution obtained by exhaustive search. We also show
that our ISEGEN technique is on average 20x faster than a genetic formulation
that generates equivalent solutions. Furthermore, the ISEs identified by our
technique exhibit 35% more speedup than the genetic solution on a large
cryptographic application (AES) by effectively exploiting its regular
structure.
</summary>
    <author>
      <name>Partha Biswas</name>
    </author>
    <author>
      <name>Sudarshan Banerjee</name>
    </author>
    <author>
      <name>Nikil Dutt</name>
    </author>
    <author>
      <name>Laura Pozzi</name>
    </author>
    <author>
      <name>Paolo Ienne</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe - DATE'05, Munich :
  Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4820v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4820v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4826v1</id>
    <updated>2007-10-25T12:06:43Z</updated>
    <published>2007-10-25T12:06:43Z</published>
    <title>The Integration of On-Line Monitoring and Reconfiguration Functions
  using EDAA - European design and Automation Association1149.4 Into a Safety
  Critical Automotive Electronic Control Unit</title>
    <summary>  This paper presents an innovative application of EDAA - European design and
Automation Association 1149.4 and the Integrated Diagnostic Reconfiguration
(IDR) as tools for the implementation of an embedded test solution for an
Automotive Electronic Control Unit implemented as a fully integrated mixed
signal system. The paper described how the test architecture can be used for
fault avoidance with results from a hardware prototype presented. The paper
concludes that fault avoidance can be integrated into mixed signal electronic
systems to handle key failure modes.
</summary>
    <author>
      <name>C. Jeffrey</name>
    </author>
    <author>
      <name>R. Cutajar</name>
    </author>
    <author>
      <name>S. Prosser</name>
    </author>
    <author>
      <name>M. Lickess</name>
    </author>
    <author>
      <name>A. Richardson</name>
    </author>
    <author>
      <name>S. Riches</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe | Designers'Forum -
  DATE'05, Munich : Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4826v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4826v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4827v1</id>
    <updated>2007-10-25T12:07:17Z</updated>
    <published>2007-10-25T12:07:17Z</published>
    <title>Debug Support, Calibration and Emulation for Multiple Processor and
  Powertrain Control SoCs</title>
    <summary>  The introduction of complex SoCs with multiple processor cores presents new
development challenges, such that development support is now a decisive factor
when choosing a System-on-Chip (SoC). The presented developments support
strategy addresses the challenges using both architecture and technology
approaches. The Multi-Core Debug Support (MCDS) architecture provides flexible
triggering using cross triggers and a multiple core break and suspend switch.
Temporal trace ordering is guaranteed down to cycle level by on-chip time
stamping. The Package Sized-ICE (PSI) approach is a novel method of including
trace buffers, overlay memories, processing resources and communication
interfaces without changing device behavior. PSI requires no external emulation
box, as the debug host interfaces directly with the SoC using a standard
interface.
</summary>
    <author>
      <name>A. Mayer</name>
    </author>
    <author>
      <name>H. Siebert</name>
    </author>
    <author>
      <name>K. D. Mcdonald-Maier</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe | Designers'Forum -
  DATE'05, Munich : Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4827v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4827v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4833v1</id>
    <updated>2007-10-25T12:11:11Z</updated>
    <published>2007-10-25T12:11:11Z</published>
    <title>Exploiting Real-Time FPGA Based Adaptive Systems Technology for
  Real-Time Sensor Fusion in Next Generation Automotive Safety Systems</title>
    <summary>  We present a system for the boresighting of sensors using inertial
measurement devices as the basis for developing a range of dynamic real-time
sensor fusion applications. The proof of concept utilizes a COTS FPGA platform
for sensor fusion and real-time correction of a misaligned video sensor. We
exploit a custom-designed 32-bit soft processor core and C-based design &amp;
synthesis for rapid, platform-neutral development. Kalman filter and sensor
fusion techniques established in advanced aviation systems are applied to
automotive vehicles with results exceeding typical industry requirements for
sensor alignment. Results of the static and the dynamic tests demonstrate that
using inexpensive accelerometers mounted on (or during assembly of) a sensor
and an Inertial Measurement Unit (IMU) fixed to a vehicle can be used to
compute the misalignment of the sensor to the IMU and thus vehicle. In some
cases the model predications and test results exceeded the requirements by an
order of magnitude with a 3-sigma or 99% confidence.
</summary>
    <author>
      <name>Steve Chappell</name>
    </author>
    <author>
      <name>Alistair Macarthur</name>
    </author>
    <author>
      <name>Dan Preston</name>
    </author>
    <author>
      <name>Dave Olmstead</name>
    </author>
    <author>
      <name>Bob Flint</name>
    </author>
    <author>
      <name>Chris Sullivan</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe | Designers'Forum -
  DATE'05, Munich : Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4833v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4833v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4834v1</id>
    <updated>2007-10-25T12:12:03Z</updated>
    <published>2007-10-25T12:12:03Z</published>
    <title>Platform Based Design for Automotive Sensor Conditioning</title>
    <summary>  In this paper a general architecture suitable to interface several kinds of
sensors for automotive applications is presented. A platform based design
approach is pursued to improve system performance while minimizing
time-to-market.. The platform is composed by an analog front-end and a digital
section. The latter is based on a microcontroller core (8051 IP by Oregano)
plus a set of dedicated hardware dedicated to the complex signal processing
required for sensor conditioning. The microcontroller handles also the
communication with external devices (as a PC) for data output and fast
prototyping. A case study is presented concerning the conditioning of a Gyro
yaw rate sensor for automotive applications. Measured performance results
outperform current state-of-the-art commercial devices.
</summary>
    <author>
      <name>L. Fanucci</name>
    </author>
    <author>
      <name>A. Giambastiani</name>
    </author>
    <author>
      <name>F. Iozzi</name>
    </author>
    <author>
      <name>C. Marino</name>
    </author>
    <author>
      <name>A. Rocchi</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe | Designers'Forum -
  DATE'05, Munich : Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4834v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4834v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4838v1</id>
    <updated>2007-10-25T12:15:35Z</updated>
    <published>2007-10-25T12:15:35Z</published>
    <title>A 6bit, 1.2GSps Low-Power Flash-ADC in 0.13$μ$m Digital CMOS</title>
    <summary>  A 6bit flash-ADC with 1.2GSps, wide analog bandwidth and low power, realized
in a standard digital 0.13 $\mu$m CMOS copper technology is presented.
Employing capacitive interpolation gives various advantages when designing for
low power: no need for a reference resistor ladder, implicit sample-and-hold
operation, no edge effects in the interpolation network (as compared to
resistive interpolation), and a very low input capacitance of only 400fF, which
leads to an easily drivable analog converter interface. Operating at 1.2GSps
the ADC achieves an effective resolution bandwidth (ERBW) of 700MHz, while
consuming 160mW of power. At 600MSps we achieve an ERBW of 600MHz with only
90mW power consumption, both from a 1.5V supply. This corresponds to
outstanding Figure-of-Merit numbers (FoM) of 2.2 and 1.5pJ/convstep,
respectively. The module area is 0.12mm^2.
</summary>
    <author>
      <name>Christoph Sandner</name>
    </author>
    <author>
      <name>Martin Clara</name>
    </author>
    <author>
      <name>Andreas Santner</name>
    </author>
    <author>
      <name>Thomas Hartig</name>
    </author>
    <author>
      <name>Franz Kuttner</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe | Designers'Forum -
  DATE'05, Munich : Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4838v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4838v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4839v1</id>
    <updated>2007-10-25T12:16:26Z</updated>
    <published>2007-10-25T12:16:26Z</published>
    <title>A 97mW 110MS/s 12b Pipeline ADC Implemented in 0.18$μ$m Digital CMOS</title>
    <summary>  A 12 bit Pipeline ADC fabricated in a 0.18 $\mu$m pure digital CMOS
technology is presented. Its nominal conversion rate is 110MS/s and the nominal
supply voltage is 1.8V. The effective number of bits is 10.4 when a 10MHz input
signal with 2V_{P-P} signal swing is applied. The occupied silicon area is
0.86mm^2 and the power consumption equals 97mW. A switched capacitor bias
current circuit scale the bias current automatically with the conversion rate,
which gives scaleable power consumption and full performance of the ADC from 20
to 140MS/s.
</summary>
    <author>
      <name>Terje N. Andersen</name>
    </author>
    <author>
      <name>Atle Briskemyr</name>
    </author>
    <author>
      <name>Frode Telsto</name>
    </author>
    <author>
      <name>Johnny Bjornsen</name>
    </author>
    <author>
      <name>Thomas E. Bonnerud</name>
    </author>
    <author>
      <name>Bjornar Hernes</name>
    </author>
    <author>
      <name>Oystein Moldsvor</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe | Designers'Forum -
  DATE'05, Munich : Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4839v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4839v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4840v1</id>
    <updated>2007-10-25T12:17:29Z</updated>
    <published>2007-10-25T12:17:29Z</published>
    <title>Testing Logic Cores using a BIST P1500 Compliant Approach: A Case of
  Study</title>
    <summary>  In this paper we describe how we applied a BIST-based approach to the test of
a logic core to be included in System-on-a-chip (SoC) environments. The
approach advantages are the ability to protect the core IP, the simple test
interface (thanks also to the adoption of the P1500 standard), the possibility
to run the test at-speed, the reduced test time, and the good diagnostic
capabilities. The paper reports figures about the achieved fault coverage, the
required area overhead, and the performance slowdown, and compares the figures
with those for alternative approaches, such as those based on full scan and
sequential ATPG.
</summary>
    <author>
      <name>P. Bernardi</name>
    </author>
    <author>
      <name>G. Masera</name>
    </author>
    <author>
      <name>F. Quaglio</name>
    </author>
    <author>
      <name>M. Sonza Reorda</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe | Designers'Forum -
  DATE'05, Munich : Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4840v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4840v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4842v1</id>
    <updated>2007-10-25T12:18:38Z</updated>
    <published>2007-10-25T12:18:38Z</published>
    <title>Using Mobilize Power Management IP for Dynamic &amp; Static Power Reduction
  in SoC at 130 nm</title>
    <summary>  At 130 nm and 90 nm, power consumption (both dynamic and static) has become a
barrier in the roadmap for SoC designs targeting battery powered, mobile
applications. This paper presents the results of dynamic and static power
reduction achieved implementing Tensilica's 32-bit Xtensa microprocessor core,
using Virtual Silicon's Power Management IP. Independent voltage islands are
created using Virtual Silicon's VIP PowerSaver standard cells by using voltage
level shifting cells and voltage isolation cells to implement power islands.
The VIP PowerSaver standard cells are characterized at 1.2V, 1.0V and 0.8V, to
accommodate voltage scaling. Power islands can also be turned off completely.
Designers can significantly lower both the dynamic power and the quiescent or
leakage power of their SoC designs, with very little impact on speed or area
using Virtual Silicon's VIP Gate Bias standard cells.
</summary>
    <author>
      <name>Dan Hillman</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe | Designers'Forum -
  DATE'05, Munich : Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4842v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4842v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4843v1</id>
    <updated>2007-10-25T12:19:07Z</updated>
    <published>2007-10-25T12:19:07Z</published>
    <title>MultiNoC: A Multiprocessing System Enabled by a Network on Chip</title>
    <summary>  The MultiNoC system implements a programmable on-chip multiprocessing
platform built on top of an efficient, low area overhead intra-chip
interconnection scheme. The employed interconnection structure is a Network on
Chip, or NoC. NoCs are emerging as a viable alternative to increasing demands
on interconnection architectures, due to the following characteristics: (i)
energy efficiency and reliability; (ii) scalability of bandwidth, when compared
to traditional bus architectures; (iii) reusability; (iv) distributed routing
decisions. An external host computer feeds MultiNoC with application
instructions and data. After this initialization procedure, MultiNoC executes
some algorithm. After finishing execution of the algorithm, output data can be
read back by the host. Sequential or parallel algorithms conveniently adapted
to the MultiNoC structure can be executed. The main motivation to propose this
design is to enable the investigation of current trends to increase the number
of embedded processors in SoCs, leading to the concept of "sea of processors"
systems.
</summary>
    <author>
      <name>Aline Mello</name>
    </author>
    <author>
      <name>Leandro Moller</name>
    </author>
    <author>
      <name>Ney Calazans</name>
    </author>
    <author>
      <name>Fernando Moraes</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe | Designers'Forum -
  DATE'05, Munich : Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4843v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4843v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0710.4844v1</id>
    <updated>2007-10-25T12:20:27Z</updated>
    <published>2007-10-25T12:20:27Z</published>
    <title>A Partitioning Methodology for Accelerating Applications in Hybrid
  Reconfigurable Platforms</title>
    <summary>  In this paper, we propose a methodology for partitioning and mapping
computational intensive applications in reconfigurable hardware blocks of
different granularity. A generic hybrid reconfigurable architecture is
considered so as the methodology can be applicable to a large number of
heterogeneous reconfigurable platforms. The methodology mainly consists of two
stages, the analysis and the mapping of the application onto fine and
coarse-grain hardware resources. A prototype framework consisting of analysis,
partitioning and mapping tools has been also developed. For the coarse-grain
reconfigurable hardware, we use our previous-developed high-performance
coarse-grain data-path. In this work, the methodology is validated using two
real-world applications, an OFDM transmitter and a JPEG encoder. In the case of
the OFDM transmitter, a maximum clock cycles decrease of 82% relative to the
ones in an all fine-grain mapping solution is achieved. The corresponding
performance improvement for the JPEG is 43%.
</summary>
    <author>
      <name>M. D. Galanis</name>
    </author>
    <author>
      <name>A. Milidonis</name>
    </author>
    <author>
      <name>G. Theodoridis</name>
    </author>
    <author>
      <name>D. Soudris</name>
    </author>
    <author>
      <name>C. E. Goutis</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dans Design, Automation and Test in Europe | Designers'Forum -
  DATE'05, Munich : Allemagne (2005)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0710.4844v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0710.4844v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0711.0838v2</id>
    <updated>2008-11-25T08:46:40Z</updated>
    <published>2007-11-06T11:16:34Z</published>
    <title>On the operating unit size of load/store architectures</title>
    <summary>  We introduce a strict version of the concept of a load/store instruction set
architecture in the setting of Maurer machines. We take the view that
transformations on the states of a Maurer machine are achieved by applying
threads as considered in thread algebra to the Maurer machine. We study how the
transformations on the states of the main memory of a strict load/store
instruction set architecture that can be achieved by applying threads depend on
the operating unit size, the cardinality of the instruction set, and the
maximal number of states of the threads.
</summary>
    <author>
      <name>J. A. Bergstra</name>
    </author>
    <author>
      <name>C. A. Middelburg</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1017/S0960129509990314</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1017/S0960129509990314" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">23 pages; minor errors corrected, explanations added, references
  replaced</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Mathematical Structures in Computer Science, 20(3):395--417, 2010</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0711.0838v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0711.0838v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="C.0; F.1.1; F.1.3" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0711.2671v1</id>
    <updated>2007-11-16T20:18:32Z</updated>
    <published>2007-11-16T20:18:32Z</published>
    <title>Combined Integer and Variable Precision (CIVP) Floating Point
  Multiplication Architecture for FPGAs</title>
    <summary>  In this paper, we propose an architecture/methodology for making FPGAs
suitable for integer as well as variable precision floating point
multiplication. The proposed work will of great importance in applications
which requires variable precision floating point multiplication such as
multi-media processing applications. In the proposed architecture/methodology,
we propose the replacement of existing 18x18 bit and 25x18 bit dedicated
multipliers in FPGAs with dedicated 24x24 bit and 24x9 bit multipliers,
respectively. We have proved that our approach of providing the dedicated 24x24
bit and 24x9 bit multipliers in FPGAs will make them efficient for performing
integer as well as single precision, double precision, and Quadruple precision
floating point multiplications.
</summary>
    <author>
      <name>Himanshu Thapliyal</name>
    </author>
    <author>
      <name>Hamid R. Arabnia</name>
    </author>
    <author>
      <name>Rajnish Bajpai</name>
    </author>
    <author>
      <name>Kamal K. Sharma</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Published in Proceedings of the 2007 International Conference on
  Parallel and Distributed Processing Techniques and Applications (PDPTA'07),
  Las Vegas, U.S.A, June 2007, Volume 1, pp. 449-450.(CSREA Press)</arxiv:comment>
    <link href="http://arxiv.org/abs/0711.2671v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0711.2671v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0711.2674v1</id>
    <updated>2007-11-16T20:25:20Z</updated>
    <published>2007-11-16T20:25:20Z</published>
    <title>Partial Reversible Gates(PRG) for Reversible BCD Arithmetic</title>
    <summary>  IEEE 754r is the ongoing revision to the IEEE 754 floating point standard and
a major enhancement to the standard is the addition of decimal format.
Furthermore, in the recent years reversible logic has emerged as a promising
computing paradigm having its applications in low power CMOS, quantum
computing, nanotechnology, and optical computing. The major goal in reversible
logic is to minimize the number of reversible gates and garbage outputs. Thus,
this paper proposes the novel concept of partial reversible gates that will
satisfy the reversibility criteria for specific cases in BCD arithmetic. The
partial reversible gate is proposed to minimize the number of reversible gates
and garbage outputs, while designing the reversible BCD arithmetic circuits.
</summary>
    <author>
      <name>Himanshu Thapliyal</name>
    </author>
    <author>
      <name>Hamid R. Arabnia</name>
    </author>
    <author>
      <name>Rajnish Bajpai</name>
    </author>
    <author>
      <name>Kamal K. Sharma</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Published in Proceedings of the 2007 International Conference on
  Computer Design(CDES'07), Las Vegas, U.S.A, June 2007, pp. 90-91(CSREA Press)</arxiv:comment>
    <link href="http://arxiv.org/abs/0711.2674v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0711.2674v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0712.2640v1</id>
    <updated>2007-12-17T06:37:11Z</updated>
    <published>2007-12-17T06:37:11Z</published>
    <title>Optimal Memoryless Encoding for Low Power Off-Chip Data Buses</title>
    <summary>  Off-chip buses account for a significant portion of the total system power
consumed in embedded systems. Bus encoding schemes have been proposed to
minimize power dissipation, but none has been demonstrated to be optimal with
respect to any measure. In this paper, we give the first provably optimal and
explicit (polynomial-time constructible) families of memoryless codes for
minimizing bit transitions in off-chip buses. Our results imply that having
access to a clock does not make a memoryless encoding scheme that minimizes bit
transitions more powerful.
</summary>
    <author>
      <name>Yeow Meng Chee</name>
    </author>
    <author>
      <name>Charles J. Colbourn</name>
    </author>
    <author>
      <name>Alan C. H. Ling</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1145/1233501.1233575</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1145/1233501.1233575" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Proceedings of the 2006 IEEE/ACM international Conference on
  Computer-Aided Design (San Jose, California, November 05 - 09, 2006). ICCAD
  '06. ACM, New York, NY, 369-374</arxiv:comment>
    <link href="http://arxiv.org/abs/0712.2640v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0712.2640v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.DM" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.IT" scheme="http://arxiv.org/schemas/atom"/>
    <category term="math.IT" scheme="http://arxiv.org/schemas/atom"/>
    <category term="B.4.3; B.m; E.4" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0807.1765v1</id>
    <updated>2008-07-11T02:47:55Z</updated>
    <published>2008-07-11T02:47:55Z</published>
    <title>Archer: A Community Distributed Computing Infrastructure for Computer
  Architecture Research and Education</title>
    <summary>  This paper introduces Archer, a community-based computing resource for
computer architecture research and education. The Archer infrastructure
integrates virtualization and batch scheduling middleware to deliver
high-throughput computing resources aggregated from resources distributed
across wide-area networks and owned by different participating entities in a
seamless manner. The paper discusses the motivations leading to the design of
Archer, describes its core middleware components, and presents an analysis of
the functionality and performance of a prototype wide-area deployment running a
representative computer architecture simulation workload.
</summary>
    <author>
      <name>Renato Figueiredo</name>
    </author>
    <author>
      <name>P. Oscar Boykin</name>
    </author>
    <author>
      <name>Jose A. B. Fortes</name>
    </author>
    <author>
      <name>Tao Li</name>
    </author>
    <author>
      <name>Jie-Kwon Peir</name>
    </author>
    <author>
      <name>David Wolinsky</name>
    </author>
    <author>
      <name>Lizy John</name>
    </author>
    <author>
      <name>David Kaeli</name>
    </author>
    <author>
      <name>David Lilja</name>
    </author>
    <author>
      <name>Sally McKee</name>
    </author>
    <author>
      <name>Gokhan Memik</name>
    </author>
    <author>
      <name>Alain Roy</name>
    </author>
    <author>
      <name>Gary Tyson</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1007/978-3-642-03354-4_7</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1007/978-3-642-03354-4_7" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">11 pages, 2 figures. Describes the Archer project,
  http://archer-project.org</arxiv:comment>
    <link href="http://arxiv.org/abs/0807.1765v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0807.1765v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="C.0; I.6.3; C.2.4" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0807.3732v1</id>
    <updated>2008-07-23T19:22:06Z</updated>
    <published>2008-07-23T19:22:06Z</published>
    <title>An adaptive embedded architecture for real-time Particle Image
  Velocimetry algorithms</title>
    <summary>  Particle Image Velocimetry (PIV) is a method of im-aging and analysing fields
of flows. The PIV tech-niques compute and display all the motion vectors of the
field in a resulting image. Speeds more than thou-sand vectors per second can
be required, each speed being environment-dependent. Essence of this work is to
propose an adaptive FPGA-based system for real-time PIV algorithms. The
proposed structure is ge-neric so that this unique structure can be re-used for
any PIV applications that uses the cross-correlation technique. The major
structure remains unchanged, adaptations only concern the number of processing
operations. The required speed (corresponding to the number of vector per
second) is obtained thanks to a parallel processing strategy. The image
processing designer duplicates the processing modules to distrib-ute the
operations. The result is a FPGA-based archi-tecture, which is easily adapted
to algorithm specifica-tions without any hardware requirement. The design flow
is fast and reliable.
</summary>
    <author>
      <name>Alain Aubert</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LAHC</arxiv:affiliation>
    </author>
    <author>
      <name>Nathalie Bochard</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LAHC</arxiv:affiliation>
    </author>
    <author>
      <name>Virginie Fresse</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LAHC</arxiv:affiliation>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">14th European Signal Processing Conference - EUSIPCO 2006, Florence :
  Italie (2006)</arxiv:comment>
    <link href="http://arxiv.org/abs/0807.3732v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0807.3732v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0901.1123v1</id>
    <updated>2009-01-08T20:14:00Z</updated>
    <published>2009-01-08T20:14:00Z</published>
    <title>A High Dynamic Range 3-Moduli-Set with Efficient Reverse Converter</title>
    <summary>  -Residue Number System (RNS) is a valuable tool for fast and parallel
arithmetic. It has a wide application in digital signal processing, fault
tolerant systems, etc. In this work, we introduce the 3-moduli set {2^n,
2^{2n}-1, 2^{2n}+1} and propose its residue to binary converter using the
Chinese Remainder Theorem. We present its simple hardware implementation that
mainly includes one Carry Save Adder (CSA) and a Modular Adder (MA). We compare
the performance and area utilization of our reverse converter to the reverse
converters of the moduli sets {2^n-1, 2^n, 2^n+1, 2^{2n}+1} and {2^n-1, 2^n,
2^n+1, 2^n-2^{(n+1)/2}+1, 2^n+2^{(n+1)/2}+1} that have the same dynamic range
and we demonstrate that our architecture is better in terms of performance and
area utilization. Also, we show that our reverse converter is faster than the
reverse converter of {2^n-1, 2^n, 2^n+1} for dynamic ranges like 8-bit, 16-bit,
32-bit and 64-bit however it requires more area.
</summary>
    <author>
      <name>Arash Hariri</name>
    </author>
    <author>
      <name>K. Navi</name>
    </author>
    <author>
      <name>Reza Rastegar</name>
    </author>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Computers &amp; Mathematics with Applications (2008), Vol 55, No 4,
  660-668</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0901.1123v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0901.1123v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.DC" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0901.4694v1</id>
    <updated>2009-01-29T14:46:48Z</updated>
    <published>2009-01-29T14:46:48Z</published>
    <title>Limit on the Addressability of Fault-Tolerant Nanowire Decoders</title>
    <summary>  Although prone to fabrication error, the nanowire crossbar is a promising
candidate component for next generation nanometer-scale circuits. In the
nanowire crossbar architecture, nanowires are addressed by controlling voltages
on the mesowires. For area efficiency, we are interested in the maximum number
of nanowires $N(m,e)$ that can be addressed by $m$ mesowires, in the face of up
to $e$ fabrication errors. Asymptotically tight bounds on $N(m,e)$ are
established in this paper. In particular, it is shown that $N(m,e) = \Theta(2^m
/ m^{e+1/2})$. Interesting observations are made on the equivalence between
this problem and the problem of constructing optimal EC/AUED codes,
superimposed distance codes, pooling designs, and diffbounded set systems.
Results in this paper also improve upon those in the EC/AUEC codes literature.
</summary>
    <author>
      <name>Yeow Meng Chee</name>
    </author>
    <author>
      <name>Alan C. H. Ling</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1109/TC.2008.130</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1109/TC.2008.130" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">9 pages, 4 figures</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">IEEE Transactions on Computers, vol. 58, no. 1, pp. 60-68, 2009</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/0901.4694v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0901.4694v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.DM" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.IT" scheme="http://arxiv.org/schemas/atom"/>
    <category term="math.IT" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/0904.3148v1</id>
    <updated>2009-04-21T00:34:43Z</updated>
    <published>2009-04-21T00:34:43Z</published>
    <title>CRT-Based High Speed Parallel Architecture for Long BCH Encoding</title>
    <summary>  BCH (Bose-Chaudhuri-Hocquenghen) error correcting codes ([1]-[2]) are now
widely used in communication systems and digital technology. Direct LFSR(linear
feedback shifted register)-based encoding of a long BCH code suffers from
serial-in and serial-out limitation and large fanout effect of some XOR gates.
This makes the LFSR-based encoders of long BCH codes cannot keep up with the
data transmission speed in some applications. Several parallel long parallel
encoders for long cyclic codes have been proposed in [3]-[8]. The technique for
eliminating the large fanout effect by J-unfolding method and some algebraic
manipulation was presented in [7] and [8] . In this paper we propose a
CRT(Chinese Remainder Theorem)-based parallel architecture for long BCH
encoding. Our novel technique can be used to eliminate the fanout bottleneck.
The only restriction on the speed of long BCH encoding of our CRT-based
architecture is $log_2N$, where $N$ is the length of the BCH code.
</summary>
    <author>
      <name>Hao Chen</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">3 pages</arxiv:comment>
    <link href="http://arxiv.org/abs/0904.3148v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/0904.3148v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.IT" scheme="http://arxiv.org/schemas/atom"/>
    <category term="math.IT" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1001.3716v1</id>
    <updated>2010-01-21T04:34:07Z</updated>
    <published>2010-01-21T04:34:07Z</published>
    <title>A Multicore Processor based Real-Time System for Automobile management
  application</title>
    <summary>  In this paper we propose an Intelligent Management System which is capable of
managing the automobile functions using the rigorous real-time principles and a
multicore processor in order to realize higher efficiency and safety for the
vehicle. It depicts how various automobile functionalities can be fine grained
and treated to fit in real time concepts. It also shows how the modern
multicore processors can be of good use in organizing vast amounts of
correlated functions to be executed in real-time with excellent time
commitments. The modeling of the automobile tasks with real time commitments,
organizing appropriate scheduling for various real time tasks and the usage of
a multicore processor enables the system to realize higher efficiency and offer
better safety levels to the vehicle. The industry available real time operating
system is used for scheduling various tasks and jobs on the multicore
processor.
</summary>
    <author>
      <name>Vaidehi. M.</name>
    </author>
    <author>
      <name>T. R. Gopalakrishnan Nair</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">9 pages, 4 figures</arxiv:comment>
    <link href="http://arxiv.org/abs/1001.3716v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1001.3716v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1001.3781v1</id>
    <updated>2010-01-21T11:31:11Z</updated>
    <published>2010-01-21T11:31:11Z</published>
    <title>An Architectural Approach for Decoding and Distributing Functions in
  FPUs in a Functional Processor System</title>
    <summary>  The main goal of this research is to develop the concepts of a revolutionary
processor system called Functional Processor System. The fairly novel work
carried out in this proposal concentrates on decoding of function pipelines and
distributing it in FPUs as a part of scheduling approach. As the functional
programs are super-level programs that entails requirements only at functional
level, decoding of functions and distribution of functions in the heterogeneous
functional processor units are a challenge. We explored the possibilities of
segregation of the functions from the application program and distributing the
functions on the relevant FPUs by using address mapping techniques. Here we
pursue the perception of feeding the functions into the processor farm rather
than the processor fetching the instructions or functions and executing it.
This work is carried out at theoretical levels and it requires a long way to go
in the realization of this work in hardware perhaps with a large industrial
team with a pragmatic time frame.
</summary>
    <author>
      <name>T. R. Gopalakrishnan Nair</name>
    </author>
    <author>
      <name>R. Selva rani</name>
    </author>
    <author>
      <name>H. K. Krutthika</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">6 pages, 5 figures</arxiv:comment>
    <link href="http://arxiv.org/abs/1001.3781v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1001.3781v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1001.4493v1</id>
    <updated>2010-01-25T17:36:32Z</updated>
    <published>2010-01-25T17:36:32Z</published>
    <title>Maintaining Virtual Areas on FPGAs using Strip Packing with Delays</title>
    <summary>  Every year, the computing resources available on dynamically partially
reconfigurable devices increase enormously. In the near future, we expect many
applications to run on a single reconfigurable device. In this paper, we
present a concept for multitasking on dynamically partially reconfigurable
systems called virtual area management. We explain its advantages, show its
challenges, and discuss possible solutions. Furthermore, we investigate one
problem in more detail: Packing modules with time-varying resource requests.
This problem from the reconfigurable computing field results in a completely
new optimization problem not tackled before. ILP-based and heuristic approaches
are compared in an experimental study and the drawbacks and benefits discussed.
</summary>
    <author>
      <name>Josef Angermeier</name>
    </author>
    <author>
      <name>Sandor P. Fekete</name>
    </author>
    <author>
      <name>Tom Kamphans</name>
    </author>
    <author>
      <name>Nils Schweer</name>
    </author>
    <author>
      <name>Juergen Teich</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">9 pages, 10 figures, 1 table, Latex, to appear in 17th Reconfigurable
  Architectures Workshop (RAW 2010)</arxiv:comment>
    <link href="http://arxiv.org/abs/1001.4493v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1001.4493v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.DS" scheme="http://arxiv.org/schemas/atom"/>
    <category term="C.1.3" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1002.1881v1</id>
    <updated>2010-02-09T15:21:20Z</updated>
    <published>2010-02-09T15:21:20Z</published>
    <title>Evaluation and Design Space Exploration of a Time-Division Multiplexed
  NoC on FPGA for Image Analysis Applications</title>
    <summary>  The aim of this paper is to present an adaptable Fat Tree NoC architecture
for Field Programmable Gate Array (FPGA) designed for image analysis
applications. Traditional NoCs (Network on Chip) are not optimal for dataflow
applications with large amount of data. On the opposite, point to point
communications are designed from the algorithm requirements but they are
expensives in terms of resource and wire. We propose a dedicated communication
architecture for image analysis algorithms. This communication mechanism is a
generic NoC infrastructure dedicated to dataflow image processing applications,
mixing circuit-switching and packet-switching communications. The complete
architecture integrates two dedicated communication architectures and reusable
IP blocks. Communications are based on the NoC concept to support the high
bandwidth required for a large number and type of data.
</summary>
    <author>
      <name>Linlin Zhang</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LAHC</arxiv:affiliation>
    </author>
    <author>
      <name>Virginie Fresse</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LAHC</arxiv:affiliation>
    </author>
    <author>
      <name>Mohammed Khalid</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">RCIM</arxiv:affiliation>
    </author>
    <author>
      <name>Dominique Houzet</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">GIPSA-lab</arxiv:affiliation>
    </author>
    <author>
      <name>Anne-Claire Legrand</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">LAHC</arxiv:affiliation>
    </author>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Eurasip Journal on Embedded Systems 2010 (2010) 542035</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1002.1881v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1002.1881v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1002.3990v1</id>
    <updated>2010-02-21T18:51:31Z</updated>
    <published>2010-02-21T18:51:31Z</published>
    <title>Static Address Generation Easing: a Design Methodology for Parallel
  Interleaver Architectures</title>
    <summary>  For high throughput applications, turbo-like iterative decoders are
implemented with parallel architectures. However, to be efficient parallel
architectures require to avoid collision accesses i.e. concurrent read/write
accesses should not target the same memory block. This consideration applies to
the two main classes of turbo-like codes which are Low Density Parity Check
(LDPC) and Turbo-Codes. In this paper we propose a methodology which finds a
collision-free mapping of the variables in the memory banks and which optimizes
the resulting interleaving architecture. Finally, we show through a pedagogical
example the interest of our approach compared to state-of-the-art techniques.
</summary>
    <author>
      <name>Cyrille Chavet</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">Lab-Sticc, ST Microelectronics</arxiv:affiliation>
    </author>
    <author>
      <name>Philippe Coussy</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">Lab-Sticc</arxiv:affiliation>
    </author>
    <author>
      <name>Eric Martin</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">Lab-Sticc</arxiv:affiliation>
    </author>
    <author>
      <name>Pascal Urard</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">ST Microelectronics</arxiv:affiliation>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">4 pages</arxiv:comment>
    <link href="http://arxiv.org/abs/1002.3990v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1002.3990v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.IT" scheme="http://arxiv.org/schemas/atom"/>
    <category term="math.IT" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1007.4465v1</id>
    <updated>2010-07-26T14:06:59Z</updated>
    <published>2010-07-26T14:06:59Z</published>
    <title>FPGA Implementation of a Reconfigurable Viterbi Decoder for WiMAX
  Receiver</title>
    <summary>  Field Programmable Gate Array technology (FPGA) is a highly configurable
option for implementing many sophisticated signal processing tasks in Software
Defined Radios (SDRs). Those types of radios are realized using highly
configurable hardware platforms. Convolutional codes are used in every robust
digital communication system and Viterbi algorithm is employed in wireless
communications to decode the convolutional codes. Such decoders are complex and
dissipate large amount of power. In this paper, a low power-reconfigurable
Viterbi decoder for WiMAX receiver is described using a VHDL code for FPGA
implementation. The proposed design is implemented on Xilinx Virtex-II Pro,
XC2vpx30 FPGA using the FPGA Advantage Pro package provided by Mentor Graphics
and ISE 10.1 by Xilinx.
</summary>
    <author>
      <name>Sherif Welsen Shaker</name>
    </author>
    <author>
      <name>Salwa Hussien Elramly</name>
    </author>
    <author>
      <name>Khaled Ali Shehata</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1109/ICM.2009.5418636</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1109/ICM.2009.5418636" rel="related"/>
    <link href="http://arxiv.org/abs/1007.4465v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1007.4465v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1008.3288v1</id>
    <updated>2010-08-19T12:25:44Z</updated>
    <published>2010-08-19T12:25:44Z</published>
    <title>Reversible Logic Synthesis of Fault Tolerant Carry Skip BCD Adder</title>
    <summary>  Reversible logic is emerging as an important research area having its
application in diverse fields such as low power CMOS design, digital signal
processing, cryptography, quantum computing and optical information processing.
This paper presents a new 4*4 parity preserving reversible logic gate, IG. The
proposed parity preserving reversible gate can be used to synthesize any
arbitrary Boolean function. It allows any fault that affects no more than a
single signal readily detectable at the circuit's primary outputs. It is shown
that a fault tolerant reversible full adder circuit can be realized using only
two IGs. The proposed fault tolerant full adder (FTFA) is used to design other
arithmetic logic circuits for which it is used as the fundamental building
block. It has also been demonstrated that the proposed design offers less
hardware complexity and is efficient in terms of gate count, garbage outputs
and constant inputs than the existing counterparts.
</summary>
    <author>
      <name>Md. Saiful Islam</name>
    </author>
    <author>
      <name>Zerina Begum</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.3329/jbas.v32i2.2431</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.3329/jbas.v32i2.2431" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">9 pages, 7 figures, 5 tables</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Bangladesh Academy of Science Journal, Vol. 32, No. 2, pp.
  193-200, December 2008</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1008.3288v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1008.3288v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1008.3340v1</id>
    <updated>2010-08-19T16:12:11Z</updated>
    <published>2010-08-19T16:12:11Z</published>
    <title>Synthesis of Fault Tolerant Reversible Logic Circuits</title>
    <summary>  Reversible logic is emerging as an important research area having its
application in diverse fields such as low power CMOS design, digital signal
processing, cryptography, quantum computing and optical information processing.
This paper presents a new 4*4 universal reversible logic gate, IG. It is a
parity preserving reversible logic gate, that is, the parity of the inputs
matches the parity of the outputs. The proposed parity preserving reversible
gate can be used to synthesize any arbitrary Boolean function. It allows any
fault that affects no more than a single signal readily detectable at the
circuit's primary outputs. Finally, it is shown how a fault tolerant reversible
full adder circuit can be realized using only two IGs. It has also been
demonstrated that the proposed design offers less hardware complexity and is
efficient in terms of gate count, garbage outputs and constant inputs than the
existing counterparts.
</summary>
    <author>
      <name>Md. Saiful Islam</name>
    </author>
    <author>
      <name>Muhammad Mahbubur Rahman</name>
    </author>
    <author>
      <name>Zerina Begum</name>
    </author>
    <author>
      <name>Mohd. Zulfiquar Hafiz</name>
    </author>
    <author>
      <name>Abdullah Al Mahmud</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1109/CAS-ICTD.2009.4960883</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1109/CAS-ICTD.2009.4960883" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">4 pages, 9 figures, 7 tables</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">IEEE International Conference on Testing and Diagnosis, 28-29
  April, 2009, Chengdu, China</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1008.3340v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1008.3340v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1008.3352v1</id>
    <updated>2010-08-19T17:07:51Z</updated>
    <published>2010-08-19T17:07:51Z</published>
    <title>Variable Block Carry Skip Logic using Reversible Gates</title>
    <summary>  Reversible circuits have applications in digital signal processing, computer
graphics, quantum computation and cryptography. In this paper, a generalized
k*k reversible gate family is proposed and a 3*3 gate of the family is
discussed. Inverter, AND, OR, NAND, NOR, and EXOR gates can be realized by this
gate. Implementation of a full-adder circuit using two such 3*3 gates is given.
This full-adder circuit contains only two reversible gates and produces no
extra garbage outputs. The proposed full-adder circuit is efficient in terms of
gate count, garbage outputs and quantum cost. A 4-bit carry skip adder is
designed using this full-adder circuit and a variable block carry skip adder is
discussed. Necessary equations required to evaluate these adder are presented.
</summary>
    <author>
      <name>Md. Rafiqul Islam</name>
    </author>
    <author>
      <name>Md. Saiful Islam</name>
    </author>
    <author>
      <name>Muhammad Rezaul Karim</name>
    </author>
    <author>
      <name>Abdullah Al Mahmud</name>
    </author>
    <author>
      <name>Hafiz Md. Hasan Babu</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">4 pages, 7 figures, 3 tables</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Proc. of 10th International Symposium on Integrated Circuits,
  Devices and Systems, Nanyang Technological University, Suntec, Singapore, pp
  9-12, 8-10 September, 2004</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1008.3352v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1008.3352v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1008.3357v1</id>
    <updated>2010-08-19T17:21:54Z</updated>
    <published>2010-08-19T17:21:54Z</published>
    <title>Building Toffoli Network for Reversible Logic Synthesis Based on
  Swapping Bit Strings</title>
    <summary>  In this paper, we have implemented and designed a sorting network for
reversible logic circuits synthesis in terms of n*n Toffoli gates. The
algorithm presented in this paper constructs a Toffoli Network based on
swapping bit strings. Reduction rules are then applied by simple template
matching and removing useless gates from the network. Random selection of bit
strings and reduction of control inputs are used to minimize both the number of
gates and gate width. The method produces near optimal results for up to
3-input 3-output circuits.
</summary>
    <author>
      <name>Hafiz Md. Hasaan Babu</name>
    </author>
    <author>
      <name>Md. Saiful Islam</name>
    </author>
    <author>
      <name>Md. Rafiqul Islam</name>
    </author>
    <author>
      <name>Lafifa Jamal</name>
    </author>
    <author>
      <name>Abu Ahmed Ferdaus</name>
    </author>
    <author>
      <name>Muhammad Rezaul Karim</name>
    </author>
    <author>
      <name>Abdullah Al Mahmud</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">9 pages</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Dhaka University Journal of Science, Vol. 55, No. 2, pp. 153-156,
  2007</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1008.3357v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1008.3357v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1008.3452v2</id>
    <updated>2010-09-02T15:59:24Z</updated>
    <published>2010-08-20T07:53:24Z</published>
    <title>Memristor-based Circuits for Performing Basic Arithmetic Operations</title>
    <summary>  In almost all of the currently working circuits, especially in analog
circuits implementing signal processing applications, basic arithmetic
operations such as multiplication, addition, subtraction and division are
performed on values which are represented by voltages or currents. However, in
this paper, we propose a new and simple method for performing analog arithmetic
operations which in this scheme, signals are represented and stored through a
memristance of the newly found circuit element, i.e. memristor, instead of
voltage or current. Some of these operators such as divider and multiplier are
much simpler and faster than their equivalent voltage-based circuits and they
require less chip area. In addition, a new circuit is designed for programming
the memristance of the memristor with predetermined analog value. Presented
simulation results demonstrate the effectiveness and the accuracy of the
proposed circuits.
</summary>
    <author>
      <name>Farnood Merrikh-Bayat</name>
    </author>
    <author>
      <name>Saeed Bagheri Shouraki</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">5pages, 4 figures, Accepted in World Conference on Information
  Technology, turkey, 2010</arxiv:comment>
    <link href="http://arxiv.org/abs/1008.3452v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1008.3452v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1008.3533v1</id>
    <updated>2010-08-20T16:23:54Z</updated>
    <published>2010-08-20T16:23:54Z</published>
    <title>A Novel Quantum Cost Efficient Reversible Full Adder Gate in
  Nanotechnology</title>
    <summary>  Reversible logic has become one of the promising research directions in low
power dissipating circuit design in the past few years and has found its
applications in low power CMOS design, cryptography, optical information
processing and nanotechnology. This paper presents a novel and quantum cost
efficient reversible full adder gate in nanotechnology. This gate can work
singly as a reversible full adder unit and requires only one clock cycle. The
proposed gate is a universal gate in the sense that it can be used to
synthesize any arbitrary Boolean functions. It has been demonstrated that the
hardware complexity offered by the proposed gate is less than the existing
counterparts. The proposed reversible full adder gate also adheres to the
theoretical minimum established by the researchers.
</summary>
    <author>
      <name>Md. Saiful Islam</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">7 pages, 12 figures, 1 table</arxiv:comment>
    <link href="http://arxiv.org/abs/1008.3533v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1008.3533v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1009.1305v1</id>
    <updated>2010-09-07T14:26:09Z</updated>
    <published>2010-09-07T14:26:09Z</published>
    <title>Wideband Spectrum Sensing at Sub-Nyquist Rates</title>
    <summary>  We present a mixed analog-digital spectrum sensing method that is especially
suited to the typical wideband setting of cognitive radio (CR). The advantages
of our system with respect to current architectures are threefold. First, our
analog front-end is fixed and does not involve scanning hardware. Second, both
the analog-to-digital conversion (ADC) and the digital signal processing (DSP)
rates are substantially below Nyquist. Finally, the sensing resources are
shared with the reception path of the CR, so that the lowrate streaming samples
can be used for communication purposes of the device, besides the sensing
functionality they provide. Combining these advantages leads to a real time map
of the spectrum with minimal use of mobile resources. Our approach is based on
the modulated wideband converter (MWC) system, which samples sparse wideband
inputs at sub-Nyquist rates. We report on results of hardware experiments,
conducted on an MWC prototype circuit, which affirm fast and accurate spectrum
sensing in parallel to CR communication.
</summary>
    <author>
      <name>Moshe Mishali</name>
    </author>
    <author>
      <name>Yonina C. Eldar</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">12 pages, 5 figures</arxiv:comment>
    <link href="http://arxiv.org/abs/1009.1305v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1009.1305v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.IT" scheme="http://arxiv.org/schemas/atom"/>
    <category term="math.IT" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1009.1796v1</id>
    <updated>2010-09-09T14:41:27Z</updated>
    <published>2010-09-09T14:41:27Z</published>
    <title>Power optimized programmable embedded controller</title>
    <summary>  Now a days, power has become a primary consideration in hardware design, and
is critical in computer systems especially for portable devices with high
performance and more functionality. Clock-gating is the most common technique
used for reducing processor's power. In this work clock gating technique is
applied to optimize the power of fully programmable Embedded Controller (PEC)
employing RISC architecture. The CPU designed supports i) smart instruction
set, ii) I/O port, UART iii) on-chip clocking to provide a range of frequencies
, iv) RISC as well as controller concepts. The whole design is captured using
VHDL and is implemented on FPGA chip using Xilinx .The architecture and clock
gating technique together is found to reduce the power consumption by 33.33% of
total power consumed by this chip.
</summary>
    <author>
      <name>M. Kamaraju</name>
    </author>
    <author>
      <name>K. Lal Kishore</name>
    </author>
    <author>
      <name>A. V. N. Tilak</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.5121/ijcnc.2010.2409</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.5121/ijcnc.2010.2409" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">11 pages,11 figures,International Journal Publication</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">International Journal of Computer Networks &amp; Communications
  (IJCNC),Vol.2, No.4, July 2010</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1009.1796v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1009.1796v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1009.3819v1</id>
    <updated>2010-09-20T13:53:39Z</updated>
    <published>2010-09-20T13:53:39Z</published>
    <title>Fault Tolerant Variable Block Carry Skip Logic (VBCSL) using Parity
  Preserving Reversible Gates</title>
    <summary>  Reversible logic design has become one of the promising research directions
in low power dissipating circuit design in the past few years and has found its
application in low power CMOS design, digital signal processing and
nanotechnology. This paper presents the efficient design approaches of fault
tolerant carry skip adders (FTCSAs) and compares those designs with the
existing ones. Variable block carry skip logic (VBCSL) using the fault tolerant
full adders (FTFAs) has also been developed. The designs are minimized in terms
of hardware complexity, gate count, constant inputs and garbage outputs.
Besides of it, technology independent evaluation of the proposed designs
clearly demonstrates its superiority with the existing counterparts.
</summary>
    <author>
      <name>Md. Saiful Islam</name>
    </author>
    <author>
      <name>Muhammad Mahbubur Rahman</name>
    </author>
    <author>
      <name>Zerina Begum</name>
    </author>
    <author>
      <name>Mohd. Zulfiquar Hafiz</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">9 pages, 16 figures, 2 tables, Accepted for publication in IJCEE,
  IACSIT, Singapore</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">International Journal of Computer and Electrical Engineering vol.
  3, no. 1, pp. 1-7, 2011</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1009.3819v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1009.3819v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1009.4590v1</id>
    <updated>2010-09-23T12:01:38Z</updated>
    <published>2010-09-23T12:01:38Z</published>
    <title>A Unique 10 Segment Display for Bengali Numerals</title>
    <summary>  Segmented display is widely used for efficient display of alphanumeric
characters. English numerals are displayed by 7 segment and 16 segment display.
The segment size is uniform in this two display architecture. Display
architecture using 8, 10, 11, 18 segments have been proposed for Bengali
numerals 0...9 yet no display architecture is designed using segments of
uniform size and uniform power consumption. In this paper we have proposed a
uniform 10 segment architecture for Bengali numerals. This segment architecture
uses segments of uniform size and no bent segment is used.
</summary>
    <author>
      <name>Md. Abul Kalam Azad</name>
    </author>
    <author>
      <name>Rezwana Sharmeen</name>
    </author>
    <author>
      <name>Shabbir Ahmad</name>
    </author>
    <author>
      <name>S. M. Kamruzzaman</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">3 Pages, International Conference</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Proc. 8th International Conference on Computer and Information
  Technology (ICCIT 2005), Dhaka, Bangladesh, pp. 97-99, Dec. 2005</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1009.4590v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1009.4590v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1009.4977v1</id>
    <updated>2010-09-25T06:17:02Z</updated>
    <published>2010-09-25T06:17:02Z</published>
    <title>Universal Numeric Segmented Display</title>
    <summary>  Segmentation display plays a vital role to display numerals. But in today's
world matrix display is also used in displaying numerals. Because numerals has
lots of curve edges which is better supported by matrix display. But as matrix
display is costly and complex to implement and also needs more memory, segment
display is generally used to display numerals. But as there is yet no proposed
compact display architecture to display multiple language numerals at a time,
this paper proposes uniform display architecture to display multiple language
digits and general mathematical expressions with higher accuracy and simplicity
by using a 18-segment display, which is an improvement over the 16 segment
display.
</summary>
    <author>
      <name>Md. Abul kalam Azad</name>
    </author>
    <author>
      <name>Rezwana Sharmeen</name>
    </author>
    <author>
      <name>S. M. Kamruzzaman</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">6 Pages, International Conference</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Proc. 7th International Conference on Computer and Information
  Technology (ICCIT-2004), Dhaka, Bangladesh, pp. 887-892, Dec. 2004</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1009.4977v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1009.4977v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1009.6132v1</id>
    <updated>2010-09-09T04:43:52Z</updated>
    <published>2010-09-09T04:43:52Z</published>
    <title>Multi-standard programmable baseband modulator for next generation
  wireless communication</title>
    <summary>  Considerable research has taken place in recent times in the area of
parameterization of software defined radio (SDR) architecture. Parameterization
decreases the size of the software to be downloaded and also limits the
hardware reconfiguration time. The present paper is based on the design and
development of a programmable baseband modulator that perform the QPSK
modulation schemes and as well as its other three commonly used variants to
satisfy the requirement of several established 2G and 3G wireless communication
standards. The proposed design has been shown to be capable of operating at a
maximum data rate of 77 Mbps on Xilinx Virtex 2-Pro University field
programmable gate array (FPGA) board. The pulse shaping root raised cosine
(RRC) filter has been implemented using distributed arithmetic (DA) technique
in the present work in order to reduce the computational complexity, and to
achieve appropriate power reduction and enhanced throughput. The designed
multiplier-less programmable 32-tap FIR-based RRC filter has been found to
withstand a peak inter-symbol interference (ISI) distortion of -41 dBs
</summary>
    <author>
      <name>Indranil Hatai</name>
    </author>
    <author>
      <name>Indrajit Chakrabarti</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.5121/ijcnc.2010.2406</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.5121/ijcnc.2010.2406" rel="related"/>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">International Journal of Computer Networks and Communications
  (IJCNC). Vol.2, No. 4, pp. 58-71, July 2010</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1009.6132v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1009.6132v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1011.2919v1</id>
    <updated>2010-11-12T14:38:52Z</updated>
    <published>2010-11-12T14:38:52Z</published>
    <title>Hardware architectures for Successive Cancellation Decoding of Polar
  Codes</title>
    <summary>  The recently-discovered polar codes are widely seen as a major breakthrough
in coding theory. These codes achieve the capacity of many important channels
under successive cancellation decoding. Motivated by the rapid progress in the
theory of polar codes, we propose a family of architectures for efficient
hardware implementation of successive cancellation decoders. We show that such
decoders can be implemented with O(n) processing elements and O(n) memory
elements, while providing constant throughput. We also propose a technique for
overlapping the decoding of several consecutive codewords, thereby achieving a
significant speed-up factor. We furthermore show that successive cancellation
decoding can be implemented in the logarithmic domain, thereby eliminating the
multiplication and division operations and greatly reducing the complexity of
each processing element.
</summary>
    <author>
      <name>Camille Leroux</name>
    </author>
    <author>
      <name>Ido Tal</name>
    </author>
    <author>
      <name>Alexander Vardy</name>
    </author>
    <author>
      <name>Warren J. Gross</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted to ICASSP 2011</arxiv:comment>
    <link href="http://arxiv.org/abs/1011.2919v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1011.2919v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.IT" scheme="http://arxiv.org/schemas/atom"/>
    <category term="math.IT" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1011.4157v2</id>
    <updated>2012-07-24T00:57:49Z</updated>
    <published>2010-11-18T09:12:50Z</published>
    <title>A full-custom ASIC design of a 8-bit, 25 MHz, Pipeline ADC using 0.35 um
  CMOS technology</title>
    <summary>  The purpose of this project was to design and implement a pipeline
Analog-to-Digital Converter using 0.35um CMOS technology. Initial requirements
of a 25-MHz conversion rate and 8-bits of resolution where the only given ones.
Although additional secondary goals such as low power consumption and small
area were stated. The architecture is based on a 1.5 bit per stage structure
utilizing digital correction for each stage [12]. A differential switched
capacitor circuit consisting of a cascade gm-C op-amp with 200MHz ft is used
for sampling and amplification in each stage [12]. Differential dynamic
comparators are used to implement the decision levels required for the 1.5-b
per stage structure. Correction of the pipeline is accomplished by using
digital correction circuit consist of D-latches and full-adders. Area and Power
consumption of whole design was 0.24mm2 and 35mW respectively. The maximum
sample rate at which the converter gave an adequate output was 33MHz.
</summary>
    <author>
      <name>Moslem Rashidi</name>
    </author>
    <author>
      <name>Mikael Hogrud</name>
    </author>
    <author>
      <name>Donatas Siaudinis</name>
    </author>
    <author>
      <name>Affaq Qamar</name>
    </author>
    <author>
      <name>Imran Khan</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">the paper needs to be withdrawn because of copyright conflicts</arxiv:comment>
    <link href="http://arxiv.org/abs/1011.4157v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1011.4157v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1102.0884v1</id>
    <updated>2011-02-04T11:40:14Z</updated>
    <published>2011-02-04T11:40:14Z</published>
    <title>A Simulation Experiment on a Built-In Self Test Equipped with
  Pseudorandom Test Pattern Generator and Multi-Input Shift Register (MISR)</title>
    <summary>  This paper investigates the impact of the changes of the characteristic
polynomials and initial loadings, on behaviour of aliasing errors of parallel
signature analyzer (Multi-Input Shift Register), used in an LFSR based digital
circuit testing technique. The investigation is carried-out through an
extensive simulation study of the effectiveness of the LFSR based digital
circuit testing technique. The results of the study show that when the
identical characteristic polynomials of order n are used in both pseudo-random
test-pattern generator, as well as in Multi-Input Shift Register (MISR)
signature analyzer (parallel type) then the probability of aliasing errors
remains unchanged due to the changes in the initial loadings of the
pseudo-random test-pattern generator.
</summary>
    <author>
      <name>A. Ahmad</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">12 pages,2 figures, Journal</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">International journal of VLSI Design &amp; Communication Systems,
  vol.1, no.4, pp. 1-12, 2010</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1102.0884v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1102.0884v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1103.1360v2</id>
    <updated>2011-03-08T12:13:20Z</updated>
    <published>2011-03-07T20:04:05Z</published>
    <title>A Secure Asynchronous FPGA Architecture, Experimental Results and Some
  Debug Feedback</title>
    <summary>  This article presents an asynchronous FPGA architecture for implementing
cryptographic algorithms secured against physical cryptanalysis. We discuss the
suitability of asynchronous reconfigurable architectures for such applications
before proceeding to model the side channel and defining our objectives. The
logic block architecture is presented in detail. We discuss several solutions
for the interconnect architecture, and how these solutions can be ported to
other flavours of interconnect (i.e. single driver). Next We discuss in detail
a high speed asynchronous configuration chain architecture used to configure
our asynchronous FPGA with simulation results, and we present a 3 X 3 prototype
FPGA fabricated in 65 nm CMOS. Lastly we present experiments to test the high
speed asynchronous configuration chain and evaluate how far our objectives have
been achieved with proposed solutions, and we conclude with emphasis on
complementary FPGA CAD algorithms, and the effect of CMOS variation on
Side-Channel Vulnerability.
</summary>
    <author>
      <name>Sumanta Chaudhuri</name>
    </author>
    <author>
      <name>Sylvain Guilley</name>
    </author>
    <author>
      <name>Philippe Hoogvorst</name>
    </author>
    <author>
      <name>Jean-Luc Danger</name>
    </author>
    <author>
      <name>Taha Beyrouthy</name>
    </author>
    <author>
      <name>Alin Razafindraibe</name>
    </author>
    <author>
      <name>Laurent Fesquet</name>
    </author>
    <author>
      <name>Marc Renaudin</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">18 Pages, 23 figures. In detail description of a 3X3 Aysnchronous
  FPGA Tape-Out</arxiv:comment>
    <link href="http://arxiv.org/abs/1103.1360v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1103.1360v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.CR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1104.3310v1</id>
    <updated>2011-04-17T12:15:42Z</updated>
    <published>2011-04-17T12:15:42Z</published>
    <title>Computer Arithmetic Preserving Hamming Distance of Operands in Operation
  Result</title>
    <summary>  The traditional approach to fault tolerant computing involves replicating
computation units and applying a majority vote operation on individual result
bits. This approach, however, has several limitations; the most severe is the
resource requirement. This paper presents a new method for fault tolerant
computing where for a given error rate, the hamming distance between correct
inputs and faulty inputs as well as the hamming distance between a correct
result and a faulty result is preserved throughout processing thereby enabling
correction of up to transient faults per computation cycle. The new method is
compared and contrasted with current protection methods and its cost /
performance is analyzed.
</summary>
    <author>
      <name>Shlomi Dolev</name>
    </author>
    <author>
      <name>Sergey Frenkel</name>
    </author>
    <author>
      <name>Dan Tamir</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">9 pages, 4 figures</arxiv:comment>
    <link href="http://arxiv.org/abs/1104.3310v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1104.3310v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1105.1014v1</id>
    <updated>2011-05-05T08:41:43Z</updated>
    <published>2011-05-05T08:41:43Z</published>
    <title>Improving Network-on-Chip-based turbo decoder architectures</title>
    <summary>  In this work novel results concerning Network-on-Chip-based turbo decoder
architectures are presented. Stemming from previous publications, this work
concentrates first on improving the throughput by exploiting adaptive-bandwidth
reduction techniques. This technique shows in the best case an improvement of
more than 60 Mb/s. Moreover, it is known that double-binary turbo decoders
require higher area than binary ones. This characteristic has the negative
effect of increasing the data width of the network nodes. Thus, the second
contribution of this work is to reduce the network complexity to support
doublebinary codes, by exploiting bit-level and pseudo-floating-point
representation of the extrinsic information. These two techniques allow for an
area reduction of up to more than the 40% with a performance degradation of
about 0.2 dB.
</summary>
    <author>
      <name>Maurizio Martina</name>
    </author>
    <author>
      <name>Guido Masera</name>
    </author>
    <link href="http://arxiv.org/abs/1105.1014v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1105.1014v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1105.2624v1</id>
    <updated>2011-05-13T07:17:16Z</updated>
    <published>2011-05-13T07:17:16Z</published>
    <title>A Flexible LDPC code decoder with a Network on Chip as underlying
  interconnect architecture</title>
    <summary>  LDPC (Low Density Parity Check) codes are among the most powerful and widely
adopted modern error correcting codes. The iterative decoding algorithms
required for these codes involve high computational complexity and high
processing throughput is achieved by allocating a sufficient number of
processing elements (PEs). Supporting multiple heterogeneous LDPC codes on a
parallel decoder poses serious problems in the design of the interconnect
structure for such PEs. The aim of this work is to explore the feasibility of
NoC (Network on Chip) based decoders, where full flexibility in terms of
supported LDPC codes is obtained resorting to an NoC to connect PEs. NoC based
LDPC decoders have been previously considered unfeasible because of the cost
overhead associated to packet management and routing. On the contrary, the
designed NoC adopts a low complexity routing, which introduces a very limited
cost overhead with respect to architectures dedicated to specific classes of
codes. Moreover the paper proposes an efficient configuration technique, which
allows for fast on--the--fly switching among different codes. The decoder
architecture is scalable and VLSI synthesis results are presented for several
cases of study, including the whole set of WiMAX LDPC codes, WiFi codes and
DVB-S2 standard.
</summary>
    <author>
      <name>Carlo Condo</name>
    </author>
    <author>
      <name>Guido Masera</name>
    </author>
    <link href="http://arxiv.org/abs/1105.2624v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1105.2624v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1106.2568v1</id>
    <updated>2011-06-13T22:29:08Z</updated>
    <published>2011-06-13T22:29:08Z</published>
    <title>HMTT: A Hybrid Hardware/Software Tracing System for Bridging Memory
  Trace's Semantic Gap</title>
    <summary>  Memory trace analysis is an important technology for architecture research,
system software (i.e., OS, compiler) optimization, and application performance
improvements. Hardware-snooping is an effective and efficient approach to
monitor and collect memory traces. Compared with software-based approaches,
memory traces collected by hardware-based approaches are usually lack of
semantic information, such as process/function/loop identifiers, virtual
address and I/O access. In this paper we propose a hybrid hardware/software
mechanism which is able to collect memory reference trace as well as semantic
information. Based on this mechanism, we designed and implemented a prototype
system called HMTT (Hybrid Memory Trace Tool) which adopts a DIMMsnooping
mechanism to snoop on memory bus and a software-controlled tracing mechanism to
inject semantic information into normal memory trace. To the best of our
knowledge, the HMTT system is the first hardware tracing system capable of
correlating memory trace with high-level events. Comprehensive validations and
evaluations show that the HMTT system has both hardware's (e.g., no distortion
or pollution) and software's advantages (e.g., flexibility and more
information).
</summary>
    <author>
      <name>Yungang Bao</name>
    </author>
    <author>
      <name>Jinyong Zhang</name>
    </author>
    <author>
      <name>Yan Zhu</name>
    </author>
    <author>
      <name>Dan Tang</name>
    </author>
    <author>
      <name>Yuan Ruan</name>
    </author>
    <author>
      <name>Mingyu Chen</name>
    </author>
    <author>
      <name>Jianping Fan</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">16 papges, an extension version of ACM SIGMETRICS'08 paper</arxiv:comment>
    <link href="http://arxiv.org/abs/1106.2568v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1106.2568v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.PF" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1108.5497v2</id>
    <updated>2011-11-08T20:24:14Z</updated>
    <published>2011-08-28T08:07:09Z</published>
    <title>Formulation and Development of a Novel Quaternary Algebra</title>
    <summary>  In this work, a novel quaternary algebra has been proposed that can be used
to implement any quaternary logic function. Unlike other variants of quaternary
algebra, this algebra is closely related to Boolean algebra and can be used to
convert any binary function into quaternary without any significant
modification. For this purpose, we have defined a set of quaternary operators
and developed two ways to express any quaternary function mathematically.
Finally, we have presented the design of several combinational logic circuits
and compared these designs with several other variants of quaternary logic.
Since a quaternary digit can contain as much information as a pair of binary
digits, this new logic may be quite useful in the fields of communication and
computing.
</summary>
    <author>
      <name>Ifat Jahangir</name>
    </author>
    <author>
      <name>Anindya Das</name>
    </author>
    <author>
      <name>Masud Hasan</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">26 pages, 3 figures, submitted to Journal of Multiple-Valued Logic
  and Soft Computing (on November 9, 2011)</arxiv:comment>
    <link href="http://arxiv.org/abs/1108.5497v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1108.5497v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1109.0708v1</id>
    <updated>2011-09-04T12:28:46Z</updated>
    <published>2011-09-04T12:28:46Z</published>
    <title>A Novel Methodology for Thermal Analysis &amp; 3-Dimensional Memory
  Integration</title>
    <summary>  The semiconductor industry is reaching a fascinating confluence in several
evolutionary trends that will likely lead to a number of revolutionary changes
in the design, implementation, scaling, and the use of computer systems.
However, recently Moore's law has come to a stand-still since device scaling
beyond 65 nm is not practical. 2D integration has problems like memory latency,
power dissipation, and large foot-print. 3D technology comes as a solution to
the problems posed by 2D integration. The utilization of 3D is limited by the
problem of temperature crisis. It is important to develop an accurate power
profile extraction methodology to design 3D structure. In this paper, design of
3D integration of memory is considered and hence the static power dissipation
of the memory cell is analysed in transistor level and is used to accurately
model the inter-layer thermal effects for 3D memory stack. Subsequently,
packaging of the chip is considered and modelled using an architecture level
simulator. This modelling is intended to analyse the thermal effects of 3D
memory, its reliability and lifetime of the chip, with greater accuracy.
</summary>
    <author>
      <name>Annmol Cherian</name>
    </author>
    <author>
      <name>Ajay Augustine</name>
    </author>
    <author>
      <name>Jemy Jose</name>
    </author>
    <author>
      <name>Vinod Pangracious</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.5121/ijait.2011.1403</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.5121/ijait.2011.1403" rel="related"/>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">International Journal of Advanced Information Technology (IJAIT)
  Vol. 1, No. 4, August 2011</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1109.0708v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1109.0708v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1109.0752v1</id>
    <updated>2011-09-04T20:02:53Z</updated>
    <published>2011-09-04T20:02:53Z</published>
    <title>An improved distributed routing algorithm for Benes based optical NoC</title>
    <summary>  Integrated optical interconnect is believed to be one of the main
technologies to replace electrical wires. Optical Network-on-Chip (ONoC) has
attracted more attentions nowadays. Benes topology is a good choice for ONoC
for its rearrangeable non-blocking character, multistage feature and easy
scalability. Routing algorithm plays an important role in determining the
performance of ONoC. But traditional routing algorithms for Benes network are
not suitable for ONoC communication, we developed a new distributed routing
algorithm for Benes ONoC in this paper. Our algorithm selected the routing path
dynamically according to network condition and enables more path choices for
the message traveling in the network. We used OPNET to evaluate the performance
of our routing algorithm and also compared it with a well-known bit-controlled
routing algorithm. ETE delay and throughput were showed under different packet
length and network sizes. Simulation results show that our routing algorithm
can provide better performance for ONoC.
</summary>
    <author>
      <name>Jing Zhang</name>
    </author>
    <author>
      <name>Huaxi Gu</name>
    </author>
    <author>
      <name>Yintang Yang</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">6 pages, 3 figures</arxiv:comment>
    <link href="http://arxiv.org/abs/1109.0752v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1109.0752v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1109.0755v1</id>
    <updated>2011-09-04T20:46:08Z</updated>
    <published>2011-09-04T20:46:08Z</published>
    <title>Intelligent Bees for QoS Routing in Networks-on-Chip</title>
    <summary>  Networks-on-Chip (NoCs) for future many-core processor platforms integrate
more and more heterogeneous components of different types and many real-time
and latency-sensitive applications can run on a single chip concurrently. The
reconfigurable FPGA and reconfigurable NoCs have emerged for the purpose of
reusability. Those types' traffics within NoCs exhibit diverse, burst, and
unpredictable communication patterns. QoS guaranteed mechanisms are necessary
to provide guaranteed throughput (GT) or guaranteed bandwidth (GB) performance
for NoCs. In this paper, we propose a QoS routing algorithm inspired by bees'
foraging behaviors to provide guaranteed bandwidth performance. Virtual
circuits and Spatial Division Multiplexing are employed to maintain available
paths for different type's traffics.
</summary>
    <author>
      <name>Peibo Xie</name>
    </author>
    <author>
      <name>Huaxi Gu</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">4 pages, 4 figures, IEEE 2010 Second Pacific-Asia Conference on
  Circuits, Communications and System (PACCS)</arxiv:comment>
    <link href="http://arxiv.org/abs/1109.0755v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1109.0755v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1110.3281v4</id>
    <updated>2012-04-26T11:52:33Z</updated>
    <published>2011-10-14T17:52:39Z</published>
    <title>Faster Energy Efficient Dadda Based Baugh-Wooley Multipliers</title>
    <summary>  In this work faster Baugh-Wooley multiplication has been achieved by using a
combination of two design techniques: partition of the partial products into
two parts for independent parallel column compression and acceleration of the
final addition using a hybrid adder proposed in this work. Based on the
proposed techniques 8, 16, 32 and 64-bit Dadda based Baugh-Wooley multipliers
has been developed and compared with the regular Baugh-Wooley multiplier. The
performance of the proposed multiplier is analyzed by evaluating the delay,
area and power, with 180 nm process technologies on interconnect and layout
using industry standard design and layout tools. The result analysis shows that
the 64-bit proposed multiplier is as much as 26.9% faster than the regular
Baugh-Wooley multiplier and requires only 2.21% more power. Also the
power-delay product of the proposed design is significantly lower than that of
the regular Baugh-Wooley multiplier.
</summary>
    <author>
      <name>B. Ramkumar</name>
    </author>
    <author>
      <name>V. Sreedeep</name>
    </author>
    <author>
      <name>Harish M Kittur</name>
    </author>
    <link href="http://arxiv.org/abs/1110.3281v4" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1110.3281v4" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="B.2.4; B.7.1" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1110.3376v2</id>
    <updated>2011-10-19T06:45:18Z</updated>
    <published>2011-10-15T03:54:27Z</published>
    <title>Faster and Low Power Twin Precision Multiplier</title>
    <summary>  In this work faster unsigned multiplication has been achieved by using a
combination of High Performance Multiplication [HPM] column reduction technique
and implementing a N-bit multiplier using 4 N/2-bit multipliers (recursive
multiplication) and acceleration of the final addition using a hybrid adder.
Low power has been achieved by using clock gating technique. Based on the
proposed technique 16 and 32-bit multipliers are developed. The performance of
the proposed multiplier is analyzed by evaluating the delay, area and power,
with TCBNPHP 90 nm process technology on interconnect and layout using Cadence
NC launch, RTL compiler and ENCOUNTER tools. The results show that the 32-bit
proposed multiplier is as much as 22% faster, occupies only 3% more area and
consumes 30% lesser power with respect to the recently reported twin precision
multiplier.
</summary>
    <author>
      <name>V. Sreedeep</name>
    </author>
    <author>
      <name>B. Ramkumar</name>
    </author>
    <author>
      <name>Harish M Kittur</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">5 pages, 10 figures and 5 tables</arxiv:comment>
    <link href="http://arxiv.org/abs/1110.3376v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1110.3376v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="B.2.4; B.7.1" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1110.3584v1</id>
    <updated>2011-10-17T06:16:05Z</updated>
    <published>2011-10-17T06:16:05Z</published>
    <title>Optimal Final Carry Propagate Adder Design for Parallel Multipliers</title>
    <summary>  Based on the ASIC layout level simulation of 7 types of adder structures each
of four different sizes, i.e. a total of 28 adders, we propose expressions for
the width of each of the three regions of the final Carry Propagate Adder (CPA)
to be used in parallel multipliers. We also propose the types of adders to be
used in each region that would lead to the optimal performance of the hybrid
final adders in parallel multipliers. This work evaluates the complete
performance of the analyzed designs in terms of delay, area, power through
custom design and layout in 0.18 um CMOS process technology.
</summary>
    <author>
      <name>Ramkumar B.</name>
    </author>
    <author>
      <name>Harish M. Kittur</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">7 pages, 7 figures, 2 tables, Submitted 0n 26 August 2011 to IEEE
  Transactions on VLSI Systems</arxiv:comment>
    <link href="http://arxiv.org/abs/1110.3584v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1110.3584v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="B.2.4; B.7.1" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1110.3655v1</id>
    <updated>2011-10-17T13:00:10Z</updated>
    <published>2011-10-17T13:00:10Z</published>
    <title>Accelerating Algorithms using a Dataflow Graph in a Reconfigurable
  System</title>
    <summary>  In this paper, the acceleration of algorithms using a design of a field
programmable gate array (FPGA) as a prototype of a static dataflow architecture
is discussed. The static dataflow architecture using operators interconnected
by parallel buses was implemented. Accelerating algorithms using a dataflow
graph in a reconfigurable system shows the potential for high computation
rates. The results of benchmarks implemented using the static dataflow
architecture are reported at the end of this paper.
</summary>
    <author>
      <name>Jorge Luiz e Silva</name>
    </author>
    <author>
      <name>Joelmir Jose Lopes</name>
    </author>
    <author>
      <name>Bruno de Abreu Silva</name>
    </author>
    <author>
      <name>Antonio Carlos Fernandes da Silva</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">13 pages, 8 figures, 1 listing, 1 algorithm, 1 Table</arxiv:comment>
    <link href="http://arxiv.org/abs/1110.3655v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1110.3655v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1111.0703v1</id>
    <updated>2011-11-03T01:10:43Z</updated>
    <published>2011-11-03T01:10:43Z</published>
    <title>Efficient Network for Non-Binary QC-LDPC Decoder</title>
    <summary>  This paper presents approaches to develop efficient network for non-binary
quasi-cyclic LDPC (QC-LDPC) decoders. By exploiting the intrinsic shifting and
symmetry properties of the check matrices, significant reduction of memory size
and routing complexity can be achieved. Two different efficient network
architectures for Class-I and Class-II non-binary QC-LDPC decoders have been
proposed, respectively. Comparison results have shown that for the code of the
64-ary (1260, 630) rate-0.5 Class-I code, the proposed scheme can save more
than 70.6% hardware required by shuffle network than the state-of-the-art
designs. The proposed decoder example for the 32-ary (992, 496) rate-0.5
Class-II code can achieve a 93.8% shuffle network reduction compared with the
conventional ones. Meanwhile, based on the similarity of Class-I and Class-II
codes, similar shuffle network is further developed to incorporate both classes
of codes at a very low cost.
</summary>
    <author>
      <name>Chuan Zhang</name>
    </author>
    <author>
      <name>Keshab K. Parhi</name>
    </author>
    <link href="http://arxiv.org/abs/1111.0703v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1111.0703v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1111.0704v1</id>
    <updated>2011-11-03T01:12:49Z</updated>
    <published>2011-11-03T01:12:49Z</published>
    <title>Reduced-Latency SC Polar Decoder Architectures</title>
    <summary>  Polar codes have become one of the most favorable capacity achieving error
correction codes (ECC) along with their simple encoding method. However, among
the very few prior successive cancellation (SC) polar decoder designs, the
required long code length makes the decoding latency high. In this paper,
conventional decoding algorithm is transformed with look-ahead techniques. This
reduces the decoding latency by 50%. With pipelining and parallel processing
schemes, a parallel SC polar decoder is proposed. Sub-structure sharing
approach is employed to design the merged processing element (PE). Moreover,
inspired by the real FFT architecture, this paper presents a novel input
generating circuit (ICG) block that can generate additional input signals for
merged PEs on-the-fly. Gate-level analysis has demonstrated that the proposed
design shows advantages of 50% decoding latency and twice throughput over the
conventional one with similar hardware cost.
</summary>
    <author>
      <name>Chuan Zhang</name>
    </author>
    <author>
      <name>Bo Yuan</name>
    </author>
    <author>
      <name>Keshab K. Parhi</name>
    </author>
    <link href="http://arxiv.org/abs/1111.0704v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1111.0704v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1111.3056v1</id>
    <updated>2011-11-13T19:28:01Z</updated>
    <published>2011-11-13T19:28:01Z</published>
    <title>Performance of Cache Memory Subsystems for Multicore Architectures</title>
    <summary>  Advancements in multi-core have created interest among many research groups
in finding out ways to harness the true power of processor cores. Recent
research suggests that on-board component such as cache memory plays a crucial
role in deciding the performance of multi-core systems. In this paper,
performance of cache memory is evaluated through the parameters such as cache
access time, miss rate and miss penalty. The influence of cache parameters over
execution time is also discussed. Results obtained from simulated studies of
multi-core environments with different instruction set architectures (ISA) like
ALPHA and X86 are produced.
</summary>
    <author>
      <name>N. Ramasubramanian</name>
    </author>
    <author>
      <name>Srinivas V. V.</name>
    </author>
    <author>
      <name>N. Ammasai Gounden</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.5121/ijcsea.2011.1506</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.5121/ijcsea.2011.1506" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">13 pages, 8 figures</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">International Journal of Computer Science, Engineering and
  Applications (IJCSEA), Vol. 1, No. 5, pp. 59-71, 2011</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1111.3056v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1111.3056v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1111.4362v1</id>
    <updated>2011-11-18T13:40:16Z</updated>
    <published>2011-11-18T13:40:16Z</published>
    <title>Hardware Implementation of Successive Cancellation Decoders for Polar
  Codes</title>
    <summary>  The recently-discovered polar codes are seen as a major breakthrough in
coding theory; they provably achieve the theoretical capacity of discrete
memoryless channels using the low complexity successive cancellation (SC)
decoding algorithm. Motivated by recent developments in polar coding theory, we
propose a family of efficient hardware implementations for SC polar decoders.
We show that such decoders can be implemented with O(n) processing elements,
O(n) memory elements, and can provide a constant throughput for a given target
clock frequency. Furthermore, we show that SC decoding can be implemented in
the logarithm domain, thereby eliminating costly multiplication and division
operations and reducing the complexity of each processing element greatly. We
also present a detailed architecture for an SC decoder and provide logic
synthesis results confirming the linear growth in complexity of the decoder as
the code length increases.
</summary>
    <author>
      <name>Camille Leroux</name>
    </author>
    <author>
      <name>Alexandre J. Raymond</name>
    </author>
    <author>
      <name>Gabi Sarkis</name>
    </author>
    <author>
      <name>Ido Tal</name>
    </author>
    <author>
      <name>Alexander Vardy</name>
    </author>
    <author>
      <name>Warren J. Gross</name>
    </author>
    <link href="http://arxiv.org/abs/1111.4362v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1111.4362v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.IT" scheme="http://arxiv.org/schemas/atom"/>
    <category term="math.IT" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1111.7258v1</id>
    <updated>2011-11-30T18:07:44Z</updated>
    <published>2011-11-30T18:07:44Z</published>
    <title>A New Design for Array Multiplier with Trade off in Power and Area</title>
    <summary>  In this paper a low power and low area array multiplier with carry save adder
is proposed. The proposed adder eliminates the final addition stage of the
multiplier than the conventional parallel array multiplier. The conventional
and proposed multiplier both are synthesized with 16-T full adder. Among
Transmission Gate, Transmission Function Adder, 14-T, 16-T full adder shows
energy efficiency. In the proposed 4x4 multiplier to add carry bits with out
using Ripple Carry Adder (RCA) in the final stage, the carries given to the
input of the next left column input. Due to this the proposed multiplier shows
56 less transistor count, then cause trade off in power and area. The proposed
multiplier has shown 13.91% less power, 34.09% more speed and 59.91% less
energy consumption for TSMC 0.18nm technology at a supply voltage 2.0V than the
conventional multiplier.
</summary>
    <author>
      <name>Nirlakalla Ravi</name>
    </author>
    <author>
      <name>A. Satish</name>
    </author>
    <author>
      <name>T. Jayachandra Prasad</name>
    </author>
    <author>
      <name>T. Subba Rao</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">5 pages, 6 figures; IJCSI International Journal of Computer Science
  Issues, Vol. 8, Issue 3, No. 2, May 2011</arxiv:comment>
    <link href="http://arxiv.org/abs/1111.7258v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1111.7258v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1201.1674v1</id>
    <updated>2012-01-09T01:00:44Z</updated>
    <published>2012-01-09T01:00:44Z</published>
    <title>Theoretical Modeling and Simulation of Phase-Locked Loop (PLL) for Clock
  Data Recovery (CDR)</title>
    <summary>  Modern communication and computer systems require rapid (Gbps), efficient and
large bandwidth data transfers. Agressive scaling of digital integrated systems
allow buses and communication controller circuits to be integrated with the
microprocessor on the same chip. The Peripheral Component Interconnect Express
(PCIe) protocol handles all communcation between the central processing unit
(CPU) and hardware devices. PCIe buses require efficient clock data recovery
circuits (CDR) to recover clock signals embedded in data during transmission.
This paper describes the theoretical modeling and simulation of a phase-locked
loop (PLL) used in a CDR circuit. A simple PLL architecture for a 5 GHz CDR
circuit is proposed and elaborated in this work. Simulations were carried out
using a Hardware Description Language, Verilog- AMS. The effect of jitter on
the proposed design is also simulated and evaluated in this work. It was found
that the proposed design is robust against both input and VCO jitter.
</summary>
    <author>
      <name>Zainab Ashari</name>
    </author>
    <author>
      <name>Anis Nurashikin Nordin</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">9 pages</arxiv:comment>
    <link href="http://arxiv.org/abs/1201.1674v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1201.1674v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1201.2107v1</id>
    <updated>2012-01-10T16:46:57Z</updated>
    <published>2012-01-10T16:46:57Z</published>
    <title>Design and ASIC implementation of DUC/DDC for communication systems</title>
    <summary>  Communication systems use the concept of transmitting information using the
electrical distribution network as a communication channel. To enable the
transmission data signal modulated on a carrier signal is superimposed on the
electrical wires. Typical power lines are designed to handle 50/60 Hz of AC
power signal; however they can carry the signals up to 500 KHz frequency. This
work aims to aid transmission/reception of an audio signal in the spectrum from
300 Hz to 4000 Hz using PLCC on a tunable carrier frequency in the spectrum
from 200 KHz to 500 KHz. For digital amplitude modulation the sampling rate of
the carrier and the audio signal has to be matched. Tunable carrier generation
can be achieved with Direct Digital Synthesizers at a desired sampling rate.
DSP Sample rate conversion techniques are very useful to make the sampling
circuits to work on their own sampling rates which are fine for the
data/modulated-carrier signal's bandwidth. This also simplifies the complexity
of the sampling circuits. Digital Up Conversion (DUC) and Digital Down
Conversion (DDC) are DSP sample rate conversion techniques which refer to
increasing and decreasing the sampling rate of a signal respectively.
</summary>
    <author>
      <name>Naagesh S. Bhat</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.5121/vlsic.2011.2410</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.5121/vlsic.2011.2410" rel="related"/>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">International Journal of VLSI design &amp; Communication Systems
  (VLSICS) Vol.2, No.4, December 2011</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1201.2107v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1201.2107v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1202.0613v1</id>
    <updated>2012-02-03T06:47:39Z</updated>
    <published>2012-02-03T06:47:39Z</published>
    <title>A Resolution for Shared Memory Conflict in Multiprocessor
  System-on-a-Chip</title>
    <summary>  Now days, manufacturers are focusing on increasing the concurrency in
multiprocessor system-on-a-chip (MPSoC) architecture instead of increasing
clock speed, for embedded systems. Traditionally lock-based synchronization is
provided to support concurrency; as managing locks can be very difficult and
error prone. Transactional memories and lock based systems have been
extensively used to provide synchronization between multiple processors [1] in
general-purpose systems. It has been shown that locks have numerous
shortcomings over transactional memory in terms of power consumption, ease of
programming and performance. In this paper, we propose a new semaphore scheme
for synchronization in shared cache memory in an MPSoC. Moreover, we have
evaluated and compared our scheme with locks and transactions in terms of
energy consumption and cache miss rate using SimpleScalar functional simulator.
</summary>
    <author>
      <name>Shaily Mittal</name>
    </author>
    <author>
      <name> Nitin</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">5 pages, 4 figures</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">IJCSI International Journal of Computer Science Issues, Vol. 8,
  Issue 4, No 1, July 2011</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1202.0613v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1202.0613v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1203.1536v1</id>
    <updated>2012-03-07T16:46:05Z</updated>
    <published>2012-03-07T16:46:05Z</published>
    <title>The Distributed Network Processor: a novel off-chip and on-chip
  interconnection network architecture</title>
    <summary>  One of the most demanding challenges for the designers of parallel computing
architectures is to deliver an efficient network infrastructure providing low
latency, high bandwidth communications while preserving scalability. Besides
off-chip communications between processors, recent multi-tile (i.e. multi-core)
architectures face the challenge for an efficient on-chip interconnection
network between processor's tiles. In this paper, we present a configurable and
scalable architecture, based on our Distributed Network Processor (DNP) IP
Library, targeting systems ranging from single MPSoCs to massive HPC platforms.
The DNP provides inter-tile services for both on-chip and off-chip
communications with a uniform RDMA style API, over a multi-dimensional direct
network with a (possibly) hybrid topology.
</summary>
    <author>
      <name>Andrea Biagioni</name>
    </author>
    <author>
      <name>Francesca Lo Cicero</name>
    </author>
    <author>
      <name>Alessandro Lonardo</name>
    </author>
    <author>
      <name>Pier Stanislao Paolucci</name>
    </author>
    <author>
      <name>Mersia Perra</name>
    </author>
    <author>
      <name>Davide Rossetti</name>
    </author>
    <author>
      <name>Carlo Sidore</name>
    </author>
    <author>
      <name>Francesco Simula</name>
    </author>
    <author>
      <name>Laura Tosoratto</name>
    </author>
    <author>
      <name>Piero Vicini</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">8 pages, 11 figures, submitted to Hot Interconnect 2009</arxiv:comment>
    <link href="http://arxiv.org/abs/1203.1536v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1203.1536v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.NI" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1203.4150v1</id>
    <updated>2012-03-19T16:18:54Z</updated>
    <published>2012-03-19T16:18:54Z</published>
    <title>Designing a WISHBONE Protocol Network Adapter for an Asynchronous
  Network-on-Chip</title>
    <summary>  The Scaling of microchip technologies, from micron to submicron and now to
deep sub-micron (DSM) range, has enabled large scale systems-on-chip (SoC). In
future deep submicron (DSM) designs, the interconnect effect will definitely
dominate performance. Network-on-Chip (NoC) has become a promising solution to
bus-based communication infrastructure limitations. NoC designs usually targets
Application Specific Integrated Circuits (ASICs), however, the fabrication
process costs a lot. Implementing a NoC on an FPGA does not only reduce the
cost but also decreases programming and verification cycles. In this paper, an
Asynchronous NoC has been implemented on a SPARTAN-3E\textregistered device.
The NoC supports basic transactions of both widely used on-chip interconnection
standards, the Open Core Protocol (OCP) and the WISHBONE Protocol. Although,
FPGA devices are synchronous in nature, it has been shown that they can be used
to prototype a Global Asynchronous Local Synchronous (GALS) systems, comprising
an Asynchronous NoC connecting IP cores operating in different clock domains.
</summary>
    <author>
      <name>Ahmed H. M. Soliman</name>
    </author>
    <author>
      <name>E. M. Saad</name>
    </author>
    <author>
      <name>M. El-Bably</name>
    </author>
    <author>
      <name>Hesham M. A. M. Keshk</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">7 pages, 6 figures; ISSN (Online): 1694-0814</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">IJCSI International Journal of Computer Science Issues, Vol. 8,
  Issue 4, No 2, July 2011, 262-268</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1203.4150v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1203.4150v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1204.2772v1</id>
    <updated>2012-04-12T17:07:58Z</updated>
    <published>2012-04-12T17:07:58Z</published>
    <title>Effect of Thread Level Parallelism on the Performance of Optimum
  Architecture for Embedded Applications</title>
    <summary>  According to the increasing complexity of network application and internet
traffic, network processor as a subset of embedded processors have to process
more computation intensive tasks. By scaling down the feature size and emersion
of chip multiprocessors (CMP) that are usually multi-thread processors, the
performance requirements are somehow guaranteed. As multithread processors are
the heir of uni-thread processors and there isn't any general design flow to
design a multithread embedded processor, in this paper we perform a
comprehensive design space exploration for an optimum uni-thread embedded
processor based on the limited area and power budgets. Finally we run multiple
threads on this architecture to find out the maximum thread level parallelism
(TLP) based on performance per power and area optimum uni-thread architecture.
</summary>
    <author>
      <name>Mehdi Alipour</name>
    </author>
    <author>
      <name>Hojjat Taghdisi</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">International Journal of Embedded Systems and Applications (IJESA),
  http://airccse.org/journal/ijesa/current2012.html</arxiv:comment>
    <link href="http://arxiv.org/abs/1204.2772v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1204.2772v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.PF" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1204.2809v1</id>
    <updated>2012-04-12T18:40:55Z</updated>
    <published>2012-04-12T18:40:55Z</published>
    <title>Performance-Optimum Superscalar Architecture for Embedded Applications</title>
    <summary>  Embedded applications are widely used in portable devices such as wireless
phones, personal digital assistants, laptops, etc. High throughput and real
time requirements are especially important in such data-intensive tasks.
Therefore, architectures that provide the required performance are the most
desirable. On the other hand, processor performance is severely related to the
average memory access delay, number of processor registers and also size of the
instruction window and superscalar parameters. Therefore, cache, register file
and superscalar parameters are the major architectural concerns in designing a
superscalar architecture for embedded processors. Although increasing cache and
register file size leads to performance improvements in high performance
embedded processors, the increased area, power consumption and memory delay are
the overheads of these techniques. This paper explores the effect of cache,
register file and superscalar parameters on the processor performance to
specify the optimum size of these parameters for embedded applications.
Experimental results show that although having bigger size of these parameters
is one of the performance improvement approaches in embedded processors,
however, by increasing the size of some parameters over a threshold value,
performance improvement is saturated and especially in cache size, increments
over this threshold value decrease the performance.
</summary>
    <author>
      <name>Mehdi Alipour</name>
    </author>
    <author>
      <name>Mostafa E. Salehi</name>
    </author>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">http://indianjournals.com/ijor.aspx 2012</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1204.2809v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1204.2809v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1204.5407v1</id>
    <updated>2012-04-24T15:28:25Z</updated>
    <published>2012-04-24T15:28:25Z</published>
    <title>Reversible Programmable Logic Array (RPLA) using Feynman &amp; MUX Gates for
  Low Power Industrial Applications</title>
    <summary>  This paper present the research work directed towards the design of
reversible programmable logic array using very high speed integrated circuit
hardware description language (VHDL). Reversible logic circuits have
significant importance in bioinformatics, optical information processing, CMOS
design etc. In this paper the authors propose the design of new RPLA using
Feynman &amp; MUX gate.VHDL based codes of reversible gates with simulating results
are shown .This proposed RPLA may be further used to design any reversible
logic function or Boolean function (Adder, subtractor etc.) which dissipate
very low or ideally no heat.
</summary>
    <author>
      <name>Pradeep Singla</name>
    </author>
    <author>
      <name>Naveen Kr. Malik</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">9 Pages, 9 Figures</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Pradeep Singla and Naveen Kr. Malik. Article: Reversible
  Programmable Logic Array (RPLA) using Feynman &amp; MUX Gates for Low Power
  Industrial Applications. Proceedinggs of ICIAICT-2012,pp 411-419, March 2012</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1204.5407v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1204.5407v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1205.1860v1</id>
    <updated>2012-05-09T03:18:40Z</updated>
    <published>2012-05-09T03:18:40Z</published>
    <title>Wishbone bus Architecture - A Survey and Comparison</title>
    <summary>  The performance of an on-chip interconnection architecture used for
communication between IP cores depends on the efficiency of its bus
architecture. Any bus architecture having advantages of faster bus clock speed,
extra data transfer cycle, improved bus width and throughput is highly
desirable for a low cost, reduced time-to-market and efficient System-on-Chip
(SoC). This paper presents a survey of WISHBONE bus architecture and its
comparison with three other on-chip bus architectures viz. Advanced Micro
controller Bus Architecture (AMBA) by ARM, CoreConnect by IBM and Avalon by
Altera. The WISHBONE Bus Architecture by Silicore Corporation appears to be
gaining an upper edge over the other three bus architecture types because of
its special performance parameters like the use of flexible arbitration scheme
and additional data transfer cycle (Read-Modify-Write cycle). Moreover, its IP
Cores are available free for use requiring neither any registration nor any
agreement or license.
</summary>
    <author>
      <name>Mohandeep Sharma</name>
    </author>
    <author>
      <name>Dilip Kumar</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.5121/vlsic.2012.3210</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.5121/vlsic.2012.3210" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">18 pages</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">International journal of VLSI Design &amp; Communication Systems
  (VLSICS) Vol.3, No.2 April 2012, 107-124</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1205.1860v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1205.1860v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1205.1866v1</id>
    <updated>2012-05-09T04:15:39Z</updated>
    <published>2012-05-09T04:15:39Z</published>
    <title>Microcontroller Based Testing of Digital IP-Core</title>
    <summary>  Testing core based System on Chip is a challenge for the test engineers. To
test the complete SOC at one time with maximum fault coverage, test engineers
prefer to test each IP-core separately. At speed testing using external testers
is more expensive because of gigahertz processor. The purpose of this paper is
to develop cost efficient and flexible test methodology for testing digital
IP-cores . The prominent feature of the approach is to use microcontroller to
test IP-core. The novel feature is that there is no need of test pattern
generator and output response analyzer as microcontroller performs the function
of both. This approach has various advantages such as at speed testing, low
cost, less area overhead and greater flexibility since most of the testing
process is based on software.
</summary>
    <author>
      <name>Amandeep Singh</name>
    </author>
    <author>
      <name>Balwinder Singh</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.5121/vlsic.2012.3205</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.5121/vlsic.2012.3205" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Microcontroller, FPGA, Testing, TMR, SOC</arxiv:comment>
    <link href="http://arxiv.org/abs/1205.1866v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1205.1866v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1205.1871v1</id>
    <updated>2012-05-09T05:23:13Z</updated>
    <published>2012-05-09T05:23:13Z</published>
    <title>Design Space Exploration to Find the Optimum Cache and Register File
  Size for Embedded Applications</title>
    <summary>  In the future, embedded processors must process more computation-intensive
network applications and internet traffic and packet-processing tasks become
heavier and sophisticated. Since the processor performance is severely related
to the average memory access delay and also the number of processor registers
affects the performance, cache and register file are two major parts in
designing embedded processor architecture. Although increasing cache and
register file size leads to performance improvement in embedded applications
and packet-processing tasks in high traffic networks with too much packets, the
increased area, power consumption and memory hierarchy delay are the overheads
of these techniques. Therefore, implementing these components in the optimum
size is of significant interest in the design of embedded processors. This
paper explores the effect of cache and register file size on the processor
performance to calculate the optimum size of these components for embedded
applications. Experimental results show that although having bigger cache and
register file is one of the performance improvement approaches in embedded
processors, however, by increasing the size of these parameters over a
threshold level, performance improvement is saturated and then, decreased.
</summary>
    <author>
      <name>Mehdi Alipour</name>
    </author>
    <author>
      <name>Mostafa E. Salehi</name>
    </author>
    <author>
      <name>Hesamodin shojaei baghini</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">The 2011 International Conference on Embedded Systems and
  Applications, las vegas, nevada, USA</arxiv:comment>
    <link href="http://arxiv.org/abs/1205.1871v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1205.1871v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1205.2153v1</id>
    <updated>2012-05-10T04:04:45Z</updated>
    <published>2012-05-10T04:04:45Z</published>
    <title>Design and implementation of real time AES-128 on real time operating
  system for multiple FPGA communication</title>
    <summary>  Security is the most important part in data communication system, where more
randomization in secret keys increases the security as well as complexity of
the cryptography algorithms. As a result in recent dates these algorithms are
compensating with enormous memory spaces and large execution time on hardware
platform. Field programmable gate arrays (FPGAs), provide one of the major
alternative in hardware platform scenario due to its reconfiguration nature,
low price and marketing speed. In FPGA based embedded system we can use
embedded processor to execute particular algorithm with the inclusion of a real
time operating System (RTOS), where threads may reduce resource utilization and
time consumption. A process in the runtime is separated in different smaller
tasks which are executed by the scheduler to meet the real time dead line using
RTOS. In this paper we demonstrate the design and implementation of a 128-bit
Advanced Encryption Standard (AES) both symmetric key encryption and decryption
algorithm by developing suitable hardware and software design on Xilinx
Spartan- 3E (XC3S500E-FG320) device using an Xilkernel RTOS, the implementation
has been tested successfully The system is optimized in terms of execution
speed and hardware utilization.
</summary>
    <author>
      <name>Rourab Paul</name>
    </author>
    <author>
      <name>Sangeet Saha</name>
    </author>
    <author>
      <name>Suman Sau</name>
    </author>
    <author>
      <name>Amlan Chakrabarti</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">6 pages, IEMCON 12, Kolkata</arxiv:comment>
    <link href="http://arxiv.org/abs/1205.2153v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1205.2153v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1205.2428v1</id>
    <updated>2012-05-11T05:06:47Z</updated>
    <published>2012-05-11T05:06:47Z</published>
    <title>Relaxed Half-Stochastic Belief Propagation</title>
    <summary>  Low-density parity-check codes are attractive for high throughput
applications because of their low decoding complexity per bit, but also because
all the codeword bits can be decoded in parallel. However, achieving this in a
circuit implementation is complicated by the number of wires required to
exchange messages between processing nodes. Decoding algorithms that exchange
binary messages are interesting for fully-parallel implementations because they
can reduce the number and the length of the wires, and increase logic density.
This paper introduces the Relaxed Half-Stochastic (RHS) decoding algorithm, a
binary message belief propagation (BP) algorithm that achieves a coding gain
comparable to the best known BP algorithms that use real-valued messages. We
derive the RHS algorithm by starting from the well-known Sum-Product algorithm,
and then derive a low-complexity version suitable for circuit implementation.
We present extensive simulation results on two standardized codes having
different rates and constructions, including low bit error rate results. These
simulations show that RHS can be an advantageous replacement for the existing
state-of-the-art decoding algorithms when targeting fully-parallel
implementations.
</summary>
    <author>
      <name>François Leduc-Primeau</name>
    </author>
    <author>
      <name>Saied Hemati</name>
    </author>
    <author>
      <name>Shie Mannor</name>
    </author>
    <author>
      <name>Warren J. Gross</name>
    </author>
    <link href="http://arxiv.org/abs/1205.2428v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1205.2428v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1205.4967v1</id>
    <updated>2012-05-22T16:26:23Z</updated>
    <published>2012-05-22T16:26:23Z</published>
    <title>Investigating Warp Size Impact in GPUs</title>
    <summary>  There are a number of design decisions that impact a GPU's performance. Among
such decisions deciding the right warp size can deeply influence the rest of
the design. Small warps reduce the performance penalty associated with branch
divergence at the expense of a reduction in memory coalescing. Large warps
enhance memory coalescing significantly but also increase branch divergence.
This leaves designers with two choices: use a small warps and invest in finding
new solutions to enhance coalescing or use large warps and address branch
divergence employing effective control-flow solutions. In this work our goal is
to investigate the answer to this question. We analyze warp size impact on
memory coalescing and branch divergence. We use our findings to study two
machines: a GPU using small warps but equipped with excellent memory coalescing
(SW+) and a GPU using large warps but employing an MIMD engine immune from
control-flow costs (LW+). Our evaluations show that building
coalescing-enhanced small warp GPUs is a better approach compared to pursuing a
control-flow enhanced large warp GPU.
</summary>
    <author>
      <name>Ahmad Lashgar</name>
    </author>
    <author>
      <name>Amirali Baniasadi</name>
    </author>
    <author>
      <name>Ahmad Khonsari</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">7 pages, 7 figures, 2 tables, Technical Report</arxiv:comment>
    <link href="http://arxiv.org/abs/1205.4967v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1205.4967v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1206.2132v1</id>
    <updated>2012-06-11T08:50:37Z</updated>
    <published>2012-06-11T08:50:37Z</published>
    <title>RepTFD: Replay Based Transient Fault Detection</title>
    <summary>  The advances in IC process make future chip multiprocessors (CMPs) more and
more vulnerable to transient faults. To detect transient faults, previous
core-level schemes provide redundancy for each core separately. As a result,
they may leave transient faults in the uncore parts, which consume over 50%
area of a modern CMP, escaped from detection. This paper proposes RepTFD, the
first core-level transient fault detection scheme with 100% coverage. Instead
of providing redundancy for each core separately, RepTFD provides redundancy
for a group of cores as a whole. To be specific, it replays the execution of
the checked group of cores on a redundant group of cores. Through comparing the
execution results between the two groups of cores, all malignant transient
faults can be caught. Moreover, RepTFD adopts a novel pending period based
record-replay approach, which can greatly reduce the number of execution orders
that need to be enforced in the replay-run. Hence, RepTFD brings only 4.76%
performance overhead in comparison to the normal execution without
fault-tolerance according to our experiments on the RTL design of an industrial
CMP named Godson-3. In addition, RepTFD only consumes about 0.83% area of
Godson-3, while needing only trivial modifications to existing components of
Godson-3.
</summary>
    <author>
      <name>Lei Li</name>
    </author>
    <author>
      <name>Tianshi Chen</name>
    </author>
    <author>
      <name>Yunji Chen</name>
    </author>
    <author>
      <name>Ling Li</name>
    </author>
    <author>
      <name>Ruiyang Wu</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">22 pages, 11 figures</arxiv:comment>
    <link href="http://arxiv.org/abs/1206.2132v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1206.2132v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1207.1187v1</id>
    <updated>2012-07-05T08:20:02Z</updated>
    <published>2012-07-05T08:20:02Z</published>
    <title>Dynamic Priority Queue: An SDRAM Arbiter With Bounded Access Latencies
  for Tight WCET Calculation</title>
    <summary>  This report introduces a shared resource arbitration scheme "DPQ - Dynamic
Priority Queue" which provides bandwidth guarantees and low worst case latency
to each master in an MPSoC. Being a non-trivial candidate for timing analysis,
SDRAM has been chosen as a showcase, but the approach is valid for any shared
resource arbitration.
  Due to its significant cost, data rate and physical size advantages, SDRAM is
a potential candidate for cost sensitive, safety critical and space conserving
systems. The variable access latency is a major drawback of SDRAM that induces
largely over estimated Worst Case Execution Time (WCET) bounds of applications.
In this report we present the DPQ together with an algorithm to predict the
shared SDRAM's worst case latencies. We use the approach to calculate WCET
bounds of six hardware tasks executing on an Altera Cyclone III FPGA with
shared DDR2 memory. The results show that the DPQ is a fair arbitration scheme
and produces low WCET bounds.
</summary>
    <author>
      <name>Hardik Shah</name>
    </author>
    <author>
      <name>Andreas Raabe</name>
    </author>
    <author>
      <name>Alois Knoll</name>
    </author>
    <link href="http://arxiv.org/abs/1207.1187v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1207.1187v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1207.1683v1</id>
    <updated>2012-07-06T16:52:24Z</updated>
    <published>2012-07-06T16:52:24Z</published>
    <title>Design and Development of Low Cost Multi-Channel USB Data</title>
    <summary>  This paper describes the design and development of low cost USB Data
Acquisition System (DAS) for the measurement of physical parameters. Physical
parameters such as temperature, humidity, light intensity etc., which are
generally slowly varying signals are sensed by respective sensors or integrated
sensors and converted into voltages. The DAS is designed using PIC18F4550
microcontroller, communicating with Personal Computer (PC) through USB
(Universal Serial Bus). The designed DAS has been tested with the application
program developed in Visual Basic, which allows online monitoring in graphical
as well as numerical display.
</summary>
    <author>
      <name>Nungleppam Monoranjan Singh</name>
    </author>
    <author>
      <name>Kanak Chandra Sarma</name>
    </author>
    <author>
      <name>Nungleppam Gopil Singh</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.5120/7452-0633</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.5120/7452-0633" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">5 pages,8 figures, published in International Journal of Computer
  Applications (IJCA)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">International Journal of Computer Applications 48(18):47-51, June
  2012</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1207.1683v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1207.1683v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1207.2060v1</id>
    <updated>2012-07-09T14:25:51Z</updated>
    <published>2012-07-09T14:25:51Z</published>
    <title>Design of PIC12F675 Microcontroller Based Data Acquisition System for
  Slowly Varying Signals</title>
    <summary>  The present paper describes the design of a cost effective, better resolution
data acquisition system (DAS) which is compatible to most of the PC and
laptops. A low cost DAS has been designed using PIC12F675 having 4-channel
analog input with 10-bit resolution for the monitoring of slowly varying
signals. The DAS so designed is interfaced to the serial port of the PC.
Firmware is written in Basic using Oshonsoft PIC IDE and burn to the
microcontroller by using PICkit2 programmer. An application program is also
developed using Visual Basic 6 which allows to display the waveform of the
signal(s) and simultaneously the data also can be saved into the hard disk of
the computer for future use and analysis.
</summary>
    <author>
      <name>N. Monoranjan Singh</name>
    </author>
    <author>
      <name>K. C. Sarma</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Published in the Journal of Instrument Society of India (ISOI)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Journal of Instrum. Soc. of India, Vol. 40 No. 1 March 2010, pp
  15-17</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1207.2060v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1207.2060v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1207.2739v1</id>
    <updated>2012-07-11T18:29:21Z</updated>
    <published>2012-07-11T18:29:21Z</published>
    <title>Low Cost PC Based Real Time Data Logging System Using PCs Parallel Port
  For Slowly Varying Signals</title>
    <summary>  A low cost PC based real time data logging system can be used in the
laboratories for the measurement, monitoring and storage of the data for slowly
varying signals in science and engineering stream. This can be designed and
interfaced to the PCs Parallel Port, which is common to all desktop computers
or Personal Computers (PCs). By the use of this data logging system one can
monitor, measure and store data for slowly varying signals, which is hard to
visualise the signal waveforms by ordinary CRO (Cathode Ray Oscilloscope) and
DSO (Digital Storage Oscilloscope). The data so stored can be used for further
study and analysis. It can be used for a wide range of applications to monitor
and store data of temperature, humidity, light intensity, ECG signals etc. with
proper signal conditioning circuitry.
</summary>
    <author>
      <name>N. Monoranjan Singh</name>
    </author>
    <author>
      <name>K. C. Sarma</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Published in the Journal of Assam Science Society, December 2009</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">J. Assam Sc. Soc. Vol. 50; No. 1,2; 36-41; December 2009</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1207.2739v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1207.2739v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1207.2840v1</id>
    <updated>2012-07-12T03:57:37Z</updated>
    <published>2012-07-12T03:57:37Z</published>
    <title>Design and Performance Analysis of hybrid adders for high speed
  arithmetic circuit</title>
    <summary>  Adder cells using Gate Diffusion Technique (GDI) &amp; PTL-GDI technique are
described in this paper. GDI technique allows reducing power consumption,
propagation delay and low PDP (power delay product) whereas Pass Transistor
Logic (PTL) reduces the count of transistors used to make different logic
gates, by eliminating redundant transistors. Performance comparison with
various Hybrid Adder is been presented. In this paper, we propose two new
designs based on GDI &amp; PTL techniques, which is found to be much more power
efficient in comparison with existing design technique. Only 10 transistors are
used to implement the SUM &amp; CARRY function for both the designs. The SUM and
CARRY cell are implemented in a cascaded way i.e. firstly the XOR cell is
implemented and then using XOR as input SUM as well as CARRY cell is
implemented. For Proposed GDI adder the SUM as well as CARRY cell is designed
using GDI technique. On the other hand in Proposed PTL-GDI adder the SUM cell
is constructed using PTL technique and the CARRY cell is designed using GDI
technique. The advantages of both the designs are discussed. The significance
of these designs is substantiated by the simulation results obtained from
Cadence Virtuoso 180nm environment.
</summary>
    <author>
      <name>Rajkumar Sarma</name>
    </author>
    <author>
      <name>Veerati Raju</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">12 PAGES, 10 FIGURES</arxiv:comment>
    <link href="http://arxiv.org/abs/1207.2840v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1207.2840v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1207.5138v1</id>
    <updated>2012-07-21T13:47:55Z</updated>
    <published>2012-07-21T13:47:55Z</published>
    <title>Ethernet Packet Processor for SoC Application</title>
    <summary>  As the demand for Internet expands significantly in numbers of users,
servers, IP addresses, switches and routers, the IP based network architecture
must evolve and change. The design of domain specific processors that require
high performance, low power and high degree of programmability is the
bottleneck in many processor based applications. This paper describes the
design of ethernet packet processor for system-on-chip (SoC) which performs all
core packet processing functions, including segmentation and reassembly,
packetization classification, route and queue management which will speedup
switching/routing performance. Our design has been configured for use with
multiple projects ttargeted to a commercial configurable logic device the
system is designed to support 10/100/1000 links with a speed advantage. VHDL
has been used to implement and simulated the required functions in FPGA.
</summary>
    <author>
      <name>Raja Jitendra Nayaka</name>
    </author>
    <author>
      <name>R. C. Biradar</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">The International Workshop Of Information Technology, Control And
  Automation (Itca-2012), Sl.No.27. Proceedings In Computer Science &amp;
  Information Technology (Cs &amp; It) Series</arxiv:comment>
    <link href="http://arxiv.org/abs/1207.5138v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1207.5138v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.NI" scheme="http://arxiv.org/schemas/atom"/>
    <category term="Airccse Conferences" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1208.2374v2</id>
    <updated>2012-11-03T19:05:45Z</updated>
    <published>2012-08-11T18:05:59Z</published>
    <title>Dynamic Warp Resizing in High-Performance SIMT</title>
    <summary>  Modern GPUs synchronize threads grouped in a warp at every instruction. These
results in improving SIMD efficiency and makes sharing fetch and decode
resources possible. The number of threads included in each warp (or warp size)
affects divergence, synchronization overhead and the efficiency of memory
access coalescing. Small warps reduce the performance penalty associated with
branch and memory divergence at the expense of a reduction in memory
coalescing. Large warps enhance memory coalescing significantly but also
increase branch and memory divergence. Dynamic workload behavior, including
branch/memory divergence and coalescing, is an important factor in determining
the warp size returning best performance. Optimal warp size can vary from one
workload to another or from one program phase to the next. Based on this
observation, we propose Dynamic Warp Resizing (DWR). DWR takes innovative
microarchitectural steps to adjust warp size during runtime and according to
program characteristics. DWR outperforms static warp size decisions, up to 1.7X
to 2.28X, while imposing less than 1% area overhead. We investigate various
alternative configurations and show that DWR performs better for narrower SIMD
and larger caches.
</summary>
    <author>
      <name>Ahmad Lashgar</name>
    </author>
    <author>
      <name>Amirali Baniasadi</name>
    </author>
    <author>
      <name>Ahmad Khonsari</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">9 pages, 5 Figures, 3 Lists, 1 Table, The extended version of ICCD
  2012 poster paper</arxiv:comment>
    <link href="http://arxiv.org/abs/1208.2374v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1208.2374v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1209.3564v1</id>
    <updated>2012-09-17T07:14:15Z</updated>
    <published>2012-09-17T07:14:15Z</published>
    <title>Deadlock Recovery Technique in Bus Enhanced NoC Architecture</title>
    <summary>  Increase in the speed of processors has led to crucial role of communication
in the performance of systems. As a result, routing is taken into consideration
as one of the most important subjects of the Network on Chip architecture.
Routing algorithms to deadlock avoidance prevent packets route completely based
on network traffic condition by means of restricting the route of packets. This
action leads to less performance especially in non-uniform traffic patterns. On
the other hand True Fully Adoptive Routing algorithm provides routing of
packets completely based on traffic condition. However, deadlock detection and
recovery mechanisms are needed to handle deadlocks. Use of global bus beside
NoC as a parallel supportive environment, provide platform to offer advantages
of both features of bus and NoC. This bus is useful for broadcast and multicast
operations, sending delay sensitive signals, system management and other
services. In this research, we use this bus as an escaping path for deadlock
recovery technique. According to simulation results, this bus is suitable
platform for deadlock recovery technique.
</summary>
    <author>
      <name>Saeid Sharifian Nia</name>
    </author>
    <author>
      <name>Abbas Vafaei</name>
    </author>
    <author>
      <name>Hamid Shahimohamadi</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">10 pages, 4 figures</arxiv:comment>
    <link href="http://arxiv.org/abs/1209.3564v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1209.3564v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1210.1158v3</id>
    <updated>2015-11-14T15:02:29Z</updated>
    <published>2012-10-03T15:57:49Z</published>
    <title>Emulating a large memory with a collection of small ones</title>
    <summary>  Sequential computation is well understood but does not scale well with
current technology. Within the next decade, systems will contain large numbers
of processors with potentially thousands of processors per chip. Despite this,
many computational problems exhibit little or no parallelism and many existing
formulations are sequential. It is therefore essential that highly-parallel
architectures can support sequential computation by emulating large memories
with collections of smaller ones, thus supporting efficient execution of
sequential programs or sequential components of parallel programs.
  This paper demonstrates that a realistic parallel architecture with scalable
low-latency communications can execute large-memory sequential programs with a
factor of only 2 to 3 slowdown, when compared to a conventional sequential
architecture. This overhead seems an acceptable price to pay to be able to
switch between executing highly-parallel programs and sequential programs with
large memory requirements. Efficient emulation of large memories could
therefore facilitate a transition from sequential machines by allowing existing
programs to be compiled directly to a highly-parallel architecture and then for
their performance to be improved by exploiting parallelism in memory accesses
and computation.
</summary>
    <author>
      <name>James Hanlon</name>
    </author>
    <link href="http://arxiv.org/abs/1210.1158v3" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1210.1158v3" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.DC" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1212.0310v1</id>
    <updated>2012-12-03T08:28:13Z</updated>
    <published>2012-12-03T08:28:13Z</published>
    <title>Design and Implementation of Multistage Interconnection Networks for SoC
  Networks</title>
    <summary>  In this paper the focus is on a family of Interconnection Networks (INs)
known as Multistage Interconnection Networks (MINs). When it is exploited in
Network-on-Chip (NoC) architecture designs, smaller circuit area, lower power
consumption, less junctions and broader bandwidth can be achieved. Each MIN can
be considered as an alternative for an NoC architecture design for its simple
topology and easy scalability with low degree. This paper includes two major
contributions. First, it compares the performance of seven prominent MINs (i.e.
Omega, Butterfly, Flattened Butterfly, Flattened Baseline, Generalized Cube,
Bene\v{s} and Clos networks) based on 45nm-CMOS technology and under different
types of Synthetic and Trace-driven workloads. Second, a network called
Meta-Flattened Network (MFN), was introduced that can decrease the blocking
probability by means of reduction the number of hops and increase the
intermediate paths between stages. This is also led into significant decrease
in power consumption.
</summary>
    <author>
      <name>Mahsa Moazez</name>
    </author>
    <author>
      <name>Farshad Safaei</name>
    </author>
    <author>
      <name>Majid Rezazadeh</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">11 Pages, 14 Figures; International Journal of Computer Science,
  Engineering and Information Technology (IJCSEIT), Vol.2, No.5, October 2012</arxiv:comment>
    <link href="http://arxiv.org/abs/1212.0310v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1212.0310v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.NI" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1301.1465v2</id>
    <updated>2013-05-31T11:09:16Z</updated>
    <published>2013-01-08T09:59:28Z</published>
    <title>A joint communication and application simulator for NoC-based SoCs</title>
    <summary>  NoCs have become a widespread paradigm in the system-on-chip design world,
not only for multi-purpose SoCs, but also for application-specific ICs. The
common approach in the NoC design world is to separate the design of the
interconnection from the design of the processing elements: this is well suited
for a large number of developments, but the need for joint application and NoC
design is not uncommon, especially in the application specific case. The
correlation between processing and communication tasks can be strong, and
separate or trace-based simulations fall often short of the desired precision.
In this work, the OMNET++ based JANoCS simulator is presented: concurrent
simulation of processing and communication allow cycle-accurate evaluation of
the system. Two cases of study are presented, showing both the need for joint
simulations and the effectiveness of JANoCS.
</summary>
    <author>
      <name>Carlo Condo</name>
    </author>
    <author>
      <name>Amer Baghdadi</name>
    </author>
    <author>
      <name>Guido Masera</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Withdrawn, due to extended and revised version being published</arxiv:comment>
    <link href="http://arxiv.org/abs/1301.1465v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1301.1465v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1301.3281v1</id>
    <updated>2013-01-15T09:51:33Z</updated>
    <published>2013-01-15T09:51:33Z</published>
    <title>Reconfiguration Strategies for Online Hardware Multitasking in Embedded
  Systems</title>
    <summary>  An intensive use of reconfigurable hardware is expected in future embedded
systems. This means that the system has to decide which tasks are more suitable
for hardware execution. In order to make an efficient use of the FPGA it is
convenient to choose one that allows hardware multitasking, which is
implemented by using partial dynamic reconfiguration. One of the challenges for
hardware multitasking in embedded systems is the online management of the only
reconfiguration port of present FPGA devices. This paper presents different
online reconfiguration scheduling strategies which assign the reconfiguration
interface resource using different criteria: workload distribution or task
deadline. The online scheduling strategies presented take efficient and fast
decisions based on the information available at each moment. Experiments have
been made in order to analyze the performance and convenience of these
reconfiguration strategies.
</summary>
    <author>
      <name>Marcos Sanchez-Elez</name>
    </author>
    <author>
      <name>Sara Roman</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.5121/cseij.2012.2601</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.5121/cseij.2012.2601" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Computer Science &amp; Engineering: An International Journal (CSEIJ),
  Vol.2, No.6, December 2012</arxiv:comment>
    <link href="http://arxiv.org/abs/1301.3281v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1301.3281v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1302.1390v1</id>
    <updated>2013-02-06T15:00:35Z</updated>
    <published>2013-02-06T15:00:35Z</published>
    <title>MGSim - Simulation tools for multi-core processor architectures</title>
    <summary>  MGSim is an open source discrete event simulator for on-chip hardware
components, developed at the University of Amsterdam. It is intended to be a
research and teaching vehicle to study the fine-grained hardware/software
interactions on many-core and hardware multithreaded processors. It includes
support for core models with different instruction sets, a configurable
multi-core interconnect, multiple configurable cache and memory models, a
dedicated I/O subsystem, and comprehensive monitoring and interaction
facilities. The default model configuration shipped with MGSim implements
Microgrids, a many-core architecture with hardware concurrency management.
MGSim is furthermore written mostly in C++ and uses object classes to represent
chip components. It is optimized for architecture models that can be described
as process networks.
</summary>
    <author>
      <name>Mike Lankamp</name>
    </author>
    <author>
      <name>Raphael Poss</name>
    </author>
    <author>
      <name>Qiang Yang</name>
    </author>
    <author>
      <name>Jian Fu</name>
    </author>
    <author>
      <name>Irfan Uddin</name>
    </author>
    <author>
      <name>Chris R. Jesshope</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">33 pages, 22 figures, 4 listings, 2 tables</arxiv:comment>
    <link href="http://arxiv.org/abs/1302.1390v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1302.1390v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.DC" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1302.4463v1</id>
    <updated>2013-02-18T21:23:54Z</updated>
    <published>2013-02-18T21:23:54Z</published>
    <title>A Low-Power Content-Addressable-Memory Based on
  Clustered-Sparse-Networks</title>
    <summary>  A low-power Content-Addressable-Memory (CAM) is introduced employing a new
mechanism for associativity between the input tags and the corresponding
address of the output data. The proposed architecture is based on a recently
developed clustered-sparse-network using binary-weighted connections that
on-average will eliminate most of the parallel comparisons performed during a
search. Therefore, the dynamic energy consumption of the proposed design is
significantly lower compared to that of a conventional low-power CAM design.
Given an input tag, the proposed architecture computes a few possibilities for
the location of the matched tag and performs the comparisons on them to locate
a single valid match. A 0.13 um CMOS technology was used for simulation
purposes. The energy consumption and the search delay of the proposed design
are 9.5%, and 30.4% of that of the conventional NAND architecture respectively
with a 3.4% higher number of transistors.
</summary>
    <author>
      <name>Hooman Jarollahi</name>
    </author>
    <author>
      <name>Vincent Gripon</name>
    </author>
    <author>
      <name>Naoya Onizawa</name>
    </author>
    <author>
      <name>Warren J. Gross</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1109/ASAP.2013.6567594</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1109/ASAP.2013.6567594" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Submitted to IEEE ASAP 2013</arxiv:comment>
    <link href="http://arxiv.org/abs/1302.4463v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1302.4463v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1303.2175v1</id>
    <updated>2013-03-09T06:57:21Z</updated>
    <published>2013-03-09T06:57:21Z</published>
    <title>An efficient cntfet-based 7-input minority gate</title>
    <summary>  Complementary metal oxide semiconductor technology (CMOS) has been faced
critical challenges in nano-scale regime. CNTFET (Carbon Nanotube Field effect
transistor) technology is a promising alternative for CMOS technology. In this
paper, we proposed a novel 7-input minority gate in CNTFET technology that has
only 9 CNTFETs. Minority function is utilized in the voting systems for
decision making and also it is used in data mining. This proposed 7-input
minority gate is utilized less fewer transistors than the conventional CMOS
method which utilizes many transistors for implementing sum of products. By
means of this proposed 7-input minority gate, a 4-input NAND gate can be
implemented, which gets better the conventional design in terms of delay and
energy efficiency and has much more deriving power at its output.
</summary>
    <author>
      <name>Samira Shirinabadi Farahani</name>
    </author>
    <author>
      <name>Ronak Zarhoun</name>
    </author>
    <author>
      <name>Mohammad Hossein Moaiyeri</name>
    </author>
    <author>
      <name>Keivan Navi</name>
    </author>
    <link href="http://arxiv.org/abs/1303.2175v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1303.2175v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1303.4892v1</id>
    <updated>2013-03-20T10:17:54Z</updated>
    <published>2013-03-20T10:17:54Z</published>
    <title>On whether and how D-RISC and Microgrids can be kept relevant
  (self-assessment report)</title>
    <summary>  This report lays flat my personal views on D-RISC and Microgrids as of March
2013. It reflects the opinions and insights that I have gained from working on
this project during the period 2008-2013. This report is structed in two parts:
deconstruction and reconstruction. In the deconstruction phase, I review what I
believe are the fundamental motivation and goals of the D-RISC/Microgrids
enterprise, and identify what I judge are shortcomings: that the project did
not deliver on its expectations, that fundamental questions are left
unanswered, and that its original motivation may not even be relevant in
scientific research any more in this day and age. In the reconstruction phase,
I start by identifying the merits of the current D-RISC/Microgrids technology
and know-how taken at face value, re-motivate its existence from a different
angle, and suggest new, relevant research questions that could justify
continued scientific investment.
</summary>
    <author>
      <name>Raphael Poss</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">45 pages, 5 figures, 2 tables</arxiv:comment>
    <link href="http://arxiv.org/abs/1303.4892v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1303.4892v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1303.5762v1</id>
    <updated>2013-03-21T22:53:24Z</updated>
    <published>2013-03-21T22:53:24Z</published>
    <title>Object-oriented approach to Rapid Custom Instruction design</title>
    <summary>  Due to continuous evolution of Systems-on-Chip (SoC), the complexity of their
design and development has augmented exponentially. To deal with the
ever-growing complexity of such embedded systems, we introduce, in this paper,
an object-oriented approach to rapid SoC design using auto-generation of
hardware custom instructions to simplify and accelerate the SoC design process.
In our approach, a Data Flow Graph (DFG) is adopted as a representation of the
arithmetic operation to convert it to a custom instruction. Then VHDL code will
be automatically generated. The input C code is automatically updated for
calling the new hardware components. To prove the effectiveness of the proposed
approach, a Java source code framework named Automatic Custom Architecture
generator (ACAgen) is developed. Experimental results on 3D sample application
validate our approach and demonstrate how the proposed framework facilitates
and accelerates the SoC design process at low costs.
</summary>
    <author>
      <name>Emna Kallel</name>
    </author>
    <author>
      <name>Yassine Aoudni</name>
    </author>
    <author>
      <name>Mohamed Abid</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1109/FTFC.2012.6231733</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1109/FTFC.2012.6231733" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">IEEE 2012</arxiv:comment>
    <link href="http://arxiv.org/abs/1303.5762v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1303.5762v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1304.0835v1</id>
    <updated>2013-04-03T03:52:52Z</updated>
    <published>2013-04-03T03:52:52Z</published>
    <title>Improved Analytical Delay Models for RC-Coupled Interconnects</title>
    <summary>  As the process technologies scale into deep submicron region, crosstalk delay
is becoming increasingly severe, especially for global on-chip buses. To cope
with this problem, accurate delay models of coupled interconnects are needed.
In particular, delay models based on analytical approaches are desirable,
because they not only are largely transparent to technology, but also
explicitly establish the connections between delays of coupled interconnects
and transition patterns, thereby enabling crosstalk alleviating techniques such
as crosstalk avoidance codes (CACs). Unfortunately, existing analytical delay
models, such as the widely cited model in [1], have limited accuracy and do not
account for loading capacitance. In this paper, we propose analytical delay
models for coupled interconnects that address these disadvantages. By
accounting for more wires and eschewing the Elmore delay, our delay models
achieve better accuracy than the model in [1].
</summary>
    <author>
      <name>Feng Shi</name>
    </author>
    <author>
      <name>Xuebin Wu</name>
    </author>
    <author>
      <name>Zhiyuan Yan</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">10 pages, 2 figures</arxiv:comment>
    <link href="http://arxiv.org/abs/1304.0835v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1304.0835v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1304.7862v1</id>
    <updated>2013-04-30T04:14:53Z</updated>
    <published>2013-04-30T04:14:53Z</published>
    <title>A formalisation of XMAS</title>
    <summary>  Communication fabrics play a key role in the correctness and performance of
modern multi-core processors and systems-on-chip. To enable formal
verification, a recent trend is to use high-level micro-architectural models to
capture designers' intent about the communication and processing of messages.
Intel proposed the xMAS language to support the formal definition of executable
specifications of micro-architectures. We formalise the semantics of xMAS in
ACL2. Our formalisation represents the computation of the values of all wires
of a design. Our main function computes a set of possible routing targets for
each message and whether a message can make progress according to the current
network state. We prove several properties on the semantics, including
termination, non-emptiness of routing, and correctness of progress conditions.
Our current effort focuses on a basic subset of the entire xMAS language, which
includes queues, functions, and switches.
</summary>
    <author>
      <name>Bernard van Gastel</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">Open University of the Netherlands</arxiv:affiliation>
    </author>
    <author>
      <name>Julien Schmaltz</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">Open University of the Netherlands</arxiv:affiliation>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.4204/EPTCS.114.9</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.4204/EPTCS.114.9" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">In Proceedings ACL2 2013, arXiv:1304.7123</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">EPTCS 114, 2013, pp. 111-126</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1304.7862v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1304.7862v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.LO" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1306.0089v1</id>
    <updated>2013-06-01T09:04:40Z</updated>
    <published>2013-06-01T09:04:40Z</published>
    <title>A Novel Reconfigurable Architecture of a DSP Processor for Efficient
  Mapping of DSP Functions using Field Programmable DSP Arrays</title>
    <summary>  Development of modern integrated circuit technologies makes it feasible to
develop cheaper, faster and smaller special purpose signal processing function
circuits. Digital Signal processing functions are generally implemented either
on ASICs with inflexibility, or on FPGAs with bottlenecks of relatively smaller
utilization factor or lower speed compared to ASIC. Field Programmable DSP
Array (FPDA) is the proposed DSP dedicated device, redolent to FPGA, but with
basic fixed common modules (CMs) (like adders, subtractors, multipliers,
scaling units, shifters) instead of CLBs. This paper introduces the development
of reconfigurable system architecture with a focus on FPDA that integrates
different DSP functions like DFT, FFT, DCT, FIR, IIR, and DWT etc. The
switching between DSP functions is occurred by reconfiguring the
interconnection between CMs. Validation of the proposed architecture has been
achieved on Virtex5 FPGA. The architecture provides sufficient amount of
flexibility, parallelism and scalability.
</summary>
    <author>
      <name>Amitabha Sinha</name>
    </author>
    <author>
      <name>Mitrava Sarkar</name>
    </author>
    <author>
      <name>Soumojit Acharyya</name>
    </author>
    <author>
      <name>Suranjan Chakraborty</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1145/2490302.2490304</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1145/2490302.2490304" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">8 Pages, 12 Figures, ACM SIGARCH Computer Architecture News. arXiv
  admin note: substantial text overlap with arXiv:1305.3251</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">ACM SIGARCH Computer Architecture News, Volume 41 Issue 2, May
  2013, Pages 1-8</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1306.0089v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1306.0089v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="68R01" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1306.1889v1</id>
    <updated>2013-06-08T07:21:22Z</updated>
    <published>2013-06-08T07:21:22Z</published>
    <title>An Improved Structure Of Reversible Adder And Subtractor</title>
    <summary>  In today's world everyday a new technology which is faster, smaller and more
complex than its predecessor is being developed. The increased number of
transistors packed onto a chip of a conventional system results in increased
power consumption that is why Reversible logic has drawn attention of
Researchers due to its less heat dissipating characteristics. Reversible logic
can be imposed over applications such as quantum computing, optical computing,
quantum dot cellular automata, low power VLSI circuits, DNA computing. This
paper presents the reversible combinational circuit of adder, subtractor and
parity preserving subtractor. The suggested circuit in this paper are designed
using Feynman, Double Feynman and MUX gates which are better than the existing
one in literature in terms of Quantum cost, Garbage output and Total logical
calculations.
</summary>
    <author>
      <name>Aakash Gupta</name>
    </author>
    <author>
      <name>Pradeep Singla</name>
    </author>
    <author>
      <name>Jitendra Gupta</name>
    </author>
    <author>
      <name>Nitin Maheshwari</name>
    </author>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">International Journal of Electronics and Computer Science
  Engineering, Vol 2, No. 2, pp712-718, June 2013</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1306.1889v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1306.1889v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1306.3302v1</id>
    <updated>2013-06-14T06:20:44Z</updated>
    <published>2013-06-14T06:20:44Z</published>
    <title>The Effect of Communication and Synchronization on Amdahl Law in
  Multicore Systems</title>
    <summary>  This work analyses the effects of sequential-to-parallel synchronization and
inter-core communication on multicore performance, speedup and scaling. A
modification of Amdahl law is formulated, to reflect the finding that parallel
speedup is lower than originally predicted, due to these effects. In
applications with high inter-core communication requirements, the workload
should be executed on a small number of cores, and applications of high
sequential-to-parallel synchronization requirements may better be executed by
the sequential core, even when f, the Amdahl fraction of parallelization, is
very close to 1. To improve the scalability and performance speedup of a
multicore, it is as important to address the synchronization and connectivity
intensities of parallel algorithms as their parallelization factor.
</summary>
    <author>
      <name>Leonid Yavits</name>
    </author>
    <author>
      <name>Amir Morad</name>
    </author>
    <author>
      <name>Ran Ginosar</name>
    </author>
    <link href="http://arxiv.org/abs/1306.3302v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1306.3302v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.PF" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1307.3324v1</id>
    <updated>2013-07-12T04:57:14Z</updated>
    <published>2013-07-12T04:57:14Z</published>
    <title>Power efficient carry propagate adder</title>
    <summary>  Here we describe the design details and performance of proposed Carry
Propagate Adder based on GDI technique. GDI technique is power efficient
technique for designing digital circuit that consumes less power as compare to
most commonly used CMOS technique. GDI also has an advantage of minimum
propagation delay, minimum area required and less complexity for designing any
digital circuit. We designed Carry Propagate Adder using GDI technique and
compared its performance with CMOS technique in terms of area, delay and power
dissipation. Circuit designed using CADENCE EDA tool and simulated using
SPECTRE VIRTUOSO tool at 0.18m technology. Comparative performance result shows
that Carry Propagate Adder using GDI technique dissipated 55.6% less power as
compare to Carry Propagate Adder using CMOS technique.
</summary>
    <author>
      <name>Laxmi Kumre</name>
    </author>
    <author>
      <name>Ajay Somkuwar</name>
    </author>
    <author>
      <name>Ganga Agnihotri</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">10 Pages, 10 figures</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">International Journal of VLSI design &amp; Communication Systems
  (VLSICS) Vol.4, No.3, June 2013</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1307.3324v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1307.3324v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1307.3690v1</id>
    <updated>2013-07-14T03:31:10Z</updated>
    <published>2013-07-14T03:31:10Z</published>
    <title>Design of Parity Preserving Logic Based Fault Tolerant Reversible
  Arithmetic Logic Unit</title>
    <summary>  Reversible Logic is gaining significant consideration as the potential logic
design style for implementation in modern nanotechnology and quantum computing
with minimal impact on physical entropy .Fault Tolerant reversible logic is one
class of reversible logic that maintain the parity of the input and the
outputs. Significant contributions have been made in the literature towards the
design of fault tolerant reversible logic gate structures and arithmetic units,
however, there are not many efforts directed towards the design of fault
tolerant reversible ALUs. Arithmetic Logic Unit (ALU) is the prime performing
unit in any computing device and it has to be made fault tolerant. In this
paper we aim to design one such fault tolerant reversible ALU that is
constructed using parity preserving reversible logic gates. The designed ALU
can generate up to seven Arithmetic operations and four logical operations.
</summary>
    <author>
      <name>Rakshith Saligram</name>
    </author>
    <author>
      <name>Shrihari Shridhar Hegde</name>
    </author>
    <author>
      <name>Shashidhar A Kulkarni</name>
    </author>
    <author>
      <name>H. R. Bhagyalakshmi</name>
    </author>
    <author>
      <name>M. K. Venkatesha</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">15 pages, 20 Figures, 8 Tables, Iinternational Journal of VLSI Design
  and Communication Systems, June 2013</arxiv:comment>
    <link href="http://arxiv.org/abs/1307.3690v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1307.3690v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.ET" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1307.6406v1</id>
    <updated>2013-07-24T13:09:43Z</updated>
    <published>2013-07-24T13:09:43Z</published>
    <title>Relative Performance of a Multi-level Cache with Last-Level Cache
  Replacement: An Analytic Review</title>
    <summary>  Current day processors employ multi-level cache hierarchy with one or two
levels of private caches and a shared last-level cache (LLC). An efficient
cache replacement policy at LLC is essential for reducing the off-chip memory
transfer as well as conflict for memory bandwidth. Cache replacement techniques
for inclusive LLCs may not be efficient for multilevel cache as it can be
shared by enormous applications with varying access behavior, running
simultaneously. One application may dominate another by flooding of cache
requests and evicting the useful data of the other application. From the
performance point of view, an exclusive LLC make the replacement policies more
demanding, as compared to an inclusive LLC. This paper analyzes some of the
existing replacement techniques on the LLC with their performance assessment.
</summary>
    <author>
      <name>Bijay Paikaray</name>
    </author>
    <link href="http://arxiv.org/abs/1307.6406v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1307.6406v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1308.6021v1</id>
    <updated>2013-08-28T00:37:56Z</updated>
    <published>2013-08-28T00:37:56Z</published>
    <title>Selective Decoding in Associative Memories Based on Sparse-Clustered
  Networks</title>
    <summary>  Associative memories are structures that can retrieve previously stored
information given a partial input pattern instead of an explicit address as in
indexed memories. A few hardware approaches have recently been introduced for a
new family of associative memories based on Sparse-Clustered Networks (SCN)
that show attractive features. These architectures are suitable for
implementations with low retrieval latency, but are limited to small networks
that store a few hundred data entries. In this paper, a new hardware
architecture of SCNs is proposed that features a new data-storage technique as
well as a method we refer to as Selective Decoding (SD-SCN). The SD-SCN has
been implemented using a similar FPGA used in the previous efforts and achieves
two orders of magnitude higher capacity, with no error-performance penalty but
with the cost of few extra clock cycles per data access.
</summary>
    <author>
      <name>Hooman Jarollahi</name>
    </author>
    <author>
      <name>Naoya Onizawa</name>
    </author>
    <author>
      <name>Warren J. Gross</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1109/GlobalSIP.2013.6737140</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1109/GlobalSIP.2013.6737140" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">4 pages, Accepted in IEEE Global SIP 2013 conference</arxiv:comment>
    <link href="http://arxiv.org/abs/1308.6021v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1308.6021v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1309.2533v1</id>
    <updated>2013-09-10T14:50:29Z</updated>
    <published>2013-09-10T14:50:29Z</published>
    <title>Evaluation of the Performance/Energy Overhead in DSP Video Decoding and
  its Implications</title>
    <summary>  Video decoding is considered as one of the most compute and energy intensive
application in energy constrained mobile devices. Some specific processing
units, such as DSPs, are added to those devices in order to optimize the
performance and the energy consumption. However, in DSP video decoding, the
inter-processor communication overhead may have a considerable impact on the
performance and the energy consumption. In this paper, we propose to evaluate
this overhead and analyse its impact on the performance and the energy
consumption as compared to the GPP decoding. Our work revealed that the GPP can
be the best choice in many cases due to the a significant overhead in DSP
decoding which may represents 30% of the total decoding energy.
</summary>
    <author>
      <name>Yahia Benmoussa</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">Lab-STICC</arxiv:affiliation>
    </author>
    <author>
      <name>Jalil Boukhobza</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">Lab-STICC</arxiv:affiliation>
    </author>
    <author>
      <name>Eric Senn</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">Lab-STICC</arxiv:affiliation>
    </author>
    <author>
      <name>Djamel Benazzouz</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">MSS</arxiv:affiliation>
    </author>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Annual Metting of the GDR SoC SiP, Lyon : France (2013)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1309.2533v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1309.2533v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.MM" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1309.3785v1</id>
    <updated>2013-09-15T18:32:21Z</updated>
    <published>2013-09-15T18:32:21Z</published>
    <title>Energy Saving Techniques for Phase Change Memory (PCM)</title>
    <summary>  In recent years, the energy consumption of computing systems has increased
and a large fraction of this energy is consumed in main memory. Towards this,
researchers have proposed use of non-volatile memory, such as phase change
memory (PCM), which has low read latency and power; and nearly zero leakage
power. However, the write latency and power of PCM are very high and this,
along with limited write endurance of PCM present significant challenges in
enabling wide-spread adoption of PCM. To address this, several
architecture-level techniques have been proposed. In this report, we review
several techniques to manage power consumption of PCM. We also classify these
techniques based on their characteristics to provide insights into them. The
aim of this work is encourage researchers to propose even better techniques for
improving energy efficiency of PCM based main memory.
</summary>
    <author>
      <name>Sparsh Mittal</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Survey, phase change RAM (PCRAM)</arxiv:comment>
    <link href="http://arxiv.org/abs/1309.3785v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1309.3785v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1309.5551v1</id>
    <updated>2013-09-22T02:01:28Z</updated>
    <published>2013-09-22T02:01:28Z</published>
    <title>Design space exploration in the microthreaded many-core architecture</title>
    <summary>  Design space exploration is commonly performed in embedded system, where the
architecture is a complicated piece of engineering. With the current trend of
many-core systems, design space exploration in general-purpose computers can no
longer be avoided. Microgrid is a complicated architecture, and therefor we
need to perform design space exploration. Generally, simulators are used for
the design space exploration of an architecture. Different simulators with
different levels of complexity, simulation time and accuracy are used.
Simulators with little complexity, low simulation time and reasonable accuracy
are desirable for the design space exploration of an architecture. These
simulators are referred as high-level simulators and are commonly used in the
design of embedded systems. However, the use of high-level simulation for
design space exploration in general-purpose computers is a relatively new area
of research.
</summary>
    <author>
      <name>Irfan Uddin</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">12 pages, 1 figure</arxiv:comment>
    <link href="http://arxiv.org/abs/1309.5551v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1309.5551v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1309.5647v1</id>
    <updated>2013-09-22T20:44:49Z</updated>
    <published>2013-09-22T20:44:49Z</published>
    <title>A Cache-Coloring Based Technique for Saving Leakage Energy In
  Multitasking Systems</title>
    <summary>  There has been a significant increase in leakage energy dissipation of CMOS
circuits with each technology generation. Further, due to their large size,
last level caches (LLCs) spend a large fraction of their energy in the form of
leakage energy and hence, addressing this has become extremely important to
meet the challenges of chip power budget. For addressing this, several
techniques have been proposed. However, most of these techniques require
offline profiling and hence cannot be used for real-life systems which usually
run multitasking programs, with possible pre-emptions. In this paper, we
propose a dynamic profiling based technique for saving cache leakage energy in
multitasking systems. Our technique uses a small coloring-based profiling
cache, to estimate performance and energy consumption of multiple cache
configurations and then selects the best (least-energy) configuration among
them. Our technique uses non-intrusive profiling and saves energy despite
intra-task and inter-task variations; thus, it is suitable for multitasking
systems. Simulations performed using workloads from SPEC2006 suite show the
superiority of our technique over an existing cache energy saving technique.
With a 2MB baseline cache, the average saving in memory sub-system energy is
22.8%.
</summary>
    <author>
      <name>Sparsh Mittal</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Cache leakage energy saving technique</arxiv:comment>
    <link href="http://arxiv.org/abs/1309.5647v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1309.5647v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1309.7082v1</id>
    <updated>2013-09-26T22:18:43Z</updated>
    <published>2013-09-26T22:18:43Z</published>
    <title>A Cache Reconfiguration Approach for Saving Leakage and Refresh Energy
  in Embedded DRAM Caches</title>
    <summary>  In recent years, the size and leakage energy consumption of large last level
caches (LLCs) has increased. To address this, embedded DRAM (eDRAM) caches have
been considered which have lower leakage energy consumption; however eDRAM
caches consume a significant amount of energy in the form of refresh energy. In
this paper, we present a technique for saving both leakage and refresh energy
in eDRAM caches. We use dynamic cache reconfiguration approach to intelligently
turn-off part of the cache to save leakage energy and refresh only valid data
of the active (i.e. not turned-off) cache to save refresh energy. We evaluate
our technique using an x86-64 simulator and SPEC2006 benchmarks and compare it
with a recently proposed technique for saving refresh energy, named Refrint.
The experiments have shown that our technique provides better performance and
energy efficiency than Refrint. Using our technique, for a 2MB LLC and 40
micro-seconds eDRAM refresh period, the average saving in energy over eDRAM
baseline (which periodically refreshes all cache lines) is 22.8%.
</summary>
    <author>
      <name>Sparsh Mittal</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Embedded DRAM (eDRAM) caches</arxiv:comment>
    <link href="http://arxiv.org/abs/1309.7082v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1309.7082v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1309.7163v1</id>
    <updated>2013-09-27T09:09:37Z</updated>
    <published>2013-09-27T09:09:37Z</published>
    <title>A Low-Voltage, Low-Power 4-bit BCD Adder, designed using the Clock Gated
  Power Gating, and the DVT Scheme</title>
    <summary>  This paper proposes a Low-Power, Energy Efficient 4-bit Binary Coded Decimal
(BCD) adder design where the conventional 4-bit BCD adder has been modified
with the Clock Gated Power Gating Technique. Moreover, the concept of DVT
(Dual-vth) scheme has been introduced while designing the full adder blocks to
reduce the Leakage Power, as well as, to maintain the overall performance of
the entire circuit. The reported architecture of 4-bit BCD adder is designed
using 45 nm technology and it consumes 1.384 {\mu}Watt of Average Power while
operating with a frequency of 200 MHz, and a Supply Voltage (Vdd) of 1 Volt.
The results obtained from different simulation runs on SPICE, indicate the
superiority of the proposed design compared to the conventional 4-bit BCD
adder. Considering the product of Average Power and Delay, for the operating
frequency of 200 MHz, a fair 47.41 % reduction compared to the conventional
design has been achieved with this proposed scheme.
</summary>
    <author>
      <name>Dipankar Saha</name>
    </author>
    <author>
      <name>Subhramita Basak</name>
    </author>
    <author>
      <name>Sagar Mukherjee</name>
    </author>
    <author>
      <name>C. K. Sarkar</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1109/ISPCC.2013.6663444</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1109/ISPCC.2013.6663444" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">To appear in the proceedings of 2013 IEEE International Conference on
  Signal Processing, Computing and Control (ISPCC,13)</arxiv:comment>
    <link href="http://arxiv.org/abs/1309.7163v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1309.7163v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1309.7321v1</id>
    <updated>2013-09-27T18:24:32Z</updated>
    <published>2013-09-27T18:24:32Z</published>
    <title>Recycled Error Bits: Energy-Efficient Architectural Support for Higher
  Precision Floating Point</title>
    <summary>  In this work, we provide energy-efficient architectural support for floating
point accuracy. Our goal is to provide accuracy that is far greater than that
provided by the processor's hardware floating point unit (FPU). Specifically,
for each floating point addition performed, we "recycle" that operation's
error: the difference between the finite-precision result produced by the
hardware and the result that would have been produced by an infinite-precision
FPU. We make this error architecturally visible such that it can be used, if
desired, by software. Experimental results on physical hardware show that
software that exploits architecturally recycled error bits can achieve accuracy
comparable to a 2B-bit FPU with performance and energy that are comparable to a
B-bit FPU.
</summary>
    <author>
      <name>Ralph Nathan</name>
    </author>
    <author>
      <name>Bryan Anthonio</name>
    </author>
    <author>
      <name>Shih-Lien Lu</name>
    </author>
    <author>
      <name>Helia Naeimi</name>
    </author>
    <author>
      <name>Daniel J. Sorin</name>
    </author>
    <author>
      <name>Xiaobai Sun</name>
    </author>
    <link href="http://arxiv.org/abs/1309.7321v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1309.7321v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1310.1712v2</id>
    <updated>2015-01-09T14:11:44Z</updated>
    <published>2013-10-07T09:29:02Z</published>
    <title>Partial Sums Computation In Polar Codes Decoding</title>
    <summary>  Polar codes are the first error-correcting codes to provably achieve the
channel capacity but with infinite codelengths. For finite codelengths the
existing decoder architectures are limited in working frequency by the partial
sums computation unit. We explain in this paper how the partial sums
computation can be seen as a matrix multiplication. Then, an efficient hardware
implementation of this product is investigated. It has reduced logic resources
and interconnections. Formalized architectures, to compute partial sums and to
generate the bits of the generator matrix k^n, are presented. The proposed
architecture allows removing the multiplexing resources used to assigned to
each processing elements the required partial sums.
</summary>
    <author>
      <name>Guillaume Berhault</name>
    </author>
    <author>
      <name>Camille Leroux</name>
    </author>
    <author>
      <name>Christophe Jego</name>
    </author>
    <author>
      <name>Dominique Dallet</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Accepted to ISCAS 2015</arxiv:comment>
    <link href="http://arxiv.org/abs/1310.1712v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1310.1712v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.IT" scheme="http://arxiv.org/schemas/atom"/>
    <category term="math.IT" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1310.3356v1</id>
    <updated>2013-10-12T10:05:07Z</updated>
    <published>2013-10-12T10:05:07Z</published>
    <title>A Novel Reconfigurable Computing Architecture for Image Signal
  Processing Using Circuit-Switched NoC and Synchronous Dataflow Model</title>
    <summary>  In this paper, a novel reconfigurable architecture is proposed for
multifunctional image signal processing systems. A circuit-switched NoC is used
to provide interconnection because the non-TMD links ensure fixed throughput,
which is a desirable behavior for computational intensive image processing
algorithms compared with packet-switched NoC. Image processing algorithms are
modeled as synchronous dataflow graphs which provide a unified model for
general computing procedure. An image processing system is considered as
several temporally mutually exclusive algorithms. Thus, their dataflow graph
representations could be considered as a group and a merging algorithm could be
applied to generate a union graph while eliminating spatial redundancy for area
consumption optimization. After the union graph have been mapped and routed on
the NoC, the reconfigurable system could be configured to any of its target
image processing algorithms by properly setting the NoC topology. Experiments
show the demo reconfigurable system with two image processing applications cost
26.4% less hardware resource, compared with the non-reconfigurable
implementations.
</summary>
    <author>
      <name>Feitian Li</name>
    </author>
    <author>
      <name>Fei Qiao</name>
    </author>
    <author>
      <name>Qi Wei</name>
    </author>
    <author>
      <name>Huazhong Yang</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">ISQED 2014,6 pages,7 figures</arxiv:comment>
    <link href="http://arxiv.org/abs/1310.3356v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1310.3356v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1310.8494v1</id>
    <updated>2013-10-31T13:33:16Z</updated>
    <published>2013-10-31T13:33:16Z</published>
    <title>Using Cache-coloring to Mitigate Inter-set Write Variation in
  Non-volatile Caches</title>
    <summary>  In recent years, researchers have explored use of non-volatile devices such
as STT-RAM (spin torque transfer RAM) for designing on-chip caches, since they
provide high density and consume low leakage power. A common limitation of all
non-volatile devices is their limited write endurance. Further, since existing
cache management policies are write-variation unaware, excessive writes to a
few blocks may lead to a quick failure of the whole cache. We propose an
architectural technique for wear-leveling of non-volatile last level caches
(LLCs). Our technique uses cache-coloring approach which adds a
software-controlled mapping layer between groups of physical pages and cache
sets. Periodically the mapping is altered to ensure that write-traffic can be
spread uniformly to different sets of the cache to achieve wear-leveling.
Simulations performed with an x86-64 simulator and SPEC2006 benchmarks show
that our technique reduces the worst-case writes to cache blocks and thus
improves the cache lifetime by 4.07X.
</summary>
    <author>
      <name>Sparsh Mittal</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">STT-RAM cache</arxiv:comment>
    <link href="http://arxiv.org/abs/1310.8494v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1310.8494v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1311.0602v2</id>
    <updated>2013-11-05T02:59:59Z</updated>
    <published>2013-11-04T08:23:38Z</published>
    <title>Input-Output Logic based Fault-Tolerant Design Technique for SRAM-based
  FPGAs</title>
    <summary>  Effects of radiation on electronic circuits used in extra-terrestrial
applications and radiation prone environments need to be corrected. Since FPGAs
offer flexibility, the effects of radiation on them need to be studied and
robust methods of fault tolerance need to be devised. In this paper a new
fault-tolerant design strategy has been presented. This strategy exploits the
relation between changes in inputs and the expected change in output.
Essentially, it predicts whether or not a change in the output is expected and
thereby calculates the error. As a result this strategy reduces hardware and
time redundancy required by existing strategies like Duplication with
Comparison (DWC) and Triple Modular Redundancy (TMR). The design arising from
this strategy has been simulated and its robustness to fault-injection has been
verified. Simulations for a 16 bit multiplier show that the new design strategy
performs better than the state-of-the-art on critical factors such as hardware
redundancy, time redundancy and power consumption.
</summary>
    <author>
      <name>Aditya Srinivas Timmaraju</name>
    </author>
    <author>
      <name>Aniket Anand Deshmukh</name>
    </author>
    <author>
      <name>Mohammed Amir Khan</name>
    </author>
    <author>
      <name>Zafar Ali Khan</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">7 pages</arxiv:comment>
    <link href="http://arxiv.org/abs/1311.0602v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1311.0602v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="B.2.3" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1312.2207v2</id>
    <updated>2014-08-08T20:03:48Z</updated>
    <published>2013-12-08T13:03:15Z</published>
    <title>A Cache Energy Optimization Technique for STT-RAM Last Level Cache</title>
    <summary>  Last level caches (LLCs) occupy a large chip-area and there size is expected
to grow further to offset the limitations of memory bandwidth and speed. Due to
high leakage consumption of SRAM device, caches designed with SRAM consume
large amount of energy. To address this, use of emerging technologies such as
spin torque transfer RAM (STT-RAM) has been investigated which have lower
leakage power dissipation. However, the high write latency and power of it may
lead to large energy consumption which present challenges in its use. In this
report, we propose a cache reconfiguration based technique for improving the
energy efficiency of STT-RAM based LLCs. Our technique dynamically adjusts the
active cache size to reduce the cache leakage energy consumption with minimum
performance loss. We choose a suitable value of STT-RAM retention time for
avoiding refresh overhead and gaining performance. Single-core simulations have
been performed using SPEC2006 benchmarks and Sniper x86-64 simulator. The
results show that while, compared to an STT-RAM LLC of similar area, an SRAM
LLC incurs nearly 100% loss in energy and 7.3% loss in performance; our
technique using STT-RAM cache saves 21.8% energy and incurs only 1.7% loss in
performance.
</summary>
    <author>
      <name>Sparsh Mittal</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">This paper has been withdrawn by the author for revising experiments</arxiv:comment>
    <link href="http://arxiv.org/abs/1312.2207v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1312.2207v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1312.2976v1</id>
    <updated>2013-12-10T21:39:01Z</updated>
    <published>2013-12-10T21:39:01Z</published>
    <title>A Survey of Network-On-Chip Tools</title>
    <summary>  Nowadays System-On-Chips (SoCs) have evolved considerably in term of
performances, reliability and integration capacity. The last advantage has
induced the growth of the number of cores or Intellectual Properties (IPs) in a
same chip. Unfortunately, this important number of IPs has caused a new issue
which is the intra-communication between the elements of a same chip. To
resolve this problem, a new paradigm has been introduced which is the
Network-On-Chip (NoC). Since the introduction of the NoC paradigm in the last
decade, new methodologies and approaches have been presented by research
community and many of them have been adopted by industrials. The literature
contains many relevant studies and surveys discussing NoC proposals and
contributions. However, few of them have discussed or proposed a comparative
study of NoC tools. The objective of this work is to establish a reliable
survey about available design, simulation or implementation NoC tools. We
collected an important amount of information and characteristics about NoC
dedicated tools that we will present throughout this survey. This study is
built around a respectable amount of references and we hope it will help
scientists.
</summary>
    <author>
      <name>Ahmed Ben Achballah</name>
    </author>
    <author>
      <name>Slim Ben Saoud</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.14569/IJACSA.2013.040910</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.14569/IJACSA.2013.040910" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">7 pages, 1 figure, 4 tables</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">International Journal of Advanced Computer Science and
  Applications(IJACSA), 4(9), 2013</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1312.2976v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1312.2976v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1401.0765v1</id>
    <updated>2014-01-04T02:06:23Z</updated>
    <published>2014-01-04T02:06:23Z</published>
    <title>A Survey of Techniques For Improving Energy Efficiency in Embedded
  Computing Systems</title>
    <summary>  Recent technological advances have greatly improved the performance and
features of embedded systems. With the number of just mobile devices now
reaching nearly equal to the population of earth, embedded systems have truly
become ubiquitous. These trends, however, have also made the task of managing
their power consumption extremely challenging. In recent years, several
techniques have been proposed to address this issue. In this paper, we survey
the techniques for managing power consumption of embedded systems. We discuss
the need of power management and provide a classification of the techniques on
several important parameters to highlight their similarities and differences.
This paper is intended to help the researchers and application-developers in
gaining insights into the working of power management techniques and designing
even more efficient high-performance embedded systems of tomorrow.
</summary>
    <author>
      <name>Sparsh Mittal</name>
    </author>
    <link href="http://arxiv.org/abs/1401.0765v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1401.0765v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1401.1003v1</id>
    <updated>2014-01-06T07:36:13Z</updated>
    <published>2014-01-06T07:36:13Z</published>
    <title>On the likelihood of multiple bit upsets in logic circuits</title>
    <summary>  Soft errors have a significant impact on the circuit reliability at nanoscale
technologies. At the architectural level, soft errors are commonly modeled by a
probabilistic bit-flip model. In developing such abstract fault models, an
important issue to consider is the likelihood of multiple bit errors caused by
particle strikes. This likelihood has been studied to a great extent in
memories, but has not been understood to the same extent in logic circuits. In
this paper, we attempt to quantify the likelihood that a single transient event
can cause multiple bit errors in logic circuits consisting of combinational
gates and flip-flops. In particular, we calculate the conditional probability
of multiple bit-flips given that a single bit flips as a result of the
transient. To calculate this conditional probability, we use a Monte Carlo
technique in which samples are generated using detailed post-layout circuit
simulations. Our experiments on the ISCAS'85 benchmarks and a few other
circuits indicate that, this conditional probability is quite significant and
can be as high as 0.31. Thus we conclude that multiple bit-flips must
necessarily be considered in order to obtain a realistic architectural fault
model for soft errors.
</summary>
    <author>
      <name>Nanditha P. Rao</name>
    </author>
    <author>
      <name>Shahbaz Sarik</name>
    </author>
    <author>
      <name>Madhav P. Desai</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">6 pages</arxiv:comment>
    <link href="http://arxiv.org/abs/1401.1003v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1401.1003v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1401.3421v1</id>
    <updated>2014-01-15T03:25:41Z</updated>
    <published>2014-01-15T03:25:41Z</published>
    <title>Performance Evaluation of ECC in Single and Multi Processor
  Architectures on FPGA Based Embedded System</title>
    <summary>  Cryptographic algorithms are computationally costly and the challenge is more
if we need to execute them in resource constrained embedded systems. Field
Programmable Gate Arrays (FPGAs) having programmable logic de- vices and
processing cores, have proven to be highly feasible implementation platforms
for embedded systems providing lesser design time and reconfig- urability.
Design parameters like throughput, resource utilization and power requirements
are the key issues. The popular Elliptic Curve Cryptography (ECC), which is
superior over other public-key crypto-systems like RSA in many ways, such as
providing greater security for a smaller key size, is cho- sen in this work and
the possibilities of its implementation in FPGA based embedded systems for both
single and dual processor core architectures in- volving task parallelization
have been explored. This exploration, which is first of its kind considering
the other existing works, is a needed activity for evaluating the best possible
architectural environment for ECC implementa- tion on FPGA (Virtex4 XC4VFX12,
FF668, -10) based embedded platform.
</summary>
    <author>
      <name>Sruti Agarwal</name>
    </author>
    <author>
      <name>Sangeet Saha</name>
    </author>
    <author>
      <name>Rourab Paul</name>
    </author>
    <author>
      <name>Amlan Chakrabarti</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Published Book Title: Elsevier Science and Technology, ICCN 2013,
  Bangalore, Page(s): 140 - 147, Volume 3, 03.elsevierst.2013.3.ICCN16, ISBN
  :9789351071044, Paper
  link:-http://searchdl.org/index.php/book_series/view/917</arxiv:comment>
    <link href="http://arxiv.org/abs/1401.3421v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1401.3421v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.CR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1402.2415v2</id>
    <updated>2014-12-17T03:35:20Z</updated>
    <published>2014-02-11T10:01:15Z</published>
    <title>Reversible Squaring Circuit For Low Power Digital Signal Processing</title>
    <summary>  With the high demand of low power digital systems, energy dissipation in the
digital system is one of the limiting factors. Reversible logic is one of the
alternate to reduce heat/energy dissipation in the digital circuits and have a
very significant importance in bioinformatics, optical information processing,
CMOS design etc. In this paper the authors propose the design of new 2- bit
binary Squaring circuit used in most of the digital signal processing hardware
using Feynman &amp; MUX gate. The proposed squaring circuit having less garbage
outputs, constant inputs, Quantum cost and Total logical calculation i.e. less
delay as compared to the traditional method of squaring operation by reversible
multiplier. The simulating results and quantized results are also shown in the
paper which shows the greatest improvement in the design against the previous
methodology.
</summary>
    <author>
      <name>Pradeep Singla</name>
    </author>
    <author>
      <name>Devraj Gautam</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">This paper has been withdrawn by the author due to a crucial sign
  error in design fig. 3(b)</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">International Journal of Electronics, Computer &amp; Communication
  Technology, Volume 4, Issue- 2, Jan-2014</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1402.2415v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1402.2415v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1402.2420v1</id>
    <updated>2014-02-11T10:10:39Z</updated>
    <published>2014-02-11T10:10:39Z</published>
    <title>L-Shape based Layout Fracturing for E-Beam Lithography</title>
    <summary>  Layout fracturing is a fundamental step in mask data preparation and e-beam
lithography (EBL) writing. To increase EBL throughput, recently a new L-shape
writing strategy is proposed, which calls for new L-shape fracturing, versus
the conventional rectangular fracturing. Meanwhile, during layout fracturing,
one must minimize very small/narrow features, also called slivers, due to
manufacturability concern. This paper addresses this new research problem of
how to perform L-shaped fracturing with sliver minimization. We propose two
novel algorithms. The first one, rectangular merging (RM), starts from a set of
rectangular fractures and merges them optimally to form L-shape fracturing. The
second algorithm, direct L-shape fracturing (DLF), directly and effectively
fractures the input layouts into L-shapes with sliver minimization. The
experimental results show that our algorithms are very effective.
</summary>
    <author>
      <name>Bei Yu</name>
    </author>
    <author>
      <name>Jhih-Rong Gao</name>
    </author>
    <author>
      <name>David Z. Pan</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1109/ASPDAC.2013.6509604</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1109/ASPDAC.2013.6509604" rel="related"/>
    <link href="http://arxiv.org/abs/1402.2420v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1402.2420v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1402.2459v1</id>
    <updated>2014-02-11T11:36:51Z</updated>
    <published>2014-02-11T11:36:51Z</published>
    <title>Layout decomposition for triple patterning lithography</title>
    <summary>  As minimum feature size and pitch spacing further decrease, triple patterning
lithography (TPL) is a possible 193nm extension along the paradigm of double
patterning lithography (DPL). However, there is very little study on TPL layout
decomposition. In this paper, we show that TPL layout decomposition is a more
difficult problem than that for DPL. We then propose a general integer linear
programming formulation for TPL layout decomposition which can simultaneously
minimize conflict and stitch numbers. Since ILP has very poor scalability, we
propose three acceleration techniques without sacrificing solution quality:
independent component computation, layout graph simplification, and bridge
computation. For very dense layouts, even with these speedup techniques, ILP
formulation may still be too slow. Therefore, we propose a novel vector
programming formulation for TPL decomposition, and solve it through effective
semidefinite programming (SDP) approximation. Experimental results show that
the ILP with acceleration techniques can reduce 82% runtime compared to the
baseline ILP. Using SDP based algorithm, the runtime can be further reduced by
42% with some tradeoff in the stitch number (reduced by 7%) and the conflict
(9% more). However, for very dense layouts, SDP based algorithm can achieve
140x speed-up even compared with accelerated ILP.
</summary>
    <author>
      <name>Bei Yu</name>
    </author>
    <author>
      <name>Kun Yuan</name>
    </author>
    <author>
      <name>Boyang Zhang</name>
    </author>
    <author>
      <name>Duo Ding</name>
    </author>
    <author>
      <name>David Z. Pan</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1109/ICCAD.2011.6105297</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1109/ICCAD.2011.6105297" rel="related"/>
    <link href="http://arxiv.org/abs/1402.2459v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1402.2459v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1402.2460v1</id>
    <updated>2014-02-11T11:49:24Z</updated>
    <published>2014-02-11T11:49:24Z</published>
    <title>Network flow-based simultaneous retiming and slack budgeting for low
  power design</title>
    <summary>  Low power design has become one of the most significant requirements when
CMOS technology entered the nanometer era. Therefore, timing budget is often
performed to slow down as many components as possible so that timing slacks can
be applied to reduce the power consumption while maintaining the performance of
the whole design. Retiming is a procedure that involves the relocation of
flip-flops (FFs) across logic gates to achieve faster clocking speed. In this
paper we show that the retiming and slack budgeting problem can be formulated
to a convex cost dual network flow problem. Both the theoretical analysis and
experimental results show the efficiency of our approach which can not only
reduce power consumption by 8.9%, but also speedup previous work by 500 times.
</summary>
    <author>
      <name>Bei Yu</name>
    </author>
    <author>
      <name>Sheqin Dong</name>
    </author>
    <author>
      <name>Yuchun Ma</name>
    </author>
    <author>
      <name>Tao Lin</name>
    </author>
    <author>
      <name>Yu Wang</name>
    </author>
    <author>
      <name>Song Chen</name>
    </author>
    <author>
      <name>Satoshi Goto</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1109/ASPDAC.2011.5722236</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1109/ASPDAC.2011.5722236" rel="related"/>
    <link href="http://arxiv.org/abs/1402.2460v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1402.2460v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1402.2536v1</id>
    <updated>2014-02-11T15:51:52Z</updated>
    <published>2014-02-11T15:51:52Z</published>
    <title>Design and Implementation of Bit Transition Counter</title>
    <summary>  In today VLSI system design, power consumption is gaining more attention as
compared to performance and area. This is due to battery life in portable
devices and operating frequency of the design. Power consumption mainly
consists of static power, dynamic power, leakage power and short circuit power.
Dynamic power is dominant among all which depends on many factors viz. power
supply, load capacitance and frequency. Switching activity also affects dynamic
power consumption of bus which is determined by calculating the number of bit
transitions on bus. The purpose of this paper is to design a bit transition
counter which can be used to calculate the switching activity of the circuit
nodes. The novel feature is that it can be inserted at any node of the circuit,
thus helpful for calculating power consumption of bus.
</summary>
    <author>
      <name>Amandeep Singh</name>
    </author>
    <author>
      <name>Balwinder Singh</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">International Journal Paper</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Circuits and Systems: An International Journal (CSIJ), Vol. 1, No.
  1, January 2014</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1402.2536v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1402.2536v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1402.2635v1</id>
    <updated>2014-02-11T20:29:09Z</updated>
    <published>2014-02-11T20:29:09Z</published>
    <title>Methodology for standard cell compliance and detailed placement for
  triple patterning lithography</title>
    <summary>  As the feature size of semiconductor process further scales to sub-16nm
technology node, triple patterning lithography (TPL) has been regarded one of
the most promising lithography candidates. M1 and contact layers, which are
usually deployed within standard cells, are most critical and complex parts for
modern digital designs. Traditional design flow that ignores TPL in early
stages may limit the potential to resolve all the TPL conflicts. In this paper,
we propose a coherent framework, including standard cell compliance and
detailed placement to enable TPL friendly design. Considering TPL constraints
during early design stages, such as standard cell compliance, improves the
layout decomposability. With the pre-coloring solutions of standard cells, we
present a TPL aware detailed placement, where the layout decomposition and
placement can be resolved simultaneously. Our experimental results show that,
with negligible impact on critical path delay, our framework can resolve the
conflicts much more easily, compared with the traditional physical design flow
and followed layout decomposition.
</summary>
    <author>
      <name>Bei Yu</name>
    </author>
    <author>
      <name>Xiaoqing Xu</name>
    </author>
    <author>
      <name>Jhih-Rong Gao</name>
    </author>
    <author>
      <name>David Z. Pan</name>
    </author>
    <link href="http://arxiv.org/abs/1402.2635v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1402.2635v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1402.2890v1</id>
    <updated>2014-02-12T16:43:46Z</updated>
    <published>2014-02-12T16:43:46Z</published>
    <title>A High-Performance Triple Patterning Layout Decomposer with Balanced
  Density</title>
    <summary>  Triple patterning lithography (TPL) has received more and more attentions
from industry as one of the leading candidate for 14nm/11nm nodes. In this
paper, we propose a high performance layout decomposer for TPL. Density
balancing is seamlessly integrated into all key steps in our TPL layout
decomposition, including density-balanced semi-definite programming (SDP),
density-based mapping, and density-balanced graph simplification. Our new TPL
decomposer can obtain high performance even compared to previous
state-of-the-art layout decomposers which are not balanced-density aware, e.g.,
by Yu et al. (ICCAD'11), Fang et al. (DAC'12), and Kuang et al. (DAC'13).
Furthermore, the balanced-density version of our decomposer can provide more
balanced density which leads to less edge placement error (EPE), while the
conflict and stitch numbers are still very comparable to our
non-balanced-density baseline.
</summary>
    <author>
      <name>Bei Yu</name>
    </author>
    <author>
      <name>Yen-Hung Lin</name>
    </author>
    <author>
      <name>Gerard Luk-Pat</name>
    </author>
    <author>
      <name>Duo Ding</name>
    </author>
    <author>
      <name>Kevin Lucas</name>
    </author>
    <author>
      <name>David Z. Pan</name>
    </author>
    <link href="http://arxiv.org/abs/1402.2890v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1402.2890v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1402.2899v1</id>
    <updated>2014-02-12T17:03:22Z</updated>
    <published>2014-02-12T17:03:22Z</published>
    <title>GLOW: A global router for low-power thermal-reliable interconnect
  synthesis using photonic wavelength multiplexing</title>
    <summary>  In this paper, we examine the integration potential and explore the design
space of low power thermal reliable on-chip interconnect synthesis featuring
nanophotonics Wavelength Division Multiplexing (WDM). With the recent
advancements, it is foreseen that nanophotonics holds the promise to be
employed for future on-chip data signalling due to its unique power efficiency,
signal delay and huge multiplexing potential. However, there are major
challenges to address before feasible on-chip integration could be reached. In
this paper, we present GLOW, a hybrid global router to provide low power
opto-electronic interconnect synthesis under the considerations of thermal
reliability and various physical design constraints such as optical power,
delay and signal quality. GLOW is evaluated with testing cases derived from
ISPD07-08 global routing benchmarks. Compared with a greedy approach, GLOW
demonstrates around 23%-50% of total optical power reduction, revealing great
potential of on-chip WDM interconnect synthesis.
</summary>
    <author>
      <name>Duo Ding</name>
    </author>
    <author>
      <name>Bei Yu</name>
    </author>
    <author>
      <name>David Z. Pan</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1109/ASPDAC.2012.6165031</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1109/ASPDAC.2012.6165031" rel="related"/>
    <link href="http://arxiv.org/abs/1402.2899v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1402.2899v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1402.2904v1</id>
    <updated>2014-02-12T17:25:05Z</updated>
    <published>2014-02-12T17:25:05Z</published>
    <title>EPIC: Efficient prediction of IC manufacturing hotspots with a unified
  meta-classification formulation</title>
    <summary>  In this paper we present EPIC, an efficient and effective predictor for IC
manufacturing hotspots in deep sub-wavelength lithography. EPIC proposes a
unified framework to combine different hotspot detection methods together, such
as machine learning and pattern matching, using mathematical
programming/optimization. EPIC algorithm has been tested on a number of
industry benchmarks under advanced manufacturing conditions. It demonstrates so
far the best capability in selectively combining the desirable features of
various hotspot detection methods (3.5-8.2% accuracy improvement) as well as
significant suppression of the detection noise (e.g., 80% false-alarm
reduction). These characteristics make EPIC very suitable for conducting high
performance physical verification and guiding efficient manufacturability
friendly physical design.
</summary>
    <author>
      <name>Duo Ding</name>
    </author>
    <author>
      <name>Bei Yu</name>
    </author>
    <author>
      <name>Joydeep Ghosh</name>
    </author>
    <author>
      <name>David Z. Pan</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1109/ASPDAC.2012.6164956</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1109/ASPDAC.2012.6164956" rel="related"/>
    <link href="http://arxiv.org/abs/1402.2904v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1402.2904v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1402.3149v1</id>
    <updated>2014-02-13T14:32:26Z</updated>
    <published>2014-02-13T14:32:26Z</published>
    <title>Voltage and Level-Shifter Assignment Driven Floorplanning</title>
    <summary>  Low Power Design has become a significant requirement when the CMOS
technology entered the nanometer era. Multiple-Supply Voltage (MSV) is a
popular and effective method for both dynamic and static power reduction while
maintaining performance. Level shifters may cause area and Interconnect Length
Overhead (ILO), and should be considered at both floorplanning and
post-floorplanning stages. In this paper, we propose a two phases algorithm
framework, called VLSAF, to solve voltage and level shifter assignment problem.
At floorplanning phase, we use a convex cost network flow algorithm to assign
voltage and a minimum cost flow algorithm to handle level-shifter assignment.
At post-floorplanning phase, a heuristic method is adopted to redistribute
white spaces and calculate the positions and shapes of level shifters. The
experimental results show VLSAF is effective.
</summary>
    <author>
      <name>Bei Yu</name>
    </author>
    <author>
      <name>Sheqin Dong</name>
    </author>
    <author>
      <name>Song Chen</name>
    </author>
    <author>
      <name>Satoshi Goto</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1587/transfun.E92.A.2990</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1587/transfun.E92.A.2990" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">IEICE Transactions on Fundamentals of Electronics, Communications and
  Computer Sciences, 2009</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">IEICE transactions on fundamentals of electronics, communications
  and computer sciences 92.12 (2009): 2990-2997</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1402.3149v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1402.3149v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1402.6005v1</id>
    <updated>2014-02-24T22:42:02Z</updated>
    <published>2014-02-24T22:42:02Z</published>
    <title>Open Cores for Digital Signal Processing</title>
    <summary>  This paper presents the design and implementation of three System on Chip
(SoC) cores, which implement the Digital Signal Processing (DSP) functions:
Finite Impulse Response (FIR) filter, Infinite Impulse Response (IIR) filter
and Fast Fourier Transform (FFT). The FIR filter core is based on the
symmetrical realization form, the IIR filter core is based on the Second Order
Sections (SOS) architecture and the FFT core is based on the Radix $2^2$ Single
Delay Feedback (R$2^2$SDF) architecture. The three cores are compatible with
the Wishbone SoC bus and they were described using generic and structural VHDL.
In system hardware verification was performed by using an OpenRisc-based SoC
synthesized on an Altera FPGA, the tests showed that the designed DSP cores are
suitable for building SoC based on the OpenRisc processor and the Wishbone bus.
</summary>
    <author>
      <name>Juan Camilo Valderrama-Cuervo</name>
    </author>
    <author>
      <name>Alexander López-Parrado</name>
    </author>
    <link href="http://arxiv.org/abs/1402.6005v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1402.6005v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1403.1928v1</id>
    <updated>2014-03-08T04:21:39Z</updated>
    <published>2014-03-08T04:21:39Z</published>
    <title>Five Modular Redundancy with Mitigation Technique to Recover the Error
  Module</title>
    <summary>  Hazard radiation can lead the system fault therefore Fault Tolerance is
required. Fault Tolerant is a system, which is designed to keep operations
running, despite the degradation in the specific module is happening. Many
fault tolerances have been developed to handle the problem, to find the most
robust and efficient in the possible technology. This paper will present the
Five Modular Redundancy (FMR) with Mitigation Technique to Recover the Error
Module. With Dynamic Partial Reconfiguration technology that have already
available today, such fault tolerance technique can be implemented
successfully. The project showed the robustness of the system is increased and
module which is error can be recovered immediately.
</summary>
    <author>
      <name> Haryono</name>
    </author>
    <author>
      <name>Jazi Eko Istiyanto</name>
    </author>
    <author>
      <name>Agus Harjoko</name>
    </author>
    <author>
      <name>Agfianto Eko Putra</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">6 Pages</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Haryono, Istiyanto, J.E., Harjoko, A., Putra, A.E., 2014,
  International Journal of advanced studies in Computer Science and Engineering
  IJASCSE, Volume 3, Issue 2, 2014</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1403.1928v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1403.1928v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1403.4554v1</id>
    <updated>2014-03-18T18:02:25Z</updated>
    <published>2014-03-18T18:02:25Z</published>
    <title>A Flexible Design for Optimization of Hardware Architecture in
  Distributed Arithmetic based FIR Filters</title>
    <summary>  FIR filters are used in many performance/power critical applications such as
mobile communication devices, analogue to digital converters and digital signal
processing applications. Design of appropriate FIR filters usually causes the
order of filter to be increased. Synthesis and tape-out of high-order FIR
filters with reasonable delay, area and power has become an important challenge
for hardware designers. In many cases the complexity of high-order filters
causes the constraints of the total design could not be satisfied. In this
paper, efficient hardware architecture is proposed for distributed arithmetic
(DA) based FIR filters. The architecture is based on optimized combination of
Look-up Tables (LUTs) and compressors. The optimized system level solution is
obtained from a set of dynamic programming optimization algorithms. The
experiments show the proposed design educed the delay cost between 16%-62.5% in
comparison of previous optimized structures for DA-based architectures.
</summary>
    <author>
      <name>Fazel Sharifi</name>
    </author>
    <author>
      <name>Saba Amanollahi</name>
    </author>
    <author>
      <name>Mohammad Amin Taherkhani</name>
    </author>
    <author>
      <name>Omid Hashemipour</name>
    </author>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">RadioElectronics &amp; Informatics 4 (2012) 25-30</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1403.4554v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1403.4554v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1404.1311v3</id>
    <updated>2016-02-01T01:18:58Z</updated>
    <published>2014-03-25T21:54:56Z</published>
    <title>Comments on "IEEE 1588 Clock Synchronization using Dual Slave Clocks in
  a Slave"</title>
    <summary>  In the above letter, Chin and Chen proposed an IEEE 1588 clock
synchronization method based on dual slave clocks, where they claim that
multiple unknown parameters --- i.e., clock offset, clock skew, and
master-to-slave delay --- can be estimated with only one-way time transfers
using more equations than usual. This comment investigates Chin and Chen's dual
clock scheme with detailed models for a master and dual slave clocks and shows
that the formulation of multi-parameter estimation is invalid, which affirms
that it is impossible to distinguish the effect of delay from that of clock
offset at a slave even with dual slave clocks.
</summary>
    <author>
      <name>Kyeong Soo Kim</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1109/LCOMM.2014.2317738</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1109/LCOMM.2014.2317738" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">2 pages, 1 figure</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">IEEE Communications Letters, vol. 18, no. 6, pp. 981-982, Jun.
  2014</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1404.1311v3" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1404.1311v3" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.NI" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1404.1602v2</id>
    <updated>2014-04-23T08:53:35Z</updated>
    <published>2014-04-06T17:34:23Z</published>
    <title>A high-level model of embedded flash energy consumption</title>
    <summary>  The alignment of code in the flash memory of deeply embedded SoCs can have a
large impact on the total energy consumption of a computation. We investigate
the effect of code alignment in six SoCs and find that a large proportion of
this energy (up to 15% of total SoC energy consumption) can be saved by changes
to the alignment.
  A flexible model is created to predict the read-access energy consumption of
flash memory on deeply embedded SoCs, where code is executed in place. This
model uses the instruction level memory accesses performed by the processor to
calculate the flash energy consumption of a sequence of instructions. We derive
the model parameters for five SoCs and validate them. The error is as low as
5%, with a 11% average normalized RMS deviation overall.
  The scope for using this model to optimize code alignment is explored across
a range of benchmarks and SoCs. Analysis shows that over 30% of loops can be
better aligned. This can significantly reduce energy while increasing code size
by less than 4%. We conclude that this effect has potential as an effective
optimization, saving significant energy in deeply embedded SoCs.
</summary>
    <author>
      <name>James Pallister</name>
    </author>
    <author>
      <name>Kerstin Eder</name>
    </author>
    <author>
      <name>Simon J. Hollis</name>
    </author>
    <author>
      <name>Jeremy Bennett</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1145/2656106.2656108</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1145/2656106.2656108" rel="related"/>
    <link href="http://arxiv.org/abs/1404.1602v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1404.1602v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1404.3162v1</id>
    <updated>2014-04-11T17:28:54Z</updated>
    <published>2014-04-11T17:28:54Z</published>
    <title>A Signal Processor for Gaussian Message Passing</title>
    <summary>  In this paper, we present a novel signal processing unit built upon the
theory of factor graphs, which is able to address a wide range of signal
processing algorithms. More specifically, the demonstrated factor graph
processor (FGP) is tailored to Gaussian message passing algorithms. We show how
to use a highly configurable systolic array to solve the message update
equations of nodes in a factor graph efficiently. A proper instruction set and
compilation procedure is presented. In a recursive least squares channel
estimation example we show that the FGP can compute a message update faster
than a state-ofthe- art DSP. The results demonstrate the usabilty of the FGP
architecture as a flexible HW accelerator for signal-processing and
communication systems.
</summary>
    <author>
      <name>Harald Kröll</name>
    </author>
    <author>
      <name>Stefan Zwicky</name>
    </author>
    <author>
      <name>Reto Odermatt</name>
    </author>
    <author>
      <name>Lukas Bruderer</name>
    </author>
    <author>
      <name>Andreas Burg</name>
    </author>
    <author>
      <name>Qiuting Huang</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">accepted to the IEEE IEEE International Symposium on Circuits and
  Systems (ISCAS) 2014</arxiv:comment>
    <link href="http://arxiv.org/abs/1404.3162v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1404.3162v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1404.3877v1</id>
    <updated>2014-04-15T11:46:50Z</updated>
    <published>2014-04-15T11:46:50Z</published>
    <title>Design space exploration for image processing architectures on FPGA
  targets</title>
    <summary>  Due to the emergence of embedded applications in image and video processing,
communication and cryptography, improvement of pictorial information for better
human perception like deblurring, denoising in several fields such as satellite
imaging, medical imaging, mobile applications etc. are gaining importance for
renewed research. Behind such developments, the primary responsibility lies
with the advancement of semiconductor technology leading to FPGA based
programmable logic devices, which combines the advantages of both custom
hardware and dedicated DSP resources. In addition, FPGA provides powerful
reconfiguration feature and hence is an ideal target for rapid prototyping. We
have endeavoured to exploit exceptional features of FPGA technology in respect
to hardware parallelism leading to higher computational density and throughput,
and have observed better performances than those one can get just merely
porting the image processing software algorithms to hardware. In this paper, we
intend to present an elaborate review, based on our expertise and experiences,
on undertaking necessary transformation to an image processing software
algorithm including the optimization techniques that makes its operation in
hardware comparatively faster.
</summary>
    <author>
      <name>Chandrajit Pal</name>
    </author>
    <author>
      <name>Avik Kotal</name>
    </author>
    <author>
      <name>Asit Samanta</name>
    </author>
    <author>
      <name>Amlan Chakrabarti</name>
    </author>
    <author>
      <name>Ranjan Ghosh</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Proc.International Doctoral Symposium on Applied Computation and
  Security Systems(ACSS) pp. 1-19, 2014</arxiv:comment>
    <link href="http://arxiv.org/abs/1404.3877v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1404.3877v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1404.4629v2</id>
    <updated>2014-04-18T14:43:40Z</updated>
    <published>2014-04-17T19:57:51Z</published>
    <title>A Survey of Methods For Analyzing and Improving GPU Energy Efficiency</title>
    <summary>  Recent years have witnessed a phenomenal growth in the computational
capabilities and applications of GPUs. However, this trend has also led to
dramatic increase in their power consumption. This paper surveys research works
on analyzing and improving energy efficiency of GPUs. It also provides a
classification of these techniques on the basis of their main research idea.
Further, it attempts to synthesize research works which compare energy
efficiency of GPUs with other computing systems, e.g. FPGAs and CPUs. The aim
of this survey is to provide researchers with knowledge of state-of-the-art in
GPU power management and motivate them to architect highly energy-efficient
GPUs of tomorrow.
</summary>
    <author>
      <name>Sparsh Mittal</name>
    </author>
    <author>
      <name>Jeffrey S. Vetter</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Accepted with minor revision in ACM Computing Survey Journal (impact
  factor 3.85, five year impact of 7.85)</arxiv:comment>
    <link href="http://arxiv.org/abs/1404.4629v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1404.4629v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="A.1; I.3.1; H.3.4" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1405.2907v1</id>
    <updated>2014-05-12T16:39:44Z</updated>
    <published>2014-05-12T16:39:44Z</published>
    <title>Massively Parallel Processor Architectures for Resource-aware Computing</title>
    <summary>  We present a class of massively parallel processor architectures called
invasive tightly coupled processor arrays (TCPAs). The presented processor
class is a highly parameterizable template, which can be tailored before
runtime to fulfill costumers' requirements such as performance, area cost, and
energy efficiency. These programmable accelerators are well suited for
domain-specific computing from the areas of signal, image, and video processing
as well as other streaming processing applications. To overcome future scaling
issues (e.g., power consumption, reliability, resource management, as well as
application parallelization and mapping), TCPAs are inherently designed in a
way to support self-adaptivity and resource awareness at hardware level. Here,
we follow a recently introduced resource-aware parallel computing paradigm
called invasive computing where an application can dynamically claim, execute,
and release resources. Furthermore, we show how invasive computing can be used
as an enabler for power management. Finally, we will introduce ideas on how to
realize fault-tolerant loop execution on such massively parallel architectures
through employing on-demand spatial redundancies at the processor array level.
</summary>
    <author>
      <name>Vahid Lari</name>
    </author>
    <author>
      <name>Alexandru Tanase</name>
    </author>
    <author>
      <name>Frank Hannig</name>
    </author>
    <author>
      <name>Jürgen Teich</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Presented at 1st Workshop on Resource Awareness and Adaptivity in
  Multi-Core Computing (Racing 2014) (arXiv:1405.2281)</arxiv:comment>
    <link href="http://arxiv.org/abs/1405.2907v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1405.2907v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.DC" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1405.2909v1</id>
    <updated>2014-05-12T16:40:23Z</updated>
    <published>2014-05-12T16:40:23Z</published>
    <title>Emulated ASIC Power and Temperature Monitor System for FPGA Prototyping
  of an Invasive MPSoC Computing Architecture</title>
    <summary>  In this contribution the emulation of an ASIC temperature and power
monitoring system (TPMon) for FPGA prototyping is presented and tested to
control processor temperatures under different control targets and operating
strategies. The approach for emulating the power monitor is based on an
instruction-level energy model. For emulating the temperature monitor, a
thermal RC model is used. The monitoring system supplies an invasive MPSoC
computing architecture with hardware status information (power and temperature
data of the processors within the system). These data are required for
resource-aware load distribution. As a proof of concept different operating
strategies and control targets were evaluated for a 2-tile invasive MPSoC
computing system.
</summary>
    <author>
      <name>Elisabeth Glocker</name>
    </author>
    <author>
      <name>Qingqing Chen</name>
    </author>
    <author>
      <name>Asheque M. Zaidi</name>
    </author>
    <author>
      <name>Ulf Schlichtmann</name>
    </author>
    <author>
      <name>Doris Schmitt-Landsiedel</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Presented at 1st Workshop on Resource Awareness and Adaptivity in
  Multi-Core Computing (Racing 2014) (arXiv:1405.2281)</arxiv:comment>
    <link href="http://arxiv.org/abs/1405.2909v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1405.2909v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1405.4232v2</id>
    <updated>2014-05-20T09:02:30Z</updated>
    <published>2014-05-16T16:31:35Z</published>
    <title>Architectural Design of a RAM Arbiter</title>
    <summary>  Standard memory modules to store (and access) data are designed for use with
a single system accessing it. More complicated memory modules would be accessed
through a memory controller, which are also designed for one system. For
multiple systems to access a single memory module there must be some
facilitation that allows them to access the memory without overriding or
corrupting the access from the others. This was done with the use of a memory
arbiter, which controls the flow of traffic into the memory controller. The
arbiter has a set of rules to abide to in order to choose which system gets
through to the memory controller. In this project, a regular RAM module is
designed for use with one system. Furthermore, a memory arbiter is also
designed in Verilog that allows for more than one system to use a single RAM
module in a controlled and synchronized manner. The arbiter uses a fixed
priority scheme to avoid starvation of the system. In addition one of the major
problems associated with such systems i.e. The Address Clash Problem has been
nicely tackled and solved. The design is verified in simulation and validated
on a Xilinx ML605 evaluation board with a Virtex 6 FPGA.
</summary>
    <author>
      <name>Sourangsu Banerji</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">121 pages, 87 figures, 1 table. Mini Project Report</arxiv:comment>
    <link href="http://arxiv.org/abs/1405.4232v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1405.4232v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1406.7662v1</id>
    <updated>2014-06-30T10:46:50Z</updated>
    <published>2014-06-30T10:46:50Z</published>
    <title>Selective Match-Line Energizer Content Addressable Memory(SMLE -CAM)</title>
    <summary>  A Content Addressable Memory (CAM) is a memory primarily designed for high
speed search operation. Parallel search scheme forms the basis of CAM, thus
power reduction is the challenge associated with a large amount of parallel
active circuits. We are presenting a novel algorithm and architecture described
as Selective Match-Line Energizer Content Addressable Memory (SMLE-CAM) which
energizes only those MLs (Match-Line) whose first three bits are conditionally
matched with corresponding first three search bit using special architecture
which comprises of novel XNOR-CAM cell and novel XOR-CAM cell. The rest of the
CAM chain is followed by NOR-CAM cell. The 256 X 144 bit SMLE-CAM is
implemented in TSMC 90 nm technology and its robustness across PVT variation is
verified. The post-layout simulation result shows, it has energy metric of
0.115 fJ/bit/search with search time 361.6 ps, the best reported so far. The
maximum operating frequency is 1GHz.
</summary>
    <author>
      <name>Mohammed Zackriya. V</name>
    </author>
    <author>
      <name>Harish M Kittur</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">6 pages, 12 figures. Accepted for publication, International Journal
  of applied Engineering Research,Vol. 8 No. 19, 2013</arxiv:comment>
    <link href="http://arxiv.org/abs/1406.7662v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1406.7662v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="B.7.1" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1407.2082v1</id>
    <updated>2014-07-08T13:46:42Z</updated>
    <published>2014-07-08T13:46:42Z</published>
    <title>FPGA Based Efficient Multiplier for Image Processing Applications Using
  Recursive Error Free Mitchell Log Multiplier and KOM Architecture</title>
    <summary>  The Digital Image processing applications like medical imaging, satellite
imaging, Biometric trait images etc., rely on multipliers to improve the
quality of image. However, existing multiplication techniques introduce errors
in the output with consumption of more time, hence error free high speed
multipliers has to be designed. In this paper we propose FPGA based Recursive
Error Free Mitchell Log Multiplier (REFMLM) for image Filters. The 2x2 error
free Mitchell log multiplier is designed with zero error by introducing error
correction term is used in higher order Karastuba-Ofman Multiplier (KOM)
Architectures. The higher order KOM multipliers is decomposed into number of
lower order multipliers using radix 2 till basic multiplier block of order 2x2
which is designed by error free Mitchell log multiplier. The 8x8 REFMLM is
tested for Gaussian filter to remove noise in fingerprint image. The Multiplier
is synthesized using Spartan 3 FPGA family device XC3S1500-5fg320. It is
observed that the performance parameters such as area utilization, speed, error
and PSNR are better in the case of proposed architecture compared to existing
architectures
</summary>
    <author>
      <name>Satish S Bhairannawar</name>
    </author>
    <author>
      <name>Rathan R</name>
    </author>
    <author>
      <name>Raja K B</name>
    </author>
    <author>
      <name>Venugopal K R</name>
    </author>
    <author>
      <name>L M Patnaik</name>
    </author>
    <link href="http://arxiv.org/abs/1407.2082v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1407.2082v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1408.0982v1</id>
    <updated>2014-08-05T14:19:21Z</updated>
    <published>2014-08-05T14:19:21Z</published>
    <title>Modeling and simulation of multiprocessor systems MPSoC by SystemC/TLM2</title>
    <summary>  The current manufacturing technology allows the integration of a complex
multiprocessor system on one piece of silicon (MPSoC for Multiprocessor
System-on- Chip). One way to manage the growing complexity of these systems is
to increase the level of abstraction and to address the system-level design. In
this paper, we focus on the implementation in SystemC language with TLM
(Transaction Level Model) to model an MPSOC platform. Our main contribution is
to define a comprehensive, fast and accurate method for designing and
evaluating performance for MPSoC systems. The studied MPSoC is composed of
MicroBlaze microprocessors, memory, a timer, a VGA and an interrupt handler
with two examples of software. This paper has two novel contributions: the
first is to develop this MPSOC at CABA and TLM for ISS (Instruction Set
Simulator), Native simulations and timed Programmer s View (PV+T); the second
is to show that with PV+T simulations we can achieve timing fidelity with
higher speeds than CABA simulations and have almost the same precision.
</summary>
    <author>
      <name>Abdelhakim Alali</name>
    </author>
    <author>
      <name>Ismail Assayad</name>
    </author>
    <author>
      <name>Mohamed Sadik</name>
    </author>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">IJCSI International Journal of Computer Science Issues, Vol. 11,
  Issue 3, No 2, May 2014</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1408.0982v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1408.0982v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1409.4744v2</id>
    <updated>2014-11-16T15:59:04Z</updated>
    <published>2014-09-16T19:39:49Z</published>
    <title>An Efficient List Decoder Architecture for Polar Codes</title>
    <summary>  Long polar codes can achieve the symmetric capacity of arbitrary binary-input
discrete memoryless channels under a low complexity successive cancelation (SC)
decoding algorithm. However, for polar codes with short and moderate code
length, the decoding performance of the SC algorithm is inferior. The cyclic
redundancy check (CRC) aided successive cancelation list (SCL) decoding
algorithm has better error performance than the SC algorithm for short or
moderate polar codes. In this paper, we propose an efficient list decoder
architecture for the CRC aided SCL algorithm, based on both algorithmic
reformulations and architectural techniques. In particular, an area efficient
message memory architecture is proposed to reduce the area of the proposed
decoder architecture. An efficient path pruning unit suitable for large list
size is also proposed. For a polar code of length 1024 and rate $\frac{1}{2}$,
when list size $L=2$ and 4, the proposed list decoder architecture is
implemented under a TSMC 90nm CMOS technology. Compared with the list decoders
in the literature, our decoder achieves 1.33 to 1.96 times hardware efficiency.
</summary>
    <author>
      <name>Jun Lin</name>
    </author>
    <author>
      <name>Zhiyuan Yan</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">12 pages, accepted by IEEE TVLSI Systems</arxiv:comment>
    <link href="http://arxiv.org/abs/1409.4744v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1409.4744v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.IT" scheme="http://arxiv.org/schemas/atom"/>
    <category term="math.IT" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1409.8018v1</id>
    <updated>2014-09-29T08:06:04Z</updated>
    <published>2014-09-29T08:06:04Z</published>
    <title>An ECG-on-Chip with 535-nW/Channel Integrated Lossless Data Compressor
  for Wireless Sensors</title>
    <summary>  This paper presents a low-power ECG recording system-on-chip (SoC) with
on-chip low-complexity lossless ECG compression for data reduction in
wireless/ambulatory ECG sensor devices. The chip uses a linear slope predictor
for data compression, and incorporates a novel low-complexity dynamic
coding-packaging scheme to frame the prediction error into fixed-length 16-bit
format. The proposed technique achieves an average compression ratio of 2.25x
on MIT/BIH ECG database. Implemented in a standard 0.35 um process, the
compressor uses 0.565K gates/channel occupying 0.4 mm2 for four channels, and
consumes 535 nW/channel at 2.4 V for ECG sampled at 512 Hz. Small size and
ultra-low power consumption makes the proposed technique suitable for wearable
ECG sensor applications.
</summary>
    <author>
      <name>C. J. Deepu</name>
    </author>
    <author>
      <name>X. Zhang</name>
    </author>
    <author>
      <name>W. -S. Liew</name>
    </author>
    <author>
      <name>D. L. T. Wong</name>
    </author>
    <author>
      <name>Y. Lian</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1109/JSSC.2014.2349994</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1109/JSSC.2014.2349994" rel="related"/>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">IEEE Journal of Solid-State Circuits, Nov 2014</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1409.8018v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1409.8018v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1409.8020v1</id>
    <updated>2014-09-29T08:14:15Z</updated>
    <published>2014-09-29T08:14:15Z</published>
    <title>An ECG-on-Chip for Wearable Cardiac Monitoring Devices</title>
    <summary>  This paper describes a highly integrated, low power chip solution for ECG
signal processing in wearable devices. The chip contains an instrumentation
amplifier with programmable gain, a band-pass filter, a 12-bit SAR ADC, a novel
QRS detector, 8K on-chip SRAM, and relevant control circuitry and CPU
interfaces. The analog front end circuits accurately senses and digitizes the
raw ECG signal, which is then filtered to extract the QRS. The sampling
frequency used is 256 Hz. ECG samples are buffered locally on an asynchronous
FIFO and is read out using a faster clock, as and when it is required by the
host CPU via an SPI interface. The chip was designed and implemented in 0.35um
standard CMOS process. The analog core operates at 1V while the digital
circuits and SRAM operate at 3.3V. The chip total core area is 5.74 mm^2 and
consumes 9.6uW. Small size and low power consumption make this design suitable
for usage in wearable heart monitoring devices.
</summary>
    <author>
      <name>C. J. Deepu</name>
    </author>
    <author>
      <name>X. Y. Xu</name>
    </author>
    <author>
      <name>X. D. Zou</name>
    </author>
    <author>
      <name>L. B. Yao</name>
    </author>
    <author>
      <name>Y. Lian</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1109/DELTA.2010.43</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1109/DELTA.2010.43" rel="related"/>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">5th IEEE International Symposium on Electronic Design Test and
  Applications 2010</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1409.8020v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1409.8020v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1410.4460v2</id>
    <updated>2015-01-26T21:05:54Z</updated>
    <published>2014-10-16T15:07:54Z</published>
    <title>On Metric Sorting for Successive Cancellation List Decoding of Polar
  Codes</title>
    <summary>  We focus on the metric sorter unit of successive cancellation list decoders
for polar codes, which lies on the critical path in all current hardware
implementations of the decoder. We review existing metric sorter architectures
and we propose two new architectures that exploit the structure of the path
metrics in a log-likelihood ratio based formulation of successive cancellation
list decoding. Our synthesis results show that, for the list size of $L=32$,
our first proposed sorter is $14\%$ faster and $45\%$ smaller than existing
sorters, while for smaller list sizes, our second sorter has a higher delay in
return for up to $36\%$ reduction in the area.
</summary>
    <author>
      <name>Alexios Balatsoukas-Stimming</name>
    </author>
    <author>
      <name>Mani Bastani Parizi</name>
    </author>
    <author>
      <name>Andreas Burg</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1109/ISCAS.2015.7169066</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1109/ISCAS.2015.7169066" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">To be presented in 2015 IEEE International Symposium on Circuits and
  Systems (ISCAS'2015)</arxiv:comment>
    <link href="http://arxiv.org/abs/1410.4460v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1410.4460v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.IT" scheme="http://arxiv.org/schemas/atom"/>
    <category term="math.IT" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1410.7560v1</id>
    <updated>2014-10-28T09:11:21Z</updated>
    <published>2014-10-28T09:11:21Z</published>
    <title>Multi Core SSL/TLS Security Processor Architecture Prototype Design with
  automated Preferential Algorithm in FPGA</title>
    <summary>  In this paper a pipelined architecture of a high speed network security
processor (NSP) for SSL,TLS protocol is implemented on a system on chip (SOC)
where hardware information of all encryption, hashing and key exchange
algorithms are stored in flash memory in terms of bit files, in contrary to
related works where all are actually implemented in hardware. The NSP finds
applications in e-commerce, virtual private network (VPN) and in other fields
that require data confidentiality. The motivation of the present work is to
dynamically execute applications with stipulated throughput within budgeted
hardware resource and power. A preferential algorithm choosing an appropriate
cipher suite is proposed, which is based on Efficient System Index (ESI) budget
comprising of power, throughput and resource given by the user. The bit files
of the chosen security algorithms are downloaded from the flash memory to the
partial region of field programmable gate array (FPGA). The proposed SOC
controls data communication between an application running in a system through
a PCI and the Ethernet interface of a network. Partial configuration feature is
used in ISE14.4 suite with ZYNQ 7z020-clg484 FPGA platform. The performances
</summary>
    <author>
      <name>Rourab Paul</name>
    </author>
    <author>
      <name>Amlan Chakrabarti</name>
    </author>
    <author>
      <name>Ranjan Ghosh</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">This is Manuscript</arxiv:comment>
    <link href="http://arxiv.org/abs/1410.7560v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1410.7560v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1410.8772v1</id>
    <updated>2014-10-30T08:29:11Z</updated>
    <published>2014-10-30T08:29:11Z</published>
    <title>Programming the Adapteva Epiphany 64-core Network-on-chip Coprocessor</title>
    <summary>  In the construction of exascale computing systems energy efficiency and power
consumption are two of the major challenges. Low-power high performance
embedded systems are of increasing interest as building blocks for large scale
high- performance systems. However, extracting maximum performance out of such
systems presents many challenges. Various aspects from the hardware
architecture to the programming models used need to be explored. The Epiphany
architecture integrates low-power RISC cores on a 2D mesh network and promises
up to 70 GFLOPS/Watt of processing efficiency. However, with just 32 KB of
memory per eCore for storing both data and code, and only low level inter-core
communication support, programming the Epiphany system presents several
challenges. In this paper we evaluate the performance of the Epiphany system
for a variety of basic compute and communication operations. Guided by this
data we explore strategies for implementing scientific applications on memory
constrained low-powered devices such as the Epiphany. With future systems
expected to house thousands of cores in a single chip, the merits of such
architectures as a path to exascale is compared to other competing systems.
</summary>
    <author>
      <name>Anish Varghese</name>
    </author>
    <author>
      <name>Bob Edwards</name>
    </author>
    <author>
      <name>Gaurav Mitra</name>
    </author>
    <author>
      <name>Alistair P. Rendell</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">14 pages, submitted to IJHPCA Journal special edition</arxiv:comment>
    <link href="http://arxiv.org/abs/1410.8772v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1410.8772v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.DC" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.MS" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1411.2212v1</id>
    <updated>2014-11-09T09:26:43Z</updated>
    <published>2014-11-09T09:26:43Z</published>
    <title>Designing high-speed, low-power full adder cells based on carbon
  nanotube technology</title>
    <summary>  This article presents novel high speed and low power full adder cells based
on carbon nanotube field effect transistor (CNFET). Four full adder cells are
proposed in this article. First one (named CN9P4G) and second one (CN9P8GBUFF)
utilizes 13 and 17 CNFETs respectively. Third design that we named CN10PFS uses
only 10 transistors and is full swing. Finally, CN8P10G uses 18 transistors and
divided into two modules, causing Sum and Cout signals are produced in a
parallel manner. All inputs have been used straight, without inverting. These
designs also used the special feature of CNFET that is controlling the
threshold voltage by adjusting the diameters of CNFETs to achieve the best
performance and right voltage levels. All simulation performed using Synopsys
HSPICE software and the proposed designs are compared to other classical and
modern CMOS and CNFET-based full adder cells in terms of delay, power
consumption and power delay product.
</summary>
    <author>
      <name>Mehdi Masoudi</name>
    </author>
    <author>
      <name>Milad Mazaheri</name>
    </author>
    <author>
      <name>Aliakbar Rezaei</name>
    </author>
    <author>
      <name>Keivan Navi</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.5121/vlsic.2014.5503</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.5121/vlsic.2014.5503" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">13 Pages, 13 Figures, 2 Tables</arxiv:comment>
    <link href="http://arxiv.org/abs/1411.2212v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1411.2212v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1411.2917v1</id>
    <updated>2014-11-11T18:52:26Z</updated>
    <published>2014-11-11T18:52:26Z</published>
    <title>Fast Prefix Adders for Non-Uniform Input Arrival Times</title>
    <summary>  We consider the problem of constructing fast and small parallel prefix adders
for non-uniform input arrival times. This problem arises whenever the adder is
embedded into a more complex circuit, e. g. a multiplier.
  Most previous results are based on representing binary carry-propagate adders
as so-called parallel prefix graphs, in which pairs of generate and propagate
signals are combined using complex gates known as prefix gates. Adders
constructed in this model usually minimize the delay in terms of these prefix
gates. However, the delay in terms of logic gates can be worse by a factor of
two.
  In contrast, we aim to minimize the delay of the underlying logic circuit
directly. We prove a lower bound on the delay of a carry bit computation
achievable by any prefix carry bit circuit and develop an algorithm that
computes a prefix carry bit circuit with optimum delay up to a small additive
constant. Furthermore, we use this algorithm to construct a small parallel
prefix adder.
  Compared to existing algorithms we simultaneously improve the delay and size
guarantee, as well as the running time for constructing prefix carry bit and
adder circuits.
</summary>
    <author>
      <name>Stephan Held</name>
    </author>
    <author>
      <name>Sophie Spirkl</name>
    </author>
    <link href="http://arxiv.org/abs/1411.2917v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1411.2917v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1411.3492v1</id>
    <updated>2014-11-13T10:37:18Z</updated>
    <published>2014-11-13T10:37:18Z</published>
    <title>Evaluation of silicon consumption for a connectionless Network-on-Chip</title>
    <summary>  We present the design and evaluation of a predictable Network-on-Chip (NoC)
to interconnect processing units running multimedia applications with
variable-bit-rate. The design is based on a connectionless strategy in which
flits from different communication flows are interleaved in the same
communication channel between routers. Each flit carries routing information
used by routers to perform arbitration and scheduling of the corresponding
output communication channel. Analytic comparisons show that our approach keeps
average latency lower than a network based on resource reservation, when both
networks are working over 80% of offered load. We also evaluate the proposed
NoC on FPGA and ASIC technologies to understand the trade-off due to our
approach, in terms of silicon consumption.
</summary>
    <author>
      <name>Marcelo Daniel Berejuck</name>
    </author>
    <author>
      <name>Antônio Augusto Fröhlich</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">11 pages, 9 figures and 3 tables</arxiv:comment>
    <link href="http://arxiv.org/abs/1411.3492v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1411.3492v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1411.3929v1</id>
    <updated>2014-11-14T15:07:54Z</updated>
    <published>2014-11-14T15:07:54Z</published>
    <title>Analog Signal Processing Solution for Image Alignment</title>
    <summary>  Imaging and Image sensors is a field that is continuously evolving. There are
new products coming into the market every day. Some of these have very severe
Size, Weight and Power constraints whereas other devices have to handle very
high computational loads. Some require both these conditions to be met
simultaneously. Current imaging architectures and digital image processing
solutions will not be able to meet these ever increasing demands. There is a
need to develop novel imaging architectures and image processing solutions to
address these requirements. In this work we propose analog signal processing as
a solution to this problem. The analog processor is not suggested as a
replacement to a digital processor but it will be used as an augmentation
device which works in parallel with the digital processor, making the system
faster and more efficient. In order to show the merits of analog processing the
highly computational Normalized Cross Correlation algorithm is implemented. We
propose two novel modifications to the algorithm and a new imaging architecture
which, significantly reduces the computation time.
</summary>
    <author>
      <name>Nihar Athreyas</name>
    </author>
    <author>
      <name>Zhiguo Lai</name>
    </author>
    <author>
      <name>Jai Gupta</name>
    </author>
    <author>
      <name>Dev Gupta</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Third International Conference on Advanced Information Technologies &amp;
  Applications (ICAITA-2014) November 7~8, Dubai, UAE ISBN : 978-1-921987-17-5</arxiv:comment>
    <link href="http://arxiv.org/abs/1411.3929v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1411.3929v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1412.1140v1</id>
    <updated>2014-12-03T00:16:43Z</updated>
    <published>2014-12-03T00:16:43Z</published>
    <title>Sphynx: A Shared Instruction Cache Exporatory Study</title>
    <summary>  The Sphynx project was an exploratory study to discover what might be done to
improve the heavy replication of in- structions in independent instruction
caches for a massively parallel machine where a single program is executing
across all of the cores. While a machine with only many cores (fewer than 50)
might not have any issues replicating the instructions for each core, as we
approach the era where thousands of cores can be placed on one chip, the
overhead of instruction replication may become unacceptably large. We believe
that a large amount of sharing should be possible when the ma- chine is
configured for all of the threads to issue from the same set of instructions.
We propose a technique that allows sharing an instruction cache among a number
of independent processor cores to allow for inter-thread sharing and reuse of
instruction memory. While we do not have test cases to demonstrate the
potential magnitude of performance gains that could be achieved, the potential
for sharing reduces the die area required for instruction storage on chip.
</summary>
    <author>
      <name>Dong-hyeon Park</name>
    </author>
    <author>
      <name>Akhil Bagaria</name>
    </author>
    <author>
      <name>Fabiha Hannan</name>
    </author>
    <author>
      <name>Eric Storm</name>
    </author>
    <author>
      <name>Josef Spjut</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">4 pages, 6 figures</arxiv:comment>
    <link href="http://arxiv.org/abs/1412.1140v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1412.1140v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="B.3.2; C.1.2; C.1.4" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1412.2950v1</id>
    <updated>2014-12-09T13:14:29Z</updated>
    <published>2014-12-09T13:14:29Z</published>
    <title>Performance Enhancement of Routers in Networks-on-Chip Using Dynamic
  Virtual Channels Allocation</title>
    <summary>  This study proposes a new router architecture to improve the performance of
dynamic allocation of virtual channels. The proposed router is designed to
reduce the hardware complexity and to improve power and area consumption,
simultaneously. In the new structure of the proposed router, all of the
controlling components have been implemented sequentially inside the allocator
router modules. This optimizes communications between the controlling
components and eliminates the most of hardware overloads of modular
communications. Eliminating additional communications also reduces the hardware
complexity. In order to show the validity of the proposed design in real
hardware resources, the proposed router has been implemented onto a
Field-Programmable Gate Array (FPGA). Since the implementation of a
Network-on-Chip (NoC) requires certain amount of area on the chip, the
suggested approach is also able to reduce the demand of hardware resources. In
this method, the internal memory of the FPGA is used for implementing control
units. This memory is faster and can be used with specific patterns. The use of
the FPGA memory saves the hardware resources and allows the implementation of
NoC based FPGA.
</summary>
    <author>
      <name>Salman Onsori</name>
    </author>
    <author>
      <name>Farshad Safaei</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">14 pages, 18 figures, Computer Applications: An International Journal
  (CAIJ), Vol.1, No.2, November 2014</arxiv:comment>
    <link href="http://arxiv.org/abs/1412.2950v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1412.2950v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1412.3224v1</id>
    <updated>2014-12-10T08:43:27Z</updated>
    <published>2014-12-10T08:43:27Z</published>
    <title>Prophet: A Speculative Multi-threading Execution Model with
  Architectural Support Based on CMP</title>
    <summary>  Speculative multi-threading (SpMT) has been proposed as a perspective method
to exploit Chip Multiprocessors (CMP) hardware potential. It is a thread level
speculation (TLS) model mainly depending on software and hardware co-design.
This paper researches speculative thread-level parallelism of general purpose
programs and a speculative multi-threading execution model called Prophet is
presented. The architectural support for Prophet execution model is designed
based on CMP. In Prophet the inter-thread data dependency are predicted by
pre-computation slice (p-slice) to reduce RAW violation. Prophet
multi-versioning Cache system along with thread state control mechanism in
architectural support are utilized for buffering the speculative data, and a
snooping bus based cache coherence protocol is used to detect data dependence
violation. The simulation-based evaluation shows that the Prophet system could
achieve significant speedup for general-purpose programs.
</summary>
    <author>
      <name>Dong Zhaoyu</name>
    </author>
    <author>
      <name>Gao Bing</name>
    </author>
    <author>
      <name>Zhao Yinliang</name>
    </author>
    <author>
      <name>Song Shaolong</name>
    </author>
    <author>
      <name>Du Yanning</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1109/EmbeddedCom-ScalCom.2009.128</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1109/EmbeddedCom-ScalCom.2009.128" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">9 pages</arxiv:comment>
    <link href="http://arxiv.org/abs/1412.3224v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1412.3224v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="C.1.4" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1412.3829v5</id>
    <updated>2016-01-11T09:01:44Z</updated>
    <published>2014-12-11T21:29:49Z</published>
    <title>A High-Throughput Energy-Efficient Implementation of
  Successive-Cancellation Decoder for Polar Codes Using Combinational Logic</title>
    <summary>  This paper proposes a high-throughput energy-efficient Successive
Cancellation (SC) decoder architecture for polar codes based on combinational
logic. The proposed combinational architecture operates at relatively low clock
frequencies compared to sequential circuits, but takes advantage of the high
degree of parallelism inherent in such architectures to provide a favorable
tradeoff between throughput and energy efficiency at short to medium block
lengths. At longer block lengths, the paper proposes a hybrid-logic SC decoder
that combines the advantageous aspects of the combinational decoder with the
low-complexity nature of sequential-logic decoders. Performance characteristics
on ASIC and FPGA are presented with a detailed power consumption analysis for
combinational decoders. Finally, the paper presents an analysis of the
complexity and delay of combinational decoders, and of the throughput gains
obtained by hybrid-logic decoders with respect to purely synchronous
architectures.
</summary>
    <author>
      <name>Onur Dizdar</name>
    </author>
    <author>
      <name>Erdal Arıkan</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">12 pages, 10 figures, 8 tables</arxiv:comment>
    <link href="http://arxiv.org/abs/1412.3829v5" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1412.3829v5" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1412.5538v1</id>
    <updated>2014-12-17T19:39:56Z</updated>
    <published>2014-12-17T19:39:56Z</published>
    <title>Kickstarting High-performance Energy-efficient Manycore Architectures
  with Epiphany</title>
    <summary>  In this paper we introduce Epiphany as a high-performance energy-efficient
manycore architecture suitable for real-time embedded systems. This scalable
architecture supports floating point operations in hardware and achieves 50
GFLOPS/W in 28 nm technology, making it suitable for high performance streaming
applications like radio base stations and radar signal processing. Through an
efficient 2D mesh Network-on-Chip and a distributed shared memory model, the
architecture is scalable to thousands of cores on a single chip. An
Epiphany-based open source computer named Parallella was launched in 2012
through Kickstarter crowd funding and has now shipped to thousands of customers
around the world.
</summary>
    <author>
      <name>Andreas Olofsson</name>
    </author>
    <author>
      <name>Tomas Nordström</name>
    </author>
    <author>
      <name>Zain Ul-Abdin</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">(to appear in Asilomar Conference on signals, systems, and computers
  2014)</arxiv:comment>
    <link href="http://arxiv.org/abs/1412.5538v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1412.5538v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.DC" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1502.07454v1</id>
    <updated>2015-02-26T06:21:58Z</updated>
    <published>2015-02-26T06:21:58Z</published>
    <title>Generation and Validation of Custom Multiplication IP Blocks from the
  Web</title>
    <summary>  Every CPU carries one or more arithmetical and logical units. One popular
operation that is performed by these units is multiplication. Automatic
generation of custom VHDL models for performing this operation, allows the
designer to achieve a time efficient design space exploration. Although these
units are heavily utilized in modern digital circuits and DSP, there is no
tool, accessible from the web, to generate the HDL description of such designs
for arbitrary and different input bitwidths. In this paper, we present our web
accessible tool to construct completely custom optimized multiplication units
together with random generated test vectors for their verification. Our novel
tool is one of the firsts web based EDA tools to automate the design of such
units and simultaneously provide custom testbenches to verify their
correctness. Our synthesized circuits on Xilinx Virtex 6 FPGA, operate up to
589 Mhz.
</summary>
    <author>
      <name>Minas Dasygenis</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Presented at DATE Friday Workshop on Heterogeneous Architectures and
  Design Methods for Embedded Image Systems (HIS 2015) (arXiv:1502.07241)</arxiv:comment>
    <link href="http://arxiv.org/abs/1502.07454v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1502.07454v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1503.02986v3</id>
    <updated>2015-05-11T17:44:13Z</updated>
    <published>2015-03-10T16:54:39Z</published>
    <title>Strategies for High-Throughput FPGA-based QC-LDPC Decoder Architecture</title>
    <summary>  We propose without loss of generality strategies to achieve a high-throughput
FPGA-based architecture for a QC-LDPC code based on a circulant-1 identity
matrix construction. We present a novel representation of the parity-check
matrix (PCM) providing a multi-fold throughput gain. Splitting of the node
processing algorithm enables us to achieve pipelining of blocks and hence
layers. By partitioning the PCM into not only layers but superlayers we derive
an upper bound on the pipelining depth for the compact representation. To
validate the architecture, a decoder for the IEEE 802.11n (2012) QC-LDPC is
implemented on the Xilinx Kintex-7 FPGA with the help of the FPGA IP compiler
[2] available in the NI LabVIEW Communication System Design Suite (CSDS) which
offers an automated and systematic compilation flow where an optimized hardware
implementation from the LDPC algorithm was generated in approximately 3
minutes, achieving an overall throughput of 608Mb/s (at 260MHz). As per our
knowledge this is the fastest implementation of the IEEE 802.11n QC-LDPC
decoder using an algorithmic compiler.
</summary>
    <author>
      <name>Swapnil Mhaske</name>
    </author>
    <author>
      <name>Hojin Kee</name>
    </author>
    <author>
      <name>Tai Ly</name>
    </author>
    <author>
      <name>Ahsan Aziz</name>
    </author>
    <author>
      <name>Predrag Spasojevic</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">10 pages, 5 figures</arxiv:comment>
    <link href="http://arxiv.org/abs/1503.02986v3" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1503.02986v3" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.IT" scheme="http://arxiv.org/schemas/atom"/>
    <category term="math.IT" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1503.03166v1</id>
    <updated>2015-03-08T18:23:32Z</updated>
    <published>2015-03-08T18:23:32Z</published>
    <title>Design of High Performance MIPS Cryptography Processor Based on T-DES
  Algorithm</title>
    <summary>  The paper describes the design of high performance MIPS Cryptography
processor based on triple data encryption standard. The organization of
pipeline stages in such a way that pipeline can be clocked at high frequency.
Encryption and Decryption blocks of triple data encryption standard (T-DES)
crypto system and dependency among themselves are explained in detail with the
help of block diagram. In order to increase the processor functionality and
performance, especially for security applications we include three new 32-bit
instructions LKLW, LKUW and CRYPT. The design has been synthesized at 40nm
process technology targeting using Xilinx Virtex-6 device. The overall MIPS
Crypto processor works at 209MHz.
</summary>
    <author>
      <name>Kirat Pal Singh</name>
    </author>
    <author>
      <name>Shivani Parmar</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">International Journal of Engineering Research &amp; Technology. arXiv
  admin note: substantial text overlap with arXiv:1306.1916, arXiv:1503.02304</arxiv:comment>
    <link href="http://arxiv.org/abs/1503.03166v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1503.03166v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1503.03169v1</id>
    <updated>2015-03-10T09:38:51Z</updated>
    <published>2015-03-10T09:38:51Z</published>
    <title>Dynamic Partitioning of Physical Memory Among Virtual Machines,
  ASMI:Architectural Support for Memory Isolation</title>
    <summary>  Cloud computing relies on secure and efficient virtualization. Software level
security solutions compromise the performance of virtual machines (VMs), as a
large amount of computational power would be utilized for running the security
modules. Moreover, software solutions are only as secure as the level that they
work on. For example a security module on a hypervisor cannot provide security
in the presence of an infected hypervisor. It is a challenge for virtualization
technology architects to enhance the security of VMs without degrading their
performance. Currently available server machines are not fully equipped to
support a secure VM environment without compromising on performance. A few
hardware modifications have been introduced by manufactures like Intel and AMD
to provide a secure VM environment with low performance degradation. In this
paper we propose a novel memory architecture model named \textit{ Architectural
Support for Memory Isolation(ASMI)}, that can achieve a true isolated physical
memory region to each VM without degrading performance. Along with true memory
isolation, ASMI is designed to provide lower memory access times, better
utilization of available memory, support for DMA isolation and support for
platform independence for users of VMs.
</summary>
    <author>
      <name>Jithin R</name>
    </author>
    <author>
      <name>Priya Chandran</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Rejected this short paper by the VEE 2015 Conference conducted by ACM
  due to the lack of implementation details</arxiv:comment>
    <link href="http://arxiv.org/abs/1503.03169v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1503.03169v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1503.04628v1</id>
    <updated>2015-03-16T12:45:04Z</updated>
    <published>2015-03-16T12:45:04Z</published>
    <title>Logic BIST: State-of-the-Art and Open Problems</title>
    <summary>  Many believe that in-field hardware faults are too rare in practice to
justify the need for Logic Built-In Self-Test (LBIST) in a design. Until now,
LBIST was primarily used in safety-critical applications. However, this may
change soon. First, even if costly methods like burn-in are applied, it is no
longer possible to get rid of all latent defects in devices at leading-edge
technology. Second, demands for high reliability spread to consumer electronics
as smartphones replace our wallets and IDs. However, today many ASIC vendors
are reluctant to use LBIST. In this paper, we describe the needs for successful
deployment of LBIST in the industrial practice and discuss how these needs can
be addressed. Our work is hoped to attract a wider attention to this important
research topic.
</summary>
    <author>
      <name>Nan Li</name>
    </author>
    <author>
      <name>Gunnar Carlsson</name>
    </author>
    <author>
      <name>Elena Dubrova</name>
    </author>
    <author>
      <name>Kim Petersen</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">6 pages, 3 figures</arxiv:comment>
    <link href="http://arxiv.org/abs/1503.04628v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1503.04628v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1503.05694v2</id>
    <updated>2015-06-05T07:28:13Z</updated>
    <published>2015-03-19T10:21:42Z</published>
    <title>Improving GPU Performance Through Resource Sharing</title>
    <summary>  Graphics Processing Units (GPUs) consisting of Streaming Multiprocessors
(SMs) achieve high throughput by running a large number of threads and context
switching among them to hide execution latencies. The number of thread blocks,
and hence the number of threads that can be launched on an SM, depends on the
resource usage--e.g. number of registers, amount of shared memory--of the
thread blocks. Since the allocation of threads to an SM is at the thread block
granularity, some of the resources may not be used up completely and hence will
be wasted.
  We propose an approach that shares the resources of SM to utilize the wasted
resources by launching more thread blocks. We show the effectiveness of our
approach for two resources: register sharing, and scratchpad (shared memory)
sharing. We further propose optimizations to hide long execution latencies,
thus reducing the number of stall cycles. We implemented our approach in
GPGPU-Sim simulator and experimentally validated it on several applications
from 4 different benchmark suites: GPGPU-Sim, Rodinia, CUDA-SDK, and Parboil.
We observed that with register sharing, applications show maximum improvement
of 24%, and average improvement of 11%. With scratchpad sharing, we observed a
maximum improvement of 30% and an average improvement of 12.5%.
</summary>
    <author>
      <name>Vishwesh Jatala</name>
    </author>
    <author>
      <name>Jayvant Anantpur</name>
    </author>
    <author>
      <name>Amey Karkare</name>
    </author>
    <link href="http://arxiv.org/abs/1503.05694v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1503.05694v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1504.03437v1</id>
    <updated>2015-04-14T07:12:24Z</updated>
    <published>2015-04-14T07:12:24Z</published>
    <title>Low-latency List Decoding Of Polar Codes With Double Thresholding</title>
    <summary>  For polar codes with short-to-medium code length, list successive
cancellation decoding is used to achieve a good error-correcting performance.
However, list pruning in the current list decoding is based on the sorting
strategy and its timing complexity is high. This results in a long decoding
latency for large list size. In this work, aiming at a low-latency list
decoding implementation, a double thresholding algorithm is proposed for a fast
list pruning. As a result, with a negligible performance degradation, the list
pruning delay is greatly reduced. Based on the double thresholding, a
low-latency list decoding architecture is proposed and implemented using a UMC
90nm CMOS technology. Synthesis results show that, even for a large list size
of 16, the proposed low-latency architecture achieves a decoding throughput of
220 Mbps at a frequency of 641 MHz.
</summary>
    <author>
      <name>YouZhe Fan</name>
    </author>
    <author>
      <name>Ji Chen</name>
    </author>
    <author>
      <name>ChenYang Xia</name>
    </author>
    <author>
      <name>Chi-ying Tsui</name>
    </author>
    <author>
      <name>Jie Jin</name>
    </author>
    <author>
      <name>Hui Shen</name>
    </author>
    <author>
      <name>Bin Li</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1109/ICASSP.2015.7178128</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1109/ICASSP.2015.7178128" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">5 pages, 7 figures, 1 table, to be presented in the 40th IEEE
  International Conference on Acoustics, Speech and Signal Processing (ICASSP)
  2015</arxiv:comment>
    <link href="http://arxiv.org/abs/1504.03437v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1504.03437v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1504.04297v1</id>
    <updated>2015-04-16T16:36:14Z</updated>
    <published>2015-04-16T16:36:14Z</published>
    <title>MigrantStore: Leveraging Virtual Memory in DRAM-PCM Memory Architecture</title>
    <summary>  With the imminent slowing down of DRAM scaling, Phase Change Memory (PCM) is
emerging as a lead alternative for main memory technology. While PCM achieves
low energy due to various technology-specific advantages, PCM is significantly
slower than DRAM (especially for writes) and can endure far fewer writes before
wearing out. Previous work has proposed to use a large, DRAM-based hardware
cache to absorb writes and provide faster access. However, due to ineffectual
caching where blocks are evicted before sufficient number of accesses, hardware
caches incur significant overheads in energy and bandwidth, two key but scarce
resources in modern multicores. Because using hardware for detecting and
removing such ineffectual caching would incur additional hardware cost and
complexity, we leverage the OS virtual memory support for this purpose. We
propose a DRAM-PCM hybrid memory architecture where the OS migrates pages on
demand from the PCM to DRAM. We call the DRAM part of our memory as
MigrantStore which includes two ideas. First, to reduce the energy, bandwidth,
and wear overhead of ineffectual migrations, we propose migration hysteresis.
Second, to reduce the software overhead of good replacement policies, we
propose recently- accessed-page-id (RAPid) buffer, a hardware buffer to track
the addresses of recently-accessed MigrantStore pages.
</summary>
    <author>
      <name>Hamza Bin Sohail</name>
    </author>
    <author>
      <name>Balajee Vamanan</name>
    </author>
    <author>
      <name>T. N. Vijaykumar</name>
    </author>
    <link href="http://arxiv.org/abs/1504.04297v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1504.04297v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1505.03899v1</id>
    <updated>2015-05-14T21:57:26Z</updated>
    <published>2015-05-14T21:57:26Z</published>
    <title>An Approach to Data Prefetching Using 2-Dimensional Selection Criteria</title>
    <summary>  We propose an approach to data memory prefetching which augments the standard
prefetch buffer with selection criteria based on performance and usage pattern
of a given instruction. This approach is built on top of a pattern matching
based prefetcher, specifically one which can choose between a stream, a stride,
or a stream followed by a stride. We track the most recently called
instructions to make a decision on the quantity of data to prefetch next. The
decision is based on the frequency with which these instructions are called and
the hit/miss rate of the prefetcher. In our approach, we separate the amount of
data to prefetch into three categories: a high degree, a standard degree and a
low degree. We ran tests on different values for the high prefetch degree,
standard prefetch degree and low prefetch degree to determine that the most
optimal combination was 1, 4, 8 lines respectively. The 2 dimensional selection
criteria improved the performance of the prefetcher by up to 9.5% over the
first data prefetching championship winner. Unfortunately performance also fell
by as much as 14%, but remained similar on average across all of the benchmarks
we tested.
</summary>
    <author>
      <name>Jean Sung</name>
    </author>
    <author>
      <name>Sebastian Krupa</name>
    </author>
    <author>
      <name>Andrew Fishberg</name>
    </author>
    <author>
      <name>Josef Spjut</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">4 pages, 5 figures, submitted to Second Data Prefetching Championship</arxiv:comment>
    <link href="http://arxiv.org/abs/1505.03899v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1505.03899v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1505.04339v1</id>
    <updated>2015-05-16T23:32:40Z</updated>
    <published>2015-05-16T23:32:40Z</published>
    <title>A 2.48Gb/s QC-LDPC Decoder Implementation on the NI USRP-2953R</title>
    <summary>  The increasing data rates expected to be of the order of Gb/s for future
wireless systems directly impact the throughput requirements of the modulation
and coding subsystems of the physical layer. In an effort to design a suitable
channel coding solution for 5G wireless systems, in this brief we present a
massively-parallel 2.48Gb/s Quasi-Cyclic Low-Density Parity-Check (QC-LDPC)
decoder implementation operating at 200MHz on the NI USRP-2953R, on a single
FPGA. The high-level description of the entire massively-parallel decoder was
translated to a Hardware Description Language (HDL), namely VHDL, using the
algorithmic compiler in the National Instruments LabVIEW Communication System
Design Suite (CSDS) in approximately 2 minutes. This implementation not only
demonstrates the scalability of our decoder architecture but also, the rapid
prototyping capability of the LabVIEW CSDS tools. As per our knowledge, at the
time of writing this paper, this is the fastest implementation of a standard
compliant QC-LDPC decoder on a USRP using an algorithmic compiler.
</summary>
    <author>
      <name>Swapnil Mhaske</name>
    </author>
    <author>
      <name>David Uliana</name>
    </author>
    <author>
      <name>Hojin Kee</name>
    </author>
    <author>
      <name>Tai Ly</name>
    </author>
    <author>
      <name>Ahsan Aziz</name>
    </author>
    <author>
      <name>Predrag Spasojevic</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">3 figures, 5 pages. arXiv admin note: text overlap with
  arXiv:1503.02986</arxiv:comment>
    <link href="http://arxiv.org/abs/1505.04339v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1505.04339v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1506.03181v2</id>
    <updated>2015-08-31T18:28:46Z</updated>
    <published>2015-06-10T06:14:33Z</published>
    <title>DEW: A Fast Level 1 Cache Simulation Approach for Embedded Processors
  with FIFO Replacement Policy</title>
    <summary>  Increasing the speed of cache simulation to obtain hit/miss rates en- ables
performance estimation, cache exploration for embedded sys- tems and energy
estimation. Previously, such simulations, particu- larly exact approaches, have
been exclusively for caches which uti- lize the least recently used (LRU)
replacement policy. In this paper, we propose a new, fast and exact cache
simulation method for the First In First Out(FIFO) replacement policy. This
method, called DEW, is able to simulate multiple level 1 cache configurations
(dif- ferent set sizes, associativities, and block sizes) with FIFO replace-
ment policy. DEW utilizes a binomial tree based representation of cache
configurations and a novel searching method to speed up sim- ulation over
single cache simulators like Dinero IV. Depending on different cache block
sizes and benchmark applications, DEW oper- ates around 8 to 40 times faster
than Dinero IV. Dinero IV compares 2.17 to 19.42 times more cache ways than DEW
to determine accu- rate miss rates.
</summary>
    <author>
      <name>Mohammad Shihabul Haque</name>
    </author>
    <author>
      <name>Jorgen Peddersen</name>
    </author>
    <author>
      <name>Andhi Janapsatya</name>
    </author>
    <author>
      <name>Sri Parameswaran</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1109/DATE.2010.5457153</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1109/DATE.2010.5457153" rel="related"/>
    <link href="http://arxiv.org/abs/1506.03181v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1506.03181v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1506.03182v2</id>
    <updated>2015-08-31T18:09:02Z</updated>
    <published>2015-06-10T06:26:02Z</published>
    <title>TRISHUL: A Single-pass Optimal Two-level Inclusive Data Cache Hierarchy
  Selection Process for Real-time MPSoCs</title>
    <summary>  Hitherto discovered approaches analyze the execution time of a real time
application on all the possible cache hierarchy setups to find the application
specific optimal two level inclusive data cache hierarchy to reduce cost, space
and energy consumption while satisfying the time deadline in real time
Multiprocessor Systems on Chip. These brute force like approaches can take
years to complete. Alternatively, memory access trace driven crude estimation
methods can find a cache hierarchy quickly by compromising the accuracy of
results. In this article, for the first time, we propose a fast and accurate
trace driven approach to find the optimal real time application specific two
level inclusive data cache hierarchy. Our proposed approach TRISHUL predicts
the optimal cache hierarchy performance first and then utilizes that
information to find the optimal cache hierarchy quickly. TRISHUL can suggest a
cache hierarchy, which has up to 128 times smaller size, up to 7 times faster
compared to the suggestion of the state of the art crude trace driven two level
inclusive cache hierarchy selection approach for the application traces
analyzed.
</summary>
    <author>
      <name>Mohammad Shihabul Haque</name>
    </author>
    <author>
      <name>Akash Kumar</name>
    </author>
    <author>
      <name>Yajun Ha</name>
    </author>
    <author>
      <name>Qiang Wu</name>
    </author>
    <author>
      <name>Shaobo Luo</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1109/ASPDAC.2013.6509615</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1109/ASPDAC.2013.6509615" rel="related"/>
    <link href="http://arxiv.org/abs/1506.03182v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1506.03182v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1506.03186v2</id>
    <updated>2015-08-31T18:21:08Z</updated>
    <published>2015-06-10T06:57:55Z</published>
    <title>CIPARSim: Cache Intersection Property Assisted Rapid Single-pass FIFO
  Cache Simulation Technique</title>
    <summary>  In this paper, for the first time, we introduce a cache property called the
Intersection Property that helps to reduce singlepass simulation time in a
manner similar to inclusion property. An intersection property defines
conditions that if met, prove a particular element exists in larger caches,
thus avoiding further search time. We have discussed three such intersection
properties for caches using the FIFO replacement policy in this paper. A rapid
singlepass FIFO cache simulator CIPARSim has also been proposed. CIPARSim is
the first singlepass simulator dependent on the FIFO cache properties to reduce
simulation time significantly. CIPARSim simulation time was up to 5 times
faster compared to the state of the art singlepass FIFO cache simulator for the
cache configurations tested. CIPARSim produces the cache hit and miss rates of
an application accurately on various cache configurations. During simulation,
CIPARSim intersection properties alone predict up to 90% of the total hits,
reducing simulationtime immensely
</summary>
    <author>
      <name>Mohammad Shihabul Haque</name>
    </author>
    <author>
      <name>Jorgen Peddersen</name>
    </author>
    <author>
      <name>Sri Parameswaran</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1109/ICCAD.2011.6105316</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1109/ICCAD.2011.6105316" rel="related"/>
    <link href="http://arxiv.org/abs/1506.03186v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1506.03186v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1508.06811v1</id>
    <updated>2015-08-27T11:37:36Z</updated>
    <published>2015-08-27T11:37:36Z</published>
    <title>Model-based Hardware Design for FPGAs using Folding Transformations
  based on Subcircuits</title>
    <summary>  We present a tool flow and results for a model-based hardware design for
FPGAs from Simulink descriptions which nicely integrates into existing
environments. While current commercial tools do not exploit some high-level
optimizations, we investigate the promising approach of using reusable
subcircuits for folding transformations to control embedded multiplier usage
and to optimize logic block usage. We show that resource improvements of up to
70% compared to the original model are possible, but it is also shown that
subcircuit selection is a critical task. While our tool flow provides good
results already, the investigation and optimization of subcircuit selection is
clearly identified as an additional keypoint to extend high-level control on
low-level FPGA mapping properties.
</summary>
    <author>
      <name>Konrad Möller</name>
    </author>
    <author>
      <name>Martin Kumm</name>
    </author>
    <author>
      <name>Charles-Frederic Müller</name>
    </author>
    <author>
      <name>Peter Zipf</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Presented at Second International Workshop on FPGAs for Software
  Programmers (FSP 2015) (arXiv:1508.06320)</arxiv:comment>
    <link href="http://arxiv.org/abs/1508.06811v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1508.06811v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1508.07123v1</id>
    <updated>2015-08-28T08:33:15Z</updated>
    <published>2015-08-28T08:33:15Z</published>
    <title>Proposal of ROS-compliant FPGA Component for Low-Power Robotic Systems</title>
    <summary>  In recent years, robots are required to be autonomous and their robotic
software are sophisticated. Robots have a problem of insufficient performance,
since it cannot equip with a high-performance microprocessor due to
battery-power operation. On the other hand, FPGA devices can accelerate
specific functions in a robot system without increasing power consumption by
implementing customized circuits. But it is difficult to introduce FPGA devices
into a robot due to large development cost of an FPGA circuit compared to
software. Therefore, in this study, we propose an FPGA component technology for
an easy integration of an FPGA into robots, which is compliant with ROS (Robot
Operating System). As a case study, we designed ROS-compliant FPGA component of
image labeling using Xilinx Zynq platform. The developed ROS-component FPGA
component performs 1.7 times faster compared to the ordinary ROS software
component.
</summary>
    <author>
      <name>Kazushi Yamashina</name>
    </author>
    <author>
      <name>Takeshi Ohkawa</name>
    </author>
    <author>
      <name>Kanemitsu Ootsu</name>
    </author>
    <author>
      <name>Takashi Yokota</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Presented at Second International Workshop on FPGAs for Software
  Programmers (FSP 2015) (arXiv:1508.06320)</arxiv:comment>
    <link href="http://arxiv.org/abs/1508.07123v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1508.07123v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.DC" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.RO" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1508.07127v1</id>
    <updated>2015-08-28T08:45:35Z</updated>
    <published>2015-08-28T08:45:35Z</published>
    <title>Virtualization Architecture for NoC-based Reconfigurable Systems</title>
    <summary>  We propose a virtualization architecture for NoC-based reconfigurable
systems. The motivation of this work is to develop a service-oriented
architecture that includes Partial Reconfigurable Region as a Service (PRRaaS)
and Processing Element as a Service (PEaaS) for software applications.
According to the requirements of software applications, new PEs can be created
on-demand by (re)configuring the logic resource of the PRRs in the FPGA, while
the configured PEs can also be virtualized to support multiple application
tasks at the same time. As a result, such a two-level virtualization mechanism,
including the gate-level virtualization and the PE-level virtualization,
enables an SoC to be dynamically adapted to changing application requirements.
Therefore, more software applications can be performed, and system performance
can be further enhanced.
</summary>
    <author>
      <name>Chun-Hsian Huang</name>
    </author>
    <author>
      <name>Kwuan-Wei Tseng</name>
    </author>
    <author>
      <name>Chih-Cheng Lin</name>
    </author>
    <author>
      <name>Fang-Yu Lin</name>
    </author>
    <author>
      <name>Pao-Ann Hsiung</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Presented at Second International Workshop on FPGAs for Software
  Programmers (FSP 2015) (arXiv:1508.06320)</arxiv:comment>
    <link href="http://arxiv.org/abs/1508.07127v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1508.07127v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.OS" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1508.07139v1</id>
    <updated>2015-08-28T09:19:57Z</updated>
    <published>2015-08-28T09:19:57Z</published>
    <title>Using System Hyper Pipelining (SHP) to Improve the Performance of a
  Coarse-Grained Reconfigurable Architecture (CGRA) Mapped on an FPGA</title>
    <summary>  The well known method C-Slow Retiming (CSR) can be used to automatically
convert a given CPU into a multithreaded CPU with independent threads. These
CPUs are then called streaming or barrel processors. System Hyper Pipelining
(SHP) adds a new flexibility on top of CSR by allowing a dynamic number of
threads to be executed and by enabling the threads to be stalled, bypassed and
reordered. SHP is now applied on the programming elements (PE) of a
coarse-grained reconfigurable architecture (CGRA). By using SHP, more
performance can be achieved per PE. Fork-Join operations can be implemented on
a PE using the flexibility provided by SHP to dynamically adjust the number of
threads per PE. Multiple threads can share the same data locally, which greatly
reduces the data traffic load on the CGRA's routing structure. The paper shows
the results of a CGRA using SHP-ed RISC-V cores as PEs implemented on a FPGA.
</summary>
    <author>
      <name>Tobias Strauch</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Presented at Second International Workshop on FPGAs for Software
  Programmers (FSP 2015) (arXiv:1508.06320)</arxiv:comment>
    <link href="http://arxiv.org/abs/1508.07139v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1508.07139v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1509.00040v1</id>
    <updated>2015-08-27T12:23:57Z</updated>
    <published>2015-08-27T12:23:57Z</published>
    <title>DSL-based Design Space Exploration for Temporal and Spatial Parallelism
  of Custom Stream Computing</title>
    <summary>  Stream computation is one of the approaches suitable for FPGA-based custom
computing due to its high throughput capability brought by pipelining with
regular memory access. To increase performance of iterative stream computation,
we can exploit both temporal and spatial parallelism by deepening and
duplicating pipelines, respectively. However, the performance is constrained by
several factors including available hardware resources on FPGA, an external
memory bandwidth, and utilization of pipeline stages, and therefore we need to
find the best mix of the different parallelism to achieve the highest
performance per power. In this paper, we present a domain-specific language
(DSL) based design space exploration for temporally and/or spatially parallel
stream computation with FPGA. We define a DSL where we can easily design a
hierarchical structure of parallel stream computation with abstract description
of computation. For iterative stream computation of fluid dynamics simulation,
we design hardware structures with a different mix of the temporal and spatial
parallelism. By measuring the performance and the power consumption, we find
the best among them.
</summary>
    <author>
      <name>Kentaro Sano</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Presented at Second International Workshop on FPGAs for Software
  Programmers (FSP 2015) (arXiv:1508.06320)</arxiv:comment>
    <link href="http://arxiv.org/abs/1509.00040v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1509.00040v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.CE" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.DC" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.PL" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1509.02308v2</id>
    <updated>2016-03-14T13:20:42Z</updated>
    <published>2015-09-08T10:13:02Z</published>
    <title>Dissecting GPU Memory Hierarchy through Microbenchmarking</title>
    <summary>  Memory access efficiency is a key factor in fully utilizing the computational
power of graphics processing units (GPUs). However, many details of the GPU
memory hierarchy are not released by GPU vendors. In this paper, we propose a
novel fine-grained microbenchmarking approach and apply it to three generations
of NVIDIA GPUs, namely Fermi, Kepler and Maxwell, to expose the previously
unknown characteristics of their memory hierarchies. Specifically, we
investigate the structures of different GPU cache systems, such as the data
cache, the texture cache and the translation look-aside buffer (TLB). We also
investigate the throughput and access latency of GPU global memory and shared
memory. Our microbenchmark results offer a better understanding of the
mysterious GPU memory hierarchy, which will facilitate the software
optimization and modelling of GPU architectures. To the best of our knowledge,
this is the first study to reveal the cache properties of Kepler and Maxwell
GPUs, and the superiority of Maxwell in shared memory performance under bank
conflict.
</summary>
    <author>
      <name>Xinxin Mei</name>
    </author>
    <author>
      <name>Xiaowen Chu</name>
    </author>
    <link href="http://arxiv.org/abs/1509.02308v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1509.02308v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.DC" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1509.03721v1</id>
    <updated>2015-09-12T08:02:39Z</updated>
    <published>2015-09-12T08:02:39Z</published>
    <title>DReAM: Dynamic Re-arrangement of Address Mapping to Improve the
  Performance of DRAMs</title>
    <summary>  The initial location of data in DRAMs is determined and controlled by the
'address-mapping' and even modern memory controllers use a fixed and
run-time-agnostic address mapping. On the other hand, the memory access pattern
seen at the memory interface level will dynamically change at run-time. This
dynamic nature of memory access pattern and the fixed behavior of address
mapping process in DRAM controllers, implied by using a fixed address mapping
scheme, means that DRAM performance cannot be exploited efficiently. DReAM is a
novel hardware technique that can detect a workload-specific address mapping at
run-time based on the application access pattern which improves the performance
of DRAMs. The experimental results show that DReAM outperforms the best
evaluated address mapping on average by 9%, for mapping-sensitive workloads, by
2% for mapping-insensitive workloads, and up to 28% across all the workloads.
DReAM can be seen as an insurance policy capable of detecting which scenarios
are not well served by the predefined address mapping.
</summary>
    <author>
      <name>Mohsen Ghasempour</name>
    </author>
    <author>
      <name>Jim Garside</name>
    </author>
    <author>
      <name>Aamer Jaleel</name>
    </author>
    <author>
      <name>Mikel Luján</name>
    </author>
    <link href="http://arxiv.org/abs/1509.03721v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1509.03721v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1509.04618v1</id>
    <updated>2015-09-11T16:38:57Z</updated>
    <published>2015-09-11T16:38:57Z</published>
    <title>Cost Efficient Design of Reversible Adder Circuits for Low Power
  Applications</title>
    <summary>  A large amount of research is currently going on in the field of reversible
logic, which have low heat dissipation, low power consumption, which is the
main factor to apply reversible in digital VLSI circuit design. This paper
introduces reversible gate named as Inventive0 gate. The novel gate is
synthesis the efficient adder modules with minimum garbage output and gate
count. The Inventive0 gate capable of implementing a 4-bit ripple carry adder
and carry skip adders.It is presented that Inventive0 gate is much more
efficient and optimized approach as compared to their existing design, in terms
of gate count, garbage outputs and constant inputs. In addition, some popular
available reversible gates are implemented in the MOS transistor design the
implementation kept in mind for minimum MOS transistor count and are completely
reversible in behavior more precise forward and backward computation. Lesser
architectural complexity show that the novel designs are compact, fast as well
as low power.
</summary>
    <author>
      <name>Neeraj Kumar Misra</name>
    </author>
    <author>
      <name>Mukesh Kumar Kushwaha</name>
    </author>
    <author>
      <name>Subodh Wairya</name>
    </author>
    <author>
      <name>Amit Kumar</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">9 pages, 12 figures, journal</arxiv:comment>
    <link href="http://arxiv.org/abs/1509.04618v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1509.04618v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1509.08111v3</id>
    <updated>2015-11-22T13:28:24Z</updated>
    <published>2015-09-27T17:32:42Z</published>
    <title>Automatic latency balancing in VHDL-implemented complex pipelined
  systems</title>
    <summary>  Balancing (equalization) of latency in parallel paths in the pipelined data
processing system is an important problem. Without that the data from different
paths arrive at the processing blocks in different clock cycles, and incorrect
results are produced. Manual correction of latencies is a tedious and
error-prone work. This paper presents an automatic method of latency
equalization in systems described in VHDL. The method is based on simulation
and is portable between different simulation and synthesis tools. The method
does not increase the complexity of the synthesized design comparing to the
solution based on manual latency adjustment. The example implementation of the
proposed methodology together with a simple design demonstrating its use is
available as an open source project under BSD license.
</summary>
    <author>
      <name>Wojciech M. Zabolotny</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Updated bibliography. Small language corrections</arxiv:comment>
    <link href="http://arxiv.org/abs/1509.08111v3" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1509.08111v3" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1509.09249v1</id>
    <updated>2015-09-30T16:36:32Z</updated>
    <published>2015-09-30T16:36:32Z</published>
    <title>In-Field Logic Repair of Deep Sub-Micron CMOS Processors</title>
    <summary>  Ultra Deep-Sub-Micron CMOS chips have to function correctly and reliably, not
only during their early post-fabrication life, but also for their entire life
span. In this paper, we present an architectural-level in-field repair
technique. The key idea is to trade area for reliability by adding repair
features to the system while keeping the power and the performance overheads as
low as possible. In the case of permanent faults, spare blocks will replace the
faulty blocks on the fly. Meanwhile by shutting down the main logic blocks,
partial threshold voltage recovery can be achieved which will alleviate the
ageing-related delays and timing issues. The technique can avoid fatal
shut-downs in the system and will decrease the down-time, hence the
availability of such a system will be preserved. We have implemented the
proposed idea on a pipelined processor core using a conventional ASIC design
flow. The simulation results show that by tolerating about 70% area overhead
and less than 18% power overhead we can dramatically increase the reliability
and decrease the downtime of the processor.
</summary>
    <author>
      <name>Massoud Mokhtarpour Ghahroodi</name>
    </author>
    <author>
      <name>Mark Zwolinski</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.13140/RG.2.1.2435.6566</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.13140/RG.2.1.2435.6566" rel="related"/>
    <link href="http://arxiv.org/abs/1509.09249v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1509.09249v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1510.04241v1</id>
    <updated>2015-10-14T19:09:21Z</updated>
    <published>2015-10-14T19:09:21Z</published>
    <title>A Clock Synchronizer for Repeaterless Low Swing On-Chip Links</title>
    <summary>  A clock synchronizing circuit for repeaterless low swing interconnects is
presented in this paper. The circuit uses a delay locked loop (DLL) to generate
multiple phases of the clock, of which the one closest to the center of the eye
is picked by a phase detector loop. The picked phase is then further fine tuned
by an analog voltage controlled delay to position the sampling clock at the
center of the eye. A clock domain transfer circuit then transfers the sampled
data to the receiver clock domain with a maximum latency of three clock cycles.
The proposed synchronizer has been designed and fabricated in 130 nm UMC MM
CMOS technology. The circuit consumes 1.4 mW from a 1.2 V supply at a data rate
of 1.3 Gbps. Further, the proposed synchronizer has been designed and simulated
in TSMC 65 nm CMOS technology. Post layout simulations show that the
synchronizer consumes 1.5 mW from a 1 V supply, at a data rate of 4 Gbps in
this technology.
</summary>
    <author>
      <name>Naveen Kadayinti</name>
    </author>
    <author>
      <name>Maryam Shojaei Baghini</name>
    </author>
    <author>
      <name>Dinesh K. Sharma</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">11 pages, 25 figures</arxiv:comment>
    <link href="http://arxiv.org/abs/1510.04241v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1510.04241v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1510.06791v1</id>
    <updated>2015-10-23T00:14:10Z</updated>
    <published>2015-10-23T00:14:10Z</published>
    <title>Network-on-Chip with load balancing based on interleave of flits
  technique</title>
    <summary>  This paper presents the evaluation of a Network-on-Chip (NoC) that offers
load balancing for Systems-on-Chip (SoCs) dedicated for multimedia applications
that require high traffic of variable bitrate communication. The NoC is based
on a technique that allows the interleaving of flits from diferente flows in
the same communication channel, and keep the load balancing without a
centralized control in the network. For this purpose, all flits in the network
received extra bits, such that every flit carries routing information. The
routers use this extra information to perform arbitration and schedule the
flits to the corresponding output ports. Analytic comparisons and experimental
data show that the approach adopted in the network keeps average latency lower
for variable bitrate flows than a network based on resource reservation when
both networks are working over 80% of offered load.
</summary>
    <author>
      <name>Marcelo Daniel Berejuck</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">10 pages. arXiv admin note: substantial text overlap with
  arXiv:1411.3492</arxiv:comment>
    <link href="http://arxiv.org/abs/1510.06791v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1510.06791v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1511.01946v1</id>
    <updated>2015-11-05T23:00:13Z</updated>
    <published>2015-11-05T23:00:13Z</published>
    <title>SecureD: A Secure Dual Core Embedded Processor</title>
    <summary>  Security of embedded computing systems is becoming of paramount concern as
these devices become more ubiquitous, contain personal information and are
increasingly used for financial transactions. Security attacks targeting
embedded systems illegally gain access to the information in these devices or
destroy information. The two most common types of attacks embedded systems
encounter are code-injection and power analysis attacks. In the past, a number
of countermeasures, both hardware- and software-based, were proposed
individually against these two types of attacks. However, no single system
exists to counter both of these two prominent attacks in a processor based
embedded system. Therefore, this paper, for the first time, proposes a
hardware/software based countermeasure against both code-injection attacks and
power analysis based side-channel attacks in a dual core embedded system. The
proposed processor, named SecureD, has an area overhead of just 3.80% and an
average runtime increase of 20.0% when compared to a standard dual processing
system. The overhead were measured using a set of industry standard application
benchmarks, with two encryption and five other programs.
</summary>
    <author>
      <name>Roshan G. Ragel</name>
    </author>
    <author>
      <name>Jude A. Ambrose</name>
    </author>
    <author>
      <name>Sri Parameswaran</name>
    </author>
    <link href="http://arxiv.org/abs/1511.01946v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1511.01946v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1511.06726v1</id>
    <updated>2015-11-20T19:10:00Z</updated>
    <published>2015-11-20T19:10:00Z</published>
    <title>Testable Design of Repeaterless Low Swing On-Chip Interconnect</title>
    <summary>  Repeaterless low swing interconnects use mixed signal circuits to achieve
high performance at low power. When these interconnects are used in large scale
and high volume digital systems their testability becomes very important. This
paper discusses the testability of low swing repeaterless on-chip interconnects
with equalization and clock synchronization. A capacitively coupled transmitter
with a weak driver is used as the transmitter. The receiver samples the low
swing input data at the center of the data eye and converts it to rail to rail
levels and also synchronizes the data to the receiver's clock domain. The
system is a mixed signal circuit and the digital components are all scan
testable. For the analog section, just a DC test has a fault coverage of 50% of
the structural faults. Simple techniques allow integration of the analog
components into the digital scan chain increasing the coverage to 74%. Finally,
a BIST with low overhead enhances the coverage to 95% of the structural faults.
The design and simulations have been done in UMC 130 nm CMOS technology.
</summary>
    <author>
      <name>Naveen Kadayinti</name>
    </author>
    <author>
      <name>Dinesh K. Sharma</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">6 pages, 9 figures</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Proceedings of Design Automation and Test in Europe (DATE) 2016</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1511.06726v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1511.06726v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1511.08774v3</id>
    <updated>2016-07-27T19:34:11Z</updated>
    <published>2015-11-27T19:44:36Z</published>
    <title>Tardis 2.0: Optimized Time Traveling Coherence for Relaxed Consistency
  Models</title>
    <summary>  Cache coherence scalability is a big challenge in shared memory systems.
Traditional protocols do not scale due to the storage and traffic overhead of
cache invalidation. Tardis, a recently proposed coherence protocol, removes
cache invalidation using logical timestamps and achieves excellent scalability.
The original Tardis protocol, however, only supports the Sequential Consistency
(SC) memory model, limiting its applicability. Tardis also incurs extra network
traffic on some benchmarks due to renew messages, and has suboptimal
performance when the program uses spinning to communicate between threads.
  In this paper, we address these downsides of Tardis protocol and make it
significantly more practical. Specifically, we discuss the architectural,
memory system and protocol changes required in order to implement the TSO
consistency model on Tardis, and prove that the modified protocol satisfies
TSO. We also describe modifications for Partial Store Order (PSO) and Release
Consistency (RC). Finally, we propose optimizations for better leasing policies
and to handle program spinning. On a set of benchmarks, optimized Tardis
improves on a full-map directory protocol in the metrics of performance,
storage and network traffic, while being simpler to implement.
</summary>
    <author>
      <name>Xiangyao Yu</name>
    </author>
    <author>
      <name>Hongzhe Liu</name>
    </author>
    <author>
      <name>Ethan Zou</name>
    </author>
    <author>
      <name>Srinivas Devadas</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">14 pages</arxiv:comment>
    <link href="http://arxiv.org/abs/1511.08774v3" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1511.08774v3" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1511.09074v1</id>
    <updated>2015-11-29T19:42:09Z</updated>
    <published>2015-11-29T19:42:09Z</published>
    <title>Digital LDO with Time-Interleaved Comparators for Fast Response and Low
  Ripple</title>
    <summary>  On-chip voltage regulation using distributed Digital Low Drop Out (LDO)
voltage regulators has been identified as a promising technique for efficient
power-management for emerging multi-core processors. Digital LDOs (DLDO) can
offer low voltage operation, faster transient response, and higher current
efficiency. Response time as well as output voltage ripple can be reduced by
increasing the speed of the dynamic comparators. However, the comparator offset
steeply increases for high clock frequencies, thereby leading to enhanced
variations in output voltage. In this work we explore the design of digital
LDOs with multiple dynamic comparators that can overcome this bottleneck. In
the proposed topology, we apply time-interleaved comparators with the same
voltage threshold and uniform current step in order to accomplish the
aforementioned features. Simulation based analysis shows that the DLDO with
time-interleaved comparators can achieve better overall performance in terms of
current efficiency, ripple and settling time. For a load step of 50mA, a DLDO
with 8 time-interleaved comparators could achieve an output ripple of less than
5mV, while achieving a settling time of less than 0.5us. Load current dependant
dynamic adjustment of clock frequency is proposed to maintain high current
efficiency of ~97%.
</summary>
    <author>
      <name>Sohail Ahasan</name>
    </author>
    <author>
      <name>Saurav Maji</name>
    </author>
    <author>
      <name>Kauhsik Roy</name>
    </author>
    <author>
      <name>Mrigank Sharad</name>
    </author>
    <link href="http://arxiv.org/abs/1511.09074v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1511.09074v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1512.00504v1</id>
    <updated>2015-12-01T22:32:21Z</updated>
    <published>2015-12-01T22:32:21Z</published>
    <title>Efficient Edge Detection on Low-Cost FPGAs</title>
    <summary>  Improving the efficiency of edge detection in embedded applications, such as
UAV control, is critical for reducing system cost and power dissipation. Field
programmable gate arrays (FPGA) are a good platform for making improvements
because of their specialised internal structure. However, current FPGA edge
detectors do not exploit this structure well. A new edge detection architecture
is proposed that is better optimised for FPGAs. The basis of the architecture
is the Sobel edge kernels that are shown to be the most suitable because of
their separability and absence of multiplications. Edge intensities are
calculated with a new 4:2 compressor that consists of two custom-designed 3:2
compressors. Addition speed is increased by breaking carry propagation chains
with look-ahead logic. Testing of the design showed it gives a 28% increase in
speed and 4.4% reduction in area over previous equivalent designs, which
demonstrated that it will lower the cost of edge detection systems, dissipate
less power and still maintain high-speed control.
</summary>
    <author>
      <name>Jamie Schiel</name>
    </author>
    <author>
      <name>Andrew Bainbridge-Smith</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">5 pages</arxiv:comment>
    <link href="http://arxiv.org/abs/1512.00504v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1512.00504v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.CV" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1512.03128v2</id>
    <updated>2016-01-22T15:24:12Z</updated>
    <published>2015-12-10T02:34:13Z</published>
    <title>Partitioned Successive-Cancellation List Decoding of Polar Codes</title>
    <summary>  Successive-cancellation list (SCL) decoding is an algorithm that provides
very good error-correction performance for polar codes. However, its hardware
implementation requires a large amount of memory, mainly to store intermediate
results. In this paper, a partitioned SCL algorithm is proposed to reduce the
large memory requirements of the conventional SCL algorithm. The decoder tree
is broken into partitions that are decoded separately. We show that with
careful selection of list sizes and number of partitions, the proposed
algorithm can outperform conventional SCL while requiring less memory.
</summary>
    <author>
      <name>Seyyed Ali Hashemi</name>
    </author>
    <author>
      <name>Alexios Balatsoukas-Stimming</name>
    </author>
    <author>
      <name>Pascal Giard</name>
    </author>
    <author>
      <name>Claude Thibeault</name>
    </author>
    <author>
      <name>Warren J. Gross</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1109/ICASSP.2016.7471817</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1109/ICASSP.2016.7471817" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">4 pages, 6 figures, to appear at IEEE ICASSP 2016</arxiv:comment>
    <link href="http://arxiv.org/abs/1512.03128v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1512.03128v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.IT" scheme="http://arxiv.org/schemas/atom"/>
    <category term="math.IT" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1601.00894v2</id>
    <updated>2016-01-07T12:12:42Z</updated>
    <published>2016-01-05T16:29:17Z</published>
    <title>Configurable memory systems for embedded many-core processors</title>
    <summary>  The memory system of a modern embedded processor consumes a large fraction of
total system energy. We explore a range of different configuration options and
show that a reconfigurable design can make better use of the resources
available to it than any fixed implementation, and provide large improvements
in both performance and energy consumption. Reconfigurability becomes
increasingly useful as resources become more constrained, so is particularly
relevant in the embedded space.
  For an optimised architectural configuration, we show that a configurable
cache system performs an average of 20% (maximum 70%) better than the best
fixed implementation when two programs are competing for the same resources,
and reduces cache miss rate by an average of 70% (maximum 90%). We then present
a case study of AES encryption and decryption, and find that a custom memory
configuration can almost double performance, with further benefits being
achieved by specialising the task of each core when parallelising the program.
</summary>
    <author>
      <name>Daniel Bates</name>
    </author>
    <author>
      <name>Alex Chadwick</name>
    </author>
    <author>
      <name>Robert Mullins</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Presented at HIP3ES, 2016</arxiv:comment>
    <link href="http://arxiv.org/abs/1601.00894v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1601.00894v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.DC" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1601.01463v1</id>
    <updated>2016-01-07T10:12:25Z</updated>
    <published>2016-01-07T10:12:25Z</published>
    <title>Design of a Low-Power 1.65 Gbps Data Channel for HDMI Transmitter</title>
    <summary>  This paper presents a design of low power data channel for application in
High Definition Multimedia Interface (HDMI) Transmitter circuit. The input is
10 bit parallel data and output is serial data at 1.65 Gbps. This circuit uses
only a single frequency of serial clock input. All other timing signals are
derived within the circuit from the serial clock. This design has dedicated
lines to disable and enable all its channels within two pixel-clock periods
only. A pair of disable and enable functions performed immediately after
power-on of the circuit serves as the reset function. The presented design is
immune to data-dependent switching spikes in supply current and pushes them in
the range of serial frequency and its multiples. Thus filtering requirements
are relaxed. The output stage uses a bias voltage of 2.8 volts for a receiver
pull-up voltage of 3.3 volts. The reported data channel is designed using UMC
180 nm CMOS Technology. The design is modifiable for other inter-board serial
interfaces like USB and LAN with different number of bits at the parallel
input.
</summary>
    <author>
      <name>Ajay Agrawal</name>
    </author>
    <author>
      <name>R. S. Gamad</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.5121/vlsic.2015.6603</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.5121/vlsic.2015.6603" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">TMDS, HDMI, USB, Gbps, data-dependent jitter, supply current, UMC180,
  low-power consumption, single serial clock</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">International Journal of VLSI Design &amp; Communication Systems
  (VLSICS), December 2015, Volume 6, Number 6</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1601.01463v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1601.01463v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1601.06903v1</id>
    <updated>2016-01-26T06:36:03Z</updated>
    <published>2016-01-26T06:36:03Z</published>
    <title>Tiered-Latency DRAM (TL-DRAM)</title>
    <summary>  This paper summarizes the idea of Tiered-Latency DRAM, which was published in
HPCA 2013. The key goal of TL-DRAM is to provide low DRAM latency at low cost,
a critical problem in modern memory systems. To this end, TL-DRAM introduces
heterogeneity into the design of a DRAM subarray by segmenting the bitlines,
thereby creating a low-latency, low-energy, low-capacity portion in the
subarray (called the near segment), which is close to the sense amplifiers, and
a high-latency, high-energy, high-capacity portion, which is farther away from
the sense amplifiers. Thus, DRAM becomes heterogeneous with a small portion
having lower latency and a large portion having higher latency. Various
techniques can be employed to take advantage of the low-latency near segment
and this new heterogeneous DRAM substrate, including hardware-based caching and
software based caching and memory allocation of frequently used data in the
near segment. Evaluations with simple such techniques show significant
performance and energy-efficiency benefits.
</summary>
    <author>
      <name>Donghyuk Lee</name>
    </author>
    <author>
      <name>Yoongu Kim</name>
    </author>
    <author>
      <name>Vivek Seshadri</name>
    </author>
    <author>
      <name>Jamie Liu</name>
    </author>
    <author>
      <name>Lavanya Subramanian</name>
    </author>
    <author>
      <name>Onur Mutlu</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">This is a summary of the original paper, entitled "Tiered-Latency
  DRAM: A Low Latency and Low Cost DRAM Architecture" which appears in HPCA
  2013</arxiv:comment>
    <link href="http://arxiv.org/abs/1601.06903v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1601.06903v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1602.01329v1</id>
    <updated>2016-02-03T15:02:05Z</updated>
    <published>2016-02-03T15:02:05Z</published>
    <title>Effect of Data Sharing on Private Cache Design in Chip Multiprocessors</title>
    <summary>  In multithreaded applications with high degree of data sharing, the miss rate
of private cache is shown to exhibit a compulsory miss component. It manifests
because at least some of the shared data originates from other cores and can
only be accessed in a shared cache. The compulsory component does not change
with the private cache size, causing its miss rate to diminish slower as the
cache size grows. As a result, the peak performance of a Chip Multiprocessor
(CMP) for workloads with high degree of data sharing is achieved with a smaller
private cache, compared to workloads with no data sharing. The CMP performance
can be improved by reassigning some of the constrained area or power resource
from private cache to core. Alternatively, the area or power budget of a CMP
can be reduced without a performance hit.
</summary>
    <author>
      <name>Leonid Yavits</name>
    </author>
    <author>
      <name>Amir Morad</name>
    </author>
    <author>
      <name>Ran Ginosar</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">4 pages, 4 figures</arxiv:comment>
    <link href="http://arxiv.org/abs/1602.01329v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1602.01329v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1602.01616v2</id>
    <updated>2016-08-29T06:24:25Z</updated>
    <published>2016-02-04T10:16:13Z</published>
    <title>FPGA Based Implementation of Deep Neural Networks Using On-chip Memory
  Only</title>
    <summary>  Deep neural networks (DNNs) demand a very large amount of computation and
weight storage, and thus efficient implementation using special purpose
hardware is highly desired. In this work, we have developed an FPGA based
fixed-point DNN system using only on-chip memory not to access external DRAM.
The execution time and energy consumption of the developed system is compared
with a GPU based implementation. Since the capacity of memory in FPGA is
limited, only 3-bit weights are used for this implementation, and training
based fixed-point weight optimization is employed. The implementation using
Xilinx XC7Z045 is tested for the MNIST handwritten digit recognition benchmark
and a phoneme recognition task on TIMIT corpus. The obtained speed is about one
quarter of a GPU based implementation and much better than that of a PC based
one. The power consumption is less than 5 Watt at the full speed operation
resulting in much higher efficiency compared to GPU based systems.
</summary>
    <author>
      <name>Jinhwan Park</name>
    </author>
    <author>
      <name>Wonyong Sung</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Published in ICASSP 2016</arxiv:comment>
    <link href="http://arxiv.org/abs/1602.01616v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1602.01616v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.NE" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1602.02517v1</id>
    <updated>2016-02-08T10:28:44Z</updated>
    <published>2016-02-08T10:28:44Z</published>
    <title>Energy Efficient Video Fusion with Heterogeneous CPU-FPGA Devices</title>
    <summary>  This paper presents a complete video fusion system with hardware acceleration
and investigates the energy trade-offs between computing in the CPU or the FPGA
device. The video fusion application is based on the Dual-Tree Complex Wavelet
Transforms (DT-CWT). In this work the transforms are mapped to a hardware
accelerator using high-level synthesis tools for the FPGA and also vectorized
code for the single instruction multiple data (SIMD) engine available in the
CPU. The accelerated system reduces computation time and energy by a factor of
2. Moreover, the results show a key finding that the FPGA is not always the
best choice for acceleration, and the SIMD engine should be selected when the
wavelet decomposition reduces the frame size below a certain threshold. This
dependency on workload size means that an adaptive system that intelligently
selects between the SIMD engine and the FPGA achieves the most energy and
performance efficiency point.
</summary>
    <author>
      <name>Jose Nunez-Yanez</name>
    </author>
    <author>
      <name>Tom Sun</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Presented at HIP3ES, 2016</arxiv:comment>
    <link href="http://arxiv.org/abs/1602.02517v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1602.02517v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.PF" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1602.03016v1</id>
    <updated>2016-02-09T15:04:11Z</updated>
    <published>2016-02-09T15:04:11Z</published>
    <title>FPGA Hardware Acceleration of Monte Carlo Simulations for the Ising
  Model</title>
    <summary>  A two-dimensional Ising model with nearest-neighbors ferromagnetic
interactions is implemented in a Field Programmable Gate Array (FPGA)
board.Extensive Monte Carlo simulations were carried out using an efficient
hardware representation of individual spins and a combined global-local LFSR
random number generator. Consistent results regarding the descriptive
properties of magnetic systems, like energy, magnetization and susceptibility
are obtained while a speed-up factor of approximately 6 times is achieved in
comparison to previous FPGA-based published works and almost $10^4$ times in
comparison to a standard CPU simulation. A detailed description of the logic
design used is given together with a careful analysis of the quality of the
random number generator used. The obtained results confirm the potential of
FPGAs for analyzing the statistical mechanics of magnetic systems.
</summary>
    <author>
      <name>Francisco Ortega-Zamorano</name>
    </author>
    <author>
      <name>Marcelo A. Montemurro</name>
    </author>
    <author>
      <name>Sergio A. Cannas</name>
    </author>
    <author>
      <name>José M. Jerez</name>
    </author>
    <author>
      <name>Leonardo Franco</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1109/TPDS.2015.2505725</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1109/TPDS.2015.2505725" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">19 pages, 10 figures</arxiv:comment>
    <link href="http://arxiv.org/abs/1602.03016v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1602.03016v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="physics.comp-ph" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1602.03095v1</id>
    <updated>2016-02-09T17:59:24Z</updated>
    <published>2016-02-09T17:59:24Z</published>
    <title>OpenRISC System-on-Chip Design Emulation</title>
    <summary>  Recently the hardware emulation technique has emerged as a promising approach
to accelerating hardware verification/debugging process. To fully evaluate the
powerfulness of the emulation approach and demonstrate its potential impact, we
propose to emulate a system-on-chip (SoC) design using Mentor Graphics Veloce
emulation platform. This article presents our project setup and the results we
have achieved. The results are encouraging. ORPSoC emulation with Veloce has
more than ten times faster than hardware simulation. Our experimental results
demonstrate that Mentor Graphics Veloce has major advantages in emulation,
verification, and debugging of complicated real hardware designs, especially in
the context of SoC complexity. Through our three major tasks, we will
demonstrate that (1) Veloce can successfully emulate large-scale SoC designs;
(2) it has much better performance comparing to the state-of-the-art simulation
tools; (3) it can significantly accelerate the process of hardware verification
and debugging while maintaining full signal visibility.
</summary>
    <author>
      <name>Kai Cong</name>
    </author>
    <author>
      <name>Li Lei</name>
    </author>
    <author>
      <name>Zhenkun Yang</name>
    </author>
    <author>
      <name>Fei Xie</name>
    </author>
    <link href="http://arxiv.org/abs/1602.03095v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1602.03095v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1603.04094v1</id>
    <updated>2016-03-10T06:32:36Z</updated>
    <published>2016-03-10T06:32:36Z</published>
    <title>Design and Implementation of an Improved Carry Increment Adder</title>
    <summary>  A complex digital circuit comprises of adder as a basic unit. The performance
of the circuit depends on the design of this basic adder unit. The speed of
operation of a circuit is one of the important performance criteria of many
digital circuits which ultimately depends on the delay of the basic adder unit.
Many research works have been devoted in improving the delay of the adder
circuit. In this paper we have proposed an improved carry increment adder (CIA)
that improves the delay performance of the circuit. The improvement is achieved
by incorporating carry look adder (CLA) in the design of CIA contrary to the
previous design of CIA that employs ripple carry adder (RCA). A simulation
study is carried out for comparative analysis. The coding is done in Verilog
hardware description language (HDL) and the simulation is carried out in Xilinx
ISE 13.1 environment.
</summary>
    <author>
      <name>Aribam Balarampyari Devi</name>
    </author>
    <author>
      <name>Manoj Kumar</name>
    </author>
    <author>
      <name>Romesh Laishram</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">vol.7,No.1,February 2016, pp 21-27</arxiv:comment>
    <link href="http://arxiv.org/abs/1603.04094v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1603.04094v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1603.07962v1</id>
    <updated>2016-03-25T17:11:33Z</updated>
    <published>2016-03-25T17:11:33Z</published>
    <title>Global versus Local Weak-Indication Self-Timed Function Blocks - A
  Comparative Analysis</title>
    <summary>  This paper analyzes the merits and demerits of global weak-indication
self-timed function blocks versus local weak-indication self-timed function
blocks, implemented using a delay-insensitive data code and adhering to 4-phase
return-to-zero handshaking. A self-timed ripple carry adder is considered as an
example function block for the analysis. The analysis shows that while global
weak-indication could help in optimizing the power, latency and area
parameters, local weak-indication facilitates the optimum performance in terms
of realizing the data-dependent cycle time that is characteristic of a
weak-indication self-timed design.
</summary>
    <author>
      <name>P Balasubramanian</name>
    </author>
    <author>
      <name>N E Mastorakis</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">in the Book, Recent Advances in Circuits, Systems, Signal Processing
  and Communications, Included in ISI/SCI Web of Science and Web of Knowledge,
  Proceedings of 10th International Conference on Circuits, Systems, Signal and
  Telecommunications, pp. 86-97, 2016, Barcelona, Spain</arxiv:comment>
    <link href="http://arxiv.org/abs/1603.07962v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1603.07962v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1603.07964v1</id>
    <updated>2016-03-25T17:14:55Z</updated>
    <published>2016-03-25T17:14:55Z</published>
    <title>Power, Delay and Area Comparisons of Majority Voters relevant to TMR
  Architectures</title>
    <summary>  N-modular redundancy (NMR) is commonly used to enhance the fault tolerance of
a circuit/system, when subject to a fault-inducing environment such as in space
or military systems, where upsets due to radiation phenomena, temperature
and/or other environmental conditions are anticipated. Triple Modular
Redundancy (TMR), which is a 3-tuple version of NMR, is widely preferred for
mission-control space, military, and aerospace, and safety-critical nuclear,
power, medical, and industrial control and automation systems. The TMR scheme
involves the two-times duplication of a simplex system hardware, with a
majority voter ensuring correctness provided at least two out of three copies
of the hardware remain operational. Thus the majority voter plays a pivotal
role in ensuring the correct operation of the TMR scheme. In this paper, a
number of standard-cell based majority voter designs relevant to TMR
architectures are presented, and their power, delay and area parameters are
estimated based on physical realization using a 32/28nm CMOS process.
</summary>
    <author>
      <name>P Balasubramanian</name>
    </author>
    <author>
      <name>N E Mastorakis</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">in the Book, Recent Advances in Circuits, Systems, Signal Processing
  and Communications, Included in ISI/SCI Web of Science and Web of Knowledge,
  Proceedings of 10th International Conference on Circuits, Systems, Signal and
  Telecommunications, pp. 110-117, 2016, Barcelona, Spain</arxiv:comment>
    <link href="http://arxiv.org/abs/1603.07964v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1603.07964v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1603.09062v1</id>
    <updated>2016-03-30T07:44:23Z</updated>
    <published>2016-03-30T07:44:23Z</published>
    <title>FPGA Impementation of Erasure-Only Reed Solomon Decoders for Hybrid-ARQ
  Systems</title>
    <summary>  This paper presents the usage of the Reed Solomon Codes as the Forward Error
Correction (FEC) unit of the Hybrid Automatic Repeat Request (ARQ) methods.
Parametric and flexible FPGA implementation details of such Erasure-Only RS
decoders with high symbol lengths (e.g. GF(2^32)) have been presented. The
design is based on the GF(2m) multiplier logic core operating at a single clock
cycle, where the resource utilization and throughput are both directly
proportional to the number of these cores. For a fixed implementation, the
throughput inversely decreases with the number of erasures to be corrected.
Implementation in Zynq7020 SoC device of an example GF(2^32)-RS Decoder capable
of correcting 64-erasures with a single multiplier resulted in 1641-LUTs and
188-FFs achieving 15Mbps, whereas the design with 8 multipliers resulted in
6128-LUTs and 628-FFs achieving 100Mbps.
</summary>
    <author>
      <name>Cansu Sen</name>
    </author>
    <author>
      <name>Soner Yesil</name>
    </author>
    <author>
      <name>Ertugrul Kolagasioglu</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">in Turkish</arxiv:comment>
    <link href="http://arxiv.org/abs/1603.09062v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1603.09062v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.IT" scheme="http://arxiv.org/schemas/atom"/>
    <category term="math.IT" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1605.04582v2</id>
    <updated>2016-05-23T04:53:45Z</updated>
    <published>2016-05-15T17:52:28Z</published>
    <title>A Foray into Efficient Mapping of Algorithms to Hardware Platforms on
  Heterogeneous Systems</title>
    <summary>  Heterogeneous computing can potentially offer significant performance and
performance per watt improvements over homogeneous computing, but the question
"what is the ideal mapping of algorithms to architectures?" remains an open
one. In the past couple of years new types of computing devices such as FPGAs
have come into general computing use. In this work we attempt to add to the
body of scientific knowledge by comparing Kernel performance and performance
per watt of seven key algorithms according to Berkley's dwarf taxonomy. We do
so using the Rodinia benchmark suite on three different high-end hardware
architecture representatives from the CPU, GPU and FPGA families. We find
results that support some distinct mappings between the architecture and
performance per watt. Perhaps the most interesting finding is that, for our
specific hardware representatives, FPGAs should be considered as alternatives
to GPUs and CPUs in several key algorithms: N-body simulations, dense linear
algebra and structured grid.
</summary>
    <author>
      <name>Oren Segal</name>
    </author>
    <author>
      <name>Nasibeh Nasiri</name>
    </author>
    <author>
      <name>Martin Margala</name>
    </author>
    <link href="http://arxiv.org/abs/1605.04582v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1605.04582v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1606.01607v1</id>
    <updated>2016-06-06T03:44:52Z</updated>
    <published>2016-06-06T03:44:52Z</published>
    <title>CG-OoO: Energy-Efficient Coarse-Grain Out-of-Order Execution</title>
    <summary>  We introduce the Coarse-Grain Out-of-Order (CG- OoO) general purpose
processor designed to achieve close to In-Order processor energy while
maintaining Out-of-Order (OoO) performance. CG-OoO is an energy-performance
proportional general purpose architecture that scales according to the program
load. Block-level code processing is at the heart of the this architecture;
CG-OoO speculates, fetches, schedules, and commits code at block-level
granularity. It eliminates unnecessary accesses to energy consuming tables, and
turns large tables into smaller and distributed tables that are cheaper to
access. CG-OoO leverages compiler-level code optimizations to deliver efficient
static code, and exploits dynamic instruction-level parallelism and block-level
parallelism. CG-OoO introduces Skipahead issue, a complexity effective, limited
out-of-order instruction scheduling model. Through the energy efficiency
techniques applied to the compiler and processor pipeline stages, CG-OoO closes
64% of the average energy gap between the In-Order and Out-of-Order baseline
processors at the performance of the OoO baseline. This makes CG-OoO 1.9x more
efficient than the OoO on the energy-delay product inverse metric.
</summary>
    <author>
      <name>Milad Mohammadi</name>
    </author>
    <author>
      <name>Tor M. Aamodt</name>
    </author>
    <author>
      <name>William J. Dally</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">11 pages</arxiv:comment>
    <link href="http://arxiv.org/abs/1606.01607v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1606.01607v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.PF" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1606.03248v1</id>
    <updated>2016-06-10T09:47:14Z</updated>
    <published>2016-06-10T09:47:14Z</published>
    <title>MAC: a novel systematically multilevel cache replacement policy for PCM
  memory</title>
    <summary>  The rapid development of multi-core system and increase of data-intensive
application in recent years call for larger main memory. Traditional DRAM
memory can increase its capacity by reducing the feature size of storage cell.
Now further scaling of DRAM faces great challenge, and the frequent refresh
operations of DRAM can bring a lot of energy consumption. As an emerging
technology, Phase Change Memory (PCM) is promising to be used as main memory.
It draws wide attention due to the advantages of low power consumption, high
density and nonvolatility, while it incurs finite endurance and relatively long
write latency. To handle the problem of write, optimizing the cache replacement
policy to protect dirty cache block is an efficient way. In this paper, we
construct a systematically multilevel structure, and based on it propose a
novel cache replacement policy called MAC. MAC can effectively reduce write
traffic to PCM memory with low hardware overhead. We conduct simulation
experiments on GEM5 to evaluate the performances of MAC and other related
works. The results show that MAC performs best in reducing the amount of writes
(averagely 25.12%) without increasing the program execution time.
</summary>
    <author>
      <name>Shenchen Ruan</name>
    </author>
    <author>
      <name>Haixia Wang</name>
    </author>
    <author>
      <name>Dongsheng Wang</name>
    </author>
    <link href="http://arxiv.org/abs/1606.03248v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1606.03248v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.DC" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1606.04609v1</id>
    <updated>2016-06-15T01:26:24Z</updated>
    <published>2016-06-15T01:26:24Z</published>
    <title>High Throughput Neural Network based Embedded Streaming Multicore
  Processors</title>
    <summary>  With power consumption becoming a critical processor design issue,
specialized architectures for low power processing are becoming popular.
Several studies have shown that neural networks can be used for signal
processing and pattern recognition applications. This study examines the design
of memristor based multicore neural processors that would be used primarily to
process data directly from sensors. Additionally, we have examined the design
of SRAM based neural processors for the same task. Full system evaluation of
the multicore processors based on these specialized cores were performed taking
I/O and routing circuits into consideration. The area and power benefits were
compared with traditional multicore RISC processors. Our results show that the
memristor based architectures can provide an energy efficiency between three
and five orders of magnitude greater than that of RISC processors for the
benchmarks examined.
</summary>
    <author>
      <name>Raqibul Hasan</name>
    </author>
    <author>
      <name>Tarek M. Taha</name>
    </author>
    <author>
      <name>Chris Yakopcic</name>
    </author>
    <author>
      <name>David J. Mountain</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">8 pages. arXiv admin note: text overlap with arXiv:1603.07400</arxiv:comment>
    <link href="http://arxiv.org/abs/1606.04609v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1606.04609v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1606.05933v1</id>
    <updated>2016-06-20T00:57:30Z</updated>
    <published>2016-06-20T00:57:30Z</published>
    <title>Criticality Aware Multiprocessors</title>
    <summary>  Typically, a memory request from a processor may need to go through many
intermediate interconnect routers, directory node, owner node, etc before it is
finally serviced. Current multiprocessors do not give preference to any
particular memory request. But certain memory requests are more critical to
multiprocessor's performance than other requests. Example: memory requests from
critical sections, load request feeding into multiple dependent instructions,
etc. This knowledge can be used to improve the performance of current
multiprocessors by letting the ordering point and the interconnect routers
prioritize critical requests over non-critical ones. In this paper, we evaluate
using SIMICS/GEMS infrastructure. For lock-intensive microbenchmarks,
criticality-aware multiprocessors showed 5-15% performance improvement over
baseline multiprocessor. Criticality aware multiprocessor provides a new
direction for tapping performance in a shared memory multiprocessor and can
provide substantial speedup in lock intensive benchmarks.
</summary>
    <author>
      <name>Sandeep Navada</name>
    </author>
    <author>
      <name>Anil Krishna</name>
    </author>
    <link href="http://arxiv.org/abs/1606.05933v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1606.05933v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1606.06451v1</id>
    <updated>2016-06-21T07:22:12Z</updated>
    <published>2016-06-21T07:22:12Z</published>
    <title>High Level Synthesis with a Dataflow Architectural Template</title>
    <summary>  In this work, we present a new approach to high level synthesis (HLS), where
high level functions are first mapped to an architectural template, before
hardware synthesis is performed. As FPGA platforms are especially suitable for
implementing streaming processing pipelines, we perform transformations on
conventional high level programs where they are turned into multi-stage
dataflow engines [1]. This target template naturally overlaps slow memory data
accesses with computations and therefore has much better tolerance towards
memory subsystem latency. Using a state-of-the-art HLS tool for the actual
circuit generation, we observe up to 9x improvement in overall performance when
the dataflow architectural template is used as an intermediate compilation
target.
</summary>
    <author>
      <name>Shaoyi Cheng</name>
    </author>
    <author>
      <name>John Wawrzynek</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Presented at 2nd International Workshop on Overlay Architectures for
  FPGAs (OLAF 2016) arXiv:1605.08149</arxiv:comment>
    <link href="http://arxiv.org/abs/1606.06451v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1606.06451v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1606.06454v1</id>
    <updated>2016-06-21T07:33:43Z</updated>
    <published>2016-06-21T07:33:43Z</published>
    <title>Soft GPGPUs for Embedded FPGAs: An Architectural Evaluation</title>
    <summary>  We present a customizable soft architecture which allows for the execution of
GPGPU code on an FPGA without the need to recompile the design. Issues related
to scaling the overlay architecture to multiple GPGPU multiprocessors are
considered along with application-class architectural optimizations. The
overlay architecture is optimized for FPGA implementation to support efficient
use of embedded block memories and DSP blocks. This architecture supports
direct CUDA compilation of integer computations to a binary which is executable
on the FPGA-based GPGPU. The benefits of our architecture are evaluated for a
collection of five standard CUDA benchmarks which are compiled using standard
GPGPU compilation tools. Speedups of 44x, on average, versus a MicroBlaze
microprocessor are achieved. We show dynamic energy savings versus a soft-core
processor of 80% on average. Application-customized versions of the soft GPGPU
can be used to further reduce dynamic energy consumption by an average of 14%.
</summary>
    <author>
      <name>Kevin Andryc</name>
    </author>
    <author>
      <name>Tedy Thomas</name>
    </author>
    <author>
      <name>Russell Tessier</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Presented at 2nd International Workshop on Overlay Architectures for
  FPGAs (OLAF 2016) arXiv:1605.08149</arxiv:comment>
    <link href="http://arxiv.org/abs/1606.06454v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1606.06454v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1606.06457v1</id>
    <updated>2016-06-21T07:43:55Z</updated>
    <published>2016-06-21T07:43:55Z</published>
    <title>Enabling Effective FPGA Debug using Overlays: Opportunities and
  Challenges</title>
    <summary>  FPGAs are going mainstream. Major companies that were not traditionally
FPGA-focused are now seeking ways to exploit the benefits of reconfigurable
technology and provide it to their customers. In order to do so, a debug
ecosystem that provides for effective visibility into a working design and
quick debug turn-around times is essential. Overlays have the opportunity to
play a key role in this ecosystem. In this overview paper, we discuss how an
overlay fabric that allows the user to rapidly add debug instrumentation to a
design can be created and exploited. We discuss the requirements of such an
overlay and some of the research challenges and opportunities that need to be
addressed. To make our exposition concrete, we use two previously-published
examples of overlays that have been developed to implement debug
instrumentation.
</summary>
    <author>
      <name>Fatemeh Eslami</name>
    </author>
    <author>
      <name>Eddie Hung</name>
    </author>
    <author>
      <name>Steven J. E. Wilton</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Presented at 2nd International Workshop on Overlay Architectures for
  FPGAs (OLAF 2016) arXiv:1605.08149</arxiv:comment>
    <link href="http://arxiv.org/abs/1606.06457v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1606.06457v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1606.06460v1</id>
    <updated>2016-06-21T07:52:00Z</updated>
    <published>2016-06-21T07:52:00Z</published>
    <title>An Area-Efficient FPGA Overlay using DSP Block based Time-multiplexed
  Functional Units</title>
    <summary>  Coarse grained overlay architectures improve FPGA design productivity by
providing fast compilation and software-like programmability. Throughput
oriented spatially configurable overlays typically suffer from area overheads
due to the requirement of one functional unit for each compute kernel
operation. Hence, these overlays have often been of limited size, supporting
only relatively small compute kernels while consuming considerable FPGA
resources. This paper examines the possibility of sharing the functional units
among kernel operations for reducing area overheads. We propose a linear
interconnected array of time-multiplexed FUs as an overlay architecture with
reduced instruction storage and interconnect resource requirements, which uses
a fully-pipelined, architecture-aware FU design supporting a fast context
switching time. The results presented show a reduction of up to 85% in FPGA
resource requirements compared to existing throughput oriented overlay
architectures, with an operating frequency which approaches the theoretical
limit for the FPGA device.
</summary>
    <author>
      <name>Xiangwei Li</name>
    </author>
    <author>
      <name>Abhishek Jain</name>
    </author>
    <author>
      <name>Douglas Maskell</name>
    </author>
    <author>
      <name>Suhaib A. Fahmy</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Presented at 2nd International Workshop on Overlay Architectures for
  FPGAs (OLAF 2016) arXiv:1605.08149</arxiv:comment>
    <link href="http://arxiv.org/abs/1606.06460v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1606.06460v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1606.08686v1</id>
    <updated>2016-06-28T13:19:10Z</updated>
    <published>2016-06-28T13:19:10Z</published>
    <title>A Benes Based NoC Switching Architecture for Mixed Criticality Embedded
  Systems</title>
    <summary>  Multi-core, Mixed Criticality Embedded (MCE) real-time systems require high
timing precision and predictability to guarantee there will be no interference
between tasks. These guarantees are necessary in application areas such as
avionics and automotive, where task interference or missed deadlines could be
catastrophic, and safety requirements are strict. In modern multi-core systems,
the interconnect becomes a potential point of uncertainty, introducing major
challenges in proving behaviour is always within specified constraints,
limiting the means of growing system performance to add more tasks, or provide
more computational resources to existing tasks.
  We present MCENoC, a Network-on-Chip (NoC) switching architecture that
provides innovations to overcome this with predictable, formally verifiable
timing behaviour that is consistent across the whole NoC. We show how the
fundamental properties of Benes networks benefit MCE applications and meet our
architecture requirements. Using SystemVerilog Assertions (SVA), formal
properties are defined that aid the refinement of the specification of the
design as well as enabling the implementation to be exhaustively formally
verified. We demonstrate the performance of the design in terms of size,
throughput and predictability, and discuss the application level considerations
needed to exploit this architecture.
</summary>
    <author>
      <name>Steve Kerrison</name>
    </author>
    <author>
      <name>David May</name>
    </author>
    <author>
      <name>Kerstin Eder</name>
    </author>
    <link href="http://arxiv.org/abs/1606.08686v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1606.08686v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1607.00064v1</id>
    <updated>2016-06-30T22:10:13Z</updated>
    <published>2016-06-30T22:10:13Z</published>
    <title>Maximizing CNN Accelerator Efficiency Through Resource Partitioning</title>
    <summary>  Convolutional neural networks (CNNs) are revolutionizing a variety of machine
learning tasks, but they present significant computational challenges.
Recently, FPGA-based accelerators have been proposed to improve the speed and
efficiency of CNNs. Current approaches construct a single processor that
computes the CNN layers one at a time; this single processor is optimized to
maximize the overall throughput at which the collection of layers are computed.
However, this approach leads to inefficient designs because the same processor
structure is used to compute CNN layers of radically varying dimensions.
  We present a new CNN accelerator paradigm and an accompanying automated
design methodology that partitions the available FPGA resources into multiple
processors, each of which is tailored for a different subset of the CNN
convolutional layers. Using the same FPGA resources as a single large
processor, multiple smaller specialized processors result in increased
computational efficiency and lead to a higher overall throughput. Our design
methodology achieves 1.51x higher throughput than the state of the art approach
on evaluating the popular AlexNet CNN on a Xilinx Virtex-7 FPGA. Our
projections indicate that the benefit of our approach increases with the amount
of available FPGA resources, already growing to over 3x over the state of the
art within the next generation of FPGAs.
</summary>
    <author>
      <name>Yongming Shen</name>
    </author>
    <author>
      <name>Michael Ferdman</name>
    </author>
    <author>
      <name>Peter Milder</name>
    </author>
    <link href="http://arxiv.org/abs/1607.00064v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1607.00064v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1607.07766v2</id>
    <updated>2016-07-27T10:47:17Z</updated>
    <published>2016-07-26T15:53:54Z</published>
    <title>Uber: Utilizing Buffers to Simplify NoCs for Hundreds-Cores</title>
    <summary>  Approaching ideal wire latency using a network-on-chip (NoC) is an important
practical problem for many-core systems, particularly hundreds-cores. Although
other researchers have focused on optimizing large meshes, bypassing or
speculating router pipelines, or creating more intricate logarithmic
topologies, this paper proposes a balanced combination that trades queue
buffers for simplicity. Preliminary analysis of nine benchmarks from PARSEC and
SPLASH using execution-driven simulation shows that utilization rises from 2%
when connecting a single core per mesh port to at least 50%, as slack for delay
in concentrator and router queues is around 6x higher compared to the ideal
latency of just 20 cycles. That is, a 16-port mesh suffices because queueing is
the uncommon case for system performance. In this way, the mesh hop count is
bounded to three, as load becomes uniform via extended concentration, and ideal
latency is approached using conventional four-stage pipelines for the mesh
routers together with minor logarithmic edges. A realistic Uber is also
detailed, featuring the same performance as a 64-port mesh that employs
optimized router pipelines, improving the baseline by 12%. Ongoing work
develops techniques to better balance load by tuning the placement of cache
blocks, and compares Uber with bufferless routing.
</summary>
    <author>
      <name>Giorgos Passas</name>
    </author>
    <link href="http://arxiv.org/abs/1607.07766v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1607.07766v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1607.08523v1</id>
    <updated>2016-07-28T16:33:31Z</updated>
    <published>2016-07-28T16:33:31Z</published>
    <title>The Study of Transient Faults Propagation in Multithread Applications</title>
    <summary>  Whereas contemporary Error Correcting Codes (ECC) designs occupy a
significant fraction of total die area in chip-multiprocessors (CMPs),
approaches to deal with the vulnerability increase of CMP architecture against
Single Event Upsets (SEUs) and Multi-Bit Upsets (MBUs) are sought. In this
paper, we focus on reliability assessment of multithreaded applications running
on CMPs to propose an adaptive application-relevant architecture design to
accommodate the impact of both SEUs and MBUs in the entire CMP architecture.
This work concentrates on leveraging the intrinsic soft-error-immunity feature
of Spin-Transfer Torque RAM (STT-RAM) as an alternative for SRAM-based storage
and operation components. We target a specific portion of working set for
reallocation to improve the reliability level of the CMP architecture design. A
selected portion of instructions in multithreaded program which experience high
rate of referencing with the lowest memory modification are ideal candidate to
be stored and executed in STT-RAM based components. We argue about why we
cannot use STT-RAM for the global storage and operation counterparts and
describe the obtained resiliency compared to the baseline setup. In addition, a
detail study of the impact of SEUs and MBUs on multithreaded programs will be
presented in the Appendix.
</summary>
    <author>
      <name>Navid Khoshavi</name>
    </author>
    <author>
      <name>Armin Samiei</name>
    </author>
    <link href="http://arxiv.org/abs/1607.08523v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1607.08523v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.ET" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1608.01225v1</id>
    <updated>2016-08-03T15:40:01Z</updated>
    <published>2016-08-03T15:40:01Z</published>
    <title>Early Output Hybrid Input Encoded Asynchronous Full Adder and
  Relative-Timed Ripple Carry Adder</title>
    <summary>  This paper presents a new early output hybrid input encoded asynchronous full
adder designed using dual-rail and 1-of-4 delay-insensitive data codes. The
proposed full adder when cascaded to form a ripple carry adder (RCA)
necessitates the use of a small relative-timing assumption with respect to the
internal carries, which is independent of the RCA size. The forward latency of
the proposed hybrid input encoded full adder based RCA is data-dependent while
its reverse latency is the least equaling the propagation delay of just one
full adder. Compared to the best of the existing hybrid input encoded full
adders based 32-bit RCAs, the proposed early output hybrid input encoded full
adder based 32-bit RCA enables respective reductions in forward latency and
area by 7.9% and 5.6% whilst dissipating the same average power; in terms of
the theoretically computed cycle time, the latter reports a 10.9% reduction
compared to the former.
</summary>
    <author>
      <name>P Balasubramanian</name>
    </author>
    <author>
      <name>K Prasad</name>
    </author>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">Proceedings of the 14th International Conference on Embedded
  Systems, Cyber-physical Systems, and Applications, pp. 62-65, July 25-28,
  2016, Las Vegas, USA</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1608.01225v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1608.01225v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1609.00306v1</id>
    <updated>2016-09-01T16:32:54Z</updated>
    <published>2016-09-01T16:32:54Z</published>
    <title>On-Chip Mechanisms to Reduce Effective Memory Access Latency</title>
    <summary>  This dissertation develops hardware that automatically reduces the effective
latency of accessing memory in both single-core and multi-core systems. To
accomplish this, the dissertation shows that all last level cache misses can be
separated into two categories: dependent cache misses and independent cache
misses. Independent cache misses have all of the source data that is required
to generate the address of the memory access available on-chip, while dependent
cache misses depend on data that is located off-chip. This dissertation
proposes that dependent cache misses are accelerated by migrating the
dependence chain that generates the address of the memory access to the memory
controller for execution. Independent cache misses are accelerated using a new
mode for runahead execution that only executes filtered dependence chains. With
these mechanisms, this dissertation demonstrates a 62% increase in performance
and a 19% decrease in effective memory access latency for a quad-core processor
on a set of high memory intensity workloads.
</summary>
    <author>
      <name>Milad Hashemi</name>
    </author>
    <link href="http://arxiv.org/abs/1609.00306v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1609.00306v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1609.03897v3</id>
    <updated>2017-03-10T16:15:21Z</updated>
    <published>2016-09-13T15:33:06Z</published>
    <title>Design of a Ternary Edge-Triggered D Flip-Flap-Flop for Multiple-Valued
  Sequential Logic</title>
    <summary>  Development of large computerized systems requires both combinational and
sequential circuits. Registers and counters are two important examples of
sequential circuits, which are widely used in practical applications like CPUs.
The basic element of sequential logic is Flip-Flop, which stores an input value
and returns two outputs (Q and Q_bar). This paper presents an innovative
ternary D Flip-Flap-Flop, which offers circuit designers to customize their
design by eliminating one of the outputs if it is not required. This unique
feature of the new design leads to considerable power reduction in comparison
with the previously presented structures. The proposed design is simulated and
tested by HSPICE and 45 nm CMOS technology.
</summary>
    <author>
      <name>Reza Faghih Mirzaee</name>
    </author>
    <author>
      <name>Niloofar Farahani</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">9 Pages, 7 Figures, 5 Tables</arxiv:comment>
    <link href="http://arxiv.org/abs/1609.03897v3" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1609.03897v3" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="B.3; B.6.1; B.7.1" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1609.04913v1</id>
    <updated>2016-09-16T06:13:37Z</updated>
    <published>2016-09-16T06:13:37Z</published>
    <title>Design of an Optoelectronic State Machine with integrated BDD based
  Optical logic</title>
    <summary>  In this paper I demonstrate a novel design for an optoelectronic State
Machine which replaces input/output forming logic found in conventional state
machines with BDD based optical logic while still using solid state memory in
the form of flip-flops in order to store states. This type of logic makes use
of waveguides and ring resonators to create binary switches. These switches in
turn can be used to create combinational logic which can be used as
input/output forming logic for a state machine. Replacing conventional
combinational logic with BDD based optical logic allows for a faster range of
state machines that can certainly outperform conventional state machines as
propagation delays within the logic described are in the order of picoseconds
as opposed to nanoseconds in digital logic.
</summary>
    <author>
      <name>Macauley Coggins</name>
    </author>
    <link href="http://arxiv.org/abs/1609.04913v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1609.04913v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1609.07234v1</id>
    <updated>2016-09-23T05:31:18Z</updated>
    <published>2016-09-23T05:31:18Z</published>
    <title>Reducing DRAM Access Latency by Exploiting DRAM Leakage Characteristics
  and Common Access Patterns</title>
    <summary>  DRAM-based memory is a critical factor that creates a bottleneck on the
system performance since the processor speed largely outperforms the DRAM
latency. In this thesis, we develop a low-cost mechanism, called ChargeCache,
which enables faster access to recently-accessed rows in DRAM, with no
modifications to DRAM chips. Our mechanism is based on the key observation that
a recently-accessed row has more charge and thus the following access to the
same row can be performed faster. To exploit this observation, we propose to
track the addresses of recently-accessed rows in a table in the memory
controller. If a later DRAM request hits in that table, the memory controller
uses lower timing parameters, leading to reduced DRAM latency. Row addresses
are removed from the table after a specified duration to ensure rows that have
leaked too much charge are not accessed with lower latency. We evaluate
ChargeCache on a wide variety of workloads and show that it provides
significant performance and energy benefits for both single-core and multi-core
systems.
</summary>
    <author>
      <name>Hasan Hassan</name>
    </author>
    <link href="http://arxiv.org/abs/1609.07234v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1609.07234v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1609.08681v1</id>
    <updated>2016-09-27T21:56:17Z</updated>
    <published>2016-09-27T21:56:17Z</published>
    <title>Multi-Valued Routing Tracks for FPGAs in 28nm FDSOI Technology</title>
    <summary>  In this paper we present quaternary and ternary routing tracks for FPGAs, and
their implementation in 28nm FDSOI technology. We discuss the transistor level
design of multi-valued repeaters, multiplexers and translators, and specific
features of FDSOI technology which make it possible. Next we compare the
multi-valued routing architectures with equivalent single driver two-valued
routing architectures. We show that for long tracks, it is possible to achieve
upto 3x reduction in dynamic switching energy, upto 2x reduction in routing
wire area and 10% reduction in area dedicated to routing resources. The
multi-valued tracks are slightly more susceptible to process variation. We
present a layout method for multivalued standard cells and determine the layout
overhead.We conclude with various usage scenarios of these tracks.
</summary>
    <author>
      <name>Sumanta Chaudhuri</name>
    </author>
    <author>
      <name>Tarik Graba</name>
    </author>
    <author>
      <name>Yves Mathieu</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">The paper contains anonymous reviews at the end. 11 pages</arxiv:comment>
    <link href="http://arxiv.org/abs/1609.08681v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1609.08681v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.ET" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1610.08705v2</id>
    <updated>2016-10-31T15:04:32Z</updated>
    <published>2016-10-27T11:02:38Z</published>
    <title>Accelerating BLAS and LAPACK via Efficient Floating Point Architecture
  Design</title>
    <summary>  Basic Linear Algebra Subprograms (BLAS) and Linear Algebra Package (LAPACK)
form basic building blocks for several High Performance Computing (HPC)
applications and hence dictate performance of the HPC applications. Performance
in such tuned packages is attained through tuning of several algorithmic and
architectural parameters such as number of parallel operations in the Directed
Acyclic Graph of the BLAS/LAPACK routines, sizes of the memories in the memory
hierarchy of the underlying platform, bandwidth of the memory, and structure of
the compute resources in the underlying platform. In this paper, we closely
investigate the impact of the Floating Point Unit (FPU) micro-architecture for
performance tuning of BLAS and LAPACK. We present theoretical analysis for
pipeline depth of different floating point operations like multiplier, adder,
square root, and divider followed by characterization of BLAS and LAPACK to
determine several parameters required in the theoretical framework for deciding
optimum pipeline depth of the floating operations. A simple design of a
Processing Element (PE) is presented and shown that the PE outperforms the most
recent custom realizations of BLAS and LAPACK by 1.1X to 1.5X in Gflops/W, and
1.9X to 2.1X in Gflops/mm^2.
</summary>
    <author>
      <name>Farhad Merchant</name>
    </author>
    <author>
      <name>Anupam Chattopadhyay</name>
    </author>
    <author>
      <name>Soumyendu Raha</name>
    </author>
    <author>
      <name>S K Nandy</name>
    </author>
    <author>
      <name>Ranjani Narayan</name>
    </author>
    <link href="http://arxiv.org/abs/1610.08705v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1610.08705v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1610.09603v1</id>
    <updated>2016-10-30T05:01:54Z</updated>
    <published>2016-10-30T05:01:54Z</published>
    <title>The Processing Using Memory Paradigm:In-DRAM Bulk Copy, Initialization,
  Bitwise AND and OR</title>
    <summary>  In existing systems, the off-chip memory interface allows the memory
controller to perform only read or write operations. Therefore, to perform any
operation, the processor must first read the source data and then write the
result back to memory after performing the operation. This approach consumes
high latency, bandwidth, and energy for operations that work on a large amount
of data. Several works have proposed techniques to process data near memory by
adding a small amount of compute logic closer to the main memory chips. In this
article, we describe two techniques proposed by recent works that take this
approach of processing in memory further by exploiting the underlying operation
of the main memory technology to perform more complex tasks. First, we describe
RowClone, a mechanism that exploits DRAM technology to perform bulk copy and
initialization operations completely inside main memory. We then describe a
complementary work that uses DRAM to perform bulk bitwise AND and OR operations
inside main memory. These two techniques significantly improve the performance
and energy efficiency of the respective operations.
</summary>
    <author>
      <name>Vivek Seshadri</name>
    </author>
    <author>
      <name>Onur Mutlu</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">arXiv admin note: substantial text overlap with arXiv:1605.06483</arxiv:comment>
    <link href="http://arxiv.org/abs/1610.09603v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1610.09603v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1611.02450v1</id>
    <updated>2016-11-08T09:43:03Z</updated>
    <published>2016-11-08T09:43:03Z</published>
    <title>PipeCNN: An OpenCL-Based FPGA Accelerator for Large-Scale Convolution
  Neuron Networks</title>
    <summary>  Convolutional neural networks (CNNs) have been widely employed in many
applications such as image classification, video analysis and speech
recognition. Being compute-intensive, CNN computations are mainly accelerated
by GPUs with high power dissipations. Recently, studies were carried out
exploiting FPGA as CNN accelerator because of its reconfigurability and energy
efficiency advantage over GPU, especially when OpenCL-based high-level
synthesis tools are now available providing fast verification and
implementation flows. Previous OpenCL-based design only focused on creating a
generic framework to identify performance-related hardware parameters, without
utilizing FPGA's special capability of pipelining kernel functions to minimize
memory bandwidth requirement. In this work, we propose an FPGA accelerator with
a new architecture of deeply pipelined OpenCL kernels. Data reuse and task
mapping techniques are also presented to improve design efficiency. The
proposed schemes are verified by implementing two representative large-scale
CNNs, AlexNet and VGG on Altera Stratix-V A7 FPGA. We have achieved a similar
peak performance of 33.9 GOPS with a 34% resource reduction on DSP blocks
compared to previous work. Our design is openly accessible and thus can be
reused to explore new architectures for neural network accelerators.
</summary>
    <author>
      <name>Dong Wang</name>
    </author>
    <author>
      <name>Jianjing An</name>
    </author>
    <author>
      <name>Ke Xu</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">First Draft</arxiv:comment>
    <link href="http://arxiv.org/abs/1611.02450v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1611.02450v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1611.02792v1</id>
    <updated>2016-11-09T01:25:59Z</updated>
    <published>2016-11-09T01:25:59Z</published>
    <title>Non-volatile Hierarchical Temporal Memory: Hardware for Spatial Pooling</title>
    <summary>  Hierarchical Temporal Memory (HTM) is a biomimetic machine learning algorithm
imbibing the structural and algorithmic properties of the neocortex. Two main
functional components of HTM that enable spatio-temporal processing are the
spatial pooler and temporal memory. In this research, we explore a scalable
hardware realization of the spatial pooler closely coupled with the
mathematical formulation of spatial pooler. This class of neuromorphic
algorithms are advantageous in solving a subset of the future engineering
problems by extracting nonintuitive patterns in complex data. The proposed
architecture, Non-volatile HTM (NVHTM), leverages large-scale solid state flash
memory to realize a optimal memory organization, area and power envelope. A
behavioral model of NVHTM is evaluated against the MNIST dataset, yielding
91.98% classification accuracy. A full custom layout is developed to validate
the design in a TSMC 180nm process. The area and power profile of the spatial
pooler are 30.538mm2 and 64.394mW, respectively. This design is a
proof-of-concept that storage processing is a viable platform for large scale
HTM network models.
</summary>
    <author>
      <name>Lennard Streat</name>
    </author>
    <author>
      <name>Dhireesha Kudithipudi</name>
    </author>
    <author>
      <name>Kevin Gomez</name>
    </author>
    <link href="http://arxiv.org/abs/1611.02792v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1611.02792v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1611.02915v1</id>
    <updated>2015-10-17T04:27:53Z</updated>
    <published>2015-10-17T04:27:53Z</published>
    <title>Power Gating Structure for Reversible Programmable Logic Array</title>
    <summary>  Throughout the world, the numbers of researchers or hardware designer
struggle for the reducing of power dissipation in low power VLSI systems. This
paper presented an idea of using the power gating structure for reducing the
sub threshold leakage in the reversible system. This concept presented in the
paper is entirely new and presented in the literature of reversible logics. By
using the reversible logics for the digital systems, the energy can be saved up
to the gate level implementation. But at the physical level designing of the
reversible logics by the modern CMOS technology the heat or energy is
dissipated due the sub-threshold leakage at the time of inactivity or standby
mode. The Reversible Programming logic array (RPLA) is one of the important
parts of the low power industrial applications and in this paper the physical
design of the RPLA is presented by using the sleep transistor and the results
is shown with the help of TINA- PRO software. The results for the proposed
design is also compare with the CMOS design and shown that of 40.8% of energy
saving. The Transient response is also produces in the paper for the switching
activity and showing that the proposed design is much better that the modern
CMOS design of the RPLA.
</summary>
    <author>
      <name>Pradeep Singla</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.14810/ecij.2015.4301</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.14810/ecij.2015.4301" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">14 Pages, 9 figures, Electrical and Computer Engineering:
  International Journal, September 2015</arxiv:comment>
    <link href="http://arxiv.org/abs/1611.02915v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1611.02915v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1611.05415v1</id>
    <updated>2016-11-16T19:39:08Z</updated>
    <published>2016-11-16T19:39:08Z</published>
    <title>Multipliers: comparison of Fourier transformation based method and
  Synopsys design technique for up to 32 bits inputs in regular and saturation
  arithmetics</title>
    <summary>  The technique for hardware multiplication based upon Fourier transformation
has been introduced. The technique has the highest efficiency on multiplication
units with up to 8 bit range. Each multiplication unit is realized on base of
the minimized Boolean functions. Experimental data showed that this technique
the multiplication process speed up to 20% higher for 2-8 bit range of input
operands and up to 3% higher for 8-32 bit range of input operands than
analogues designed by Synopsys technique.
</summary>
    <author>
      <name>Danila Gorodecky</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">Proceedings of the 12th International Workshop on Boolean Problems,
  Freiberg, Germany, Sept. 22-23, 2016. Edited by B. Steinbach. Freiberg
  University of Mining and Technology. P. 145-150. Changed title from
  "Multipliers design technique based disjunctive normal form minimizationa and
  Fourier transformation"; fixed some inaccuracies</arxiv:comment>
    <link href="http://arxiv.org/abs/1611.05415v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1611.05415v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1611.09452v2</id>
    <updated>2017-03-07T04:16:26Z</updated>
    <published>2016-11-29T01:28:58Z</published>
    <title>An Efficient Partial Sums Generator for Constituent Code based
  Successive Cancellation Decoding of Polar Codes</title>
    <summary>  This paper proposes the architecture of partial sum generator for constituent
codes based polar code decoder. Constituent codes based polar code decoder has
the advantage of low latency. However, no purposefully designed partial sum
generator design exists that can yield desired timing for the decoder. We first
derive the mathematical presentation with the partial sums set $\bm{\beta^c}$
which is corresponding to each constituent codes. From this, we concoct a
shift-register based partial sum generator. Next, the overall architecture and
design details are described, and the overhead compared with conventional
partial sum generator is evaluated. Finally, the implementation results with
both ASIC and FPGA technology and relevant discussions are presented.
</summary>
    <author>
      <name>Tiben Che</name>
    </author>
    <author>
      <name>Gwan Choi</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">submitted to TCAS II</arxiv:comment>
    <link href="http://arxiv.org/abs/1611.09452v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1611.09452v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1611.10316v1</id>
    <updated>2016-11-30T19:09:07Z</updated>
    <published>2016-11-30T19:09:07Z</published>
    <title>Memory Controller Design Under Cloud Workloads</title>
    <summary>  This work studies the behavior of state-of-the-art memory controller designs
when executing scale-out workloads. It considers memory scheduling techniques,
memory page management policies, the number of memory channels, and the address
mapping scheme used. Experimental measurements demonstrate: 1)~Several recently
proposed memory scheduling policies are not a good match for these scale-out
workloads. 2)~The relatively simple First-Ready-First-Come-First-Served
(FR-FCFS) policy performs consistently better, and 3)~for most of the studied
workloads, the even simpler First-Come-First-Served scheduling policy is within
1\% of FR-FCFS. 4)~Increasing the number of memory channels offers negligible
performance benefits, e.g., performance improves by 1.7\% on average for
4-channels vs. 1-channel. 5)~77\%-90\% of DRAM rows activations are accessed
only once before closure. These observation can guide future development and
optimization of memory controllers for scale-out workloads.
</summary>
    <author>
      <name>Mostafa Mahmoud</name>
    </author>
    <author>
      <name>Andreas Moshovos</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.1109/IISWC.2016.7581279</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.1109/IISWC.2016.7581279" rel="related"/>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">2016 IEEE International Symposium on Workload Characterization
  (IISWC)</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1611.10316v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1611.10316v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1612.03182v1</id>
    <updated>2016-12-09T21:02:13Z</updated>
    <published>2016-12-09T21:02:13Z</published>
    <title>Arch2030: A Vision of Computer Architecture Research over the Next 15
  Years</title>
    <summary>  Application trends, device technologies and the architecture of systems drive
progress in information technologies. However, the former engines of such
progress - Moore's Law and Dennard Scaling - are rapidly reaching the point of
diminishing returns. The time has come for the computing community to boldly
confront a new challenge: how to secure a foundational future for information
technology's continued progress. The computer architecture community engaged in
several visioning exercises over the years. Five years ago, we released a white
paper, 21st Century Computer Architecture, which influenced funding programs in
both academia and industry. More recently, the IEEE Rebooting Computing
Initiative explored the future of computing systems in the architecture,
device, and circuit domains. This report stems from an effort to continue this
dialogue, reach out to the applications and devices/circuits communities, and
understand their trends and vision. We aim to identify opportunities where
architecture research can bridge the gap between the application and device
domains.
</summary>
    <author>
      <name>Luis Ceze</name>
    </author>
    <author>
      <name>Mark D. Hill</name>
    </author>
    <author>
      <name>Thomas F. Wenisch</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">A Computing Community Consortium (CCC) white paper, 7 pages</arxiv:comment>
    <link href="http://arxiv.org/abs/1612.03182v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1612.03182v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.CY" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1612.04855v1</id>
    <updated>2016-12-14T21:52:33Z</updated>
    <published>2016-12-14T21:52:33Z</published>
    <title>A 700uW 1GS/s 4-bit Folding-Flash ADC in 65nm CMOS for Wideband Wireless
  Communications</title>
    <summary>  We present the design of a low-power 4-bit 1GS/s folding-flash ADC with a
folding factor of two. The design of a new unbalanced double-tail dynamic
comparator affords an ultra-low power operation and a high dynamic range.
Unlike the conventional approaches, this design uses a fully matched input
stage, an unbalanced latch stage, and a two-clock operation scheme. A
combination of these features yields significant reduction of the kick-back
noise, while allowing the design flexibility for adjusting the trip points of
the comparators. As a result, the ADC achieves SNDR of 22.3 dB at 100MHz and
21.8 dB at 500MHz (i.e. the Nyquist frequency). The maximum INL and DNL are
about 0.2 LSB. The converter consumes about 700uW from a 1-V supply yielding a
figure of merit of 65fJ/conversion step. These attributes make the proposed
folding-flash ADC attractive for the next-generation wireless applications.
</summary>
    <author>
      <name>Bayan Nasri</name>
    </author>
    <author>
      <name>Sunit P. Sebastian</name>
    </author>
    <author>
      <name>Kae-Dyi You</name>
    </author>
    <author>
      <name>RamKumar RanjithKumar</name>
    </author>
    <author>
      <name>Davood Shahrjerdi</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">submitted to the the IEEE International Symposium of Circuits and
  Systems (ISCAS), 2017</arxiv:comment>
    <link href="http://arxiv.org/abs/1612.04855v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1612.04855v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1612.05166v1</id>
    <updated>2016-12-15T17:55:06Z</updated>
    <published>2016-12-15T17:55:06Z</published>
    <title>A Novel RTL ATPG Model Based on Gate Inherent Faults (GIF-PO) of Complex
  Gates</title>
    <summary>  This paper starts with a comprehensive survey on RTL ATPG. It then proposes a
novel RTL ATPG model based on "Gate Inherent Faults" (GIF). These GIF are
extracted from each complex gate (adder, case-statement, etc.) of the RTL
source code individually. They are related to the internal logic paths of a
complex gate. They are not related to any net/signal in the RTL design. It is
observed, that when all GIF on RTL are covered (100%) and the same stimulus is
applied, then all gate level stuck-at faults of the netlist are covered (100%)
as well. The proposed RTL ATPG model is therefore synthesis independent. This
is shown on ITC'99 testcases. The applied semi-automatic test pattern
generation process is based on functional simulation.
</summary>
    <author>
      <name>Tobias Strauch</name>
    </author>
    <link href="http://arxiv.org/abs/1612.05166v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1612.05166v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1612.05547v1</id>
    <updated>2016-12-16T16:42:28Z</updated>
    <published>2016-12-16T16:42:28Z</published>
    <title>Prototyping RISC Based, Reconfigurable Networking Applications in Open
  Source</title>
    <summary>  In the last decade we have witnessed a rapid growth in data center systems,
requiring new and highly complex networking devices. The need to refresh
networking infrastructure whenever new protocols or functions are introduced,
and the increasing costs that this entails, are of a concern to all data center
providers. New generations of Systems on Chip (SoC), integrating
microprocessors and higher bandwidth interfaces, are an emerging solution to
this problem. These devices permit entirely new systems and architectures that
can obviate the replacement of existing networking devices while enabling
seamless functionality change. In this work, we explore open source, RISC
based, SoC architectures with high performance networking capabilities. The
prototype architectures are implemented on the NetFPGA-SUME platform. Beyond
details of the architecture, we also describe the hardware implementation and
the porting of operating systems to the platform. The platform can be exploited
for the development of practical networking appliances, and we provide use case
examples.
</summary>
    <author>
      <name>Jong Hun Han</name>
    </author>
    <author>
      <name>Noa Zilberman</name>
    </author>
    <author>
      <name>Bjoern A. Zeeb</name>
    </author>
    <author>
      <name>Andreas Fiessler</name>
    </author>
    <author>
      <name>Andrew W. Moore</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">7 pages, 6 figures</arxiv:comment>
    <link href="http://arxiv.org/abs/1612.05547v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1612.05547v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1612.08163v1</id>
    <updated>2016-12-24T10:55:46Z</updated>
    <published>2016-12-24T10:55:46Z</published>
    <title>Application-aware Retiming of Accelerators: A High-level Data-driven
  Approach</title>
    <summary>  Flexibility at hardware level is the main driving force behind adaptive
systems whose aim is to realise microarhitecture deconfiguration 'online'. This
feature allows the software/hardware stack to tolerate drastic changes of the
workload in data centres. With emerge of FPGA reconfigurablity this technology
is becoming a mainstream computing paradigm. Adaptivity is usually accompanied
by the high-level tools to facilitate multi-dimensional space exploration. An
essential aspect in this space is memory orchestration where on-chip and
off-chip memory distribution significantly influences the architecture in
coping with the critical spatial and timing constraints, e.g. Place and Route.
This paper proposes a memory smart technique for a particular class of adaptive
systems: Elastic Circuits which enjoy slack elasticity at fine level of
granularity. We explore retiming of a set of popular benchmarks via
investigating the memory distribution within and among accelerators. The area,
performance and power patterns are adopted by our high-level synthesis
framework, with respect to the behaviour of the input descriptions, to improve
the quality of the synthesised elastic circuits.
</summary>
    <author>
      <name>Ana Lava</name>
    </author>
    <author>
      <name>Mahdi Jelodari Mamaghani</name>
    </author>
    <author>
      <name>Siamak Mohammadi</name>
    </author>
    <author>
      <name>Steve Furber</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">7 pages, 6 figures, submitted to IEEE Design and Test Journal -
  special issue on Accelerators in October 2016</arxiv:comment>
    <link href="http://arxiv.org/abs/1612.08163v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1612.08163v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.DC" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.PF" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1701.01630v1</id>
    <updated>2017-01-06T13:32:36Z</updated>
    <published>2017-01-06T13:32:36Z</published>
    <title>Reducing Competitive Cache Misses in Modern Processor Architectures</title>
    <summary>  The increasing number of threads inside the cores of a multicore processor,
and competitive access to the shared cache memory, become the main reasons for
an increased number of competitive cache misses and performance decline.
Inevitably, the development of modern processor architectures leads to an
increased number of cache misses. In this paper, we make an attempt to
implement a technique for decreasing the number of competitive cache misses in
the first level of cache memory. This technique enables competitive access to
the entire cache memory when there is a hit - but, if there are cache misses,
memory data (by using replacement techniques) is put in a virtual part given to
threads, so that competitive cache misses are avoided. By using a simulator
tool, the results show a decrease in the number of cache misses and performance
increase for up to 15%. The conclusion that comes out of this research is that
cache misses are a real challenge for future processor designers, in order to
hide memory latency.
</summary>
    <author>
      <name>Milcho Prisagjanec</name>
    </author>
    <author>
      <name>Pece Mitrevski</name>
    </author>
    <arxiv:doi xmlns:arxiv="http://arxiv.org/schemas/atom">10.5121/ijcsit.2016.8605</arxiv:doi>
    <link title="doi" href="http://dx.doi.org/10.5121/ijcsit.2016.8605" rel="related"/>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">9 pages, 8 figures, 1 table</arxiv:comment>
    <arxiv:journal_ref xmlns:arxiv="http://arxiv.org/schemas/atom">International Journal of Computer Science &amp; Information Technology
  (IJCSIT), Vol 8, No 6, pp. 49-57, December 2016</arxiv:journal_ref>
    <link href="http://arxiv.org/abs/1701.01630v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1701.01630v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="B.3.2; B.3.3" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1701.03499v2</id>
    <updated>2017-02-14T07:58:57Z</updated>
    <published>2017-01-12T20:31:53Z</published>
    <title>VESPA: VIPT Enhancements for Superpage Accesses</title>
    <summary>  L1 caches are critical to the performance of modern computer systems. Their
design involves a delicate balance between fast lookups, high hit rates, low
access energy, and simplicity of implementation. Unfortunately, constraints
imposed by virtual memory make it difficult to satisfy all these attributes
today. Specifically, the modern staple of supporting virtual-indexing and
physical-tagging (VIPT) for parallel TLB-L1 lookups means that L1 caches are
usually grown with greater associativity rather than sets. This compromises
performance -- by degrading access times without significantly boosting hit
rates -- and increases access energy. We propose VIPT Enhancements for
SuperPage Accesses or VESPA in response. VESPA side-steps the traditional
problems of VIPT by leveraging the increasing ubiquity of superpages; since
superpages have more page offset bits, they can accommodate L1 cache
organizations with more sets than baseline pages can. VESPA dynamically adapts
to any OS distribution of page sizes to operate L1 caches with good access
times, hit rates, and energy, for both single- and multi-threaded workloads.
Since the hardware changes are modest, and there are no OS or application
changes, VESPA is readily-implementable.
  By superpages (also called huge or large pages) we refer to any page sizes
supported by the architecture bigger than baseline page size.
</summary>
    <author>
      <name>Mayank Parasar</name>
    </author>
    <author>
      <name>Abhishek Bhattacharjee</name>
    </author>
    <author>
      <name>Tushar Krishna</name>
    </author>
    <link href="http://arxiv.org/abs/1701.03499v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1701.03499v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="68-06" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1701.03878v1</id>
    <updated>2017-01-14T04:03:50Z</updated>
    <published>2017-01-14T04:03:50Z</published>
    <title>HoLiSwap: Reducing Wire Energy in L1 Caches</title>
    <summary>  This paper describes HoLiSwap a method to reduce L1 cache wire energy, a
significant fraction of total cache energy, by swapping hot lines to the cache
way nearest to the processor. We observe that (i) a small fraction (&lt;3%) of
cache lines (hot lines) serve over 60% of the L1 cache accesses and (ii) the
difference in wire energy between the nearest and farthest cache subarray can
be over 6$\times$. Our method exploits this difference in wire energy to
dynamically identify hot lines and swap them to the nearest physical way in a
set-associative L1 cache. This provides up to 44% improvement in the wire
energy (1.82% saving in overall system energy) with no impact on the cache miss
rate and 0.13% performance drop. We also show that HoLiSwap can simplify
way-prediction.
</summary>
    <author>
      <name>Yatish Turakhia</name>
    </author>
    <author>
      <name>Subhasis Das</name>
    </author>
    <author>
      <name>Tor M. Aamodt</name>
    </author>
    <author>
      <name>William J. Dally</name>
    </author>
    <link href="http://arxiv.org/abs/1701.03878v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1701.03878v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1701.06741v3</id>
    <updated>2017-02-15T02:56:11Z</updated>
    <published>2017-01-24T06:06:25Z</published>
    <title>Variability-Aware Design for Energy Efficient Computational Artificial
  Intelligence Platform</title>
    <summary>  Portable computing devices, which include tablets, smart phones and various
types of wearable sensors, experienced a rapid development in recent years. One
of the most critical limitations for these devices is the power consumption as
they use batteries as the power supply. However, the bottleneck of the power
saving schemes in both hardware design and software algorithm is the huge
variability in power consumption. The variability is caused by a myriad of
factors, including the manufacturing process, the ambient environment
(temperature, humidity), the aging effects and etc. As the technology node
scaled down to 28nm and even lower, the variability becomes more severe. As a
result, a platform for variability characterization seems to be very necessary
and helpful.
</summary>
    <author>
      <name>Rhonda P. Zhang</name>
    </author>
    <link href="http://arxiv.org/abs/1701.06741v3" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1701.06741v3" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1701.07517v2</id>
    <updated>2017-02-15T16:36:28Z</updated>
    <published>2017-01-25T23:27:30Z</published>
    <title>Hardware Translation Coherence for Virtualized Systems</title>
    <summary>  To improve system performance, modern operating systems (OSes) often
undertake activities that require modification of virtual-to-physical page
translation mappings. For example, the OS may migrate data between physical
frames to defragment memory and enable superpages. The OS may migrate pages of
data between heterogeneous memory devices. We refer to all such activities as
page remappings. Unfortunately, page remappings are expensive. We show that
translation coherence is a major culprit and that systems employing
virtualization are especially badly affected by their overheads. In response,
we propose hardware translation invalidation and coherence or HATRIC, a readily
implementable hardware mechanism to piggyback translation coherence atop
existing cache coherence protocols. We perform detailed studies using KVM-based
virtualization, showing that HATRIC achieves up to 30% performance and 10%
energy benefits, for per-CPU area overheads of 2%. We also quantify HATRIC's
benefits on systems running Xen and find up to 33% performance improvements.
</summary>
    <author>
      <name>Zi Yan</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">Rutgers University</arxiv:affiliation>
    </author>
    <author>
      <name>Guilherme Cox</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">Rutgers University</arxiv:affiliation>
    </author>
    <author>
      <name>Jan Vesely</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">Rutgers University</arxiv:affiliation>
    </author>
    <author>
      <name>Abhishek Bhattacharjee</name>
      <arxiv:affiliation xmlns:arxiv="http://arxiv.org/schemas/atom">Rutgers University</arxiv:affiliation>
    </author>
    <link href="http://arxiv.org/abs/1701.07517v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1701.07517v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1701.08849v1</id>
    <updated>2017-01-30T22:09:23Z</updated>
    <published>2017-01-30T22:09:23Z</published>
    <title>Accurate Measurement of Power Consumption Overhead During FPGA Dynamic
  Partial Reconfiguration</title>
    <summary>  In the context of embedded systems design, two important challenges are still
under investigation. First, improve real-time data processing,
reconfigurability, scalability, and self-adjusting capabilities of hardware
components. Second, reduce power consumption through low-power design
techniques as clock gating, logic gating, and dynamic partial reconfiguration
(DPR) capabilities. Today, several application, e.g., cryptography,
Software-defined radio or aerospace missions exploit the benefits of DPR of
programmable logic devices. The DPR allows well defined reconfigurable FPGA
region to be modified during runtime. However, it introduces an overhead in
term of power consumption and time during the reconfiguration phase. In this
paper, we present an investigation of power consumption overhead of the DPR
process using a high-speed digital oscilloscope and the shunt resistor method.
Results in terms of reconfiguration time and power consumption overhead for
Virtex 5 FPGAs are shown.
</summary>
    <author>
      <name>Amor Nafkha</name>
    </author>
    <author>
      <name>Yves Louet</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">6 pages, 6 figures, 2016 International Symposium on Wireless
  Communication Systems (ISWCS): Special sessions - Low Power Design Techniques
  for Embedded Systems</arxiv:comment>
    <link href="http://arxiv.org/abs/1701.08849v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1701.08849v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1701.08877v2</id>
    <updated>2017-02-15T02:56:28Z</updated>
    <published>2017-01-31T00:14:32Z</published>
    <title>1.5 bit-per-stage 8-bit Pipelined CMOS A/D Converter for Neuromophic
  Vision Processor</title>
    <summary>  Neuromorphic vision processor is an electronic implementation of vision
algorithm processor on semiconductor. To image the world, a low-power CMOS
image sensor array is required in the vision processor. The image sensor array
is typically formed through photo diodes and analog to digital converter (ADC).
To achieve low power acquisition, a low-power mid-resolution ADC is necessary.
In this paper, a 1.8V, 8-bit, 166MS/s pipelined ADC was proposed in a 0.18 um
CMOS technology. The ADC used operational amplifier sharing architecture to
reduce power consumption and achieved maximum DNL of 0.24 LSB, maximum INL of
0.35 LSB, at a power consumption of 38.9mW. When input frequency is 10.4MHz, it
achieved an SNDR 45.9dB, SFDR 50dB, and an ENOB of 7.33 bit.
</summary>
    <author>
      <name>Yilei F. Li</name>
    </author>
    <author>
      <name>Li Du</name>
    </author>
    <link href="http://arxiv.org/abs/1701.08877v2" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1701.08877v2" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1702.01067v1</id>
    <updated>2017-02-03T16:06:21Z</updated>
    <published>2017-02-03T16:06:21Z</published>
    <title>Sense Amplifier Comparator with Offset Correction for Decision Feedback
  Equalization based Receivers</title>
    <summary>  A decision feedback circuit with integrated offset compensation is presented
in this paper. The circuit is built around the sense amplifier comparator. The
feedback loop is closed around the first stage of the comparator resulting in
minimum loop latency. The feedback loop is implemented using a switched
capacitor network that picks from one of pre-computed voltages to be fed back.
The comparator's offset that is to be compensated for, is added in the same
path. Hence, an extra offset correction input is not required. The circuit is
used as a receiver for a 10 mm low swing interconnect implemented in UMC 130 nm
CMOS technology. The circuit is tested at a frequency of 1 GHz and it consumes
145 $\mu$A from a 1.2V supply at this frequency.
</summary>
    <author>
      <name>Naveen Kadayinti</name>
    </author>
    <author>
      <name>Dinesh Sharma</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">15 pages, 11 figures</arxiv:comment>
    <link href="http://arxiv.org/abs/1702.01067v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1702.01067v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1702.01295v1</id>
    <updated>2017-02-04T14:37:38Z</updated>
    <published>2017-02-04T14:37:38Z</published>
    <title>Embedded Systems Architecture for SLAM Applications</title>
    <summary>  In recent years, we have observed a clear trend in the rapid rise of
autonomous vehicles, robotics, virtual reality, and augmented reality. The core
technology enabling these applications, Simultaneous Localization And Mapping
(SLAM), imposes two main challenges: first, these workloads are computationally
intensive and they often have real-time requirements; second, these workloads
run on battery-powered mobile devices with limited energy budget. In short, the
essence of these challenges is that performance should be improved while
simultaneously reducing energy consumption, two rather contradicting goals by
conventional wisdom. In this paper, we take a close look at state-of-the-art
Simultaneous Localization And Mapping (SLAM) workloads, especially how these
workloads behave on mobile devices. Based on the results, we propose a mobile
architecture to improve SLAM performance on mobile devices.
</summary>
    <author>
      <name>Jie Tang</name>
    </author>
    <author>
      <name>Shaoshan Liu</name>
    </author>
    <author>
      <name>Jean-Luc Gaudiot</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">4 pages, 7 figures</arxiv:comment>
    <link href="http://arxiv.org/abs/1702.01295v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1702.01295v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1704.02677v1</id>
    <updated>2017-04-10T00:44:42Z</updated>
    <published>2017-04-10T00:44:42Z</published>
    <title>Banshee: Bandwidth-Efficient DRAM Caching Via Software/Hardware
  Cooperation</title>
    <summary>  Putting the DRAM on the same package with a processor enables several times
higher memory bandwidth than conventional off-package DRAM. Yet, the latency of
in-package DRAM is not appreciably lower than that of off-package DRAM. A
promising use of in-package DRAM is as a large cache. Unfortunately, most
previous DRAM cache designs mainly optimize for hit latency and do not consider
off-chip bandwidth efficiency as a first-class design constraint. Hence, as we
show in this paper, these designs are suboptimal for use with in-package DRAM.
  We propose a new DRAM cache design, Banshee, that optimizes for both in- and
off-package DRAM bandwidth efficiency without degrading access latency. The key
ideas are to eliminate the in-package DRAM bandwidth overheads due to costly
tag accesses through virtual memory mechanism and to incorporate a
bandwidth-aware frequency-based replacement policy that is biased to reduce
unnecessary traffic to off-package DRAM. Our extensive evaluation shows that
Banshee provides significant performance improvement and traffic reduction over
state-of-the-art latency-optimized DRAM cache designs.
</summary>
    <author>
      <name>Xiangyao Yu</name>
    </author>
    <author>
      <name>Christopher J. Hughes</name>
    </author>
    <author>
      <name>Nadathur Satish</name>
    </author>
    <author>
      <name>Onur Mutlu</name>
    </author>
    <author>
      <name>Srinivas Devadas</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">12 pages</arxiv:comment>
    <link href="http://arxiv.org/abs/1704.02677v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1704.02677v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
  <entry>
    <id>http://arxiv.org/abs/1704.03991v1</id>
    <updated>2017-04-13T04:38:13Z</updated>
    <published>2017-04-13T04:38:13Z</published>
    <title>Architectural Techniques to Enable Reliable and Scalable Memory Systems</title>
    <summary>  High capacity and scalable memory systems play a vital role in enabling our
desktops, smartphones, and pervasive technologies like Internet of Things
(IoT). Unfortunately, memory systems are becoming increasingly prone to faults.
This is because we rely on technology scaling to improve memory density, and at
small feature sizes, memory cells tend to break easily. Today, memory
reliability is seen as the key impediment towards using high-density devices,
adopting new technologies, and even building the next Exascale supercomputer.
To ensure even a bare-minimum level of reliability, present-day solutions tend
to have high performance, power and area overheads. Ideally, we would like
memory systems to remain robust, scalable, and implementable while keeping the
overheads to a minimum. This dissertation describes how simple cross-layer
architectural techniques can provide orders of magnitude higher reliability and
enable seamless scalability for memory systems while incurring negligible
overheads.
</summary>
    <author>
      <name>Prashant J. Nair</name>
    </author>
    <arxiv:comment xmlns:arxiv="http://arxiv.org/schemas/atom">PhD thesis, Georgia Institute of Technology (May 2017)</arxiv:comment>
    <link href="http://arxiv.org/abs/1704.03991v1" rel="alternate" type="text/html"/>
    <link title="pdf" href="http://arxiv.org/pdf/1704.03991v1" rel="related" type="application/pdf"/>
    <arxiv:primary_category xmlns:arxiv="http://arxiv.org/schemas/atom" term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
    <category term="cs.AR" scheme="http://arxiv.org/schemas/atom"/>
  </entry>
</feed>
