
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={16,rS,rT,UIMM}                        Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= A_EX.Out=>ALU.A                                         Premise(F3)
	S6= B_EX.Out=>ALU.B                                         Premise(F4)
	S7= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F5)
	S8= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F6)
	S9= ALU.Out=>ALUOut_MEM.In                                  Premise(F7)
	S10= ALUOut_DMMU2.Out=>ALUOut_WB.In                         Premise(F8)
	S11= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F9)
	S12= FU.OutID1=>A_EX.In                                     Premise(F10)
	S13= A_MEM.Out=>A_WB.In                                     Premise(F11)
	S14= LIMMEXT.Out=>B_EX.In                                   Premise(F12)
	S15= B_MEM.Out=>B_WB.In                                     Premise(F13)
	S16= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                Premise(F14)
	S17= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F15)
	S18= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F16)
	S19= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F17)
	S20= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F18)
	S21= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F19)
	S22= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F20)
	S23= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F21)
	S24= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F22)
	S25= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F23)
	S26= FU.Bub_ID=>CU_ID.Bub                                   Premise(F24)
	S27= FU.Halt_ID=>CU_ID.Halt                                 Premise(F25)
	S28= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F26)
	S29= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F27)
	S30= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F28)
	S31= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F29)
	S32= FU.Bub_IF=>CU_IF.Bub                                   Premise(F30)
	S33= FU.Halt_IF=>CU_IF.Halt                                 Premise(F31)
	S34= ICache.Hit=>CU_IF.ICacheHit                            Premise(F32)
	S35= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F33)
	S36= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F34)
	S37= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F35)
	S38= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F36)
	S39= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F37)
	S40= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F38)
	S41= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F39)
	S42= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F40)
	S43= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F41)
	S44= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F42)
	S45= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F43)
	S46= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F44)
	S47= ICache.Hit=>FU.ICacheHit                               Premise(F45)
	S48= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F46)
	S49= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F47)
	S50= IR_EX.Out=>FU.IR_EX                                    Premise(F48)
	S51= IR_ID.Out=>FU.IR_ID                                    Premise(F49)
	S52= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F50)
	S53= IR_MEM.Out=>FU.IR_MEM                                  Premise(F51)
	S54= IR_WB.Out=>FU.IR_WB                                    Premise(F52)
	S55= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F53)
	S56= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F54)
	S57= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F55)
	S58= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F56)
	S59= ALU.Out=>FU.InEX                                       Premise(F57)
	S60= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F58)
	S61= GPR.Rdata1=>FU.InID1                                   Premise(F59)
	S62= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F60)
	S63= ALUOut_MEM.Out=>FU.InMEM                               Premise(F61)
	S64= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F62)
	S65= ALUOut_WB.Out=>FU.InWB                                 Premise(F63)
	S66= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F64)
	S67= IR_ID.Out25_21=>GPR.RReg1                              Premise(F65)
	S68= ALUOut_WB.Out=>GPR.WData                               Premise(F66)
	S69= IR_WB.Out20_16=>GPR.WReg                               Premise(F67)
	S70= IMMU.Addr=>IAddrReg.In                                 Premise(F68)
	S71= PC.Out=>ICache.IEA                                     Premise(F69)
	S72= ICache.IEA=addr                                        Path(S4,S71)
	S73= ICache.Hit=ICacheHit(addr)                             ICache-Search(S72)
	S74= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S73,S34)
	S75= FU.ICacheHit=ICacheHit(addr)                           Path(S73,S47)
	S76= PC.Out=>ICache.IEA                                     Premise(F70)
	S77= IMem.MEM8WordOut=>ICache.WData                         Premise(F71)
	S78= ICache.Out=>ICacheReg.In                               Premise(F72)
	S79= PC.Out=>IMMU.IEA                                       Premise(F73)
	S80= IMMU.IEA=addr                                          Path(S4,S79)
	S81= CP0.ASID=>IMMU.PID                                     Premise(F74)
	S82= IMMU.PID=pid                                           Path(S3,S81)
	S83= IMMU.Addr={pid,addr}                                   IMMU-Search(S82,S80)
	S84= IAddrReg.In={pid,addr}                                 Path(S83,S70)
	S85= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S82,S80)
	S86= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S85,S35)
	S87= IAddrReg.Out=>IMem.RAddr                               Premise(F75)
	S88= ICacheReg.Out=>IRMux.CacheData                         Premise(F76)
	S89= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F77)
	S90= IMem.Out=>IRMux.MemData                                Premise(F78)
	S91= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F79)
	S92= IR_MEM.Out=>IR_DMMU1.In                                Premise(F80)
	S93= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F81)
	S94= IR_ID.Out=>IR_EX.In                                    Premise(F82)
	S95= ICache.Out=>IR_ID.In                                   Premise(F83)
	S96= IRMux.Out=>IR_ID.In                                    Premise(F84)
	S97= ICache.Out=>IR_IMMU.In                                 Premise(F85)
	S98= IR_EX.Out=>IR_MEM.In                                   Premise(F86)
	S99= IR_DMMU2.Out=>IR_WB.In                                 Premise(F87)
	S100= IR_MEM.Out=>IR_WB.In                                  Premise(F88)
	S101= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F89)
	S102= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F90)
	S103= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F91)
	S104= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F92)
	S105= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F93)
	S106= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F94)
	S107= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F95)
	S108= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F96)
	S109= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F97)
	S110= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F98)
	S111= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F99)
	S112= IR_EX.Out31_26=>CU_EX.Op                              Premise(F100)
	S113= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F101)
	S114= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F102)
	S115= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F103)
	S116= IR_ID.Out31_26=>CU_ID.Op                              Premise(F104)
	S117= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F105)
	S118= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F106)
	S119= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F107)
	S120= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F108)
	S121= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F109)
	S122= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F110)
	S123= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F111)
	S124= IR_WB.Out31_26=>CU_WB.Op                              Premise(F112)
	S125= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F113)
	S126= CtrlA_EX=0                                            Premise(F114)
	S127= CtrlB_EX=0                                            Premise(F115)
	S128= CtrlALUOut_MEM=0                                      Premise(F116)
	S129= CtrlALUOut_DMMU1=0                                    Premise(F117)
	S130= CtrlALUOut_DMMU2=0                                    Premise(F118)
	S131= CtrlALUOut_WB=0                                       Premise(F119)
	S132= CtrlA_MEM=0                                           Premise(F120)
	S133= CtrlA_WB=0                                            Premise(F121)
	S134= CtrlB_MEM=0                                           Premise(F122)
	S135= CtrlB_WB=0                                            Premise(F123)
	S136= CtrlICache=0                                          Premise(F124)
	S137= CtrlIMMU=0                                            Premise(F125)
	S138= CtrlIR_DMMU1=0                                        Premise(F126)
	S139= CtrlIR_DMMU2=0                                        Premise(F127)
	S140= CtrlIR_EX=0                                           Premise(F128)
	S141= CtrlIR_ID=0                                           Premise(F129)
	S142= CtrlIR_IMMU=1                                         Premise(F130)
	S143= CtrlIR_MEM=0                                          Premise(F131)
	S144= CtrlIR_WB=0                                           Premise(F132)
	S145= CtrlGPR=0                                             Premise(F133)
	S146= CtrlIAddrReg=1                                        Premise(F134)
	S147= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S84,S146)
	S148= CtrlPC=0                                              Premise(F135)
	S149= CtrlPCInc=0                                           Premise(F136)
	S150= PC[Out]=addr                                          PC-Hold(S1,S148,S149)
	S151= CtrlIMem=0                                            Premise(F137)
	S152= IMem[{pid,addr}]={16,rS,rT,UIMM}                      IMem-Hold(S2,S151)
	S153= CtrlICacheReg=1                                       Premise(F138)
	S154= CtrlASIDIn=0                                          Premise(F139)
	S155= CtrlCP0=0                                             Premise(F140)
	S156= CP0[ASID]=pid                                         CP0-Hold(S0,S155)
	S157= CtrlEPCIn=0                                           Premise(F141)
	S158= CtrlExCodeIn=0                                        Premise(F142)
	S159= CtrlIRMux=0                                           Premise(F143)
	S160= GPR[rS]=a                                             Premise(F144)

IMMU	S161= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S147)
	S162= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S147)
	S163= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S147)
	S164= PC.Out=addr                                           PC-Out(S150)
	S165= CP0.ASID=pid                                          CP0-Read-ASID(S156)
	S166= A_EX.Out=>ALU.A                                       Premise(F145)
	S167= B_EX.Out=>ALU.B                                       Premise(F146)
	S168= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F147)
	S169= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F148)
	S170= ALU.Out=>ALUOut_MEM.In                                Premise(F149)
	S171= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F150)
	S172= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F151)
	S173= FU.OutID1=>A_EX.In                                    Premise(F152)
	S174= A_MEM.Out=>A_WB.In                                    Premise(F153)
	S175= LIMMEXT.Out=>B_EX.In                                  Premise(F154)
	S176= B_MEM.Out=>B_WB.In                                    Premise(F155)
	S177= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F156)
	S178= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F157)
	S179= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F158)
	S180= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F159)
	S181= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F160)
	S182= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F161)
	S183= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F162)
	S184= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F163)
	S185= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F164)
	S186= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F165)
	S187= FU.Bub_ID=>CU_ID.Bub                                  Premise(F166)
	S188= FU.Halt_ID=>CU_ID.Halt                                Premise(F167)
	S189= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F168)
	S190= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F169)
	S191= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F170)
	S192= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F171)
	S193= FU.Bub_IF=>CU_IF.Bub                                  Premise(F172)
	S194= FU.Halt_IF=>CU_IF.Halt                                Premise(F173)
	S195= ICache.Hit=>CU_IF.ICacheHit                           Premise(F174)
	S196= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F175)
	S197= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F176)
	S198= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F177)
	S199= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F178)
	S200= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F179)
	S201= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F180)
	S202= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F181)
	S203= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F182)
	S204= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F183)
	S205= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F184)
	S206= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F185)
	S207= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F186)
	S208= ICache.Hit=>FU.ICacheHit                              Premise(F187)
	S209= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F188)
	S210= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F189)
	S211= IR_EX.Out=>FU.IR_EX                                   Premise(F190)
	S212= IR_ID.Out=>FU.IR_ID                                   Premise(F191)
	S213= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F192)
	S214= IR_MEM.Out=>FU.IR_MEM                                 Premise(F193)
	S215= IR_WB.Out=>FU.IR_WB                                   Premise(F194)
	S216= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F195)
	S217= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F196)
	S218= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F197)
	S219= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F198)
	S220= ALU.Out=>FU.InEX                                      Premise(F199)
	S221= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F200)
	S222= GPR.Rdata1=>FU.InID1                                  Premise(F201)
	S223= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F202)
	S224= ALUOut_MEM.Out=>FU.InMEM                              Premise(F203)
	S225= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F204)
	S226= ALUOut_WB.Out=>FU.InWB                                Premise(F205)
	S227= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F206)
	S228= IR_ID.Out25_21=>GPR.RReg1                             Premise(F207)
	S229= ALUOut_WB.Out=>GPR.WData                              Premise(F208)
	S230= IR_WB.Out20_16=>GPR.WReg                              Premise(F209)
	S231= IMMU.Addr=>IAddrReg.In                                Premise(F210)
	S232= PC.Out=>ICache.IEA                                    Premise(F211)
	S233= ICache.IEA=addr                                       Path(S164,S232)
	S234= ICache.Hit=ICacheHit(addr)                            ICache-Search(S233)
	S235= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S234,S195)
	S236= FU.ICacheHit=ICacheHit(addr)                          Path(S234,S208)
	S237= PC.Out=>ICache.IEA                                    Premise(F212)
	S238= IMem.MEM8WordOut=>ICache.WData                        Premise(F213)
	S239= ICache.Out=>ICacheReg.In                              Premise(F214)
	S240= PC.Out=>IMMU.IEA                                      Premise(F215)
	S241= IMMU.IEA=addr                                         Path(S164,S240)
	S242= CP0.ASID=>IMMU.PID                                    Premise(F216)
	S243= IMMU.PID=pid                                          Path(S165,S242)
	S244= IMMU.Addr={pid,addr}                                  IMMU-Search(S243,S241)
	S245= IAddrReg.In={pid,addr}                                Path(S244,S231)
	S246= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S243,S241)
	S247= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S246,S196)
	S248= IAddrReg.Out=>IMem.RAddr                              Premise(F217)
	S249= IMem.RAddr={pid,addr}                                 Path(S161,S248)
	S250= IMem.Out={16,rS,rT,UIMM}                              IMem-Read(S249,S152)
	S251= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S249,S152)
	S252= ICache.WData=IMemGet8Word({pid,addr})                 Path(S251,S238)
	S253= ICacheReg.Out=>IRMux.CacheData                        Premise(F218)
	S254= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F219)
	S255= IMem.Out=>IRMux.MemData                               Premise(F220)
	S256= IRMux.MemData={16,rS,rT,UIMM}                         Path(S250,S255)
	S257= IRMux.Out={16,rS,rT,UIMM}                             IRMux-Select2(S256)
	S258= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F221)
	S259= IR_MEM.Out=>IR_DMMU1.In                               Premise(F222)
	S260= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F223)
	S261= IR_ID.Out=>IR_EX.In                                   Premise(F224)
	S262= ICache.Out=>IR_ID.In                                  Premise(F225)
	S263= IRMux.Out=>IR_ID.In                                   Premise(F226)
	S264= IR_ID.In={16,rS,rT,UIMM}                              Path(S257,S263)
	S265= ICache.Out=>IR_IMMU.In                                Premise(F227)
	S266= IR_EX.Out=>IR_MEM.In                                  Premise(F228)
	S267= IR_DMMU2.Out=>IR_WB.In                                Premise(F229)
	S268= IR_MEM.Out=>IR_WB.In                                  Premise(F230)
	S269= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F231)
	S270= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F232)
	S271= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F233)
	S272= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F234)
	S273= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F235)
	S274= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F236)
	S275= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F237)
	S276= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F238)
	S277= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F239)
	S278= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F240)
	S279= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F241)
	S280= IR_EX.Out31_26=>CU_EX.Op                              Premise(F242)
	S281= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F243)
	S282= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F244)
	S283= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F245)
	S284= IR_ID.Out31_26=>CU_ID.Op                              Premise(F246)
	S285= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F247)
	S286= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F248)
	S287= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F249)
	S288= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F250)
	S289= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F251)
	S290= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F252)
	S291= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F253)
	S292= IR_WB.Out31_26=>CU_WB.Op                              Premise(F254)
	S293= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F255)
	S294= CtrlA_EX=0                                            Premise(F256)
	S295= CtrlB_EX=0                                            Premise(F257)
	S296= CtrlALUOut_MEM=0                                      Premise(F258)
	S297= CtrlALUOut_DMMU1=0                                    Premise(F259)
	S298= CtrlALUOut_DMMU2=0                                    Premise(F260)
	S299= CtrlALUOut_WB=0                                       Premise(F261)
	S300= CtrlA_MEM=0                                           Premise(F262)
	S301= CtrlA_WB=0                                            Premise(F263)
	S302= CtrlB_MEM=0                                           Premise(F264)
	S303= CtrlB_WB=0                                            Premise(F265)
	S304= CtrlICache=1                                          Premise(F266)
	S305= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S233,S252,S304)
	S306= CtrlIMMU=0                                            Premise(F267)
	S307= CtrlIR_DMMU1=0                                        Premise(F268)
	S308= CtrlIR_DMMU2=0                                        Premise(F269)
	S309= CtrlIR_EX=0                                           Premise(F270)
	S310= CtrlIR_ID=1                                           Premise(F271)
	S311= [IR_ID]={16,rS,rT,UIMM}                               IR_ID-Write(S264,S310)
	S312= CtrlIR_IMMU=0                                         Premise(F272)
	S313= CtrlIR_MEM=0                                          Premise(F273)
	S314= CtrlIR_WB=0                                           Premise(F274)
	S315= CtrlGPR=0                                             Premise(F275)
	S316= GPR[rS]=a                                             GPR-Hold(S160,S315)
	S317= CtrlIAddrReg=0                                        Premise(F276)
	S318= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S147,S317)
	S319= CtrlPC=0                                              Premise(F277)
	S320= CtrlPCInc=1                                           Premise(F278)
	S321= PC[Out]=addr+4                                        PC-Inc(S150,S319,S320)
	S322= PC[CIA]=addr                                          PC-Inc(S150,S319,S320)
	S323= CtrlIMem=0                                            Premise(F279)
	S324= IMem[{pid,addr}]={16,rS,rT,UIMM}                      IMem-Hold(S152,S323)
	S325= CtrlICacheReg=0                                       Premise(F280)
	S326= CtrlASIDIn=0                                          Premise(F281)
	S327= CtrlCP0=0                                             Premise(F282)
	S328= CP0[ASID]=pid                                         CP0-Hold(S156,S327)
	S329= CtrlEPCIn=0                                           Premise(F283)
	S330= CtrlExCodeIn=0                                        Premise(F284)
	S331= CtrlIRMux=0                                           Premise(F285)

ID	S332= IR_ID.Out={16,rS,rT,UIMM}                             IR-Out(S311)
	S333= IR_ID.Out31_26=16                                     IR-Out(S311)
	S334= IR_ID.Out25_21=rS                                     IR-Out(S311)
	S335= IR_ID.Out20_16=rT                                     IR-Out(S311)
	S336= IR_ID.Out15_0=UIMM                                    IR-Out(S311)
	S337= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S318)
	S338= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S318)
	S339= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S318)
	S340= PC.Out=addr+4                                         PC-Out(S321)
	S341= PC.CIA=addr                                           PC-Out(S322)
	S342= PC.CIA31_28=addr[31:28]                               PC-Out(S322)
	S343= CP0.ASID=pid                                          CP0-Read-ASID(S328)
	S344= A_EX.Out=>ALU.A                                       Premise(F286)
	S345= B_EX.Out=>ALU.B                                       Premise(F287)
	S346= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F288)
	S347= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F289)
	S348= ALU.Out=>ALUOut_MEM.In                                Premise(F290)
	S349= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F291)
	S350= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F292)
	S351= FU.OutID1=>A_EX.In                                    Premise(F293)
	S352= A_MEM.Out=>A_WB.In                                    Premise(F294)
	S353= LIMMEXT.Out=>B_EX.In                                  Premise(F295)
	S354= B_MEM.Out=>B_WB.In                                    Premise(F296)
	S355= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F297)
	S356= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F298)
	S357= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F299)
	S358= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F300)
	S359= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F301)
	S360= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F302)
	S361= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F303)
	S362= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F304)
	S363= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F305)
	S364= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F306)
	S365= FU.Bub_ID=>CU_ID.Bub                                  Premise(F307)
	S366= FU.Halt_ID=>CU_ID.Halt                                Premise(F308)
	S367= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F309)
	S368= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F310)
	S369= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F311)
	S370= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F312)
	S371= FU.Bub_IF=>CU_IF.Bub                                  Premise(F313)
	S372= FU.Halt_IF=>CU_IF.Halt                                Premise(F314)
	S373= ICache.Hit=>CU_IF.ICacheHit                           Premise(F315)
	S374= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F316)
	S375= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F317)
	S376= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F318)
	S377= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F319)
	S378= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F320)
	S379= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F321)
	S380= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F322)
	S381= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F323)
	S382= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F324)
	S383= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F325)
	S384= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F326)
	S385= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F327)
	S386= ICache.Hit=>FU.ICacheHit                              Premise(F328)
	S387= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F329)
	S388= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F330)
	S389= IR_EX.Out=>FU.IR_EX                                   Premise(F331)
	S390= IR_ID.Out=>FU.IR_ID                                   Premise(F332)
	S391= FU.IR_ID={16,rS,rT,UIMM}                              Path(S332,S390)
	S392= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F333)
	S393= IR_MEM.Out=>FU.IR_MEM                                 Premise(F334)
	S394= IR_WB.Out=>FU.IR_WB                                   Premise(F335)
	S395= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F336)
	S396= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F337)
	S397= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F338)
	S398= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F339)
	S399= ALU.Out=>FU.InEX                                      Premise(F340)
	S400= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F341)
	S401= GPR.Rdata1=>FU.InID1                                  Premise(F342)
	S402= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F343)
	S403= FU.InID1_RReg=rS                                      Path(S334,S402)
	S404= FU.InID2_RReg=5'b00000                                Premise(F344)
	S405= ALUOut_MEM.Out=>FU.InMEM                              Premise(F345)
	S406= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F346)
	S407= ALUOut_WB.Out=>FU.InWB                                Premise(F347)
	S408= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F348)
	S409= IR_ID.Out25_21=>GPR.RReg1                             Premise(F349)
	S410= GPR.RReg1=rS                                          Path(S334,S409)
	S411= GPR.Rdata1=a                                          GPR-Read(S410,S316)
	S412= FU.InID1=a                                            Path(S411,S401)
	S413= FU.OutID1=FU(a)                                       FU-Forward(S412)
	S414= A_EX.In=FU(a)                                         Path(S413,S351)
	S415= ALUOut_WB.Out=>GPR.WData                              Premise(F350)
	S416= IR_WB.Out20_16=>GPR.WReg                              Premise(F351)
	S417= IMMU.Addr=>IAddrReg.In                                Premise(F352)
	S418= PC.Out=>ICache.IEA                                    Premise(F353)
	S419= ICache.IEA=addr+4                                     Path(S340,S418)
	S420= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S419)
	S421= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S420,S373)
	S422= FU.ICacheHit=ICacheHit(addr+4)                        Path(S420,S386)
	S423= PC.Out=>ICache.IEA                                    Premise(F354)
	S424= IMem.MEM8WordOut=>ICache.WData                        Premise(F355)
	S425= ICache.Out=>ICacheReg.In                              Premise(F356)
	S426= PC.Out=>IMMU.IEA                                      Premise(F357)
	S427= IMMU.IEA=addr+4                                       Path(S340,S426)
	S428= CP0.ASID=>IMMU.PID                                    Premise(F358)
	S429= IMMU.PID=pid                                          Path(S343,S428)
	S430= IMMU.Addr={pid,addr+4}                                IMMU-Search(S429,S427)
	S431= IAddrReg.In={pid,addr+4}                              Path(S430,S417)
	S432= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S429,S427)
	S433= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S432,S374)
	S434= IAddrReg.Out=>IMem.RAddr                              Premise(F359)
	S435= IMem.RAddr={pid,addr}                                 Path(S337,S434)
	S436= IMem.Out={16,rS,rT,UIMM}                              IMem-Read(S435,S324)
	S437= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S435,S324)
	S438= ICache.WData=IMemGet8Word({pid,addr})                 Path(S437,S424)
	S439= ICacheReg.Out=>IRMux.CacheData                        Premise(F360)
	S440= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F361)
	S441= IMem.Out=>IRMux.MemData                               Premise(F362)
	S442= IRMux.MemData={16,rS,rT,UIMM}                         Path(S436,S441)
	S443= IRMux.Out={16,rS,rT,UIMM}                             IRMux-Select2(S442)
	S444= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F363)
	S445= IR_MEM.Out=>IR_DMMU1.In                               Premise(F364)
	S446= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F365)
	S447= IR_ID.Out=>IR_EX.In                                   Premise(F366)
	S448= IR_EX.In={16,rS,rT,UIMM}                              Path(S332,S447)
	S449= ICache.Out=>IR_ID.In                                  Premise(F367)
	S450= IRMux.Out=>IR_ID.In                                   Premise(F368)
	S451= IR_ID.In={16,rS,rT,UIMM}                              Path(S443,S450)
	S452= ICache.Out=>IR_IMMU.In                                Premise(F369)
	S453= IR_EX.Out=>IR_MEM.In                                  Premise(F370)
	S454= IR_DMMU2.Out=>IR_WB.In                                Premise(F371)
	S455= IR_MEM.Out=>IR_WB.In                                  Premise(F372)
	S456= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F373)
	S457= LIMMEXT.In=UIMM                                       Path(S336,S456)
	S458= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S457)
	S459= B_EX.In={16{0},UIMM}                                  Path(S458,S353)
	S460= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F374)
	S461= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F375)
	S462= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F376)
	S463= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F377)
	S464= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F378)
	S465= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F379)
	S466= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F380)
	S467= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F381)
	S468= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F382)
	S469= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F383)
	S470= IR_EX.Out31_26=>CU_EX.Op                              Premise(F384)
	S471= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F385)
	S472= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F386)
	S473= CU_ID.IRFunc1=rT                                      Path(S335,S472)
	S474= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F387)
	S475= CU_ID.IRFunc2=rS                                      Path(S334,S474)
	S476= IR_ID.Out31_26=>CU_ID.Op                              Premise(F388)
	S477= CU_ID.Op=16                                           Path(S333,S476)
	S478= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F389)
	S479= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F390)
	S480= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F391)
	S481= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F392)
	S482= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F393)
	S483= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F394)
	S484= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F395)
	S485= IR_WB.Out31_26=>CU_WB.Op                              Premise(F396)
	S486= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F397)
	S487= CtrlA_EX=1                                            Premise(F398)
	S488= [A_EX]=FU(a)                                          A_EX-Write(S414,S487)
	S489= CtrlB_EX=1                                            Premise(F399)
	S490= [B_EX]={16{0},UIMM}                                   B_EX-Write(S459,S489)
	S491= CtrlALUOut_MEM=0                                      Premise(F400)
	S492= CtrlALUOut_DMMU1=0                                    Premise(F401)
	S493= CtrlALUOut_DMMU2=0                                    Premise(F402)
	S494= CtrlALUOut_WB=0                                       Premise(F403)
	S495= CtrlA_MEM=0                                           Premise(F404)
	S496= CtrlA_WB=0                                            Premise(F405)
	S497= CtrlB_MEM=0                                           Premise(F406)
	S498= CtrlB_WB=0                                            Premise(F407)
	S499= CtrlICache=0                                          Premise(F408)
	S500= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S305,S499)
	S501= CtrlIMMU=0                                            Premise(F409)
	S502= CtrlIR_DMMU1=0                                        Premise(F410)
	S503= CtrlIR_DMMU2=0                                        Premise(F411)
	S504= CtrlIR_EX=1                                           Premise(F412)
	S505= [IR_EX]={16,rS,rT,UIMM}                               IR_EX-Write(S448,S504)
	S506= CtrlIR_ID=0                                           Premise(F413)
	S507= [IR_ID]={16,rS,rT,UIMM}                               IR_ID-Hold(S311,S506)
	S508= CtrlIR_IMMU=0                                         Premise(F414)
	S509= CtrlIR_MEM=0                                          Premise(F415)
	S510= CtrlIR_WB=0                                           Premise(F416)
	S511= CtrlGPR=0                                             Premise(F417)
	S512= GPR[rS]=a                                             GPR-Hold(S316,S511)
	S513= CtrlIAddrReg=0                                        Premise(F418)
	S514= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S318,S513)
	S515= CtrlPC=0                                              Premise(F419)
	S516= CtrlPCInc=0                                           Premise(F420)
	S517= PC[CIA]=addr                                          PC-Hold(S322,S516)
	S518= PC[Out]=addr+4                                        PC-Hold(S321,S515,S516)
	S519= CtrlIMem=0                                            Premise(F421)
	S520= IMem[{pid,addr}]={16,rS,rT,UIMM}                      IMem-Hold(S324,S519)
	S521= CtrlICacheReg=0                                       Premise(F422)
	S522= CtrlASIDIn=0                                          Premise(F423)
	S523= CtrlCP0=0                                             Premise(F424)
	S524= CP0[ASID]=pid                                         CP0-Hold(S328,S523)
	S525= CtrlEPCIn=0                                           Premise(F425)
	S526= CtrlExCodeIn=0                                        Premise(F426)
	S527= CtrlIRMux=0                                           Premise(F427)

EX	S528= A_EX.Out=FU(a)                                        A_EX-Out(S488)
	S529= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S488)
	S530= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S488)
	S531= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S490)
	S532= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S490)
	S533= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S490)
	S534= IR_EX.Out={16,rS,rT,UIMM}                             IR_EX-Out(S505)
	S535= IR_EX.Out31_26=16                                     IR_EX-Out(S505)
	S536= IR_EX.Out25_21=rS                                     IR_EX-Out(S505)
	S537= IR_EX.Out20_16=rT                                     IR_EX-Out(S505)
	S538= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S505)
	S539= IR_ID.Out={16,rS,rT,UIMM}                             IR-Out(S507)
	S540= IR_ID.Out31_26=16                                     IR-Out(S507)
	S541= IR_ID.Out25_21=rS                                     IR-Out(S507)
	S542= IR_ID.Out20_16=rT                                     IR-Out(S507)
	S543= IR_ID.Out15_0=UIMM                                    IR-Out(S507)
	S544= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S514)
	S545= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S514)
	S546= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S514)
	S547= PC.CIA=addr                                           PC-Out(S517)
	S548= PC.CIA31_28=addr[31:28]                               PC-Out(S517)
	S549= PC.Out=addr+4                                         PC-Out(S518)
	S550= CP0.ASID=pid                                          CP0-Read-ASID(S524)
	S551= A_EX.Out=>ALU.A                                       Premise(F428)
	S552= ALU.A=FU(a)                                           Path(S528,S551)
	S553= B_EX.Out=>ALU.B                                       Premise(F429)
	S554= ALU.B={16{0},UIMM}                                    Path(S531,S553)
	S555= ALU.Func=6'b000011                                    Premise(F430)
	S556= ALU.Out=FU(a)^{16{0},UIMM}                            ALU(S552,S554)
	S557= ALU.Out1_0={FU(a)^{16{0},UIMM}}[1:0]                  ALU(S552,S554)
	S558= ALU.CMP=Compare0(FU(a)^{16{0},UIMM})                  ALU(S552,S554)
	S559= ALU.OV=OverFlow(FU(a)^{16{0},UIMM})                   ALU(S552,S554)
	S560= ALU.CA=Carry(FU(a)^{16{0},UIMM})                      ALU(S552,S554)
	S561= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F431)
	S562= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F432)
	S563= ALU.Out=>ALUOut_MEM.In                                Premise(F433)
	S564= ALUOut_MEM.In=FU(a)^{16{0},UIMM}                      Path(S556,S563)
	S565= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F434)
	S566= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F435)
	S567= FU.OutID1=>A_EX.In                                    Premise(F436)
	S568= A_MEM.Out=>A_WB.In                                    Premise(F437)
	S569= LIMMEXT.Out=>B_EX.In                                  Premise(F438)
	S570= B_MEM.Out=>B_WB.In                                    Premise(F439)
	S571= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F440)
	S572= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F441)
	S573= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F442)
	S574= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F443)
	S575= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F444)
	S576= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F445)
	S577= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F446)
	S578= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F447)
	S579= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F448)
	S580= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F449)
	S581= FU.Bub_ID=>CU_ID.Bub                                  Premise(F450)
	S582= FU.Halt_ID=>CU_ID.Halt                                Premise(F451)
	S583= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F452)
	S584= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F453)
	S585= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F454)
	S586= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F455)
	S587= FU.Bub_IF=>CU_IF.Bub                                  Premise(F456)
	S588= FU.Halt_IF=>CU_IF.Halt                                Premise(F457)
	S589= ICache.Hit=>CU_IF.ICacheHit                           Premise(F458)
	S590= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F459)
	S591= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F460)
	S592= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F461)
	S593= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F462)
	S594= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F463)
	S595= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F464)
	S596= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F465)
	S597= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F466)
	S598= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F467)
	S599= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F468)
	S600= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F469)
	S601= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F470)
	S602= ICache.Hit=>FU.ICacheHit                              Premise(F471)
	S603= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F472)
	S604= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F473)
	S605= IR_EX.Out=>FU.IR_EX                                   Premise(F474)
	S606= FU.IR_EX={16,rS,rT,UIMM}                              Path(S534,S605)
	S607= IR_ID.Out=>FU.IR_ID                                   Premise(F475)
	S608= FU.IR_ID={16,rS,rT,UIMM}                              Path(S539,S607)
	S609= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F476)
	S610= IR_MEM.Out=>FU.IR_MEM                                 Premise(F477)
	S611= IR_WB.Out=>FU.IR_WB                                   Premise(F478)
	S612= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F479)
	S613= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F480)
	S614= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F481)
	S615= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F482)
	S616= ALU.Out=>FU.InEX                                      Premise(F483)
	S617= FU.InEX=FU(a)^{16{0},UIMM}                            Path(S556,S616)
	S618= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F484)
	S619= FU.InEX_WReg=rT                                       Path(S537,S618)
	S620= GPR.Rdata1=>FU.InID1                                  Premise(F485)
	S621= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F486)
	S622= FU.InID1_RReg=rS                                      Path(S541,S621)
	S623= ALUOut_MEM.Out=>FU.InMEM                              Premise(F487)
	S624= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F488)
	S625= ALUOut_WB.Out=>FU.InWB                                Premise(F489)
	S626= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F490)
	S627= IR_ID.Out25_21=>GPR.RReg1                             Premise(F491)
	S628= GPR.RReg1=rS                                          Path(S541,S627)
	S629= GPR.Rdata1=a                                          GPR-Read(S628,S512)
	S630= FU.InID1=a                                            Path(S629,S620)
	S631= FU.OutID1=FU(a)                                       FU-Forward(S630)
	S632= A_EX.In=FU(a)                                         Path(S631,S567)
	S633= ALUOut_WB.Out=>GPR.WData                              Premise(F492)
	S634= IR_WB.Out20_16=>GPR.WReg                              Premise(F493)
	S635= IMMU.Addr=>IAddrReg.In                                Premise(F494)
	S636= PC.Out=>ICache.IEA                                    Premise(F495)
	S637= ICache.IEA=addr+4                                     Path(S549,S636)
	S638= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S637)
	S639= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S638,S589)
	S640= FU.ICacheHit=ICacheHit(addr+4)                        Path(S638,S602)
	S641= PC.Out=>ICache.IEA                                    Premise(F496)
	S642= IMem.MEM8WordOut=>ICache.WData                        Premise(F497)
	S643= ICache.Out=>ICacheReg.In                              Premise(F498)
	S644= PC.Out=>IMMU.IEA                                      Premise(F499)
	S645= IMMU.IEA=addr+4                                       Path(S549,S644)
	S646= CP0.ASID=>IMMU.PID                                    Premise(F500)
	S647= IMMU.PID=pid                                          Path(S550,S646)
	S648= IMMU.Addr={pid,addr+4}                                IMMU-Search(S647,S645)
	S649= IAddrReg.In={pid,addr+4}                              Path(S648,S635)
	S650= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S647,S645)
	S651= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S650,S590)
	S652= IAddrReg.Out=>IMem.RAddr                              Premise(F501)
	S653= IMem.RAddr={pid,addr}                                 Path(S544,S652)
	S654= IMem.Out={16,rS,rT,UIMM}                              IMem-Read(S653,S520)
	S655= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S653,S520)
	S656= ICache.WData=IMemGet8Word({pid,addr})                 Path(S655,S642)
	S657= ICacheReg.Out=>IRMux.CacheData                        Premise(F502)
	S658= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F503)
	S659= IMem.Out=>IRMux.MemData                               Premise(F504)
	S660= IRMux.MemData={16,rS,rT,UIMM}                         Path(S654,S659)
	S661= IRMux.Out={16,rS,rT,UIMM}                             IRMux-Select2(S660)
	S662= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F505)
	S663= IR_MEM.Out=>IR_DMMU1.In                               Premise(F506)
	S664= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F507)
	S665= IR_ID.Out=>IR_EX.In                                   Premise(F508)
	S666= IR_EX.In={16,rS,rT,UIMM}                              Path(S539,S665)
	S667= ICache.Out=>IR_ID.In                                  Premise(F509)
	S668= IRMux.Out=>IR_ID.In                                   Premise(F510)
	S669= IR_ID.In={16,rS,rT,UIMM}                              Path(S661,S668)
	S670= ICache.Out=>IR_IMMU.In                                Premise(F511)
	S671= IR_EX.Out=>IR_MEM.In                                  Premise(F512)
	S672= IR_MEM.In={16,rS,rT,UIMM}                             Path(S534,S671)
	S673= IR_DMMU2.Out=>IR_WB.In                                Premise(F513)
	S674= IR_MEM.Out=>IR_WB.In                                  Premise(F514)
	S675= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F515)
	S676= LIMMEXT.In=UIMM                                       Path(S543,S675)
	S677= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S676)
	S678= B_EX.In={16{0},UIMM}                                  Path(S677,S569)
	S679= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F516)
	S680= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F517)
	S681= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F518)
	S682= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F519)
	S683= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F520)
	S684= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F521)
	S685= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F522)
	S686= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F523)
	S687= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F524)
	S688= CU_EX.IRFunc1=rT                                      Path(S537,S687)
	S689= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F525)
	S690= CU_EX.IRFunc2=rS                                      Path(S536,S689)
	S691= IR_EX.Out31_26=>CU_EX.Op                              Premise(F526)
	S692= CU_EX.Op=16                                           Path(S535,S691)
	S693= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F527)
	S694= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F528)
	S695= CU_ID.IRFunc1=rT                                      Path(S542,S694)
	S696= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F529)
	S697= CU_ID.IRFunc2=rS                                      Path(S541,S696)
	S698= IR_ID.Out31_26=>CU_ID.Op                              Premise(F530)
	S699= CU_ID.Op=16                                           Path(S540,S698)
	S700= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F531)
	S701= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F532)
	S702= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F533)
	S703= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F534)
	S704= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F535)
	S705= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F536)
	S706= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F537)
	S707= IR_WB.Out31_26=>CU_WB.Op                              Premise(F538)
	S708= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F539)
	S709= CtrlA_EX=0                                            Premise(F540)
	S710= [A_EX]=FU(a)                                          A_EX-Hold(S488,S709)
	S711= CtrlB_EX=0                                            Premise(F541)
	S712= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S490,S711)
	S713= CtrlALUOut_MEM=1                                      Premise(F542)
	S714= [ALUOut_MEM]=FU(a)^{16{0},UIMM}                       ALUOut_MEM-Write(S564,S713)
	S715= CtrlALUOut_DMMU1=0                                    Premise(F543)
	S716= CtrlALUOut_DMMU2=0                                    Premise(F544)
	S717= CtrlALUOut_WB=0                                       Premise(F545)
	S718= CtrlA_MEM=0                                           Premise(F546)
	S719= CtrlA_WB=0                                            Premise(F547)
	S720= CtrlB_MEM=0                                           Premise(F548)
	S721= CtrlB_WB=0                                            Premise(F549)
	S722= CtrlICache=0                                          Premise(F550)
	S723= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S500,S722)
	S724= CtrlIMMU=0                                            Premise(F551)
	S725= CtrlIR_DMMU1=0                                        Premise(F552)
	S726= CtrlIR_DMMU2=0                                        Premise(F553)
	S727= CtrlIR_EX=0                                           Premise(F554)
	S728= [IR_EX]={16,rS,rT,UIMM}                               IR_EX-Hold(S505,S727)
	S729= CtrlIR_ID=0                                           Premise(F555)
	S730= [IR_ID]={16,rS,rT,UIMM}                               IR_ID-Hold(S507,S729)
	S731= CtrlIR_IMMU=0                                         Premise(F556)
	S732= CtrlIR_MEM=1                                          Premise(F557)
	S733= [IR_MEM]={16,rS,rT,UIMM}                              IR_MEM-Write(S672,S732)
	S734= CtrlIR_WB=0                                           Premise(F558)
	S735= CtrlGPR=0                                             Premise(F559)
	S736= GPR[rS]=a                                             GPR-Hold(S512,S735)
	S737= CtrlIAddrReg=0                                        Premise(F560)
	S738= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S514,S737)
	S739= CtrlPC=0                                              Premise(F561)
	S740= CtrlPCInc=0                                           Premise(F562)
	S741= PC[CIA]=addr                                          PC-Hold(S517,S740)
	S742= PC[Out]=addr+4                                        PC-Hold(S518,S739,S740)
	S743= CtrlIMem=0                                            Premise(F563)
	S744= IMem[{pid,addr}]={16,rS,rT,UIMM}                      IMem-Hold(S520,S743)
	S745= CtrlICacheReg=0                                       Premise(F564)
	S746= CtrlASIDIn=0                                          Premise(F565)
	S747= CtrlCP0=0                                             Premise(F566)
	S748= CP0[ASID]=pid                                         CP0-Hold(S524,S747)
	S749= CtrlEPCIn=0                                           Premise(F567)
	S750= CtrlExCodeIn=0                                        Premise(F568)
	S751= CtrlIRMux=0                                           Premise(F569)

MEM	S752= A_EX.Out=FU(a)                                        A_EX-Out(S710)
	S753= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S710)
	S754= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S710)
	S755= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S712)
	S756= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S712)
	S757= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S712)
	S758= ALUOut_MEM.Out=FU(a)^{16{0},UIMM}                     ALUOut_MEM-Out(S714)
	S759= ALUOut_MEM.Out1_0={FU(a)^{16{0},UIMM}}[1:0]           ALUOut_MEM-Out(S714)
	S760= ALUOut_MEM.Out4_0={FU(a)^{16{0},UIMM}}[4:0]           ALUOut_MEM-Out(S714)
	S761= IR_EX.Out={16,rS,rT,UIMM}                             IR_EX-Out(S728)
	S762= IR_EX.Out31_26=16                                     IR_EX-Out(S728)
	S763= IR_EX.Out25_21=rS                                     IR_EX-Out(S728)
	S764= IR_EX.Out20_16=rT                                     IR_EX-Out(S728)
	S765= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S728)
	S766= IR_ID.Out={16,rS,rT,UIMM}                             IR-Out(S730)
	S767= IR_ID.Out31_26=16                                     IR-Out(S730)
	S768= IR_ID.Out25_21=rS                                     IR-Out(S730)
	S769= IR_ID.Out20_16=rT                                     IR-Out(S730)
	S770= IR_ID.Out15_0=UIMM                                    IR-Out(S730)
	S771= IR_MEM.Out={16,rS,rT,UIMM}                            IR_MEM-Out(S733)
	S772= IR_MEM.Out31_26=16                                    IR_MEM-Out(S733)
	S773= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S733)
	S774= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S733)
	S775= IR_MEM.Out15_0=UIMM                                   IR_MEM-Out(S733)
	S776= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S738)
	S777= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S738)
	S778= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S738)
	S779= PC.CIA=addr                                           PC-Out(S741)
	S780= PC.CIA31_28=addr[31:28]                               PC-Out(S741)
	S781= PC.Out=addr+4                                         PC-Out(S742)
	S782= CP0.ASID=pid                                          CP0-Read-ASID(S748)
	S783= A_EX.Out=>ALU.A                                       Premise(F570)
	S784= ALU.A=FU(a)                                           Path(S752,S783)
	S785= B_EX.Out=>ALU.B                                       Premise(F571)
	S786= ALU.B={16{0},UIMM}                                    Path(S755,S785)
	S787= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F572)
	S788= ALUOut_DMMU1.In=FU(a)^{16{0},UIMM}                    Path(S758,S787)
	S789= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F573)
	S790= ALU.Out=>ALUOut_MEM.In                                Premise(F574)
	S791= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F575)
	S792= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F576)
	S793= ALUOut_WB.In=FU(a)^{16{0},UIMM}                       Path(S758,S792)
	S794= FU.OutID1=>A_EX.In                                    Premise(F577)
	S795= A_MEM.Out=>A_WB.In                                    Premise(F578)
	S796= LIMMEXT.Out=>B_EX.In                                  Premise(F579)
	S797= B_MEM.Out=>B_WB.In                                    Premise(F580)
	S798= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F581)
	S799= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F582)
	S800= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F583)
	S801= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F584)
	S802= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F585)
	S803= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F586)
	S804= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F587)
	S805= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F588)
	S806= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F589)
	S807= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F590)
	S808= FU.Bub_ID=>CU_ID.Bub                                  Premise(F591)
	S809= FU.Halt_ID=>CU_ID.Halt                                Premise(F592)
	S810= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F593)
	S811= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F594)
	S812= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F595)
	S813= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F596)
	S814= FU.Bub_IF=>CU_IF.Bub                                  Premise(F597)
	S815= FU.Halt_IF=>CU_IF.Halt                                Premise(F598)
	S816= ICache.Hit=>CU_IF.ICacheHit                           Premise(F599)
	S817= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F600)
	S818= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F601)
	S819= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F602)
	S820= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F603)
	S821= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F604)
	S822= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F605)
	S823= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F606)
	S824= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F607)
	S825= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F608)
	S826= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F609)
	S827= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F610)
	S828= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F611)
	S829= ICache.Hit=>FU.ICacheHit                              Premise(F612)
	S830= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F613)
	S831= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F614)
	S832= IR_EX.Out=>FU.IR_EX                                   Premise(F615)
	S833= FU.IR_EX={16,rS,rT,UIMM}                              Path(S761,S832)
	S834= IR_ID.Out=>FU.IR_ID                                   Premise(F616)
	S835= FU.IR_ID={16,rS,rT,UIMM}                              Path(S766,S834)
	S836= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F617)
	S837= IR_MEM.Out=>FU.IR_MEM                                 Premise(F618)
	S838= FU.IR_MEM={16,rS,rT,UIMM}                             Path(S771,S837)
	S839= IR_WB.Out=>FU.IR_WB                                   Premise(F619)
	S840= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F620)
	S841= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F621)
	S842= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F622)
	S843= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F623)
	S844= ALU.Out=>FU.InEX                                      Premise(F624)
	S845= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F625)
	S846= FU.InEX_WReg=rT                                       Path(S764,S845)
	S847= GPR.Rdata1=>FU.InID1                                  Premise(F626)
	S848= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F627)
	S849= FU.InID1_RReg=rS                                      Path(S768,S848)
	S850= ALUOut_MEM.Out=>FU.InMEM                              Premise(F628)
	S851= FU.InMEM=FU(a)^{16{0},UIMM}                           Path(S758,S850)
	S852= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F629)
	S853= FU.InMEM_WReg=rT                                      Path(S774,S852)
	S854= ALUOut_WB.Out=>FU.InWB                                Premise(F630)
	S855= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F631)
	S856= IR_ID.Out25_21=>GPR.RReg1                             Premise(F632)
	S857= GPR.RReg1=rS                                          Path(S768,S856)
	S858= GPR.Rdata1=a                                          GPR-Read(S857,S736)
	S859= FU.InID1=a                                            Path(S858,S847)
	S860= FU.OutID1=FU(a)                                       FU-Forward(S859)
	S861= A_EX.In=FU(a)                                         Path(S860,S794)
	S862= ALUOut_WB.Out=>GPR.WData                              Premise(F633)
	S863= IR_WB.Out20_16=>GPR.WReg                              Premise(F634)
	S864= IMMU.Addr=>IAddrReg.In                                Premise(F635)
	S865= PC.Out=>ICache.IEA                                    Premise(F636)
	S866= ICache.IEA=addr+4                                     Path(S781,S865)
	S867= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S866)
	S868= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S867,S816)
	S869= FU.ICacheHit=ICacheHit(addr+4)                        Path(S867,S829)
	S870= PC.Out=>ICache.IEA                                    Premise(F637)
	S871= IMem.MEM8WordOut=>ICache.WData                        Premise(F638)
	S872= ICache.Out=>ICacheReg.In                              Premise(F639)
	S873= PC.Out=>IMMU.IEA                                      Premise(F640)
	S874= IMMU.IEA=addr+4                                       Path(S781,S873)
	S875= CP0.ASID=>IMMU.PID                                    Premise(F641)
	S876= IMMU.PID=pid                                          Path(S782,S875)
	S877= IMMU.Addr={pid,addr+4}                                IMMU-Search(S876,S874)
	S878= IAddrReg.In={pid,addr+4}                              Path(S877,S864)
	S879= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S876,S874)
	S880= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S879,S817)
	S881= IAddrReg.Out=>IMem.RAddr                              Premise(F642)
	S882= IMem.RAddr={pid,addr}                                 Path(S776,S881)
	S883= IMem.Out={16,rS,rT,UIMM}                              IMem-Read(S882,S744)
	S884= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S882,S744)
	S885= ICache.WData=IMemGet8Word({pid,addr})                 Path(S884,S871)
	S886= ICacheReg.Out=>IRMux.CacheData                        Premise(F643)
	S887= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F644)
	S888= IMem.Out=>IRMux.MemData                               Premise(F645)
	S889= IRMux.MemData={16,rS,rT,UIMM}                         Path(S883,S888)
	S890= IRMux.Out={16,rS,rT,UIMM}                             IRMux-Select2(S889)
	S891= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F646)
	S892= IR_MEM.Out=>IR_DMMU1.In                               Premise(F647)
	S893= IR_DMMU1.In={16,rS,rT,UIMM}                           Path(S771,S892)
	S894= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F648)
	S895= IR_ID.Out=>IR_EX.In                                   Premise(F649)
	S896= IR_EX.In={16,rS,rT,UIMM}                              Path(S766,S895)
	S897= ICache.Out=>IR_ID.In                                  Premise(F650)
	S898= IRMux.Out=>IR_ID.In                                   Premise(F651)
	S899= IR_ID.In={16,rS,rT,UIMM}                              Path(S890,S898)
	S900= ICache.Out=>IR_IMMU.In                                Premise(F652)
	S901= IR_EX.Out=>IR_MEM.In                                  Premise(F653)
	S902= IR_MEM.In={16,rS,rT,UIMM}                             Path(S761,S901)
	S903= IR_DMMU2.Out=>IR_WB.In                                Premise(F654)
	S904= IR_MEM.Out=>IR_WB.In                                  Premise(F655)
	S905= IR_WB.In={16,rS,rT,UIMM}                              Path(S771,S904)
	S906= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F656)
	S907= LIMMEXT.In=UIMM                                       Path(S770,S906)
	S908= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S907)
	S909= B_EX.In={16{0},UIMM}                                  Path(S908,S796)
	S910= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F657)
	S911= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F658)
	S912= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F659)
	S913= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F660)
	S914= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F661)
	S915= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F662)
	S916= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F663)
	S917= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F664)
	S918= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F665)
	S919= CU_EX.IRFunc1=rT                                      Path(S764,S918)
	S920= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F666)
	S921= CU_EX.IRFunc2=rS                                      Path(S763,S920)
	S922= IR_EX.Out31_26=>CU_EX.Op                              Premise(F667)
	S923= CU_EX.Op=16                                           Path(S762,S922)
	S924= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F668)
	S925= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F669)
	S926= CU_ID.IRFunc1=rT                                      Path(S769,S925)
	S927= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F670)
	S928= CU_ID.IRFunc2=rS                                      Path(S768,S927)
	S929= IR_ID.Out31_26=>CU_ID.Op                              Premise(F671)
	S930= CU_ID.Op=16                                           Path(S767,S929)
	S931= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F672)
	S932= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F673)
	S933= CU_MEM.IRFunc1=rT                                     Path(S774,S932)
	S934= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F674)
	S935= CU_MEM.IRFunc2=rS                                     Path(S773,S934)
	S936= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F675)
	S937= CU_MEM.Op=16                                          Path(S772,S936)
	S938= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F676)
	S939= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F677)
	S940= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F678)
	S941= IR_WB.Out31_26=>CU_WB.Op                              Premise(F679)
	S942= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F680)
	S943= CtrlA_EX=0                                            Premise(F681)
	S944= [A_EX]=FU(a)                                          A_EX-Hold(S710,S943)
	S945= CtrlB_EX=0                                            Premise(F682)
	S946= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S712,S945)
	S947= CtrlALUOut_MEM=0                                      Premise(F683)
	S948= [ALUOut_MEM]=FU(a)^{16{0},UIMM}                       ALUOut_MEM-Hold(S714,S947)
	S949= CtrlALUOut_DMMU1=1                                    Premise(F684)
	S950= [ALUOut_DMMU1]=FU(a)^{16{0},UIMM}                     ALUOut_DMMU1-Write(S788,S949)
	S951= CtrlALUOut_DMMU2=0                                    Premise(F685)
	S952= CtrlALUOut_WB=1                                       Premise(F686)
	S953= [ALUOut_WB]=FU(a)^{16{0},UIMM}                        ALUOut_WB-Write(S793,S952)
	S954= CtrlA_MEM=0                                           Premise(F687)
	S955= CtrlA_WB=1                                            Premise(F688)
	S956= CtrlB_MEM=0                                           Premise(F689)
	S957= CtrlB_WB=1                                            Premise(F690)
	S958= CtrlICache=0                                          Premise(F691)
	S959= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S723,S958)
	S960= CtrlIMMU=0                                            Premise(F692)
	S961= CtrlIR_DMMU1=1                                        Premise(F693)
	S962= [IR_DMMU1]={16,rS,rT,UIMM}                            IR_DMMU1-Write(S893,S961)
	S963= CtrlIR_DMMU2=0                                        Premise(F694)
	S964= CtrlIR_EX=0                                           Premise(F695)
	S965= [IR_EX]={16,rS,rT,UIMM}                               IR_EX-Hold(S728,S964)
	S966= CtrlIR_ID=0                                           Premise(F696)
	S967= [IR_ID]={16,rS,rT,UIMM}                               IR_ID-Hold(S730,S966)
	S968= CtrlIR_IMMU=0                                         Premise(F697)
	S969= CtrlIR_MEM=0                                          Premise(F698)
	S970= [IR_MEM]={16,rS,rT,UIMM}                              IR_MEM-Hold(S733,S969)
	S971= CtrlIR_WB=1                                           Premise(F699)
	S972= [IR_WB]={16,rS,rT,UIMM}                               IR_WB-Write(S905,S971)
	S973= CtrlGPR=0                                             Premise(F700)
	S974= GPR[rS]=a                                             GPR-Hold(S736,S973)
	S975= CtrlIAddrReg=0                                        Premise(F701)
	S976= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S738,S975)
	S977= CtrlPC=0                                              Premise(F702)
	S978= CtrlPCInc=0                                           Premise(F703)
	S979= PC[CIA]=addr                                          PC-Hold(S741,S978)
	S980= PC[Out]=addr+4                                        PC-Hold(S742,S977,S978)
	S981= CtrlIMem=0                                            Premise(F704)
	S982= IMem[{pid,addr}]={16,rS,rT,UIMM}                      IMem-Hold(S744,S981)
	S983= CtrlICacheReg=0                                       Premise(F705)
	S984= CtrlASIDIn=0                                          Premise(F706)
	S985= CtrlCP0=0                                             Premise(F707)
	S986= CP0[ASID]=pid                                         CP0-Hold(S748,S985)
	S987= CtrlEPCIn=0                                           Premise(F708)
	S988= CtrlExCodeIn=0                                        Premise(F709)
	S989= CtrlIRMux=0                                           Premise(F710)

WB	S990= A_EX.Out=FU(a)                                        A_EX-Out(S944)
	S991= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S944)
	S992= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S944)
	S993= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S946)
	S994= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S946)
	S995= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S946)
	S996= ALUOut_MEM.Out=FU(a)^{16{0},UIMM}                     ALUOut_MEM-Out(S948)
	S997= ALUOut_MEM.Out1_0={FU(a)^{16{0},UIMM}}[1:0]           ALUOut_MEM-Out(S948)
	S998= ALUOut_MEM.Out4_0={FU(a)^{16{0},UIMM}}[4:0]           ALUOut_MEM-Out(S948)
	S999= ALUOut_DMMU1.Out=FU(a)^{16{0},UIMM}                   ALUOut_DMMU1-Out(S950)
	S1000= ALUOut_DMMU1.Out1_0={FU(a)^{16{0},UIMM}}[1:0]        ALUOut_DMMU1-Out(S950)
	S1001= ALUOut_DMMU1.Out4_0={FU(a)^{16{0},UIMM}}[4:0]        ALUOut_DMMU1-Out(S950)
	S1002= ALUOut_WB.Out=FU(a)^{16{0},UIMM}                     ALUOut_WB-Out(S953)
	S1003= ALUOut_WB.Out1_0={FU(a)^{16{0},UIMM}}[1:0]           ALUOut_WB-Out(S953)
	S1004= ALUOut_WB.Out4_0={FU(a)^{16{0},UIMM}}[4:0]           ALUOut_WB-Out(S953)
	S1005= IR_DMMU1.Out={16,rS,rT,UIMM}                         IR_DMMU1-Out(S962)
	S1006= IR_DMMU1.Out31_26=16                                 IR_DMMU1-Out(S962)
	S1007= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S962)
	S1008= IR_DMMU1.Out20_16=rT                                 IR_DMMU1-Out(S962)
	S1009= IR_DMMU1.Out15_0=UIMM                                IR_DMMU1-Out(S962)
	S1010= IR_EX.Out={16,rS,rT,UIMM}                            IR_EX-Out(S965)
	S1011= IR_EX.Out31_26=16                                    IR_EX-Out(S965)
	S1012= IR_EX.Out25_21=rS                                    IR_EX-Out(S965)
	S1013= IR_EX.Out20_16=rT                                    IR_EX-Out(S965)
	S1014= IR_EX.Out15_0=UIMM                                   IR_EX-Out(S965)
	S1015= IR_ID.Out={16,rS,rT,UIMM}                            IR-Out(S967)
	S1016= IR_ID.Out31_26=16                                    IR-Out(S967)
	S1017= IR_ID.Out25_21=rS                                    IR-Out(S967)
	S1018= IR_ID.Out20_16=rT                                    IR-Out(S967)
	S1019= IR_ID.Out15_0=UIMM                                   IR-Out(S967)
	S1020= IR_MEM.Out={16,rS,rT,UIMM}                           IR_MEM-Out(S970)
	S1021= IR_MEM.Out31_26=16                                   IR_MEM-Out(S970)
	S1022= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S970)
	S1023= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S970)
	S1024= IR_MEM.Out15_0=UIMM                                  IR_MEM-Out(S970)
	S1025= IR_WB.Out={16,rS,rT,UIMM}                            IR-Out(S972)
	S1026= IR_WB.Out31_26=16                                    IR-Out(S972)
	S1027= IR_WB.Out25_21=rS                                    IR-Out(S972)
	S1028= IR_WB.Out20_16=rT                                    IR-Out(S972)
	S1029= IR_WB.Out15_0=UIMM                                   IR-Out(S972)
	S1030= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S976)
	S1031= IAddrReg.Out1_0={{pid,addr}}[1:0]                    IAddrReg-Out(S976)
	S1032= IAddrReg.Out4_0={{pid,addr}}[4:0]                    IAddrReg-Out(S976)
	S1033= PC.CIA=addr                                          PC-Out(S979)
	S1034= PC.CIA31_28=addr[31:28]                              PC-Out(S979)
	S1035= PC.Out=addr+4                                        PC-Out(S980)
	S1036= CP0.ASID=pid                                         CP0-Read-ASID(S986)
	S1037= A_EX.Out=>ALU.A                                      Premise(F993)
	S1038= ALU.A=FU(a)                                          Path(S990,S1037)
	S1039= B_EX.Out=>ALU.B                                      Premise(F994)
	S1040= ALU.B={16{0},UIMM}                                   Path(S993,S1039)
	S1041= ALUOut_MEM.Out=>ALUOut_DMMU1.In                      Premise(F995)
	S1042= ALUOut_DMMU1.In=FU(a)^{16{0},UIMM}                   Path(S996,S1041)
	S1043= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                    Premise(F996)
	S1044= ALUOut_DMMU2.In=FU(a)^{16{0},UIMM}                   Path(S999,S1043)
	S1045= ALU.Out=>ALUOut_MEM.In                               Premise(F997)
	S1046= ALUOut_DMMU2.Out=>ALUOut_WB.In                       Premise(F998)
	S1047= ALUOut_MEM.Out=>ALUOut_WB.In                         Premise(F999)
	S1048= ALUOut_WB.In=FU(a)^{16{0},UIMM}                      Path(S996,S1047)
	S1049= FU.OutID1=>A_EX.In                                   Premise(F1000)
	S1050= A_MEM.Out=>A_WB.In                                   Premise(F1001)
	S1051= LIMMEXT.Out=>B_EX.In                                 Premise(F1002)
	S1052= B_MEM.Out=>B_WB.In                                   Premise(F1003)
	S1053= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F1004)
	S1054= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F1005)
	S1055= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F1006)
	S1056= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F1007)
	S1057= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F1008)
	S1058= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F1009)
	S1059= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F1010)
	S1060= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F1011)
	S1061= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F1012)
	S1062= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F1013)
	S1063= FU.Bub_ID=>CU_ID.Bub                                 Premise(F1014)
	S1064= FU.Halt_ID=>CU_ID.Halt                               Premise(F1015)
	S1065= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F1016)
	S1066= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F1017)
	S1067= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F1018)
	S1068= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F1019)
	S1069= FU.Bub_IF=>CU_IF.Bub                                 Premise(F1020)
	S1070= FU.Halt_IF=>CU_IF.Halt                               Premise(F1021)
	S1071= ICache.Hit=>CU_IF.ICacheHit                          Premise(F1022)
	S1072= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F1023)
	S1073= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F1024)
	S1074= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F1025)
	S1075= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F1026)
	S1076= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F1027)
	S1077= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F1028)
	S1078= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F1029)
	S1079= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F1030)
	S1080= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F1031)
	S1081= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F1032)
	S1082= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F1033)
	S1083= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F1034)
	S1084= ICache.Hit=>FU.ICacheHit                             Premise(F1035)
	S1085= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F1036)
	S1086= FU.IR_DMMU1={16,rS,rT,UIMM}                          Path(S1005,S1085)
	S1087= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F1037)
	S1088= IR_EX.Out=>FU.IR_EX                                  Premise(F1038)
	S1089= FU.IR_EX={16,rS,rT,UIMM}                             Path(S1010,S1088)
	S1090= IR_ID.Out=>FU.IR_ID                                  Premise(F1039)
	S1091= FU.IR_ID={16,rS,rT,UIMM}                             Path(S1015,S1090)
	S1092= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F1040)
	S1093= IR_MEM.Out=>FU.IR_MEM                                Premise(F1041)
	S1094= FU.IR_MEM={16,rS,rT,UIMM}                            Path(S1020,S1093)
	S1095= IR_WB.Out=>FU.IR_WB                                  Premise(F1042)
	S1096= FU.IR_WB={16,rS,rT,UIMM}                             Path(S1025,S1095)
	S1097= ALUOut_DMMU1.Out=>FU.InDMMU1                         Premise(F1043)
	S1098= FU.InDMMU1=FU(a)^{16{0},UIMM}                        Path(S999,S1097)
	S1099= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                   Premise(F1044)
	S1100= FU.InDMMU1_WReg=rT                                   Path(S1008,S1099)
	S1101= ALUOut_DMMU2.Out=>FU.InDMMU2                         Premise(F1045)
	S1102= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                   Premise(F1046)
	S1103= ALU.Out=>FU.InEX                                     Premise(F1047)
	S1104= IR_EX.Out20_16=>FU.InEX_WReg                         Premise(F1048)
	S1105= FU.InEX_WReg=rT                                      Path(S1013,S1104)
	S1106= GPR.Rdata1=>FU.InID1                                 Premise(F1049)
	S1107= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F1050)
	S1108= FU.InID1_RReg=rS                                     Path(S1017,S1107)
	S1109= ALUOut_MEM.Out=>FU.InMEM                             Premise(F1051)
	S1110= FU.InMEM=FU(a)^{16{0},UIMM}                          Path(S996,S1109)
	S1111= IR_MEM.Out20_16=>FU.InMEM_WReg                       Premise(F1052)
	S1112= FU.InMEM_WReg=rT                                     Path(S1023,S1111)
	S1113= ALUOut_WB.Out=>FU.InWB                               Premise(F1053)
	S1114= FU.InWB=FU(a)^{16{0},UIMM}                           Path(S1002,S1113)
	S1115= IR_WB.Out20_16=>FU.InWB_WReg                         Premise(F1054)
	S1116= FU.InWB_WReg=rT                                      Path(S1028,S1115)
	S1117= IR_ID.Out25_21=>GPR.RReg1                            Premise(F1055)
	S1118= GPR.RReg1=rS                                         Path(S1017,S1117)
	S1119= GPR.Rdata1=a                                         GPR-Read(S1118,S974)
	S1120= FU.InID1=a                                           Path(S1119,S1106)
	S1121= FU.OutID1=FU(a)                                      FU-Forward(S1120)
	S1122= A_EX.In=FU(a)                                        Path(S1121,S1049)
	S1123= ALUOut_WB.Out=>GPR.WData                             Premise(F1056)
	S1124= GPR.WData=FU(a)^{16{0},UIMM}                         Path(S1002,S1123)
	S1125= IR_WB.Out20_16=>GPR.WReg                             Premise(F1057)
	S1126= GPR.WReg=rT                                          Path(S1028,S1125)
	S1127= IMMU.Addr=>IAddrReg.In                               Premise(F1058)
	S1128= PC.Out=>ICache.IEA                                   Premise(F1059)
	S1129= ICache.IEA=addr+4                                    Path(S1035,S1128)
	S1130= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1129)
	S1131= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1130,S1071)
	S1132= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1130,S1084)
	S1133= PC.Out=>ICache.IEA                                   Premise(F1060)
	S1134= IMem.MEM8WordOut=>ICache.WData                       Premise(F1061)
	S1135= ICache.Out=>ICacheReg.In                             Premise(F1062)
	S1136= PC.Out=>IMMU.IEA                                     Premise(F1063)
	S1137= IMMU.IEA=addr+4                                      Path(S1035,S1136)
	S1138= CP0.ASID=>IMMU.PID                                   Premise(F1064)
	S1139= IMMU.PID=pid                                         Path(S1036,S1138)
	S1140= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1139,S1137)
	S1141= IAddrReg.In={pid,addr+4}                             Path(S1140,S1127)
	S1142= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1139,S1137)
	S1143= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1142,S1072)
	S1144= IAddrReg.Out=>IMem.RAddr                             Premise(F1065)
	S1145= IMem.RAddr={pid,addr}                                Path(S1030,S1144)
	S1146= IMem.Out={16,rS,rT,UIMM}                             IMem-Read(S1145,S982)
	S1147= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1145,S982)
	S1148= ICache.WData=IMemGet8Word({pid,addr})                Path(S1147,S1134)
	S1149= ICacheReg.Out=>IRMux.CacheData                       Premise(F1066)
	S1150= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F1067)
	S1151= IMem.Out=>IRMux.MemData                              Premise(F1068)
	S1152= IRMux.MemData={16,rS,rT,UIMM}                        Path(S1146,S1151)
	S1153= IRMux.Out={16,rS,rT,UIMM}                            IRMux-Select2(S1152)
	S1154= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F1069)
	S1155= IR_MEM.Out=>IR_DMMU1.In                              Premise(F1070)
	S1156= IR_DMMU1.In={16,rS,rT,UIMM}                          Path(S1020,S1155)
	S1157= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F1071)
	S1158= IR_DMMU2.In={16,rS,rT,UIMM}                          Path(S1005,S1157)
	S1159= IR_ID.Out=>IR_EX.In                                  Premise(F1072)
	S1160= IR_EX.In={16,rS,rT,UIMM}                             Path(S1015,S1159)
	S1161= ICache.Out=>IR_ID.In                                 Premise(F1073)
	S1162= IRMux.Out=>IR_ID.In                                  Premise(F1074)
	S1163= IR_ID.In={16,rS,rT,UIMM}                             Path(S1153,S1162)
	S1164= ICache.Out=>IR_IMMU.In                               Premise(F1075)
	S1165= IR_EX.Out=>IR_MEM.In                                 Premise(F1076)
	S1166= IR_MEM.In={16,rS,rT,UIMM}                            Path(S1010,S1165)
	S1167= IR_DMMU2.Out=>IR_WB.In                               Premise(F1077)
	S1168= IR_MEM.Out=>IR_WB.In                                 Premise(F1078)
	S1169= IR_WB.In={16,rS,rT,UIMM}                             Path(S1020,S1168)
	S1170= IR_ID.Out15_0=>LIMMEXT.In                            Premise(F1079)
	S1171= LIMMEXT.In=UIMM                                      Path(S1019,S1170)
	S1172= LIMMEXT.Out={16{0},UIMM}                             LIMMEXT(S1171)
	S1173= B_EX.In={16{0},UIMM}                                 Path(S1172,S1051)
	S1174= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F1080)
	S1175= CU_DMMU1.IRFunc1=rT                                  Path(S1008,S1174)
	S1176= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F1081)
	S1177= CU_DMMU1.IRFunc2=rS                                  Path(S1007,S1176)
	S1178= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F1082)
	S1179= CU_DMMU1.Op=16                                       Path(S1006,S1178)
	S1180= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F1083)
	S1181= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F1084)
	S1182= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F1085)
	S1183= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F1086)
	S1184= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F1087)
	S1185= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F1088)
	S1186= CU_EX.IRFunc1=rT                                     Path(S1013,S1185)
	S1187= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F1089)
	S1188= CU_EX.IRFunc2=rS                                     Path(S1012,S1187)
	S1189= IR_EX.Out31_26=>CU_EX.Op                             Premise(F1090)
	S1190= CU_EX.Op=16                                          Path(S1011,S1189)
	S1191= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F1091)
	S1192= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F1092)
	S1193= CU_ID.IRFunc1=rT                                     Path(S1018,S1192)
	S1194= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F1093)
	S1195= CU_ID.IRFunc2=rS                                     Path(S1017,S1194)
	S1196= IR_ID.Out31_26=>CU_ID.Op                             Premise(F1094)
	S1197= CU_ID.Op=16                                          Path(S1016,S1196)
	S1198= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F1095)
	S1199= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F1096)
	S1200= CU_MEM.IRFunc1=rT                                    Path(S1023,S1199)
	S1201= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F1097)
	S1202= CU_MEM.IRFunc2=rS                                    Path(S1022,S1201)
	S1203= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F1098)
	S1204= CU_MEM.Op=16                                         Path(S1021,S1203)
	S1205= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F1099)
	S1206= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F1100)
	S1207= CU_WB.IRFunc1=rT                                     Path(S1028,S1206)
	S1208= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F1101)
	S1209= CU_WB.IRFunc2=rS                                     Path(S1027,S1208)
	S1210= IR_WB.Out31_26=>CU_WB.Op                             Premise(F1102)
	S1211= CU_WB.Op=16                                          Path(S1026,S1210)
	S1212= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F1103)
	S1213= CtrlA_EX=0                                           Premise(F1104)
	S1214= [A_EX]=FU(a)                                         A_EX-Hold(S944,S1213)
	S1215= CtrlB_EX=0                                           Premise(F1105)
	S1216= [B_EX]={16{0},UIMM}                                  B_EX-Hold(S946,S1215)
	S1217= CtrlALUOut_MEM=0                                     Premise(F1106)
	S1218= [ALUOut_MEM]=FU(a)^{16{0},UIMM}                      ALUOut_MEM-Hold(S948,S1217)
	S1219= CtrlALUOut_DMMU1=0                                   Premise(F1107)
	S1220= [ALUOut_DMMU1]=FU(a)^{16{0},UIMM}                    ALUOut_DMMU1-Hold(S950,S1219)
	S1221= CtrlALUOut_DMMU2=0                                   Premise(F1108)
	S1222= CtrlALUOut_WB=0                                      Premise(F1109)
	S1223= [ALUOut_WB]=FU(a)^{16{0},UIMM}                       ALUOut_WB-Hold(S953,S1222)
	S1224= CtrlA_MEM=0                                          Premise(F1110)
	S1225= CtrlA_WB=0                                           Premise(F1111)
	S1226= CtrlB_MEM=0                                          Premise(F1112)
	S1227= CtrlB_WB=0                                           Premise(F1113)
	S1228= CtrlICache=0                                         Premise(F1114)
	S1229= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S959,S1228)
	S1230= CtrlIMMU=0                                           Premise(F1115)
	S1231= CtrlIR_DMMU1=0                                       Premise(F1116)
	S1232= [IR_DMMU1]={16,rS,rT,UIMM}                           IR_DMMU1-Hold(S962,S1231)
	S1233= CtrlIR_DMMU2=0                                       Premise(F1117)
	S1234= CtrlIR_EX=0                                          Premise(F1118)
	S1235= [IR_EX]={16,rS,rT,UIMM}                              IR_EX-Hold(S965,S1234)
	S1236= CtrlIR_ID=0                                          Premise(F1119)
	S1237= [IR_ID]={16,rS,rT,UIMM}                              IR_ID-Hold(S967,S1236)
	S1238= CtrlIR_IMMU=0                                        Premise(F1120)
	S1239= CtrlIR_MEM=0                                         Premise(F1121)
	S1240= [IR_MEM]={16,rS,rT,UIMM}                             IR_MEM-Hold(S970,S1239)
	S1241= CtrlIR_WB=0                                          Premise(F1122)
	S1242= [IR_WB]={16,rS,rT,UIMM}                              IR_WB-Hold(S972,S1241)
	S1243= CtrlGPR=1                                            Premise(F1123)
	S1244= GPR[rT]=FU(a)^{16{0},UIMM}                           GPR-Write(S1126,S1124,S1243)
	S1245= CtrlIAddrReg=0                                       Premise(F1124)
	S1246= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S976,S1245)
	S1247= CtrlPC=0                                             Premise(F1125)
	S1248= CtrlPCInc=0                                          Premise(F1126)
	S1249= PC[CIA]=addr                                         PC-Hold(S979,S1248)
	S1250= PC[Out]=addr+4                                       PC-Hold(S980,S1247,S1248)
	S1251= CtrlIMem=0                                           Premise(F1127)
	S1252= IMem[{pid,addr}]={16,rS,rT,UIMM}                     IMem-Hold(S982,S1251)
	S1253= CtrlICacheReg=0                                      Premise(F1128)
	S1254= CtrlASIDIn=0                                         Premise(F1129)
	S1255= CtrlCP0=0                                            Premise(F1130)
	S1256= CP0[ASID]=pid                                        CP0-Hold(S986,S1255)
	S1257= CtrlEPCIn=0                                          Premise(F1131)
	S1258= CtrlExCodeIn=0                                       Premise(F1132)
	S1259= CtrlIRMux=0                                          Premise(F1133)

POST	S1214= [A_EX]=FU(a)                                         A_EX-Hold(S944,S1213)
	S1216= [B_EX]={16{0},UIMM}                                  B_EX-Hold(S946,S1215)
	S1218= [ALUOut_MEM]=FU(a)^{16{0},UIMM}                      ALUOut_MEM-Hold(S948,S1217)
	S1220= [ALUOut_DMMU1]=FU(a)^{16{0},UIMM}                    ALUOut_DMMU1-Hold(S950,S1219)
	S1223= [ALUOut_WB]=FU(a)^{16{0},UIMM}                       ALUOut_WB-Hold(S953,S1222)
	S1229= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S959,S1228)
	S1232= [IR_DMMU1]={16,rS,rT,UIMM}                           IR_DMMU1-Hold(S962,S1231)
	S1235= [IR_EX]={16,rS,rT,UIMM}                              IR_EX-Hold(S965,S1234)
	S1237= [IR_ID]={16,rS,rT,UIMM}                              IR_ID-Hold(S967,S1236)
	S1240= [IR_MEM]={16,rS,rT,UIMM}                             IR_MEM-Hold(S970,S1239)
	S1242= [IR_WB]={16,rS,rT,UIMM}                              IR_WB-Hold(S972,S1241)
	S1244= GPR[rT]=FU(a)^{16{0},UIMM}                           GPR-Write(S1126,S1124,S1243)
	S1246= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S976,S1245)
	S1249= PC[CIA]=addr                                         PC-Hold(S979,S1248)
	S1250= PC[Out]=addr+4                                       PC-Hold(S980,S1247,S1248)
	S1252= IMem[{pid,addr}]={16,rS,rT,UIMM}                     IMem-Hold(S982,S1251)
	S1256= CP0[ASID]=pid                                        CP0-Hold(S986,S1255)

