Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Changed wire load model for 'DW01_inc_width4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_4_1_4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_sub_width18' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_UNS_OP_18_18_18' from '(none)' to 'ForQA'. (OPT-170)
Information: Updating design information... (UID-85)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
ac_reg[0]/next_state
ac_reg[1]/next_state
ac_reg[2]/next_state
ac_reg[3]/next_state
ac_reg[4]/next_state
ac_reg[5]/next_state
ac_reg[6]/next_state
ac_reg[7]/next_state
ac_reg[8]/next_state
ac_reg[9]/next_state
ac_reg[10]/next_state
ac_reg[11]/next_state
ac_reg[12]/next_state
ac_reg[13]/next_state
ac_reg[14]/next_state
ac_reg[15]/next_state
ac_reg[16]/next_state
ac_reg[17]/next_state
busy
busy_reg/next_state
busy_reg/synch_enable
it_next_reg[0]/data_in
it_next_reg[1]/data_in
it_next_reg[2]/data_in
it_next_reg[3]/data_in
it_reg[0]/next_state
it_reg[1]/next_state
it_reg[2]/next_state
it_reg[3]/next_state
q_reg[0]/next_state
q_reg[1]/next_state
q_reg[2]/next_state
q_reg[3]/next_state
q_reg[4]/next_state
q_reg[5]/next_state
q_reg[6]/next_state
q_reg[7]/next_state
q_reg[8]/next_state
q_reg[9]/next_state
q_reg[10]/next_state
q_reg[11]/next_state
q_reg[12]/next_state
q_reg[13]/next_state
q_reg[14]/next_state
q_reg[15]/next_state
rem[0]
rem[1]
rem[2]
rem[3]
rem[4]
rem[5]
rem[6]
rem[7]
rem[8]
rem[9]
rem[10]
rem[11]
rem[12]
rem[13]
rem[14]
rem[15]
rem_reg[0]/next_state
rem_reg[0]/synch_enable
rem_reg[1]/next_state
rem_reg[1]/synch_enable
rem_reg[2]/next_state
rem_reg[2]/synch_enable
rem_reg[3]/next_state
rem_reg[3]/synch_enable
rem_reg[4]/next_state
rem_reg[4]/synch_enable
rem_reg[5]/next_state
rem_reg[5]/synch_enable
rem_reg[6]/next_state
rem_reg[6]/synch_enable
rem_reg[7]/next_state
rem_reg[7]/synch_enable
rem_reg[8]/next_state
rem_reg[8]/synch_enable
rem_reg[9]/next_state
rem_reg[9]/synch_enable
rem_reg[10]/next_state
rem_reg[10]/synch_enable
rem_reg[11]/next_state
rem_reg[11]/synch_enable
rem_reg[12]/next_state
rem_reg[12]/synch_enable
rem_reg[13]/next_state
rem_reg[13]/synch_enable
rem_reg[14]/next_state
rem_reg[14]/synch_enable
rem_reg[15]/next_state
rem_reg[15]/synch_enable
root[0]
root[1]
root[2]
root[3]
root[4]
root[5]
root[6]
root[7]
root[8]
root[9]
root[10]
root[11]
root[12]
root[13]
root[14]
root[15]
root_reg[0]/next_state
root_reg[0]/synch_enable
root_reg[1]/next_state
root_reg[1]/synch_enable
root_reg[2]/next_state
root_reg[2]/synch_enable
root_reg[3]/next_state
root_reg[3]/synch_enable
root_reg[4]/next_state
root_reg[4]/synch_enable
root_reg[5]/next_state
root_reg[5]/synch_enable
root_reg[6]/next_state
root_reg[6]/synch_enable
root_reg[7]/next_state
root_reg[7]/synch_enable
root_reg[8]/next_state
root_reg[8]/synch_enable
root_reg[9]/next_state
root_reg[9]/synch_enable
root_reg[10]/next_state
root_reg[10]/synch_enable
root_reg[11]/next_state
root_reg[11]/synch_enable
root_reg[12]/next_state
root_reg[12]/synch_enable
root_reg[13]/next_state
root_reg[13]/synch_enable
root_reg[14]/next_state
root_reg[14]/synch_enable
root_reg[15]/next_state
root_reg[15]/synch_enable
valid
valid_reg/next_state
valid_reg/synch_enable
x_reg[2]/next_state
x_reg[3]/next_state
x_reg[4]/next_state
x_reg[5]/next_state
x_reg[6]/next_state
x_reg[7]/next_state
x_reg[8]/next_state
x_reg[9]/next_state
x_reg[10]/next_state
x_reg[11]/next_state
x_reg[12]/next_state
x_reg[13]/next_state
x_reg[14]/next_state
x_reg[15]/next_state

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
