\doxysection{NVIC\+\_\+\+Type Struct Reference}
\hypertarget{struct_n_v_i_c___type}{}\label{struct_n_v_i_c___type}\index{NVIC\_Type@{NVIC\_Type}}


Structure type to access the Nested Vectored Interrupt Controller (NVIC).  




{\ttfamily \#include $<$core\+\_\+cm4.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga0bf79013b539f9f929c75bd50f8ec67d}{ISER}} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t {\bfseries RESERVED0} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf458bc93cfb899fc1c77c5d1f39dde88}{ICER}} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t {\bfseries RSERVED1} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab39acf254b485e3ad71b18aa9f1ca594}{ISPR}} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t {\bfseries RESERVED2} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga8165d9a8c0090021e56bbe91c2c44667}{ICPR}} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t {\bfseries RESERVED3} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8694e172f431db09b5d570993da3917}{IABR}} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t {\bfseries RESERVED4} \mbox{[}56\mbox{]}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga38c377984f751265667317981f101bb4}{IP}} \mbox{[}240\mbox{]}
\item 
uint32\+\_\+t {\bfseries RESERVED5} \mbox{[}644\mbox{]}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga471c399bb79454dcdfb342a31a5684ae}{STIR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Structure type to access the Nested Vectored Interrupt Controller (NVIC). 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
VGA\+\_\+\+Driver/\+Core/\+Inc/\mbox{\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}}\end{DoxyCompactItemize}
