module counter24
(clk0,a_to_g1,a_to_g0,clr);
input wire clk0,clr;
output reg [6:0]a_to_g1,a_to_g0;
 reg [4:0]q1,q0;

reg clk1=0;
reg [25:0]cnt;
parameter T01S=26'd25000000;//period of clk1 is 1 second

always @(posedge clk0)
begin 
	if(cnt==T01S-26'd1)
		begin
			cnt<=0;
			clk1=~clk1;
		end
	else
		cnt=cnt+1;
end


always @(posedge clk1 or negedge clr)
begin
	if(!clr)
		begin 
			q1<=0;
			q0<=0;
		end
	else if(q1=='d2&&q0=='d3)
		begin
			q1<=0;
			q0<=0;
		end
	else if(q0=='d9)
		begin
			q0<=0;
			q1<=q1+1;
		end
	else 
		q0<=q0+1;
end


//hex7seg,十六进制7段解码器

always @(q1)
case(q1)
	'd0:a_to_g1=7'b1000000;
	'd1:a_to_g1=7'b1111001;
	'd2:a_to_g1=7'b0100100;
endcase

always @(q0)
case(q0)
	'd0:a_to_g0=7'b1000000;
	'd1:a_to_g0=7'b1111001;
	'd2:a_to_g0=7'b0100100;
	'd3:a_to_g0=7'b0110000;
	'd4:a_to_g0=7'b0011001;
	'd5:a_to_g0=7'b0010010;
	'd6:a_to_g0=7'b0000010;
	'd7:a_to_g0=7'b1011000;
	'd8:a_to_g0=7'b0000000;
	'd9:a_to_g0=7'b0010000;
endcase


endmodule 
	