@INPROCEEDINGS{sel,
author={Homsirikamol, E. and Gaj, K.},
booktitle={ReConFigurable Computing and FPGAs (ReConFig), 2014 International Conference on},
title={{Can high-level synthesis compete against a hand-written code in the cryptographic domain? A case study}},
year={2014},
month={Dec},
pages={1-8},
keywords={cryptography;high level synthesis;Xilinx Vivado HLS;advanced encryption standard;clock frequency;cryptographic algorithm;cryptographic domain;cryptographic module;hand-written code;hand-written register-transfer level;high-level synthesis;Clocks;Encryption;Field programmable gate arrays;Hardware;Hardware design languages;Software;AES;Advanced Encryption Standard;Cryptography;FPGA;High-level synthesis},
doi={10.1109/ReConFig.2014.7032504},}

@ARTICLE{1,
author={Martin, G. and Smith, G.},
journal={Design Test of Computers, IEEE},
title={{High-Level Synthesis: Past, Present, and Future}},
year={2009},
month={July},
volume={26},
number={4},
pages={18-25},
keywords={high level synthesis;HLS tools;high-level synthesis;industry adoption;system-level design;Algorithm design and analysis;Commercialization;Computer industry;Electronic design automation and methodology;Electronics industry;Hardware;High level synthesis;History;Machinery production industries;Physics computing;ESL synthesis;High-level synthesis;behavioral synthesis;commercial use;design and test;history},
doi={10.1109/MDT.2009.83},
ISSN={0740-7475},}

@INPROCEEDINGS{3,
author={Rupnow, K. and Yun Liang and Yinan Li and Deming Chen},
booktitle={ASIC (ASICON), 2011 IEEE 9th International Conference on},
title={{A study of high-level synthesis: Promises and challenges}},
year={2011},
month={Oct},
pages={1102-1105},
keywords={field programmable gate arrays;hardware description languages;high level synthesis;AutoPilot;C/C++/SystemC;FPGA;HDL;HLS tools;computation demand;computer vision;cryptography;energy consumption constraints;hardware description languages;hardware development;high level languages;high level synthesis;high-level synthesis;networking;Cryptography;Optimization;Pipeline processing;Usability},
doi={10.1109/ASICON.2011.6157401},
ISSN={2162-7541},}

@article{4,
 author = {Liang, Yun and Rupnow, Kyle and Li, Yinan and Min, Dongbo and Do, Minh N. and Chen, Deming},
 title = {{High-level Synthesis: Productivity, Performance, and Software Constraints}},
 journal = {JECE},
 issue_date = {January 2012},
 volume = {2012},
 month = jan,
 year = {2012},
 issn = {2090-0147},
 pages = {1:1--1:1},
 articleno = {1},
 numpages = {1},
 url = {http://dx.doi.org/10.1155/2012/649057},
 doi = {10.1155/2012/649057},
 acmid = {2215537},
 publisher = {Hindawi Publishing Corp.},
 address = {New York, NY, United States},
} 

@inproceedings{5,
 author = {Gruian, Flavius and Westmijze, Mark},
 title = {{VHDL vs. Bluespec System Verilog: A Case Study on a Java Embedded Architecture}},
 booktitle = {Proceedings of the 2008 ACM Symposium on Applied Computing},
 series = {SAC '08},
 year = {2008},
 isbn = {978-1-59593-753-7},
 location = {Fortaleza, Ceara, Brazil},
 pages = {1492--1497},
 numpages = {6},
 url = {http://doi.acm.org/10.1145/1363686.1364037},
 doi = {10.1145/1363686.1364037},
 acmid = {1364037},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Bluespec, embedded systems, java processor},
} 

@ARTICLE{6,
author={Cong, J. and Bin Liu and Neuendorffer, S. and Noguera, J. and Vissers, K. and Zhiru Zhang},
journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on},
title={{High-Level Synthesis for FPGAs: From Prototyping to Deployment}},
year={2011},
month={April},
volume={30},
number={4},
pages={473-491},
keywords={field programmable gate arrays;network synthesis;system-on-chip;AutoESL AutoPilot HLS tool;C-to-FPGA synthesis solutions;SoC;Xilinx FPGA;commercial high-level synthesis systems;domain-specific system-level implementation platforms;field-programmable gate array designs;hand-coded design;improved design productivity;platform-based modeling;register transfer level;robust compilation technology;sphere decoder;system-on-chip design complexity;wide language coverage;Algorithm design and analysis;Field programmable gate arrays;Hardware;Optimization;Program processors;System-on-a-chip;Domain-specific design;field-programmable gate array (FPGA);high-level synthesis (HLS);quality of results (QoR)},
doi={10.1109/TCAD.2011.2110592},
ISSN={0278-0070},}

@ARTICLE{7,
author={{Berkeley Design Technology Inc.}},
journal={Executive Summary},
title={{An Independent Evaluation of: High-Level Synthesis Tools for Xilinx FPGAs}},
year={2010},
url = {http://www.bdti.com/MyBDTI/pubs/Xilinx_hlstcp.pdf},
}

@ARTICLE{8,
author={Burns, F. and Murphy, J. and Shang, D. and Koelmans, A. and Yakorlev, A.},
journal={Computers Digital Techniques, IET},
title={{Dynamic global security-aware synthesis using SystemC}},
year={2007},
month={July},
volume={1},
number={4},
pages={405-413},
keywords={Petri nets;asynchronous circuits;cryptography;hardware description languages;high level synthesis;low-power electronics;scheduling;software libraries;SystemC behavioural description library;SystemC specification language;annotated nets;circuit synthesis;dynamic global security-aware synthesis flow;global security-aware scheduling algorithm;secure asynchronous crypto-accelerators},
doi={10.1049/iet-cdt:20060121},
ISSN={1751-8601},}

@INPROCEEDINGS{9,
author={Ernst, M. and Klupsch, S. and Hauck, O. and Huss, S.A.},
booktitle={Rapid System Prototyping, 12th International Workshop on, 2001.},
title={{Rapid prototyping for hardware accelerated elliptic curve public-key cryptosystems}},
year={2001},
month={},
pages={24-29},
keywords={application specific integrated circuits;elliptic equations;field programmable gate arrays;logic CAD;public key cryptography;software prototyping;ASIC realisation;FPGA;RTL-based synthesis;custom RTL description;exhaustive design testing;generator-based design;hardware-accelerated elliptic curve public-key cryptosystems;high-level synthesis;interface emulation;key size;multiplier radix;performance;rapid prototyping;register transfer level;security;validation methodology;Acceleration;Application specific integrated circuits;Design methodology;Elliptic curve cryptography;Elliptic curves;Field programmable gate arrays;Hardware;High level synthesis;Prototypes;Public key cryptography},
doi={10.1109/IWRSP.2001.933834},}

@INPROCEEDINGS{10,
author={Morioka, S. and Isshiki, T. and Obana, S. and Nakamura, Y. and Sako, K.},
booktitle={Hardware-Oriented Security and Trust (HOST), 2011 IEEE International Symposium on},
title={{Flexible architecture optimization and ASIC implementation of group signature algorithm using a customized HLS methodology}},
year={2011},
month={June},
pages={57-62},
keywords={application specific integrated circuits;digital signatures;embedded systems;high level synthesis;logic arrays;public key cryptography;ASIC implementation;H-W IP core;LSI process technologies;SoC;custom made scheduler;customized HLS methodology;digital signature;elliptic curve;embedded systems;flexible architecture optimization;gate array;group signature algorithm;hash arithmetic functions;long-bit integer;low-power mobile devices;optimized macroarchitecture;power consumption;register transfer level design methodology;slow clock devices;two-level behavioral synthesis approach;Algorithm design and analysis;Clocks;Computer architecture;Elliptic curves;Field programmable gate arrays;Large scale integration;Security},
doi={10.1109/HST.2011.5954996},}

@ARTICLE{11,
author={Ahuja, S. and Gurumani, S.T. and Spackman, C. and Shukla, S.K.},
journal={Design Test of Computers, IEEE},
title={{Hardware Coprocessor Synthesis from an ANSI C Specification}},
year={2009},
month={July},
volume={26},
number={4},
pages={58-67},
keywords={ANSI standards;coprocessors;cryptography;program compilers;ANSI C specification;C2R compiler;advanced encryption standard Rijindael algorithm;algorithmic specification;design space exploration;hardware coprocessor synthesis;hardware implementation;high-level synthesis;Computer architecture;Concurrent computing;Coprocessors;Cryptography;Delay;Hardware design languages;High level synthesis;Moore's Law;Software algorithms;Space exploration;ANSI C;ASIC;C2R methodology;ESL;FPGA;Verilog;design and test;high-level synthesis;power reduction;verification},
doi={10.1109/MDT.2009.81},
ISSN={0740-7475},}

@INPROCEEDINGS{12,
author={Davis, J.P. and Buell, D.A. and Devarkal, S. and Gang Quan},
booktitle={Hardware/Software Codesign and System Synthesis, 2005. CODES+ISSS '05. Third IEEE/ACM/IFIP International Conference on},
title={{High-level synthesis for large bit-width multipliers on FPGAs: a case study}},
year={2005},
month={Sept},
pages={213-218},
keywords={Analytical models;Circuit noise;Circuit synthesis;Elliptic curve cryptography;Error correction;Field programmable gate arrays;High level synthesis;Network synthesis;Throughput;Timing;FPGA devices;design exploration;high level synthesis;large-scale integer multipliers;reconfigurable computing},
doi={10.1145/1084834.1084890},}

@ARTICLE{13,
author={{National Institute of Standards and Technology}},
journal={Federal Information Processing Standards Publications},
title={{FIPS PUB 197: Advanced Encryption Standard (AES)}},
year={2001},
month={Nov},
volume={197},}

@ARTICLE{14,
author={{National Institute of Standards and Technology}},
journal={Special Publications},
title={{SP PUB 800-38A: Recommendation for Block Cipher Modes of Operation}},
year={2001},
month={Dec},
number={38A}
volume={800},}

@ARTICLE{15,
author={Housley, R.},
journal={Internet Engineering Task Force},
title={{Using Advanced Encryption Standard (AES) Counter Mode with IPsec Encapsulating Security Payload (ESP)}},
year={2004},
month={Jan},
number={RFC3636 (Proposed Standard)}
url={http://www.ietf.org/rfc/rfc3686.txt}
}

@ARTICLE{16,
author={Shen, S. and Mao, Y. and Murthy, N.},
journal={{Internet Engineering Task Force}},
title={{Using Advanced Encryption Standard Counter Mode (AES-CTR) with the Internet Key Exchange version 02 (IKEv2) Protocol}},
year={2010},
month={Jul},
number={RFC5930 (Informational)}
url={http://www.ietf.org/rfc/rfc5930.txt}
}

@Misc{17,
author={Barreto, P. and Rijmen, V.},
title =    {{Reference code in ANSI C v2.2}},
howpublished = {\url{http://www.ktana.eu/html/theRijndaeIPage.htm
}},
month={Mar},
year = {2002}
}

@INPROCEEDINGS{18,
author={Hara, Y. and Tomiyama, H. and Honda, S. and Takada, H. and Ishii, K.},
booktitle={Circuits and Systems, 2008. ISCAS 2008. IEEE International Symposium on},
title={{CHStone: A benchmark program suite for practical C-based high-level synthesis}},
year={2008},
month={May},
pages={1192-1195},
keywords={C language;high level synthesis;C-based high-level synthesis;CHStone;benchmark program suite;function-level transformation;Arithmetic;Circuit synthesis;Digital signal processing;Embedded software;Hardware design languages;High level synthesis;Information science;Information technology;Kernel;Microprocessors},
doi={10.1109/ISCAS.2008.4541637},}

@INPROCEEDINGS{19,
author={Gaj, K. and Kaps, J. and Amirineni, V. and Rogawski, M. and Homsirikamol, E. and Brewster, B.Y.},
booktitle={Field Programmable Logic and Applications (FPL), 2010 International Conference on},
title={{ATHENa - Automated Tool for Hardware EvaluatioN: Toward Fair and Comprehensive Benchmarking of Cryptographic Hardware Using FPGAs}},
year={2010},
month={Aug},
pages={414-421},
keywords={benchmark testing;cryptography;field programmable gate arrays;public domain software;FPGA;SHA-256;cryptographic hardware;hardware architectures;hardware benchmarking;hash function standard;open-source environment;benchmark tool;open-source;performance evaluation},
doi={10.1109/FPL.2010.86},
ISSN={1946-1488},}

@incollection{20,
year={2010},
isbn={978-3-642-15030-2},
booktitle={Cryptographic Hardware and Embedded Systems, CHES 2010},
volume={6225},
series={Lecture Notes in Computer Science},
editor={Mangard, Stefan and Standaert, François-Xavier},
doi={10.1007/978-3-642-15031-9_18},
title={{Fair and Comprehensive Methodology for Comparing Hardware Performance of Fourteen Round Two SHA-3 Candidates Using FPGAs}},
url={http://dx.doi.org/10.1007/978-3-642-15031-9_18},
publisher={Springer Berlin Heidelberg},
keywords={benchmarking; hash functions; SHA-3; FPGA},
author={Gaj, Kris and Homsirikamol, Ekawat and Rogawski, Marcin},
pages={264-278},
language={English}
}

@inbook {vahid,
title = {{Digital Design with RTL Design, Verilog and VHDL}},
author = {Vahid, Frank},
publisher = {John Wiley \& Sons, Inc.},
isbn = {9780470531082},
pages = {247},
year = {2010}
}
@inbook {churtl,
title = {{RTL Hardware Design Using VHDL: Coding For Efficiency, Portability, and Scalability}},
author = {Chu, Pong P.},
publisher = {John Wiley \& Sons, Inc.},
isbn = {9780471786412},
url = {http://dx.doi.org/10.1002/0471786411.fmatter},
doi = {10.1002/0471786411.fmatter},
pages = {1--22},
year = {2006}
}
@ARTICLE{mcfarland,
author={McFarland, Michael C. and Parker, A.C. and Camposano, R.},
journal={Proceedings of the IEEE},
title={The high-level synthesis of digital systems},
year={1990},
month={Feb},
volume={78},
number={2},
pages={301-318},
keywords={circuit layout CAD;logic CAD;abstract behavioral specification;algorithmic level specification;digital systems;high-level synthesis;high-level synthesis task;register-transfer level structure;subtasks;task decomposition;Digital systems;Equations;Hardware;High level synthesis;Integrated circuit interconnections;Logic circuits;Logic design;Logic gates;Switches;Variable speed drives},
doi={10.1109/5.52214},
ISSN={0018-9219},}

@ARTICLE{ieee,
journal={IEEE Std 1364.1-2002},
title={\uppercase{IEEE} Standard for Verilog Register Transfer Level Synthesis},
year={2002},
month={},
doi={10.1109/IEEESTD.2002.94220}
}
@INPROCEEDINGS{skalicky,
author={Skalicky, S. and Wood, C. and Lukowiak, M. and Ryan, M.},
booktitle={Reconfigurable Computing and FPGAs (ReConFig), 2013 International Conference on},
title={High level synthesis: Where are we? A case study on matrix multiplication},
year={2013},
month={Dec},
pages={1-7},
keywords={field programmable gate arrays;high level languages;logic design;matrix algebra;C language;C++ language;FPGA design;HDL;HLS;Python language;Xilinx Vivado HLS tool;hardware description language;hardware oriented electrical engineering student;hardware systems;high level synthesis;high-level languages;matrix multiplication;Algorithm design and analysis;Field programmable gate arrays;Optimization;Software;Software algorithms;Sparse matrices;Standards},
doi={10.1109/ReConFig.2013.6732298},}

@INPROCEEDINGS{tosun,
author={Tosun, S. and Mansouri, N. and Arvas, E. and Kandemir, M. and Yuan Xie},
booktitle={Design, Automation and Test in Europe, 2005. Proceedings},
title={Reliability-centric high-level synthesis},
year={2005},
month={March},
pages={1258-1263 Vol. 2},
keywords={adders;circuit reliability;high level synthesis;adders;commercial consumer products;design quality;multipliers;reliability-centric high-level synthesis;safety critical applications;soft errors;Adders;Circuits;Consumer products;Employment;Geometry;Hardware;High level synthesis;Power system reliability;Product safety;Voltage},
doi={10.1109/DATE.2005.258},
ISSN={1530-1591},}
