rd_("Al1 &gt; g &gt; 1/2: a = g - 1Aj1/2 &gt;= g &gt; 0: a = -gAj-1/2 &lt;= g &lt; 0: a = gAlDerivative, 20 dB per decadeBa-1 &lt; g &lt; -1/2: a = -(1 + g)jIntegratorAnIntegrating, -20 dB per decadelProportional0AiQ, 1/sqrt(2) for criticaleg = 0iterminateAbFilter coefficientAiFeed forward coefficientsnError feedbackdPoleAmSet Q parameter of the filtermUpdate periodAgSumming junction offsetninternal state1gX statejInput unitncurrent outputgY statekOutput unitlFilter stateA`alternative to BAoNormalized SI unit coefficients0CbFloating point BA coefficients before quantizationA`alternative to CBcDouble derivative, 40 dB per decadeAaDouble integratorBeDouble integrating, -40 dB per decadelCoefficientsBoCoefficient array: [[b0, b1, b2], [a0, a1, a2]]oBandpass outputAiBandreject (notch) outputAeChannel configurationAjChannel-specific settings.AoCritical section token for init000000000oHighpass outputCaThe MQTT ID to use upon connection with a broker.AbThe imaginary partCkAn optional static IP address to use. An unspecified IP \xe2\x80\xa6nLowpass outputmThe real partA`Last input valueiX,Y state0BbCascaded integrator comb structureAeDelta-sigma modulatorCnSettings structure for the application. All fields in this \xe2\x80\xa6ChFLS (fiber length stabilization) format. See the FLS \xe2\x80\xa6BcIntegrator over harmonic oscillatorAcThe key is invalid.AdTree traversal errorCjConvert a key into a node index given an internal node \xe2\x80\xa6BhResponse length/number of taps minus one000mHighest valuelLowest valueBiType-II, sampled phase, discrete time PLLeA PID0AiPID Controller parametersCdRaw, unscaled, possibly fixed point machine unit \xe2\x80\xa60cRunAeState variable filterCk2: CC2 channel is configured as input, IC2 is mapped on TI1Ck1: CC1 channel is configured as input, IC1 is mapped on TI1101010Ck1: CC2 channel is configured as input, IC2 is mapped on TI2Ck2: CC1 channel is configured as input, IC1 is mapped on TI2101010Ck2: CC4 channel is configured as input, IC4 is mapped on TI3Ck1: CC3 channel is configured as input, IC3 is mapped on TI3101010Ck1: CC4 channel is configured as input, IC4 is mapped on TI4Ck2: CC3 channel is configured as input, IC3 is mapped on TI4101010AmTwo port adapter architectureCk3: CC2 channel is configured as input, IC2 is mapped on TRCCk3: CC1 channel is configured as input, IC1 is mapped on TRCCk3: CC4 channel is configured as input, IC4 is mapped on TRCCk3: CC3 channel is configured as input, IC3 is mapped on TRC321032103210kFilter typeBmWave digital filter, order N, configuration MBcStabilizer ADC management interfaceBhAdd a batch to the current stream frame.BjConfigure the Analog Front End (AFE) gain.hAFE gainBhDemodulation amplitude control register.AkThe RTIC application module0000AaReturn the angle.BgModulation/demodulation RF attenuation.BdExecute a platform specific command.AmGet the current CSR register.BcStabilizer DAC management interfaceBiUrukul as a downstream EEM on stabilizer.AoReturns <code>x, z + y/x</code>Ci1 &lt;&lt; dt2 is the counter rate to update() rate ratiomHardware task0000A`Create new sweepB`Patent pending: DE102021112017A1AmGet the current FR1 register.BnGet the schema of the node identified by keys.AcThe primitive valueBdRetrieve a serialized value by path.AnHalf-band filters and cascadesdI/HOmBuilt raw IIRClFeedback IIR filter settings. The filter input is phase, \xe2\x80\xa6BjIIR filters, coefficients and applicationsBgReturn the number of direct child nodesAeNumber of child nodesAfNumber of bits stored.AnThe length of the indices keysAcThe number of itemsCcThe MAC address of Stabilizer, which is used to \xe2\x80\xa6AlSumming junction upper limitAbOutput upper limitAbUpper output limit1AlSumming junction lower limitAbOutput lower limitAbLower output limit1AoReturns <code>x, y + x*z</code>CgGet the network settings from the application settings.BdStabilizer network management moduleCkCreates a new instance of this struct using the default \xe2\x80\xa6000BaConstruct and initialize the DDS.AkConstruct a new serializer.222CkCreate a new accumulator with given initial state and step.BjCreate a new <code>Complex&lt;T&gt;</code>AnCreate a new exponential sweepBdCreate a new accumulating oscillatorClCreate a new zero-initialized filter with the given rate \xe2\x80\xa6AoCreate a new <code>Short</code>AoCreate a new <code>Track</code>CiCreate a new Numbered schema item with no outer metadata.CfCreate a new Named schema item with no outer metadata.CfCreate a new Homogeneous schema item with no outer \xe2\x80\xa6BgRecursively compute Shape for a Schema.CkCreate a new <code>Packed</code> from a <code>usize</code>.CcInterpret a str as a JSON path to be iterated over.CjCreate a new iterator with default root and initial state.BaCreate a new <code>Indices</code>BbCreate a new <code>PathIter</code>CdConstruct the settings given known network settings.BaConstruct a new telemetry client.AcCreate a new delay.CjConstruct an interface where overflows and errors when \xe2\x80\xa6kConstructorB`Construct the ADC input channel.0BiConstruct a new programmable gain driver.BaConstruct the temperature sensor.BaConstruct the DAC output channel.0BdConstruct the DI0 input timestamper.BoConstruct Stabilizer\xe2\x80\x99s default network users.BbConstruct a new network processor.AnInitialize the QSPI interface.CcConstruct and initialize pounder-specific hardware.BbConstruct a new DDS output stream.ChConstruct a new high resolution timer for generating \xe2\x80\xa6BiConstruct the pounder sample timestamper.BbConstruct a new shared ADC driver.AmConstruct the sampling timer.000AiCreate a new update eventB`Construct a new set of channels.101010CkCreates a new instance of this struct using the default \xe2\x80\xa6AjPID controller IIR filtershPLL timeCeRaw (binary) channel telemetry, mostly \xe2\x80\x9cstateful\xe2\x80\x9dAaRun/Hold behaviorAfUpdate a node by path.AeState variable filterlFilter stylemSoftware task0000AdWave digital filterskAccumulatorCmNumber of bits in the representation including the marker \xe2\x80\xa6CkA \xe2\x80\x9chold\xe2\x80\x9d filter that ingests input and maintains outputdHoldCaCapability to yield and look up <code>Key</code>s00AgA leaf without metadataDe<code>Serialize</code>/<code>Deserialize</code>/<code>Any</code> leafAaThe metadata typeCiIndicates various communication modes of the DDS. The \xe2\x80\xa6AgRuntime active settingsiMPLL dataCmNo wrap, the wrapped difference between successive values \xe2\x80\xa6CbPath with named keys separated by a separator charoReciprocal PLL.AbStop out of boundsFeDerive the <code>TreeSchema</code>, <code>TreeSerialize</code>, <code>TreeDeserialize</code>, and \xe2\x80\xa6AcWrap classificationAhSweep would wrap/invalidClCreates a new instance with a raw value of 0. Equivalent \xe2\x80\xa6000000000AaBiquad parametersAjBiquad representation typeBeThe latest input sample on ADC0/ADC1.BfMost recent input voltage measurement.iConjugateA`Core peripherals000000000BdThe latest output code on DAC0/DAC1.AkMost recent output voltage.AbDeny access tools.CoConvert the key <code>self</code> to a <code>usize</code> indexCiRF output (modulation) or input (demodulation) offset \xe2\x80\xa6AoReturns the argument unchanged.000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C`Construct an ADC code from a provided binary \xe2\x80\xa6CjConstruct an ADC code from the stabilizer-defined code \xe2\x80\xa62CdCreate a dac code from the provided DAC output code.ClEncode signed 16-bit values into DAC offset binary for a \xe2\x80\xa6444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444AlAnalog Front End (AFE) gain.kFilter gainmPassband gainAbSet reference gain1AgGain for a given actiondGainBfGet the AFE gain as a numerical value.iIdle loop0000AgEmbedded DSP algorithmsAgInitialization function0000BaCalls <code>U::from(self)</code>.0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CiLeaf implementation using serde::{Serialize, Deserialize}00BgWhether a leaf node as been encounteredC`trunc(log2(power)) re full scale (approximation)AbThe outer metadata00nInner metadataAdThe name of the itemEeLook up the next key in a <code>Internal</code> and convert to <code>usize</code> \xe2\x80\xa600ChLook up the next item from keys and return a child indexCbMust be called periodically to process user input.CgUpdate a number of channels with the requested profile.BfContinuous time exponential sweep ratekRate changeAlRate of exponential increaseCfBiquad parameters Biquad representation subtree accessBiDynamic representation IIR filter builderAeReturn the root depthChCreate a new <code>PathIter</code> starting at the root.mHardware task000dStepAiPounder board temperatureBeAccepts/provides new slow-rate sampleAfCreate a new iterator.AmBuild a value using a contextCdConcatenate two <code>Keys</code> of different typesiConstantsoThe empty valueBoPossible errors generated by the AD9959 driver.BdThe possible error when transcoding.CkRepresents the errors that can occur when attempting to \xe2\x80\xa6kNamed gainsBhIndicates that the ADC is already in useCnThe value provided could not be serialized or deserialized \xe2\x80\xa60BgThe visitor callback returned an error.1oLocal resources0000nNamed childrenAcA named schema itemgA notchAcFeedback term orderAnOutput the phase of the lockinCgInterrupt handler to dispatch async tasks at priority 10000AgTransition/corner shapeCcMetadata about a <code>TreeSchema</code> namespace.AiTrack leaf node encounterAnSlope steepnes, 1 for criticalAcStart out of boundsBhSecond order state variable filter stateAaExponential sweepoTrack key depthAbUnits for a biquadB`The value could not be accessed.00CfInherent method version of <code>BoxPool::alloc</code>Ao2-argument arctangent function.ChBuilds the bitfield from the values passed into this \xe2\x80\xa60000000AfPerform the conversionnBuild a biquadCdCompute coefficients and return <code>Biquad</code>.AnReturn the <code>Biquad</code>AfConvert from SI config5BlChain another <code>Keys</code> to this one.000eClamp0oClamp indicatorCjClear the phase unwrap tracking counters once. To make \xe2\x80\xa6B`Zero-initialize the filter stateAjRemove a key from storage.lCoefficientsBeThe exact total number of leaf nodes.AeHarmonic delay/lengthEaDemodulated signal.  <code>-1 &lt;&lt; 31</code> corresponds to negative full \xe2\x80\xa6CdDemodulated inputs <code>[0.i, 0.q, 1.i, 1.q]</code>BgWhether a leaf node as been encounteredBdFetch a value from persisten storageCfNumber of sampler where digital input signal was high.BbBorrow the inner <code>Keys</code>0BkGet access to the inner (wrapped) interfaceCkInput (demodulation) DDS settings Feedback to stabilize \xe2\x80\xa6AmGain limit for a given actioniGain imitBgLocal Resources this task has access to00000000000000000000000000000000000000000ClCreate a new internal node schema with numbered children \xe2\x80\xa6BoReturn an exact size iterator of all leaf nodes0BmReturn an iterator over nodes of a given typenA notch filterlFilter orderAcFeedback term order0BeModulation/demodulation phase offset.CaCurrent number of phase wraps. In units of turns.BaCurrent phase. Offset and scaled.CeStatistics of scaled (settings.phase_scale) phase \xe2\x80\xa6BaReturn the current phase estimate0AaThe current phaseBoInput phase after delay compensation and offsetCjLockin demodulation oscillator PLL bandwidth. This PLL \xe2\x80\xa6BkReset the settings to their default values.AcSet the Q parameterBaStabilizer hardware configurationC`Configure the stabilizer hardware for operation.B`Configure streaming on a device.AaQ/Bandwidth/SlopeAgTransition/corner shapeAgThe Shape of the schemaCfShelf gain (only for peaking, lowshelf, highshelf) \xe2\x80\xa6AeSet linear shelf gain1BdTrack whether a leaf node is reached000ClNumber of potential phase slips where the absolute phase \xe2\x80\xa6AhSpawns the task directly00000000000000000000000mSoftware task000BbStarts the <code>Monotonic</code>.BeEnable the ADC DMA transfer sequence.0BcStart to capture timestamps on DI0.AlStart collecting timestamps.A`Start the timer.000AmCurrent continuous time stateAiCurrent accumulator statemCurrent statemCurrent phaseAhReturn the current stateBcStore a value to persistent storagekTrack depth000kGain valuesAgGives waker to the task00000000000000000000000AkThe current number of wrapsB`Write data over QSPI to the DDS.AnWrite a profile to the stream.BaA node does not exist at runtime.BkA node could not be accessed or is invalid.jPID actionCkA device driver for the AD9959 direct digital synthesis \xe2\x80\xa6BaBiquad IIR (second order section)BkBasic configuration for a generated signal.ClStandard biquad filters: Notch, Lowpass, Highpass, Shelf \xe2\x80\xa60BdStandard audio biquad filter builderBeSpecifies the format of streamed dataBkHalf band decimator (decimate by two) stateCcHalf band interpolator (interpolation rate 2) statemLockin filterB`Normal form second order sectionC`A bit-packed representation of multiple indices.Ao<code>TreeSchema::SCHEMA</code>0000AjSchema for this tree level111CdThe system clock, used in various timer calculationsB`Type of a node: leaf or internalAnUser code end Shared resources0000BgTypes of signals that can be generated.AcStream data format.0CnRepresents the destination for the UDP stream to send data \xe2\x80\xa6fBiquadCaCounter for the number of samples with low power.CjThe broker domain name (or IP address) to use for MQTT \xe2\x80\xa6CkCompute the cosine and sine of an angle. This is ported \xe2\x80\xa6AmNumber of cycles per harmonicAbSamples per decadeAhDevice peripherals (PAC)000000000CiEnable the input capture to begin capturing timer values.000000000000000AjFinalize DDS configurationfLockinCgInherent method version of <code>BoxPool::manage</code>B`Normal form second order sectionAbSamples per octaveAgSumming junction offsetB`Output (modulation) DDS settingsAoSpecifis the PLL time constant.AlReturn the underlying schemaA`The child schema0AmThe schema of the child nodesBhShared Resources this task has access to000000000000000000000000000000000000000000000000000000000CjSignal generator configuration to add to the DAC0/DAC1 \xe2\x80\xa6BeTarget IP and port for UDP streaming.AiTarget for data streamingBhSpecifies the target for data streaming.0BcStabilizer data stream capabilitiesClThe sampling timer is used for managing ADC sampling and \xe2\x80\xa6AkUpdate the telemetry clientCbUpdate and process all of the network users state.BlProcess and update the state of the network.AgAccumulating oscillatorBbA type representing an ADC sample.jAn allpassAfPID controller builderAaA ADC-DAC channelCmThe numerical value (discriminant) of the Channel enum is \xe2\x80\xa6AiA HRTimer output channel.BiA complex number in cartesian coordinatesAaExecution context0000000000000000000000000000AmThe context of the convesion.111111111111111111BlAn instance that uses the default value 0x18BlAn instance that uses the default value 0xc0BlAn instance that uses the default value 0x00BlAn instance that uses the default value 0x04BlAn instance that uses the default value 0xf0BiAn instance that uses the default value 00C`An instance that uses the default value 0x000700CnCustom type for referencing DAC output codes. The internal \xe2\x80\xa6BaHalf-band decimation filter stateAoHBF Decimate-by-4 cascade stateAoHBF Decimate-by-8 cascade stateBdHalf-band interpolation filter stateBbHBF interpolate-by-4 cascade stateBbHBF interpolate-by-8 cascade stateCcOutput the in-phase component of the lockin signal.DmIndices of <code>usize</code> to identify a node in a <code>TreeSchema</code>iA lowpassCiArbitrary order, high dynamic range, wide coefficient \xe2\x80\xa6A`A peaking filterCcThe available Pounder-specific hardware interfaces.BjA <code>Monotonic</code> based on SysTick.C`The key is too long and goes beyond a leaf node.CkDerive the <code>TreeAny</code> trait for a struct or enum.AhAccess any node by keys.BbReserved, unused format specifier.CdUpdate trigger. TODO: Needs explicit trigger for \xe2\x80\xa6AaAn allpass filterCcAuxiliary front panel ADC input values, undersmpledmSoftware taskCnCreates a builder for this bitfield which ensures that all \xe2\x80\xa60000000CdGet a builder for serializing a Pounder DDS profile.1ClChannel frequency estimate (PI counter between telemetry \xe2\x80\xa6kReturns \xe2\x80\xa6ClTraverse from the root to a leaf and call a function for \xe2\x80\xa6AbExternal referenceAhSet reference gain in dBAkAllow digital input to holdCkThe HRTimer (High Resolution Timer) is used to generate \xe2\x80\xa6CeAmplitude IIR filter. The filter input is squared \xe2\x80\xa6AkWhether this node is a leafoLow pass filterAmModulation DDS amplitude wordAdA peaking/dip filterC`Remove the given number of MSBs and return them.mHardware task0CgUpdate the lockin with a sample taken at a given phase.CdUpdate the lockin with a sample taken at a local \xe2\x80\xa6DgThe filter configuration <code>Config</code> contains the filter gains.CgAdvance the RPLL and optionally supply a new timestamp.AcFeed a new sample..BaUpdate the clamp with a new inputBeIngest input sample, emit new output.AaUpdate the filter88CnIngest and process a batch of input samples and output new \xe2\x80\xa6BbProcess any data for transmission.CkCreate an e-h-c wrapper around and e-h object Available \xe2\x80\xa6000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CmThe storage mechanism used to persist settings to between \xe2\x80\xa6AkTrigger both signal sourcesCnGenerate a single trigger of the timer to start the output \xe2\x80\xa6AnTrigger a DMA request manually000AmA basic delay implementation.jA bandpassCgThe total number of bits this representation can store.BgA capture/compare channel of the timer.000000000000000BdThe channels representing the timer.000BnHold controlled by corresponding digital inputCeUtilize an external modulation signal supplied to DI0AfHalf band filters tapsB`HBF Decimate-by-16 cascade stateB`HBF Decimate-by-32 cascade stateBcHBF interpolate-by-16 cascade stateBcHBF interpolate-by-32 cascade statejA highpassAcA unity gain filterCjUtilize an internally generated reference for demodulationAnAn internal node with childrenBkThe specific <code>Keys</code> implementor.BeBe converted into a <code>Keys</code>AhJSON style path notationCaErrors that can occur when using the Tree traits.Di<code>Keys</code>/<code>IntoKeys</code> for Iterators of <code>Key</code>BjOutput the logarithmic power of the lockinAcFirst order lowpassAdSecond order lowpasskA low shelfBhA wrap occured in the negative directionmNode iteratorClThe key was not found (index parse failure or too large, \xe2\x80\xa6AoNumbered heterogeneous childrenAfA numbered schema itemCcString split/skip wrapper, smaller/simpler than \xe2\x80\xa6BePlatform support for serial settings.BiA wrap occurred in the positive directionCkSpecifies the API required for objects that are used as \xe2\x80\xa6BfThe provided symmetry is out of range.CbThe key ends early and does not reach a leaf node.BbWave digital filter state, order NAaActivate settingsiBand passDaReturn the number of bits required to represent <code>num</code>.BgGet the timer capture/compare channels.000BgThe CPU temperature in degrees Celsius.hDual IIRCfGet the serialized profile as a slice of 32-bit words.BlFinalize the keys, ensure there are no more.00CfConvert the telemetry buffer to finalized, SI-unit \xe2\x80\xa6DjBuild a <code>Packed</code> from a LSB-aligned representation with the \xe2\x80\xa6BmReturn the outer metadata for the given childBlLook up outer and inner metadata given keys.AnPerform a index-to-name lookupCdModule for all hardware-specific setup of StabilizerA`High pass filterAaInternal schemataCiReturn the representation aligned to the LSB with the \xe2\x80\xa6B`See <code>Self::is_leaf()</code>AcThe value is empty.AlSee <code>Self::len()</code>CmLockin lowpass time constant. The lowpass is a cascade of \xe2\x80\xa6BcSpecifies the lockin lowpass gains.iLow shelfCkThe maximum number of bits (see <code>crate::Packed</code>)BhMetadata associated with the applicationAnConstruct the global metadata.Ckminiconf: serialize/deserialize/access reflection for treesCcReturn the absolute square (the squared magnitude).CmCreate a new internal node schema with named children and \xe2\x80\xa6ChPLL time DDS PLL time as seen by CPU (sample) clock. \xe2\x80\xa6Ec<code>TreeSerialize</code>/<code>TreeDeserialize</code> with <code>postcard</code>.CcPhase offset feedback gain. Phase feedback is a \xe2\x80\xa6DjPush the given number <code>bits</code> of <code>value</code> as new LSBs.BfQuantize and scale filter coefficientsBhRead the raw ADC sample for the channel.CkRF power in dBm as reported by the RF detector and ADC. \xe2\x80\xa6AnSet the gain of the front-end.AcSet the rate changehSetpointAdSet shelf gain in dBDg<code>TryFrom&lt;&amp;str&gt;</code>/<code>AsRef&lt;str&gt;</code> leafBdRepresents data associated with ADC.0BgThe provided amplitude is out-of-range.AmRelative bandwidth in octavesAhMaps wraps to saturationAnThe DDS profile update stream.CdCounting wrapper for iterators with known exact sizeBgThe provided frequency is out of range.lA high shelfCcA trait that allows a HAL to provide a means of \xe2\x80\xa6CfThis type specifies the interface to the user, for \xe2\x80\xa6AbMax settings depthAlOutput the lockin magnitude.CdPrescalers for externally-supplied reference clocks.CnAn ADC peripheral that can provide ownership of individual \xe2\x80\xa6BjOptional slave operation modes of a timer.CfThe telemetry structure is data that is ultimately \xe2\x80\xa6DkLook up an <code>IntoKeys</code> in a <code>Schema</code> and transcode it.AcOverflow unwrapper.AjSet the relative bandwidthBcConfigure the format of the stream.kReturns \xe2\x80\xa6oNeeds io-updateCiCurrent frequency tuning word added to the configured \xe2\x80\xa6ChCurrent phase offset word applied to the modulation DDS.BeReturn the current frequency estimate0CkAngular critical frequency (in units of sampling frequency)BlSet crititcal frequency from absolute units.CdAngular critical frequency (in units of sampling \xe2\x80\xa6A`Output frequencyAbRight shift amountAnPerform a name-to-index lookupBmGet the current phase of a specified channel.iLow shelfCcGet mutable access to the inner (wrapped) interfaceCjThe interface to read/write data to/from serially (via \xe2\x80\xa6CoConvert <code>self</code> into a <code>Keys</code> implementor.BeSet inverse Q parameter of the filterEk<code>TreeSerialize</code>/<code>TreeDeserialize</code> with \xe2\x80\x9cJSON and <code>/</code>\xe2\x80\x9d.AgThe maximum node depth.CmMinimum demodulated signal power to enable feedback. Note \xe2\x80\xa6CePower estimate, <code>|demod|\xc2\xb2</code> re full scale.CbReturns the underlying raw value of this bitfield.0CaReturns the underlying raw value of this bitfield000101000110011CiReset the DDS via the GPIO extender (Pounder v1.2 and \xe2\x80\xa6CcPerform a self-test of the communication interface.AlThe path hierarchy separatorBkConfigure the phase of a specified channel.mSet the shapemSoftware task000CkADC sample timestamper using external Pounder reference \xe2\x80\xa6EdPerform a node lookup of a <code>K: IntoKeys</code> on a <code>Schema</code> and \xe2\x80\xa6C`Transcode keys to a new keys type representationCjLimit and start iteration to at and below the provided \xe2\x80\xa6BfA single channel on an ADC peripheral.ClADC0, ADC1, DAC0, and DAC1 sequentially in little-endian \xe2\x80\xa6CjADC/DAC Samples per batch. The app::process routine is \xe2\x80\xa6AhRepresentation of BiquadBdRepresents data associated with DAC.0BnThe \xe2\x80\x9cconsumer\xe2\x80\x9d portion of the data stream.B`Standard biquad parametrizationsChOutput the lockin internal modulation frequency as a \xe2\x80\xa6AfPartial builder struct0000CeOutput the quadrature component of the lockin signal.AbRPLL configurationoCompound errors00C`The available hardware interfaces on Stabilizer.AeSweep parameter errorCnDerive the <code>TreeSchema</code> trait for a struct or enum.BgTraversal, iteration of keys in a tree.BnErrors that can occur while accessing a value.jComb delayBiEvaluate integrated sweep at a given timeClThe DdsOutput is used as an output stream to the pounder \xe2\x80\xa6BfIndicate a reboot to DFU is requested.CmWrap the iterator in an exact size counting iterator that \xe2\x80\xa6CcReturn a Complex on the unit circle given an angle.DcGet and serialize a node value into a <code>postcard</code> flavor.BcRetrieve a serialized value by key.AlGet the period of the timer.000BjReturn the child schema at the given indexCeSplit into inner <code>Keys</code> and leaf node flag0AgExtract the inner valueBbSplit indices into data and lengthAeExtract just the pathBgEnable DMA requests upon timer updates.BkAllow the channel to generate DMA requests.0000000100000000100000000100000000C`Add separator length to the maximum path length.BfThe maximum length of a path in bytes.CjObtain a mutable reference to a leaf of known type by key.0CbObtain a reference to a leaf of known type by key.0DeDeserialize and set a node value from a <code>postcard</code> flavor.AeUpdate a node by key.BlConfigure the remote endpoint of the stream.AjNon-clearing, needs init()ClReturns <code>F*sqrt(x**2 + y**2), z + atan2(y, x)/PI</code>BjSecond-order-section with offset and clampBiThe DDS reference clock frequency in MHz.iSOS stateBhAn iterator over the variants of GpioPinAmHalf band filter cascade tapsAmHomogeneous numbered childrenCdA representative schema item for a homogeneous arrayCaOptional input capture preconditioning filter \xe2\x80\xa6CfSettings that are used for configuring the network \xe2\x80\xa6CnSoftware unit to timestamp stabilizer ADC samples using an \xe2\x80\xa6BgHandle ethernet link connection status.CnCreate a new internal node schema with homogenous children \xe2\x80\xa6ClLockin local oscillator frequency tuning word. Common to \xe2\x80\xa6BmSpecifies the operational mode of the lockin.AjSpecifies DAC output mode.AaPassthrough Tree*CkScaling factor of the unwrapped phase and fine rational \xe2\x80\xa6BfSelect external reference clock input.AdSet the shelf slope.AiPhase lock settling time.CjReturns <code>G*sqrt(x**2 - y**2), z + atanh2(y, x)</code>CiRead the temperature reported by the LM75 temperature \xe2\x80\xa6CkWait for the transfer of the currently active buffer to \xe2\x80\xa6000CbErrors that can occur while visting nodes with \xe2\x80\xa6BgThere was an error during finalization.00BmPassband width in units of lowest sample rateBoThe timestamper for DI0 reference clock inputs.BaJSON style path notation iteratorAdLowpass filter stateCdA structure of Stabilizer\xe2\x80\x99s default network users.CiLinear phase FIR taps for odd = true and symmetric = trueAfPartial builder struct0ClADC and DAC sample rate in timer cycles. One timer cycle \xe2\x80\xa6CcExecute the DFU bootloader stored in system memory.BcStandard biquad filter coefficientsBmDC forward gain fro input to summing junctionAhCurrent decimator outputBiSumming junction offset referred to inputAnSpecifies the LO phase offset.DdCreate a new <code>Packed</code> from LSB aligned <code>usize</code>Bl<code>TreeDeserialize::probe_by_key()</code>00BjBlind deserialize a leaf node by its keys.1111CdA filter with the given proportional gain at all \xe2\x80\xa6CiCreate an e-h-c reverse compatibility wrapper using a \xe2\x80\xa6000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AkGet the timer update event.000BnA driver to access the CPU temeprature sensor.CjLinear phase FIR taps for odd = false and symmetric = trueCiThe high resolution timer. Currently, only Timer E is \xe2\x80\xa6AfPartial builder structBoA structure for the QSPI interface for the DDS.BiThe timer used for managing ADC sampling.DaThermostat-EEM data. See <code>thermostat-eem</code> repo and \xe2\x80\xa6DaDerive the <code>TreeSerialize</code> trait for a struct or enum.BbSerialize a leaf node by its keys.CdSelects the trigger source for the timer peripheral.C`Direct the stream to the provided remote target.mSoftware task0000BjGet the configured amplitude of a channel.AoGet the frequency of a channel.CaDigital Input 0 (DI0) reference clock timestamperCiReturn a mutable reference to the <code>Interface</code>.BfGet the device communication interfaceBmMeasure the power of an input channel in dBm.BoConfigure the amplitude of a specified channel.BoConfigure the frequency of a specified channel.AjSet the critical frequencyCdUpdate the period of the underlying timestamp timer.CmThe ADC setup time is the number of seconds after the CSn \xe2\x80\xa6AkCapture/Compare 1 selection000AkCapture/Compare 2 selection000AkCapture/compare 3 selection000AkCapture/Compare 4 selection000CdThe multiplier used for the DDS reference clock PLL.CiThe DDS system clock frequency after the internal PLL \xe2\x80\xa6B`The data generator for a stream.BnLocal resources <code>usb</code> has access toCjLocal resources <code>settings_update</code> has access toC`Local resources <code>start</code> has access toCdLocal resources <code>telemetry</code> has access to32CbLocal resources <code>process</code> has access to24102143024130BoThe available networking devices on Stabilizer.CkA structure containing implementation for Pounder hardware.AaChannel TelemetryBiThe timer used for managing ADC sampling.BoConfigure the operations mode of the interface.BbAllocate an ADC channel for usage.CbThe latest digital input states during processing.BjMost recent digital input assertion state.CdThe space used to allocate async executors in bytes.000000000nInverse filterBhGet the latest capture from the channel.000000000000000Bf<code>TreeAny::mut_any_by_key()</code>0000DkObtain a mutable reference to a <code>dyn Any</code> trait object for a \xe2\x80\xa61111Bf<code>TreeAny::ref_any_by_key()</code>0000DhObtain a reference to a <code>dyn Any</code> trait object for a leaf \xe2\x80\xa61111CkSample one of the two auxiliary ADC channels associated \xe2\x80\xa6CnThe maximum DAC/ADC serial clock line frequency. This is a \xe2\x80\xa6CmTelemetry structure. This structure is published via MQTT \xe2\x80\xa6AeSOS state with wide YAfHBF decimation cascadeAiHBF interpolation cascadeBoShared resources <code>usb</code> has access toCkShared resources <code>settings_update</code> has access toCiShared resources <code>ethernet_link</code> has access toC`Shared resources <code>idle</code> has access toCeShared resources <code>telemetry</code> has access to432CcShared resources <code>process</code> has access to2CcShared resources <code>aux_adc</code> has access to625413265413625413CnThe optimal counting frequency of the hardware timers used \xe2\x80\xa6CjThe telemetry buffer is used for storing sample values \xe2\x80\xa6CjThe telemetry client for reporting telemetry data over \xe2\x80\xa6DcDerive the <code>TreeDeserialize</code> trait for a struct or enum.BdDeserialize a leaf node by its keys.AoSTM32 Temperature Sensor DriverClCheck if the DFU reboot flag is set, indicating a reboot \xe2\x80\xa6BaGet the attenuation of a channel.AkCurrent interpolator outputCbGet the temperature of the CPU in degrees Celsius.BoSpecifies which harmonic to use for the lockin.CaSubtract <code>y - x</code> with signed overflow.BnRead the ADC channel and normalize the result.AgImpulse response lengthBoPersistent Settings Management Serial InterfaceBhSet the attenuation of a single channel.mSoftware task0000B`Establish a settled filter stateAmFrequency lock settling time.AaChannel TelemetryCiThe divider from the DDS system clock to the SYNC_CLK \xe2\x80\xa6BhProcessor for managing network hardware.CjLinear phase FIR taps for odd = true and symmetric = falseCkThe event that should generate an external trigger from \xe2\x80\xa6BmConfigure the input capture input pre-filter.000000000000000CnConfigure the timer peripheral to generate a trigger based \xe2\x80\xa6000BkGet the latest timestamp that has occurred.AcObtain a timestamp.CjCombine high and low i32 into a single downscaled i32, \xe2\x80\xa6Bn<code>TreeSerialize::serialize_by_key()</code>00AiSerialize a node by keys.1111BiSumming junction offset referred to inputBeManually set the period of the timer.000BcTelemetry output period in seconds.BbTelemetry output period in secondsCaSpecifies the telemetry output period in seconds.0BiSOS state with first order error feedbackCkLinear phase FIR taps for odd = false and symmetric = falseAbCascade block sizeCgRepresents a means of serializing a DDS profile for \xe2\x80\xa6CiSample and batch period configuration. Note that both \xe2\x80\xa6BlCheck if an over-capture event has occurred.000000000000000AkPublish telemetry over MQTTBiOperate the channel as an output-compare.000000000000000AfPartial builder structCcOutput the lockin reference frequency as a sinusoidAoSet relative critical frequencyCb<code>TreeDeserialize::deserialize_by_key()</code>0BdDeserialize a leaf node by its keys.1111BjOperate the channel in input-capture mode.000000000000000CnCreates a new instance of this bitfield with the given raw \xe2\x80\xa600000000000000000BhClock the timer from an external source.000CaSelect a trigger source for the timer peripheral.000B`Establish a settled filter stateCfWrapper type for a \xe2\x80\x9cbest effort\xe2\x80\x9d serial interface.BlSystem timer (RTIC Monotonic) tick frequencyBiThe timer used for managing ADC sampling.BfConfigure the input capture prescaler.000000000000000AfEnable data streaming.B`Gain of cordic in circular mode.AoA capture channel of the timer.000000000000000DkShorthand for owned deserialization through <code>TreeDeserialize</code>\xe2\x80\xa6BbDirect form 2 transposed SOS state6CcConfigure the timer to operate in single-shot mode.BbGain of cordic in hyperbolic mode.CbThe maximum ADC/DAC sample processing buffer size.CjThe QSPI frequency for communicating with the pounder DDS.CeThe delay after initiating a QSPI transfer before \xe2\x80\xa6BiResponse length, effective number of taps0CmA programmable gain amplifier that allows for setting the \xe2\x80\xa6CeThe duration to assert IO_Update for the pounder DDS.BgSet relative critical angular frequencyCiHolds the maximum priority level for use by async HAL \xe2\x80\xa60000AaExecution context000000000000000000000000000000000000BnLocal resources <code>usb</code> has access to0000BoShared resources <code>usb</code> has access to0000C`Shared resources <code>idle</code> has access to0000C`Local resources <code>start</code> has access to00044444CbLocal resources <code>process</code> has access to000CcShared resources <code>aux_adc</code> has access toCcShared resources <code>process</code> has access to00077777CdLocal resources <code>telemetry</code> has access to000CeShared resources <code>telemetry</code> has access to000CiShared resources <code>ethernet_link</code> has access to0000CjLocal resources <code>settings_update</code> has access to000CkShared resources <code>settings_update</code> has access to0000")