$date
	Thu Oct 30 23:45:35 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module systolic_wrapper $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 # start $end
$var wire 1 $ sys_valid_out_44 $end
$var wire 1 % sys_valid_out_43 $end
$var wire 1 & sys_valid_out_42 $end
$var wire 1 ' sys_valid_out_41 $end
$var wire 16 ( sys_data_out_44 [15:0] $end
$var wire 16 ) sys_data_out_43 [15:0] $end
$var wire 16 * sys_data_out_42 [15:0] $end
$var wire 16 + sys_data_out_41 [15:0] $end
$var parameter 32 , DATA_WIDTH $end
$var parameter 32 - N $end
$var reg 1 . done $end
$var reg 2 / next_state [1:0] $end
$var reg 6 0 phase_counter [5:0] $end
$var reg 2 1 state [1:0] $end
$var reg 1 2 sys_accept_w_1 $end
$var reg 1 3 sys_accept_w_2 $end
$var reg 1 4 sys_accept_w_3 $end
$var reg 1 5 sys_accept_w_4 $end
$var reg 16 6 sys_data_in_11 [15:0] $end
$var reg 16 7 sys_data_in_21 [15:0] $end
$var reg 16 8 sys_data_in_31 [15:0] $end
$var reg 16 9 sys_data_in_41 [15:0] $end
$var reg 1 : sys_start_1 $end
$var reg 1 ; sys_start_2 $end
$var reg 1 < sys_start_3 $end
$var reg 1 = sys_start_4 $end
$var reg 1 > sys_switch_in $end
$var reg 16 ? sys_weight_in_11 [15:0] $end
$var reg 16 @ sys_weight_in_12 [15:0] $end
$var reg 16 A sys_weight_in_13 [15:0] $end
$var reg 16 B sys_weight_in_14 [15:0] $end
$var reg 16 C ub_rd_col_size_in [15:0] $end
$var reg 1 D ub_rd_col_size_valid_in $end
$var integer 32 E ph [31:0] $end
$scope function idx $end
$upscope $end
$scope module array $end
$var wire 1 ! clk $end
$var wire 4 F pe_enabled [3:0] $end
$var wire 1 " rst $end
$var wire 1 2 sys_accept_w_1 $end
$var wire 1 3 sys_accept_w_2 $end
$var wire 1 4 sys_accept_w_3 $end
$var wire 1 5 sys_accept_w_4 $end
$var wire 16 G sys_data_in_11 [15:0] $end
$var wire 16 H sys_data_in_21 [15:0] $end
$var wire 16 I sys_data_in_31 [15:0] $end
$var wire 16 J sys_data_in_41 [15:0] $end
$var wire 16 K sys_data_out_41 [15:0] $end
$var wire 16 L sys_data_out_42 [15:0] $end
$var wire 16 M sys_data_out_43 [15:0] $end
$var wire 16 N sys_data_out_44 [15:0] $end
$var wire 1 : sys_start_1 $end
$var wire 1 ; sys_start_2 $end
$var wire 1 < sys_start_3 $end
$var wire 1 = sys_start_4 $end
$var wire 1 > sys_switch_in $end
$var wire 1 ' sys_valid_out_41 $end
$var wire 1 & sys_valid_out_42 $end
$var wire 1 % sys_valid_out_43 $end
$var wire 1 $ sys_valid_out_44 $end
$var wire 16 O sys_weight_in_11 [15:0] $end
$var wire 16 P sys_weight_in_12 [15:0] $end
$var wire 16 Q sys_weight_in_13 [15:0] $end
$var wire 16 R sys_weight_in_14 [15:0] $end
$var wire 16 S ub_rd_col_size_in [15:0] $end
$var wire 1 D ub_rd_col_size_valid_in $end
$var wire 16 T pe_weight_out_34 [15:0] $end
$var wire 16 U pe_weight_out_33 [15:0] $end
$var wire 16 V pe_weight_out_32 [15:0] $end
$var wire 16 W pe_weight_out_31 [15:0] $end
$var wire 16 X pe_weight_out_24 [15:0] $end
$var wire 16 Y pe_weight_out_23 [15:0] $end
$var wire 16 Z pe_weight_out_22 [15:0] $end
$var wire 16 [ pe_weight_out_21 [15:0] $end
$var wire 16 \ pe_weight_out_14 [15:0] $end
$var wire 16 ] pe_weight_out_13 [15:0] $end
$var wire 16 ^ pe_weight_out_12 [15:0] $end
$var wire 16 _ pe_weight_out_11 [15:0] $end
$var wire 1 ` pe_valid_out_44 $end
$var wire 1 a pe_valid_out_43 $end
$var wire 1 b pe_valid_out_42 $end
$var wire 1 c pe_valid_out_41 $end
$var wire 1 d pe_valid_out_34 $end
$var wire 1 e pe_valid_out_33 $end
$var wire 1 f pe_valid_out_32 $end
$var wire 1 g pe_valid_out_31 $end
$var wire 1 h pe_valid_out_24 $end
$var wire 1 i pe_valid_out_23 $end
$var wire 1 j pe_valid_out_22 $end
$var wire 1 k pe_valid_out_21 $end
$var wire 1 l pe_valid_out_14 $end
$var wire 1 m pe_valid_out_13 $end
$var wire 1 n pe_valid_out_12 $end
$var wire 1 o pe_valid_out_11 $end
$var wire 1 p pe_switch_out_44 $end
$var wire 1 q pe_switch_out_43 $end
$var wire 1 r pe_switch_out_42 $end
$var wire 1 s pe_switch_out_41 $end
$var wire 1 t pe_switch_out_34 $end
$var wire 1 u pe_switch_out_33 $end
$var wire 1 v pe_switch_out_32 $end
$var wire 1 w pe_switch_out_31 $end
$var wire 1 x pe_switch_out_24 $end
$var wire 1 y pe_switch_out_23 $end
$var wire 1 z pe_switch_out_22 $end
$var wire 1 { pe_switch_out_21 $end
$var wire 1 | pe_switch_out_14 $end
$var wire 1 } pe_switch_out_13 $end
$var wire 1 ~ pe_switch_out_12 $end
$var wire 1 !" pe_switch_out_11 $end
$var wire 16 "" pe_psum_out_44 [15:0] $end
$var wire 16 #" pe_psum_out_43 [15:0] $end
$var wire 16 $" pe_psum_out_42 [15:0] $end
$var wire 16 %" pe_psum_out_41 [15:0] $end
$var wire 16 &" pe_psum_out_34 [15:0] $end
$var wire 16 '" pe_psum_out_33 [15:0] $end
$var wire 16 (" pe_psum_out_32 [15:0] $end
$var wire 16 )" pe_psum_out_31 [15:0] $end
$var wire 16 *" pe_psum_out_24 [15:0] $end
$var wire 16 +" pe_psum_out_23 [15:0] $end
$var wire 16 ," pe_psum_out_22 [15:0] $end
$var wire 16 -" pe_psum_out_21 [15:0] $end
$var wire 16 ." pe_psum_out_14 [15:0] $end
$var wire 16 /" pe_psum_out_13 [15:0] $end
$var wire 16 0" pe_psum_out_12 [15:0] $end
$var wire 16 1" pe_psum_out_11 [15:0] $end
$var wire 16 2" pe_input_out_43 [15:0] $end
$var wire 16 3" pe_input_out_42 [15:0] $end
$var wire 16 4" pe_input_out_41 [15:0] $end
$var wire 16 5" pe_input_out_33 [15:0] $end
$var wire 16 6" pe_input_out_32 [15:0] $end
$var wire 16 7" pe_input_out_31 [15:0] $end
$var wire 16 8" pe_input_out_23 [15:0] $end
$var wire 16 9" pe_input_out_22 [15:0] $end
$var wire 16 :" pe_input_out_21 [15:0] $end
$var wire 16 ;" pe_input_out_13 [15:0] $end
$var wire 16 <" pe_input_out_12 [15:0] $end
$var wire 16 =" pe_input_out_11 [15:0] $end
$var parameter 32 >" SYSTOLIC_ARRAY_WIDTH $end
$scope module pe11 $end
$var wire 1 ! clk $end
$var wire 1 2 pe_accept_w_in $end
$var wire 1 ?" pe_enabled $end
$var wire 16 @" pe_input_in [15:0] $end
$var wire 16 A" pe_psum_in [15:0] $end
$var wire 1 > pe_switch_in $end
$var wire 1 : pe_valid_in $end
$var wire 16 B" pe_weight_in [15:0] $end
$var wire 1 " rst $end
$var wire 16 C" mult_out [15:0] $end
$var wire 16 D" mac_out [15:0] $end
$var parameter 32 E" DATA_WIDTH $end
$var reg 16 F" pe_input_out [15:0] $end
$var reg 16 G" pe_psum_out [15:0] $end
$var reg 1 !" pe_switch_out $end
$var reg 1 o pe_valid_out $end
$var reg 16 H" pe_weight_out [15:0] $end
$var reg 16 I" weight_reg_active [15:0] $end
$var reg 16 J" weight_reg_inactive [15:0] $end
$scope module adder $end
$var wire 16 K" inb [15:0] $end
$var wire 17 L" res [16:0] $end
$var wire 1 M" overflow $end
$var wire 16 N" out [15:0] $end
$var wire 16 O" inbz [15:0] $end
$var wire 16 P" inaz [15:0] $end
$var wire 16 Q" ina [15:0] $end
$var parameter 32 R" ROUND $end
$var parameter 32 S" WIF $end
$var parameter 32 T" WIFA $end
$var parameter 32 U" WIFB $end
$var parameter 32 V" WII $end
$var parameter 32 W" WIIA $end
$var parameter 32 X" WIIB $end
$var parameter 32 Y" WOF $end
$var parameter 32 Z" WOI $end
$var parameter 32 [" WRF $end
$var parameter 33 \" WRI $end
$scope module ina_zoom $end
$var wire 16 ]" out [15:0] $end
$var wire 16 ^" in [15:0] $end
$var parameter 32 _" ROUND $end
$var parameter 32 `" WIF $end
$var parameter 32 a" WII $end
$var parameter 32 b" WOF $end
$var parameter 32 c" WOI $end
$var reg 8 d" ini [7:0] $end
$var reg 16 e" inr [15:0] $end
$var reg 8 f" outf [7:0] $end
$var reg 8 g" outi [7:0] $end
$var reg 1 h" overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module inb_zoom $end
$var wire 16 i" in [15:0] $end
$var wire 16 j" out [15:0] $end
$var parameter 32 k" ROUND $end
$var parameter 32 l" WIF $end
$var parameter 32 m" WII $end
$var parameter 32 n" WOF $end
$var parameter 32 o" WOI $end
$var reg 8 p" ini [7:0] $end
$var reg 16 q" inr [15:0] $end
$var reg 8 r" outf [7:0] $end
$var reg 8 s" outi [7:0] $end
$var reg 1 t" overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module res_zoom $end
$var wire 17 u" in [16:0] $end
$var wire 16 v" out [15:0] $end
$var parameter 32 w" ROUND $end
$var parameter 32 x" WIF $end
$var parameter 33 y" WII $end
$var parameter 32 z" WOF $end
$var parameter 32 {" WOI $end
$var reg 9 |" ini [8:0] $end
$var reg 17 }" inr [16:0] $end
$var reg 8 ~" outf [7:0] $end
$var reg 8 !# outi [7:0] $end
$var reg 1 M" overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$scope module mult $end
$var wire 16 "# ina [15:0] $end
$var wire 16 ## inb [15:0] $end
$var wire 32 $# res [31:0] $end
$var wire 1 %# overflow $end
$var wire 16 &# out [15:0] $end
$var parameter 32 '# ROUND $end
$var parameter 32 (# WIFA $end
$var parameter 32 )# WIFB $end
$var parameter 32 *# WIIA $end
$var parameter 32 +# WIIB $end
$var parameter 32 ,# WOF $end
$var parameter 32 -# WOI $end
$var parameter 33 .# WRF $end
$var parameter 33 /# WRI $end
$scope module res_zoom $end
$var wire 32 0# in [31:0] $end
$var wire 16 1# out [15:0] $end
$var parameter 32 2# ROUND $end
$var parameter 33 3# WIF $end
$var parameter 33 4# WII $end
$var parameter 32 5# WOF $end
$var parameter 32 6# WOI $end
$var reg 16 7# ini [15:0] $end
$var reg 24 8# inr [23:0] $end
$var reg 8 9# outf [7:0] $end
$var reg 8 :# outi [7:0] $end
$var reg 1 %# overflow $end
$scope begin genblk1 $end
$scope begin genblk1 $end
$upscope $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module pe12 $end
$var wire 1 ! clk $end
$var wire 1 3 pe_accept_w_in $end
$var wire 1 ;# pe_enabled $end
$var wire 16 <# pe_input_in [15:0] $end
$var wire 16 =# pe_psum_in [15:0] $end
$var wire 1 !" pe_switch_in $end
$var wire 1 o pe_valid_in $end
$var wire 16 ># pe_weight_in [15:0] $end
$var wire 1 " rst $end
$var wire 16 ?# mult_out [15:0] $end
$var wire 16 @# mac_out [15:0] $end
$var parameter 32 A# DATA_WIDTH $end
$var reg 16 B# pe_input_out [15:0] $end
$var reg 16 C# pe_psum_out [15:0] $end
$var reg 1 ~ pe_switch_out $end
$var reg 1 n pe_valid_out $end
$var reg 16 D# pe_weight_out [15:0] $end
$var reg 16 E# weight_reg_active [15:0] $end
$var reg 16 F# weight_reg_inactive [15:0] $end
$scope module adder $end
$var wire 16 G# inb [15:0] $end
$var wire 17 H# res [16:0] $end
$var wire 1 I# overflow $end
$var wire 16 J# out [15:0] $end
$var wire 16 K# inbz [15:0] $end
$var wire 16 L# inaz [15:0] $end
$var wire 16 M# ina [15:0] $end
$var parameter 32 N# ROUND $end
$var parameter 32 O# WIF $end
$var parameter 32 P# WIFA $end
$var parameter 32 Q# WIFB $end
$var parameter 32 R# WII $end
$var parameter 32 S# WIIA $end
$var parameter 32 T# WIIB $end
$var parameter 32 U# WOF $end
$var parameter 32 V# WOI $end
$var parameter 32 W# WRF $end
$var parameter 33 X# WRI $end
$scope module ina_zoom $end
$var wire 16 Y# out [15:0] $end
$var wire 16 Z# in [15:0] $end
$var parameter 32 [# ROUND $end
$var parameter 32 \# WIF $end
$var parameter 32 ]# WII $end
$var parameter 32 ^# WOF $end
$var parameter 32 _# WOI $end
$var reg 8 `# ini [7:0] $end
$var reg 16 a# inr [15:0] $end
$var reg 8 b# outf [7:0] $end
$var reg 8 c# outi [7:0] $end
$var reg 1 d# overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module inb_zoom $end
$var wire 16 e# in [15:0] $end
$var wire 16 f# out [15:0] $end
$var parameter 32 g# ROUND $end
$var parameter 32 h# WIF $end
$var parameter 32 i# WII $end
$var parameter 32 j# WOF $end
$var parameter 32 k# WOI $end
$var reg 8 l# ini [7:0] $end
$var reg 16 m# inr [15:0] $end
$var reg 8 n# outf [7:0] $end
$var reg 8 o# outi [7:0] $end
$var reg 1 p# overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module res_zoom $end
$var wire 17 q# in [16:0] $end
$var wire 16 r# out [15:0] $end
$var parameter 32 s# ROUND $end
$var parameter 32 t# WIF $end
$var parameter 33 u# WII $end
$var parameter 32 v# WOF $end
$var parameter 32 w# WOI $end
$var reg 9 x# ini [8:0] $end
$var reg 17 y# inr [16:0] $end
$var reg 8 z# outf [7:0] $end
$var reg 8 {# outi [7:0] $end
$var reg 1 I# overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$scope module mult $end
$var wire 16 |# ina [15:0] $end
$var wire 16 }# inb [15:0] $end
$var wire 32 ~# res [31:0] $end
$var wire 1 !$ overflow $end
$var wire 16 "$ out [15:0] $end
$var parameter 32 #$ ROUND $end
$var parameter 32 $$ WIFA $end
$var parameter 32 %$ WIFB $end
$var parameter 32 &$ WIIA $end
$var parameter 32 '$ WIIB $end
$var parameter 32 ($ WOF $end
$var parameter 32 )$ WOI $end
$var parameter 33 *$ WRF $end
$var parameter 33 +$ WRI $end
$scope module res_zoom $end
$var wire 32 ,$ in [31:0] $end
$var wire 16 -$ out [15:0] $end
$var parameter 32 .$ ROUND $end
$var parameter 33 /$ WIF $end
$var parameter 33 0$ WII $end
$var parameter 32 1$ WOF $end
$var parameter 32 2$ WOI $end
$var reg 16 3$ ini [15:0] $end
$var reg 24 4$ inr [23:0] $end
$var reg 8 5$ outf [7:0] $end
$var reg 8 6$ outi [7:0] $end
$var reg 1 !$ overflow $end
$scope begin genblk1 $end
$scope begin genblk1 $end
$upscope $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module pe13 $end
$var wire 1 ! clk $end
$var wire 1 4 pe_accept_w_in $end
$var wire 1 7$ pe_enabled $end
$var wire 16 8$ pe_input_in [15:0] $end
$var wire 16 9$ pe_psum_in [15:0] $end
$var wire 1 ~ pe_switch_in $end
$var wire 1 n pe_valid_in $end
$var wire 16 :$ pe_weight_in [15:0] $end
$var wire 1 " rst $end
$var wire 16 ;$ mult_out [15:0] $end
$var wire 16 <$ mac_out [15:0] $end
$var parameter 32 =$ DATA_WIDTH $end
$var reg 16 >$ pe_input_out [15:0] $end
$var reg 16 ?$ pe_psum_out [15:0] $end
$var reg 1 } pe_switch_out $end
$var reg 1 m pe_valid_out $end
$var reg 16 @$ pe_weight_out [15:0] $end
$var reg 16 A$ weight_reg_active [15:0] $end
$var reg 16 B$ weight_reg_inactive [15:0] $end
$scope module adder $end
$var wire 16 C$ inb [15:0] $end
$var wire 17 D$ res [16:0] $end
$var wire 1 E$ overflow $end
$var wire 16 F$ out [15:0] $end
$var wire 16 G$ inbz [15:0] $end
$var wire 16 H$ inaz [15:0] $end
$var wire 16 I$ ina [15:0] $end
$var parameter 32 J$ ROUND $end
$var parameter 32 K$ WIF $end
$var parameter 32 L$ WIFA $end
$var parameter 32 M$ WIFB $end
$var parameter 32 N$ WII $end
$var parameter 32 O$ WIIA $end
$var parameter 32 P$ WIIB $end
$var parameter 32 Q$ WOF $end
$var parameter 32 R$ WOI $end
$var parameter 32 S$ WRF $end
$var parameter 33 T$ WRI $end
$scope module ina_zoom $end
$var wire 16 U$ out [15:0] $end
$var wire 16 V$ in [15:0] $end
$var parameter 32 W$ ROUND $end
$var parameter 32 X$ WIF $end
$var parameter 32 Y$ WII $end
$var parameter 32 Z$ WOF $end
$var parameter 32 [$ WOI $end
$var reg 8 \$ ini [7:0] $end
$var reg 16 ]$ inr [15:0] $end
$var reg 8 ^$ outf [7:0] $end
$var reg 8 _$ outi [7:0] $end
$var reg 1 `$ overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module inb_zoom $end
$var wire 16 a$ in [15:0] $end
$var wire 16 b$ out [15:0] $end
$var parameter 32 c$ ROUND $end
$var parameter 32 d$ WIF $end
$var parameter 32 e$ WII $end
$var parameter 32 f$ WOF $end
$var parameter 32 g$ WOI $end
$var reg 8 h$ ini [7:0] $end
$var reg 16 i$ inr [15:0] $end
$var reg 8 j$ outf [7:0] $end
$var reg 8 k$ outi [7:0] $end
$var reg 1 l$ overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module res_zoom $end
$var wire 17 m$ in [16:0] $end
$var wire 16 n$ out [15:0] $end
$var parameter 32 o$ ROUND $end
$var parameter 32 p$ WIF $end
$var parameter 33 q$ WII $end
$var parameter 32 r$ WOF $end
$var parameter 32 s$ WOI $end
$var reg 9 t$ ini [8:0] $end
$var reg 17 u$ inr [16:0] $end
$var reg 8 v$ outf [7:0] $end
$var reg 8 w$ outi [7:0] $end
$var reg 1 E$ overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$scope module mult $end
$var wire 16 x$ ina [15:0] $end
$var wire 16 y$ inb [15:0] $end
$var wire 32 z$ res [31:0] $end
$var wire 1 {$ overflow $end
$var wire 16 |$ out [15:0] $end
$var parameter 32 }$ ROUND $end
$var parameter 32 ~$ WIFA $end
$var parameter 32 !% WIFB $end
$var parameter 32 "% WIIA $end
$var parameter 32 #% WIIB $end
$var parameter 32 $% WOF $end
$var parameter 32 %% WOI $end
$var parameter 33 &% WRF $end
$var parameter 33 '% WRI $end
$scope module res_zoom $end
$var wire 32 (% in [31:0] $end
$var wire 16 )% out [15:0] $end
$var parameter 32 *% ROUND $end
$var parameter 33 +% WIF $end
$var parameter 33 ,% WII $end
$var parameter 32 -% WOF $end
$var parameter 32 .% WOI $end
$var reg 16 /% ini [15:0] $end
$var reg 24 0% inr [23:0] $end
$var reg 8 1% outf [7:0] $end
$var reg 8 2% outi [7:0] $end
$var reg 1 {$ overflow $end
$scope begin genblk1 $end
$scope begin genblk1 $end
$upscope $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module pe14 $end
$var wire 1 ! clk $end
$var wire 1 5 pe_accept_w_in $end
$var wire 1 3% pe_enabled $end
$var wire 16 4% pe_input_in [15:0] $end
$var wire 16 5% pe_psum_in [15:0] $end
$var wire 1 } pe_switch_in $end
$var wire 1 m pe_valid_in $end
$var wire 16 6% pe_weight_in [15:0] $end
$var wire 1 " rst $end
$var wire 16 7% mult_out [15:0] $end
$var wire 16 8% mac_out [15:0] $end
$var parameter 32 9% DATA_WIDTH $end
$var reg 16 :% pe_input_out [15:0] $end
$var reg 16 ;% pe_psum_out [15:0] $end
$var reg 1 | pe_switch_out $end
$var reg 1 l pe_valid_out $end
$var reg 16 <% pe_weight_out [15:0] $end
$var reg 16 =% weight_reg_active [15:0] $end
$var reg 16 >% weight_reg_inactive [15:0] $end
$scope module adder $end
$var wire 16 ?% inb [15:0] $end
$var wire 17 @% res [16:0] $end
$var wire 1 A% overflow $end
$var wire 16 B% out [15:0] $end
$var wire 16 C% inbz [15:0] $end
$var wire 16 D% inaz [15:0] $end
$var wire 16 E% ina [15:0] $end
$var parameter 32 F% ROUND $end
$var parameter 32 G% WIF $end
$var parameter 32 H% WIFA $end
$var parameter 32 I% WIFB $end
$var parameter 32 J% WII $end
$var parameter 32 K% WIIA $end
$var parameter 32 L% WIIB $end
$var parameter 32 M% WOF $end
$var parameter 32 N% WOI $end
$var parameter 32 O% WRF $end
$var parameter 33 P% WRI $end
$scope module ina_zoom $end
$var wire 16 Q% out [15:0] $end
$var wire 16 R% in [15:0] $end
$var parameter 32 S% ROUND $end
$var parameter 32 T% WIF $end
$var parameter 32 U% WII $end
$var parameter 32 V% WOF $end
$var parameter 32 W% WOI $end
$var reg 8 X% ini [7:0] $end
$var reg 16 Y% inr [15:0] $end
$var reg 8 Z% outf [7:0] $end
$var reg 8 [% outi [7:0] $end
$var reg 1 \% overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module inb_zoom $end
$var wire 16 ]% in [15:0] $end
$var wire 16 ^% out [15:0] $end
$var parameter 32 _% ROUND $end
$var parameter 32 `% WIF $end
$var parameter 32 a% WII $end
$var parameter 32 b% WOF $end
$var parameter 32 c% WOI $end
$var reg 8 d% ini [7:0] $end
$var reg 16 e% inr [15:0] $end
$var reg 8 f% outf [7:0] $end
$var reg 8 g% outi [7:0] $end
$var reg 1 h% overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module res_zoom $end
$var wire 17 i% in [16:0] $end
$var wire 16 j% out [15:0] $end
$var parameter 32 k% ROUND $end
$var parameter 32 l% WIF $end
$var parameter 33 m% WII $end
$var parameter 32 n% WOF $end
$var parameter 32 o% WOI $end
$var reg 9 p% ini [8:0] $end
$var reg 17 q% inr [16:0] $end
$var reg 8 r% outf [7:0] $end
$var reg 8 s% outi [7:0] $end
$var reg 1 A% overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$scope module mult $end
$var wire 16 t% ina [15:0] $end
$var wire 16 u% inb [15:0] $end
$var wire 32 v% res [31:0] $end
$var wire 1 w% overflow $end
$var wire 16 x% out [15:0] $end
$var parameter 32 y% ROUND $end
$var parameter 32 z% WIFA $end
$var parameter 32 {% WIFB $end
$var parameter 32 |% WIIA $end
$var parameter 32 }% WIIB $end
$var parameter 32 ~% WOF $end
$var parameter 32 !& WOI $end
$var parameter 33 "& WRF $end
$var parameter 33 #& WRI $end
$scope module res_zoom $end
$var wire 32 $& in [31:0] $end
$var wire 16 %& out [15:0] $end
$var parameter 32 && ROUND $end
$var parameter 33 '& WIF $end
$var parameter 33 (& WII $end
$var parameter 32 )& WOF $end
$var parameter 32 *& WOI $end
$var reg 16 +& ini [15:0] $end
$var reg 24 ,& inr [23:0] $end
$var reg 8 -& outf [7:0] $end
$var reg 8 .& outi [7:0] $end
$var reg 1 w% overflow $end
$scope begin genblk1 $end
$scope begin genblk1 $end
$upscope $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module pe21 $end
$var wire 1 ! clk $end
$var wire 1 2 pe_accept_w_in $end
$var wire 1 /& pe_enabled $end
$var wire 16 0& pe_input_in [15:0] $end
$var wire 16 1& pe_psum_in [15:0] $end
$var wire 1 !" pe_switch_in $end
$var wire 1 ; pe_valid_in $end
$var wire 16 2& pe_weight_in [15:0] $end
$var wire 1 " rst $end
$var wire 16 3& mult_out [15:0] $end
$var wire 16 4& mac_out [15:0] $end
$var parameter 32 5& DATA_WIDTH $end
$var reg 16 6& pe_input_out [15:0] $end
$var reg 16 7& pe_psum_out [15:0] $end
$var reg 1 { pe_switch_out $end
$var reg 1 k pe_valid_out $end
$var reg 16 8& pe_weight_out [15:0] $end
$var reg 16 9& weight_reg_active [15:0] $end
$var reg 16 :& weight_reg_inactive [15:0] $end
$scope module adder $end
$var wire 16 ;& inb [15:0] $end
$var wire 17 <& res [16:0] $end
$var wire 1 =& overflow $end
$var wire 16 >& out [15:0] $end
$var wire 16 ?& inbz [15:0] $end
$var wire 16 @& inaz [15:0] $end
$var wire 16 A& ina [15:0] $end
$var parameter 32 B& ROUND $end
$var parameter 32 C& WIF $end
$var parameter 32 D& WIFA $end
$var parameter 32 E& WIFB $end
$var parameter 32 F& WII $end
$var parameter 32 G& WIIA $end
$var parameter 32 H& WIIB $end
$var parameter 32 I& WOF $end
$var parameter 32 J& WOI $end
$var parameter 32 K& WRF $end
$var parameter 33 L& WRI $end
$scope module ina_zoom $end
$var wire 16 M& out [15:0] $end
$var wire 16 N& in [15:0] $end
$var parameter 32 O& ROUND $end
$var parameter 32 P& WIF $end
$var parameter 32 Q& WII $end
$var parameter 32 R& WOF $end
$var parameter 32 S& WOI $end
$var reg 8 T& ini [7:0] $end
$var reg 16 U& inr [15:0] $end
$var reg 8 V& outf [7:0] $end
$var reg 8 W& outi [7:0] $end
$var reg 1 X& overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module inb_zoom $end
$var wire 16 Y& in [15:0] $end
$var wire 16 Z& out [15:0] $end
$var parameter 32 [& ROUND $end
$var parameter 32 \& WIF $end
$var parameter 32 ]& WII $end
$var parameter 32 ^& WOF $end
$var parameter 32 _& WOI $end
$var reg 8 `& ini [7:0] $end
$var reg 16 a& inr [15:0] $end
$var reg 8 b& outf [7:0] $end
$var reg 8 c& outi [7:0] $end
$var reg 1 d& overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module res_zoom $end
$var wire 17 e& in [16:0] $end
$var wire 16 f& out [15:0] $end
$var parameter 32 g& ROUND $end
$var parameter 32 h& WIF $end
$var parameter 33 i& WII $end
$var parameter 32 j& WOF $end
$var parameter 32 k& WOI $end
$var reg 9 l& ini [8:0] $end
$var reg 17 m& inr [16:0] $end
$var reg 8 n& outf [7:0] $end
$var reg 8 o& outi [7:0] $end
$var reg 1 =& overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$scope module mult $end
$var wire 16 p& ina [15:0] $end
$var wire 16 q& inb [15:0] $end
$var wire 32 r& res [31:0] $end
$var wire 1 s& overflow $end
$var wire 16 t& out [15:0] $end
$var parameter 32 u& ROUND $end
$var parameter 32 v& WIFA $end
$var parameter 32 w& WIFB $end
$var parameter 32 x& WIIA $end
$var parameter 32 y& WIIB $end
$var parameter 32 z& WOF $end
$var parameter 32 {& WOI $end
$var parameter 33 |& WRF $end
$var parameter 33 }& WRI $end
$scope module res_zoom $end
$var wire 32 ~& in [31:0] $end
$var wire 16 !' out [15:0] $end
$var parameter 32 "' ROUND $end
$var parameter 33 #' WIF $end
$var parameter 33 $' WII $end
$var parameter 32 %' WOF $end
$var parameter 32 &' WOI $end
$var reg 16 '' ini [15:0] $end
$var reg 24 (' inr [23:0] $end
$var reg 8 )' outf [7:0] $end
$var reg 8 *' outi [7:0] $end
$var reg 1 s& overflow $end
$scope begin genblk1 $end
$scope begin genblk1 $end
$upscope $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module pe22 $end
$var wire 1 ! clk $end
$var wire 1 3 pe_accept_w_in $end
$var wire 1 +' pe_enabled $end
$var wire 16 ,' pe_input_in [15:0] $end
$var wire 16 -' pe_psum_in [15:0] $end
$var wire 1 ~ pe_switch_in $end
$var wire 1 k pe_valid_in $end
$var wire 16 .' pe_weight_in [15:0] $end
$var wire 1 " rst $end
$var wire 16 /' mult_out [15:0] $end
$var wire 16 0' mac_out [15:0] $end
$var parameter 32 1' DATA_WIDTH $end
$var reg 16 2' pe_input_out [15:0] $end
$var reg 16 3' pe_psum_out [15:0] $end
$var reg 1 z pe_switch_out $end
$var reg 1 j pe_valid_out $end
$var reg 16 4' pe_weight_out [15:0] $end
$var reg 16 5' weight_reg_active [15:0] $end
$var reg 16 6' weight_reg_inactive [15:0] $end
$scope module adder $end
$var wire 16 7' inb [15:0] $end
$var wire 17 8' res [16:0] $end
$var wire 1 9' overflow $end
$var wire 16 :' out [15:0] $end
$var wire 16 ;' inbz [15:0] $end
$var wire 16 <' inaz [15:0] $end
$var wire 16 =' ina [15:0] $end
$var parameter 32 >' ROUND $end
$var parameter 32 ?' WIF $end
$var parameter 32 @' WIFA $end
$var parameter 32 A' WIFB $end
$var parameter 32 B' WII $end
$var parameter 32 C' WIIA $end
$var parameter 32 D' WIIB $end
$var parameter 32 E' WOF $end
$var parameter 32 F' WOI $end
$var parameter 32 G' WRF $end
$var parameter 33 H' WRI $end
$scope module ina_zoom $end
$var wire 16 I' out [15:0] $end
$var wire 16 J' in [15:0] $end
$var parameter 32 K' ROUND $end
$var parameter 32 L' WIF $end
$var parameter 32 M' WII $end
$var parameter 32 N' WOF $end
$var parameter 32 O' WOI $end
$var reg 8 P' ini [7:0] $end
$var reg 16 Q' inr [15:0] $end
$var reg 8 R' outf [7:0] $end
$var reg 8 S' outi [7:0] $end
$var reg 1 T' overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module inb_zoom $end
$var wire 16 U' in [15:0] $end
$var wire 16 V' out [15:0] $end
$var parameter 32 W' ROUND $end
$var parameter 32 X' WIF $end
$var parameter 32 Y' WII $end
$var parameter 32 Z' WOF $end
$var parameter 32 [' WOI $end
$var reg 8 \' ini [7:0] $end
$var reg 16 ]' inr [15:0] $end
$var reg 8 ^' outf [7:0] $end
$var reg 8 _' outi [7:0] $end
$var reg 1 `' overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module res_zoom $end
$var wire 17 a' in [16:0] $end
$var wire 16 b' out [15:0] $end
$var parameter 32 c' ROUND $end
$var parameter 32 d' WIF $end
$var parameter 33 e' WII $end
$var parameter 32 f' WOF $end
$var parameter 32 g' WOI $end
$var reg 9 h' ini [8:0] $end
$var reg 17 i' inr [16:0] $end
$var reg 8 j' outf [7:0] $end
$var reg 8 k' outi [7:0] $end
$var reg 1 9' overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$scope module mult $end
$var wire 16 l' ina [15:0] $end
$var wire 16 m' inb [15:0] $end
$var wire 32 n' res [31:0] $end
$var wire 1 o' overflow $end
$var wire 16 p' out [15:0] $end
$var parameter 32 q' ROUND $end
$var parameter 32 r' WIFA $end
$var parameter 32 s' WIFB $end
$var parameter 32 t' WIIA $end
$var parameter 32 u' WIIB $end
$var parameter 32 v' WOF $end
$var parameter 32 w' WOI $end
$var parameter 33 x' WRF $end
$var parameter 33 y' WRI $end
$scope module res_zoom $end
$var wire 32 z' in [31:0] $end
$var wire 16 {' out [15:0] $end
$var parameter 32 |' ROUND $end
$var parameter 33 }' WIF $end
$var parameter 33 ~' WII $end
$var parameter 32 !( WOF $end
$var parameter 32 "( WOI $end
$var reg 16 #( ini [15:0] $end
$var reg 24 $( inr [23:0] $end
$var reg 8 %( outf [7:0] $end
$var reg 8 &( outi [7:0] $end
$var reg 1 o' overflow $end
$scope begin genblk1 $end
$scope begin genblk1 $end
$upscope $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module pe23 $end
$var wire 1 ! clk $end
$var wire 1 4 pe_accept_w_in $end
$var wire 1 '( pe_enabled $end
$var wire 16 (( pe_input_in [15:0] $end
$var wire 16 )( pe_psum_in [15:0] $end
$var wire 1 } pe_switch_in $end
$var wire 1 j pe_valid_in $end
$var wire 16 *( pe_weight_in [15:0] $end
$var wire 1 " rst $end
$var wire 16 +( mult_out [15:0] $end
$var wire 16 ,( mac_out [15:0] $end
$var parameter 32 -( DATA_WIDTH $end
$var reg 16 .( pe_input_out [15:0] $end
$var reg 16 /( pe_psum_out [15:0] $end
$var reg 1 y pe_switch_out $end
$var reg 1 i pe_valid_out $end
$var reg 16 0( pe_weight_out [15:0] $end
$var reg 16 1( weight_reg_active [15:0] $end
$var reg 16 2( weight_reg_inactive [15:0] $end
$scope module adder $end
$var wire 16 3( inb [15:0] $end
$var wire 17 4( res [16:0] $end
$var wire 1 5( overflow $end
$var wire 16 6( out [15:0] $end
$var wire 16 7( inbz [15:0] $end
$var wire 16 8( inaz [15:0] $end
$var wire 16 9( ina [15:0] $end
$var parameter 32 :( ROUND $end
$var parameter 32 ;( WIF $end
$var parameter 32 <( WIFA $end
$var parameter 32 =( WIFB $end
$var parameter 32 >( WII $end
$var parameter 32 ?( WIIA $end
$var parameter 32 @( WIIB $end
$var parameter 32 A( WOF $end
$var parameter 32 B( WOI $end
$var parameter 32 C( WRF $end
$var parameter 33 D( WRI $end
$scope module ina_zoom $end
$var wire 16 E( out [15:0] $end
$var wire 16 F( in [15:0] $end
$var parameter 32 G( ROUND $end
$var parameter 32 H( WIF $end
$var parameter 32 I( WII $end
$var parameter 32 J( WOF $end
$var parameter 32 K( WOI $end
$var reg 8 L( ini [7:0] $end
$var reg 16 M( inr [15:0] $end
$var reg 8 N( outf [7:0] $end
$var reg 8 O( outi [7:0] $end
$var reg 1 P( overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module inb_zoom $end
$var wire 16 Q( in [15:0] $end
$var wire 16 R( out [15:0] $end
$var parameter 32 S( ROUND $end
$var parameter 32 T( WIF $end
$var parameter 32 U( WII $end
$var parameter 32 V( WOF $end
$var parameter 32 W( WOI $end
$var reg 8 X( ini [7:0] $end
$var reg 16 Y( inr [15:0] $end
$var reg 8 Z( outf [7:0] $end
$var reg 8 [( outi [7:0] $end
$var reg 1 \( overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module res_zoom $end
$var wire 17 ]( in [16:0] $end
$var wire 16 ^( out [15:0] $end
$var parameter 32 _( ROUND $end
$var parameter 32 `( WIF $end
$var parameter 33 a( WII $end
$var parameter 32 b( WOF $end
$var parameter 32 c( WOI $end
$var reg 9 d( ini [8:0] $end
$var reg 17 e( inr [16:0] $end
$var reg 8 f( outf [7:0] $end
$var reg 8 g( outi [7:0] $end
$var reg 1 5( overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$scope module mult $end
$var wire 16 h( ina [15:0] $end
$var wire 16 i( inb [15:0] $end
$var wire 32 j( res [31:0] $end
$var wire 1 k( overflow $end
$var wire 16 l( out [15:0] $end
$var parameter 32 m( ROUND $end
$var parameter 32 n( WIFA $end
$var parameter 32 o( WIFB $end
$var parameter 32 p( WIIA $end
$var parameter 32 q( WIIB $end
$var parameter 32 r( WOF $end
$var parameter 32 s( WOI $end
$var parameter 33 t( WRF $end
$var parameter 33 u( WRI $end
$scope module res_zoom $end
$var wire 32 v( in [31:0] $end
$var wire 16 w( out [15:0] $end
$var parameter 32 x( ROUND $end
$var parameter 33 y( WIF $end
$var parameter 33 z( WII $end
$var parameter 32 {( WOF $end
$var parameter 32 |( WOI $end
$var reg 16 }( ini [15:0] $end
$var reg 24 ~( inr [23:0] $end
$var reg 8 !) outf [7:0] $end
$var reg 8 ") outi [7:0] $end
$var reg 1 k( overflow $end
$scope begin genblk1 $end
$scope begin genblk1 $end
$upscope $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module pe24 $end
$var wire 1 ! clk $end
$var wire 1 5 pe_accept_w_in $end
$var wire 1 #) pe_enabled $end
$var wire 16 $) pe_input_in [15:0] $end
$var wire 16 %) pe_psum_in [15:0] $end
$var wire 1 | pe_switch_in $end
$var wire 1 i pe_valid_in $end
$var wire 16 &) pe_weight_in [15:0] $end
$var wire 1 " rst $end
$var wire 16 ') mult_out [15:0] $end
$var wire 16 () mac_out [15:0] $end
$var parameter 32 )) DATA_WIDTH $end
$var reg 16 *) pe_input_out [15:0] $end
$var reg 16 +) pe_psum_out [15:0] $end
$var reg 1 x pe_switch_out $end
$var reg 1 h pe_valid_out $end
$var reg 16 ,) pe_weight_out [15:0] $end
$var reg 16 -) weight_reg_active [15:0] $end
$var reg 16 .) weight_reg_inactive [15:0] $end
$scope module adder $end
$var wire 16 /) inb [15:0] $end
$var wire 17 0) res [16:0] $end
$var wire 1 1) overflow $end
$var wire 16 2) out [15:0] $end
$var wire 16 3) inbz [15:0] $end
$var wire 16 4) inaz [15:0] $end
$var wire 16 5) ina [15:0] $end
$var parameter 32 6) ROUND $end
$var parameter 32 7) WIF $end
$var parameter 32 8) WIFA $end
$var parameter 32 9) WIFB $end
$var parameter 32 :) WII $end
$var parameter 32 ;) WIIA $end
$var parameter 32 <) WIIB $end
$var parameter 32 =) WOF $end
$var parameter 32 >) WOI $end
$var parameter 32 ?) WRF $end
$var parameter 33 @) WRI $end
$scope module ina_zoom $end
$var wire 16 A) out [15:0] $end
$var wire 16 B) in [15:0] $end
$var parameter 32 C) ROUND $end
$var parameter 32 D) WIF $end
$var parameter 32 E) WII $end
$var parameter 32 F) WOF $end
$var parameter 32 G) WOI $end
$var reg 8 H) ini [7:0] $end
$var reg 16 I) inr [15:0] $end
$var reg 8 J) outf [7:0] $end
$var reg 8 K) outi [7:0] $end
$var reg 1 L) overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module inb_zoom $end
$var wire 16 M) in [15:0] $end
$var wire 16 N) out [15:0] $end
$var parameter 32 O) ROUND $end
$var parameter 32 P) WIF $end
$var parameter 32 Q) WII $end
$var parameter 32 R) WOF $end
$var parameter 32 S) WOI $end
$var reg 8 T) ini [7:0] $end
$var reg 16 U) inr [15:0] $end
$var reg 8 V) outf [7:0] $end
$var reg 8 W) outi [7:0] $end
$var reg 1 X) overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module res_zoom $end
$var wire 17 Y) in [16:0] $end
$var wire 16 Z) out [15:0] $end
$var parameter 32 [) ROUND $end
$var parameter 32 \) WIF $end
$var parameter 33 ]) WII $end
$var parameter 32 ^) WOF $end
$var parameter 32 _) WOI $end
$var reg 9 `) ini [8:0] $end
$var reg 17 a) inr [16:0] $end
$var reg 8 b) outf [7:0] $end
$var reg 8 c) outi [7:0] $end
$var reg 1 1) overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$scope module mult $end
$var wire 16 d) ina [15:0] $end
$var wire 16 e) inb [15:0] $end
$var wire 32 f) res [31:0] $end
$var wire 1 g) overflow $end
$var wire 16 h) out [15:0] $end
$var parameter 32 i) ROUND $end
$var parameter 32 j) WIFA $end
$var parameter 32 k) WIFB $end
$var parameter 32 l) WIIA $end
$var parameter 32 m) WIIB $end
$var parameter 32 n) WOF $end
$var parameter 32 o) WOI $end
$var parameter 33 p) WRF $end
$var parameter 33 q) WRI $end
$scope module res_zoom $end
$var wire 32 r) in [31:0] $end
$var wire 16 s) out [15:0] $end
$var parameter 32 t) ROUND $end
$var parameter 33 u) WIF $end
$var parameter 33 v) WII $end
$var parameter 32 w) WOF $end
$var parameter 32 x) WOI $end
$var reg 16 y) ini [15:0] $end
$var reg 24 z) inr [23:0] $end
$var reg 8 {) outf [7:0] $end
$var reg 8 |) outi [7:0] $end
$var reg 1 g) overflow $end
$scope begin genblk1 $end
$scope begin genblk1 $end
$upscope $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module pe31 $end
$var wire 1 ! clk $end
$var wire 1 2 pe_accept_w_in $end
$var wire 1 }) pe_enabled $end
$var wire 16 ~) pe_input_in [15:0] $end
$var wire 16 !* pe_psum_in [15:0] $end
$var wire 1 { pe_switch_in $end
$var wire 1 < pe_valid_in $end
$var wire 16 "* pe_weight_in [15:0] $end
$var wire 1 " rst $end
$var wire 16 #* mult_out [15:0] $end
$var wire 16 $* mac_out [15:0] $end
$var parameter 32 %* DATA_WIDTH $end
$var reg 16 &* pe_input_out [15:0] $end
$var reg 16 '* pe_psum_out [15:0] $end
$var reg 1 w pe_switch_out $end
$var reg 1 g pe_valid_out $end
$var reg 16 (* pe_weight_out [15:0] $end
$var reg 16 )* weight_reg_active [15:0] $end
$var reg 16 ** weight_reg_inactive [15:0] $end
$scope module adder $end
$var wire 16 +* inb [15:0] $end
$var wire 17 ,* res [16:0] $end
$var wire 1 -* overflow $end
$var wire 16 .* out [15:0] $end
$var wire 16 /* inbz [15:0] $end
$var wire 16 0* inaz [15:0] $end
$var wire 16 1* ina [15:0] $end
$var parameter 32 2* ROUND $end
$var parameter 32 3* WIF $end
$var parameter 32 4* WIFA $end
$var parameter 32 5* WIFB $end
$var parameter 32 6* WII $end
$var parameter 32 7* WIIA $end
$var parameter 32 8* WIIB $end
$var parameter 32 9* WOF $end
$var parameter 32 :* WOI $end
$var parameter 32 ;* WRF $end
$var parameter 33 <* WRI $end
$scope module ina_zoom $end
$var wire 16 =* out [15:0] $end
$var wire 16 >* in [15:0] $end
$var parameter 32 ?* ROUND $end
$var parameter 32 @* WIF $end
$var parameter 32 A* WII $end
$var parameter 32 B* WOF $end
$var parameter 32 C* WOI $end
$var reg 8 D* ini [7:0] $end
$var reg 16 E* inr [15:0] $end
$var reg 8 F* outf [7:0] $end
$var reg 8 G* outi [7:0] $end
$var reg 1 H* overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module inb_zoom $end
$var wire 16 I* in [15:0] $end
$var wire 16 J* out [15:0] $end
$var parameter 32 K* ROUND $end
$var parameter 32 L* WIF $end
$var parameter 32 M* WII $end
$var parameter 32 N* WOF $end
$var parameter 32 O* WOI $end
$var reg 8 P* ini [7:0] $end
$var reg 16 Q* inr [15:0] $end
$var reg 8 R* outf [7:0] $end
$var reg 8 S* outi [7:0] $end
$var reg 1 T* overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module res_zoom $end
$var wire 17 U* in [16:0] $end
$var wire 16 V* out [15:0] $end
$var parameter 32 W* ROUND $end
$var parameter 32 X* WIF $end
$var parameter 33 Y* WII $end
$var parameter 32 Z* WOF $end
$var parameter 32 [* WOI $end
$var reg 9 \* ini [8:0] $end
$var reg 17 ]* inr [16:0] $end
$var reg 8 ^* outf [7:0] $end
$var reg 8 _* outi [7:0] $end
$var reg 1 -* overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$scope module mult $end
$var wire 16 `* ina [15:0] $end
$var wire 16 a* inb [15:0] $end
$var wire 32 b* res [31:0] $end
$var wire 1 c* overflow $end
$var wire 16 d* out [15:0] $end
$var parameter 32 e* ROUND $end
$var parameter 32 f* WIFA $end
$var parameter 32 g* WIFB $end
$var parameter 32 h* WIIA $end
$var parameter 32 i* WIIB $end
$var parameter 32 j* WOF $end
$var parameter 32 k* WOI $end
$var parameter 33 l* WRF $end
$var parameter 33 m* WRI $end
$scope module res_zoom $end
$var wire 32 n* in [31:0] $end
$var wire 16 o* out [15:0] $end
$var parameter 32 p* ROUND $end
$var parameter 33 q* WIF $end
$var parameter 33 r* WII $end
$var parameter 32 s* WOF $end
$var parameter 32 t* WOI $end
$var reg 16 u* ini [15:0] $end
$var reg 24 v* inr [23:0] $end
$var reg 8 w* outf [7:0] $end
$var reg 8 x* outi [7:0] $end
$var reg 1 c* overflow $end
$scope begin genblk1 $end
$scope begin genblk1 $end
$upscope $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module pe32 $end
$var wire 1 ! clk $end
$var wire 1 3 pe_accept_w_in $end
$var wire 1 y* pe_enabled $end
$var wire 16 z* pe_input_in [15:0] $end
$var wire 16 {* pe_psum_in [15:0] $end
$var wire 1 z pe_switch_in $end
$var wire 1 g pe_valid_in $end
$var wire 16 |* pe_weight_in [15:0] $end
$var wire 1 " rst $end
$var wire 16 }* mult_out [15:0] $end
$var wire 16 ~* mac_out [15:0] $end
$var parameter 32 !+ DATA_WIDTH $end
$var reg 16 "+ pe_input_out [15:0] $end
$var reg 16 #+ pe_psum_out [15:0] $end
$var reg 1 v pe_switch_out $end
$var reg 1 f pe_valid_out $end
$var reg 16 $+ pe_weight_out [15:0] $end
$var reg 16 %+ weight_reg_active [15:0] $end
$var reg 16 &+ weight_reg_inactive [15:0] $end
$scope module adder $end
$var wire 16 '+ inb [15:0] $end
$var wire 17 (+ res [16:0] $end
$var wire 1 )+ overflow $end
$var wire 16 *+ out [15:0] $end
$var wire 16 ++ inbz [15:0] $end
$var wire 16 ,+ inaz [15:0] $end
$var wire 16 -+ ina [15:0] $end
$var parameter 32 .+ ROUND $end
$var parameter 32 /+ WIF $end
$var parameter 32 0+ WIFA $end
$var parameter 32 1+ WIFB $end
$var parameter 32 2+ WII $end
$var parameter 32 3+ WIIA $end
$var parameter 32 4+ WIIB $end
$var parameter 32 5+ WOF $end
$var parameter 32 6+ WOI $end
$var parameter 32 7+ WRF $end
$var parameter 33 8+ WRI $end
$scope module ina_zoom $end
$var wire 16 9+ out [15:0] $end
$var wire 16 :+ in [15:0] $end
$var parameter 32 ;+ ROUND $end
$var parameter 32 <+ WIF $end
$var parameter 32 =+ WII $end
$var parameter 32 >+ WOF $end
$var parameter 32 ?+ WOI $end
$var reg 8 @+ ini [7:0] $end
$var reg 16 A+ inr [15:0] $end
$var reg 8 B+ outf [7:0] $end
$var reg 8 C+ outi [7:0] $end
$var reg 1 D+ overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module inb_zoom $end
$var wire 16 E+ in [15:0] $end
$var wire 16 F+ out [15:0] $end
$var parameter 32 G+ ROUND $end
$var parameter 32 H+ WIF $end
$var parameter 32 I+ WII $end
$var parameter 32 J+ WOF $end
$var parameter 32 K+ WOI $end
$var reg 8 L+ ini [7:0] $end
$var reg 16 M+ inr [15:0] $end
$var reg 8 N+ outf [7:0] $end
$var reg 8 O+ outi [7:0] $end
$var reg 1 P+ overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module res_zoom $end
$var wire 17 Q+ in [16:0] $end
$var wire 16 R+ out [15:0] $end
$var parameter 32 S+ ROUND $end
$var parameter 32 T+ WIF $end
$var parameter 33 U+ WII $end
$var parameter 32 V+ WOF $end
$var parameter 32 W+ WOI $end
$var reg 9 X+ ini [8:0] $end
$var reg 17 Y+ inr [16:0] $end
$var reg 8 Z+ outf [7:0] $end
$var reg 8 [+ outi [7:0] $end
$var reg 1 )+ overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$scope module mult $end
$var wire 16 \+ ina [15:0] $end
$var wire 16 ]+ inb [15:0] $end
$var wire 32 ^+ res [31:0] $end
$var wire 1 _+ overflow $end
$var wire 16 `+ out [15:0] $end
$var parameter 32 a+ ROUND $end
$var parameter 32 b+ WIFA $end
$var parameter 32 c+ WIFB $end
$var parameter 32 d+ WIIA $end
$var parameter 32 e+ WIIB $end
$var parameter 32 f+ WOF $end
$var parameter 32 g+ WOI $end
$var parameter 33 h+ WRF $end
$var parameter 33 i+ WRI $end
$scope module res_zoom $end
$var wire 32 j+ in [31:0] $end
$var wire 16 k+ out [15:0] $end
$var parameter 32 l+ ROUND $end
$var parameter 33 m+ WIF $end
$var parameter 33 n+ WII $end
$var parameter 32 o+ WOF $end
$var parameter 32 p+ WOI $end
$var reg 16 q+ ini [15:0] $end
$var reg 24 r+ inr [23:0] $end
$var reg 8 s+ outf [7:0] $end
$var reg 8 t+ outi [7:0] $end
$var reg 1 _+ overflow $end
$scope begin genblk1 $end
$scope begin genblk1 $end
$upscope $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module pe33 $end
$var wire 1 ! clk $end
$var wire 1 4 pe_accept_w_in $end
$var wire 1 u+ pe_enabled $end
$var wire 16 v+ pe_input_in [15:0] $end
$var wire 16 w+ pe_psum_in [15:0] $end
$var wire 1 y pe_switch_in $end
$var wire 1 f pe_valid_in $end
$var wire 16 x+ pe_weight_in [15:0] $end
$var wire 1 " rst $end
$var wire 16 y+ mult_out [15:0] $end
$var wire 16 z+ mac_out [15:0] $end
$var parameter 32 {+ DATA_WIDTH $end
$var reg 16 |+ pe_input_out [15:0] $end
$var reg 16 }+ pe_psum_out [15:0] $end
$var reg 1 u pe_switch_out $end
$var reg 1 e pe_valid_out $end
$var reg 16 ~+ pe_weight_out [15:0] $end
$var reg 16 !, weight_reg_active [15:0] $end
$var reg 16 ", weight_reg_inactive [15:0] $end
$scope module adder $end
$var wire 16 #, inb [15:0] $end
$var wire 17 $, res [16:0] $end
$var wire 1 %, overflow $end
$var wire 16 &, out [15:0] $end
$var wire 16 ', inbz [15:0] $end
$var wire 16 (, inaz [15:0] $end
$var wire 16 ), ina [15:0] $end
$var parameter 32 *, ROUND $end
$var parameter 32 +, WIF $end
$var parameter 32 ,, WIFA $end
$var parameter 32 -, WIFB $end
$var parameter 32 ., WII $end
$var parameter 32 /, WIIA $end
$var parameter 32 0, WIIB $end
$var parameter 32 1, WOF $end
$var parameter 32 2, WOI $end
$var parameter 32 3, WRF $end
$var parameter 33 4, WRI $end
$scope module ina_zoom $end
$var wire 16 5, out [15:0] $end
$var wire 16 6, in [15:0] $end
$var parameter 32 7, ROUND $end
$var parameter 32 8, WIF $end
$var parameter 32 9, WII $end
$var parameter 32 :, WOF $end
$var parameter 32 ;, WOI $end
$var reg 8 <, ini [7:0] $end
$var reg 16 =, inr [15:0] $end
$var reg 8 >, outf [7:0] $end
$var reg 8 ?, outi [7:0] $end
$var reg 1 @, overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module inb_zoom $end
$var wire 16 A, in [15:0] $end
$var wire 16 B, out [15:0] $end
$var parameter 32 C, ROUND $end
$var parameter 32 D, WIF $end
$var parameter 32 E, WII $end
$var parameter 32 F, WOF $end
$var parameter 32 G, WOI $end
$var reg 8 H, ini [7:0] $end
$var reg 16 I, inr [15:0] $end
$var reg 8 J, outf [7:0] $end
$var reg 8 K, outi [7:0] $end
$var reg 1 L, overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module res_zoom $end
$var wire 17 M, in [16:0] $end
$var wire 16 N, out [15:0] $end
$var parameter 32 O, ROUND $end
$var parameter 32 P, WIF $end
$var parameter 33 Q, WII $end
$var parameter 32 R, WOF $end
$var parameter 32 S, WOI $end
$var reg 9 T, ini [8:0] $end
$var reg 17 U, inr [16:0] $end
$var reg 8 V, outf [7:0] $end
$var reg 8 W, outi [7:0] $end
$var reg 1 %, overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$scope module mult $end
$var wire 16 X, ina [15:0] $end
$var wire 16 Y, inb [15:0] $end
$var wire 32 Z, res [31:0] $end
$var wire 1 [, overflow $end
$var wire 16 \, out [15:0] $end
$var parameter 32 ], ROUND $end
$var parameter 32 ^, WIFA $end
$var parameter 32 _, WIFB $end
$var parameter 32 `, WIIA $end
$var parameter 32 a, WIIB $end
$var parameter 32 b, WOF $end
$var parameter 32 c, WOI $end
$var parameter 33 d, WRF $end
$var parameter 33 e, WRI $end
$scope module res_zoom $end
$var wire 32 f, in [31:0] $end
$var wire 16 g, out [15:0] $end
$var parameter 32 h, ROUND $end
$var parameter 33 i, WIF $end
$var parameter 33 j, WII $end
$var parameter 32 k, WOF $end
$var parameter 32 l, WOI $end
$var reg 16 m, ini [15:0] $end
$var reg 24 n, inr [23:0] $end
$var reg 8 o, outf [7:0] $end
$var reg 8 p, outi [7:0] $end
$var reg 1 [, overflow $end
$scope begin genblk1 $end
$scope begin genblk1 $end
$upscope $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module pe34 $end
$var wire 1 ! clk $end
$var wire 1 5 pe_accept_w_in $end
$var wire 1 q, pe_enabled $end
$var wire 16 r, pe_input_in [15:0] $end
$var wire 16 s, pe_psum_in [15:0] $end
$var wire 1 x pe_switch_in $end
$var wire 1 e pe_valid_in $end
$var wire 16 t, pe_weight_in [15:0] $end
$var wire 1 " rst $end
$var wire 16 u, mult_out [15:0] $end
$var wire 16 v, mac_out [15:0] $end
$var parameter 32 w, DATA_WIDTH $end
$var reg 16 x, pe_input_out [15:0] $end
$var reg 16 y, pe_psum_out [15:0] $end
$var reg 1 t pe_switch_out $end
$var reg 1 d pe_valid_out $end
$var reg 16 z, pe_weight_out [15:0] $end
$var reg 16 {, weight_reg_active [15:0] $end
$var reg 16 |, weight_reg_inactive [15:0] $end
$scope module adder $end
$var wire 16 }, inb [15:0] $end
$var wire 17 ~, res [16:0] $end
$var wire 1 !- overflow $end
$var wire 16 "- out [15:0] $end
$var wire 16 #- inbz [15:0] $end
$var wire 16 $- inaz [15:0] $end
$var wire 16 %- ina [15:0] $end
$var parameter 32 &- ROUND $end
$var parameter 32 '- WIF $end
$var parameter 32 (- WIFA $end
$var parameter 32 )- WIFB $end
$var parameter 32 *- WII $end
$var parameter 32 +- WIIA $end
$var parameter 32 ,- WIIB $end
$var parameter 32 -- WOF $end
$var parameter 32 .- WOI $end
$var parameter 32 /- WRF $end
$var parameter 33 0- WRI $end
$scope module ina_zoom $end
$var wire 16 1- out [15:0] $end
$var wire 16 2- in [15:0] $end
$var parameter 32 3- ROUND $end
$var parameter 32 4- WIF $end
$var parameter 32 5- WII $end
$var parameter 32 6- WOF $end
$var parameter 32 7- WOI $end
$var reg 8 8- ini [7:0] $end
$var reg 16 9- inr [15:0] $end
$var reg 8 :- outf [7:0] $end
$var reg 8 ;- outi [7:0] $end
$var reg 1 <- overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module inb_zoom $end
$var wire 16 =- in [15:0] $end
$var wire 16 >- out [15:0] $end
$var parameter 32 ?- ROUND $end
$var parameter 32 @- WIF $end
$var parameter 32 A- WII $end
$var parameter 32 B- WOF $end
$var parameter 32 C- WOI $end
$var reg 8 D- ini [7:0] $end
$var reg 16 E- inr [15:0] $end
$var reg 8 F- outf [7:0] $end
$var reg 8 G- outi [7:0] $end
$var reg 1 H- overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module res_zoom $end
$var wire 17 I- in [16:0] $end
$var wire 16 J- out [15:0] $end
$var parameter 32 K- ROUND $end
$var parameter 32 L- WIF $end
$var parameter 33 M- WII $end
$var parameter 32 N- WOF $end
$var parameter 32 O- WOI $end
$var reg 9 P- ini [8:0] $end
$var reg 17 Q- inr [16:0] $end
$var reg 8 R- outf [7:0] $end
$var reg 8 S- outi [7:0] $end
$var reg 1 !- overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$scope module mult $end
$var wire 16 T- ina [15:0] $end
$var wire 16 U- inb [15:0] $end
$var wire 32 V- res [31:0] $end
$var wire 1 W- overflow $end
$var wire 16 X- out [15:0] $end
$var parameter 32 Y- ROUND $end
$var parameter 32 Z- WIFA $end
$var parameter 32 [- WIFB $end
$var parameter 32 \- WIIA $end
$var parameter 32 ]- WIIB $end
$var parameter 32 ^- WOF $end
$var parameter 32 _- WOI $end
$var parameter 33 `- WRF $end
$var parameter 33 a- WRI $end
$scope module res_zoom $end
$var wire 32 b- in [31:0] $end
$var wire 16 c- out [15:0] $end
$var parameter 32 d- ROUND $end
$var parameter 33 e- WIF $end
$var parameter 33 f- WII $end
$var parameter 32 g- WOF $end
$var parameter 32 h- WOI $end
$var reg 16 i- ini [15:0] $end
$var reg 24 j- inr [23:0] $end
$var reg 8 k- outf [7:0] $end
$var reg 8 l- outi [7:0] $end
$var reg 1 W- overflow $end
$scope begin genblk1 $end
$scope begin genblk1 $end
$upscope $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module pe41 $end
$var wire 1 ! clk $end
$var wire 1 2 pe_accept_w_in $end
$var wire 1 m- pe_enabled $end
$var wire 16 n- pe_input_in [15:0] $end
$var wire 16 o- pe_psum_in [15:0] $end
$var wire 1 w pe_switch_in $end
$var wire 1 = pe_valid_in $end
$var wire 16 p- pe_weight_in [15:0] $end
$var wire 1 " rst $end
$var wire 16 q- mult_out [15:0] $end
$var wire 16 r- mac_out [15:0] $end
$var parameter 32 s- DATA_WIDTH $end
$var reg 16 t- pe_input_out [15:0] $end
$var reg 16 u- pe_psum_out [15:0] $end
$var reg 1 s pe_switch_out $end
$var reg 1 c pe_valid_out $end
$var reg 16 v- pe_weight_out [15:0] $end
$var reg 16 w- weight_reg_active [15:0] $end
$var reg 16 x- weight_reg_inactive [15:0] $end
$scope module adder $end
$var wire 16 y- inb [15:0] $end
$var wire 17 z- res [16:0] $end
$var wire 1 {- overflow $end
$var wire 16 |- out [15:0] $end
$var wire 16 }- inbz [15:0] $end
$var wire 16 ~- inaz [15:0] $end
$var wire 16 !. ina [15:0] $end
$var parameter 32 ". ROUND $end
$var parameter 32 #. WIF $end
$var parameter 32 $. WIFA $end
$var parameter 32 %. WIFB $end
$var parameter 32 &. WII $end
$var parameter 32 '. WIIA $end
$var parameter 32 (. WIIB $end
$var parameter 32 ). WOF $end
$var parameter 32 *. WOI $end
$var parameter 32 +. WRF $end
$var parameter 33 ,. WRI $end
$scope module ina_zoom $end
$var wire 16 -. out [15:0] $end
$var wire 16 .. in [15:0] $end
$var parameter 32 /. ROUND $end
$var parameter 32 0. WIF $end
$var parameter 32 1. WII $end
$var parameter 32 2. WOF $end
$var parameter 32 3. WOI $end
$var reg 8 4. ini [7:0] $end
$var reg 16 5. inr [15:0] $end
$var reg 8 6. outf [7:0] $end
$var reg 8 7. outi [7:0] $end
$var reg 1 8. overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module inb_zoom $end
$var wire 16 9. in [15:0] $end
$var wire 16 :. out [15:0] $end
$var parameter 32 ;. ROUND $end
$var parameter 32 <. WIF $end
$var parameter 32 =. WII $end
$var parameter 32 >. WOF $end
$var parameter 32 ?. WOI $end
$var reg 8 @. ini [7:0] $end
$var reg 16 A. inr [15:0] $end
$var reg 8 B. outf [7:0] $end
$var reg 8 C. outi [7:0] $end
$var reg 1 D. overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module res_zoom $end
$var wire 17 E. in [16:0] $end
$var wire 16 F. out [15:0] $end
$var parameter 32 G. ROUND $end
$var parameter 32 H. WIF $end
$var parameter 33 I. WII $end
$var parameter 32 J. WOF $end
$var parameter 32 K. WOI $end
$var reg 9 L. ini [8:0] $end
$var reg 17 M. inr [16:0] $end
$var reg 8 N. outf [7:0] $end
$var reg 8 O. outi [7:0] $end
$var reg 1 {- overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$scope module mult $end
$var wire 16 P. ina [15:0] $end
$var wire 16 Q. inb [15:0] $end
$var wire 32 R. res [31:0] $end
$var wire 1 S. overflow $end
$var wire 16 T. out [15:0] $end
$var parameter 32 U. ROUND $end
$var parameter 32 V. WIFA $end
$var parameter 32 W. WIFB $end
$var parameter 32 X. WIIA $end
$var parameter 32 Y. WIIB $end
$var parameter 32 Z. WOF $end
$var parameter 32 [. WOI $end
$var parameter 33 \. WRF $end
$var parameter 33 ]. WRI $end
$scope module res_zoom $end
$var wire 32 ^. in [31:0] $end
$var wire 16 _. out [15:0] $end
$var parameter 32 `. ROUND $end
$var parameter 33 a. WIF $end
$var parameter 33 b. WII $end
$var parameter 32 c. WOF $end
$var parameter 32 d. WOI $end
$var reg 16 e. ini [15:0] $end
$var reg 24 f. inr [23:0] $end
$var reg 8 g. outf [7:0] $end
$var reg 8 h. outi [7:0] $end
$var reg 1 S. overflow $end
$scope begin genblk1 $end
$scope begin genblk1 $end
$upscope $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module pe42 $end
$var wire 1 ! clk $end
$var wire 1 3 pe_accept_w_in $end
$var wire 1 i. pe_enabled $end
$var wire 16 j. pe_input_in [15:0] $end
$var wire 16 k. pe_psum_in [15:0] $end
$var wire 1 v pe_switch_in $end
$var wire 1 c pe_valid_in $end
$var wire 16 l. pe_weight_in [15:0] $end
$var wire 1 " rst $end
$var wire 16 m. mult_out [15:0] $end
$var wire 16 n. mac_out [15:0] $end
$var parameter 32 o. DATA_WIDTH $end
$var reg 16 p. pe_input_out [15:0] $end
$var reg 16 q. pe_psum_out [15:0] $end
$var reg 1 r pe_switch_out $end
$var reg 1 b pe_valid_out $end
$var reg 16 r. pe_weight_out [15:0] $end
$var reg 16 s. weight_reg_active [15:0] $end
$var reg 16 t. weight_reg_inactive [15:0] $end
$scope module adder $end
$var wire 16 u. inb [15:0] $end
$var wire 17 v. res [16:0] $end
$var wire 1 w. overflow $end
$var wire 16 x. out [15:0] $end
$var wire 16 y. inbz [15:0] $end
$var wire 16 z. inaz [15:0] $end
$var wire 16 {. ina [15:0] $end
$var parameter 32 |. ROUND $end
$var parameter 32 }. WIF $end
$var parameter 32 ~. WIFA $end
$var parameter 32 !/ WIFB $end
$var parameter 32 "/ WII $end
$var parameter 32 #/ WIIA $end
$var parameter 32 $/ WIIB $end
$var parameter 32 %/ WOF $end
$var parameter 32 &/ WOI $end
$var parameter 32 '/ WRF $end
$var parameter 33 (/ WRI $end
$scope module ina_zoom $end
$var wire 16 )/ out [15:0] $end
$var wire 16 */ in [15:0] $end
$var parameter 32 +/ ROUND $end
$var parameter 32 ,/ WIF $end
$var parameter 32 -/ WII $end
$var parameter 32 ./ WOF $end
$var parameter 32 // WOI $end
$var reg 8 0/ ini [7:0] $end
$var reg 16 1/ inr [15:0] $end
$var reg 8 2/ outf [7:0] $end
$var reg 8 3/ outi [7:0] $end
$var reg 1 4/ overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module inb_zoom $end
$var wire 16 5/ in [15:0] $end
$var wire 16 6/ out [15:0] $end
$var parameter 32 7/ ROUND $end
$var parameter 32 8/ WIF $end
$var parameter 32 9/ WII $end
$var parameter 32 :/ WOF $end
$var parameter 32 ;/ WOI $end
$var reg 8 </ ini [7:0] $end
$var reg 16 =/ inr [15:0] $end
$var reg 8 >/ outf [7:0] $end
$var reg 8 ?/ outi [7:0] $end
$var reg 1 @/ overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module res_zoom $end
$var wire 17 A/ in [16:0] $end
$var wire 16 B/ out [15:0] $end
$var parameter 32 C/ ROUND $end
$var parameter 32 D/ WIF $end
$var parameter 33 E/ WII $end
$var parameter 32 F/ WOF $end
$var parameter 32 G/ WOI $end
$var reg 9 H/ ini [8:0] $end
$var reg 17 I/ inr [16:0] $end
$var reg 8 J/ outf [7:0] $end
$var reg 8 K/ outi [7:0] $end
$var reg 1 w. overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$scope module mult $end
$var wire 16 L/ ina [15:0] $end
$var wire 16 M/ inb [15:0] $end
$var wire 32 N/ res [31:0] $end
$var wire 1 O/ overflow $end
$var wire 16 P/ out [15:0] $end
$var parameter 32 Q/ ROUND $end
$var parameter 32 R/ WIFA $end
$var parameter 32 S/ WIFB $end
$var parameter 32 T/ WIIA $end
$var parameter 32 U/ WIIB $end
$var parameter 32 V/ WOF $end
$var parameter 32 W/ WOI $end
$var parameter 33 X/ WRF $end
$var parameter 33 Y/ WRI $end
$scope module res_zoom $end
$var wire 32 Z/ in [31:0] $end
$var wire 16 [/ out [15:0] $end
$var parameter 32 \/ ROUND $end
$var parameter 33 ]/ WIF $end
$var parameter 33 ^/ WII $end
$var parameter 32 _/ WOF $end
$var parameter 32 `/ WOI $end
$var reg 16 a/ ini [15:0] $end
$var reg 24 b/ inr [23:0] $end
$var reg 8 c/ outf [7:0] $end
$var reg 8 d/ outi [7:0] $end
$var reg 1 O/ overflow $end
$scope begin genblk1 $end
$scope begin genblk1 $end
$upscope $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module pe43 $end
$var wire 1 ! clk $end
$var wire 1 4 pe_accept_w_in $end
$var wire 1 e/ pe_enabled $end
$var wire 16 f/ pe_input_in [15:0] $end
$var wire 16 g/ pe_psum_in [15:0] $end
$var wire 1 u pe_switch_in $end
$var wire 1 b pe_valid_in $end
$var wire 16 h/ pe_weight_in [15:0] $end
$var wire 1 " rst $end
$var wire 16 i/ mult_out [15:0] $end
$var wire 16 j/ mac_out [15:0] $end
$var parameter 32 k/ DATA_WIDTH $end
$var reg 16 l/ pe_input_out [15:0] $end
$var reg 16 m/ pe_psum_out [15:0] $end
$var reg 1 q pe_switch_out $end
$var reg 1 a pe_valid_out $end
$var reg 16 n/ pe_weight_out [15:0] $end
$var reg 16 o/ weight_reg_active [15:0] $end
$var reg 16 p/ weight_reg_inactive [15:0] $end
$scope module adder $end
$var wire 16 q/ inb [15:0] $end
$var wire 17 r/ res [16:0] $end
$var wire 1 s/ overflow $end
$var wire 16 t/ out [15:0] $end
$var wire 16 u/ inbz [15:0] $end
$var wire 16 v/ inaz [15:0] $end
$var wire 16 w/ ina [15:0] $end
$var parameter 32 x/ ROUND $end
$var parameter 32 y/ WIF $end
$var parameter 32 z/ WIFA $end
$var parameter 32 {/ WIFB $end
$var parameter 32 |/ WII $end
$var parameter 32 }/ WIIA $end
$var parameter 32 ~/ WIIB $end
$var parameter 32 !0 WOF $end
$var parameter 32 "0 WOI $end
$var parameter 32 #0 WRF $end
$var parameter 33 $0 WRI $end
$scope module ina_zoom $end
$var wire 16 %0 out [15:0] $end
$var wire 16 &0 in [15:0] $end
$var parameter 32 '0 ROUND $end
$var parameter 32 (0 WIF $end
$var parameter 32 )0 WII $end
$var parameter 32 *0 WOF $end
$var parameter 32 +0 WOI $end
$var reg 8 ,0 ini [7:0] $end
$var reg 16 -0 inr [15:0] $end
$var reg 8 .0 outf [7:0] $end
$var reg 8 /0 outi [7:0] $end
$var reg 1 00 overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module inb_zoom $end
$var wire 16 10 in [15:0] $end
$var wire 16 20 out [15:0] $end
$var parameter 32 30 ROUND $end
$var parameter 32 40 WIF $end
$var parameter 32 50 WII $end
$var parameter 32 60 WOF $end
$var parameter 32 70 WOI $end
$var reg 8 80 ini [7:0] $end
$var reg 16 90 inr [15:0] $end
$var reg 8 :0 outf [7:0] $end
$var reg 8 ;0 outi [7:0] $end
$var reg 1 <0 overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module res_zoom $end
$var wire 17 =0 in [16:0] $end
$var wire 16 >0 out [15:0] $end
$var parameter 32 ?0 ROUND $end
$var parameter 32 @0 WIF $end
$var parameter 33 A0 WII $end
$var parameter 32 B0 WOF $end
$var parameter 32 C0 WOI $end
$var reg 9 D0 ini [8:0] $end
$var reg 17 E0 inr [16:0] $end
$var reg 8 F0 outf [7:0] $end
$var reg 8 G0 outi [7:0] $end
$var reg 1 s/ overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$scope module mult $end
$var wire 16 H0 ina [15:0] $end
$var wire 16 I0 inb [15:0] $end
$var wire 32 J0 res [31:0] $end
$var wire 1 K0 overflow $end
$var wire 16 L0 out [15:0] $end
$var parameter 32 M0 ROUND $end
$var parameter 32 N0 WIFA $end
$var parameter 32 O0 WIFB $end
$var parameter 32 P0 WIIA $end
$var parameter 32 Q0 WIIB $end
$var parameter 32 R0 WOF $end
$var parameter 32 S0 WOI $end
$var parameter 33 T0 WRF $end
$var parameter 33 U0 WRI $end
$scope module res_zoom $end
$var wire 32 V0 in [31:0] $end
$var wire 16 W0 out [15:0] $end
$var parameter 32 X0 ROUND $end
$var parameter 33 Y0 WIF $end
$var parameter 33 Z0 WII $end
$var parameter 32 [0 WOF $end
$var parameter 32 \0 WOI $end
$var reg 16 ]0 ini [15:0] $end
$var reg 24 ^0 inr [23:0] $end
$var reg 8 _0 outf [7:0] $end
$var reg 8 `0 outi [7:0] $end
$var reg 1 K0 overflow $end
$scope begin genblk1 $end
$scope begin genblk1 $end
$upscope $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module pe44 $end
$var wire 1 ! clk $end
$var wire 1 5 pe_accept_w_in $end
$var wire 1 a0 pe_enabled $end
$var wire 16 b0 pe_input_in [15:0] $end
$var wire 16 c0 pe_psum_in [15:0] $end
$var wire 1 t pe_switch_in $end
$var wire 1 a pe_valid_in $end
$var wire 16 d0 pe_weight_in [15:0] $end
$var wire 1 " rst $end
$var wire 16 e0 mult_out [15:0] $end
$var wire 16 f0 mac_out [15:0] $end
$var parameter 32 g0 DATA_WIDTH $end
$var reg 16 h0 pe_input_out [15:0] $end
$var reg 16 i0 pe_psum_out [15:0] $end
$var reg 1 p pe_switch_out $end
$var reg 1 ` pe_valid_out $end
$var reg 16 j0 pe_weight_out [15:0] $end
$var reg 16 k0 weight_reg_active [15:0] $end
$var reg 16 l0 weight_reg_inactive [15:0] $end
$scope module adder $end
$var wire 16 m0 inb [15:0] $end
$var wire 17 n0 res [16:0] $end
$var wire 1 o0 overflow $end
$var wire 16 p0 out [15:0] $end
$var wire 16 q0 inbz [15:0] $end
$var wire 16 r0 inaz [15:0] $end
$var wire 16 s0 ina [15:0] $end
$var parameter 32 t0 ROUND $end
$var parameter 32 u0 WIF $end
$var parameter 32 v0 WIFA $end
$var parameter 32 w0 WIFB $end
$var parameter 32 x0 WII $end
$var parameter 32 y0 WIIA $end
$var parameter 32 z0 WIIB $end
$var parameter 32 {0 WOF $end
$var parameter 32 |0 WOI $end
$var parameter 32 }0 WRF $end
$var parameter 33 ~0 WRI $end
$scope module ina_zoom $end
$var wire 16 !1 out [15:0] $end
$var wire 16 "1 in [15:0] $end
$var parameter 32 #1 ROUND $end
$var parameter 32 $1 WIF $end
$var parameter 32 %1 WII $end
$var parameter 32 &1 WOF $end
$var parameter 32 '1 WOI $end
$var reg 8 (1 ini [7:0] $end
$var reg 16 )1 inr [15:0] $end
$var reg 8 *1 outf [7:0] $end
$var reg 8 +1 outi [7:0] $end
$var reg 1 ,1 overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module inb_zoom $end
$var wire 16 -1 in [15:0] $end
$var wire 16 .1 out [15:0] $end
$var parameter 32 /1 ROUND $end
$var parameter 32 01 WIF $end
$var parameter 32 11 WII $end
$var parameter 32 21 WOF $end
$var parameter 32 31 WOI $end
$var reg 8 41 ini [7:0] $end
$var reg 16 51 inr [15:0] $end
$var reg 8 61 outf [7:0] $end
$var reg 8 71 outi [7:0] $end
$var reg 1 81 overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module res_zoom $end
$var wire 17 91 in [16:0] $end
$var wire 16 :1 out [15:0] $end
$var parameter 32 ;1 ROUND $end
$var parameter 32 <1 WIF $end
$var parameter 33 =1 WII $end
$var parameter 32 >1 WOF $end
$var parameter 32 ?1 WOI $end
$var reg 9 @1 ini [8:0] $end
$var reg 17 A1 inr [16:0] $end
$var reg 8 B1 outf [7:0] $end
$var reg 8 C1 outi [7:0] $end
$var reg 1 o0 overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$scope module mult $end
$var wire 16 D1 ina [15:0] $end
$var wire 16 E1 inb [15:0] $end
$var wire 32 F1 res [31:0] $end
$var wire 1 G1 overflow $end
$var wire 16 H1 out [15:0] $end
$var parameter 32 I1 ROUND $end
$var parameter 32 J1 WIFA $end
$var parameter 32 K1 WIFB $end
$var parameter 32 L1 WIIA $end
$var parameter 32 M1 WIIB $end
$var parameter 32 N1 WOF $end
$var parameter 32 O1 WOI $end
$var parameter 33 P1 WRF $end
$var parameter 33 Q1 WRI $end
$scope module res_zoom $end
$var wire 32 R1 in [31:0] $end
$var wire 16 S1 out [15:0] $end
$var parameter 32 T1 ROUND $end
$var parameter 33 U1 WIF $end
$var parameter 33 V1 WII $end
$var parameter 32 W1 WOF $end
$var parameter 32 X1 WOI $end
$var reg 16 Y1 ini [15:0] $end
$var reg 24 Z1 inr [23:0] $end
$var reg 8 [1 outf [7:0] $end
$var reg 8 \1 outi [7:0] $end
$var reg 1 G1 overflow $end
$scope begin genblk1 $end
$scope begin genblk1 $end
$upscope $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ]1 i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 ^1 r [31:0] $end
$scope begin $ivl_for_loop2 $end
$var integer 32 _1 c [31:0] $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop3 $end
$var integer 32 `1 row [31:0] $end
$upscope $end
$scope begin $unm_blk_31 $end
$var reg 1 a1 all_done $end
$scope begin $ivl_for_loop4 $end
$var integer 32 b1 i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 X1
b1000 W1
b10000 V1
b10000 U1
b1 T1
b10000 Q1
b10000 P1
b1000 O1
b1000 N1
b1000 M1
b1000 L1
b1000 K1
b1000 J1
b1 I1
b1000 ?1
b1000 >1
b1001 =1
b1000 <1
b1 ;1
b1000 31
b1000 21
b1000 11
b1000 01
b0 /1
b1000 '1
b1000 &1
b1000 %1
b1000 $1
b0 #1
b1001 ~0
b1000 }0
b1000 |0
b1000 {0
b1000 z0
b1000 y0
b1000 x0
b1000 w0
b1000 v0
b1000 u0
b1 t0
b10000 g0
b1000 \0
b1000 [0
b10000 Z0
b10000 Y0
b1 X0
b10000 U0
b10000 T0
b1000 S0
b1000 R0
b1000 Q0
b1000 P0
b1000 O0
b1000 N0
b1 M0
b1000 C0
b1000 B0
b1001 A0
b1000 @0
b1 ?0
b1000 70
b1000 60
b1000 50
b1000 40
b0 30
b1000 +0
b1000 *0
b1000 )0
b1000 (0
b0 '0
b1001 $0
b1000 #0
b1000 "0
b1000 !0
b1000 ~/
b1000 }/
b1000 |/
b1000 {/
b1000 z/
b1000 y/
b1 x/
b10000 k/
b1000 `/
b1000 _/
b10000 ^/
b10000 ]/
b1 \/
b10000 Y/
b10000 X/
b1000 W/
b1000 V/
b1000 U/
b1000 T/
b1000 S/
b1000 R/
b1 Q/
b1000 G/
b1000 F/
b1001 E/
b1000 D/
b1 C/
b1000 ;/
b1000 :/
b1000 9/
b1000 8/
b0 7/
b1000 //
b1000 ./
b1000 -/
b1000 ,/
b0 +/
b1001 (/
b1000 '/
b1000 &/
b1000 %/
b1000 $/
b1000 #/
b1000 "/
b1000 !/
b1000 ~.
b1000 }.
b1 |.
b10000 o.
b1000 d.
b1000 c.
b10000 b.
b10000 a.
b1 `.
b10000 ].
b10000 \.
b1000 [.
b1000 Z.
b1000 Y.
b1000 X.
b1000 W.
b1000 V.
b1 U.
b1000 K.
b1000 J.
b1001 I.
b1000 H.
b1 G.
b1000 ?.
b1000 >.
b1000 =.
b1000 <.
b0 ;.
b1000 3.
b1000 2.
b1000 1.
b1000 0.
b0 /.
b1001 ,.
b1000 +.
b1000 *.
b1000 ).
b1000 (.
b1000 '.
b1000 &.
b1000 %.
b1000 $.
b1000 #.
b1 ".
b10000 s-
b1000 h-
b1000 g-
b10000 f-
b10000 e-
b1 d-
b10000 a-
b10000 `-
b1000 _-
b1000 ^-
b1000 ]-
b1000 \-
b1000 [-
b1000 Z-
b1 Y-
b1000 O-
b1000 N-
b1001 M-
b1000 L-
b1 K-
b1000 C-
b1000 B-
b1000 A-
b1000 @-
b0 ?-
b1000 7-
b1000 6-
b1000 5-
b1000 4-
b0 3-
b1001 0-
b1000 /-
b1000 .-
b1000 --
b1000 ,-
b1000 +-
b1000 *-
b1000 )-
b1000 (-
b1000 '-
b1 &-
b10000 w,
b1000 l,
b1000 k,
b10000 j,
b10000 i,
b1 h,
b10000 e,
b10000 d,
b1000 c,
b1000 b,
b1000 a,
b1000 `,
b1000 _,
b1000 ^,
b1 ],
b1000 S,
b1000 R,
b1001 Q,
b1000 P,
b1 O,
b1000 G,
b1000 F,
b1000 E,
b1000 D,
b0 C,
b1000 ;,
b1000 :,
b1000 9,
b1000 8,
b0 7,
b1001 4,
b1000 3,
b1000 2,
b1000 1,
b1000 0,
b1000 /,
b1000 .,
b1000 -,
b1000 ,,
b1000 +,
b1 *,
b10000 {+
b1000 p+
b1000 o+
b10000 n+
b10000 m+
b1 l+
b10000 i+
b10000 h+
b1000 g+
b1000 f+
b1000 e+
b1000 d+
b1000 c+
b1000 b+
b1 a+
b1000 W+
b1000 V+
b1001 U+
b1000 T+
b1 S+
b1000 K+
b1000 J+
b1000 I+
b1000 H+
b0 G+
b1000 ?+
b1000 >+
b1000 =+
b1000 <+
b0 ;+
b1001 8+
b1000 7+
b1000 6+
b1000 5+
b1000 4+
b1000 3+
b1000 2+
b1000 1+
b1000 0+
b1000 /+
b1 .+
b10000 !+
b1000 t*
b1000 s*
b10000 r*
b10000 q*
b1 p*
b10000 m*
b10000 l*
b1000 k*
b1000 j*
b1000 i*
b1000 h*
b1000 g*
b1000 f*
b1 e*
b1000 [*
b1000 Z*
b1001 Y*
b1000 X*
b1 W*
b1000 O*
b1000 N*
b1000 M*
b1000 L*
b0 K*
b1000 C*
b1000 B*
b1000 A*
b1000 @*
b0 ?*
b1001 <*
b1000 ;*
b1000 :*
b1000 9*
b1000 8*
b1000 7*
b1000 6*
b1000 5*
b1000 4*
b1000 3*
b1 2*
b10000 %*
b1000 x)
b1000 w)
b10000 v)
b10000 u)
b1 t)
b10000 q)
b10000 p)
b1000 o)
b1000 n)
b1000 m)
b1000 l)
b1000 k)
b1000 j)
b1 i)
b1000 _)
b1000 ^)
b1001 ])
b1000 \)
b1 [)
b1000 S)
b1000 R)
b1000 Q)
b1000 P)
b0 O)
b1000 G)
b1000 F)
b1000 E)
b1000 D)
b0 C)
b1001 @)
b1000 ?)
b1000 >)
b1000 =)
b1000 <)
b1000 ;)
b1000 :)
b1000 9)
b1000 8)
b1000 7)
b1 6)
b10000 ))
b1000 |(
b1000 {(
b10000 z(
b10000 y(
b1 x(
b10000 u(
b10000 t(
b1000 s(
b1000 r(
b1000 q(
b1000 p(
b1000 o(
b1000 n(
b1 m(
b1000 c(
b1000 b(
b1001 a(
b1000 `(
b1 _(
b1000 W(
b1000 V(
b1000 U(
b1000 T(
b0 S(
b1000 K(
b1000 J(
b1000 I(
b1000 H(
b0 G(
b1001 D(
b1000 C(
b1000 B(
b1000 A(
b1000 @(
b1000 ?(
b1000 >(
b1000 =(
b1000 <(
b1000 ;(
b1 :(
b10000 -(
b1000 "(
b1000 !(
b10000 ~'
b10000 }'
b1 |'
b10000 y'
b10000 x'
b1000 w'
b1000 v'
b1000 u'
b1000 t'
b1000 s'
b1000 r'
b1 q'
b1000 g'
b1000 f'
b1001 e'
b1000 d'
b1 c'
b1000 ['
b1000 Z'
b1000 Y'
b1000 X'
b0 W'
b1000 O'
b1000 N'
b1000 M'
b1000 L'
b0 K'
b1001 H'
b1000 G'
b1000 F'
b1000 E'
b1000 D'
b1000 C'
b1000 B'
b1000 A'
b1000 @'
b1000 ?'
b1 >'
b10000 1'
b1000 &'
b1000 %'
b10000 $'
b10000 #'
b1 "'
b10000 }&
b10000 |&
b1000 {&
b1000 z&
b1000 y&
b1000 x&
b1000 w&
b1000 v&
b1 u&
b1000 k&
b1000 j&
b1001 i&
b1000 h&
b1 g&
b1000 _&
b1000 ^&
b1000 ]&
b1000 \&
b0 [&
b1000 S&
b1000 R&
b1000 Q&
b1000 P&
b0 O&
b1001 L&
b1000 K&
b1000 J&
b1000 I&
b1000 H&
b1000 G&
b1000 F&
b1000 E&
b1000 D&
b1000 C&
b1 B&
b10000 5&
b1000 *&
b1000 )&
b10000 (&
b10000 '&
b1 &&
b10000 #&
b10000 "&
b1000 !&
b1000 ~%
b1000 }%
b1000 |%
b1000 {%
b1000 z%
b1 y%
b1000 o%
b1000 n%
b1001 m%
b1000 l%
b1 k%
b1000 c%
b1000 b%
b1000 a%
b1000 `%
b0 _%
b1000 W%
b1000 V%
b1000 U%
b1000 T%
b0 S%
b1001 P%
b1000 O%
b1000 N%
b1000 M%
b1000 L%
b1000 K%
b1000 J%
b1000 I%
b1000 H%
b1000 G%
b1 F%
b10000 9%
b1000 .%
b1000 -%
b10000 ,%
b10000 +%
b1 *%
b10000 '%
b10000 &%
b1000 %%
b1000 $%
b1000 #%
b1000 "%
b1000 !%
b1000 ~$
b1 }$
b1000 s$
b1000 r$
b1001 q$
b1000 p$
b1 o$
b1000 g$
b1000 f$
b1000 e$
b1000 d$
b0 c$
b1000 [$
b1000 Z$
b1000 Y$
b1000 X$
b0 W$
b1001 T$
b1000 S$
b1000 R$
b1000 Q$
b1000 P$
b1000 O$
b1000 N$
b1000 M$
b1000 L$
b1000 K$
b1 J$
b10000 =$
b1000 2$
b1000 1$
b10000 0$
b10000 /$
b1 .$
b10000 +$
b10000 *$
b1000 )$
b1000 ($
b1000 '$
b1000 &$
b1000 %$
b1000 $$
b1 #$
b1000 w#
b1000 v#
b1001 u#
b1000 t#
b1 s#
b1000 k#
b1000 j#
b1000 i#
b1000 h#
b0 g#
b1000 _#
b1000 ^#
b1000 ]#
b1000 \#
b0 [#
b1001 X#
b1000 W#
b1000 V#
b1000 U#
b1000 T#
b1000 S#
b1000 R#
b1000 Q#
b1000 P#
b1000 O#
b1 N#
b10000 A#
b1000 6#
b1000 5#
b10000 4#
b10000 3#
b1 2#
b10000 /#
b10000 .#
b1000 -#
b1000 ,#
b1000 +#
b1000 *#
b1000 )#
b1000 (#
b1 '#
b1000 {"
b1000 z"
b1001 y"
b1000 x"
b1 w"
b1000 o"
b1000 n"
b1000 m"
b1000 l"
b0 k"
b1000 c"
b1000 b"
b1000 a"
b1000 `"
b0 _"
b1001 \"
b1000 ["
b1000 Z"
b1000 Y"
b1000 X"
b1000 W"
b1000 V"
b1000 U"
b1000 T"
b1000 S"
b1 R"
b10000 E"
b100 >"
b100 -
b10000 ,
$end
#0
$dumpvars
b0 b1
0a1
b0 `1
b100 _1
b100 ^1
b100 ]1
b0 \1
b0 [1
b0 Z1
b0 Y1
b0 S1
b0 R1
b0 H1
0G1
b0 F1
b0 E1
b0 D1
b0 C1
b0 B1
b0 A1
b0 @1
b0 :1
b0 91
081
b0 71
b0 61
b0 51
b0 41
b0 .1
bx -1
0,1
b0 +1
b0 *1
b0 )1
b0 (1
b0 "1
b0 !1
b0 s0
b0 r0
b0 q0
b0 p0
0o0
b0 n0
bx m0
b0 l0
b0 k0
b0 j0
bx i0
b0 h0
b0 f0
b0 e0
b0 d0
bx c0
b0 b0
1a0
b0 `0
b0 _0
b0 ^0
b0 ]0
b0 W0
b0 V0
b0 L0
0K0
b0 J0
b0 I0
b0 H0
b0 G0
b0 F0
b0 E0
b0 D0
b0 >0
b0 =0
0<0
b0 ;0
b0 :0
b0 90
b0 80
b0 20
bx 10
000
b0 /0
b0 .0
b0 -0
b0 ,0
b0 &0
b0 %0
b0 w/
b0 v/
b0 u/
b0 t/
0s/
b0 r/
bx q/
b0 p/
b0 o/
b0 n/
bx m/
b0 l/
b0 j/
b0 i/
b0 h/
bx g/
b0 f/
1e/
b0 d/
b0 c/
b0 b/
b0 a/
b0 [/
b0 Z/
b0 P/
0O/
b0 N/
b0 M/
b0 L/
b0 K/
b0 J/
b0 I/
b0 H/
b0 B/
b0 A/
0@/
b0 ?/
b0 >/
b0 =/
b0 </
b0 6/
bx 5/
04/
b0 3/
b0 2/
b0 1/
b0 0/
b0 */
b0 )/
b0 {.
b0 z.
b0 y.
b0 x.
0w.
b0 v.
bx u.
b0 t.
b0 s.
b0 r.
bx q.
b0 p.
b0 n.
b0 m.
b0 l.
bx k.
b0 j.
1i.
b0 h.
b0 g.
b0 f.
b0 e.
b0 _.
b0 ^.
b0 T.
0S.
b0 R.
b0 Q.
b0 P.
b0 O.
b0 N.
b0 M.
b0 L.
b0 F.
b0 E.
0D.
b0 C.
b0 B.
b0 A.
b0 @.
b0 :.
bx 9.
08.
b0 7.
b0 6.
b0 5.
b0 4.
b0 ..
b0 -.
b0 !.
b0 ~-
b0 }-
b0 |-
0{-
b0 z-
bx y-
b0 x-
b0 w-
b0 v-
bx u-
b0 t-
b0 r-
b0 q-
b0 p-
bx o-
b0 n-
1m-
b0 l-
b0 k-
b0 j-
b0 i-
b0 c-
b0 b-
b0 X-
0W-
b0 V-
b0 U-
b0 T-
b0 S-
b0 R-
b0 Q-
b0 P-
b0 J-
b0 I-
0H-
b0 G-
b0 F-
b0 E-
b0 D-
b0 >-
bx =-
0<-
b0 ;-
b0 :-
b0 9-
b0 8-
b0 2-
b0 1-
b0 %-
b0 $-
b0 #-
b0 "-
0!-
b0 ~,
bx },
b0 |,
b0 {,
b0 z,
bx y,
b0 x,
b0 v,
b0 u,
b0 t,
bx s,
b0 r,
1q,
b0 p,
b0 o,
b0 n,
b0 m,
b0 g,
b0 f,
b0 \,
0[,
b0 Z,
b0 Y,
b0 X,
b0 W,
b0 V,
b0 U,
b0 T,
b0 N,
b0 M,
0L,
b0 K,
b0 J,
b0 I,
b0 H,
b0 B,
bx A,
0@,
b0 ?,
b0 >,
b0 =,
b0 <,
b0 6,
b0 5,
b0 ),
b0 (,
b0 ',
b0 &,
0%,
b0 $,
bx #,
b0 ",
b0 !,
b0 ~+
bx }+
b0 |+
b0 z+
b0 y+
b0 x+
bx w+
b0 v+
1u+
b0 t+
b0 s+
b0 r+
b0 q+
b0 k+
b0 j+
b0 `+
0_+
b0 ^+
b0 ]+
b0 \+
b0 [+
b0 Z+
b0 Y+
b0 X+
b0 R+
b0 Q+
0P+
b0 O+
b0 N+
b0 M+
b0 L+
b0 F+
bx E+
0D+
b0 C+
b0 B+
b0 A+
b0 @+
b0 :+
b0 9+
b0 -+
b0 ,+
b0 ++
b0 *+
0)+
b0 (+
bx '+
b0 &+
b0 %+
b0 $+
bx #+
b0 "+
b0 ~*
b0 }*
b0 |*
bx {*
b0 z*
1y*
b0 x*
b0 w*
b0 v*
b0 u*
b0 o*
b0 n*
b0 d*
0c*
b0 b*
b0 a*
b0 `*
b0 _*
b0 ^*
b0 ]*
b0 \*
b0 V*
b0 U*
0T*
b0 S*
b0 R*
b0 Q*
b0 P*
b0 J*
bx I*
0H*
b0 G*
b0 F*
b0 E*
b0 D*
b0 >*
b0 =*
b0 1*
b0 0*
b0 /*
b0 .*
0-*
b0 ,*
bx +*
b0 **
b0 )*
b0 (*
bx '*
b0 &*
b0 $*
b0 #*
b0 "*
bx !*
b0 ~)
1})
b0 |)
b0 {)
b0 z)
b0 y)
b0 s)
b0 r)
b0 h)
0g)
b0 f)
b0 e)
b0 d)
b0 c)
b0 b)
b0 a)
b0 `)
b0 Z)
b0 Y)
0X)
b0 W)
b0 V)
b0 U)
b0 T)
b0 N)
bx M)
0L)
b0 K)
b0 J)
b0 I)
b0 H)
b0 B)
b0 A)
b0 5)
b0 4)
b0 3)
b0 2)
01)
b0 0)
bx /)
b0 .)
b0 -)
b0 ,)
bx +)
b0 *)
b0 ()
b0 ')
b0 &)
bx %)
b0 $)
1#)
b0 ")
b0 !)
b0 ~(
b0 }(
b0 w(
b0 v(
b0 l(
0k(
b0 j(
b0 i(
b0 h(
b0 g(
b0 f(
b0 e(
b0 d(
b0 ^(
b0 ](
0\(
b0 [(
b0 Z(
b0 Y(
b0 X(
b0 R(
bx Q(
0P(
b0 O(
b0 N(
b0 M(
b0 L(
b0 F(
b0 E(
b0 9(
b0 8(
b0 7(
b0 6(
05(
b0 4(
bx 3(
b0 2(
b0 1(
b0 0(
bx /(
b0 .(
b0 ,(
b0 +(
b0 *(
bx )(
b0 ((
1'(
b0 &(
b0 %(
b0 $(
b0 #(
b0 {'
b0 z'
b0 p'
0o'
b0 n'
b0 m'
b0 l'
b0 k'
b0 j'
b0 i'
b0 h'
b0 b'
b0 a'
0`'
b0 _'
b0 ^'
b0 ]'
b0 \'
b0 V'
bx U'
0T'
b0 S'
b0 R'
b0 Q'
b0 P'
b0 J'
b0 I'
b0 ='
b0 <'
b0 ;'
b0 :'
09'
b0 8'
bx 7'
b0 6'
b0 5'
b0 4'
bx 3'
b0 2'
b0 0'
b0 /'
b0 .'
bx -'
b0 ,'
1+'
b0 *'
b0 )'
b0 ('
b0 ''
b0 !'
b0 ~&
b0 t&
0s&
b0 r&
b0 q&
b0 p&
b0 o&
b0 n&
b0 m&
b0 l&
b0 f&
b0 e&
0d&
b0 c&
b0 b&
b0 a&
b0 `&
b0 Z&
bx Y&
0X&
b0 W&
b0 V&
b0 U&
b0 T&
b0 N&
b0 M&
b0 A&
b0 @&
b0 ?&
b0 >&
0=&
b0 <&
bx ;&
b0 :&
b0 9&
b0 8&
bx 7&
b0 6&
b0 4&
b0 3&
b0 2&
bx 1&
b0 0&
1/&
b0 .&
b0 -&
b0 ,&
b0 +&
b0 %&
b0 $&
b0 x%
0w%
b0 v%
b0 u%
b0 t%
b0 s%
b0 r%
b0 q%
b0 p%
b0 j%
b0 i%
0h%
b0 g%
b0 f%
b0 e%
b0 d%
b0 ^%
b0 ]%
0\%
b0 [%
b0 Z%
b0 Y%
b0 X%
b0 R%
b0 Q%
b0 E%
b0 D%
b0 C%
b0 B%
0A%
b0 @%
b0 ?%
b0 >%
b0 =%
b0 <%
bx ;%
b0 :%
b0 8%
b0 7%
b0 6%
b0 5%
b0 4%
13%
b0 2%
b0 1%
b0 0%
b0 /%
b0 )%
b0 (%
b0 |$
0{$
b0 z$
b0 y$
b0 x$
b0 w$
b0 v$
b0 u$
b0 t$
b0 n$
b0 m$
0l$
b0 k$
b0 j$
b0 i$
b0 h$
b0 b$
b0 a$
0`$
b0 _$
b0 ^$
b0 ]$
b0 \$
b0 V$
b0 U$
b0 I$
b0 H$
b0 G$
b0 F$
0E$
b0 D$
b0 C$
b0 B$
b0 A$
b0 @$
bx ?$
b0 >$
b0 <$
b0 ;$
b0 :$
b0 9$
b0 8$
17$
b0 6$
b0 5$
b0 4$
b0 3$
b0 -$
b0 ,$
b0 "$
0!$
b0 ~#
b0 }#
b0 |#
b0 {#
b0 z#
b0 y#
b0 x#
b0 r#
b0 q#
0p#
b0 o#
b0 n#
b0 m#
b0 l#
b0 f#
b0 e#
0d#
b0 c#
b0 b#
b0 a#
b0 `#
b0 Z#
b0 Y#
b0 M#
b0 L#
b0 K#
b0 J#
0I#
b0 H#
b0 G#
b0 F#
b0 E#
b0 D#
bx C#
b0 B#
b0 @#
b0 ?#
b0 >#
b0 =#
b0 <#
1;#
b0 :#
b0 9#
b0 8#
b0 7#
b0 1#
b0 0#
b0 &#
0%#
b0 $#
b0 ##
b0 "#
b0 !#
b0 ~"
b0 }"
b0 |"
b0 v"
b0 u"
0t"
b0 s"
b0 r"
b0 q"
b0 p"
b0 j"
b0 i"
0h"
b0 g"
b0 f"
b0 e"
b0 d"
b0 ^"
b0 ]"
b0 Q"
b0 P"
b0 O"
b0 N"
0M"
b0 L"
b0 K"
b0 J"
b0 I"
b0 H"
bx G"
b0 F"
b0 D"
b0 C"
b0 B"
b0 A"
b0 @"
1?"
b0 ="
b0 <"
b0 ;"
b0 :"
b0 9"
b0 8"
b0 7"
b0 6"
b0 5"
b0 4"
b0 3"
b0 2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
bx '"
bx &"
bx %"
bx $"
bx #"
bx ""
0!"
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
bx N
bx M
bx L
bx K
b0 J
b0 I
b0 H
b0 G
b1111 F
b0 E
0D
b0 C
b0 B
b0 A
b0 @
b0 ?
0>
0=
0<
0;
0:
b0 9
b0 8
b0 7
b0 6
05
04
03
02
b0 1
b0 0
b0 /
0.
bx +
bx *
bx )
bx (
0'
0&
0%
0$
0#
1"
1!
$end
#5000
0!
#10000
b100 _1
b100 ^1
b100 ]1
1!
#15000
0!
#20000
b0 1"
b0 G"
b0 1&
b0 ;&
b0 Y&
b0 0"
b0 C#
b0 -'
b0 7'
b0 U'
b0 /"
b0 ?$
b0 )(
b0 3(
b0 Q(
b0 ."
b0 ;%
b0 %)
b0 /)
b0 M)
b0 -"
b0 7&
b0 !*
b0 +*
b0 I*
b0 ,"
b0 3'
b0 {*
b0 '+
b0 E+
b0 +"
b0 /(
b0 w+
b0 #,
b0 A,
b0 *"
b0 +)
b0 s,
b0 },
b0 =-
b0 )"
b0 '*
b0 o-
b0 y-
b0 9.
b0 ("
b0 #+
b0 k.
b0 u.
b0 5/
b0 '"
b0 }+
b0 g/
b0 q/
b0 10
b0 &"
b0 y,
b0 c0
b0 m0
b0 -1
b0 +
b0 K
b0 %"
b0 u-
b0 *
b0 L
b0 $"
b0 q.
b0 )
b0 M
b0 #"
b0 m/
b0 (
b0 N
b0 ""
b0 i0
1!
0"
#25000
0!
#30000
b1 /
1#
1!
#35000
0!
#40000
0#
b100 `1
b11111111111111111111111111111001 E
12
b100 ?
b100 O
b100 B"
b1 1
1!
#45000
0!
#50000
b11111111111111111111111111111010 E
b100 `1
13
b1000 @
b1000 P
b1000 >#
b11 ?
b11 O
b11 B"
12
b1 0
b100 _
b100 H"
b100 2&
b100 J"
1!
#55000
0!
#60000
b11111111111111111111111111111011 E
b100 `1
14
b1100 A
b1100 Q
b1100 :$
b111 @
b111 P
b111 >#
b10 ?
b10 O
b10 B"
13
12
b11 _
b11 H"
b11 2&
b11 J"
b1000 ^
b1000 D#
b1000 .'
b1000 F#
b100 [
b100 8&
b100 "*
b100 :&
b10 0
1!
#65000
0!
#70000
b11111111111111111111111111111100 E
b100 `1
1>
15
b10000 B
b10000 R
b10000 6%
b1011 A
b1011 Q
b1011 :$
b110 @
b110 P
b110 >#
b1 ?
b1 O
b1 B"
14
13
12
b11 0
b100 W
b100 (*
b100 p-
b100 **
b1000 Z
b1000 4'
b1000 |*
b1000 6'
b11 [
b11 8&
b11 "*
b11 :&
b1100 ]
b1100 @$
b1100 *(
b1100 B$
b111 ^
b111 D#
b111 .'
b111 F#
b10 _
b10 H"
b10 2&
b10 J"
1!
#75000
0!
#80000
b1 $#
b1 0#
b1 6
b1 G
b1 @"
b1 "#
1:
b11111111111111111111111111111101 E
b100 `1
b1111 B
b1111 R
b1111 6%
b1010 A
b1010 Q
b1010 :$
b101 @
b101 P
b101 >#
b0 ?
b0 O
b0 B"
0>
15
14
13
02
b1 I"
b1 ##
b1 _
b1 H"
b1 2&
b1 J"
1!"
b110 ^
b110 D#
b110 .'
b110 F#
b1011 ]
b1011 @$
b1011 *(
b1011 B$
b10000 \
b10000 <%
b10000 &)
b10000 >%
b10 [
b10 8&
b10 "*
b10 :&
b111 Z
b111 4'
b111 |*
b111 6'
b1100 Y
b1100 0(
b1100 x+
b1100 2(
b11 W
b11 (*
b11 p-
b11 **
b1000 V
b1000 $+
b1000 l.
b1000 &+
b100 v-
b100 x-
b100 0
1!
#85000
0!
#90000
1;
b11111111111111111111111111111110 E
b100 `1
b0 $#
b0 0#
b0 6
b0 G
b0 @"
b0 "#
b1110 B
b1110 R
b1110 6%
b1001 A
b1001 Q
b1001 :$
b0 @
b0 P
b0 >#
1:
15
14
03
b101 0
b1000 r.
b1000 t.
b0 v-
b1100 U
b1100 ~+
b1100 h/
b1100 ",
b111 V
b111 $+
b111 l.
b111 &+
b0 W
b0 (*
b0 p-
b10000 X
b10000 ,)
b10000 t,
b10000 .)
b1011 Y
b1011 0(
b1011 x+
b1011 2(
b110 Z
b110 4'
b110 |*
b110 6'
b10 9&
b10 q&
b0 [
b0 8&
b0 "*
1{
b1111 \
b1111 <%
b1111 &)
b1111 >%
b1010 ]
b1010 @$
b1010 *(
b1010 B$
b101 ~#
b101 ,$
b101 E#
b101 }#
b101 ^
b101 D#
b101 .'
b101 F#
1~
b1 ="
b1 F"
b1 <#
b1 |#
b0 _
b0 H"
b0 2&
0!"
1o
1!
#95000
0!
#100000
1<
b10 r&
b10 ~&
b1 7
b1 H
b1 0&
b1 p&
b11111111111111111111111111111111 E
b100 `1
b1101 B
b1101 R
b1101 6%
b0 A
b0 Q
b0 :$
1;
1:
15
04
b0 ~#
b0 ,$
b0 ="
b0 F"
b0 <#
b0 |#
b1001 z$
b1001 (%
b1 <"
b1 B#
b1 8$
b1 x$
b0 ^
b0 D#
b0 .'
0~
1n
b1001 A$
b1001 y$
b1001 ]
b1001 @$
b1001 *(
b1001 B$
1}
b1110 \
b1110 <%
b1110 &)
b1110 >%
0{
1k
b110 5'
b110 m'
b0 Z
b0 4'
b0 |*
1z
b1010 Y
b1010 0(
b1010 x+
b1010 2(
b1111 X
b1111 ,)
b1111 t,
b1111 .)
b11 )*
b11 a*
1w
b0 V
b0 $+
b0 l.
b1011 U
b1011 ~+
b1011 h/
b1011 ",
b10000 T
b10000 z,
b10000 d0
b10000 |,
b0 r.
b1100 n/
b1100 p/
b110 0
1!
#105000
0!
#110000
1=
b0 E
b100 `1
b0 r&
b0 ~&
b0 7
b0 H
b0 0&
b0 p&
b0 B
b0 R
b0 6%
1<
1;
1:
05
b111 0
b10000 j0
b10000 l0
b0 n/
b100 w-
b100 Q.
1s
b1111 T
b1111 z,
b1111 d0
b1111 |,
b0 U
b0 ~+
b0 h/
b111 %+
b111 ]+
1v
0w
1g
b1110 X
b1110 ,)
b1110 t,
b1110 .)
b1010 1(
b1010 i(
b0 Y
b0 0(
b0 x+
1y
0z
1j
b110 n'
b110 z'
b1 :"
b1 6&
b1 ,'
b1 l'
b1101 v%
b1101 $&
b1101 =%
b1101 u%
b1101 \
b1101 <%
b1101 &)
b1101 >%
1|
b1 ;"
b1 >$
b1 4%
b1 t%
b0 ]
b0 @$
b0 *(
0}
1m
b0 z$
b0 (%
b0 <"
b0 B#
b0 8$
b0 x$
1!
#115000
0!
#120000
b11 b*
b11 n*
b1 8
b1 I
b1 ~)
b1 `*
b1 E
b100 `1
1=
1<
1;
0:
b0 v%
b0 $&
b0 ;"
b0 >$
b0 4%
b0 t%
b1 :%
b0 \
b0 <%
b0 &)
0|
1l
b0 n'
b0 z'
b0 :"
b0 6&
b0 ,'
b0 l'
b1010 j(
b1010 v(
b1 9"
b1 2'
b1 ((
b1 h(
0y
1i
b1110 -)
b1110 e)
b0 X
b0 ,)
b0 t,
1x
0v
1f
b1011 !,
b1011 Y,
1u
b0 T
b0 z,
b0 d0
0s
1'
1c
b1000 s.
b1000 M/
1r
b0 j0
b1000 0
1!
#125000
0!
#130000
b10 E
b100 `1
b0 b*
b0 n*
b0 8
b0 I
b0 ~)
b0 `*
1=
1<
0;
b1001 0
b1100 o/
b1100 I0
1q
0r
1&
1b
b1111 {,
b1111 U-
1t
0u
1e
b111 ^+
b111 j+
b1 7"
b1 &*
b1 z*
b1 \+
0x
1h
b1110 f)
b1110 r)
b1 8"
b1 .(
b1 $)
b1 d)
b0 j(
b0 v(
b0 9"
b0 2'
b0 ((
b0 h(
b0 :%
0o
1!
#135000
0!
#140000
b10 /
b100 R.
b100 ^.
b1 9
b1 J
b1 n-
b1 P.
b11 E
b100 `1
1=
0<
0n
0k
b0 f)
b0 r)
b0 8"
b0 .(
b0 $)
b0 d)
b1 *)
b0 ^+
b0 j+
b0 7"
b0 &*
b0 z*
b0 \+
b1011 Z,
b1011 f,
b1 6"
b1 "+
b1 v+
b1 X,
0t
1d
0q
1%
1a
b10000 k0
b10000 E1
1p
b1010 0
1!
#145000
0!
#150000
b100 b1
0a1
b0 R.
b0 ^.
b0 9
b0 J
b0 n-
b0 P.
0=
b1011 0
b10 1
0p
1$
1`
b1000 N/
b1000 Z/
b1 4"
b1 t-
b1 j.
b1 L/
b1111 V-
b1111 b-
b1 5"
b1 |+
b1 r,
b1 T-
b0 Z,
b0 f,
b0 6"
b0 "+
b0 v+
b0 X,
0g
b0 *)
0j
0m
1!
#155000
0!
#160000
b100 b1
0a1
0l
0i
0f
b0 V-
b0 b-
b0 5"
b0 |+
b0 r,
b0 T-
b1 x,
0'
0c
b1100 J0
b1100 V0
b1 3"
b1 p.
b1 f/
b1 H0
1!
#165000
0!
#170000
b100 b1
0a1
b10000 F1
b10000 R1
b1 2"
b1 l/
b1 b0
b1 D1
0&
0b
b0 x,
0e
0h
1!
#175000
0!
#180000
b100 b1
0a1
0d
0%
0a
b1 h0
1!
#185000
0!
#190000
b11 /
b100 b1
1a1
0$
0`
1!
#195000
0!
#200000
b0 /
1.
b0 0
b11 1
1!
#205000
0!
#210000
0.
b0 1
1!
#210001
