ARM GAS  /tmp/cclBEhNe.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"system_stm32g4xx.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.SystemInit,"ax",%progbits
  20              		.align	1
  21              		.global	SystemInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	SystemInit:
  27              	.LFB329:
  28              		.file 1 "Core/Src/system_stm32g4xx.c"
   1:Core/Src/system_stm32g4xx.c **** /**
   2:Core/Src/system_stm32g4xx.c ****   ******************************************************************************
   3:Core/Src/system_stm32g4xx.c ****   * @file    system_stm32g4xx.c
   4:Core/Src/system_stm32g4xx.c ****   * @author  MCD Application Team
   5:Core/Src/system_stm32g4xx.c ****   * @brief   CMSIS Cortex-M4 Device Peripheral Access Layer System Source File
   6:Core/Src/system_stm32g4xx.c ****   *
   7:Core/Src/system_stm32g4xx.c ****   *   This file provides two functions and one global variable to be called from
   8:Core/Src/system_stm32g4xx.c ****   *   user application:
   9:Core/Src/system_stm32g4xx.c ****   *      - SystemInit(): This function is called at startup just after reset and
  10:Core/Src/system_stm32g4xx.c ****   *                      before branch to main program. This call is made inside
  11:Core/Src/system_stm32g4xx.c ****   *                      the "startup_stm32g4xx.s" file.
  12:Core/Src/system_stm32g4xx.c ****   *
  13:Core/Src/system_stm32g4xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  14:Core/Src/system_stm32g4xx.c ****   *                                  by the user application to setup the SysTick
  15:Core/Src/system_stm32g4xx.c ****   *                                  timer or configure other parameters.
  16:Core/Src/system_stm32g4xx.c ****   *
  17:Core/Src/system_stm32g4xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  18:Core/Src/system_stm32g4xx.c ****   *                                 be called whenever the core clock is changed
  19:Core/Src/system_stm32g4xx.c ****   *                                 during program execution.
  20:Core/Src/system_stm32g4xx.c ****   *
  21:Core/Src/system_stm32g4xx.c ****   *   After each device reset the HSI (16 MHz) is used as system clock source.
  22:Core/Src/system_stm32g4xx.c ****   *   Then SystemInit() function is called, in "startup_stm32g4xx.s" file, to
  23:Core/Src/system_stm32g4xx.c ****   *   configure the system clock before to branch to main program.
  24:Core/Src/system_stm32g4xx.c ****   *
  25:Core/Src/system_stm32g4xx.c ****   *   This file configures the system clock as follows:
  26:Core/Src/system_stm32g4xx.c ****   *=============================================================================
  27:Core/Src/system_stm32g4xx.c ****   *-----------------------------------------------------------------------------
  28:Core/Src/system_stm32g4xx.c ****   *        System Clock source                    | HSI
  29:Core/Src/system_stm32g4xx.c ****   *-----------------------------------------------------------------------------
  30:Core/Src/system_stm32g4xx.c ****   *        SYSCLK(Hz)                             | 16000000
ARM GAS  /tmp/cclBEhNe.s 			page 2


  31:Core/Src/system_stm32g4xx.c ****   *-----------------------------------------------------------------------------
  32:Core/Src/system_stm32g4xx.c ****   *        HCLK(Hz)                               | 16000000
  33:Core/Src/system_stm32g4xx.c ****   *-----------------------------------------------------------------------------
  34:Core/Src/system_stm32g4xx.c ****   *        AHB Prescaler                          | 1
  35:Core/Src/system_stm32g4xx.c ****   *-----------------------------------------------------------------------------
  36:Core/Src/system_stm32g4xx.c ****   *        APB1 Prescaler                         | 1
  37:Core/Src/system_stm32g4xx.c ****   *-----------------------------------------------------------------------------
  38:Core/Src/system_stm32g4xx.c ****   *        APB2 Prescaler                         | 1
  39:Core/Src/system_stm32g4xx.c ****   *-----------------------------------------------------------------------------
  40:Core/Src/system_stm32g4xx.c ****   *        PLL_M                                  | 1
  41:Core/Src/system_stm32g4xx.c ****   *-----------------------------------------------------------------------------
  42:Core/Src/system_stm32g4xx.c ****   *        PLL_N                                  | 16
  43:Core/Src/system_stm32g4xx.c ****   *-----------------------------------------------------------------------------
  44:Core/Src/system_stm32g4xx.c ****   *        PLL_P                                  | 7
  45:Core/Src/system_stm32g4xx.c ****   *-----------------------------------------------------------------------------
  46:Core/Src/system_stm32g4xx.c ****   *        PLL_Q                                  | 2
  47:Core/Src/system_stm32g4xx.c ****   *-----------------------------------------------------------------------------
  48:Core/Src/system_stm32g4xx.c ****   *        PLL_R                                  | 2
  49:Core/Src/system_stm32g4xx.c ****   *-----------------------------------------------------------------------------
  50:Core/Src/system_stm32g4xx.c ****   *        Require 48MHz for RNG                  | Disabled
  51:Core/Src/system_stm32g4xx.c ****   *-----------------------------------------------------------------------------
  52:Core/Src/system_stm32g4xx.c ****   *=============================================================================
  53:Core/Src/system_stm32g4xx.c ****   ******************************************************************************
  54:Core/Src/system_stm32g4xx.c ****   * @attention
  55:Core/Src/system_stm32g4xx.c ****   *
  56:Core/Src/system_stm32g4xx.c ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  57:Core/Src/system_stm32g4xx.c ****   * All rights reserved.</center></h2>
  58:Core/Src/system_stm32g4xx.c ****   *
  59:Core/Src/system_stm32g4xx.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  60:Core/Src/system_stm32g4xx.c ****   * the "License"; You may not use this file except in compliance with the
  61:Core/Src/system_stm32g4xx.c ****   * License. You may obtain a copy of the License at:
  62:Core/Src/system_stm32g4xx.c ****   *                        opensource.org/licenses/BSD-3-Clause
  63:Core/Src/system_stm32g4xx.c ****   *
  64:Core/Src/system_stm32g4xx.c ****   ******************************************************************************
  65:Core/Src/system_stm32g4xx.c ****   */
  66:Core/Src/system_stm32g4xx.c **** 
  67:Core/Src/system_stm32g4xx.c **** /** @addtogroup CMSIS
  68:Core/Src/system_stm32g4xx.c ****   * @{
  69:Core/Src/system_stm32g4xx.c ****   */
  70:Core/Src/system_stm32g4xx.c **** 
  71:Core/Src/system_stm32g4xx.c **** /** @addtogroup stm32g4xx_system
  72:Core/Src/system_stm32g4xx.c ****   * @{
  73:Core/Src/system_stm32g4xx.c ****   */
  74:Core/Src/system_stm32g4xx.c **** 
  75:Core/Src/system_stm32g4xx.c **** /** @addtogroup STM32G4xx_System_Private_Includes
  76:Core/Src/system_stm32g4xx.c ****   * @{
  77:Core/Src/system_stm32g4xx.c ****   */
  78:Core/Src/system_stm32g4xx.c **** 
  79:Core/Src/system_stm32g4xx.c **** #include "stm32g4xx.h"
  80:Core/Src/system_stm32g4xx.c **** 
  81:Core/Src/system_stm32g4xx.c **** #if !defined  (HSE_VALUE)
  82:Core/Src/system_stm32g4xx.c ****   #define HSE_VALUE     24000000U /*!< Value of the External oscillator in Hz */
  83:Core/Src/system_stm32g4xx.c **** #endif /* HSE_VALUE */
  84:Core/Src/system_stm32g4xx.c **** 
  85:Core/Src/system_stm32g4xx.c **** #if !defined  (HSI_VALUE)
  86:Core/Src/system_stm32g4xx.c ****   #define HSI_VALUE    16000000U /*!< Value of the Internal oscillator in Hz*/
  87:Core/Src/system_stm32g4xx.c **** #endif /* HSI_VALUE */
ARM GAS  /tmp/cclBEhNe.s 			page 3


  88:Core/Src/system_stm32g4xx.c **** 
  89:Core/Src/system_stm32g4xx.c **** /**
  90:Core/Src/system_stm32g4xx.c ****   * @}
  91:Core/Src/system_stm32g4xx.c ****   */
  92:Core/Src/system_stm32g4xx.c **** 
  93:Core/Src/system_stm32g4xx.c **** /** @addtogroup STM32G4xx_System_Private_TypesDefinitions
  94:Core/Src/system_stm32g4xx.c ****   * @{
  95:Core/Src/system_stm32g4xx.c ****   */
  96:Core/Src/system_stm32g4xx.c **** 
  97:Core/Src/system_stm32g4xx.c **** /**
  98:Core/Src/system_stm32g4xx.c ****   * @}
  99:Core/Src/system_stm32g4xx.c ****   */
 100:Core/Src/system_stm32g4xx.c **** 
 101:Core/Src/system_stm32g4xx.c **** /** @addtogroup STM32G4xx_System_Private_Defines
 102:Core/Src/system_stm32g4xx.c ****   * @{
 103:Core/Src/system_stm32g4xx.c ****   */
 104:Core/Src/system_stm32g4xx.c **** 
 105:Core/Src/system_stm32g4xx.c **** /************************* Miscellaneous Configuration ************************/
 106:Core/Src/system_stm32g4xx.c **** /* Note: Following vector table addresses must be defined in line with linker
 107:Core/Src/system_stm32g4xx.c ****          configuration. */
 108:Core/Src/system_stm32g4xx.c **** /*!< Uncomment the following line if you need to relocate the vector table
 109:Core/Src/system_stm32g4xx.c ****      anywhere in Flash or Sram, else the vector table is kept at the automatic
 110:Core/Src/system_stm32g4xx.c ****      remap of boot address selected */
 111:Core/Src/system_stm32g4xx.c **** /* #define USER_VECT_TAB_ADDRESS */
 112:Core/Src/system_stm32g4xx.c **** 
 113:Core/Src/system_stm32g4xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
 114:Core/Src/system_stm32g4xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table
 115:Core/Src/system_stm32g4xx.c ****      in Sram else user remap will be done in Flash. */
 116:Core/Src/system_stm32g4xx.c **** /* #define VECT_TAB_SRAM */
 117:Core/Src/system_stm32g4xx.c **** #if defined(VECT_TAB_SRAM)
 118:Core/Src/system_stm32g4xx.c **** #define VECT_TAB_BASE_ADDRESS   SRAM_BASE       /*!< Vector Table base address field.
 119:Core/Src/system_stm32g4xx.c ****                                                      This value must be a multiple of 0x200. */
 120:Core/Src/system_stm32g4xx.c **** #define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table base offset field.
 121:Core/Src/system_stm32g4xx.c ****                                                      This value must be a multiple of 0x200. */
 122:Core/Src/system_stm32g4xx.c **** #else
 123:Core/Src/system_stm32g4xx.c **** #define VECT_TAB_BASE_ADDRESS   FLASH_BASE      /*!< Vector Table base address field.
 124:Core/Src/system_stm32g4xx.c ****                                                      This value must be a multiple of 0x200. */
 125:Core/Src/system_stm32g4xx.c **** #define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table base offset field.
 126:Core/Src/system_stm32g4xx.c ****                                                      This value must be a multiple of 0x200. */
 127:Core/Src/system_stm32g4xx.c **** #endif /* VECT_TAB_SRAM */
 128:Core/Src/system_stm32g4xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
 129:Core/Src/system_stm32g4xx.c **** /******************************************************************************/
 130:Core/Src/system_stm32g4xx.c **** /**
 131:Core/Src/system_stm32g4xx.c ****   * @}
 132:Core/Src/system_stm32g4xx.c ****   */
 133:Core/Src/system_stm32g4xx.c **** 
 134:Core/Src/system_stm32g4xx.c **** /** @addtogroup STM32G4xx_System_Private_Macros
 135:Core/Src/system_stm32g4xx.c ****   * @{
 136:Core/Src/system_stm32g4xx.c ****   */
 137:Core/Src/system_stm32g4xx.c **** 
 138:Core/Src/system_stm32g4xx.c **** /**
 139:Core/Src/system_stm32g4xx.c ****   * @}
 140:Core/Src/system_stm32g4xx.c ****   */
 141:Core/Src/system_stm32g4xx.c **** 
 142:Core/Src/system_stm32g4xx.c **** /** @addtogroup STM32G4xx_System_Private_Variables
 143:Core/Src/system_stm32g4xx.c ****   * @{
 144:Core/Src/system_stm32g4xx.c ****   */
ARM GAS  /tmp/cclBEhNe.s 			page 4


 145:Core/Src/system_stm32g4xx.c ****   /* The SystemCoreClock variable is updated in three ways:
 146:Core/Src/system_stm32g4xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 147:Core/Src/system_stm32g4xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 148:Core/Src/system_stm32g4xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
 149:Core/Src/system_stm32g4xx.c ****          Note: If you use this function to configure the system clock; then there
 150:Core/Src/system_stm32g4xx.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 151:Core/Src/system_stm32g4xx.c ****                variable is updated automatically.
 152:Core/Src/system_stm32g4xx.c ****   */
 153:Core/Src/system_stm32g4xx.c ****   uint32_t SystemCoreClock = HSI_VALUE;
 154:Core/Src/system_stm32g4xx.c **** 
 155:Core/Src/system_stm32g4xx.c ****   const uint8_t AHBPrescTable[16] = {0U, 0U, 0U, 0U, 0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U, 6U, 7U, 8U, 9U
 156:Core/Src/system_stm32g4xx.c ****   const uint8_t APBPrescTable[8] =  {0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U};
 157:Core/Src/system_stm32g4xx.c **** 
 158:Core/Src/system_stm32g4xx.c **** /**
 159:Core/Src/system_stm32g4xx.c ****   * @}
 160:Core/Src/system_stm32g4xx.c ****   */
 161:Core/Src/system_stm32g4xx.c **** 
 162:Core/Src/system_stm32g4xx.c **** /** @addtogroup STM32G4xx_System_Private_FunctionPrototypes
 163:Core/Src/system_stm32g4xx.c ****   * @{
 164:Core/Src/system_stm32g4xx.c ****   */
 165:Core/Src/system_stm32g4xx.c **** 
 166:Core/Src/system_stm32g4xx.c **** /**
 167:Core/Src/system_stm32g4xx.c ****   * @}
 168:Core/Src/system_stm32g4xx.c ****   */
 169:Core/Src/system_stm32g4xx.c **** 
 170:Core/Src/system_stm32g4xx.c **** /** @addtogroup STM32G4xx_System_Private_Functions
 171:Core/Src/system_stm32g4xx.c ****   * @{
 172:Core/Src/system_stm32g4xx.c ****   */
 173:Core/Src/system_stm32g4xx.c **** 
 174:Core/Src/system_stm32g4xx.c **** /**
 175:Core/Src/system_stm32g4xx.c ****   * @brief  Setup the microcontroller system.
 176:Core/Src/system_stm32g4xx.c ****   * @param  None
 177:Core/Src/system_stm32g4xx.c ****   * @retval None
 178:Core/Src/system_stm32g4xx.c ****   */
 179:Core/Src/system_stm32g4xx.c **** 
 180:Core/Src/system_stm32g4xx.c **** void SystemInit(void)
 181:Core/Src/system_stm32g4xx.c **** {
  29              		.loc 1 181 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 182:Core/Src/system_stm32g4xx.c ****   /* FPU settings ------------------------------------------------------------*/
 183:Core/Src/system_stm32g4xx.c ****   #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 184:Core/Src/system_stm32g4xx.c ****     SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
  34              		.loc 1 184 5 view .LVU1
  35              		.loc 1 184 16 is_stmt 0 view .LVU2
  36 0000 034A     		ldr	r2, .L2
  37 0002 D2F88830 		ldr	r3, [r2, #136]
  38 0006 43F47003 		orr	r3, r3, #15728640
  39 000a C2F88830 		str	r3, [r2, #136]
 185:Core/Src/system_stm32g4xx.c ****   #endif
 186:Core/Src/system_stm32g4xx.c **** 
 187:Core/Src/system_stm32g4xx.c ****   /* Configure the Vector Table location add offset address ------------------*/
 188:Core/Src/system_stm32g4xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
 189:Core/Src/system_stm32g4xx.c ****   SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM 
 190:Core/Src/system_stm32g4xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
ARM GAS  /tmp/cclBEhNe.s 			page 5


 191:Core/Src/system_stm32g4xx.c **** }
  40              		.loc 1 191 1 view .LVU3
  41 000e 7047     		bx	lr
  42              	.L3:
  43              		.align	2
  44              	.L2:
  45 0010 00ED00E0 		.word	-536810240
  46              		.cfi_endproc
  47              	.LFE329:
  49              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
  50              		.align	1
  51              		.global	SystemCoreClockUpdate
  52              		.syntax unified
  53              		.thumb
  54              		.thumb_func
  56              	SystemCoreClockUpdate:
  57              	.LFB330:
 192:Core/Src/system_stm32g4xx.c **** 
 193:Core/Src/system_stm32g4xx.c **** /**
 194:Core/Src/system_stm32g4xx.c ****   * @brief  Update SystemCoreClock variable according to Clock Register Values.
 195:Core/Src/system_stm32g4xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 196:Core/Src/system_stm32g4xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 197:Core/Src/system_stm32g4xx.c ****   *         other parameters.
 198:Core/Src/system_stm32g4xx.c ****   *
 199:Core/Src/system_stm32g4xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 200:Core/Src/system_stm32g4xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 201:Core/Src/system_stm32g4xx.c ****   *         based on this variable will be incorrect.
 202:Core/Src/system_stm32g4xx.c ****   *
 203:Core/Src/system_stm32g4xx.c ****   * @note   - The system frequency computed by this function is not the real
 204:Core/Src/system_stm32g4xx.c ****   *           frequency in the chip. It is calculated based on the predefined
 205:Core/Src/system_stm32g4xx.c ****   *           constant and the selected clock source:
 206:Core/Src/system_stm32g4xx.c ****   *
 207:Core/Src/system_stm32g4xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(**)
 208:Core/Src/system_stm32g4xx.c ****   *
 209:Core/Src/system_stm32g4xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(***)
 210:Core/Src/system_stm32g4xx.c ****   *
 211:Core/Src/system_stm32g4xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(***)
 212:Core/Src/system_stm32g4xx.c ****   *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
 213:Core/Src/system_stm32g4xx.c ****   *
 214:Core/Src/system_stm32g4xx.c ****   *         (**) HSI_VALUE is a constant defined in stm32g4xx_hal.h file (default value
 215:Core/Src/system_stm32g4xx.c ****   *              16 MHz) but the real value may vary depending on the variations
 216:Core/Src/system_stm32g4xx.c ****   *              in voltage and temperature.
 217:Core/Src/system_stm32g4xx.c ****   *
 218:Core/Src/system_stm32g4xx.c ****   *         (***) HSE_VALUE is a constant defined in stm32g4xx_hal.h file (default value
 219:Core/Src/system_stm32g4xx.c ****   *              24 MHz), user has to ensure that HSE_VALUE is same as the real
 220:Core/Src/system_stm32g4xx.c ****   *              frequency of the crystal used. Otherwise, this function may
 221:Core/Src/system_stm32g4xx.c ****   *              have wrong result.
 222:Core/Src/system_stm32g4xx.c ****   *
 223:Core/Src/system_stm32g4xx.c ****   *         - The result of this function could be not correct when using fractional
 224:Core/Src/system_stm32g4xx.c ****   *           value for HSE crystal.
 225:Core/Src/system_stm32g4xx.c ****   *
 226:Core/Src/system_stm32g4xx.c ****   * @param  None
 227:Core/Src/system_stm32g4xx.c ****   * @retval None
 228:Core/Src/system_stm32g4xx.c ****   */
 229:Core/Src/system_stm32g4xx.c **** void SystemCoreClockUpdate(void)
 230:Core/Src/system_stm32g4xx.c **** {
  58              		.loc 1 230 1 is_stmt 1 view -0
ARM GAS  /tmp/cclBEhNe.s 			page 6


  59              		.cfi_startproc
  60              		@ args = 0, pretend = 0, frame = 0
  61              		@ frame_needed = 0, uses_anonymous_args = 0
  62              		@ link register save eliminated.
 231:Core/Src/system_stm32g4xx.c ****   uint32_t tmp, pllvco, pllr, pllsource, pllm;
  63              		.loc 1 231 3 view .LVU5
 232:Core/Src/system_stm32g4xx.c **** 
 233:Core/Src/system_stm32g4xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 234:Core/Src/system_stm32g4xx.c ****   switch (RCC->CFGR & RCC_CFGR_SWS)
  64              		.loc 1 234 3 view .LVU6
  65              		.loc 1 234 14 is_stmt 0 view .LVU7
  66 0000 1E4B     		ldr	r3, .L12
  67 0002 9B68     		ldr	r3, [r3, #8]
  68              		.loc 1 234 21 view .LVU8
  69 0004 03F00C03 		and	r3, r3, #12
  70              		.loc 1 234 3 view .LVU9
  71 0008 082B     		cmp	r3, #8
  72 000a 12D0     		beq	.L5
  73 000c 0C2B     		cmp	r3, #12
  74 000e 14D0     		beq	.L6
  75 0010 042B     		cmp	r3, #4
  76 0012 0AD0     		beq	.L10
  77              	.L7:
 235:Core/Src/system_stm32g4xx.c ****   {
 236:Core/Src/system_stm32g4xx.c ****     case 0x04:  /* HSI used as system clock source */
 237:Core/Src/system_stm32g4xx.c ****       SystemCoreClock = HSI_VALUE;
 238:Core/Src/system_stm32g4xx.c ****       break;
 239:Core/Src/system_stm32g4xx.c **** 
 240:Core/Src/system_stm32g4xx.c ****     case 0x08:  /* HSE used as system clock source */
 241:Core/Src/system_stm32g4xx.c ****       SystemCoreClock = HSE_VALUE;
 242:Core/Src/system_stm32g4xx.c ****       break;
 243:Core/Src/system_stm32g4xx.c **** 
 244:Core/Src/system_stm32g4xx.c ****     case 0x0C:  /* PLL used as system clock  source */
 245:Core/Src/system_stm32g4xx.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
 246:Core/Src/system_stm32g4xx.c ****          SYSCLK = PLL_VCO / PLLR
 247:Core/Src/system_stm32g4xx.c ****          */
 248:Core/Src/system_stm32g4xx.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 249:Core/Src/system_stm32g4xx.c ****       pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4) + 1U ;
 250:Core/Src/system_stm32g4xx.c ****       if (pllsource == 0x02UL) /* HSI used as PLL clock source */
 251:Core/Src/system_stm32g4xx.c ****       {
 252:Core/Src/system_stm32g4xx.c ****         pllvco = (HSI_VALUE / pllm);
 253:Core/Src/system_stm32g4xx.c ****       }
 254:Core/Src/system_stm32g4xx.c ****       else                   /* HSE used as PLL clock source */
 255:Core/Src/system_stm32g4xx.c ****       {
 256:Core/Src/system_stm32g4xx.c ****         pllvco = (HSE_VALUE / pllm);
 257:Core/Src/system_stm32g4xx.c ****       }
 258:Core/Src/system_stm32g4xx.c ****       pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8);
 259:Core/Src/system_stm32g4xx.c ****       pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25) + 1U) * 2U;
 260:Core/Src/system_stm32g4xx.c ****       SystemCoreClock = pllvco/pllr;
 261:Core/Src/system_stm32g4xx.c ****       break;
 262:Core/Src/system_stm32g4xx.c **** 
 263:Core/Src/system_stm32g4xx.c ****     default:
 264:Core/Src/system_stm32g4xx.c ****       break;
 265:Core/Src/system_stm32g4xx.c ****   }
 266:Core/Src/system_stm32g4xx.c ****   /* Compute HCLK clock frequency --------------------------------------------*/
 267:Core/Src/system_stm32g4xx.c ****   /* Get HCLK prescaler */
 268:Core/Src/system_stm32g4xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
ARM GAS  /tmp/cclBEhNe.s 			page 7


  78              		.loc 1 268 3 is_stmt 1 view .LVU10
  79              		.loc 1 268 28 is_stmt 0 view .LVU11
  80 0014 194B     		ldr	r3, .L12
  81 0016 9B68     		ldr	r3, [r3, #8]
  82              		.loc 1 268 52 view .LVU12
  83 0018 C3F30313 		ubfx	r3, r3, #4, #4
  84              		.loc 1 268 22 view .LVU13
  85 001c 184A     		ldr	r2, .L12+4
  86 001e D15C     		ldrb	r1, [r2, r3]	@ zero_extendqisi2
  87              	.LVL0:
 269:Core/Src/system_stm32g4xx.c ****   /* HCLK clock frequency */
 270:Core/Src/system_stm32g4xx.c ****   SystemCoreClock >>= tmp;
  88              		.loc 1 270 3 is_stmt 1 view .LVU14
  89              		.loc 1 270 19 is_stmt 0 view .LVU15
  90 0020 184A     		ldr	r2, .L12+8
  91 0022 1368     		ldr	r3, [r2]
  92 0024 CB40     		lsrs	r3, r3, r1
  93 0026 1360     		str	r3, [r2]
 271:Core/Src/system_stm32g4xx.c **** }
  94              		.loc 1 271 1 view .LVU16
  95 0028 7047     		bx	lr
  96              	.LVL1:
  97              	.L10:
 237:Core/Src/system_stm32g4xx.c ****       break;
  98              		.loc 1 237 7 is_stmt 1 view .LVU17
 237:Core/Src/system_stm32g4xx.c ****       break;
  99              		.loc 1 237 23 is_stmt 0 view .LVU18
 100 002a 164B     		ldr	r3, .L12+8
 101 002c 164A     		ldr	r2, .L12+12
 102 002e 1A60     		str	r2, [r3]
 238:Core/Src/system_stm32g4xx.c **** 
 103              		.loc 1 238 7 is_stmt 1 view .LVU19
 104 0030 F0E7     		b	.L7
 105              	.L5:
 241:Core/Src/system_stm32g4xx.c ****       break;
 106              		.loc 1 241 7 view .LVU20
 241:Core/Src/system_stm32g4xx.c ****       break;
 107              		.loc 1 241 23 is_stmt 0 view .LVU21
 108 0032 144B     		ldr	r3, .L12+8
 109 0034 154A     		ldr	r2, .L12+16
 110 0036 1A60     		str	r2, [r3]
 242:Core/Src/system_stm32g4xx.c **** 
 111              		.loc 1 242 7 is_stmt 1 view .LVU22
 112 0038 ECE7     		b	.L7
 113              	.L6:
 248:Core/Src/system_stm32g4xx.c ****       pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4) + 1U ;
 114              		.loc 1 248 7 view .LVU23
 248:Core/Src/system_stm32g4xx.c ****       pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4) + 1U ;
 115              		.loc 1 248 23 is_stmt 0 view .LVU24
 116 003a 104A     		ldr	r2, .L12
 117 003c D368     		ldr	r3, [r2, #12]
 248:Core/Src/system_stm32g4xx.c ****       pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4) + 1U ;
 118              		.loc 1 248 17 view .LVU25
 119 003e 03F00303 		and	r3, r3, #3
 120              	.LVL2:
 249:Core/Src/system_stm32g4xx.c ****       if (pllsource == 0x02UL) /* HSI used as PLL clock source */
 121              		.loc 1 249 7 is_stmt 1 view .LVU26
ARM GAS  /tmp/cclBEhNe.s 			page 8


 249:Core/Src/system_stm32g4xx.c ****       if (pllsource == 0x02UL) /* HSI used as PLL clock source */
 122              		.loc 1 249 19 is_stmt 0 view .LVU27
 123 0042 D268     		ldr	r2, [r2, #12]
 249:Core/Src/system_stm32g4xx.c ****       if (pllsource == 0x02UL) /* HSI used as PLL clock source */
 124              		.loc 1 249 49 view .LVU28
 125 0044 C2F30312 		ubfx	r2, r2, #4, #4
 249:Core/Src/system_stm32g4xx.c ****       if (pllsource == 0x02UL) /* HSI used as PLL clock source */
 126              		.loc 1 249 12 view .LVU29
 127 0048 0132     		adds	r2, r2, #1
 128              	.LVL3:
 250:Core/Src/system_stm32g4xx.c ****       {
 129              		.loc 1 250 7 is_stmt 1 view .LVU30
 250:Core/Src/system_stm32g4xx.c ****       {
 130              		.loc 1 250 10 is_stmt 0 view .LVU31
 131 004a 022B     		cmp	r3, #2
 132 004c 12D0     		beq	.L11
 256:Core/Src/system_stm32g4xx.c ****       }
 133              		.loc 1 256 9 is_stmt 1 view .LVU32
 256:Core/Src/system_stm32g4xx.c ****       }
 134              		.loc 1 256 16 is_stmt 0 view .LVU33
 135 004e 0F4B     		ldr	r3, .L12+16
 136              	.LVL4:
 256:Core/Src/system_stm32g4xx.c ****       }
 137              		.loc 1 256 16 view .LVU34
 138 0050 B3FBF2F2 		udiv	r2, r3, r2
 139              	.LVL5:
 140              	.L9:
 258:Core/Src/system_stm32g4xx.c ****       pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25) + 1U) * 2U;
 141              		.loc 1 258 7 is_stmt 1 view .LVU35
 258:Core/Src/system_stm32g4xx.c ****       pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25) + 1U) * 2U;
 142              		.loc 1 258 30 is_stmt 0 view .LVU36
 143 0054 0949     		ldr	r1, .L12
 144 0056 CB68     		ldr	r3, [r1, #12]
 258:Core/Src/system_stm32g4xx.c ****       pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25) + 1U) * 2U;
 145              		.loc 1 258 60 view .LVU37
 146 0058 C3F30623 		ubfx	r3, r3, #8, #7
 258:Core/Src/system_stm32g4xx.c ****       pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25) + 1U) * 2U;
 147              		.loc 1 258 14 view .LVU38
 148 005c 02FB03F3 		mul	r3, r2, r3
 149              	.LVL6:
 259:Core/Src/system_stm32g4xx.c ****       SystemCoreClock = pllvco/pllr;
 150              		.loc 1 259 7 is_stmt 1 view .LVU39
 259:Core/Src/system_stm32g4xx.c ****       SystemCoreClock = pllvco/pllr;
 151              		.loc 1 259 20 is_stmt 0 view .LVU40
 152 0060 CA68     		ldr	r2, [r1, #12]
 259:Core/Src/system_stm32g4xx.c ****       SystemCoreClock = pllvco/pllr;
 153              		.loc 1 259 50 view .LVU41
 154 0062 C2F34162 		ubfx	r2, r2, #25, #2
 259:Core/Src/system_stm32g4xx.c ****       SystemCoreClock = pllvco/pllr;
 155              		.loc 1 259 57 view .LVU42
 156 0066 0132     		adds	r2, r2, #1
 259:Core/Src/system_stm32g4xx.c ****       SystemCoreClock = pllvco/pllr;
 157              		.loc 1 259 12 view .LVU43
 158 0068 5200     		lsls	r2, r2, #1
 159              	.LVL7:
 260:Core/Src/system_stm32g4xx.c ****       break;
 160              		.loc 1 260 7 is_stmt 1 view .LVU44
ARM GAS  /tmp/cclBEhNe.s 			page 9


 260:Core/Src/system_stm32g4xx.c ****       break;
 161              		.loc 1 260 31 is_stmt 0 view .LVU45
 162 006a B3FBF2F3 		udiv	r3, r3, r2
 163              	.LVL8:
 260:Core/Src/system_stm32g4xx.c ****       break;
 164              		.loc 1 260 23 view .LVU46
 165 006e 054A     		ldr	r2, .L12+8
 166              	.LVL9:
 260:Core/Src/system_stm32g4xx.c ****       break;
 167              		.loc 1 260 23 view .LVU47
 168 0070 1360     		str	r3, [r2]
 261:Core/Src/system_stm32g4xx.c **** 
 169              		.loc 1 261 7 is_stmt 1 view .LVU48
 170 0072 CFE7     		b	.L7
 171              	.LVL10:
 172              	.L11:
 252:Core/Src/system_stm32g4xx.c ****       }
 173              		.loc 1 252 9 view .LVU49
 252:Core/Src/system_stm32g4xx.c ****       }
 174              		.loc 1 252 16 is_stmt 0 view .LVU50
 175 0074 044B     		ldr	r3, .L12+12
 176              	.LVL11:
 252:Core/Src/system_stm32g4xx.c ****       }
 177              		.loc 1 252 16 view .LVU51
 178 0076 B3FBF2F2 		udiv	r2, r3, r2
 179              	.LVL12:
 252:Core/Src/system_stm32g4xx.c ****       }
 180              		.loc 1 252 16 view .LVU52
 181 007a EBE7     		b	.L9
 182              	.L13:
 183              		.align	2
 184              	.L12:
 185 007c 00100240 		.word	1073876992
 186 0080 00000000 		.word	.LANCHOR1
 187 0084 00000000 		.word	.LANCHOR0
 188 0088 0024F400 		.word	16000000
 189 008c 00127A00 		.word	8000000
 190              		.cfi_endproc
 191              	.LFE330:
 193              		.global	APBPrescTable
 194              		.global	AHBPrescTable
 195              		.global	SystemCoreClock
 196              		.section	.data.SystemCoreClock,"aw"
 197              		.align	2
 198              		.set	.LANCHOR0,. + 0
 201              	SystemCoreClock:
 202 0000 0024F400 		.word	16000000
 203              		.section	.rodata.AHBPrescTable,"a"
 204              		.align	2
 205              		.set	.LANCHOR1,. + 0
 208              	AHBPrescTable:
 209 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 209      00000000 
 209      01020304 
 209      06
 210 000d 070809   		.ascii	"\007\010\011"
 211              		.section	.rodata.APBPrescTable,"a"
ARM GAS  /tmp/cclBEhNe.s 			page 10


 212              		.align	2
 215              	APBPrescTable:
 216 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004"
 216      01020304 
 217              		.text
 218              	.Letext0:
 219              		.file 2 "/home/alejopm/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-n
 220              		.file 3 "/home/alejopm/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-n
 221              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 222              		.file 5 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/system_stm32g4xx.h"
 223              		.file 6 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g431xx.h"
ARM GAS  /tmp/cclBEhNe.s 			page 11


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32g4xx.c
     /tmp/cclBEhNe.s:20     .text.SystemInit:0000000000000000 $t
     /tmp/cclBEhNe.s:26     .text.SystemInit:0000000000000000 SystemInit
     /tmp/cclBEhNe.s:45     .text.SystemInit:0000000000000010 $d
     /tmp/cclBEhNe.s:50     .text.SystemCoreClockUpdate:0000000000000000 $t
     /tmp/cclBEhNe.s:56     .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
     /tmp/cclBEhNe.s:185    .text.SystemCoreClockUpdate:000000000000007c $d
     /tmp/cclBEhNe.s:215    .rodata.APBPrescTable:0000000000000000 APBPrescTable
     /tmp/cclBEhNe.s:208    .rodata.AHBPrescTable:0000000000000000 AHBPrescTable
     /tmp/cclBEhNe.s:201    .data.SystemCoreClock:0000000000000000 SystemCoreClock
     /tmp/cclBEhNe.s:197    .data.SystemCoreClock:0000000000000000 $d
     /tmp/cclBEhNe.s:204    .rodata.AHBPrescTable:0000000000000000 $d
     /tmp/cclBEhNe.s:212    .rodata.APBPrescTable:0000000000000000 $d

NO UNDEFINED SYMBOLS
