instructions:
  ABS_format:
    - instruction:
      - name: "ABS LDMST"
      - asm: "ldmst 1000, e2"
      - hex: "e5020005"
      - testcases:
        - case1:
          - preconditions:
            - "[1000]": 0x12121212
            - "d2": 0x22222222
            - "d3": 0x22222222
          - result:
            - "[1000]": 0x32323232
          - desc: ""
    - instruction:
      - name: "ABS SWAP.W"
      - asm: "swap.w 1000,%d1"
      - hex: "e5010001"
      - testcases:
        - case1:
          - preconditions:
            - "[1000]": 0x12121212
            - "d1": 0x21212121
          - result:
            - "[1000]": 0x21212121
            - "d1": 0x12121212
          - desc: ""
    - instruction:
      - name: "ABS LDLCX"
      - asm: "ldlcx 1000"
      - hex: "15000009"
      - testcases:
        - case1:
          - preconditions:
            - "[1000]": 0x12121212
            - "[1004]": 0x11111111
            - "[1008]": 0x22222222
            - "[100c]": 0x33333333
            - "[1010]": 0x44444444
            - "[1014]": 0x55555555
            - "[1018]": 0x66666666
            - "[101c]": 0x77777777
            - "[1020]": 0x88888888
            - "[1024]": 0x99999999
            - "[1028]": 0xaaaaaaaa
            - "[102c]": 0xbbbbbbbb
            - "[1030]": 0xcccccccc
            - "[1034]": 0xdddddddd
            - "[1038]": 0xeeeeeeee
            - "[103c]": 0xffffffff
          - result:
            - "a2": 0x22222222
            - "a3": 0x33333333
            - "a4": 0x88888888
            - "a5": 0x99999999
            - "a6": 0xaaaaaaaa
            - "a7": 0xbbbbbbbb
            - "d0": 0x44444444
            - "d1": 0x55555555
            - "d2": 0x66666666
            - "d3": 0x77777777
            - "d4": 0xcccccccc
            - "d5": 0xdddddddd
            - "d6": 0xeeeeeeee
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "ABS LDUCX"
      - asm: "ldlux 1000"
      - hex: "1500000d"
      - testcases:
        - case1:
          - preconditions:
            - "[1000]": 0x12121212
            - "[1004]": 0x11111111
            - "[1008]": 0x22222222
            - "[100c]": 0x33333333
            - "[1010]": 0x44444444
            - "[1014]": 0x55555555
            - "[1018]": 0x66666666
            - "[101c]": 0x77777777
            - "[1020]": 0x88888888
            - "[1024]": 0x99999999
            - "[1028]": 0xaaaaaaaa
            - "[102c]": 0xbbbbbbbb
            - "[1030]": 0xcccccccc
            - "[1034]": 0xdddddddd
            - "[1038]": 0xeeeeeeee
            - "[103c]": 0xffffffff
          - result:
            - "a10": 0x22222222
            - "a11": 0x33333333
            - "a12": 0x88888888
            - "a13": 0x99999999
            - "a14": 0xaaaaaaaa
            - "a15": 0xbbbbbbbb
            - "d8": 0x44444444
            - "d9": 0x55555555
            - "d10": 0x66666666
            - "d11": 0x77777777
            - "d12": 0xcccccccc
            - "d13": 0xdddddddd
            - "d14": 0xeeeeeeee
            - "d15": 0xffffffff
          - desc: ""
    - instruction:
      - name: "ABS STLCX"
      - asm: "stlcx 1000"
      - hex: "15000001"
      - testcases:
        - case1:
          - preconditions:
            - "pcxi": 0x12121212
            - "a11": 0x11111111
            - "a2": 0x22222222
            - "a3": 0x33333333
            - "a4": 0x44444444
            - "a5": 0x55555555
            - "a6": 0x66666666
            - "a7": 0x77777777
            - "d0": 0x88888888
            - "d1": 0x99999999
            - "d2": 0xaaaaaaaa
            - "d3": 0xbbbbbbbb
            - "d4": 0xcccccccc
            - "d5": 0xdddddddd
            - "d6": 0xeeeeeeee
            - "d7": 0xffffffff
          - result:
            - "[1000]": 0x12121212
            - "[1004]": 0x11111111
            - "[1008]": 0x22222222
            - "[100c]": 0x33333333
            - "[1010]": 0x88888888
            - "[1014]": 0x99999999
            - "[1018]": 0xaaaaaaaa
            - "[101c]": 0xbbbbbbbb
            - "[1020]": 0x44444444
            - "[1024]": 0x55555555
            - "[1028]": 0x66666666
            - "[102c]": 0x77777777
            - "[1030]": 0xcccccccc
            - "[1034]": 0xdddddddd
            - "[1038]": 0xeeeeeeee
            - "[103c]": 0xffffffff
          - desc: ""
    - instruction:
      - name: "ABS STUCX"
      - asm: "stucx 1000"
      - hex: "15000005"
      - testcases:
        - case1:
          - preconditions:
            - "pcxi": 0x12121212
            - "psw": 0x11111111
            - "a10": 0x22222222
            - "a11": 0x33333333
            - "d8": 0x44444444
            - "d9": 0x55555555
            - "d10": 0x66666666
            - "d11": 0x77777777
            - "a12": 0x88888888
            - "a13": 0x99999999
            - "a14": 0xaaaaaaaa
            - "a15": 0xbbbbbbbb
            - "d12": 0xcccccccc
            - "d13": 0xdddddddd
            - "d14": 0xeeeeeeee
            - "d15": 0xffffffff
          - result:
            - "[1000]": 0x12121212
            - "[1004]": 0x11111111
            - "[1008]": 0x22222222
            - "[100c]": 0x33333333
            - "[1010]": 0x44444444
            - "[1014]": 0x55555555
            - "[1018]": 0x66666666
            - "[101c]": 0x77777777
            - "[1020]": 0x88888888
            - "[1024]": 0x99999999
            - "[1028]": 0xaaaaaaaa
            - "[102c]": 0xbbbbbbbb
            - "[1030]": 0xcccccccc
            - "[1034]": 0xdddddddd
            - "[1038]": 0xeeeeeeee
            - "[103c]": 0xffffffff
          - desc: ""
    - instruction:
      - name: "ABS LD.A"
      - asm: "ld.a %a1,1000"
      - hex: "85010009"
      - testcases:
        - case1:
          - preconditions:
            - "[1000]": 0x12345678
          - result:
            - "a1": 0x78563412
          - desc: ""
        - case2:
          - preconditions:
            - "[1000]": 0x0a0b0c0d
          - result:
            - "a1": 0x0d0c0b0a
          - desc: ""
        - case3:
          - preconditions:
            - "[1000]": 133124
          - result:
            - "a1": 0x04080200
          - desc: ""
        - case4:
          - preconditions:
            - "[1000]": 0x1234
          - result:
            - "a1": 0x34120000
          - desc: ""
    - instruction:
      - name: "ABS LD.B"
      - asm: "ld.b %d1,1000"
      - hex: "05010001"
      - testcases:
        - case1:
          - preconditions:
            - "[1000]": 0x12345678
          - result:
            - "d1": 0x12
          - desc: ""
    - instruction:
      - name: "ABS LD.BU"
      - asm: "ld.bu %d1,1000"
      - hex: "05010005"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0
            - "[1000]": 0x12345678
          - result:
            - "d1": 0x12
          - desc: ""
    - instruction:
      - name: "ABS LD.H"
      - asm: "ld.h %d1,1000"
      - hex: "05010009"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0
            - "[1000]": 0x12345678
          - result:
            - "d1": 0x3412
          - desc: ""
    - instruction:
      - name: "ABS LD.HU"
      - asm: "ld.hu %d1,1000"
      - hex: "0501000d"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0
            - "[1000]": 0x12345678
          - result:
            - "d1": 0x3412
          - desc: ""
    - instruction:
      - name: "ABS LD.Q"
      - asm: "ld.q %d1,1000"
      - hex: "45010001"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0
            - "[1000]": 0x12345678
          - result:
            - "d1": 0x34120000
          - desc: ""
    - instruction:
      - name: "ABS LD.W #1"
      - asm: "ld.w %d1,1000"
      - hex: "85010001"
      - testcases:
        - case1:
          - preconditions:
            - "[1000]": 0x12345678
          - result:
            - "d1": 0x78563412
          - desc: ""
    - instruction:
      - name: "ABS LD.W #2"
      - asm: "ld.w %d1,f0000020"
      - hex: "85f12000"
      - testcases:
        - case1:
          - preconditions:
            - "[f0000020]": 0x12345678
          - result:
            - "d1": 0x78563412
          - desc: ""
    - instruction:
      - name: "ABS LD.D"
      - asm: "ld.d %e0,1000"
      - hex: "85000005"
      - testcases:
        - case1:
          - preconditions:
            - "[1000]": 0x12345678
            - "[1004]": 0x78563412
          - result:
            - "d0": 0x78563412
            - "d1": 0x12345678
          - desc: ""
    - instruction:
      - name: "ABS ST.A"
      - asm: "st.a 1000,%a1"
      - hex: "a5010009"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0x78563412
          - result:
            - "[1000]": 0x78563412
          - desc: ""
    - instruction:
      - name: "ABS ST.D"
      - asm: "st.d 1000,%e0"
      - hex: "a5000005"
      - testcases:
        - case1:
          - preconditions:
            - "d0": 0x78563412
            - "d1": 0x78563412
          - result:
            - "[1000]": 0x78563412
            - "[1004]": 0x78563412
          - desc: ""
    - instruction:
      - name: "ABS ST.W"
      - asm: "st.w 1000,%d1"
      - hex: "a5010001"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0x78563412
          - result:
            - "[1000]": 0x78563412
          - desc: ""
    - instruction:
      - name: "ABS ST.B"
      - asm: "st.b 1000,%d1"
      - hex: "25010001"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0x78563412
            - "[1000]": 0
          - result:
            - "[1000]": 0x12
          - desc: ""
    - instruction:
      - name: "ABS ST.H"
      - asm: "st.h 1000,%d1"
      - hex: "25010009"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0x78563412
          - result:
            - "[1000]": 0x3412
          - desc: ""
    - instruction:
      - name: "ABS ST.Q"
      - asm: "st.q 1000,%d1"
      - hex: "65010001"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0x78563412
          - result:
            - "[1000]": 0x7856
          - desc: ""
  ABSB_format:
    - instruction:
      - name: "ABSB ST.T #1"
      - asm: "st.t 0x1000,1,0"
      - hex: "D5010001"
      - testcases:
        - case1:
          - preconditions:
            - "[1000]": 0x11111101
          - result:
            - "[1000]": 0x1111111
          - desc: ""
    - instruction:
      - name: "ABSB ST.T #2"
      - asm: "st.t 0x1000,1,1"
      - hex: "D5090001"
      - testcases:
        - case1:
          - preconditions:
            - "[1000]": 0x11111101
          - result:
            - "[1000]": 0x1111113
          - desc: ""
    - instruction:
      - name: "ABSB ST.T #3"
      - asm: "st.t 0x1000,2,1"
      - hex: "D50a0001"
      - testcases:
        - case1:
          - preconditions:
            - "[1000]": 0x11111101
          - result:
            - "[1000]": 0x1111115
          - desc: ""
    - instruction:
      - name: "ABSB ST.T #4"
      - asm: "st.t 0x1003,5,1"
      - hex: "D50c0301"
      - testcases:
        - case1:
          - preconditions:
            - "[1000]": 0x11111101
          - result:
            - "[1000]": 0x11111111
          - desc: ""
  BIT_format:
    - instruction:
      - name: "BIT AND.T"
      - asm: "and.t %d14,%d13,1,%d12,2"
      - hex: "87cd01e1"
      - testcases:
        - case1:
          - preconditions:
            - "d12": 3
            - "d13": 3
            - "d14": 1
          - result:
            - "d14": 0
          - desc: "d12=3, d13=3"
        - case2:
          - preconditions:
            - "d12": 0xf
            - "d13": 7
          - result:
            - "d14": 1
          - desc: "d12=0xf, d13=7"
    - instruction:
      - name: "BIT ANDN.T"
      - asm: "andn.t %d14,%d13,1,%d12,2"
      - hex: "87cd61e1"
      - testcases:
        - case1:
          - preconditions:
            - "d12": 3
            - "d13": 3
          - result:
            - "d14": 1
          - desc: "d12=3, d13=3"
        - case2:
          - preconditions:
            - "d12": 0xf
            - "d13": 7
            - "d14": 1
          - result:
            - "d14": 0
          - desc: "d12=0xf, d13=7"
    - instruction:
      - name: "BIT INS.T"
      - asm: "ins.t %d5,%d2,2,%d1,4"
      - hex: "67120252"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 19
            - "d2": 3
          - result:
            - "d5": 7
          - desc: "d1=19, d2=3"
        - case2:
          - preconditions:
            - "d1": 0xf
            - "d2": 7
          - result:
            - "d5": 3
          - desc: "d1=0xf, d2=7"
        - case3:
          - preconditions:
            - "d1": 0xff
            - "d2": 1
          - result:
            - "d5": 5
          - desc: "d1=0xff, d2=7"
    - instruction:
      - name: "BIT INSN.T"
      - asm: "insn.t %d5,%d2,2,%d1,4"
      - hex: "67122252"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 19
            - "d2": 3
          - result:
            - "d5": 3
          - desc: "d1=19, d2=3"
        - case2:
          - preconditions:
            - "d1": 0xf
            - "d2": 7
          - result:
            - "d5": 7
          - desc: "d1=0xf, d2=7"
        - case3:
          - preconditions:
            - "d1": 0xff
            - "d2": 1
          - result:
            - "d5": 1
          - desc: "d1=0xff, d2=7"
    - instruction:
      - name: "BIT NAND.T"
      - asm: "nand.t %d14,%d13,1,%d12,2"
      - hex: "07cd01e1"
      - testcases:
        - case1:
          - preconditions:
            - "d12": 3
            - "d13": 3
          - result:
            - "d14": 1
          - desc: "d12=3, d13=3"
        - case2:
          - preconditions:
            - "d12": 0xf
            - "d13": 7
            - "d14": 1
          - result:
            - "d14": 0
          - desc: "d12=0xf, d13=7"
    - instruction:
      - name: "BIT NOR.T"
      - asm: "nor.t %d14,%d13,1,%d12,2"
      - hex: "87cd41e1"
      - testcases:
        - case1:
          - preconditions:
            - "d12": 3
            - "d13": 3
            - "d14": 1
          - result:
            - "d14": 0
          - desc: "d12=3, d13=3"
        - case2:
          - preconditions:
            - "d12": 8
            - "d13": 7
            - "d14": 1
          - result:
            - "d14": 0
          - desc: "d12=8, d13=7"
    - instruction:
      - name: "BIT OR.T"
      - asm: "or.t %d14,%d13,1,%d12,2"
      - hex: "87cd21e1"
      - testcases:
        - case1:
          - preconditions:
            - "d12": 3
            - "d13": 3
            - "d14": 0
          - result:
            - "d14": 1
          - desc: "d12=3, d13=3"
        - case2:
          - preconditions:
            - "d12": 0xf
            - "d13": 8
          - result:
            - "d14": 1
          - desc: "d12=0xf, d13=8"
    - instruction:
      - name: "BIT ORN.T"
      - asm: "orn.t %d14,%d13,1,%d12,2"
      - hex: "07cd21e1"
      - testcases:
        - case1:
          - preconditions:
            - "d12": 3
            - "d13": 3
          - result:
            - "d14": 1
          - desc: "d12=3, d13=3"
        - case2:
          - preconditions:
            - "d12": 0xf
            - "d13": 8
            - "d14": 1
          - result:
            - "d14": 0
          - desc: "d12=0xf, d13=8"
    - instruction:
      - name: "BIT XNOR.T"
      - asm: "xnor.t %d14,%d13,1,%d12,2"
      - hex: "07cd41e1"
      - testcases:
        - case1:
          - preconditions:
            - "d12": 4
            - "d13": 3
          - result:
            - "d14": 1
          - desc: "d12=4, d13=3"
        - case2:
          - preconditions:
            - "d12": 0xf
            - "d13": 8
            - "d14": 1
          - result:
            - "d14": 0
          - desc: "d12=0xf, d13=8"
    - instruction:
      - name: "BIT XOR.T"
      - asm: "xor.t %d14,%d13,1,%d12,2"
      - hex: "07cd61e1"
      - testcases:
        - case1:
          - preconditions:
            - "d12": 4
            - "d13": 3
            - "d14": 1
          - result:
            - "d14": 0
          - desc: "d12=4, d13=3"
        - case2:
          - preconditions:
            - "d12": 0xf
            - "d13": 8
          - result:
            - "d14": 1
          - desc: "d12=0xf, d13=8"
    - instruction:
      - name: "BIT AND.AND.T"
      - asm: "and.and.t %d14,%d13,1,%d12,2"
      - hex: "47cd01e1"
      - testcases:
        - case1:
          - preconditions:
            - "d12": 4
            - "d13": 3
            - "d14": 1
          - result:
            - "d14": 1
          - desc: "d12=4, d13=3"
        - case2:
          - preconditions:
            - "d12": 0xf
            - "d13": 8
            - "d14": 1
          - result:
            - "d14": 0
          - desc: "d12=0xf, d13=8"
    - instruction:
      - name: "BIT AND.ANDN.T"
      - asm: "and.andn.t %d14,%d13,1,%d12,2"
      - hex: "47cd61e1"
      - testcases:
        - case1:
          - preconditions:
            - "d12": 4
            - "d13": 3
            - "d14": 1
          - result:
            - "d14": 0
          - desc: "d12=4, d13=3"
        - case2:
          - preconditions:
            - "d12": 0xf
            - "d13": 8
          - result:
            - "d14": 0
          - desc: "d12=0xf, d13=8"
    - instruction:
      - name: "BIT AND.NOR.T"
      - asm: "and.nor.t %d14,%d13,1,%d12,2"
      - hex: "47cd41e1"
      - testcases:
        - case1:
          - preconditions:
            - "d12": 4
            - "d13": 3
            - "d14": 7
          - result:
            - "d14": 6
          - desc: "d12=4, d13=3, d14[0]=1"
        - case2:
          - preconditions:
            - "d12": 9
            - "d13": 8
            - "d14": 7
          - result:
            - "d14": 7
          - desc: "d12=9, d13=8, d14[0]=1"
    - instruction:
      - name: "BIT AND.OR.T"
      - asm: "and.or.t %d14,%d13,1,%d12,2"
      - hex: "47cd21e1"
      - testcases:
        - case1:
          - preconditions:
            - "d12": 4
            - "d13": 3
            - "d14": 7
          - result:
            - "d14": 7
          - desc: "d12=4, d13=3, d14=7"
        - case2:
          - preconditions:
            - "d12": 9
            - "d13": 8
            - "d14": 7
          - result:
            - "d14": 6
          - desc: "d12=9, d13=8, d14=7"
    - instruction:
      - name: "BIT OR.AND.T"
      - asm: "or.and.t %d14,%d13,1,%d12,2"
      - hex: "c7cd01e1"
      - testcases:
        - case1:
          - preconditions:
            - "d12": 4
            - "d13": 3
            - "d14": 1
          - result:
            - "d14": 1
          - desc: "d12=4, d13=3"
        - case2:
          - preconditions:
            - "d12": 0xf
            - "d13": 8
            - "d14": 1
          - result:
            - "d14": 1
          - desc: "d12=0xf, d13=8"
    - instruction:
      - name: "BIT OR.ANDN.T"
      - asm: "or.andn.t %d14,%d13,1,%d12,2"
      - hex: "c7cd61e1"
      - testcases:
        - case1:
          - preconditions:
            - "d12": 4
            - "d13": 3
            - "d14": 1
          - result:
            - "d14": 1
          - desc: "d12=4, d13=3"
        - case2:
          - preconditions:
            - "d12": 0xf
            - "d13": 8
            - "d14": 0
          - result:
            - "d14": 0
          - desc: "d12=0xf, d13=8"
    - instruction:
      - name: "BIT OR.NOR.T"
      - asm: "or.nor.t %d14,%d13,1,%d12,2"
      - hex: "c7cd41e1"
      - testcases:
        - case1:
          - preconditions:
            - "d12": 4
            - "d13": 3
            - "d14": 7
          - result:
            - "d14": 7
          - desc: "d12=4, d13=3, d14=7"
        - case2:
          - preconditions:
            - "d12": 9
            - "d13": 8
            - "d14": 7
          - result:
            - "d14": 7
          - desc: "d12=9, d13=8, d14=7"
    - instruction:
      - name: "BIT OR.OR.T"
      - asm: "or.or.t %d14,%d13,1,%d12,2"
      - hex: "c7cd21e1"
      - testcases:
        - case1:
          - preconditions:
            - "d12": 4
            - "d13": 3
            - "d14": 7
          - result:
            - "d14": 7
          - desc: "d12=4, d13=3, d14=7"
        - case2:
          - preconditions:
            - "d12": 9
            - "d13": 8
            - "d14": 7
          - result:
            - "d14": 7
          - desc: "d12=9, d13=8, d14=7"
    - instruction:
      - name: "BIT SH.AND.T"
      - asm: "sh.and.t %d14,%d13,1,%d12,2"
      - hex: "27cd01e1"
      - testcases:
        - case1:
          - preconditions:
            - "d12": 4
            - "d13": 3
            - "d14": 1
          - result:
            - "d14": 3
          - desc: "d12=4, d13=3, d14=1"
        - case2:
          - preconditions:
            - "d12": 0xf
            - "d13": 8
            - "d14": 1
          - result:
            - "d14": 2
          - desc: "d12=0xf, d13=8"
    - instruction:
      - name: "BIT SH.ANDN.T"
      - asm: "sh.andn.t %d14,%d13,1,%d12,2"
      - hex: "27cd61e1"
      - testcases:
        - case1:
          - preconditions:
            - "d12": 4
            - "d13": 3
            - "d14": 1
          - result:
            - "d14": 2
          - desc: "d12=4, d13=3, d14=1"
        - case2:
          - preconditions:
            - "d12": 0xf
            - "d13": 8
          - result:
            - "d14": 0
          - desc: "d12=0xf, d13=8"
    - instruction:
      - name: "BIT SH.NOR.T"
      - asm: "sh.nor.t %d14,%d13,1,%d12,2"
      - hex: "27cd41e1"
      - testcases:
        - case1:
          - preconditions:
            - "d12": 4
            - "d13": 3
            - "d14": 7
          - result:
            - "d14": 0xe
          - desc: "d12=4, d13=3, d14=7"
        - case2:
          - preconditions:
            - "d12": 9
            - "d13": 8
            - "d14": 7
          - result:
            - "d14": 0xf
          - desc: "d12=9, d13=8, d14=7"
    - instruction:
      - name: "BIT SH.OR.T"
      - asm: "sh.or.t %d14,%d13,1,%d12,2"
      - hex: "27cd21e1"
      - testcases:
        - case1:
          - preconditions:
            - "d12": 4
            - "d13": 3
            - "d14": 7
          - result:
            - "d14": 0xf
          - desc: "d12=4, d13=3, d14=7"
        - case2:
          - preconditions:
            - "d12": 9
            - "d13": 8
            - "d14": 7
          - result:
            - "d14": 0xe
          - desc: "d12=9, d13=8, d14=7"
    - instruction:
      - name: "BIT SH.NAND.T"
      - asm: "sh.nand.t %d14,%d13,1,%d12,2"
      - hex: "a7cd01e1"
      - testcases:
        - case1:
          - preconditions:
            - "d12": 4
            - "d13": 3
            - "d14": 1
          - result:
            - "d14": 2
          - desc: "d12=4, d13=3"
        - case2:
          - preconditions:
            - "d12": 0xf
            - "d13": 8
            - "d14": 1
          - result:
            - "d14": 3
          - desc: "d12=0xf, d13=8"
    - instruction:
      - name: "BIT SH.ORN.T"
      - asm: "sh.orn.t %d14,%d13,1,%d12,2"
      - hex: "a7cd21e1"
      - testcases:
        - case1:
          - preconditions:
            - "d12": 4
            - "d13": 3
            - "d14": 1
          - result:
            - "d14": 3
          - desc: "d12=4, d13=3, d14=1"
        - case2:
          - preconditions:
            - "d12": 0xf
            - "d13": 8
          - result:
            - "d14": 0
          - desc: "d12=0xf, d13=8"
    - instruction:
      - name: "BIT SH.XNOR.T"
      - asm: "sh.xnor.t %d14,%d13,1,%d12,2"
      - hex: "a7cd41e1"
      - testcases:
        - case1:
          - preconditions:
            - "d12": 4
            - "d13": 3
            - "d14": 7
          - result:
            - "d14": 0xf
          - desc: "d12=4, d13=3, d14=7"
        - case2:
          - preconditions:
            - "d12": 9
            - "d13": 8
            - "d14": 7
          - result:
            - "d14": 0xf
          - desc: "d12=0xf, d13=8, d14=7"
    - instruction:
      - name: "BIT SH.XOR.T"
      - asm: "sh.xor.t %d14,%d13,1,%d12,2"
      - hex: "a7cd61e1"
      - testcases:
        - case1:
          - preconditions:
            - "d12": 4
            - "d13": 3
            - "d14": 7
          - result:
            - "d14": 0xe
          - desc: "d12=4, d13=3, d14=7"
        - case2:
          - preconditions:
            - "d12": 8
            - "d13": 0xa
            - "d14": 7
          - result:
            - "d14": 0xf
          - desc: "d12=8, d13=0xa, d14=7"
  BO_format:
    - instruction:
      - name: "BO LD.B (Base + Short Offset Addressing Mode) #1"
      - asm: "ld.b %d2,%a4"
      - hex: "09420008"
      - testcases:
        - case1:
          - preconditions:
            - "a4": 0x1000
            - "[1000]": 0x12345678
          - result:
            - "d2": 0x12
          - desc: ""
    - instruction:
      - name: "BO LD.B (Base + Short Offset Addressing Mode) #2"
      - asm: "ld.b %d2,%a4,0x5"
      - hex: "09420508"
      - testcases:
        - case1:
          - preconditions:
            - "a4": 0xffb
            - "[1000]": 0x12345678
          - result:
            - "d2": 0x12
          - desc: ""
    - instruction:
      - name: "BO LD.B (Base + Short Offset Addressing Mode) #3"
      - asm: "ld.b %d2,%a4,0x30"
      - hex: "09421008"
      - testcases:
        - case1:
          - preconditions:
            - "a4": 0xff0
            - "[1000]": 0x12345678
          - result:
            - "d2": 0x12
          - desc: ""
    - instruction:
      - name: "BO LD.A (Base + Short Offset Addressing Mode)"
      - asm: "ld.a %a2,%a4,0x10"
      - hex: "09429009"
      - testcases:
        - case1:
          - preconditions:
            - "a4": 0xff0
            - "[1000]": 0x12345678
          - result:
            - "a2": 0x78563412
          - desc: ""
    - instruction:
      - name: "BO LD.A (Post-increment Addressing Mode)"
      - asm: "ld.a %a2,%a4,0x10"
      - hex: "09429001"
      - testcases:
        - case1:
          - preconditions:
            - "a4": 0xff0
            - "[ff0]": 0x12345678
          - result:
            - "a2": 0x78563412
            - "a4": 0x1000
          - desc: ""
    - instruction:
      - name: "BO LD.A (Pre-increment Addressing Mode)"
      - asm: "ld.a %a2,%a4,0x10"
      - hex: "09429005"
      - testcases:
        - case1:
          - preconditions:
            - "a4": 0xff0
            - "[1000]": 0x12345678
          - result:
            - "a2": 0x78563412
            - "a4": 0x1000
          - desc: ""
    - instruction:
      - name: "BO LD.B (Post-increment Addressing Mode)"
      - asm: "ld.b %d2,%a4,0x10"
      - hex: "09420000"
      - testcases:
        - case1:
          - preconditions:
            - "a4": 0xff0
            - "[ff0]": 0x12345678
          - result:
            - "d2": 0x12
            - "a4": 0xff0
          - desc: ""
    - instruction:
      - name: "BO LD.B (Pre-increment Addressing Mode)"
      - asm: "ld.b %d2,%a4,0x10"
      - hex: "09420004"
      - testcases:
        - case1:
          - preconditions:
            - "a4": 0xff0
            - "[ff0]": 0x12345678
          - result:
            - "d2": 0x12
            - "a4": 0xff0
          - desc: ""
    - instruction:
      - name: "BO LD.BU (Base + Short Offset Addressing Mode)"
      - asm: "ld.bu %d2,%a4,0x30"
      - hex: "09425008"
      - testcases:
        - case1:
          - preconditions:
            - "a4": 0xff0
            - "[1000]": 0x12345678
          - result:
            - "d2": 0x12
          - desc: ""
    - instruction:
      - name: "BO LD.BU (Post-increment Addressing Mode)"
      - asm: "ld.bu %d2,%a4,0x10"
      - hex: "09425000"
      - testcases:
        - case1:
          - preconditions:
            - "a4": 0xff0
            - "[ff0]": 0x12345678
          - result:
            - "d2": 0x12
            - "a4": 0x1000
          - desc: ""
    - instruction:
      - name: "BO LD.D (Base + Short Offset Addressing Mode)"
      - asm: "ld.d %e2,%a4,0x10"
      - hex: "09425009"
      - testcases:
        - case1:
          - preconditions:
            - "a4": 0xff0
            - "[1000]": 0x1234567812345678
          - result:
            - "d2": 0x78563412
            - "d3": 0x78563412
          - desc: ""
    - instruction:
      - name: "BO LD.D (Post-increment Addressing Mode)"
      - asm: "ld.d %e2,%a4,0x10"
      - hex: "09425001"
      - testcases:
        - case1:
          - preconditions:
            - "a4": 0x1000
            - "[1000]": 0x1234567812345678
          - result:
            - "d2": 0x78563412
            - "d3": 0x78563412
            - "a4": 0x1010
          - desc: ""
    - instruction:
      - name: "BO LD.D (Pre-increment Addressing Mode)"
      - asm: "ld.d %e2,%a4,0x10"
      - hex: "09425005"
      - testcases:
        - case1:
          - preconditions:
            - "a4": 0xff0
            - "[1000]": 0x1234567812345678
          - result:
            - "d2": 0x78563412
            - "d3": 0x78563412
            - "a4": 0x1000
          - desc: ""
    - instruction:
      - name: "BO LD.DA (Base + Short Offset Addressing Mode)"
      - asm: "ld.da %p2,%a4,0x10"
      - hex: "0942d009"
      - testcases:
        - case1:
          - preconditions:
            - "a4": 0xff0
            - "[1000]": 0x1234567812345678
          - result:
            - "a2": 0x78563412
            - "a3": 0x78563412
          - desc: ""
    - instruction:
      - name: "BO LD.DA (Post-increment Addressing Mode)"
      - asm: "ld.da %p2,%a4,0x10"
      - hex: "0942d001"
      - testcases:
        - case1:
          - preconditions:
            - "a4": 0x1000
            - "[1000]": 0x1234567812345678
          - result:
            - "a2": 0x78563412
            - "a3": 0x78563412
            - "a4": 0x1010
          - desc: ""
    - instruction:
      - name: "BO LD.DA (Pre-increment Addressing Mode)"
      - asm: "ld.da %p2,%a4,0x10"
      - hex: "0942d005"
      - testcases:
        - case1:
          - preconditions:
            - "a4": 0xff0
            - "[1000]": 0x1234567812345678
          - result:
            - "a2": 0x78563412
            - "a3": 0x78563412
            - "a4": 0x1000
          - desc: ""
    - instruction:
      - name: "BO LD.H (Base + Short Offset Addressing Mode)"
      - asm: "ld.h %d2,%a4,0x10"
      - hex: "09429008"
      - testcases:
        - case1:
          - preconditions:
            - "a4": 0xff0
            - "[1000]": 0x12345678
          - result:
            - "d2": 0x3412
          - desc: ""
    - instruction:
      - name: "BO LD.H (Post-increment Addressing Mode)"
      - asm: "ld.h %d2,%a4,0x10"
      - hex: "09429000"
      - testcases:
        - case1:
          - preconditions:
            - "a4": 0x1000
            - "[1000]": 0x12345678
          - result:
            - "d2": 0x3412
            - "a4": 0x1010
          - desc: ""
    - instruction:
      - name: "BO LD.H (Pre-increment Addressing Mode)"
      - asm: "ld.h %d2,%a4,0x10"
      - hex: "09429004"
      - testcases:
        - case1:
          - preconditions:
            - "a4": 0xff0
            - "[1000]": 0x12345678
          - result:
            - "d2": 0x3412
            - "a4": 0x1000
          - desc: ""
    - instruction:
      - name: "BO LD.HU (Base + Short Offset Addressing Mode)"
      - asm: "ld.hu %d2,%a4,0x10"
      - hex: "0942d008"
      - testcases:
        - case1:
          - preconditions:
            - "a4": 0xff0
            - "[1000]": 0x12345678
          - result:
            - "d2": 0x3412
          - desc: ""
    - instruction:
      - name: "BO LD.HU (Post-increment Addressing Mode)"
      - asm: "ld.hu %d2,%a4,0x10"
      - hex: "0942d000"
      - testcases:
        - case1:
          - preconditions:
            - "a4": 0x1000
            - "[1000]": 0x12345678
          - result:
            - "d2": 0x3412
            - "a4": 0x1010
          - desc: ""
    - instruction:
      - name: "BO LD.HU (Pre-increment Addressing Mode)"
      - asm: "ld.hu %d2,%a4,0x10"
      - hex: "0942d004"
      - testcases:
        - case1:
          - preconditions:
            - "a4": 0xff0
            - "[1000]": 0x12345678
          - result:
            - "d2": 0x3412
            - "a4": 0x1000
          - desc: ""
    - instruction:
      - name: "BO LD.Q (Base + Short Offset Addressing Mode)"
      - asm: "ld.q %d2,%a4,0x10"
      - hex: "0942100a"
      - testcases:
        - case1:
          - preconditions:
            - "a4": 0xff0
            - "[1000]": 0x12345678
          - result:
            - "d2": 0x34120000
          - desc: ""
    - instruction:
      - name: "BO LD.Q (Post-increment Addressing Mode)"
      - asm: "ld.q %d2,%a4,0x10"
      - hex: "09421002"
      - testcases:
        - case1:
          - preconditions:
            - "a4": 0x1000
            - "[1000]": 0x12345678
          - result:
            - "d2": 0x34120000
            - "a4": 0x1010
          - desc: ""
    - instruction:
      - name: "BO LD.Q (Pre-increment Addressing Mode)"
      - asm: "ld.q %d2,%a4,0x10"
      - hex: "09421006"
      - testcases:
        - case1:
          - preconditions:
            - "a4": 0xff0
            - "[1000]": 0x12345678
          - result:
            - "d2": 0x34120000
            - "a4": 0x1000
          - desc: ""
    - instruction:
      - name: "BO LD.W (Base + Short Offset Addressing Mode)"
      - asm: "ld.q %d2,%a4,0x10"
      - hex: "09421009"
      - testcases:
        - case1:
          - preconditions:
            - "a4": 0xff0
            - "[1000]": 0x12345678
          - result:
            - "d2": 0x78563412
          - desc: ""
    - instruction:
      - name: "BO LD.W (Post-increment Addressing Mode)"
      - asm: "ld.q %d2,%a4,0x10"
      - hex: "09421001"
      - testcases:
        - case1:
          - preconditions:
            - "a4": 0x1000
            - "[1000]": 0x12345678
          - result:
            - "d2": 0x78563412
            - "a4": 0x1010
          - desc: ""
    - instruction:
      - name: "BO LD.W (Pre-increment Addressing Mode)"
      - asm: "ld.q %d2,%a4,0x10"
      - hex: "09421005"
      - testcases:
        - case1:
          - preconditions:
            - "a4": 0xff0
            - "[1000]": 0x12345678
          - result:
            - "d2": 0x78563412
            - "a4": 0x1000
          - desc: ""
    - instruction:
      - name: "BO LD.B (Bit-reverse Addressing Mode)"
      - asm: "ld.b %d2,%p4"
      - hex: "29420000"
      - testcases:
        - case1:
          - preconditions:
            - "a4": 0x1000
            - "a5": 0xff00ff
            - "[10ff]": 0x12345678
            - "[1101]": 0x12345678
          - result:
            - "a5": 0xff007f
            - "d2": 0x12
          - desc: ""
    - instruction:
      - name: "BO LD.B (Circular Addressing Mode)"
      - asm: "ld.b %d2,%p4"
      - hex: "29420004"
      - testcases:
        - case1:
          - preconditions:
            - "a4": 0x1000
            - "a5": 0xff00ff
            - "[10ff]": 0x12345678
            - "[1101]": 0x12345678
          - result:
            - "a5": 0xff0000
            - "d2": 0x12
          - desc: ""
    - instruction:
      - name: "BO LD.BU (Bit-reverse Addressing Mode)"
      - asm: "ld.bu %d2,%p4"
      - hex: "29424000"
      - testcases:
        - case1:
          - preconditions:
            - "a4": 0x1000
            - "a5": 0xff00ff
            - "[10ff]": 0x12345678
            - "[1101]": 0x12345678
          - result:
            - "a5": 0xff007f
            - "d2": 0x12
          - desc: ""
    - instruction:
      - name: "BO LD.BU (Circular Addressing Mode)"
      - asm: "ld.bu %d2,%p4"
      - hex: "29424004"
      - testcases:
        - case1:
          - preconditions:
            - "a4": 0x1000
            - "a5": 0xff00ff
            - "[10ff]": 0x12345678
            - "[1101]": 0x12345678
          - result:
            - "a5": 0xff0000
            - "d2": 0x12
          - desc: ""
    - instruction:
      - name: "BO LD.H (Bit-reverse Addressing Mode)"
      - asm: "ld.h %d2,%p4"
      - hex: "29428000"
      - testcases:
        - case1:
          - preconditions:
            - "a4": 0x1000
            - "a5": 0xff00ff
            - "[10ff]": 0x12345678
            - "[1101]": 0x12345678
          - result:
            - "a5": 0xff007f
            - "d2": 0x3412
          - desc: ""
    - instruction:
      - name: "BO LD.H (Circular Addressing Mode)"
      - asm: "ld.h %d2,%p4"
      - hex: "29428004"
      - testcases:
        - case1:
          - preconditions:
            - "a4": 0x1000
            - "a5": 0xff00ff
            - "[10ff]": 0x12345678
            - "[1101]": 0x12345678
          - result:
            - "a5": 0xff0000
            - "d2": 0x3412
          - desc: ""
    - instruction:
      - name: "BO LD.HU (Bit-reverse Addressing Mode)"
      - asm: "ld.hu %d2,%p4"
      - hex: "2942c000"
      - testcases:
        - case1:
          - preconditions:
            - "a4": 0x1000
            - "a5": 0xff00ff
            - "[10ff]": 0x12345678
            - "[1101]": 0x12345678
          - result:
            - "a5": 0xff007f
            - "d2": 0x3412
          - desc: ""
    - instruction:
      - name: "BO LD.HU (Circular Addressing Mode)"
      - asm: "ld.hu %d2,%p4"
      - hex: "2942c004"
      - testcases:
        - case1:
          - preconditions:
            - "a4": 0x1000
            - "a5": 0xff00ff
            - "[10ff]": 0x12345678
            - "[1101]": 0x12345678
          - result:
            - "a5": 0xff0000
            - "d2": 0x3412
          - desc: ""
    - instruction:
      - name: "BO LD.W (Bit-reverse Addressing Mode)"
      - asm: "ld.w %d2,%p4"
      - hex: "29420001"
      - testcases:
        - case1:
          - preconditions:
            - "a4": 0x1000
            - "a5": 0xff00ff
            - "[10ff]": 0x12345678
            - "[1101]": 0x12345678
          - result:
            - "a5": 0xff007f
            - "d2": 0x34123412
          - desc: ""
    - instruction:
      - name: "BO LD.Q (Bit-reverse Addressing Mode)"
      - asm: "ld.q %d2,%p4"
      - hex: "29420002"
      - testcases:
        - case1:
          - preconditions:
            - "a4": 0x1000
            - "a5": 0xff00ff
            - "[10ff]": 0x12345678
            - "[1101]": 0x12345678
          - result:
            - "a5": 0xff007f
            - "d2": 0x34120000
          - desc: ""
    - instruction:
      - name: "BO LD.W (Circular Addressing Mode)"
      - asm: "ld.w %d2,%p4"
      - hex: "29420005"
      - testcases:
        - case1:
          - preconditions:
            - "a4": 0x1000
            - "a5": 0xff00ff
            - "[10ff]": 0x12345678
            - "[1101]": 0x12345678
          - result:
            - "a5": 0xff0000
            - "d2": 0x34123412
          - desc: ""
    - instruction:
      - name: "BO LD.Q (Circular Addressing Mode)"
      - asm: "ld.q %d2,%p4"
      - hex: "29420006"
      - testcases:
        - case1:
          - preconditions:
            - "a4": 0x1000
            - "a5": 0xff00ff
            - "[10ff]": 0x12345678
            - "[1101]": 0x12345678
          - result:
            - "a5": 0xff0000
            - "d2": 0x34120000
          - desc: ""
    - instruction:
      - name: "BO ST.A (Base + Short Offset Addressing Mode)"
      - asm: "st.a %a1, 0x8, %a2"
      - hex: "89128809"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0xff8
            - "a2": 0x12345678
          - result:
            - "[1000]": 0x12345678
          - desc: ""
    - instruction:
      - name: "BO ST.A (Post-increment Addressing Mode)"
      - asm: "st.a %a1, 0x8, %a2"
      - hex: "89128801"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0x1000
            - "a2": 0x12345678
          - result:
            - "[1000]": 0x12345678
            - "a1": 0x1008
          - desc: ""
    - instruction:
      - name: "BO ST.A (Pre-increment Addressing Mode)"
      - asm: "st.a %a1, 0x8, %a2"
      - hex: "89128805"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0xff8
            - "a2": 0x12345678
            - "[1000]": 0
          - result:
            - "[1000]": 0x12345678
            - "a1": 0x1000
          - desc: ""
    - instruction:
      - name: "BO ST.A (Circular Addressing Mode)"
      - asm: "st.a %p2,0x8,%a1"
      - hex: "a9218805"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0x12345678
            - "a2": 0xff8
            - "a3": 0x80008
          - result:
            - "[1000]": 0x12345678
            - "a3": 0x80000
          - desc: ""
    - instruction:
      - name: "BO ST.A (Bit-reverse Addressing Mode)"
      - asm: "st.a %p2,%a1"
      - hex: "a9218801"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0x12345678
            - "a2": 0xff8
            - "a3": 0x80008
          - result:
            - "[1000]": 0x12345678
            - "a3": 0x80004
          - desc: ""
    - instruction:
      - name: "BO ST.B (Base + Short Offset Addressing Mode)"
      - asm: "st.b %a1,0x8,%d2"
      - hex: "89120808"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0xff8
            - "d2": 0x12345678
            - "[1000]": 0
          - result:
            - "[1000]": 0x78
          - desc: ""
    - instruction:
      - name: "BO ST.B (Bit-reverse Addressing Mode)"
      - asm: "st.b %p2,%d1"
      - hex: "a9210800"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0x12345678
            - "a2": 0xff8
            - "a3": 0x80008
          - result:
            - "[1000]": 0x78
            - "a3": 0x80004
          - desc: ""
    - instruction:
      - name: "BO ST.B (Circular Addressing Mode)"
      - asm: "st.b %p2,0x8,%d1"
      - hex: "a9210804"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0x12345678
            - "a2": 0xff8
            - "a3": 0x80008
          - result:
            - "[1000]": 0x78
            - "a3": 0x80000
          - desc: ""
    - instruction:
      - name: "BO ST.B (Post-increment Addressing Mode)"
      - asm: "st.b %a1,0x8,%d2"
      - hex: "89120800"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0x1000
            - "d2": 0x12345678
            - "[1000]": 0
          - result:
            - "[1000]": 0x78
            - "a1": 0x1008
          - desc: ""
    - instruction:
      - name: "BO ST.B (Pre-increment Addressing Mode)"
      - asm: "st.b %a1,0x8,%d2"
      - hex: "89120804"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0xff8
            - "d2": 0x12345678
            - "[1000]": 0
          - result:
            - "[1000]": 0x78
            - "a1": 0x1000
          - desc: ""
    - instruction:
      - name: "BO ST.D (Base + Short Offset Addressing Mode)"
      - asm: "st.d %a1,0x8,%e2"
      - hex: "89124809"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0xff8
            - "d2": 0x12345678
            - "d3": 0x78563412
            - "[1000]": 0
            - "[1004]": 0
          - result:
            - "[1000]": 0x12345678
            - "[1004]": 0x78563412
          - desc: ""
    - instruction:
      - name: "BO ST.D (Bit-reverse Addressing Mode)"
      - asm: "st.d %p2,%e2"
      - hex: "A9224801"
      - testcases:
        - case1:
          - preconditions:
            - "a2": 0xff8
            - "a3": 0x80008
            - "d2": 0x12345678
            - "d3": 0x78563412
            - "[1000]": 0
            - "[1004]": 0
          - result:
            - "[1000]": 0x12345678
            - "[1004]": 0x78563412
            - "a3": 0x80004
          - desc: ""
    - instruction:
      - name: "BO ST.D (Post-increment Addressing Mode)"
      - asm: "st.d %a1,0x8,%e2"
      - hex: "89124801"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0x1000
            - "d2": 0x12345678
            - "d3": 0x78563412
            - "[1000]": 0
            - "[1004]": 0
          - result:
            - "[1000]": 0x12345678
            - "[1004]": 0x78563412
            - "a1": 0x1008
          - desc: ""
    - instruction:
      - name: "BO ST.D (Pre-increment Addressing Mode)"
      - asm: "st.d %a1,0x8,%e2"
      - hex: "89124805"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0xff8
            - "d2": 0x12345678
            - "d3": 0x78563412
            - "[1000]": 0
          - result:
            - "[1000]": 0x12345678
            - "[1004]": 0x78563412
            - "a1": 0x1000
          - desc: ""
    - instruction:
      - name: "BO ST.DA (Base + Short Offset Addressing Mode)"
      - asm: "st.da %a1,0x8,%p2"
      - hex: "8912c809"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0xff8
            - "a2": 0x12345678
            - "a3": 0x78563412
            - "[1000]": 0
            - "[1004]": 0
          - result:
            - "[1000]": 0x12345678
            - "[1004]": 0x78563412
          - desc: ""
    - instruction:
      - name: "BO ST.DA (Bit-reverse Addressing Mode)"
      - asm: "st.da %p4,%p2"
      - hex: "A924c801"
      - testcases:
        - case1:
          - preconditions:
            - "a2": 0xff8
            - "a3": 0x80008
            - "a4": 0x12345678
            - "a5": 0x78563412
            - "[1000]": 0
            - "[1004]": 0
          - result:
            - "[1000]": 0x12345678
            - "[1004]": 0x78563412
            - "a3": 0x80004
          - desc: ""
    - instruction:
      - name: "BO ST.DA (Circular Addressing Mode)"
      - asm: "st.da %p4,0x8,%p2"
      - hex: "A924c805"
      - testcases:
        - case1:
          - preconditions:
            - "a2": 0xff8
            - "a3": 0x80008
            - "a4": 0x12345678
            - "a5": 0x78563412
            - "[ffc]": 0
            - "[1000]": 0
          - result:
            - "[ffc]": 0x78563412
            - "[1000]": 0x12345678
            - "a3": 0x80000
          - desc: ""
    - instruction:
      - name: "BO ST.DA (Post-increment Addressing Mode)"
      - asm: "st.da %a1,0x8,%p2"
      - hex: "8912c801"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0x1000
            - "a2": 0x12345678
            - "a3": 0x78563412
            - "[1000]": 0
            - "[1004]": 0
          - result:
            - "[1000]": 0x12345678
            - "[1004]": 0x78563412
            - "a1": 0x1008
          - desc: ""
    - instruction:
      - name: "BO ST.DA (Pre-increment Addressing Mode)"
      - asm: "st.da %a1,0x8,%p2"
      - hex: "8912c805"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0xff8
            - "a2": 0x12345678
            - "a3": 0x78563412
            - "[1000]": 0
          - result:
            - "[1000]": 0x12345678
            - "[1004]": 0x78563412
            - "a1": 0x1000
          - desc: ""
    - instruction:
      - name: "BO ST.H (Base + Short Offset Addressing Mode)"
      - asm: "st.h %a1,0x8,%d2"
      - hex: "89128808"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0xff8
            - "d2": 0x12345678
            - "[1000]": 0
          - result:
            - "[1000]": 0x5678
          - desc: ""
    - instruction:
      - name: "BO ST.H (Bit-reverse Addressing Mode)"
      - asm: "st.h %p2,%d1"
      - hex: "a9218800"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0x12345678
            - "a2": 0xff8
            - "a3": 0x80008
          - result:
            - "[1000]": 0x5678
            - "a3": 0x80004
          - desc: ""
    - instruction:
      - name: "BO ST.H (Circular Addressing Mode)"
      - asm: "st.h %p2,0x8,%d1"
      - hex: "a9218804"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0x12345678
            - "a2": 0xff8
            - "a3": 0x80008
          - result:
            - "[1000]": 0x5678
            - "a3": 0x80000
          - desc: ""
    - instruction:
      - name: "BO ST.H (Post-increment Addressing Mode)"
      - asm: "st.h %a1,0x8,%d2"
      - hex: "89128800"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0x1000
            - "d2": 0x12345678
            - "[1000]": 0
          - result:
            - "[1000]": 0x5678
            - "a1": 0x1008
          - desc: ""
    - instruction:
      - name: "BO ST.H (Pre-increment Addressing Mode)"
      - asm: "st.h %a1,0x8,%d2"
      - hex: "89128804"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0xff8
            - "d2": 0x12345678
            - "[1000]": 0
          - result:
            - "[1000]": 0x5678
            - "a1": 0x1000
          - desc: ""
    - instruction:
      - name: "BO ST.Q (Base + Short Offset Addressing Mode)"
      - asm: "st.q %a1,0x8,%d2"
      - hex: "8912080a"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0xff8
            - "d2": 0x12345678
            - "[1000]": 0
          - result:
            - "[1000]": 0x1234
          - desc: ""
    - instruction:
      - name: "BO ST.Q (Bit-reverse Addressing Mode)"
      - asm: "st.q %p2,%d1"
      - hex: "a9210802"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0x12345678
            - "a2": 0xff8
            - "a3": 0x80008
          - result:
            - "[1000]": 0x1234
            - "a3": 0x80004
          - desc: ""
    - instruction:
      - name: "BO ST.Q (Circular Addressing Mode)"
      - asm: "st.q %p2,0x8,%d1"
      - hex: "a9210806"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0x12345678
            - "a2": 0xff8
            - "a3": 0x80008
          - result:
            - "[1000]": 0x1234
            - "a3": 0x80000
          - desc: ""
    - instruction:
      - name: "BO ST.Q (Post-increment Addressing Mode)"
      - asm: "st.q %a1,0x8,%d2"
      - hex: "89120802"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0x1000
            - "d2": 0x12345678
            - "[1000]": 0
          - result:
            - "[1000]": 0x1234
            - "a1": 0x1008
          - desc: ""
    - instruction:
      - name: "BO ST.Q (Pre-increment Addressing Mode)"
      - asm: "st.q %a1,0x8,%d2"
      - hex: "89120806"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0xff8
            - "d2": 0x12345678
            - "[1000]": 0
          - result:
            - "[1000]": 0x1234
            - "a1": 0x1000
          - desc: ""
    - instruction:
      - name: "BO ST.W (Base + Short Offset Addressing Mode)"
      - asm: "st.w %a1,0x8,%d2"
      - hex: "89120809"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0xff8
            - "d2": 0x12345678
            - "[1000]": 0
          - result:
            - "[1000]": 0x12345678
          - desc: ""
    - instruction:
      - name: "BO ST.W (Bit-reverse Addressing Mode)"
      - asm: "st.w %p2,%d1"
      - hex: "a9210801"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0x12345678
            - "a2": 0xff8
            - "a3": 0x80008
          - result:
            - "[1000]": 0x12345678
            - "a3": 0x80004
          - desc: ""
    - instruction:
      - name: "BO ST.W (Circular Addressing Mode)"
      - asm: "st.w %p2,0x8,%d1"
      - hex: "a9210805"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0x12345678
            - "a2": 0xff8
            - "a3": 0x80008
          - result:
            - "[1000]": 0x12345678
            - "a3": 0x80000
          - desc: ""
    - instruction:
      - name: "BO ST.W (Post-increment Addressing Mode)"
      - asm: "st.w %a1,0x8,%d2"
      - hex: "89120801"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0x1000
            - "d2": 0x12345678
            - "[1000]": 0
          - result:
            - "[1000]": 0x12345678
            - "a1": 0x1008
          - desc: ""
    - instruction:
      - name: "BO ST.W (Pre-increment Addressing Mode)"
      - asm: "st.w %a1,0x8,%d2"
      - hex: "89120805"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0xff8
            - "d2": 0x12345678
            - "[1000]": 0
          - result:
            - "[1000]": 0x12345678
            - "a1": 0x1000
          - desc: ""
    - instruction:
      - name: "BO LDMST"
      - asm: "ldmst [%a15]4,%e2"
      - hex: "49f24408"
      - testcases:
        - case1:
          - preconditions:
            - "a15": 0xffc
            - "[1000]": 0x12345678
          - result:
            - "[1000]": 0x78563412
          - desc: ""
  BOL_format:
    - instruction:
      - name: "BOL LD.A (Base + Long Offset Addressing Mode)"
      - asm: "ld.a %a4, %a15, 0x13c8"
      - hex: "99f408f1"
      - testcases:
        - case1:
          - preconditions:
            - "a15": 0x1000
            - "[23c8]": 0x12345678
          - result:
            - "a4": 0x78563412
          - desc: ""
    - instruction:
      - name: "BOL LD.W (Base + Long Offset Addressing Mode)"
      - asm: "ld.w %d9,%a5,0x4"
      - hex: "19590400"
      - testcases:
        - case1:
          - preconditions:
            - "a5": 0xffc
            - "[1000]": 0x12345678
          - result:
            - "d9": 0x78563412
          - desc: ""
    - instruction:
      - name: "BOL LEA (Base + Long Offset Addressing Mode)"
      - asm: "lea %a15, %a12, 0x13c8"
      - hex: "d9cf08f1"
      - testcases:
        - case1:
          - preconditions:
            - "a12": 0x1000
          - result:
            - "a15": 0x23c8
          - desc: ""
    - instruction:
      - name: "BOL ST.W (Base + Long Offset Addressing Mode)"
      - asm: "st.w %a5,0x14,%d10"
      - hex: "595a1400"
      - testcases:
        - case1:
          - preconditions:
            - "a5": 0xfec
            - "d10": 0x12345678
          - result:
            - "[1000]": 0x12345678
          - desc: ""
  RC_format:
    - instruction:
      - name: "RC ABSDIF"
      - asm: "absdif %d3,%d1,18"
      - hex: "8b21c131"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 2
            - "d3": 0
          - result:
            - "d3": 16
          - desc: "d1<18"
        - case2:
          - preconditions:
            - "d1": 30
            - "d3": 0
          - result:
            - "d3": 12
          - desc: "d1>18"
        - case3:
          - preconditions:
            - "d1": 18
            - "d3": 0
          - result:
            - "d3": 0
          - desc: "d1=18"
    - instruction:
      - name: "RC ABSDIFS"
      - asm: "absdifs %d3,%d1,18"
      - hex: "8b21e131"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 2
          - result:
            - "d3": 16
          - desc: "d1<18"
        - case2:
          - preconditions:
            - "d1": 30
          - result:
            - "d3": 12
          - desc: "d1>18"
        - case3:
          - preconditions:
            - "d1": 18
          - result:
            - "d3": 0
          - desc: "d1=18"
    - instruction:
      - name: "RC ADD"
      - asm: "add %d4,%d2,18"
      - hex: "8b220140"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 3
          - result:
            - "d4": 21
          - desc: "d2=3"
        - case2:
          - preconditions:
            - "d2": -3
          - result:
            - "d4": 15
          - desc: "d2=-3"
    - instruction:
      - name: "RC ADDS"
      - asm: "adds %d4,%d3,37"
      - hex: "8b534240"
      - testcases:
        - case1:
          - preconditions:
            - "d3": 3
          - result:
            - "d4": 40
          - desc: "d3=3"
        - case2:
          - preconditions:
            - "d3": -3
          - result:
            - "d4": 34
          - desc: "d3=-3"
    - instruction:
      - name: "RC ADDS.U"
      - asm: "adds.u %d4,%d3,102"
      - hex: "8b636640"
      - testcases:
        - case1:
          - preconditions:
            - "d3": 3
          - result:
            - "d4": 105
          - desc: "d3=3"
    - instruction:
      - name: "RC ADDC"
      - asm: "addc %d4,%d2,18"
      - hex: "8b22a140"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 3
            - "psw": 0
          - result:
            - "d4": 21
          - desc: "d2=3"
        - case2:
          - preconditions:
            - "d2": -3
          - result:
            - "d4": 15
          - desc: "d2=-3"
    - instruction:
      - name: "RC AND"
      - asm: "and %d4,%d2,17"
      - hex: "8f120141"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 9
          - result:
            - "d4": 1
          - desc: "d2=9"
        - case2:
            - preconditions:
              - "d2": 2
              - "d4": 1
            - result:
              - "d4": 0
            - desc: "d2=2"
    - instruction:
      - name: "RC AND.EQ" 
      - asm: "and.eq %d14,%d13,18"
      - hex: "8b2d01e4"
      - testcases:
        - case1:
          - preconditions:
            - "d13": 18
            - "d14": 7
          - result:
            - "d14": 7 
          - desc: "d13=18, d14=7"
        - case2:
          - preconditions:
            - "d13": 18
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "d13=18, d14=8"
        - case3:
          - preconditions:
            - "d13": 10
            - "d14": 7
          - result:
            - "d14": 6
          - desc: "d13=10, d14=7"
        - case4:
          - preconditions:
            - "d13": 10
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "d13=10, d14=8"
    - instruction:
      - name: "RC AND.GE"
      - asm: "and.ge %d14,%d13,18"
      - hex: "8b2d81e4"
      - testcases:
        - case1:
          - preconditions:
            - "d13": 18
            - "d14": 7
          - result:
            - "d14": 7 
          - desc: "d13=18, d14=7"
        - case2:
          - preconditions:
            - "d13": 18
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "d13=18, d14=8"
        - case3:
          - preconditions:
            - "d13": 20
            - "d14": 7
          - result:
            - "d14": 7 
          - desc: "d13=18, d14=7"
        - case4:
          - preconditions:
            - "d13": 20
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "d13=18, d14=8"
        - case5:
          - preconditions:
            - "d13": 10
            - "d14": 7
          - result:
            - "d14": 6
          - desc: "d13=10, d14=7"
        - case6:
          - preconditions:
            - "d13": 10
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "d13=10, d14=8"
    - instruction:
      - name: "RC AND.GE.U"
      - asm: "and.ge.u %d14,%d13,18"
      - hex: "8b2da1e4"
      - testcases:
        - case1:
          - preconditions:
            - "d13": 18
            - "d14": 7
          - result:
            - "d14": 7 
          - desc: "d13=18, d14=7"
        - case2:
          - preconditions:
            - "d13": 18
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "d13=18, d14=8"
        - case3:
          - preconditions:
            - "d13": 20
            - "d14": 7
          - result:
            - "d14": 7 
          - desc: "d13=20, d14=7"
        - case4:
          - preconditions:
            - "d13": 20
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "d13=20, d14=8"
        - case5:
          - preconditions:
            - "d13": 10
            - "d14": 7
          - result:
            - "d14": 6
          - desc: "d13=10, d14=7"
        - case6:
          - preconditions:
            - "d13": 10
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "d13=10, d14=8"
    - instruction:
      - name: "RC AND.LT"
      - asm: "and.lt %d14,%d13,18"
      - hex: "8b2d41e4"
      - testcases:
        - case1:
          - preconditions:
            - "d13": 18
            - "d14": 7
          - result:
            - "d14": 6
          - desc: "d13=18, d14=7"
        - case2:
          - preconditions:
            - "d13": 18
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "d13=18, d14=8"
        - case3:
          - preconditions:
            - "d13": 20
            - "d14": 7
          - result:
            - "d14": 6 
          - desc: "d13=20, d14=7"
        - case4:
          - preconditions:
            - "d13": 20
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "d13=20, d14=8"
        - case5:
          - preconditions:
            - "d13": 10
            - "d14": 7
          - result:
            - "d14": 7
          - desc: "d13=10, d14=7"
        - case6:
          - preconditions:
            - "d13": 10
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "d13=10, d14=8"
    - instruction:
      - name: "RC AND.LT.U"
      - asm: "and.lt.u %d14,%d13,18"
      - hex: "8b2d61e4"
      - testcases:
        - case1:
          - preconditions:
            - "d13": 18
            - "d14": 7
          - result:
            - "d14": 6
          - desc: "d13=18, d14=7"
        - case2:
          - preconditions:
            - "d13": 18
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "d13=18, d14=8"
        - case3:
          - preconditions:
            - "d13": 20
            - "d14": 7
          - result:
            - "d14": 6 
          - desc: "d13=20, d14=7"
        - case4:
          - preconditions:
            - "d13": 20
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "d13=20, d14=8"
        - case5:
          - preconditions:
            - "d13": 10
            - "d14": 7
          - result:
            - "d14": 7
          - desc: "d13=10, d14=7"
        - case6:
          - preconditions:
            - "d13": 10
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "d13=10, d14=8"
    - instruction:
      - name: "RC AND.NE"
      - asm: "and.ne %d14,%d13,18"
      - hex: "8b2d21e4"
      - testcases:
        - case1:
          - preconditions:
            - "d13": 18
            - "d14": 7
          - result:
            - "d14": 6
          - desc: "d13=18, d14=7"
        - case2:
          - preconditions:
            - "d13": 18
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "d13=18, d14=8"
        - case3:
          - preconditions:
            - "d13": 20
            - "d14": 7
          - result:
            - "d14": 7
          - desc: "d13=20, d14=7"
        - case4:
          - preconditions:
            - "d13": 20
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "d13=20, d14=8"
    - instruction:
      - name: "RC ANDN"
      - asm: "andn %d0,%d0,63"
      - hex: "8ff0c301"
      - testcases:
        - case1:
          - preconditions:
            - "d0": 63
          - result:
            - "d0": 0
          - desc: "d0=63"
        - case2:
          - preconditions:
            - "d0": 0xc0
          - result:
            - "d0": 0xc0
          - desc: "d0=0xc0"
    - instruction:
      - name: "RC EQ"
      - asm: "eq %d5,%d2,4"
      - hex: "8b420052"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 4
          - result:
            - "d5": 1
          - desc: "d2=4"
        - case2:
          - preconditions:
            - "d2": 20
          - result:
            - "d5": 0
          - desc: "d2=20"
    - instruction:
      - name: "RC EQANY.B"
      - asm: "eqany.b %d5,%d2,4"
      - hex: "8b42c05a"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 4
          - result:
            - "d5": 1
          - desc: "d2=4"
        - case2:
          - preconditions:
            - "d2": 20
          - result:
            - "d5": 1
          - desc: "d2[0:8]=4"
        - case3:
          - preconditions:
            - "d2": 0x88888880
            - "d5": 1
          - result:
            - "d5": 0
          - desc: "d2[0:32]!=4"
    - instruction:
      - name: "RC EQANY.H"
      - asm: "eqany.h %d5,%d2,4"
      - hex: "8b42c05e"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 4
          - result:
            - "d5": 1
          - desc: "d2=4"
        - case2:
          - preconditions:
            - "d2": 20
          - result:
            - "d5": 1
          - desc: "d2[0:8]=4"
        - case3:
          - preconditions:
            - "d2": 0x88888880
            - "d5": 1
          - result:
            - "d5": 0
          - desc: "d2[0:32]!=4"
    - instruction:
      - name: "RC GE"
      - asm: "ge %d5,%d2,4"
      - hex: "8b428052"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 4
          - result:
            - "d5": 1
          - desc: "d2=4"
        - case2:
          - preconditions:
            - "d2": 5
          - result:
            - "d5": 1
          - desc: "d2=5"
        - case3:
          - preconditions:
            - "d2": 2
          - result:
            - "d5": 0
          - desc: "d2=2"
    - instruction:
      - name: "RC GE.U"
      - asm: "ge.u %d5,%d2,4"
      - hex: "8b42a052"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 4
          - result:
            - "d5": 1
          - desc: "d2=4"
        - case2:
          - preconditions:
            - "d2": 5
          - result:
            - "d5": 1
          - desc: "d2=5"
        - case3:
          - preconditions:
            - "d2": 2
          - result:
            - "d5": 0
          - desc: "d2=2"
    - instruction:
      - name: "RC LT"
      - asm: "lt %d5,%d2,4"
      - hex: "8b424052"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 4
          - result:
            - "d5": 0
          - desc: "d2=4"
        - case2:
          - preconditions:
            - "d2": 5
          - result:
            - "d5": 0
          - desc: "d2=5"
        - case3:
          - preconditions:
            - "d2": 2
          - result:
            - "d5": 1
          - desc: "d2=2"
    - instruction:
      - name: "RC LT.U"
      - asm: "lt.u %d5,%d2,4"
      - hex: "8b426052"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 4
          - result:
            - "d5": 0
          - desc: "d2=4"
        - case2:
          - preconditions:
            - "d2": 5
          - result:
            - "d5": 0
          - desc: "d2=5"
        - case3:
          - preconditions:
            - "d2": 2
          - result:
            - "d5": 1
          - desc: "d2=2"
    - instruction:
      - name: "RC MAX"
      - asm: "max %d,%d1,18"
      - hex: "8b214133"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 10
          - result:
            - "d3": 18
          - desc: "d1=10"
        - case2:
          - preconditions:
            - "d1": 18
          - result:
            - "d3": 18
          - desc: "d1=18"
        - case3:
          - preconditions:
            - "d1": 20
          - result:
            - "d3": 20
          - desc: "d1=20"
    - instruction:
      - name: "RC MAX.U"
      - asm: "max.u %d3,%d1,18"
      - hex: "8b216133"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 10
          - result:
            - "d3": 18
          - desc: "d1=10"
        - case2:
          - preconditions:
            - "d1": 18
          - result:
            - "d3": 18
          - desc: "d1=18"
        - case3:
          - preconditions:
            - "d1": 20
          - result:
            - "d3": 20
          - desc: "d1=20"
    - instruction:
      - name: "RC MIN"
      - asm: "min %d3,%d1,18"
      - hex: "8b210133"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 10
          - result:
            - "d3": 10
          - desc: "d1=10"
        - case2:
          - preconditions:
            - "d1": 18
          - result:
            - "d3": 18
          - desc: "d1=18"
        - case3:
          - preconditions:
            - "d1": 20
          - result:
            - "d3": 18
          - desc: "d1=20"
    - instruction:
      - name: "RC MIN.U"
      - asm: "min.u %d3,%d1,18"
      - hex: "8b212133"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 10
          - result:
            - "d3": 10
          - desc: "d1=10"
        - case2:
          - preconditions:
            - "d1": 18
          - result:
            - "d3": 18
          - desc: "d1=18"
        - case3:
          - preconditions:
            - "d1": 20
          - result:
            - "d3": 18
          - desc: "d1=20"
    - instruction:
      - name: "RC MUL (53,01) 32-bit"
      - asm: "mul %d3,%d1,18"
      - hex: "53212130"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 10
          - result:
            - "d3": 0xb4
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
          - result:
            - "d3": 0x144
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 20
          - result:
            - "d3": 0x168
          - desc: ""
    - instruction:
      - name: "RC MUL (53,03) 64-bit"
      - asm: "mul %e2,%d1,18"
      - hex: "53216120"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 10
          - result:
            - "d2": 0xb4
            - "d3": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0xffffffff
          - result:
            - "d2": 0xffffffee
            - "d3": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RC MULS (53,05)"
      - asm: "muls %d3,%d1,18"
      - hex: "5321a130"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 10
          - result:
            - "d3": 0xb4
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
          - result:
            - "d3": 0x144
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 20
          - result:
            - "d3": 0x168
          - desc: ""
    - instruction:
      - name: "RC MUL.U (53,03) 64-bit"
      - asm: "mul.u %e2,%d1,18"
      - hex: "53214120"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 10
          - result:
            - "d2": 0xb4
            - "d3": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0xffffffff
          - result:
            - "d2": 0xffffffee
            - "d3": 0x11
          - desc: ""
    - instruction:
      - name: "RC MULS.U (53,04)"
      - asm: "muls.u %d3,%d1,18"
      - hex: "53218130"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 10
          - result:
            - "d3": 0xb4
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
          - result:
            - "d3": 0x144
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 20
          - result:
            - "d3": 0x168
          - desc: ""
    - instruction:
      - name: "RC NAND"
      - asm: "nand %d3,%d1,18"
      - hex: "8f212131"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
          - result:
            - "d3": 0xfffffffd
          - desc: "d1=3"
        - case2:
          - preconditions:
            - "d1": 18
          - result:
            - "d3": 0xffffffed
          - desc: "d1=18"
    - instruction:
      - name: "RC NE"
      - asm: "ne %d3,%d2,18"
      - hex: "8b222132"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 18
          - result:
            - "d3": 0
          - desc: "d2=18"
        - case2:
          - preconditions:
            - "d2": 4
          - result:
            - "d3": 1
          - desc: "d2=4"
    - instruction:
      - name: "RC NOR"
      - asm: "nor d3, d1, 0xa"
      - hex: "8fa16031"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 9
          - result:
            - "d3": 0xfffffff4
          - desc: "d1=9"
        - case2:
            - preconditions:
              - "d1": 1
            - result:
              - "d3": 0xfffffff4
            - desc: "d1=1"
    - instruction:
      - name: "RC OR"
      - asm: "or %d14,%d13,18"
      - hex: "8f2d41e1"
      - testcases:
        - case1:
          - preconditions:
            - "d13": 9
          - result:
            - "d14": 27
          - desc: "d13=9"
        - case2:
            - preconditions:
              - "d13": 1
            - result:
              - "d14": 19
            - desc: "d13=1"
    - instruction:
      - name: "RC OR.EQ"
      - asm: "or.eq %d3,%d1,9"
      - hex: "8b91e034"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 9
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1=9 and d3[0]=1"
        - case2:
            - preconditions:
              - "d1": 9
              - "d3": 8
            - result:
              - "d3": 9
            - desc: "d1=9 and d3[0]=0"
        - case3:
          - preconditions:
            - "d1": 4
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1=4 and d3[0]=1"
        - case4:
          - preconditions:
            - "d1": 4
            - "d3": 8
          - result:
            - "d3": 8
          - desc: "d1=4 and d8[0]=0"
    - instruction:
      - name: "RC OR.GE"
      - asm: "or.ge %d3,%d1,9"
      - hex: "8b916035"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 9
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1=9 and d3[0]=1"
        - case2:
            - preconditions:
              - "d1": 9
              - "d3": 8
            - result:
              - "d3": 9
            - desc: "d1=9 and d3[0]=0"
        - case3:
          - preconditions:
            - "d1": 10
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1=10 and d3[0]=1"
        - case4:
            - preconditions:
              - "d1": 10
              - "d3": 8
            - result:
              - "d3": 9
            - desc: "d1=10 and d3[0]=0"
        - case5:
          - preconditions:
            - "d1": 4
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1=4 and d3[0]=1"
        - case6:
          - preconditions:
            - "d1": 4
            - "d3": 8
          - result:
            - "d3": 8
          - desc: "d1=4 and d3[0]=0"
    - instruction:
      - name: "RC OR.GE.U"
      - asm: "or.ge.u %d3,%d1,9"
      - hex: "8b918035"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 9
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1=9 and d3[0]=1"
        - case2:
            - preconditions:
              - "d1": 9
              - "d3": 8
            - result:
              - "d3": 9
            - desc: "d1=9 and d3[0]=0"
        - case3:
          - preconditions:
            - "d1": 10
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1=10 and d3[0]=1"
        - case4:
            - preconditions:
              - "d1": 10
              - "d3": 8
            - result:
              - "d3": 9
            - desc: "d1=10 and d3[0]=0"
        - case5:
          - preconditions:
            - "d1": 4
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1=4 and d3[0]=1"
        - case6:
          - preconditions:
            - "d1": 4
            - "d3": 8
          - result:
            - "d3": 8
          - desc: "d1=4 and d3[0]=0"
    - instruction:
      - name: "RC OR.LT"
      - asm: "or.lt %d3,%d1,9"
      - hex: "8b912035"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 9
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1=9 and d3[0]=1"
        - case2:
            - preconditions:
              - "d1": 9
              - "d3": 8
            - result:
              - "d3": 8
            - desc: "d1=9 and d3[0]=0"
        - case3:
          - preconditions:
            - "d1": 10
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1=10 and d3[0]=1"
        - case4:
            - preconditions:
              - "d1": 10
              - "d3": 8
            - result:
              - "d3": 8
            - desc: "d1=10 and d3[0]=0"
        - case5:
          - preconditions:
            - "d1": 4
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1=4 and d3[0]=1"
        - case6:
          - preconditions:
            - "d1": 4
            - "d3": 8
          - result:
            - "d3": 9
          - desc: "d1=4 and d3[0]=0"
    - instruction:
      - name: "RC OR.LT.U"
      - asm: "or.lt.u %d3,%d1,9"
      - hex: "8b914035"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 9
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1=9 and d3[0]=1"
        - case2:
            - preconditions:
              - "d1": 9
              - "d3": 8
            - result:
              - "d3": 8
            - desc: "d1=9 and d3[0]=0"
        - case3:
          - preconditions:
            - "d1": 10
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1=10 and d3[0]=1"
        - case4:
            - preconditions:
              - "d1": 10
              - "d3": 8
            - result:
              - "d3": 8
            - desc: "d1=10 and d3[0]=0"
        - case5:
          - preconditions:
            - "d1": 4
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1=4 and d3[0]=1"
        - case6:
          - preconditions:
            - "d1": 4
            - "d3": 8
          - result:
            - "d3": 9
          - desc: "d1=4 and d3[0]=0"
    - instruction:
      - name: "RC OR.NE"
      - asm: "or.ne %d3,%d1,9"
      - hex: "8b910035"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 9
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1=9 and d3[0]=1"
        - case2:
            - preconditions:
              - "d1": 9
              - "d3": 8
            - result:
              - "d3": 8
            - desc: "d1=9 and d3[0]=0"
        - case3:
          - preconditions:
            - "d1": 10
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1=10 and d3[0]=1"
        - case4:
            - preconditions:
              - "d1": 10
              - "d3": 8
            - result:
              - "d3": 9
            - desc: "d1=10 and d3[0]=0"
    - instruction:
      - name: "RC ORN"
      - asm: "orn %d3,%d1,9"
      - hex: "8f91e031"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 9
          - result:
            - "d3": 0xffffffff
          - desc: "d1=9"
        - case2:
            - preconditions:
              - "d1": 1
            - result:
              - "d3": 0xfffffff7
            - desc: "d1=1"
    - instruction:
      - name: "RC RSUB"
      - asm: "rsub %d3,%d1,9"
      - hex: "8b910031"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 9
          - result:
            - "d3": 0
          - desc: "d1=9"
        - case2:
          - preconditions:
            - "d1": 3
          - result:
            - "d3": 6
          - desc: "d1=3"
        - case3:
          - preconditions:
            - "d1": 10
          - result:
            - "d3": 0xffffffff  # -1
          - desc: "d1=10"
    - instruction:
      - name: "RC RSUBS"
      - asm: "rsubs %d3,%d1,9"
      - hex: "8b914031"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 9
          - result:
            - "d3": 0
          - desc: "d1=9"
        - case2:
          - preconditions:
            - "d1": 3
          - result:
            - "d3": 6
          - desc: "d1=3"
        - case3:
          - preconditions:
            - "d1": 10
          - result:
            - "d3": 0xffffffff  # -1
          - desc: "d1=10"
    - instruction:
      - name: "RC RSUBS.U"
      - asm: "rsubs.u %d3,%d1,9"
      - hex: "8b916031"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 9
          - result:
            - "d3": 0
          - desc: "d1=9"
        - case2:
          - preconditions:
            - "d1": 3
          - result:
            - "d3": 6
          - desc: "d1=3"
        - case3:
          - preconditions:
            - "d1": 10
          - result:
            - "d3": 0
          - desc: "d1=10"
    - instruction:
      - name: "RC SH (const9 > 0)"
      - asm: "sh %d3,%d1,9"
      - hex: "8f910030"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 1
          - result:
            - "d3": 512
          - desc: "d1=1"
        - case2:
          - preconditions:
            - "d1": 0
            - "d3": 1
          - result:
            - "d3": 0
          - desc: "d1=0"
    - instruction:
      - name: "RC SH (const9 = 0)"
      - asm: "sh %d3,%d1,0"
      - hex: "8f010030"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 1
          - result:
            - "d3": 1
          - desc: "d1=1"
        - case2:
          - preconditions:
            - "d1": 0
            - "d3": 1
          - result:
            - "d3": 0
          - desc: "d1=0"
        - case3:
          - preconditions:
            - "d1": -1
            - "d3": 1
          - result:
            - "d3": 0xffffffff  # -1
          - desc: "d1=-1"
    - instruction:
      - name: "RC SH (const9 < 0)"
      - asm: "sh %d3,%d1,-1"
      - hex: "8ff11f30"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 1
          - result:
            - "d3": 0
          - desc: "d1=1"
        - case2:
          - preconditions:
            - "d1": 0
            - "d3": 1
          - result:
            - "d3": 0
          - desc: "d1=0"
        - case3:
          - preconditions:
            - "d1": 512
          - result:
            - "d3": 256
          - desc: "d1=512"
    - instruction:
      - name: "RC SH.EQ"
      - asm: "sh.eq %d3,%d2,18"
      - hex: "8b22e136"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 18
            - "d3": 7
          - result:
            - "d3": 15
          - desc: "d2=18, d3=7"
        - case2:
          - preconditions:
            - "d2": 3
            - "d3": 7
          - result:
            - "d3": 14
          - desc: "d2!=18, d3=7"
    - instruction:
      - name: "RC SH.GE"
      - asm: "sh.ge %d3,%d2,18"
      - hex: "8b226137"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 18
            - "d3": 7
          - result:
            - "d3": 15
          - desc: "d2=18, d3=7"
        - case2:
          - preconditions:
            - "d2": 20
            - "d3": 7
          - result:
            - "d3": 15
          - desc: "d2>18, d3=7"
        - case3:
          - preconditions:
            - "d2": 3
            - "d3": 7
          - result:
            - "d3": 14
          - desc: "d2<18, d3=7"
    - instruction:
      - name: "RC SH.GE.U"
      - asm: "sh.ge.u %d3,%d2,18"
      - hex: "8b228137"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 18
            - "d3": 7
          - result:
            - "d3": 15
          - desc: "d2=18, d3=7"
        - case2:
          - preconditions:
            - "d2": 20
            - "d3": 7
          - result:
            - "d3": 15
          - desc: "d2>18, d3=7"
        - case3:
          - preconditions:
            - "d2": 3
            - "d3": 7
          - result:
            - "d3": 14
          - desc: "d2<18, d3=7"
    - instruction:
      - name: "RC SH.LT"
      - asm: "sh.lt %d3,%d2,18"
      - hex: "8b222137"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 18
            - "d3": 7
          - result:
            - "d3": 14
          - desc: "d2=18, d3=7"
        - case2:
          - preconditions:
            - "d2": 20
            - "d3": 7
          - result:
            - "d3": 14
          - desc: "d2>18, d3=7"
        - case3:
          - preconditions:
            - "d2": 3
            - "d3": 7
          - result:
            - "d3": 15
          - desc: "d2<18, d3=7"
    - instruction:
      - name: "RC SH.LT.U"
      - asm: "sh.lt.u %d3,%d2,18"
      - hex: "8b224137"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 18
            - "d3": 7
          - result:
            - "d3": 14
          - desc: "d2=18, d3=7"
        - case2:
          - preconditions:
            - "d2": 20
            - "d3": 7
          - result:
            - "d3": 14
          - desc: "d2>18, d3=7"
        - case3:
          - preconditions:
            - "d2": 3
            - "d3": 7
          - result:
            - "d3": 15
          - desc: "d2<18, d3=7"
    - instruction:
      - name: "RC SH.H  (const9 > 0)"
      - asm: "sh.h %d3,%d2,5"
      - hex: "8f520038"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 0x10000
          - result:
            - "d3": 0x200000
          - desc: "d2>5"
        - case2:
          - preconditions:
            - "d2": 0x1
          - result:
            - "d3": 0x20
          - desc: "d2<5"
        - case3:
          - preconditions:
            - "d2": 0x10001
          - result:
            - "d3": 0x200020
          - desc: "d2>5"
    - instruction:
      - name: "RC SH.H  (const9 = 0)"
      - asm: "sh.h %d3,%d2,0"
      - hex: "8f020038"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 0x10000
          - result:
            - "d3": 0x10000
          - desc: "d2=0x10000"
        - case2:
          - preconditions:
            - "d2": 0x1
          - result:
            - "d3": 0x1
          - desc: "d2=0x1"
        - case3:
          - preconditions:
            - "d2": 0x10001
            - "d3": 0
          - result:
            - "d3": 0x10001
          - desc: "d2=0x10001"
    - instruction:
      - name: "RC SH.H  (const9 < 0)"
      - asm: "sh.h %d3,%d2,-1"
      - hex: "8ff21f38"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 0x10000
            - "d3": 1
          - result:
            - "d3": 0
          - desc: "d2=0x10000"
        - case2:
          - preconditions:
            - "d2": 0x1
            - "d3": 1
          - result:
            - "d3": 0
          - desc: "d2=0x1"
        - case3:
          - preconditions:
            - "d2": 0x10001
            - "d3": 1
          - result:
            - "d3": 0
          - desc: "d2=0x10001"
        - case4:
          - preconditions:
            - "d2": 0x200020
            - "d3": 0
          - result:
            - "d3": 0x100010
          - desc: "d2=0x200020"
    - instruction:
      - name: "RC SH.NE"
      - asm: "sh.ne %d3,%d2,18"
      - hex: "8b220137"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 18
            - "d3": 7
          - result:
            - "d3": 14
          - desc: "d2=18, d3=7"
        - case2:
          - preconditions:
            - "d2": 3
            - "d3": 7
          - result:
            - "d3": 15
          - desc: "d2!=18, d3=7"
    - instruction:
      - name: "RC SHA (const9 > 0)"
      - asm: "sha %d3,%d1,9"
      - hex: "8f912030"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 1
          - result:
            - "d3": 512
          - desc: "d1=1"
        - case2:
          - preconditions:
            - "d1": 0
          - result:
            - "d3": 0
          - desc: "d1=0"
    - instruction:
      - name: "RC SHA (const9 = 0)"
      - asm: "sha %d3,%d1,0"
      - hex: "8f012030"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 1
            - "d3": 0
          - result:
            - "d3": 1
          - desc: "d1=1"
        - case2:
          - preconditions:
            - "d1": 0
            - "d3": 1
          - result:
            - "d3": 0
          - desc: "d1=0"
    - instruction:
      - name: "RC SHA (const9 < 0)"
      - asm: "sha %d3,%d1,-1"
      - hex: "8ff13f30"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 1
            - "d3": 1
          - result:
            - "d3": 0
          - desc: "d1=1"
        - case2:
          - preconditions:
            - "d1": 1024
            - "d3": 0
          - result:
            - "d3": 512
          - desc: "d1=1024"
    - instruction:
      - name: "RC SHA.H (const9 > 0)"
      - asm: "sha.h %d3,%d1,9"
      - hex: "8f912038"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0x10000
            - "d3": 0
          - result:
            - "d3": 0x2000000
          - desc: "d1>9"
        - case2:
          - preconditions:
            - "d1": 0x1
            - "d3": 0
          - result:
            - "d3": 0x200
          - desc: "d1<9"
        - case3:
          - preconditions:
            - "d1": 0x10001
            - "d3": 0
          - result:
            - "d3": 0x2000200
          - desc: "d1>9"
    - instruction:
      - name: "RC SHA.H (const9 = 0)"
      - asm: "sha.h %d3,%d1,0"
      - hex: "8f012038"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0x10000
          - result:
            - "d3": 0x10000
          - desc: "d1>0"
        - case2:
          - preconditions:
            - "d1": 0x1
          - result:
            - "d3": 0x1
          - desc: "d1>0"
        - case3:
          - preconditions:
            - "d1": 0x10001
            - "d3": 0
          - result:
            - "d3": 0x10001
          - desc: "d1>0"
    - instruction:
      - name: "RC SHA.H (const9 < 0)"
      - asm: "sha.h %d3,%d1,-1"
      - hex: "8ff13f38"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0x10000
            - "d3": 1
          - result:
            - "d3": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x1
            - "d3": 1
          - result:
            - "d3": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x10001
            - "d3": 1
          - result:
            - "d3": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x20002
            - "d3": 0
          - result:
            - "d3": 0x10001
          - desc: ""
    - instruction:
      - name: "RC SHAS (const9 > 0)"
      - asm: "shas %d3,%d1,9"
      - hex: "8f914030"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 1
          - result:
            - "d3": 512
          - desc: "d1=1"
        - case2:
          - preconditions:
            - "d1": 0
          - result:
            - "d3": 0
          - desc: "d1=0"
        - case3:
          - preconditions:
            - "d1": 0xffff
          - result:
            - "d3": 33553920
          - desc: "d1=0xffff"
    - instruction:
      - name: "RC SHAS (const9 = 0)"
      - asm: "sha %d3,%d1,0"
      - hex: "8f012030"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 1
          - result:
            - "d3": 1
          - desc: "d1=1"
        - case2:
          - preconditions:
            - "d1": 0
            - "d3": 1
          - result:
            - "d3": 0
          - desc: "d1=0"
    - instruction:
      - name: "RC SHAS (const9 < 0)"
      - asm: "sha %d3,%d1,-1"
      - hex: "8ff13f30"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 1
            - "d3": 1
          - result:
            - "d3": 0
          - desc: "d1=1"
        - case2:
          - preconditions:
            - "d1": 1024
            - "d3": 0
          - result:
            - "d3": 512
          - desc: "d1=1024"
    - instruction:
      - name: "RC XOR"
      - asm: "xor %d3,%d1,2"
      - hex: "8f218031"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 9
          - result:
            - "d3": 11
          - desc: "d1=9"
        - case2:
            - preconditions:
              - "d1": 2
              - "d3": 1
            - result:
              - "d3": 0
            - desc: "d1=2"
    - instruction:
      - name: "RC XOR.EQ"
      - asm: "xor.eq %d3,%d1,9"
      - hex: "8b91e035"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 9
            - "d3": 7
          - result:
            - "d3": 6
          - desc: "d1=9 and d3[0]=1"
        - case2:
          - preconditions:
            - "d1": 9
            - "d3": 8
          - result:
            - "d3": 9
          - desc: "d1=9 and d3[0]=0"
        - case3:
          - preconditions:
            - "d1": 10
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1=10 and d3[0]=1"
        - case4:
          - preconditions:
            - "d1": 10
            - "d3": 8
          - result:
            - "d3": 8
          - desc: "d1=10 and d3[0]=0"
        - case5:
          - preconditions:
            - "d1": 3
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1=3 and d3[0]=1"
        - case6:
          - preconditions:
            - "d1": 3
            - "d3": 8
          - result:
            - "d3": 8
          - desc: "d1=3 and d3[0]=0"
    - instruction:
      - name: "RC XOR.GE"
      - asm: "xor.ge %d3,%d1,9"
      - hex: "8b916036"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 9
            - "d3": 7
          - result:
            - "d3": 6
          - desc: "d1=9 and d3[0]=1"
        - case2:
          - preconditions:
            - "d1": 9
            - "d3": 8
          - result:
            - "d3": 9
          - desc: "d1=9 and d3[0]=0"
        - case3:
          - preconditions:
            - "d1": 10
            - "d3": 7
          - result:
            - "d3": 6
          - desc: "d1=10 and d3[0]=1"
        - case4:
          - preconditions:
            - "d1": 10
            - "d3": 8
          - result:
            - "d3": 9
          - desc: "d1=10 and d3[0]=0"
        - case5:
          - preconditions:
            - "d1": 3
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1=3 and d3[0]=1"
        - case6:
          - preconditions:
            - "d1": 3
            - "d3": 8
          - result:
            - "d3": 8
          - desc: "d1=3 and d3[0]=0"
    - instruction:
      - name: "RC XOR.GE.U"
      - asm: "xor.ge.u %d3,%d1,9"
      - hex: "8b918036"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 9
            - "d3": 7
          - result:
            - "d3": 6
          - desc: "d1=9 and d3[0]=1"
        - case2:
          - preconditions:
            - "d1": 9
            - "d3": 8
          - result:
            - "d3": 9
          - desc: "d1=9 and d3[0]=0"
        - case3:
          - preconditions:
            - "d1": 10
            - "d3": 7
          - result:
            - "d3": 6
          - desc: "d1=10 and d3[0]=1"
        - case4:
          - preconditions:
            - "d1": 10
            - "d3": 8
          - result:
            - "d3": 9
          - desc: "d1=10 and d3[0]=0"
        - case5:
          - preconditions:
            - "d1": 3
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1=3 and d3[0]=1"
        - case6:
          - preconditions:
            - "d1": 3
            - "d3": 8
          - result:
            - "d3": 8
          - desc: "d1=3 and d3[0]=0"
    - instruction:
      - name: "RC XOR.LT"
      - asm: "xor.lt %d3,%d1,9"
      - hex: "8b912036"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 9
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1=9 and d3[0]=1"
        - case2:
          - preconditions:
            - "d1": 9
            - "d3": 8
          - result:
            - "d3": 8
          - desc: "d1=9 and d3[0]=0"
        - case3:
          - preconditions:
            - "d1": 10
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1=10 and d3[0]=1"
        - case4:
          - preconditions:
            - "d1": 10
            - "d3": 8
          - result:
            - "d3": 8
          - desc: "d1=10 and d3[0]=0"
        - case5:
          - preconditions:
            - "d1": 3
            - "d3": 7
          - result:
            - "d3": 6
          - desc: "d1=3 and d3[0]=1"
        - case6:
          - preconditions:
            - "d1": 3
            - "d3": 8
          - result:
            - "d3": 9
          - desc: "d1=3 and d3[0]=0"
    - instruction:
      - name: "RC XOR.LT.U"
      - asm: "xor.lt.u %d3,%d1,9"
      - hex: "8b914036"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 9
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1=9 and d3[0]=1"
        - case2:
          - preconditions:
            - "d1": 9
            - "d3": 8
          - result:
            - "d3": 8
          - desc: "d1=9 and d3[0]=0"
        - case3:
          - preconditions:
            - "d1": 10
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1=10 and d3[0]=1"
        - case4:
          - preconditions:
            - "d1": 10
            - "d3": 8
          - result:
            - "d3": 8
          - desc: "d1=10 and d3[0]=0"
        - case5:
          - preconditions:
            - "d1": 3
            - "d3": 7
          - result:
            - "d3": 6
          - desc: "d1=3 and d3[0]=1"
        - case6:
          - preconditions:
            - "d1": 3
            - "d3": 8
          - result:
            - "d3": 9
          - desc: "d1=3 and d3[0]=0"
    - instruction:
      - name: "RC XOR.NE"
      - asm: "xor.ne %d14,%d13,18"
      - hex: "8b2d01e6"
      - testcases:
        - case1:
          - preconditions:
            - "d13": 18
            - "d14": 7
          - result:
            - "d14": 7
          - desc: ""
        - case2:
          - preconditions:
            - "d13": 18
            - "d14": 8
          - result:
            - "d14": 8
          - desc: ""
        - case3:
          - preconditions:
            - "d13": 30
            - "d14": 7
          - result:
            - "d14": 6
          - desc: ""
        - case4:
          - preconditions:
            - "d13": 30
            - "d14": 8
          - result:
            - "d14": 9
          - desc: ""
        - case5:
          - preconditions:
            - "d13": 4
            - "d14": 7
          - result:
            - "d14": 6
          - desc: ""
        - case6:
          - preconditions:
            - "d13": 4
            - "d14": 8
          - result:
            - "d14": 9
          - desc: ""
  RCPW_format:
    - instruction:
      - name: "RCPW INSERT"
      - asm: "insert %d5,%d4,12,2,5"
      - hex: "b7c40551"
      - testcases:
        - case1:
          - preconditions:
            - "d4": 6
          - result:
            - "d5": 50
          - desc: "d4=6"
        - case2:
          - preconditions:
          - result:
            - "d5": 48
          - desc: "d4=0"
    - instruction:
      - name: "RCPW IMASK"
      - asm: "imask %e4,12,2,5"
      - hex: "b7c02541"
      - testcases:
        - case1:
          - preconditions:
          - result:
            - "d4": 48
            - "d5": 124
          - desc: "d4=0, d5=0"
        - case2:
          - preconditions:
            - "d4": 1
            - "d5": 1
          - result:
            - "d4": 48
            - "d5": 124
          - desc: "d4=1, d5=1"
  RCR_format:
    - instruction:
      - name: "RCR CADD"
      - asm: "cadd %d14,%d13,%d12,18"
      - hex: "ab2c01ed"
      - testcases:
        - case1:
          - preconditions:
            - "d12": 2
            - "d13": 1
          - result:
            - "d14": 20
            - "psw": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d12": 2
          - result:
            - "d14": 2
            - "psw": 0
          - desc: ""
    - instruction:
      - name: "RCR CADDN"
      - asm: "caddn %d14,%d13,%d12,18"
      - hex: "ab2c21ed"
      - testcases:
        - case1:
          - preconditions:
            - "d12": 2
          - result:
            - "d14": 20
            - "psw": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d12": 2
            - "d13": 1
          - result:
            - "d14": 2
            - "psw": 0
          - desc: ""
    - instruction:
      - name: "RCR SEL"
      - asm: "sel %d14,%d13,%d12,18"
      - hex: "ab2c81ed"
      - testcases:
        - case1:
          - preconditions:
            - "d12": 2
          - result:
            - "d14": 0x12
          - desc: ""
        - case2:
          - preconditions:
            - "d12": 2
            - "d13": 1
          - result:
            - "d14": 2
          - desc: ""
    - instruction:
      - name: "RCR SELN"
      - asm: "seln %d14,%d13,%d12,18"
      - hex: "ab2ca1ed"
      - testcases:
        - case1:
          - preconditions:
            - "d12": 2
          - result:
            - "d14": 2
          - desc: ""
        - case2:
          - preconditions:
            - "d12": 2
            - "d13": 1
          - result:
            - "d14": 0x12
          - desc: ""
    - instruction:
      - name: "RCR MADD (32-bit)"
      - asm: "madd %d6,%d4,%d2,18"
      - hex: "13222164"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 37
          - desc: ""
        - case2:
          - preconditions:
            - "d2": 2
          - result:
            - "d6": 36
          - desc: ""
    - instruction:
      - name: "RCR MADD (64-bit)"
      - asm: "madd %e6,%e4,%d2,18"
      - hex: "13224164"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 37
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 36
            - "d7": 1
          - desc: ""
    - instruction:
      - name: "RCR MADD.U"
      - asm: "madd.u %e6,%e4,%d2,18"
      - hex: "13224164"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 37
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 36
            - "d7": 1
          - desc: ""
    - instruction:
      - name: "RCR MADDS (32-bit)"
      - asm: "madds %d6,%d4,%d2,18"
      - hex: "1322a164"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 37
          - desc: ""
        - case2:
          - preconditions:
            - "d2": 2
          - result:
            - "d6": 36
          - desc: ""
        - case3:
          - preconditions:
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 35
          - desc: ""
    - instruction:
      - name: "RCR MADDS (64-bit)"
      - asm: "madds %e6,%e4,%d2,18"
      - hex: "1322e164"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 37
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 36
            - "d7": 1
          - desc: ""
    - instruction:
      - name: "RCR MADDS.U (32-bit)"
      - asm: "madds %d6,%d4,%d2,18"
      - hex: "1322a164"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 37
          - desc: ""
        - case2:
          - preconditions:
            - "d2": 2
          - result:
            - "d6": 36
          - desc: ""
        - case3:
          - preconditions:
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 35
          - desc: ""
    - instruction:
      - name: "RCR MADDS.U (64-bit)"
      - asm: "madds.u %e6,%e4,%d2,18"
      - hex: "1322c164"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 37
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 36
            - "d7": 1
          - desc: ""
    - instruction:
      - name: "RCR MSUB (32-bit)"
      - asm: "msub %d6,%d4,%d2,18"
      - hex: "33222164"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 0xffffffdd  # -35
          - desc: ""
        - case2:
          - preconditions:
            - "d2": 2
            - "d4": 36
          - result:
            - "d6": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d2": 1
            - "d4": 36
          - result:
            - "d6": 18
          - desc: ""
    - instruction:
      - name: "RCR MSUB (64-bit)"
      - asm: "msub %e6,%e4,%d2,18"
      - hex: "33226164"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 2
            - "d4": 1
            - "d5": 2
          - result:
            - "d6": 0xffffffdd  # -35
            - "d7": 1
          - desc: ""
    - instruction:
      - name: "RCR MSUBS (32-bit)"
      - asm: "msubs %d6,%d4,%d2,18"
      - hex: "3322a164"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 0xffffffdd  # -35
          - desc: ""
        - case2:
          - preconditions:
            - "d2": 2
            - "d4": 36
          - result:
            - "d6": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d2": 1
            - "d4": 36
          - result:
            - "d6": 18
          - desc: ""
    - instruction:
      - name: "RCR MSUBS (64-bit)"
      - asm: "msubs %e6,%e4,%d2,18"
      - hex: "3322e164"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 2
            - "d4": 1
            - "d5": 2
          - result:
            - "d6": 0xffffffdd  # -35
            - "d7": 1
          - desc: ""
    - instruction:
      - name: "RCR MSUB.U (64-bit)"
      - asm: "msub %e6,%e4,%d2,18"
      - hex: "33224164"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 2
            - "d4": 1
            - "d5": 2
          - result:
            - "d6": 0xffffffdd  # -35
            - "d7": 1
          - desc: ""
    - instruction:
      - name: "RCR MSUBS.U (32-bit)"
      - asm: "msubs.u %d6,%d4,%d2,18"
      - hex: "33228164"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 0xffffffdd  # -35
          - desc: ""
    - instruction:
      - name: "RCR MSUBS.U (64-bit)"
      - asm: "msubs.u %e6,%e4,%d2,18"
      - hex: "3322c164"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 2
            - "d4": 1
            - "d5": 2
          - result:
            - "d6": 0xffffffdd  # -35
            - "d7": 1
          - desc: ""
  RCRR_format:
    - instruction:
      - name: "RCRR INSERT"
      - asm: "insert %d5,%d4,4,%e2"
      - hex: "97440052"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 2
            - "d3": 5
            - "d4": 1
          - result:
            - "d5": 17
          - desc: ""
        - case2:
          - preconditions:
            - "d2": 2
            - "d3": 0xf
            - "d4": 0xf
          - result:
            - "d5": 0x13
          - desc: ""
        - case3:
          - preconditions:
            - "d2": 2
            - "d5": 1
          - result:
            - "d5": 0
          - desc: ""
  RLC_format:
    - instruction:
      - name: "RLC ADDI"
      - asm: "addi %d0,%d0,63"
      - hex: "1bf00300"
      - testcases:
        - case1:
          - preconditions:
            - "d0": 7
          - result:
            - "d0": 70
          - desc: ""
        - case2:
          - preconditions:
            - "d0": 2
          - result:
            - "d0": 65
          - desc: ""
        - case3:
          - preconditions:
            - "d0": -3
          - result:
            - "d0": 60
          - desc: ""
    - instruction:
      - name: "RLC ADDIH"
      - asm: "addih %d3,%d1,35"
      - hex: "9b310230"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 7
          - result:
            - "d3": 0x230007
            - "psw": 0
          - desc: "d1=7"
    - instruction:
      - name: "RLC ADDIH.A"
      - asm: "addih.a %a14,%a14,57005"
      - hex: "11deeaed"
      - testcases:
        - case1:
          - preconditions:
            - "a14": 7
          - result:
            - "a14": 0xdead0007
          - desc: "a14=7"
    - instruction:
      - name: "RLC MFCR"
      - asm: "mfcr %d3,$psw"
      - hex: "4d40e03f"
      - testcases:
        - case1:
          - preconditions:
            - "psw": 8
          - result:
            - "d3": 8
          - desc: "Read Core Register into d3."
    - instruction:
      - name: "RLC MOV"
      - asm: "mov %d6,8"
      - hex: "3b800060"
      - testcases:
        - case1:
          - preconditions:
          - result:
            - "d6": 8
          - desc: "Move constant value to d6."
    - instruction:
      - name: "RLC MOV.U"
      - asm: "mov.u %d3,241"
      - hex: "bb100f30"
      - testcases:
        - case1:
          - preconditions:
          - result:
            - "d3": 241
          - desc: "Move unsigned constant to d1."
    - instruction:
      - name: "RLC MOVH #1"
      - asm: "movh %d0,53248"
      - hex: "7b00000d"
      - testcases:
        - case1:
          - preconditions:
          - result:
            - "d0": 0xd0000000
          - desc: "Move constant to MSB half-word of d0."
    - instruction:
      - name: "RLC MOVH #2"
      - asm: "movh %d2,53248"
      - hex: "7b00002d"
      - testcases:
        - case1:
          - preconditions:
          - result:
            - "d2": 0xd0000000
          - desc: "Move constant to MSB half-word of d2."
    - instruction:
      - name: "RLC MOVH.A"
      - asm: "movh.a a12,#0xa100"
      - hex: "910010ca"
      - testcases:
        - case1:
          - preconditions:
          - result:
            - "a12": 0xa1000000
          - desc: "Move constant to MSB half-word of a12."
    - instruction:
      - name: "RLC MTCR"
      - asm: "mtcr $psw,%d3"
      - hex: "cd43e00f"
      - testcases:
        - case1:
          - preconditions:
            - "d3": 0xf8000000
          - result:
            - "psw": 0xf8000000
          - desc: "Read d3 into the Core Register."
  RR_format:
    - instruction:
      - name: "RR ABS"
      - asm: "abs %d3,%d2"
      - hex: "0b20c031"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 3
          - result:
            - "d3": 3
          - desc: "d2>0"
        - case2:
          - preconditions:
            - "d2": 3
          - result:
            - "d3": 3
          - desc: "d2=0"
        - case3:
          - preconditions:
            - "d2": -1
          - result:
            - "d3": 1
          - desc: "d2<0"
    - instruction:
      - name: "RR ABS.B"
      - asm: "abs.b %d3,%d2"
      - hex: "0b20c035"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 0x11111111
          - result:
            - "d3": 0x11111111
          - desc: "All Bytes >0"
        - case2:
          - preconditions:
            - "d2": 0x12001200
          - result:
            - "d3": 0x12001200
          - desc: "All Bytes >=0"
        - case3:
          - preconditions:
            - "d2": 0xff11ff11  # FF = -1
          - result:
            - "d3": 0x01110111
          - desc: "Some Bytes <0"
        - case4:
          - preconditions:
            - "d2": 0xffffffff  # FF = -1
          - result:
            - "d3": 0x01010101
          - desc: "All Bytes <0"
        - case5:
          - preconditions:
            - "d2": 0xfbfffb00  # FF = -1, FB=-5
          - result:
            - "d3": 0x05010500
          - desc: "All Bytes =<0"
    - instruction:
      - name: "RR ABS.H"
      - asm: "abs.h %d3,%d2"
      - hex: "0b20c037"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 0x11111111
          - result:
            - "d3": 0x11111111
          - desc: "All half-words >0"
        - case2:
          - preconditions:
            - "d2": 0x12001200
          - result:
            - "d3": 0x12001200
          - desc: "All half-word >=0"
        - case3:
          - preconditions:
            - "d2": 0xffff0011  # FFFF = -1
          - result:
            - "d3": 0x00010011
          - desc: "Some half-words <0"
        - case4:
          - preconditions:
            - "d2": 0xffffffff  # FF = -1
          - result:
            - "d3": 0x00010001
          - desc: "All half-words <0"
        - case5:
          - preconditions:
            - "d2": 0xfffbfffb  # FFFB=-5
            - "d3": 0
          - result:
            - "d3": 0x00050005
          - desc: "All half-words =<0"
    - instruction:
      - name: "RR ABSDIF"
      - asm: "absdif %d3,%d2,%d1"
      - hex: "0b12e030"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 2
            - "d2": 3
          - result:
            - "d3": 1
          - desc: "da>db"
        - case2:
          - preconditions:
            - "d1": 3
            - "d2": 3
          - result:
            - "d3": 0
          - desc: "da=db"
        - case3:
          - preconditions:
            - "d1": 4
            - "d2": 3
          - result:
            - "d3": 1
          - desc: "da<db"
    - instruction:
      - name: "RR ABSDIF.B"
      - asm: "absdif.b %d3,%d2,%d1"
      - hex: "0b12e034"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0x22222222
            - "d2": 0x33333333
          - result:
            - "d3": 0x11111111
          - desc: "d2>d1"
        - case2:
          - preconditions:
            - "d1": 0
            - "d2": 0x12001200
            - "d3": 0
          - result:
            - "d3": 0x12001200
          - desc: "d2>=d1"
        - case3:
          - preconditions:
            - "d1": 0x11111111
            - "d2": 0xff11ff11    # F = -1
            - "d3": 0
          - result:
            - "d3": 0x12001200
          - desc: "d2<=d1"
        - case4:
          - preconditions:
            - "d1": 0xffffffff  # F = -1
            - "d2": 0xff11ff11
          - result:
            - "d3": 0x00120012
          - desc: "d2>=d1"
    - instruction:
      - name: "RR ABSDIF.H"
      - asm: "absdif.h %d3,%d2,%d1"
      - hex: "0b12e036"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0x22222222
            - "d2": 0x33333333
          - result:
            - "d3": 0x11111111
          - desc: "d2>d1"
        - case2:
          - preconditions:
            - "d1": 0
            - "d2": 0x12001200
          - result:
            - "d3": 0x12001200
          - desc: "d2>=d1"
        - case3:
          - preconditions:
            - "d1": 0x11111111
            - "d2": 0xffffffff  # FFFF = -1
          - result:
            - "d3": 0x11121112
          - desc: "d2<=d1"
        - case4:
          - preconditions:
            - "d1": 0xffffffff  # FFFF = -1
            - "d2": 0xff11ff11
          - result:
            - "d3": 0x00ee00ee
          - desc: "d2>=d1"
    - instruction:
      - name: "RR ABSDIFS"
      - asm: "absdifs %d3,%d2,%d1"
      - hex: "0b12f030"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 2
            - "d2": 3
          - result:
            - "d3": 1
          - desc: "d2>d1"
        - case2:
          - preconditions:
            - "d1": 3
            - "d2": 3
          - result:
            - "d3": 0
          - desc: "d2=d1"
        - case3:
          - preconditions:
            - "d1": 4
            - "d2": 3
          - result:
            - "d3": 1
          - desc: "d2<d1"
    - instruction:
      - name: "RR ABSDIFS.H"
      - asm: "absdifs.h %d3,%d2,%d1"
      - hex: "0b12f036"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 2
            - "d2": 3
          - result:
            - "d3": 1
          - desc: "d2>d1"
        - case2:
          - preconditions:
            - "d1": 3
            - "d2": 3
          - result:
            - "d3": 0
          - desc: "d2=d1"
        - case3:
          - preconditions:
            - "d1": 4
            - "d2": 3
          - result:
            - "d3": 1
          - desc: "d2<d1"
    - instruction:
      - name: "RR ABSS"
      - asm: "abss %d3,%d2"
      - hex: "0b20d031"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 3
          - result:
            - "d3": 3
          - desc: "d2>0"
        - case2:
          - preconditions:
            - "d2": 3
          - result:
            - "d3": 3
          - desc: "d2=0"
        - case3:
          - preconditions:
            - "d2": -1
          - result:
            - "d3": 1
          - desc: "d2<0"
    - instruction:
      - name: "RR ABSS.H"
      - asm: "abss.h %d3,%d2"
      - hex: "0b20d037"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 0x11111111
          - result:
            - "d3": 0x11111111
          - desc: "All half-words >0"
        - case2:
          - preconditions:
            - "d2": 0x12001200
          - result:
            - "d3": 0x12001200
          - desc: "All half-word >=0"
        - case3:
          - preconditions:
            - "d2": 0xffff0011  # FFFF = -1
          - result:
            - "d3": 0x00010011
          - desc: "Some half-words <0"
        - case4:
          - preconditions:
            - "d2": 0xffffffff  # FF = -1
          - result:
            - "d3": 0x00010001
          - desc: "All half-words <0"
        - case5:
          - preconditions:
            - "d2": 0xfffbfffb  # FFFB=-5
          - result:
            - "d3": 0x00050005
          - desc: "All half-words =<0"
    - instruction:
      - name: "RR ADD"
      - asm: "add %d4,%d2,%d3"
      - hex: "0b320040"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 3
            - "d3": 3
          - result:
            - "d4": 6
          - desc: "d2=3, d3=3"
        - case2:
          - preconditions:
            - "d2": 3
            - "d3": 4
          - result:
            - "d4": 7
          - desc: "d2=3, d3=4"
        - case3:
          - preconditions:
            - "d2": 4
            - "d3": 3
          - result:
            - "d4": 7
          - desc: "d2=4, d3=3"
    - instruction:
      - name: "RR ADD.A"
      - asm: "add.a %a4,%a3,%a2"
      - hex: "01231040"
      - testcases:
        - case1:
          - preconditions:
            - "a2": 3
            - "a3": 3
          - result:
            - "a4": 6
          - desc: "a2=3, a3=3"
        - case2:
          - preconditions:
            - "a2": 3
            - "a3": 4
          - result:
            - "a4": 7
          - desc: "a2=3, a3=4"
        - case3:
          - preconditions:
            - "a2": 4
            - "a3": 3
          - result:
            - "a4": 7
          - desc: "a2=4, a3=3"
    - instruction:
      - name: "RR ADD.B"
      - asm: "add.b %d3,%d2,%d1"
      - hex: "0b120034"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0x22222222
            - "d2": 0x33333333
          - result:
            - "d3": 0x55555555
          - desc: "d2>d1"
        - case2:
          - preconditions:
            - "d1": 0
            - "d2": 0x12001200
          - result:
            - "d3": 0x12001200
          - desc: "d2>=d1"
        - case3:
          - preconditions:
            - "d1": 0x11111111
            - "d2": 0xff11ff11  # F = -1
          - result:
            - "d3": 0x10221022
          - desc: "d2<=d1"
        - case4:
          - preconditions:
            - "d1": 0xffffffff  # F = -1
            - "d2": 0xff11ff11
          - result:
            - "d3": 0xfe10fe10
          - desc: "d2>=d1"
    - instruction:
      - name: "RR ADD.H"
      - asm: "add.h %d3,%d2,%d1"
      - hex: "0b120036"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0x12001200
            - "d2": 0x11111111
          - result:
            - "d3": 0x23112311
          - desc: "All half-words >=0"
        - case2:
          - preconditions:
            - "d1": 0x11111111
            - "d2": 0xffff0011  # FFFF = -1
          - result:
            - "d3": 0x11101122
          - desc: "Some half-words <0"
    - instruction:
      - name: "RR ADDC"
      - asm: "addc %d4,%d2,%d3"
      - hex: "0b325040"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 3
            - "d3": 3
          - result:
            - "d4": 6
          - desc: "d2=3, d3=3"
        - case2:
          - preconditions:
            - "d2": 3
            - "d3": 4
          - result:
            - "d4": 7
          - desc: "d2=3, d3=4"
        - case3:
          - preconditions:
            - "d2": 4
            - "d3": 3
          - result:
            - "d4": 7
          - desc: "d2=4, d3=3"
    - instruction:
      - name: "RR ADDS"
      - asm: "adds %d4,%d3,%d2"
      - hex: "0b232040"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 3
            - "d3": 3
          - result:
            - "d4": 6
          - desc: "d4=d3+d2"
        - case2:
          - preconditions:
            - "d2": 3
            - "d3": 4
          - result:
            - "d4": 7
          - desc: "d4=d3+d2"
    - instruction:
      - name: "RR ADDS.H"
      - asm: "adds.h %d3,%d2,%d1"
      - hex: "0b122036"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0x12001200
            - "d2": 0x11111111
          - result:
            - "d3": 0x23112311
          - desc: "All half-words >=0"
        - case2:
          - preconditions:
            - "d1": 0x11111111
            - "d2": 0xffff0011  # FFFF = -1
            - "d3": 0
          - result:
            - "d3": 0x11101122
          - desc: "Some half-words <0"
    - instruction:
      - name: "RR ADDS.HU"
      - asm: "adds.hu %d3,%d2,%d1"
      - hex: "0b123036"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0x12001200
            - "d2": 0x11111111
            - "d3": 0
          - result:
            - "d3": 0x23112311
          - desc: "All half-words >=0"
        - case2:
          - preconditions:
            - "d1": 0x11111111
            - "d2": 0xffff0011  # FFFF = -1
            - "d3": 0
          - result:
            - "d3": 0xffff1122
          - desc: "Some half-words <0"
    - instruction:
      - name: "RR ADDS.U"
      - asm: "RR adds.u %d4,%d3,%d2"
      - hex: "0b233040"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 2
            - "d3": 3
          - result:
            - "d4": 5
          - desc: "d4=d3+d2"
    - instruction:
      - name: "RR ADDSC.A"
      - asm: "addsc.a %a4,%a3,%d2,2"
      - hex: "01320246"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 3
            - "a3": 3
          - result:
            - "a4": 15
          - desc: "d2=a3"
        - case2:
          - preconditions:
            - "d2": 3
            - "a3": 4
          - result:
            - "a4": 16
          - desc: "d2!=a3"
        - case3:
          - preconditions:
            - "d2": 4
            - "a3": 3
          - result:
            - "a4": 19
          - desc: "d2!=a3"
    - instruction:
      - name: "RR ADDSC.AT"
      - asm: "addsc.at %a4,%a3,%d2"
      - hex: "01322046"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 3
            - "a3": 3
          - result:
            - "a4": 0
          - desc: "d2=a3"
        - case2:
          - preconditions:
            - "d2": 3
            - "a3": 4
          - result:
            - "a4": 4
          - desc: "d2!=a3"
        - case3:
          - preconditions:
            - "d2": 4
            - "a3": 3
          - result:
            - "a4": 0
          - desc: "d2!=a3"
        - case4:
          - preconditions:
            - "d2": 8
            - "a3": 3
          - result:
            - "a4": 4
          - desc: "d2!=a3"
    - instruction:
      - name: "RR ADDX"
      - asm: "addx %d4,%d2,%d3"
      - hex: "0b324040"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 3
            - "d3": 3
          - result:
            - "d4": 6
          - desc: "d2=d3"
        - case2:
          - preconditions:
            - "d2": 3
            - "d3": 4
          - result:
            - "d4": 7
          - desc: "d2<d3"
        - case3:
          - preconditions:
            - "d2": 4
            - "d3": 3
          - result:
            - "d4": 7
          - desc: "d2>d3"
    - instruction:
      - name: "RR AND"
      - asm: "and %d4,%d2,%d3"
      - hex: "0f328040"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 3
            - "d3": 3
          - result:
            - "d4": 3
          - desc: "d2=d3"
        - case2:
          - preconditions:
            - "d2": 3
            - "d3": 4
          - result:
            - "d4": 0
          - desc: "d2<d3"
        - case3:
          - preconditions:
            - "d2": 4
            - "d3": 0xf
          - result:
            - "d4": 4
          - desc: "d2>d3"
    - instruction:
      - name: "RR AND.EQ"
      - asm: "and.eq %d14,%d13,%d12"
      - hex: "0bcd00e2"
      - testcases:
        - case1:
          - preconditions:
            - "d12": 3
            - "d13": 3
            - "d14": 7
          - result:
            - "d14": 7
          - desc: "d13=d12 and d14[0]=1"
        - case2:
            - preconditions:
              - "d12": 3
              - "d13": 3
              - "d14": 8
            - result:
              - "d14": 8
            - desc: "d13=d12 and d14[0]=0"
        - case3:
          - preconditions:
            - "d12": 3
            - "d13": 4
            - "d14": 7
          - result:
            - "d14": 6
          - desc: "d13!=d12 and d14[0]=1"
        - case4:
          - preconditions:
            - "d12": 3
            - "d13": 4
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "d13!=d12 and d14[0]=0"
    - instruction:
      - name: "RR AND.GE"
      - asm: "and.ge %d14,%d13,%d12"
      - hex: "0bcd40e2"
      - testcases:
        - case1:
          - preconditions:
            - "d12": 3
            - "d13": 3
            - "d14": 7
          - result:
            - "d14": 7
          - desc: "d13=d12 and d14[0]=1"
        - case2:
          - preconditions:
            - "d12": 3
            - "d13": 3
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "d13=d12 and d14[0]=0"
        - case3:
          - preconditions:
            - "d12": 3
            - "d13": 4
            - "d14": 7
          - result:
            - "d14": 7
          - desc: "d13>d12 and d14[0]=1"
        - case4:
          - preconditions:
            - "d12": 3
            - "d13": 4
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "d13>d12 and d14[0]=0"
        - case5:
          - preconditions:
            - "d12": 4
            - "d13": 3
            - "d14": 7
          - result:
            - "d14": 6
          - desc: "d13<d12 and d14[0]=1"
        - case6:
          - preconditions:
            - "d12": 4
            - "d13": 3
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "d13<d12 and d14[0]=0"
    - instruction:
      - name: "RR AND.GE.U"
      - asm: "and.ge.u %d14,%d13,%d12"
      - hex: "0bcd50e2"
      - testcases:
        - case1:
          - preconditions:
            - "d12": 3
            - "d13": 3
            - "d14": 7
          - result:
            - "d14": 7
          - desc: "d13=d12 and d14[0]=1"
        - case2:
          - preconditions:
            - "d12": 3
            - "d13": 3
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "d13=d12 and d14[0]=0"
        - case3:
          - preconditions:
            - "d12": 3
            - "d13": 4
            - "d14": 7
          - result:
            - "d14": 7
          - desc: "d13>d12 and d14[0]=1"
        - case4:
          - preconditions:
            - "d12": 3
            - "d13": 4
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "d13>d12 and d14[0]=0"
        - case5:
          - preconditions:
            - "d12": 4
            - "d13": 3
            - "d14": 7
          - result:
            - "d14": 6
          - desc: "d13<d12 and d14[0]=1"
        - case6:
          - preconditions:
            - "d12": 4
            - "d13": 3
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "d13<d12 and d14[0]=0"
    - instruction:
      - name: "RR AND.LT"
      - asm: "and.lt %d14,%d13,%d12"
      - hex: "0bcd20e2"
      - testcases:
        - case1:
          - preconditions:
            - "d12": 3
            - "d13": 3
            - "d14": 7
          - result:
            - "d14": 6
          - desc: "d13=d12 and d14[0]=1"
        - case2:
          - preconditions:
            - "d12": 3
            - "d13": 3
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "d13=d12 and d14[0]=0"
        - case3:
          - preconditions:
            - "d12": 3
            - "d13": 4
            - "d14": 7
          - result:
            - "d14": 6
          - desc: "d13>d12 and d14[0]=1"
        - case4:
          - preconditions:
            - "d12": 3
            - "d13": 4
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "d13>d12 and d14[0]=0"
        - case5:
          - preconditions:
            - "d12": 4
            - "d13": 3
            - "d14": 7
          - result:
            - "d14": 7
          - desc: "d13<d12 and d14[0]=1"
        - case6:
          - preconditions:
            - "d12": 4
            - "d13": 3
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "d13<d12 and d14[0]=0"
    - instruction:
      - name: "RR AND.LT.U"
      - asm: "and.lt.u %d14,%d13,%d12"
      - hex: "0bcd30e2"
      - testcases:
        - case1:
          - preconditions:
            - "d12": 3
            - "d13": 3
            - "d14": 7
          - result:
            - "d14": 6
          - desc: "d13=d12 and d14[0]=1"
        - case2:
          - preconditions:
            - "d12": 3
            - "d13": 3
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "d13=d12 and d14[0]=0"
        - case3:
          - preconditions:
            - "d12": 3
            - "d13": 4
            - "d14": 7
          - result:
            - "d14": 6
          - desc: "d13>d12 and d14[0]=1"
        - case4:
          - preconditions:
            - "d12": 3
            - "d13": 4
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "d13>d12 and d14[0]=0"
        - case5:
          - preconditions:
            - "d12": 4
            - "d13": 3
            - "d14": 7
          - result:
            - "d14": 7
          - desc: "d13<d12 and d14[0]=1"
        - case6:
          - preconditions:
            - "d12": 4
            - "d13": 3
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "d13<d12 and d14[0]=0"
    - instruction:
      - name: "RR AND.NE"
      - asm: "and.ne %d14,%d13,%d12"
      - hex: "0bcd10e2"
      - testcases:
        - case1:
          - preconditions:
            - "d12": 3
            - "d13": 3
            - "d14": 7
          - result:
            - "d14": 6
          - desc: "d13=d12 and d14[0]=1"
        - case2:
          - preconditions:
            - "d12": 3
            - "d13": 3
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "d13=d12 and d14[0]=0"
        - case3:
          - preconditions:
            - "d12": 3
            - "d13": 4
            - "d14": 7
          - result:
            - "d14": 7
          - desc: "d13!=d12 and d14[0]=1"
        - case4:
          - preconditions:
            - "d12": 3
            - "d13": 4
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "d13!=d12 and d14[0]=0"
        - case5:
          - preconditions:
            - "d12": 4
            - "d13": 3
            - "d14": 7
          - result:
            - "d14": 7
          - desc: "d13!=d12 and d14[0]=1"
        - case6:
          - preconditions:
            - "d12": 4
            - "d13": 3
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "d13!=d12 and d14[0]=0"
    - instruction:
      - name: "RR ANDN"
      - asm: "andn %d4,%d2,%d3"
      - hex: "0f32e040"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 3
            - "d3": 3
          - result:
            - "d4": 0
          - desc: "d2=3, d3=3"
        - case2:
          - preconditions:
            - "d2": 3
            - "d3": 4
          - result:
            - "d4": 3
          - desc: "d2=3, d3=4"
        - case3:
          - preconditions:
            - "d2": 4
            - "d3": 3
          - result:
            - "d4": 4
          - desc: "d2=4, d3=3"
        - case4:
          - preconditions:
            - "d2": 4
            - "d3": 0xf
          - result:
            - "d4": 0
          - desc: "d2=4, d3=0xf"
    - instruction:
      - name: "RR CLO"
      - asm: "clo %d3,%d1"
      - hex: "0f01c031"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d3": 1
          - result:
            - "d3": 0
          - desc: "d1=3"
        - case2:
          - preconditions:
            - "d1": 0xf0ffffff
          - result:
            - "d3": 4
          - desc: "d1=0xf0ffffff"
        - case3:
          - preconditions:
            - "d1": 0xffffffff
          - result:
            - "d3": 32
          - desc: "d1=0xffffffff"
    - instruction:
      - name: "RR CLO.H"
      - asm: "clo.h %d3,%d1"
      - hex: "0f01d037"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xf000f000
          - result:
            - "d3": 0x40004
          - desc: "d1=0xf000f000"
        - case2:
          - preconditions:
            - "d1": 0xff00f003
            - "d3": 0
          - result:
            - "d3": 0x80004
          - desc: "d1=0xff00f003"
        - case3:
          - preconditions:
            - "d1": 0xffffffff
            - "d3": 0
          - result:
            - "d3": 0x100010
          - desc: "d1=0xffffffff"
    - instruction:
      - name: "RR CLS"
      - asm: "cls %d3,%d1"
      - hex: "0f01d031"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffffffff
            - "d3": 0
          - result:
            - "d3": 31
          - desc: "d1=0xffffffff"
        - case2:
          - preconditions:
            - "d1": 0xf0000000
          - result:
            - "d3": 3
          - desc: "d1=0xf0000000"
    - instruction:
      - name: "RR CLS.H"
      - asm: "cls.h %d3,%d1"
      - hex: "0f01e037"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffffffff
            - "d3": 0
          - result:
            - "d3": 0xf000f
          - desc: "d1=0xffffffff"
        - case2:
          - preconditions:
            - "d1": 0xf0000000
          - result:
            - "d3": 0x3000f
          - desc: "d1=0xf0000000"
    - instruction:
      - name: "RR CLZ"
      - asm: "clz %d3,%d1"
      - hex: "0f01b031"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
          - result:
            - "d3": 30
          - desc: "d1=3"
        - case2:
          - preconditions:
            - "d1": 0xfffffff
            - "d3": 0
          - result:
            - "d3": 4
          - desc: "d1=0xfffffff"
        - case3:
          - preconditions:
            - "d1": 0xf0ffffff
          - result:
            - "d3": 0
          - desc: "d1=0xf0ffffff"
        - case4:
          - preconditions:
            - "d1": 0x0f0fffff
            - "d3": 0
          - result:
            - "d3": 4
          - desc: "d1=0x0f0fffff"
    - instruction:
      - name: "RR CLZ.H"
      - asm: "clz.h %d3,%d1"
      - hex: "0f01c037"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xf000f000
            - "d3": 1
          - result:
            - "d3": 0
          - desc: "d1=0xf000f000"
        - case2:
          - preconditions:
            - "d1": 0x00ff0003
            - "d3": 0
          - result:
            - "d3": 0x8000e
          - desc: "d1=0x00ff0003"
        - case3:
          - preconditions:
            - "d1": 0xffffffff
            - "d3": 1
          - result:
            - "d3": 0
          - desc: "d1=0xffffffff"
    - instruction:
      - name: "RR DVINIT"
      - asm: "dvinit %e4,%d2,%d1"
      - hex: "4b12a041"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 0xf
          - result:
            - "d4": 0xf
            - "d5": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d2": 0xffffffff
          - result:
            - "d4": 0xffffffff
            - "d5": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RR DVINIT.B"
      - asm: "dvinit.b %e4,%d2,%d1"
      - hex: "4b12a045"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 0xf
          - result:
            - "d4": 0xf000000
            - "d5": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d2": 0xffffffff
          - result:
            - "d4": 0xffffffff
            - "d5": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RR DVINIT.BU"
      - asm: "dvinit.bu %e4,%d2,%d1"
      - hex: "4b12a044"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 0xf
          - result:
            - "d4": 0xf000000
            - "d5": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d2": 0xffffffff
          - result:
            - "d4": 0xff000000
            - "d5": 0xffffff
          - desc: ""
    - instruction:
      - name: "RR DVINIT.H"
      - asm: "dvinit.h %e4,%d2,%d1"
      - hex: "4b12a043"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 0xf
          - result:
            - "d4": 0x00f0000
            - "d5": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d2": 0xffffffff
          - result:
            - "d4": 0xffffffff
            - "d5": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RR DVINIT.HU"
      - asm: "dvinit.hu %e4,%d2,%d1"
      - hex: "4b12a042"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 0xf
          - result:
            - "d4": 0x00f0000
            - "d5": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d2": 0xffffffff
          - result:
            - "d4": 0xffff0000
            - "d5": 0xffff
          - desc: ""
    - instruction:
      - name: "RR DVINIT.U"
      - asm: "dvinit.u %e4,%d2,%d1"
      - hex: "4b12a040"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 0xf
          - result:
            - "d4": 0xf
            - "d5": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d2": 0xffffffff
            - "d5": 1
          - result:
            - "d4": 0xffffffff
            - "d5": 0
          - desc: ""
    - instruction:
      - name: "RR EQ"
      - asm: "eq %d5,%d2,%d4"
      - hex: "0b420051"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 3
            - "d4": 3
            - "d5": 0xf
          - result:
            - "d5": 1
          - desc: "d2=d4"
        - case2:
          - preconditions:
            - "d2": 3
            - "d4": 4
            - "d5": 0xf
          - result:
            - "d5": 0
          - desc: "d2!=d4"
    - instruction:
      - name: "RR EQ.A"
      - asm: "eq.a %d5,%a2,%a4"
      - hex: "01420054"
      - testcases:
        - case1:
          - preconditions:
            - "a2": 3
            - "a4": 3
            - "d5": 0xf
          - result:
            - "d5": 1
          - desc: "a2=a4"
        - case2:
          - preconditions:
            - "a2": 3
            - "a4": 4
            - "d5": 0xf
          - result:
            - "d5": 0
          - desc: "a2<a4"
    - instruction:
      - name: "RR EQ.B"
      - asm: "eq.b %d5,%d2,%d4"
      - hex: "0b420055"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 0xf
            - "d4": 0xf
            - "d5": 0x11
          - result:
            - "d5": 0xffffffff
          - desc: "d2=d4"
        - case2:
          - preconditions:
            - "d2": 0x111
            - "d4": 0x222
            - "d5": 0x11
          - result:
            - "d5": 0xffff0000
          - desc: "d2[32:16]=d4[32:16]"
        - case3:
          - preconditions:
            - "d2": 0x5634ff12
            - "d4": 0x6543ff21
          - result:
            - "d5": 0xff00
          - desc: "d2[15:8]=d4[15:8]"
    - instruction:
      - name: "RR EQ.H"
      - asm: "eq.h %d5,%d2,%d4"
      - hex: "0b420057"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 0xf
            - "d4": 0xf
          - result:
            - "d5": 0xffffffff
          - desc: "d2=d4"
        - case2:
          - preconditions:
            - "d2": 0x111
            - "d4": 0x222
          - result:
            - "d5": 0xffff0000
          - desc: "d2[32:16]=d4[32:16]"
        - case3:
          - preconditions:
            - "d2": 0x11100000
            - "d4": 0x22200000
          - result:
            - "d5": 0x0000ffff
          - desc: "d2[16:0]=d4[16:0]"
        - case4:
          - preconditions:
            - "d2": 0x5634ff12
            - "d4": 0x6543ff21
          - result:
            - "d5": 0x0
          - desc: "d2!=d4"
    - instruction:
      - name: "RR EQ.W"
      - asm: "eq.w %d5,%d2,%d4"
      - hex: "0b420059"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 0xf
            - "d4": 0xf
          - result:
            - "d5": 0xffffffff
          - desc: "d2=d4"
        - case2:
          - preconditions:
            - "d2": 0x111
            - "d4": 0x222
          - result:
            - "d5": 0
          - desc: "d2!=d4"
    - instruction:
      - name: "RR EQANY.B"
      - asm: "eqany.b %d5,%d2,%d4"
      - hex: "0b426055"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 4
            - "d4": 4
          - result:
            - "d5": 1
          - desc: "d2=d4"
        - case2:
          - preconditions:
            - "d2": 20
            - "d4": 4
          - result:
            - "d5": 1
          - desc: "d2[0:8]=d4[0:8]"
        - case3:
          - preconditions:
            - "d2": 0x88888880
            - "d4": 4
            - "d5": 1
          - result:
            - "d5": 0
          - desc: "d2[0:32]!=d4[0:32]"
    - instruction:
      - name: "RR EQANY.H"
      - asm: "eqany.h %d5,%d2,%d4"
      - hex: "0b426057"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 4
            - "d4": 4
          - result:
            - "d5": 1
          - desc: "d2=d4"
        - case2:
          - preconditions:
            - "d2": 20
            - "d4": 4
          - result:
            - "d5": 1
          - desc: "d2[0:8]=d4[0:8]"
        - case3:
          - preconditions:
            - "d2": 0x88888880
            - "d4": 4
            - "d5": 1
          - result:
            - "d5": 0
          - desc: "d2[0:32]!=d4[0:32]"
    - instruction:
      - name: "RR EQZ.A"
      - asm: "eqz.a %d5,%a2"
      - hex: "01028054"
      - testcases:
        - case1:
          - preconditions:
            - "a2": 3
          - result:
            - "d5": 0
          - desc: "a2=3"
        - case2:
          - preconditions:
            - "a2": 0
          - result:
            - "d5": 1
          - desc: "a2=0"
    - instruction:
      - name: "RR GE"
      - asm: "ge %d5,%d2,%d4"
      - hex: "0b424051"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 3
            - "d4": 3
          - result:
            - "d5": 1
          - desc: "d2=3, d4=3"
        - case2:
          - preconditions:
            - "d2": 3
            - "d4": 2
          - result:
            - "d5": 1
          - desc: "d2=3, d4=2"
        - case3:
          - preconditions:
            - "d2": 1
            - "d4": 2
          - result:
            - "d5": 0
          - desc: "d2=1, d4=2"
    - instruction:
      - name: "RR GE.U"
      - asm: "ge.u %d5,%d2,%d4"
      - hex: "0b425051"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 3
            - "d4": 3
          - result:
            - "d5": 1
          - desc: "d2=3, d4=3"
        - case2:
          - preconditions:
            - "d2": 3
            - "d4": 2
          - result:
            - "d5": 1
          - desc: "d2=3, d4=2"
        - case3:
          - preconditions:
            - "d2": 1
            - "d4": 2
          - result:
            - "d5": 0
          - desc: "d2=1, d4=2"
    - instruction:
      - name: "RR GE.A"
      - asm: "ge.a %d5,%a2,%a4"
      - hex: "01423054"
      - testcases:
        - case1:
          - preconditions:
            - "a2": 3
            - "a4": 3
          - result:
            - "d5": 1
          - desc: "a2=3, a4=3"
        - case2:
          - preconditions:
            - "a2": 3
            - "a4": 2
          - result:
            - "d5": 1
          - desc: "a2=3, a4=2"
        - case3:
          - preconditions:
            - "a2": 1
            - "a4": 2
          - result:
            - "d5": 0
          - desc: "a2=1, a4=2"
    - instruction:
      - name: "RR LT"
      - asm: "lt %d5,%d2,%d4"
      - hex: "0b422051"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 3
            - "d4": 3
            - "d5": 1
          - result:
            - "d5": 0
          - desc: "d2=d4"
        - case2:
          - preconditions:
            - "d2": 4
            - "d4": 3
            - "d5": 1
          - result:
            - "d5": 0
          - desc: "d2>d4"
        - case3:
          - preconditions:
            - "d2": 3
            - "d4": 4
          - result:
            - "d5": 1
          - desc: "d2<d4"
    - instruction:
      - name: "RR LT.U"
      - asm: "lt.u %d5,%d2,%d4"
      - hex: "0b423051"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 3
            - "d4": 3
            - "d5": 1
          - result:
            - "d5": 0
          - desc: "d2=d4"
        - case2:
          - preconditions:
            - "d2": 4
            - "d4": 3
            - "d5": 1
          - result:
            - "d5": 0
          - desc: "d2>d4"
        - case3:
          - preconditions:
            - "d2": 3
            - "d4": 4
          - result:
            - "d5": 1
          - desc: "d2<d4"
    - instruction:
      - name: "RR LT.A"
      - asm: "lt.a %d5,%a2,%a3"
      - hex: "01322054"
      - testcases:
        - case1:
          - preconditions:
            - "a2": 3
            - "a3": 3
            - "d5": 1
          - result:
            - "d5": 0
          - desc: "a2=a3"
        - case2:
          - preconditions:
            - "a2": 4
            - "a3": 3
            - "d5": 1
          - result:
            - "d5": 0
          - desc: "a2>a3"
        - case3:
          - preconditions:
            - "a2": 3
            - "a3": 4
          - result:
            - "d5": 1
          - desc: "a2<a3"
    - instruction:
      - name: "RR LT.B"
      - asm: "lt.b %d5,%d2,%d4"
      - hex: "0b422055"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 0xf
            - "d4": 0xf
            - "d5": 0x11
          - result:
            - "d5": 0
          - desc: "d2=d4"
        - case2:
          - preconditions:
            - "d2": 0x111
            - "d4": 0x222
            - "d5": 0x11
          - result:
            - "d5": 0xffff
          - desc: "d2[16:32]=d4[16:32]"
        - case3:
          - preconditions:
            - "d2": 0x5634ff12
            - "d4": 0x6543ff21
          - result:
            - "d5": 0xffff00ff
          - desc: "d2[8:15]=d4[8:15]"
        - case4:
          - preconditions:
            - "d2": 0x56ff3412
            - "d4": 0x65ff4321
          - result:
            - "d5": 0xff00ffff
          - desc: "d2[15:24]=d4[15:24]"
    - instruction:
      - name: "RR LT.BU"
      - asm: "lt.bu %d5,%d2,%d4"
      - hex: "0b423055"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 0xf
            - "d4": 0xf
            - "d5": 0x11
          - result:
            - "d5": 0
          - desc: "d2=d4"
        - case2:
          - preconditions:
            - "d2": 0x111
            - "d4": 0x222
            - "d5": 0x11
          - result:
            - "d5": 0xffff
          - desc: "d2[16:32]=d4[16:32]"
        - case3:
          - preconditions:
            - "d2": 0x5634ff12
            - "d4": 0x6543ff21
          - result:
            - "d5": 0xffff00ff
          - desc: "d2[8:15]=d4[8:15]"
        - case4:
          - preconditions:
            - "d2": 0x56ff3412
            - "d4": 0x65ff4321
          - result:
            - "d5": 0xff00ffff
          - desc: "d2[15:24]=d4[15:24]"
    - instruction:
      - name: "RR LT.H"
      - asm: "lt.h %d5,%d2,%d4"
      - hex: "0b422057"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 0xf
            - "d4": 0xf
          - result:
            - "d5": 0
          - desc: "d2=d4"
        - case2:
          - preconditions:
            - "d2": 0x111
            - "d4": 0x222
          - result:
            - "d5": 0xffff
          - desc: "d2[32:16]=d4[32:16]"
        - case3:
          - preconditions:
            - "d2": 0x11100000
            - "d4": 0x22200000
          - result:
            - "d5": 0xffff0000
          - desc: "d2[16:0]=d4[16:0]"
        - case4:
          - preconditions:
            - "d2": 0x5634ffff
            - "d4": 0x6543ffff
          - result:
            - "d5": 0xffff0000
          - desc: "d2[0:16]=d4[0:16]"
    - instruction:
      - name: "RR LT.HU"
      - asm: "lt.hu %d5,%d2,%d4"
      - hex: "0b423057"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 0xf
            - "d4": 0xf
          - result:
            - "d5": 0
          - desc: "d2=d4"
        - case2:
          - preconditions:
            - "d2": 0x111
            - "d4": 0x222
          - result:
            - "d5": 0xffff
          - desc: "d2[32:16]=d4[32:16]"
        - case3:
          - preconditions:
            - "d2": 0x11100000
            - "d4": 0x22200000
          - result:
            - "d5": 0xffff0000
          - desc: "d2[16:0]=d4[16:0]"
        - case4:
          - preconditions:
            - "d2": 0x5634ffff
            - "d4": 0x6543ffff
          - result:
            - "d5": 0xffff0000
          - desc: "d2[0:16]=d4[0:16]"
    - instruction:
      - name: "RR LT.W"
      - asm: "lt.w %d5,%d2,%d4"
      - hex: "0b422059"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 0xf
            - "d4": 0xf
          - result:
            - "d5": 0
          - desc: "d2=d4"
        - case2:
          - preconditions:
            - "d2": 0x222
            - "d4": 0x111
          - result:
            - "d5": 0
          - desc: "d2>d4"
        - case3:
          - preconditions:
            - "d2": 0x111
            - "d4": 0x222
          - result:
            - "d5": 0xffffffff
          - desc: "d2<d4"
    - instruction:
      - name: "RR LT.WU"
      - asm: "lt.wu %d5,%d2,%d4"
      - hex: "0b423059"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 0xf
            - "d4": 0xf
          - result:
            - "d5": 0
          - desc: "d2=d4"
        - case2:
          - preconditions:
            - "d2": 0x222
            - "d4": 0x111
          - result:
            - "d5": 0
          - desc: "d2>d4"
        - case3:
          - preconditions:
            - "d2": 0x111
            - "d4": 0x222
          - result:
            - "d5": 0xffffffff
          - desc: "d2<d4"
    - instruction:
      - name: "RR MAX"
      - asm: "max %d3,%d1,%d2"
      - hex: "0b21a031"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d2": 3
          - result:
            - "d3": 3
          - desc: "d1=3, d2=3"
        - case2:
          - preconditions:
            - "d1": 2
            - "d2": 3
          - result:
            - "d3": 3
          - desc: "d1=2, d2=3"
        - case3:
          - preconditions:
            - "d1": 2
            - "d2": 1
          - result:
            - "d3": 2
          - desc: "d1=2, d2=1"
    - instruction:
      - name: "RR MAX.U"
      - asm: "max.u %d3,%d1,%d2"
      - hex: "0b21b031"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d2": 3
          - result:
            - "d3": 3
          - desc: "d1=3, d2=3"
        - case2:
          - preconditions:
            - "d1": 2
            - "d2": 3
          - result:
            - "d3": 3
          - desc: "d1=2, d2=3"
        - case3:
          - preconditions:
            - "d1": 2
            - "d2": 1
          - result:
            - "d3": 2
          - desc: "d1=2, d2=1"
    - instruction:
      - name: "RR MAX.B"
      - asm: "max.b %d3,%d1,%d2"
      - hex: "0b21a035"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d2": 3
          - result:
            - "d3": 3
          - desc: "d1=3, d2=3"
        - case2:
          - preconditions:
            - "d1": 0x12341256
            - "d2": 0x33333333
          - result:
            - "d3": 0x33343356
          - desc: "d1=0x12341256, d2=0x33333333"
    - instruction:
      - name: "RR MAX.BU"
      - asm: "max.bu %d3,%d1,%d2"
      - hex: "0b21b035"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d2": 3
          - result:
            - "d3": 3
          - desc: "d1=3, d2=3"
        - case2:
          - preconditions:
            - "d1": 0x12341256
            - "d2": 0x33333333
          - result:
            - "d3": 0x33343356
          - desc: "d1=0x12341256, d2=0x33333333"
    - instruction:
      - name: "RR MAX.H"
      - asm: "max.h %d3,%d1,%d2"
      - hex: "0b21a037"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d2": 3
          - result:
            - "d3": 3
          - desc: "d1=3, d2=3"
        - case2:
          - preconditions:
            - "d1": 0x43211256
            - "d2": 0x33333333
          - result:
            - "d3": 0x43213333
          - desc: "d1=0x43211256, d2=0x33333333"
    - instruction:
      - name: "RR MAX.HU"
      - asm: "max.hu %d3,%d1,%d2"
      - hex: "0b21b037"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d2": 3
          - result:
            - "d3": 3
          - desc: "d1=3, d2=3"
        - case2:
          - preconditions:
            - "d1": 0x43211256
            - "d2": 0x33333333
          - result:
            - "d3": 0x43213333
          - desc: "d1=0x43211256, d2=0x33333333"
    - instruction:
      - name: "RR MIN"
      - asm: "min %d3,%d1,%d2"
      - hex: "0b218031"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d2": 3
          - result:
            - "d3": 3
          - desc: "d1=3, d2=3"
        - case2:
          - preconditions:
            - "d1": 2
            - "d2": 3
          - result:
            - "d3": 2
          - desc: "d1=2, d2=3"
        - case3:
          - preconditions:
            - "d1": 2
            - "d2": 1
          - result:
            - "d3": 1
          - desc: "d1=2, d2=1"
    - instruction:
      - name: "RR MIN.U"
      - asm: "min.u %d3,%d1,%d2"
      - hex: "0b219031"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d2": 3
          - result:
            - "d3": 3
          - desc: "d1=3, d2=3"
        - case2:
          - preconditions:
            - "d1": 2
            - "d2": 3
          - result:
            - "d3": 2
          - desc: "d1=2, d2=3"
        - case3:
          - preconditions:
            - "d1": 2
            - "d2": 1
          - result:
            - "d3": 1
          - desc: "d1=2, d2=1"
    - instruction:
      - name: "RR MIN.B"
      - asm: "min.b %d3,%d1,%d2"
      - hex: "0b218035"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d2": 3
          - result:
            - "d3": 3
          - desc: "d1=3, d2=3"
        - case2:
          - preconditions:
            - "d1": 0x12341256
            - "d2": 0x33333333
          - result:
            - "d3": 0x12331233
          - desc: "d1=0x12341256, d2=0x33333333"
    - instruction:
      - name: "RR MIN.BU"
      - asm: "min.bu %d3,%d1,%d2"
      - hex: "0b219035"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d2": 3
          - result:
            - "d3": 3
          - desc: "d1=3, d2=3"
        - case2:
          - preconditions:
            - "d1": 0x12341256
            - "d2": 0x33333333
          - result:
            - "d3": 0x12331233
          - desc: "d1=0x12341256, d2=0x33333333"
    - instruction:
      - name: "RR MIN.H"
      - asm: "min.h %d3,%d1,%d2"
      - hex: "0b218037"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d2": 3
          - result:
            - "d3": 3
          - desc: "d1=3, d2=3"
        - case2:
          - preconditions:
            - "d1": 0x43211256
            - "d2": 0x33333333
          - result:
            - "d3": 0x33331256
          - desc: "d1=0x43211256, d2=0x33333333"
    - instruction:
      - name: "RR MIN.HU"
      - asm: "min.hu %d3,%d1,%d2"
      - hex: "0b219037"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d2": 3
          - result:
            - "d3": 3
          - desc: "d1=3, d2=3"
        - case2:
          - preconditions:
            - "d1": 0x43211256
            - "d2": 0x33333333
          - result:
            - "d3": 0x33331256
          - desc: "d1=0x43211256, d2=0x33333333"
    - instruction:
      - name: "RR MOV"
      - asm: "mov %d4, %d2"
      - hex: "0b20f041"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 3
          - result:
            - "d4": 3
          - desc: "d2=3"
        - case2:
          - preconditions:
            - "d2": 0xa
          - result:
            - "d4": 0xa
          - desc: "d2=0xa"
    - instruction:
      - name: "RR MOV.A"
      - asm: "mov.a %a4, %d2"
      - hex: "01203046"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 3
          - result:
            - "a4": 3
          - desc: "d2=3"
        - case2:
          - preconditions:
            - "d2": 0xa
          - result:
            - "a4": 0xa
          - desc: "d2=0xa"
    - instruction:
      - name: "RR MOV.AA"
      - asm: "mov.aa %a4, %a2"
      - hex: "01200040"
      - testcases:
        - case1:
          - preconditions:
            - "a2": 3
          - result:
            - "a4": 3
          - desc: "a2=3"
        - case2:
          - preconditions:
            - "a2": 0xa
          - result:
            - "a4": 0xa
          - desc: "a2=0xa"
    - instruction:
      - name: "RR MOV.D"
      - asm: "mov.d %d4, %a2"
      - hex: "0120c044"
      - testcases:
        - case1:
          - preconditions:
            - "a2": 3
          - result:
            - "d4": 3
          - desc: "a2=3"
        - case2:
          - preconditions:
            - "a2": 0xa
          - result:
            - "d4": 0xa
          - desc: "a2=0xa"
    - instruction:
      - name: "RR NAND"
      - asm: "nand %d3,%d1,%d2"
      - hex: "0f219030"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d2": 3
          - result:
            - "d3": 0xfffffffc
          - desc: "d1=3, d2=3"
        - case2:
          - preconditions:
            - "d1": 3
            - "d2": 4
          - result:
            - "d3": 0xffffffff
          - desc: "d1=3, d2=4"
        - case3:
          - preconditions:
            - "d1": 4
            - "d2": 0xf
          - result:
            - "d3": 0xfffffffb
          - desc: "d1=4, d2=0xf"
    - instruction:
      - name: "RR NE"
      - asm: "ne %d3,%d2,%d1"
      - hex: "0b121031"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d2": 3
          - result:
            - "d3": 0
          - desc: "d1=3, d2=3"
        - case2:
          - preconditions:
            - "d1": 3
            - "d2": 4
          - result:
            - "d3": 1
          - desc: "d1=3, d2=4"
        - case3:
          - preconditions:
            - "d1": 4
            - "d2": 3
          - result:
            - "d3": 1
          - desc: "d1=4, d2=3"
    - instruction:
      - name: "RR NE.A"
      - asm: "ne.a %d3,%a2,%a1"
      - hex: "01121034"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 3
            - "a2": 3
          - result:
            - "d3": 0
          - desc: "a1=3, a2=3"
        - case2:
          - preconditions:
            - "a1": 3
            - "a2": 4
          - result:
            - "d3": 1
          - desc: "a1=3, a2=4"
        - case3:
          - preconditions:
            - "a1": 4
            - "a2": 3
          - result:
            - "d3": 1
          - desc: "a1=4, a2=3"
    - instruction:
      - name: "RR NEZ.A"
      - asm: "nez.a %d3,%a2"
      - hex: "01029034"
      - testcases:
        - case1:
          - preconditions:
            - "a2": 3
          - result:
            - "d3": 1
          - desc: "a2=3"
        - case2:
          - preconditions:
            - "a2": 0
            - "d3": 1
          - result:
            - "d3": 0
          - desc: "a2=0"
    - instruction:
      - name: "RR NOR"
      - asm: "nor %d3,%d1,%d2"
      - hex: "0f21b030"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d2": 3
          - result:
            - "d3": 0xfffffffc
          - desc: "d1=3, d2=3"
        - case2:
          - preconditions:
            - "d1": 3
            - "d2": 4
          - result:
            - "d3": 0xfffffff8
          - desc: "d1=3, d2=4"
        - case3:
          - preconditions:
            - "d1": 4
            - "d2": 0xf
          - result:
            - "d3": 0xfffffff0
          - desc: "d1=4, d2=0xf"
    - instruction:
      - name: "RR OR"
      - asm: "or %d3,%d1,%d2"
      - hex: "0f21a030"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d2": 3
          - result:
            - "d3": 3
          - desc: "d1=3, d2=3"
        - case2:
          - preconditions:
            - "d1": 3
            - "d2": 4
          - result:
            - "d3": 7
          - desc: "d1=3, d2=4"
        - case3:
          - preconditions:
            - "d1": 4
            - "d2": 0xf
          - result:
            - "d3": 0xf
          - desc: "d1=4, d2=0xf"
    - instruction:
      - name: "RR OR.EQ"
      - asm: "or.eq %d3,%d1,%d2"
      - hex: "0b217032"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d2": 3
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1=d2 and d3[0]=1"
        - case2:
            - preconditions:
              - "d1": 3
              - "d2": 3
              - "d3": 8
            - result:
              - "d3": 9
            - desc: "d1=d2 and d3[0]=0"
        - case3:
          - preconditions:
            - "d1": 3
            - "d2": 4
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1!=d2 and d3[0]=1"
        - case4:
          - preconditions:
            - "d1": 3
            - "d2": 4
            - "d3": 8
          - result:
            - "d3": 8
          - desc: "d1!=d2 and d3[0]=0"
    - instruction:
      - name: "RR OR.GE"
      - asm: "or.ge %d3,%d1,%d0"
      - hex: "0b01b032"
      - testcases:
        - case1:
          - preconditions:
            - "d0": 3
            - "d1": 3
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d0=d1 and d3[0]=1"
        - case2:
          - preconditions:
            - "d0": 3
            - "d1": 3
            - "d3": 8
          - result:
            - "d3": 9
          - desc: "d0=d1 and d3[0]=0"
        - case3:
          - preconditions:
            - "d0": 3
            - "d1": 4
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d0<d1 and d3[0]=1"
        - case4:
          - preconditions:
            - "d0": 3
            - "d1": 4
            - "d3": 8
          - result:
            - "d3": 9
          - desc: "d0<d1 and d3[0]=0"
        - case5:
          - preconditions:
            - "d0": 4
            - "d1": 3
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d0>d1 and d3[0]=1"
        - case6:
          - preconditions:
            - "d0": 4
            - "d1": 3
            - "d3": 8
          - result:
            - "d3": 8
          - desc: "d0>d1 and d3[0]=0"
    - instruction:
      - name: "RR OR.GE.U"
      - asm: "or.ge.u %d3,%d1,%d9"
      - hex: "0b91c032"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d9": 3
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1=d9 and d3[0]=1"
        - case2:
          - preconditions:
            - "d1": 3
            - "d9": 3
            - "d3": 8
          - result:
            - "d3": 9
          - desc: "d1=d9 and d3[0]=0"
        - case3:
          - preconditions:
            - "d1": 4
            - "d9": 3
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1>d9 and d3[0]=1"
        - case4:
          - preconditions:
            - "d1": 4
            - "d9": 3
            - "d3": 8
          - result:
            - "d3": 9
          - desc: "d1>d9 and d3[0]=0"
        - case5:
          - preconditions:
            - "d1": 3
            - "d9": 4
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1<d9 and d3[0]=1"
        - case6:
          - preconditions:
            - "d1": 3
            - "d9": 4
            - "d3": 8
          - result:
            - "d3": 8
          - desc: "d1<d9 and d3[0]=0"
    - instruction:
      - name: "RR OR.LT"
      - asm: "or.lt %d3,%d1,%d9"
      - hex: "0b919032"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d9": 3
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1=d9 and d3[0]=1"
        - case2:
          - preconditions:
            - "d1": 3
            - "d9": 3
            - "d3": 8
          - result:
            - "d3": 8
          - desc: "d1=d9 and d3[0]=0"
        - case3:
          - preconditions:
            - "d1": 3
            - "d9": 4
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1<d9 and d3[0]=1"
        - case4:
          - preconditions:
            - "d1": 3
            - "d9": 4
            - "d3": 8
          - result:
            - "d3": 9
          - desc: "d1<d9 and d3[0]=0"
        - case5:
          - preconditions:
            - "d1": 4
            - "d9": 3
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1>d9 and d3[0]=1"
        - case6:
          - preconditions:
            - "d1": 4
            - "d9": 3
            - "d3": 8
          - result:
            - "d3": 8
          - desc: "d1>d9 and d3[0]=0"
    - instruction:
      - name: "RR OR.LT.U"
      - asm: "or.lt.u %d3,%d1,%d9"
      - hex: "0b91a032"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d9": 3
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1=d9 and d3[0]=1"
        - case2:
          - preconditions:
            - "d1": 3
            - "d9": 3
            - "d3": 8
          - result:
            - "d3": 8
          - desc: "d1=d9 and d3[0]=0"
        - case3:
          - preconditions:
            - "d1": 3
            - "d9": 4
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1<d9 and d3[0]=1"
        - case4:
          - preconditions:
            - "d1": 3
            - "d9": 4
            - "d3": 8
          - result:
            - "d3": 9
          - desc: "d1<d9 and d3[0]=0"
        - case5:
          - preconditions:
            - "d1": 4
            - "d9": 3
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1>d9 and d3[0]=1"
        - case6:
          - preconditions:
            - "d1": 4
            - "d9": 3
            - "d3": 8
          - result:
            - "d3": 8
          - desc: "d1>d9 and d3[0]=0"
    - instruction:
      - name: "RR OR.NE"
      - asm: "or.ne %d3,%d1,%d9"
      - hex: "0b918032"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d9": 3
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1=d9 and d3[0]=1"
        - case2:
          - preconditions:
            - "d1": 3
            - "d9": 3
            - "d3": 8
          - result:
            - "d3": 8
          - desc: "d1=d9 and d3[0]=0"
        - case3:
          - preconditions:
            - "d1": 3
            - "d9": 4
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1<d9 and d3[0]=1"
        - case4:
          - preconditions:
            - "d1": 3
            - "d9": 4
            - "d3": 8
          - result:
            - "d3": 9
          - desc: "d1<d9 and d3[0]=0"
        - case5:
          - preconditions:
            - "d1": 4
            - "d9": 3
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1>d9 and d3[0]=1"
        - case6:
          - preconditions:
            - "d1": 4
            - "d9": 3
            - "d3": 8
          - result:
            - "d3": 9
          - desc: "d1>d9 and d3[0]=0"
    - instruction:
      - name: "RR ORN"
      - asm: "orn %d3,%d1,%d2"
      - hex: "0f21f030"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d2": 3
          - result:
            - "d3": 0xffffffff
          - desc: "d1=3, d2=3"
        - case2:
          - preconditions:
            - "d1": 3
            - "d2": 4
          - result:
            - "d3": 0xfffffffb
          - desc: "d1=3, d2=4"
        - case3:
          - preconditions:
            - "d1": 4
            - "d2": 3
          - result:
            - "d3": 0xfffffffc
          - desc: "d1=4, d2=3"
    - instruction:
      - name: "RR SH"
      - asm: "sh %d3,%d1,%d2"
      - hex: "0f210030"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d2": 3
          - result:
            - "d3": 0x18
          - desc: "d1=3, d2=3"
        - case2:
          - preconditions:
            - "d1": 4
            - "d2": 3
          - result:
            - "d3": 32
          - desc: "d1=4, d2=3"
        - case3:
          - preconditions:
            - "d1": 4
            - "d2": 0
          - result:
            - "d3": 4
          - desc: "d1=4, d2=0"
        - case4:
          - preconditions:
            - "d1": 0xf
            - "d2": -1
          - result:
            - "d3": 7
          - desc: "d1=4, d2=0"
    - instruction:
      - name: "RR SH.EQ"
      - asm: "sh.eq %d3,%d2,%d1"
      - hex: "0b127033"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d2": 3
            - "d3": 7
          - result:
            - "d3": 15
          - desc: "d1=3, d2=3"
        - case2:
          - preconditions:
            - "d1": 4
            - "d2": 3
            - "d3": 7
          - result:
            - "d3": 14
          - desc: "d1=4, d2=3"
    - instruction:
      - name: "RR SH.GE"
      - asm: "sh.ge %d5,%d2,%d1"
      - hex: "0b12b053"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d2": 3
            - "d5": 7
          - result:
            - "d5": 15
          - desc: "d1=3, d2=3"
        - case2:
          - preconditions:
            - "d1": 3
            - "d2": 4
            - "d5": 7
          - result:
            - "d5": 15
          - desc: "d1=3, d2=4"
        - case3:
          - preconditions:
            - "d1": 4
            - "d2": 3
            - "d5": 7
          - result:
            - "d5": 14
          - desc: "d1=4, d2=3"
    - instruction:
      - name: "RR SH.GE.U"
      - asm: "sh.ge.u %d3,%d2,%d1"
      - hex: "0b12c033"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d2": 3
            - "d3": 7
          - result:
            - "d3": 15
          - desc: "d1=3, d2=3"
        - case2:
          - preconditions:
            - "d1": 3
            - "d2": 4
            - "d3": 7
          - result:
            - "d3": 15
          - desc: "d1=3, d2=4"
        - case3:
          - preconditions:
            - "d1": 4
            - "d2": 3
            - "d3": 7
          - result:
            - "d3": 14
          - desc: "d1=4, d2=3"
    - instruction:
      - name: "RR SH.LT"
      - asm: "sh.lt %d5,%d2,%d1"
      - hex: "0b129053"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d2": 3
            - "d5": 7
          - result:
            - "d5": 14
          - desc: "d1=3, d2=3"
        - case2:
          - preconditions:
            - "d1": 3
            - "d2": 4
            - "d5": 7
          - result:
            - "d5": 14
          - desc: "d1=3, d2=4"
        - case3:
          - preconditions:
            - "d1": 4
            - "d2": 3
            - "d5": 7
          - result:
            - "d5": 15
          - desc: "d1=4, d2=3"
    - instruction:
      - name: "RR SH.LT.U"
      - asm: "sh.lt.u %d5,%d2,%d1"
      - hex: "0b12a053"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d2": 3
            - "d5": 7
          - result:
            - "d5": 14
          - desc: "d1=3, d2=3"
        - case2:
          - preconditions:
            - "d1": 3
            - "d2": 4
            - "d5": 7
          - result:
            - "d5": 14
          - desc: "d1=3, d2=4"
        - case3:
          - preconditions:
            - "d1": 4
            - "d2": 3
            - "d5": 7
          - result:
            - "d5": 15
          - desc: "d1=4, d2=3"
    - instruction:
      - name: "RR SH.H"
      - asm: "sh.h %d5,%d2,%d1"
      - hex: "0f120054"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 5
            - "d2": 0x10000
            - "d5": 0
          - result:
            - "d5": 0x200000
          - desc: "d1=5, d2=0x10000"
        - case2:
          - preconditions:
            - "d1": 5
            - "d2": 0x1
            - "d5": 0
          - result:
            - "d5": 0x20
          - desc: "d1=5, d2=0x1"
        - case3:
          - preconditions:
            - "d1": 5
            - "d2": 0x10001
            - "d5": 0
          - result:
            - "d5": 0x200020
          - desc: "d1=5, d2=0x10001"
        - case4:
          - preconditions:
            - "d1": 0
            - "d2": 0x10000
            - "d5": 0
          - result:
            - "d5": 0x10000
          - desc: "d1=0, d2=0x10000"
        - case5:
          - preconditions:
            - "d1": 0
            - "d2": 0x1
            - "d5": 0
          - result:
            - "d5": 0x1
          - desc: "d1=0, d2=0x1"
        - case6:
          - preconditions:
            - "d1": 0
            - "d2": 0x10001
            - "d5": 0
          - result:
            - "d5": 0x10001
          - desc: "d1=0, d2=0x10001"
        - case7:
          - preconditions:
            - "d1": -1
            - "d2": 0x10000
            - "d5": 1
          - result:
            - "d5": 0
          - desc: "d1=-1, d2=0x10000"
        - case8:
          - preconditions:
            - "d1": -1
            - "d2": 0x1
            - "d5": 1
          - result:
            - "d5": 0
          - desc: "d1=-1, d2=0x1"
        - case9:
          - preconditions:
            - "d1": -1
            - "d2": 0x10001
            - "d5": 1
          - result:
            - "d5": 0
          - desc: "d1=-1, d2=0x10001"
        - case10:
          - preconditions:
            - "d1": -1
            - "d2": 0x200020
            - "d5": 0
          - result:
            - "d5": 0x100010
          - desc: "d1=-1, d2=0x200020"
    - instruction:
      - name: "RR SH.NE"
      - asm: "sh.ne %d3,%d2,%d1"
      - hex: "0b128033"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d2": 3
            - "d3": 7
          - result:
            - "d3": 14
          - desc: "d1=3, d2=3"
        - case2:
          - preconditions:
            - "d1": 4
            - "d2": 3
            - "d3": 7
          - result:
            - "d3": 15
          - desc: "d1=4, d2=3"
    - instruction:
      - name: "RR SHA"
      - asm: "sha %d3,%d1,%d2"
      - hex: "0f211030"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d2": 3
          - result:
            - "d3": 0x18
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 4
            - "d2": 3
          - result:
            - "d3": 32
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 4
            - "d2": 0
          - result:
            - "d3": 4
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0xf
            - "d2": -1
          - result:
            - "d3": 7
          - desc: ""
    - instruction:
      - name: "RR SHA.H"
      - asm: "sha.h %d3,%d1,%d2"
      - hex: "0f211034"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0x10001
            - "d2": 3
          - result:
            - "d3": 0x80008
          - desc: "d2=3"
        - case2:
          - preconditions:
            - "d1": 0x10001
            - "d2": 0
          - result:
            - "d3": 0x10001
          - desc: "d2=0x10001"
        - case3:
          - preconditions:
            - "d1": 0x10001
            - "d2": -1
          - result:
            - "d3": 0
          - desc: "d2=-1"
        - case4:
          - preconditions:
            - "d1": 0x30003
            - "d2": -1
          - result:
            - "d3": 0x10001
          - desc: "d2=-1"
    - instruction:
      - name: "RR SHAS"
      - asm: "shas %d3,%d1,%d2"
      - hex: "0f212030"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d2": 3
          - result:
            - "d3": 24
          - desc: "d1=3, d2=3"
        - case2:
          - preconditions:
            - "d1": 4
            - "d2": 3
          - result:
            - "d3": 32
          - desc: "d1=4, d2=3"
        - case3:
          - preconditions:
            - "d1": 3
            - "d2": 4
          - result:
            - "d3": 48
          - desc: "d1=3, d2=4"
    - instruction:
      - name: "RR SUB"
      - asm: "sub %d4,%d2,%d3"
      - hex: "0b328040"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 3
            - "d3": 3
          - result:
            - "d4": 0
          - desc: "d2=d3"
        - case2:
          - preconditions:
            - "d2": 4
            - "d3": 3
          - result:
            - "d4": 1
          - desc: "d2>d3"
        - case3:
          - preconditions:
            - "d2": 3
            - "d3": 4
          - result:
            - "d4": 0xffffffff  # -1
          - desc: "d2<d3"
    - instruction:
      - name: "RR SUB.A"
      - asm: "sub.a %a4,%a2,%a3"
      - hex: "01322040"
      - testcases:
        - case1:
          - preconditions:
            - "a2": 3
            - "a3": 3
          - result:
            - "a4": 0
          - desc: "a2=a3"
        - case2:
          - preconditions:
            - "a2": 4
            - "a3": 3
          - result:
            - "a4": 1
          - desc: "a2>a3"
        - case3:
          - preconditions:
            - "a2": 3
            - "a3": 4
          - result:
            - "a4": 0xffffffff  # -1
          - desc: "a2<a3"
    - instruction:
      - name: "RR SUB.B"
      - asm: "sub.b %d5,%d2,%d1"
      - hex: "0b128054"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d2": 3
            - "d5": 1
          - result:
            - "d5": 0
          - desc: "d2=d1"
        - case2:
          - preconditions:
            - "d1": 3
            - "d2": 4
            - "d5": 0
          - result:
            - "d5": 1
          - desc: "d2>d1"
        - case3:
          - preconditions:
            - "d1": 4
            - "d2": 3
            - "d5": 0
          - result:
            - "d5": 0xff
          - desc: "d2<d1, test byte 0."
        - case4:
          - preconditions:
            - "d1": 0x300
            - "d2": 0x400
            - "d5": 0
          - result:
            - "d5": 0x100
          - desc: "d2>d1, test byte 1."
        - case5:
          - preconditions:
            - "d1": 0x30000
            - "d2": 0x40000
            - "d5": 0
          - result:
            - "d5": 0x10000
          - desc: "d2>d1, test byte 2."
        - case6:
          - preconditions:
            - "d1": 0x3000000
            - "d2": 0x4000000
            - "d5": 0
          - result:
            - "d5": 0x1000000
          - desc: "d2>d1, test byte 3."
    - instruction:
      - name: "RR SUB.H"
      - asm: "sub.h %d5,%d2,%d1"
      - hex: "0b128056"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d2": 3
            - "d5": 1
          - result:
            - "d5": 0
          - desc: "d2=d1"
        - case2:
          - preconditions:
            - "d1": 3
            - "d2": 4
            - "d5": 0
          - result:
            - "d5": 1
          - desc: "d2!=d1"
        - case3:
          - preconditions:
            - "d1": 0x40004
            - "d2": 0x30003
            - "d5": 0
          - result:
            - "d5": 0xffffffff
          - desc: "d2<d1, test byte 0."
        - case4:
          - preconditions:
            - "d1": 0x3000
            - "d2": 0x4000
            - "d5": 0
          - result:
            - "d5": 0x1000
          - desc: "d2>d1, test byte 1."
        - case5:
          - preconditions:
            - "d1": 0x40000
            - "d2": 0x30000
            - "d5": 0
          - result:
            - "d5": 0xffff0000
          - desc: "d2<d1, test byte 2."
        - case6:
          - preconditions:
            - "d1": 0x3000004
            - "d2": 0x4000003
            - "d5": 0
          - result:
            - "d5": 0x100ffff
          - desc: "d2>d1, test byte 3."
    - instruction:
      - name: "RR SUB.C"
      - asm: "subc %d5,%d2,%d1"
      - hex: "0b12d050"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d2": 3
          - result:
            - "d5": 0xffffffff
            - "psw": 0
          - desc: "d2=d1, PSW.C=0"
        - case2:
          - preconditions:
            - "d1": 3
            - "d2": 3
            - "psw": 0x80000000
            - "d5": 1
          - result:
            - "d5": 0
            - "psw": 0x80000000
          - desc: "d2=d1, PSW.C=1"
        - case3:
          - preconditions:
            - "d1": 3
            - "d2": 4
            - "d5": 1
          - result:
            - "d5": 0
            - "psw": 0x80000000
          - desc: "d2!=d1"
    - instruction:
      - name: "RR SUBS"
      - asm: "subs %d5,%d2,%d1"
      - hex: "0b12a050"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d2": 3
          - result:
            - "d5": 0
          - desc: "d2=d1"
        - case2:
          - preconditions:
            - "d1": 4
            - "d2": 3
          - result:
            - "d5": 0xffffffff  # -1
          - desc: "d2<d1"
        - case3:
          - preconditions:
            - "d1": 3
            - "d2": 4
          - result:
            - "d5": 1
          - desc: "d2>d1"
    - instruction:
      - name: "RR SUBS.U"
      - asm: "subs.u %d5,%d2,%d1"
      - hex: "0b12b050"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d2": 3
          - result:
            - "d5": 0
          - desc: "d2=d1"
        - case2:
          - preconditions:
            - "d1": 4
            - "d2": 3
          - result:
            - "d5": 0
          - desc: "d2<d1"
        - case3:
          - preconditions:
            - "d1": 3
            - "d2": 4
          - result:
            - "d5": 1
          - desc: "d2>d1"
    - instruction:
      - name: "RR SUBS.H"
      - asm: "subs.h %d5,%d2,%d1"
      - hex: "0b12a056"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0x10001
            - "d2": 0x10001
          - result:
            - "d5": 0
          - desc: "d2=d1"
        - case2:
          - preconditions:
            - "d1": 0x10001
            - "d2": 0x20002
          - result:
            - "d5": 0x10001
          - desc: "d2>d1"
        - case3:
          - preconditions:
            - "d1": 0x20002
            - "d2": 0x10001
          - result:
            - "d5": 0xffffffff
          - desc: "d2<d1"
        - case4:
          - preconditions:
            - "d1": 0x28fff
            - "d2": 0x10001
          - result:
            - "d5": 0xffff7002
          - desc: "d2<d1"
        - case5:
          - preconditions:
            - "d1": 0x2ffff
            - "d2": 0x10001
          - result:
            - "d5": 0xffff0002
          - desc: "d2<d1"
    - instruction:
      - name: "RR SUBS.HU"
      - asm: "subs.hu %d5,%d2,%d1"
      - hex: "0b12b056"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0x10001
            - "d2": 0x10001
          - result:
            - "d5": 0
          - desc: "d1=d2"
        - case2:
          - preconditions:
            - "d1": 0x10001
            - "d2": 0x20002
          - result:
            - "d5": 0x10001
          - desc: "d2>d1"
        - case3:
          - preconditions:
            - "d1": 0x20002
            - "d2": 0x10001
          - result:
            - "d5": 0
          - desc: "d2<d1"
        - case4:
          - preconditions:
            - "d1": 0x28fff
            - "d2": 0x10001
          - result:
            - "d5": 0
          - desc: "d2<d1"
        - case5:
          - preconditions:
            - "d1": 0x2ffff
            - "d2": 0x10001
          - result:
            - "d5": 0
          - desc: "d2<d1"
    - instruction:
      - name: "RR SUBX"
      - asm: "subx %d5,%d2,%d1"
      - hex: "0b12c050"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d2": 3
          - result:
            - "d5": 0
            - "psw": 0x80000000
          - desc: "d2=d1"
        - case2:
          - preconditions:
            - "d1": 3
            - "d2": 4
          - result:
            - "d5": 1
            - "psw": 0x80000000
          - desc: "d2>d1"
        - case3:
          - preconditions:
            - "d1": 4
            - "d2": 3
            - "psw": 0x80000000
          - result:
            - "d5": 0xffffffff  # -1
            - "psw": 0
          - desc: "d2<d1"
    - instruction:
      - name: "RR XNOR"
      - asm: "xnor %d3,%d1,%d2"
      - hex: "0f21d030"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d2": 3
          - result:
            - "d3": 0xffffffff
          - desc: "d1=3, d2=3"
        - case2:
          - preconditions:
            - "d1": 4
            - "d2": 3
          - result:
            - "d3": 0xfffffff8
          - desc: "d1=4, d2=3"
        - case3:
          - preconditions:
            - "d1": 3
            - "d2": 4
          - result:
            - "d3": 0xfffffff8
          - desc: "d1=3, d2=4"
    - instruction:
      - name: "RR XOR"
      - asm: "xor %d3,%d1,%d2"
      - hex: "0f21c030"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d2": 3
          - result:
            - "d3": 0
          - desc: "d1=3, d2=3"
        - case2:
          - preconditions:
            - "d1": 4
            - "d2": 3
          - result:
            - "d3": 7
          - desc: "d1=4, d2=3"
        - case3:
          - preconditions:
            - "d1": 3
            - "d2": 4
          - result:
            - "d3": 7
          - desc: "d1=3, d2=4"
    - instruction:
      - name: "RR XOR.EQ"
      - asm: "xor.eq %d3,%d1,%d2"
      - hex: "0b21f032"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d2": 3
            - "d3": 7
          - result:
            - "d3": 6
          - desc: "d1=d2 and d3[0]=1"
        - case2:
          - preconditions:
            - "d1": 3
            - "d2": 3
            - "d3": 8
          - result:
            - "d3": 9
          - desc: "d1=d2 and d3[0]=0"
        - case3:
          - preconditions:
            - "d1": 4
            - "d2": 3
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1>d2 and d3[0]=1"
        - case4:
          - preconditions:
            - "d1": 4
            - "d2": 3
            - "d3": 8
          - result:
            - "d3": 8
          - desc: "d1>d2 and d3[0]=0"
        - case5:
          - preconditions:
            - "d1": 3
            - "d2": 4
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1<d2 and d3[0]=1"
        - case6:
          - preconditions:
            - "d1": 3
            - "d2": 4
            - "d3": 8
          - result:
            - "d3": 8
          - desc: "d1<d2 and d3[0]=0"
    - instruction:
      - name: "RR XOR.GE"
      - asm: "xor.ge %d3,%d1,%d2"
      - hex: "0b213033"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d2": 3
            - "d3": 7
          - result:
            - "d3": 6
          - desc: "d1=d2 and d3[0]=1"
        - case2:
          - preconditions:
            - "d1": 3
            - "d2": 3
            - "d3": 8
          - result:
            - "d3": 9
          - desc: "d1=d2 and d3[0]=0"
        - case3:
          - preconditions:
            - "d1": 4
            - "d2": 3
            - "d3": 7
          - result:
            - "d3": 6
          - desc: "d1>d2 and d3[0]=1"
        - case4:
          - preconditions:
            - "d1": 4
            - "d2": 3
            - "d3": 8
          - result:
            - "d3": 9
          - desc: "d1>d2 and d3[0]=0"
        - case5:
          - preconditions:
            - "d1": 3
            - "d2": 4
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1<d2 and d3[0]=1"
        - case6:
          - preconditions:
            - "d1": 3
            - "d2": 4
            - "d3": 8
          - result:
            - "d3": 8
          - desc: "d1<d2 and d3[0]=0"
    - instruction:
      - name: "RR XOR.GE.U"
      - asm: "xor.ge.u %d3,%d1,%d2"
      - hex: "0b214033"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d2": 3
            - "d3": 7
          - result:
            - "d3": 6
          - desc: "d1=d2 and d3[0]=1"
        - case2:
          - preconditions:
            - "d1": 3
            - "d2": 3
            - "d3": 8
          - result:
            - "d3": 9
          - desc: "d1=d2 and d3[0]=0"
        - case3:
          - preconditions:
            - "d1": 4
            - "d2": 3
            - "d3": 7
          - result:
            - "d3": 6
          - desc: "d1>d2 and d3[0]=1"
        - case4:
          - preconditions:
            - "d1": 4
            - "d2": 3
            - "d3": 8
          - result:
            - "d3": 9
          - desc: "d1>d2 and d3[0]=0"
        - case5:
          - preconditions:
            - "d1": 3
            - "d2": 4
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1<d2 and d3[0]=1"
        - case6:
          - preconditions:
            - "d1": 3
            - "d2": 4
            - "d3": 8
          - result:
            - "d3": 8
          - desc: "d1<d2 and d3[0]=0"
    - instruction:
      - name: "RR XOR.LT"
      - asm: "xor.lt %d3,%d1,%d2"
      - hex: "0b211033"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d2": 3
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1=d2 and d3[0]=1"
        - case2:
          - preconditions:
            - "d1": 3
            - "d2": 3
            - "d3": 8
          - result:
            - "d3": 8
          - desc: "d1=d2 and d3[0]=0"
        - case3:
          - preconditions:
            - "d1": 4
            - "d2": 3
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1>d2 and d3[0]=1"
        - case4:
          - preconditions:
            - "d1": 4
            - "d2": 3
            - "d3": 8
          - result:
            - "d3": 8
          - desc: "d1>d2 and d3[0]=0"
        - case5:
          - preconditions:
            - "d1": 3
            - "d2": 4
            - "d3": 7
          - result:
            - "d3": 6
          - desc: "d1<d2 and d3[0]=1"
        - case6:
          - preconditions:
            - "d1": 3
            - "d2": 4
            - "d3": 8
          - result:
            - "d3": 9
          - desc: "d1<d2 and d3[0]=0"
    - instruction:
      - name: "RR XOR.LT.U"
      - asm: "xor.lt.u %d3,%d1,%d2"
      - hex: "0b212033"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d2": 3
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1=d2 and d3[0]=1"
        - case2:
          - preconditions:
            - "d1": 3
            - "d2": 3
            - "d3": 8
          - result:
            - "d3": 8
          - desc: "d1=d2 and d3[0]=0"
        - case3:
          - preconditions:
            - "d1": 4
            - "d2": 3
            - "d3": 7
          - result:
            - "d3": 7
          - desc: "d1>d2 and d3[0]=1"
        - case4:
          - preconditions:
            - "d1": 4
            - "d2": 3
            - "d3": 8
          - result:
            - "d3": 8
          - desc: "d1>d2 and d3[0]=0"
        - case5:
          - preconditions:
            - "d1": 3
            - "d2": 4
            - "d3": 7
          - result:
            - "d3": 6
          - desc: "d1<d2 and d3[0]=1"
        - case6:
          - preconditions:
            - "d1": 3
            - "d2": 4
            - "d3": 8
          - result:
            - "d3": 9
          - desc: "d1<d2 and d3[0]=0"
    - instruction:
      - name: "RR XOR.NE"
      - asm: "xor.ne %d14,%d13,%d12"
      - hex: "0bcd00e3"
      - testcases:
        - case1:
          - preconditions:
            - "d12": 3
            - "d13": 3
            - "d14": 7
          - result:
            - "d14": 7
          - desc: "d13=d12 and d14[0]=1"
        - case2:
          - preconditions:
            - "d12": 3
            - "d13": 3
            - "d14": 8
          - result:
            - "d14": 8
          - desc: "d13=d12 and d14[0]=0"
        - case3:
          - preconditions:
            - "d12": 4
            - "d13": 3
            - "d14": 7
          - result:
            - "d14": 6
          - desc: "d13<d12 and d14[0]=1"
        - case4:
          - preconditions:
            - "d12": 4
            - "d13": 3
            - "d14": 8
          - result:
            - "d14": 9
          - desc: "d13<d12 and d14[0]=0"
        - case5:
          - preconditions:
            - "d12": 3
            - "d13": 4
            - "d14": 7
          - result:
            - "d14": 6
          - desc: "d13>d12 and d14[0]=1"
        - case6:
          - preconditions:
            - "d12": 3
            - "d13": 4
            - "d14": 8
          - result:
            - "d14": 9
          - desc: "d13>d12 and d14[0]=0"
    - instruction:
      - name: "RR SAT.HU"
      - asm: "sat.hu %d4,%d3"
      - hex: "0b03f047"
      - testcases:
        - case1:
          - preconditions:
            - "d3": 3
          - result:
            - "d4": 0x3
          - desc: ""
        - case2:
          - preconditions:
            - "d3": 0xffff
          - result:
            - "d4": 0xffff
          - desc: ""
  RR1_format:
    - instruction:
      - name: "RR1 MUL.H LL (B3,1A) #1"
      - asm: "mul.h %e6,%d2,%d1ll,0"
      - hex: "b3126860"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
          - result:
            - "d6": 0x24
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0x40000000
            - "d7": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x80000000
          - result:
            - "d6": 0
            - "d7": 0x40000000
          - desc: ""
        - case5:
          - preconditions:
            - "d1": 0x80008000
            - "d2": 0x80008000
          - result:
            - "d6": 0x40000000
            - "d7": 0x40000000
          - desc: ""
    - instruction:
      - name: "RR1 MUL.H LL (B3,1A) #2"
      - asm: "mul.h %e6,%d2,%d1ll,1"
      - hex: "b3126960"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
          - result:
            - "d6": 0x48
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0x7fffffff
            - "d7": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x80000000
          - result:
            - "d6": 0
            - "d7": 0x7fffffff
          - desc: ""
        - case5:
          - preconditions:
            - "d1": 0x80008000
            - "d2": 0x80008000
          - result:
            - "d6": 0x7fffffff
            - "d7": 0x7fffffff
          - desc: ""
    - instruction:
      - name: "RR1 MUL.H LU (B3,19) #1"
      - asm: "mul.h %e6,%d2,%d1lu,0"
      - hex: "b3126460"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
          - result:
            - "d6": 0x40000000
            - "d7": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x80000000
          - result:
            - "d6": 0
            - "d7": 0x40000000
          - desc: ""
        - case5:
          - preconditions:
            - "d1": 0x80008000
            - "d2": 0x80008000
          - result:
            - "d6": 0x40000000
            - "d7": 0x40000000
          - desc: ""
    - instruction:
      - name: "RR1 MUL.H LU (B3,19) #2"
      - asm: "mul.h %e6,%d2,%d1lu,1"
      - hex: "b3126560"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
          - result:
            - "d6": 0x7fffffff
            - "d7": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x80000000
          - result:
            - "d6": 0
            - "d7": 0x7fffffff
          - desc: ""
        - case5:
          - preconditions:
            - "d1": 0x80008000
            - "d2": 0x80008000
          - result:
            - "d6": 0x7fffffff
            - "d7": 0x7fffffff
          - desc: ""
    - instruction:
      - name: "RR1 MUL.H UL (B3,18) #1"
      - asm: "mul.h %e6,%d2,%d1ul,0"
      - hex: "b3126060"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
          - result:
            - "d6": 0x24
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0x40000000
            - "d7": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x80000000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case5:
          - preconditions:
            - "d1": 0x80008000
            - "d2": 0x80008000
          - result:
            - "d6": 0x40000000
            - "d7": 0x40000000
          - desc: ""
    - instruction:
      - name: "RR1 MUL.H UL (B3,18) #2"
      - asm: "mul.h %e6,%d2,%d1ul,1"
      - hex: "b3126160"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
          - result:
            - "d6": 0x48
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0x7fffffff
            - "d7": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x80000000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case5:
          - preconditions:
            - "d1": 0x80008000
            - "d2": 0x80008000
          - result:
            - "d6": 0x7fffffff
            - "d7": 0x7fffffff
          - desc: ""
    - instruction:
      - name: "RR1 MUL.H UU (B3,1B) #1"
      - asm: "mul.h %e6,%d2,%d1uu,0"
      - hex: "b3126c60"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0x40000000
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x80000000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case5:
          - preconditions:
            - "d1": 0x80008000
            - "d2": 0x80008000
          - result:
            - "d6": 0x40000000
            - "d7": 0x40000000
          - desc: ""
    - instruction:
      - name: "RR1 MUL.H UU (B3,1B) #2"
      - asm: "mul.h %e6,%d2,%d1uu,1"
      - hex: "b3126d60"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0x7fffffff
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x80000000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case5:
          - preconditions:
            - "d1": 0x80008000
            - "d2": 0x80008000
          - result:
            - "d6": 0x7fffffff
            - "d7": 0x7fffffff
          - desc: ""
    - instruction:
      - name: "RR1 MULM.H LL (B3,1E) #1"
      - asm: "mulm.h %e6,%d2,%d1ll,0"
      - hex: "b3127860"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
          - result:
            - "d6": 0x240000
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0x4000
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x80000000
          - result:
            - "d6": 0
            - "d7": 0x4000
          - desc: ""
        - case5:
          - preconditions:
            - "d1": 0x80008000
            - "d2": 0x80008000
          - result:
            - "d6": 0
            - "d7": 0x8000
          - desc: ""
    - instruction:
      - name: "RR1 MULM.H LL (B3,1E) #2"
      - asm: "mulm.h %e6,%d2,%d1ll,1"
      - hex: "b3127960"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
          - result:
            - "d6": 0x480000
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0xffff0000
            - "d7": 0x7fff
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x80000000
          - result:
            - "d6": 0xffff0000
            - "d7": 0x7fff
          - desc: ""
        - case5:
          - preconditions:
            - "d1": 0x80008000
            - "d2": 0x80008000
          - result:
            - "d6": 0xfffe0000
            - "d7": 0xffff
          - desc: ""
    - instruction:
      - name: "RR1 MULM.H LU (B3,1D) #1"
      - asm: "mulm.h %e6,%d2,%d1lu,0"
      - hex: "b3127460"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0x4000
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x80000000
          - result:
            - "d6": 0x0
            - "d7": 0x4000
          - desc: ""
        - case5:
          - preconditions:
            - "d1": 0x80008000
            - "d2": 0x80008000
          - result:
            - "d6": 0
            - "d7": 0x8000
          - desc: ""
    - instruction:
      - name: "RR1 MULM.H LU (B3,1D) #2"
      - asm: "mulm.h %e6,%d2,%d1lu,1"
      - hex: "b3127560"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
          - result:
            - "d6": 0xffff0000
            - "d7": 0x7fff
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x80000000
          - result:
            - "d6": 0xffff0000
            - "d7": 0x7fff
          - desc: ""
        - case5:
          - preconditions:
            - "d1": 0x80008000
            - "d2": 0x80008000
          - result:
            - "d6": 0xfffe0000
            - "d7": 0xffff
          - desc: ""
    - instruction:
      - name: "RR1 MULM.H LU (B3,1C) #1"
      - asm: "mulm.h %e6,%d2,%d1ul,0"
      - hex: "b3127060"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
          - result:
            - "d6": 0x240000
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0x4000
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x80000000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case5:
          - preconditions:
            - "d1": 0x80008000
            - "d2": 0x80008000
          - result:
            - "d6": 0
            - "d7": 0x8000
          - desc: ""
    - instruction:
      - name: "RR1 MULM.H LU (B3,1C) #2"
      - asm: "mulm.h %e6,%d2,%d1ul,1"
      - hex: "b3127160"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
          - result:
            - "d6": 0x480000
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0xffff0000
            - "d7": 0x7fff
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x80000000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case5:
          - preconditions:
            - "d1": 0x80008000
            - "d2": 0x80008000
          - result:
            - "d6": 0xfffe0000
            - "d7": 0xffff
          - desc: ""
    - instruction:
      - name: "RR1 MULM.H UU (B3,1F) #1"
      - asm: "mulm.h %e6,%d2,%d1uu,0"
      - hex: "b3127c60"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0x4000
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x80000000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case5:
          - preconditions:
            - "d1": 0x80008000
            - "d2": 0x80008000
          - result:
            - "d6": 0
            - "d7": 0x8000
          - desc: ""
    - instruction:
      - name: "RR1 MULM.H UU (B3,1F) #2"
      - asm: "mulm.h %e6,%d2,%d1uu,1"
      - hex: "b3127d60"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
          - result:
            - "d6": 0xffff0000
            - "d7": 0x7fff
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x80000000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case5:
          - preconditions:
            - "d1": 0x80008000
            - "d2": 0x80008000
          - result:
            - "d6": 0xfffe0000
            - "d7": 0xffff
          - desc: ""
    - instruction:
      - name: "RR1 MULR.H LL (B3,0E) #1"
      - asm: "mulr.h %d6,%d2,%d1ll,0"
      - hex: "b3123860"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
          - result:
            - "d6": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d2": 0x8000
            - "d1": 0x8000
          - result:
            - "d6": 0x4000
          - desc: ""
        - case3:
          - preconditions:
            - "d2": 0x8000
            - "d1": 0x80000000
          - result:
            - "d6": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x80000000
          - result:
            - "d6": 0x40000000
          - desc: ""
        - case5:
          - preconditions:
            - "d1": 0x80008000
            - "d2": 0x80008000
          - result:
            - "d6": 0x40004000
          - desc: ""
    - instruction:
      - name: "RR1 MULR.H LL (B3,0E) #2"
      - asm: "mulr.h %d6,%d2,%d1ll,1"
      - hex: "b3123960"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
          - result:
            - "d6": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d2": 0x8000
            - "d1": 0x8000
          - result:
            - "d6": 0x7fff
          - desc: ""
        - case3:
          - preconditions:
            - "d2": 0x8000
            - "d1": 0x80000000
          - result:
            - "d6": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x80000000
          - result:
            - "d6": 0x7fff0000
          - desc: ""
        - case5:
          - preconditions:
            - "d1": 0x80008000
            - "d2": 0x80008000
          - result:
            - "d6": 0x7fff7fff
          - desc: ""
    - instruction:
      - name: "RR1 MULR.H LU (B3,0D) #1"
      - asm: "mulr.h %d6,%d2,%d1lu,0"
      - hex: "b3123460"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
          - result:
            - "d6": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
          - result:
            - "d6": 0x4000
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x80000000
          - result:
            - "d6": 0x40000000
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x80008000
            - "d2": 0x80008000
          - result:
            - "d6": 0x40004000
          - desc: ""
    - instruction:
      - name: "RR1 MULR.H LU (B3,0D) #2"
      - asm: "mulr.h %d6,%d2,%d1lu,1"
      - hex: "b3123560"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
          - result:
            - "d6": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
          - result:
            - "d6": 0x7fff
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x80000000
          - result:
            - "d6": 0x7fff0000
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x80008000
            - "d2": 0x80008000
          - result:
            - "d6": 0x7fff7fff
          - desc: ""
    - instruction:
      - name: "RR1 MULR.H UL (B3,0C) #1"
      - asm: "mulr.h %d6,%d2,%d1ul,0"
      - hex: "b3123060"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
          - result:
            - "d6": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x8000
            - "d2": 18
          - result:
            - "d6": 0xfff7
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 18
            - "d2": 0x8000
          - result:
            - "d6": 0xfff7
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0x4000
          - desc: ""
    - instruction:
      - name: "RR1 MULR.H UL (B3,0C) #2"
      - asm: "mulr.h %d6,%d2,%d1ul,1"
      - hex: "b3123160"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
          - result:
            - "d6": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x8000
            - "d2": 18
          - result:
            - "d6": 0xffee
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 18
            - "d2": 0x8000
          - result:
            - "d6": 0xffee
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0x7fff
          - desc: ""
    - instruction:
      - name: "RR1 MULR.H UL (B3,0F) #1"
      - asm: "mulr.h %d6,%d2,%d1uu,0"
      - hex: "b3123c60"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
          - result:
            - "d6": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x80000000
          - result:
            - "d6": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
          - result:
            - "d6": 0x40000000
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
          - result:
            - "d6": 0x4000
          - desc: ""
    - instruction:
      - name: "RR1 MULR.H UL (B3,0F) #2"
      - asm: "mulr.h %d6,%d2,%d1uu,1"
      - hex: "b3123d60"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
          - result:
            - "d6": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x80000000
          - result:
            - "d6": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
          - result:
            - "d6": 0x7fff0000
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
          - result:
            - "d6": 0x7fff
          - desc: ""
    - instruction:
      - name: "RR1 MUL.Q (32-bit) (93,02) #1"
      - asm: "mul.q %d6,%d2,%d1,0"
      - hex: "93120860"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffffffff
            - "d2": 0xffffffff
          - result:
            - "d6": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x7fffffff
            - "d2": 0x7fffffff
          - result:
            - "d6": 0x3fffffff
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
          - result:
            - "d6": 0xffffc000
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
          - result:
            - "d6": 0x40000000
          - desc: ""
    - instruction:
      - name: "RR1 MUL.Q (32-bit) (93,02) #2"
      - asm: "mul.q %d6,%d2,%d1,1"
      - hex: "93120960"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffffffff
            - "d2": 0xffffffff
          - result:
            - "d6": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x7fffffff
            - "d2": 0x7fffffff
          - result:
            - "d6": 0x7ffffffe
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
          - result:
            - "d6": 0xffff8000
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
          - result:
            - "d6": 0x80000000
          - desc: ""
    - instruction:
      - name: "RR1 MUL.Q (64-bit) (93,1B) #1"
      - asm: "mul.q %e6,%d2,%d1,0"
      - hex: "93126c60"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffffffff
            - "d2": 0xffffffff
          - result:
            - "d6": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x7fffffff
            - "d2": 0x7fffffff
          - result:
            - "d6": 1
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
          - result:
            - "d6": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
          - result:
            - "d6": 0
          - desc: ""
    - instruction:
      - name: "RR1 MUL.Q (64-bit) (93,1B) #2"
      - asm: "mul.q %e6,%d2,%d1,1"
      - hex: "93126d60"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffffffff
            - "d2": 0xffffffff
          - result:
            - "d6": 2
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x7fffffff
            - "d2": 0x7fffffff
          - result:
            - "d6": 2
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
          - result:
            - "d6": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
          - result:
            - "d6": 0
          - desc: ""
    - instruction:
      - name: "RR1 MUL.Q L (32-bit) (93,1) #1"
      - asm: "mul.q %d6,%d2,%d1l,0"
      - hex: "93120460"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffffffff
            - "d2": 0xffffffff
          - result:
            - "d6": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x7fffffff
            - "d2": 0x7fffffff
          - result:
            - "d6": 0xffff8000
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
          - result:
            - "d6": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
          - result:
            - "d6": 0
          - desc: ""
    - instruction:
      - name: "RR1 MUL.Q L (32-bit) (93,1) #2"
      - asm: "mul.q %d6,%d2,%d1l,1"
      - hex: "93120560"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffffffff
            - "d2": 0xffffffff
          - result:
            - "d6": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x7fffffff
            - "d2": 0x7fffffff
          - result:
            - "d6": 0xffff0000
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
          - result:
            - "d6": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
          - result:
            - "d6": 0
          - desc: ""
    - instruction:
      - name: "RR1 MUL.Q L (64-bit) (93,19) #1"
      - asm: "mul.q %e6,%d2,%d1l,0"
      - hex: "93126460"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffffffff
            - "d2": 0xffffffff
          - result:
            - "d6": 1
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x7fffffff
            - "d2": 0x7fffffff
          - result:
            - "d6": 0x80000001
            - "d7": 0xffffffff
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RR1 MUL.Q L (64-bit) (93,19) #2"
      - asm: "mul.q %e6,%d2,%d1l,1"
      - hex: "93126560"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffffffff
            - "d2": 0xffffffff
          - result:
            - "d6": 2
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x7fffffff
            - "d2": 0x7fffffff
          - result:
            - "d6": 0x2
            - "d7": 0xffffffff
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RR1 MUL.Q U (32-bit) (93,0) #1"
      - asm: "mul.q %d6,%d2,%d1u,0"
      - hex: "93120060"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffffffff
            - "d2": 0xffffffff
          - result:
            - "d6": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x7fffffff
            - "d2": 0x7fffffff
          - result:
            - "d6": 0x3fff7fff
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
          - result:
            - "d6": 0xffffc000
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
          - result:
            - "d6": 0x40000000
          - desc: ""
    - instruction:
      - name: "RR1 MUL.Q U (32-bit) (93,0) #2"
      - asm: "mul.q %d6,%d2,%d1u,1"
      - hex: "93120160"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffffffff
            - "d2": 0xffffffff
          - result:
            - "d6": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x7fffffff
            - "d2": 0x7fffffff
          - result:
            - "d6": 0x7ffeffff
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
          - result:
            - "d6": 0xffff8000
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
          - result:
            - "d6": 0x80000000
          - desc: ""
    - instruction:
      - name: "RR1 MUL.Q U (64-bit) (93,18) #1"
      - asm: "mul.q %e6,%d2,%d1u,0"
      - hex: "93126060"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffffffff
            - "d2": 0xffffffff
          - result:
            - "d6": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x7fffffff
            - "d2": 0x7fffffff
          - result:
            - "d6": 0x7fff8001
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
          - result:
            - "d6": 0xc0000000
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
          - result:
            - "d6": 0
          - desc: ""
    - instruction:
      - name: "RR1 MUL.Q U (64-bit) (93,18) #2"
      - asm: "mul.q %e6,%d2,%d1u,1"
      - hex: "93126160"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffffffff
            - "d2": 0xffffffff
          - result:
            - "d6": 2
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x7fffffff
            - "d2": 0x7fffffff
          - result:
            - "d6": 0xffff0002
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
          - result:
            - "d6": 0x80000000
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
          - result:
            - "d6": 0
          - desc: ""
    - instruction:
      - name: "RR1 MUL.Q LL (32-bit) (93,05) #1"
      - asm: "mul.q %d6,%d2l,%d1l,0"
      - hex: "93121460"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffffffff
            - "d2": 0xffffffff
          - result:
            - "d6": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x7fffffff
            - "d2": 0x7fffffff
          - result:
            - "d6": 0x1
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
          - result:
            - "d6": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
          - result:
            - "d6": 0
          - desc: ""
    - instruction:
      - name: "RR1 MUL.Q LL (32-bit) (93,05) #2"
      - asm: "mul.q %d6,%d2l,%d1l,1"
      - hex: "93121560"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffffffff
            - "d2": 0xffffffff
          - result:
            - "d6": 2
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x7fffffff
            - "d2": 0x7fffffff
          - result:
            - "d6": 0x2
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
          - result:
            - "d6": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
          - result:
            - "d6": 0
          - desc: ""
    - instruction:
      - name: "RR1 MUL.Q UU (32-bit) (93,04) #1"
      - asm: "mul.q %d6,%d2u,%d1u,0"
      - hex: "93121060"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffffffff
            - "d2": 0xffffffff
          - result:
            - "d6": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x7fffffff
            - "d2": 0x7fffffff
          - result:
            - "d6": 0x3fff0001
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
          - result:
            - "d6": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
          - result:
            - "d6": 0x40000000
          - desc: ""
    - instruction:
      - name: "RR1 MUL.Q UU (32-bit) (93,04) #2"
      - asm: "mul.q %d6,%d2u,%d1u,1"
      - hex: "93121160"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffffffff
            - "d2": 0xffffffff
          - result:
            - "d6": 2
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x7fffffff
            - "d2": 0x7fffffff
          - result:
            - "d6": 0x7ffe0002
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
          - result:
            - "d6": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
          - result:
            - "d6": 0x7fffffff
          - desc: ""
    - instruction:
      - name: "RR1 MULR.Q LL (32-bit) (93,07) #1"
      - asm: "mulr.q %d6,%d2l,%d1l,0"
      - hex: "93121c60"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
          - result:
            - "d6": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
          - result:
            - "d6": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
          - result:
            - "d6": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0x40000000
          - desc: ""
    - instruction:
      - name: "RR1 MULR.Q LL (32-bit) (93,07) #2"
      - asm: "mulr.q %d6,%d2l,%d1l,1"
      - hex: "93121d60"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
          - result:
            - "d6": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
          - result:
            - "d6": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
          - result:
            - "d6": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0x7fff0000
          - desc: ""
    - instruction:
      - name: "RR1 MULR.Q UU (32-bit) (93,06) #1"
      - asm: "mulr.q %d6,%d2u,%d1u,0"
      - hex: "93121860"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
          - result:
            - "d6": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
          - result:
            - "d6": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
          - result:
            - "d6": 0x40000000
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
          - desc: ""
    - instruction:
      - name: "RR1 MULR.Q UU (32-bit) (93,06) #2"
      - asm: "mulr.q %d6,%d2u,%d1u,1"
      - hex: "93121960"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
          - result:
            - "d6": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
          - result:
            - "d6": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
          - result:
            - "d6": 0x7fff0000
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
          - desc: ""
  RR2_format:
    - instruction:
      - name: "RR2 MUL (32-bit)"
      - asm: "mul %d6,%d2,%d1"
      - hex: "73120a60"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 2
            - "d2": 3
          - result:
            - "d6": 6
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
          - result:
            - "d6": 0xfffe0001
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0xfffff
            - "d2": 0xffff
          - result:
            - "d6": 0xffef0001
          - desc: ""
    - instruction:
      - name: "RR2 MUL (64-bit)"
      - asm: "mul %e6,%d2,%d1"
      - hex: "73126a60"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 2
            - "d2": 3
          - result:
            - "d6": 6
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
          - result:
            - "d6": 0xfffe0001
            - "d7": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0xfffff
            - "d2": 0xffff
          - result:
            - "d6": 0xffef0001
            - "d7": 0xf
          - desc: ""
    - instruction:
      - name: "RR2 MUL.U"
      - asm: "mul.u %e6,%d2,%d1"
      - hex: "73126860"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 2
            - "d2": 3
          - result:
            - "d6": 6
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
          - result:
            - "d6": 0xfffe0001
            - "d7": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0xfffff
            - "d2": 0xffff
          - result:
            - "d6": 0xffef0001
            - "d7": 0xf
          - desc: ""
    - instruction:
      - name: "RR2 MULS"
      - asm: "muls %d6,%d2,%d1"
      - hex: "73128a60"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 2
            - "d2": 3
          - result:
            - "d6": 6
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
          - result:
            - "d6": 0x7fffffff
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0xfffff
            - "d2": 0xffff
          - result:
            - "d6": 0x7fffffff
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x7fffffff
            - "d2": 0x80000000
          - result:
            - "d6": 0x80000000
          - desc: ""
        - case5:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
          - result:
            - "d6": 0x7fffffff
          - desc: ""
    - instruction:
      - name: "RR2 MULS.U"
      - asm: "muls.u %d6,%d2,%d1"
      - hex: "73128860"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 2
            - "d2": 3
          - result:
            - "d6": 6
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
          - result:
            - "d6": 0xfffe0001
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0xfffff
            - "d2": 0xffff
          - result:
            - "d6": 0xffffffff
          - desc: ""
  RRPW_format:
    - instruction:
      - name: "RRPW DEXTR"
      - asm: "dextr %d1,%d3,%d5,2"
      - hex: "77530011"
      - testcases:
        - case1:
          - preconditions:
            - "d3": 0xf
            - "d5": 0xf
          - result:
            - "d1": 0x3c
          - desc: "d3=0xf, d5=0xf"
        - case2:
          - preconditions:
            - "d3": 0xff000000
            - "d5": 0xff1111
          - result:
            - "d1": 0xfc000000
          - desc: "d3=0xff000000, d5=0xff1111"
        - case3:
          - preconditions:
            - "d3": 0xffffffff
            - "d5": 0xffffffff
          - result:
            - "d1": 0xffffffff
          - desc: "d3=0xffffffff, d5=0xffffffff"
    - instruction:
      - name: "RRPW EXTR"
      - asm: "extr %d3,%d3,2,1"
      - hex: "37034131"
      - testcases:
        - case1:
          - preconditions:
            - "d3": 0xf
          - result:
            - "d3": 0xffffffff
          - desc: "d3=0xf"
        - case2:
          - preconditions:
            - "d3": 8
          - result:
            - "d3": 0
          - desc: "d3=8"
    - instruction:
      - name: "RRPW EXTR.U"
      - asm: "extr.u %d3,%d3,3,1"
      - hex: "3703e131"
      - testcases:
        - case1:
          - preconditions:
            - "d3": 8
          - result:
            - "d3": 1
          - desc: "d3=8"
        - case2:
          - preconditions:
            - "d3": 12
          - result:
            - "d3": 1
          - desc: "d3=12"
    - instruction:
      - name: "RRPW INSERT #1"
      - asm: "insert %d5,%d4,%d3,1,31"
      - hex: "37349f50"
      - testcases:
        - case1:
          - preconditions:
            - "d3": 1
            - "d4": 1
          - result:
            - "d5": 3
          - desc: "d3=1, d4=1"
        - case2:
          - preconditions:
            - "d3": 0xf
            - "d4": 0xf
          - result:
            - "d5": 0x1f
          - desc: "d3=0xf, d4=0xf"
        - case3:
          - preconditions:
            - "d5": 1
          - result:
            - "d5": 0
          - desc: "d3=0, d4=0"
    - instruction:
      - name: "RRPW INSERT #2"
      - asm: "insert %d5,%d4,%d3,2,5"
      - hex: "37340551"
      - testcases:
        - case1:
          - preconditions:
            - "d3": 1
            - "d4": 1
          - result:
            - "d5": 5
          - desc: "d3=1, d4=1"
    - instruction:
      - name: "RRPW IMASK"
      - asm: "imask %e4,%d2,2,5"
      - hex: "37202541"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 2
          - result:
            - "d4": 8
            - "d5": 124
          - desc: "d2=2"
        - case2:
          - preconditions:
            - "d2": 2
            - "d4": 1
            - "d5": 1
          - result:
            - "d4": 8
            - "d5": 124
          - desc: "d2=2"
  RRR_format:
    - instruction:
      - name: "RRR CADD"
      - asm: "cadd %d14,%d13,%d12,%d11"
      - hex: "2bbc00ed"
      - testcases:
        - case1:
          - preconditions:
            - "d11": 3
            - "d12": 4
            - "d13": 1
          - result:
            - "d14": 7
          - desc: "d13!=0, d14=d11+d12"
        - case2:
          - preconditions:
            - "d11": 5
            - "d12": 4
          - result:
            - "d14": 4
          - desc: "d13=0, d14=d12"
    - instruction:
      - name: "RRR CADDN"
      - asm: "caddn %d14,%d13,%d12,%d11"
      - hex: "2bbc10ed"
      - testcases:
        - case1:
          - preconditions:
            - "d11": 3
            - "d12": 4
          - result:
            - "d14": 7
          - desc: "d13=0, d14=d11+d12"
        - case2:
          - preconditions:
            - "d11": 3
            - "d12": 4
            - "d13": 1
          - result:
            - "d14": 4
          - desc: "d13!=0, d14=d12"
    - instruction:
      - name: "RRR CSUB"
      - asm: "csub %d14,%d13,%d12,%d11"
      - hex: "2bbc20ed"
      - testcases:
        - case1:
          - preconditions:
            - "d11": 4
            - "d12": 6
            - "d13": 1
          - result:
            - "d14": 2
          - desc: "d13!=0, d14=d12-d11"
        - case2:
          - preconditions:
            - "d11": 6
            - "d12": 5
            - "d13": 1
          - result:
            - "d14": 0xffffffff
          - desc: "d13!=0, d14=d12-d11"
        - case3:
          - preconditions:
            - "d11": 4
            - "d12": 6
          - result:
            - "d14": 6
          - desc: "d13=0, d14=d12"
    - instruction:
      - name: "RRR CSUBN"
      - asm: "csubn %d14,%d13,%d12,%d11"
      - hex: "2bbc30ed"
      - testcases:
        - case1:
          - preconditions:
            - "d11": 4
            - "d12": 6
          - result:
            - "d14": 2
          - desc: "d13=0, d14=d12-d11"
        - case2:
          - preconditions:
            - "d11": 6
            - "d12": 5
          - result:
            - "d14": 0xffffffff
          - desc: "d13=0, d14=d12-d11"
        - case3:
          - preconditions:
            - "d11": 4
            - "d12": 6
            - "d13": 1
          - result:
            - "d14": 6
          - desc: "d13!=0, d14=d12"
    - instruction:
      - name: "RRR DVADJ"
      - asm: "dvadj %e6,%e6,%d5"
      - hex: "6b50d066"
      - testcases:
        - case1:
          - preconditions:
            - "d5": 4
            - "d6": 6
          - result:
            - "d6": 0x6
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d5": 4
            - "d7": 6
          - result:
            - "d6": 0
            - "d7": 0x6
          - desc: ""
        - case3:
          - preconditions:
            - "d5": 4
            - "d6": 6
            - "d7": 6
          - result:
            - "d6": 0x6
            - "d7": 0x6
          - desc: ""
    - instruction:
      - name: "RRR DVSTEP"
      - asm: "dvstep %e6,%e6,%d5"
      - hex: "6b50f066"
      - testcases:
        - case1:
          - preconditions:
            - "d5": 4
            - "d6": 6
          - result:
            - "d6": 0x600
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d5": 4
            - "d7": 6
          - result:
            - "d6": 0xff
            - "d7": 0x204
          - desc: ""
        - case3:
          - preconditions:
            - "d5": 4
            - "d6": 6
            - "d7": 6
          - result:
            - "d6": 0x6ff
            - "d7": 0x204
          - desc: ""
    - instruction:
      - name: "RRR DVSTEP.U"
      - asm: "dvstep.u %e4,%e4,%d2"
      - hex: "6b20e044"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 4
            - "d4": 6
          - result:
            - "d4": 0x600
            - "d5": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d2": 4
            - "d5": 6
          - result:
            - "d4": 0xff
            - "d5": 0x204
          - desc: ""
        - case3:
          - preconditions:
            - "d2": 4
            - "d4": 6
            - "d5": 6
          - result:
            - "d4": 0x6ff
            - "d5": 0x204
          - desc: ""
    - instruction:
      - name: "RRR SEL"
      - asm: "sel %d14,%d13,%d12,%d11"
      - hex: "2bbc40ed"
      - testcases:
        - case1:
          - preconditions:
            - "d11": 4
            - "d12": 6
            - "d13": 0
          - result:
            - "d14": 4
          - desc: ""
        - case2:
          - preconditions:
            - "d11": 6
            - "d12": 5
            - "d13": 1
          - result:
            - "d14": 5
          - desc: ""
    - instruction:
      - name: "RRR SELN"
      - asm: "seln %d14,%d13,%d12,%d11"
      - hex: "2bbc50ed"
      - testcases:
        - case1:
          - preconditions:
            - "d11": 4
            - "d12": 6
          - result:
            - "d14": 6
          - desc: ""
        - case2:
          - preconditions:
            - "d11": 5
            - "d12": 6
            - "d13": 1
          - result:
            - "d14": 5
          - desc: ""
  RRR1_format:
    - instruction:
      - name: "RRR1 MADD.H LL #1"
      - asm: "madd.h %e6,%e4,%d2,%d1ll,0"
      - hex: "83126864"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 37
            - "d7": 0
          - desc: "d1=18, d2=2, d4=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff  # -1
          - result:
            - "d6": 35
            - "d7": 0
          - desc: "d1=18, d2=2, d4=-1"
    - instruction:
      - name: "RRR1 MADD.H LL #2"
      - asm: "madd.h %e6,%e4,%d2,%d1ll,1"
      - hex: "83126964"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 73
            - "d7": 0
          - desc: "d1=18, d2=2, d4=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff  # -1
          - result:
            - "d6": 71
            - "d7": 0
          - desc: "d1=18, d2=2, d4=-1"
    - instruction:
      - name: "RRR1 MADD.H LU #1"
      - asm: "madd.h %e6,%e4,%d2,%d1lu,0"
      - hex: "83126464"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
            - "d7": 0
          - desc: "d1=18, d2=2, d4=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: "d1=18, d2=2, d4=-1"
    - instruction:
      - name: "RRR1 MADD.H LU #2"
      - asm: "madd.h %e6,%e4,%d2,%d1lu,1"
      - hex: "83126564"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
            - "d7": 0
          - desc: "d1=18, d2=2, d4=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: "d1=18, d2=2, d4=-1"
    - instruction:
      - name: "RRR1 MADD.H UL #1"
      - asm: "madd.h %e6,%e4,%d2,%d1ul,0"
      - hex: "83126064"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 37
            - "d7": 0
          - desc: "d1=18, d2=2, d4=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 35
            - "d7": 0
          - desc: "d1=18, d2=2, d4=-1"
    - instruction:
      - name: "RRR1 MADD.H UL #2"
      - asm: "madd.h %e6,%e4,%d2,%d1ul,1"
      - hex: "83126164"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 73
            - "d7": 0
          - desc: "d1=18, d2=2, d4=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 71
            - "d7": 0
          - desc: "d1=18, d2=2, d4=-1"
    - instruction:
      - name: "RRR1 MADD.H UU #1"
      - asm: "madd.h %e6,%e4,%d2,%d1uu,0"
      - hex: "83126c64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
            - "d7": 0
          - desc: "d1=18, d2=2, d4=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: "d1=18, d2=2, d4=-1"
    - instruction:
      - name: "RRR1 MADD.H UU #2"
      - asm: "madd.h %e6,%e4,%d2,%d1uu,1"
      - hex: "83126d64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
            - "d7": 0
          - desc: "d1=18, d2=2, d4=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: "d1=18, d2=2, d4=-1"
    - instruction:
      - name: "RRR1 MADDS.H LL #1"
      - asm: "madds.h %e6,%e4,%d2,%d1ll,0"
      - hex: "8312e864"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 37
            - "d7": 0
          - desc: "d1=18, d2=2, d4=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 35
            - "d7": 0
          - desc: "d1=18, d2=2, d4=-1"
    - instruction:
      - name: "RRR1 MADDS.H LL #2"
      - asm: "madds.h %e6,%e4,%d2,%d1ll,1"
      - hex: "8312e964"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 73
            - "d7": 0
          - desc: "d1=18, d2=2, d4=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 71
            - "d7": 0
          - desc: "d1=18, d2=2, d4=-1"
    - instruction:
      - name: "RRR1 MADDS.H LU #1"
      - asm: "madds.h %e6,%e4,%d2,%d1lu,0"
      - hex: "8312e464"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MADDS.H LU #2"
      - asm: "madds.h %e6,%e4,%d2,%d1lu,1"
      - hex: "8312e564"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
            - "d7": 0
          - desc: "d1=18, d2=2, d4=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: "d1=18, d2=2, d4=-1"
    - instruction:
      - name: "RRR1 MADDS.H UL #1"
      - asm: "madds.h %e6,%e4,%d2,%d1ul,0"
      - hex: "8312e064"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 37
            - "d7": 0
          - desc: "d1=18, d2=2, d4=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 35
            - "d7": 0
          - desc: "d1=18, d2=2, d4=-1"
    - instruction:
      - name: "RRR1 MADDS.H UL #2"
      - asm: "madds.h %e6,%e4,%d2,%d1ul,1"
      - hex: "8312e164"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 73
            - "d7": 0
          - desc: "d1=18, d2=2, d4=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 71
            - "d7": 0
          - desc: "d1=18, d2=2, d4=-1"
    - instruction:
      - name: "RRR1 MADDS.H UU #1"
      - asm: "madds.h %e6,%e4,%d2,%d1uu,0"
      - hex: "8312ec64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
            - "d7": 0
          - desc: "d1=18, d2=2, d4=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: "d1=18, d2=2, d4=-1"
    - instruction:
      - name: "RRR1 MADDS.H UU #2"
      - asm: "madds.h %e6,%e4,%d2,%d1uu,1"
      - hex: "8312ed64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
            - "d7": 0
          - desc: "d1=18, d2=2, d4=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: "d1=18, d2=2, d4=-1"
    - instruction:
      - name: "RRR1 MADD.Q (32-bit) #1"
      - asm: "madd.q %d4,%d3,%d2,%d1,0"
      - hex: "43120843"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: "d1=18, d2=2, d3=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: "d1=18, d2=2, d3=-1"
    - instruction:
      - name: "RRR1 MADD.Q (32-bit) #2"
      - asm: "madd.q %d4,%d3,%d2,%d1,1"
      - hex: "43120943"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: "d1=18, d2=2, d3=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: "d1=18, d2=2, d3=-1"
    - instruction:
      - name: "RRR1 MADD.Q (64-bit) #1"
      - asm: "madd.q %e6,%e4,%d2,%d1,0"
      - hex: "43126c64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 36
            - "d7": 1
          - desc: "d1=18, d2=2, d5=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 36
            - "d7": 0xffffffff
          - desc: "d1=18, d2=2, d3=-1"
    - instruction:
      - name: "RRR1 MADD.Q (64-bit) #2"
      - asm: "madd.q %e6,%e4,%d2,%d1,1"
      - hex: "43126d64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 72
            - "d7": 1
          - desc: "d1=18, d2=2, d5=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 72
            - "d7": 0xffffffff
          - desc: "d1=18, d2=2, d5=-1"
    - instruction:
      - name: "RRR1 MADD.Q L (32-bit) #1"
      - asm: "madd.q %d4,%d3,%d2,%d1l,0"
      - hex: "43120443"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: "d1=18, d2=2, d3=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: "d1=18, d2=2, d3=-1"
    - instruction:
      - name: "RRR1 MADD.Q L (32-bit) #2"
      - asm: "madd.q %d4,%d3,%d2,%d1l,1"
      - hex: "43120543"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: "d1=18, d2=2, d3=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: "d1=18, d2=2, d3=-1"
    - instruction:
      - name: "RRR1 MADD.Q L (64-bit) #1"
      - asm: "madd.q %e6,%e4,%d2,%d1l,0"
      - hex: "43126464"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 36
            - "d7": 1
          - desc: "d1=18, d2=2, d5=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 36
            - "d7": 0xffffffff
          - desc: "d1=18, d2=2, d5=-1"
    - instruction:
      - name: "RRR1 MADD.Q L (64-bit) #2"
      - asm: "madd.q %e6,%e4,%d2,%d1l,1"
      - hex: "43126564"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 72
            - "d7": 1
          - desc: "d1=18, d2=2, d5=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 72
            - "d7": 0xffffffff
          - desc: "d1=18, d2=2, d5=-1"
    - instruction:
      - name: "RRR1 MADD.Q U (32-bit) #1"
      - asm: "madd.q %d4,%d3,%d2,%d1u,0"
      - hex: "43120043"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: "d1=18, d2=2, d3=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: "d1=18, d2=2, d3=-1"
    - instruction:
      - name: "RRR1 MADD.Q U (32-bit) #2"
      - asm: "madd.q %d4,%d3,%d2,%d1u,1"
      - hex: "43120143"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: "d1=18, d2=2, d3=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: "d1=18, d2=2, d3=-1"
    - instruction:
      - name: "RRR1 MADD.Q U (64-bit) #1"
      - asm: "madd.q %e6,%e4,%d2,%d1u,0"
      - hex: "43126064"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0
            - "d7": 1
          - desc: "d1=18, d2=2, d5=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0
            - "d7": 0xffffffff
          - desc: "d1=18, d2=2, d5=-1"
    - instruction:
      - name: "RRR1 MADD.Q U (64-bit) #2"
      - asm: "madd.q %e6,%e4,%d2,%d1u,1"
      - hex: "43126164"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0
            - "d7": 1
          - desc: "d1=18, d2=2, d5=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0
            - "d7": 0xffffffff
          - desc: "d1=18, d2=2, d5=-1"
    - instruction:
      - name: "RRR1 MADD.Q LL (32-bit) #1"
      - asm: "madd.q %d4,%d3,%d2l,%d1l,0"
      - hex: "43121443"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 37
          - desc: "d1=18, d2=2, d3=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 35
          - desc: "d1=18, d2=2, d3=-1"
    - instruction:
      - name: "RRR1 MADD.Q LL (32-bit) #2"
      - asm: "madd.q %d4,%d3,%d2l,%d1l,1"
      - hex: "43121543"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 73
          - desc: "d1=18, d2=2, d3=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 71
          - desc: "d1=18, d2=2, d3=-1"
    - instruction:
      - name: "RRR1 MADD.Q LL (64-bit) #1"
      - asm: "madd.q %e6,%e4,%d2l,%d1l,0"
      - hex: "43127464"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0x240000
            - "d7": 1
          - desc: "d1=18, d2=2, d5=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0x240000
            - "d7": 0xffffffff
          - desc: "d1=18, d2=2, d5=-1"
    - instruction:
      - name: "RRR1 MADD.Q LL (64-bit) #2"
      - asm: "madd.q %e6,%e4,%d2l,%d1l,1"
      - hex: "43127564"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0x480000
            - "d7": 1
          - desc: "d1=18, d2=2, d5=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0x480000
            - "d7": 0xffffffff
          - desc: "d1=18, d2=2, d5=-1"
    - instruction:
      - name: "RRR1 MADD.Q UU (32-bit) #1"
      - asm: "madd.q %d4,%d3,%d2u,%d1u,0"
      - hex: "43121043"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: "d1=18, d2=2, d3=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: "d1=18, d2=2, d3=-1"
    - instruction:
      - name: "RRR1 MADD.Q UU (32-bit) #2"
      - asm: "madd.q %d4,%d3,%d2u,%d1u,1"
      - hex: "43121143"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: "d1=18, d2=2, d3=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: "d1=18, d2=2, d3=-1"
    - instruction:
      - name: "RRR1 MADD.Q UU (64-bit) #1"
      - asm: "madd.q %e6,%e4,%d2u,%d1u,0"
      - hex: "43127064"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0
            - "d7": 1
          - desc: "d1=18, d2=2, d5=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0
            - "d7": 0xffffffff
          - desc: "d1=18, d2=2, d5=-1"
    - instruction:
      - name: "RRR1 MADD.Q UU (64-bit) #2"
      - asm: "madd.q %e6,%e4,%d2u,%d1u,1"
      - hex: "43127164"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0
            - "d7": 1
          - desc: "d1=18, d2=2, d5=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0
            - "d7": 0xffffffff
          - desc: "d1=18, d2=2, d5=-1"
    - instruction:
      - name: "RRR1 MADDS.Q (32-bit) #1"
      - asm: "madds.q %d4,%d3,%d2,%d1,0"
      - hex: "43128843"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: "d1=18, d2=2, d3=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: "d1=18, d2=2, d3=-1"
    - instruction:
      - name: "RRR1 MADDS.Q (32-bit) #2"
      - asm: "madds.q %d4,%d3,%d2,%d1,1"
      - hex: "43128943"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: "d1=18, d2=2, d3=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: "d1=18, d2=2, d3=-1"
    - instruction:
      - name: "RRR1 MADDS.Q (64-bit) #1"
      - asm: "madds.q %e6,%e4,%d2,%d1,0"
      - hex: "4312ec64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 36
            - "d7": 1
          - desc: "d1=18, d2=2, d5=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 36
            - "d7": 0xffffffff
          - desc: "d1=18, d2=2, d5=-1"
    - instruction:
      - name: "RRR1 MADDS.Q (64-bit) #2"
      - asm: "madds.q %e6,%e4,%d2,%d1,1"
      - hex: "4312ed64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 72
            - "d7": 1
          - desc: "d1=18, d2=2, d5=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 72
            - "d7": 0xffffffff
          - desc: "d1=18, d2=2, d5=-1"
    - instruction:
      - name: "RRR1 MADDS.Q L (32-bit) #1"
      - asm: "madds.q %d4,%d3,%d2,%d1l,0"
      - hex: "43128443"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: "d1=18, d2=2, d3=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: "d1=18, d2=2, d3=-1"
    - instruction:
      - name: "RRR1 MADDS.Q L (32-bit) #2"
      - asm: "madds.q %d4,%d3,%d2,%d1l,1"
      - hex: "43128543"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: "d1=18, d2=2, d3=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: "d1=18, d2=2, d3=-1"
    - instruction:
      - name: "RRR1 MADDS.Q L (64-bit) #1"
      - asm: "madds.q %e6,%e4,%d2,%d1l,0"
      - hex: "4312e464"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 36
            - "d7": 1
          - desc: "d1=18, d2=2, d5=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 36
            - "d7": 0xffffffff
          - desc: "d1=18, d2=2, d5=-1"
    - instruction:
      - name: "RRR1 MADDS.Q L (64-bit) #2"
      - asm: "madds.q %e6,%e4,%d2,%d1l,1"
      - hex: "4312e564"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 72
            - "d7": 1
          - desc: "d1=18, d2=2, d5=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 72
            - "d7": 0xffffffff
          - desc: "d1=18, d2=2, d5=-1"
    - instruction:
      - name: "RRR1 MADDS.Q U (32-bit) #1"
      - asm: "madds.q %d4,%d3,%d2,%d1u,0"
      - hex: "43128043"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: "d1=18, d2=2, d3=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: "d1=18, d2=2, d3=-1"
    - instruction:
      - name: "RRR1 MADDS.Q U (32-bit) #2"
      - asm: "madds.q %d4,%d3,%d2,%d1u,1"
      - hex: "43128143"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: "d1=18, d2=2, d3=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: "d1=18, d2=2, d3=-1"
    - instruction:
      - name: "RRR1 MADDS.Q U (64-bit) #1"
      - asm: "madds.q %e6,%e4,%d2,%d1u,0"
      - hex: "4312e064"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0
            - "d7": 1
          - desc: "d1=18, d2=2, d5=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0
            - "d7": 0xffffffff
          - desc: "d1=18, d2=2, d5=-1"
    - instruction:
      - name: "RRR1 MADDS.Q U (64-bit) #2"
      - asm: "madds.q %e6,%e4,%d2,%d1u,1"
      - hex: "4312e164"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0
            - "d7": 1
          - desc: "d1=18, d2=2, d5=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0
            - "d7": 0xffffffff
          - desc: "d1=18, d2=2, d5=-1"
    - instruction:
      - name: "RRR1 MADDS.Q LL (32-bit) #1"
      - asm: "madds.q %d4,%d3,%d2l,%d1l,0"
      - hex: "43129443"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 37
          - desc: "d1=18, d2=2, d3=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 35
          - desc: "d1=18, d2=2, d3=-1"
    - instruction:
      - name: "RRR1 MADDS.Q LL (32-bit) #2"
      - asm: "madds.q %d4,%d3,%d2l,%d1l,1"
      - hex: "43129543"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 73
          - desc: "d1=18, d2=2, d3=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 71
          - desc: "d1=18, d2=2, d3=-1"
    - instruction:
      - name: "RRR1 MADDS.Q LL (64-bit) #1"
      - asm: "madds.q %e6,%e4,%d2l,%d1l,0"
      - hex: "4312f464"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0x240000
            - "d7": 1
          - desc: "d1=18, d2=2, d5=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0x240000
            - "d7": 0xffffffff
          - desc: "d1=18, d2=2, d5=-1"
    - instruction:
      - name: "RRR1 MADDS.Q LL (64-bit) #2"
      - asm: "madds.q %e6,%e4,%d2l,%d1l,1"
      - hex: "4312f564"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0x480000
            - "d7": 1
          - desc: "d1=18, d2=2, d5=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0x480000
            - "d7": 0xffffffff
          - desc: "d1=18, d2=2, d5=-1"
    - instruction:
      - name: "RRR1 MADDS.Q UU (32-bit) #1"
      - asm: "madds.q %d4,%d3,%d2u,%d1u,0"
      - hex: "43129043"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: "d1=18, d2=2, d3=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: "d1=18, d2=2, d3=-1"
    - instruction:
      - name: "RRR1 MADDS.Q UU (32-bit) #2"
      - asm: "madds.q %d4,%d3,%d2u,%d1u,1"
      - hex: "43129143"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: "d1=18, d2=2, d3=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: "d1=18, d2=2, d3=-1"
    - instruction:
      - name: "RRR1 MADDS.Q UU (64-bit) #1"
      - asm: "madds.q %e6,%e4,%d2u,%d1u,0"
      - hex: "4312f064"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0
            - "d7": 1
          - desc: "d1=18, d2=2, d5=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0
            - "d7": 0xffffffff
          - desc: "d1=18, d2=2, d5=-1"
    - instruction:
      - name: "RRR1 MADDS.Q UU (64-bit) #2"
      - asm: "madds.q %e6,%e4,%d2u,%d1u,1"
      - hex: "4312f164"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0
            - "d7": 1
          - desc: "d1=18, d2=2, d5=1"
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0
            - "d7": 0xffffffff
          - desc: "d1=18, d2=2, d5=-1"
    - instruction:
      - name: "RRR1 MADDM.H LL #1"
      - asm: "maddm.h %e6,%e4,%d2,%d1ll,0"
      - hex: "83127864"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0x240000
            - "d7": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0x240000
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDM.H LL #2"
      - asm: "maddm.h %e6,%e4,%d2,%d1ll,1"
      - hex: "83127964"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0x480000
            - "d7": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0x480000
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDM.H LU #1"
      - asm: "maddm.h %e6,%e4,%d2,%d1lu,0"
      - hex: "83127464"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0
            - "d7": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDM.H LU #2"
      - asm: "maddm.h %e6,%e4,%d2,%d1lu,1"
      - hex: "83127564"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0
            - "d7": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDM.H UL #1"
      - asm: "maddm.h %e6,%e4,%d2,%d1ul,0"
      - hex: "83127064"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0x240000
            - "d7": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0x240000
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDM.H UL #2"
      - asm: "maddm.h %e6,%e4,%d2,%d1ul,1"
      - hex: "83127164"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0x480000
            - "d7": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0x480000
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDM.H UU #1"
      - asm: "maddm.h %e6,%e4,%d2,%d1uu,0"
      - hex: "83127c64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0
            - "d7": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDM.H UU #2"
      - asm: "maddm.h %e6,%e4,%d2,%d1uu,1"
      - hex: "83127d64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0
            - "d7": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDMS.H LL #1"
      - asm: "maddms.h %e6,%e4,%d2,%d1ll,0"
      - hex: "8312f864"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0x240000
            - "d7": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0x240000
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDMS.H LL #2"
      - asm: "maddms.h %e6,%e4,%d2,%d1ll,1"
      - hex: "8312f964"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0x480000
            - "d7": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0x480000
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDMS.H (83,3D) #1"
      - asm: "maddms.h %e6,%e4,%d2,%d1lu,0"
      - hex: "8312f464"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0
            - "d7": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDMS.H (83,3D) #2"
      - asm: "maddms.h %e6,%e4,%d2,%d1lu,1"
      - hex: "8312f564"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0
            - "d7": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDMS.H UL #1"
      - asm: "maddms.h %e6,%e4,%d2,%d1ul,0"
      - hex: "8312f064"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0x240000
            - "d7": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0x240000
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDMS.H UL #2"
      - asm: "maddms.h %e6,%e4,%d2,%d1ul,1"
      - hex: "8312f164"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0x480000
            - "d7": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0x480000
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDMS.H (83,3F) #1"
      - asm: "maddms.h %e6,%e4,%d2,%d1uu,0"
      - hex: "8312fc64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0
            - "d7": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDMS.H (83,3F) #2"
      - asm: "maddms.h %e6,%e4,%d2,%d1uu,1"
      - hex: "8312fd64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0
            - "d7": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDR.H LL #1"
      - asm: "maddr.h %d6,%d4,%d2,%d1ll,0"
      - hex: "83123864"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDR.H LL #2"
      - asm: "maddr.h %d6,%d4,%d2,%d1ll,1"
      - hex: "83123964"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDR.H LU #1"
      - asm: "maddr.h %d6,%d4,%d2,%d1lu,0"
      - hex: "83123464"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDR.H LU #2"
      - asm: "maddr.h %d6,%d4,%d2,%d1lu,1"
      - hex: "83123564"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDR.H UL #1"
      - asm: "maddr.h %d6,%d4,%d2,%d1ul,0"
      - hex: "83123064"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDR.H UL #2"
      - asm: "maddr.h %d6,%d4,%d2,%d1ul,1"
      - hex: "83123164"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDR.H UL (43,1E) #1"
      - asm: "maddr.h %d6,%e4,%d2,%d1ul,0"
      - hex: "43127864"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d4": 1
            - "d5": 1
          - result:
            - "d6": 0x40000000
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0xffffffff
            - "d5": 1
          - result:
            - "d6": 0x4000
          - desc: ""
    - instruction:
      - name: "RRR1 MADDR.H UL (43,1E) #2"
      - asm: "maddr.h %d6,%e4,%d2,%d1ul,1"
      - hex: "43127964"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d4": 1
            - "d5": 1
          - result:
            - "d6": 2147483648
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0xffffffff
            - "d5": 1
          - result:
            - "d6": 0x8000
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 1
            - "d4": 0xffffffff
            - "d5": 1
          - result:
            - "d6": 0xffff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDR.H UU #1"
      - asm: "maddr.h %d6,%d4,%d2,%d1uu,0"
      - hex: "83123c64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d4": 1
          - result:
            - "d6": 0x4001
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 1
          - result:
            - "d6": 1
          - desc: ""
    - instruction:
      - name: "RRR1 MADDR.H UU #2"
      - asm: "maddr.h %d6,%d4,%d2,%d1uu,1"
      - hex: "83123d64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d4": 1
          - result:
            - "d6": 0x8001
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 1
          - result:
            - "d6": 1
          - desc: ""
    - instruction:
      - name: "RRR1 MADDRS.H LL (83,2E) #1"
      - asm: "maddrs.h %d6,%d4,%d2,%d1ll,0"
      - hex: "8312b864"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d4": 1
          - result:
            - "d6": 1
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 1
          - result:
            - "d6": 0x4001
          - desc: ""
    - instruction:
      - name: "RRR1 MADDRS.H LL (83,2E) #2"
      - asm: "maddrs.h %d6,%d4,%d2,%d1ll,1"
      - hex: "8312b964"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d4": 1
          - result:
            - "d6": 1
          - desc: ""
    - instruction:
      - name: "RRR1 MADDRS.H LU #1"
      - asm: "maddrs.h %d6,%d4,%d2,%d1lu,0"
      - hex: "8312b464"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d4": 1
          - result:
            - "d6": 1
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 1
          - result:
            - "d6": 1
          - desc: ""
    - instruction:
      - name: "RRR1 MADDRS.H LU #2"
      - asm: "maddrs.h %d6,%d4,%d2,%d1lu,1"
      - hex: "8312b564"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d4": 1
          - result:
            - "d6": 1
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 1
          - result:
            - "d6": 1
          - desc: ""
    - instruction:
      - name: "RRR1 MADDRS.H UL (83,2C) #1"
      - asm: "maddrs.h %d6,%d4,%d2,%d1ul,0"
      - hex: "8312b064"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d4": 1
          - result:
            - "d6": 0x40000001
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 1
          - result:
            - "d6": 0x4001
          - desc: ""
    - instruction:
      - name: "RRR1 MADDRS.H UL (83,2C) #2"
      - asm: "maddrs.h %d6,%d4,%d2,%d1ul,1"
      - hex: "8312b164"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDRS.H UL (43,3E) #1"
      - asm: "maddrs.h %d6,%e4,%d2,%d1ul,0"
      - hex: "4312f864"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d4": 1
            - "d5": 1
          - result:
            - "d6": 0x40000000
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0xffffffff
            - "d5": 1
          - result:
            - "d6": 0x4000
          - desc: ""
    - instruction:
      - name: "RRR1 MADDRS.H UL (43,3E) #2"
      - asm: "maddrs.h %d6,%e4,%d2,%d1ul,1"
      - hex: "4312f964"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d4": 1
            - "d5": 1
          - result:
            - "d6": 0x7fff0000
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0xffffffff
            - "d5": 1
          - result:
            - "d6": 0x7fff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDRS.H UU (83,2F) #1"
      - asm: "maddrs.h %d6,%d4,%d2,%d1uu,0"
      - hex: "8312bc64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d4": 1
          - result:
            - "d6": 0x4001
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 1
          - result:
            - "d6": 1
          - desc: ""
    - instruction:
      - name: "RRR1 MADDRS.H UU (83,2F) #2"
      - asm: "maddrs.h %d6,%d4,%d2,%d1uu,1"
      - hex: "8312bd64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 1
          - result:
            - "d6": 1
          - desc: ""
    - instruction:
      - name: "RRR1 MADDR.Q LL #1"
      - asm: "maddr.q %d4,%d3,%d2l,%d1l,0"
      - hex: "43121c43"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d3": 1
          - result:
            - "d4": 0x40000000
          - desc: ""
    - instruction:
      - name: "RRR1 MADDR.Q LL #2"
      - asm: "maddr.q %d4,%d3,%d2l,%d1l,1"
      - hex: "43121d43"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d3": 1
          - result:
            - "d4": 0x80000000
          - desc: ""
    - instruction:
      - name: "RRR1 MADDR.Q UU #1"
      - asm: "maddr.q %d4,%d3,%d2u,%d1u,0"
      - hex: "43121843"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d3": 0xffffffff
          - result:
            - "d4": 0x40000000
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d3": 1
          - result:
            - "d4": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MADDR.Q UU #2"
      - asm: "maddr.q %d4,%d3,%d2u,%d1u,1"
      - hex: "43121943"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d3": 0xffffffff
          - result:
            - "d4": 0x80000000
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d3": 1
          - result:
            - "d4": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MADDRS.Q (43,27) #1"
      - asm: "maddrs.q %d4,%d3,%d2l,%d1l,0"
      - hex: "43129c43"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d3": 1
          - result:
            - "d4": 0x40000000
          - desc: ""
    - instruction:
      - name: "RRR1 MADDRS.Q (43,27) #2"
      - asm: "maddrs.q %d4,%d3,%d2l,%d1l,1"
      - hex: "43129d43"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d3": 1
          - result:
            - "d4": 0x7fff0000
          - desc: ""
    - instruction:
      - name: "RRR1 MADDRS.Q (43,26) #1"
      - asm: "maddrs.q %d4,%d3,%d2u,%d1u,0"
      - hex: "43129843"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d3": 0xffffffff
          - result:
            - "d4": 0x40000000
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d3": 1
          - result:
            - "d4": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MADDRS.Q (43,26) #2"
      - asm: "maddrs.q %d4,%d3,%d2u,%d1u,1"
      - hex: "43129943"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d3": 0xffffffff
          - result:
            - "d4": 0x7fff0000
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d3": 1
          - result:
            - "d4": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSU.H LL #1"
      - asm: "maddsu.h %e6,%e4,%d2,%d1ll,0"
      - hex: "c3126864"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 0xffffffdd
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffdb
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSU.H LL #2"
      - asm: "maddsu.h %e6,%e4,%d2,%d1ll,1"
      - hex: "c3126964"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 0xffffffb9
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffb7
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSU.H LU #1"
      - asm: "maddsu.h %e6,%e4,%d2,%d1lu,0"
      - hex: "c3126464"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSU.H LU #2"
      - asm: "maddsu.h %e6,%e4,%d2,%d1lu,1"
      - hex: "c3126564"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
        - case5:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d5": 0xffffffff
          - result:
            - "d6": 0
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSU.H UL #1"
      - asm: "maddsu.h %e6,%e4,%d2,%d1ul,0"
      - hex: "c3126064"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 0xffffffdd
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffdb
            - "d7": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0x40000000
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xbfffffff
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSU.H UL #2"
      - asm: "maddsu.h %e6,%e4,%d2,%d1ul,1"
      - hex: "c3126164"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 0xffffffb9
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffb7
            - "d7": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0x7fffffff
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0xffffffff
          - result:
            - "d6": 0x80000000
            - "d7": 0
          - desc: ""
        - case5:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d5": 0xffffffff
          - result:
            - "d6": 0x80000001
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSU.H UU #1"
      - asm: "maddsu.h %e6,%e4,%d2,%d1uu,0"
      - hex: "c3126c64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xbfffffff
            - "d7": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSU.H UU #2"
      - asm: "maddsu.h %e6,%e4,%d2,%d1uu,1"
      - hex: "c3126d64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d4": 0xffffffff
          - result:
            - "d6": 0x80000000
            - "d7": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
        - case5:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d5": 0xffffffff
          - result:
            - "d6": 0
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSUS.H (C3,3A) #1"
      - asm: "maddsus.h %e6,%e4,%d2,%d1ll,0"
      - hex: "c312e864"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 0xffffffdd
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffdb
            - "d7": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xbfffffff
            - "d7": 0
          - desc: ""
        - case5:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d5": 0xffffffff
          - result:
            - "d6": 0xc0000000
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSUS.H (C3,3A) #2"
      - asm: "maddsus.h %e6,%e4,%d2,%d1ll,1"
      - hex: "c312e964"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 0xffffffb9
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffb7
            - "d7": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0xffffffff
          - result:
            - "d6": 0x80000000
            - "d7": 0
          - desc: ""
        - case5:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d5": 0xffffffff
          - result:
            - "d6": 0x80000001
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSUS.H LU #1"
      - asm: "maddsus.h %e6,%e4,%d2,%d1lu,0"
      - hex: "c312e464"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
        - case5:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d5": 0xffffffff
          - result:
            - "d6": 0
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSUS.H LU #2"
      - asm: "maddsus.h %e6,%e4,%d2,%d1lu,1"
      - hex: "c312e564"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
        - case5:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d5": 0xffffffff
          - result:
            - "d6": 0
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSUS.H (C3,38) #1"
      - asm: "maddsus.h %e6,%e4,%d2,%d1ul,0"
      - hex: "c312e064"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 0xffffffdd
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffdb
            - "d7": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0x40000000
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xbfffffff
            - "d7": 0
          - desc: ""
        - case5:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d5": 0xffffffff
          - result:
            - "d6": 0xc0000000
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSUS.H (C3,38) #2"
      - asm: "maddsus.h %e6,%e4,%d2,%d1ul,1"
      - hex: "c312e164"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 0xffffffb9
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffb7
            - "d7": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0x7fffffff
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0xffffffff
          - result:
            - "d6": 0x80000000
            - "d7": 0
          - desc: ""
        - case5:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d5": 0xffffffff
          - result:
            - "d6": 0x80000001
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSUS.H (C3,3B) #1"
      - asm: "maddsus.h %e6,%e4,%d2,%d1uu,0"
      - hex: "c312ec64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xbfffffff
            - "d7": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
        - case5:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d5": 0xffffffff
          - result:
            - "d6": 0
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSUS.H (C3,3B) #2"
      - asm: "maddsus.h %e6,%e4,%d2,%d1uu,1"
      - hex: "c312ed64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d4": 0xffffffff
          - result:
            - "d6": 0x80000000
            - "d7": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
        - case5:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d5": 0xffffffff
          - result:
            - "d6": 0
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSUM.H LL #1"
      - asm: "maddsum.h %e6,%e4,%d2,%d1ll,0"
      - hex: "c3127864"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 0xffdc0001
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffdbffff
            - "d7": 0xffff
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0xc000
          - desc: ""
        - case5:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d5": 0xffffffff
          - result:
            - "d6": 0
            - "d7": 0xbfff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSUM.H LL #2"
      - asm: "maddsum.h %e6,%e4,%d2,%d1ll,1"
      - hex: "c3127964"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 0xffb80001
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffb7ffff
            - "d7": 0xffff
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffff
            - "d7": 0x8000
          - desc: ""
        - case5:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d5": 0xffffffff
          - result:
            - "d6": 0x10000
            - "d7": 0x7fff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSUM.H LU #1"
      - asm: "maddsum.h %e6,%e4,%d2,%d1lu,0"
      - hex: "c3127464"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
        - case5:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d5": 0xffffffff
          - result:
            - "d6": 0
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSUM.H LU #2"
      - asm: "maddsum.h %e6,%e4,%d2,%d1lu,1"
      - hex: "c3127564"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
        - case5:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d5": 0xffffffff
          - result:
            - "d6": 0
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSUM.H UL #1"
      - asm: "maddsum.h %e6,%e4,%d2,%d1ul,0"
      - hex: "c3127064"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 0xffdc0001
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffdbffff
            - "d7": 0xffff
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0xc000
          - desc: ""
        - case5:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d5": 0xffffffff
          - result:
            - "d6": 0
            - "d7": 0xbfff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSUM.H UL #2"
      - asm: "maddsum.h %e6,%e4,%d2,%d1ul,1"
      - hex: "c3127164"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 0xffb80001
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffb7ffff
            - "d7": 0xffff
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xfffeffff
            - "d7": 0xffff
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffff
            - "d7": 0x8000
          - desc: ""
        - case5:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d5": 0xffffffff
          - result:
            - "d6": 0x10000
            - "d7": 0x7fff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSUM.H UU #1"
      - asm: "maddsum.h %e6,%e4,%d2,%d1uu,0"
      - hex: "c3127c64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0xc000
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
        - case5:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d5": 0xffffffff
          - result:
            - "d6": 0
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSUM.H UU #2"
      - asm: "maddsum.h %e6,%e4,%d2,%d1uu,1"
      - hex: "c3127d64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffff
            - "d7": 0x8000
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
        - case5:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d5": 0xffffffff
          - result:
            - "d6": 0
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSUMS.H LL #1"
      - asm: "maddsums.h %e6,%e4,%d2,%d1ll,0"
      - hex: "c312f864"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSUMS.H LL #2"
      - asm: "maddsums.h %e6,%e4,%d2,%d1ll,1"
      - hex: "c312f964"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSUMS.H LU #1"
      - asm: "maddsums.h %e6,%e4,%d2,%d1lu,0"
      - hex: "c312f464"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
        - case5:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d5": 0xffffffff
          - result:
            - "d6": 0
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSUMS.H LU #2"
      - asm: "maddsums.h %e6,%e4,%d2,%d1lu,1"
      - hex: "c312f564"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
        - case5:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d5": 0xffffffff
          - result:
            - "d6": 0
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSUMS.H UL #1"
      - asm: "maddsums.h %e6,%e4,%d2,%d1ul,0"
      - hex: "c312f064"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0x4000
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSUMS.H UU #1"
      - asm: "maddsums.h %e6,%e4,%d2,%d1uu,0"
      - hex: "c312fc64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d5": 0xffffffff
          - result:
            - "d6": 0
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSUMS.H UU #2"
      - asm: "maddsums.h %e6,%e4,%d2,%d1uu,1"
      - hex: "c312fd64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d5": 0xffffffff
          - result:
            - "d6": 0
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSUR.H LL #1"
      - asm: "maddsur.h %d4,%d3,%d2,%d1ll,0"
      - hex: "c3123843"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffbfff
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d4": 0xc000
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSUR.H LL #2"
      - asm: "maddsur.h %d4,%d3,%d2,%d1ll,1"
      - hex: "c3123943"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffff7fff
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d4": 0x8000
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSUR.H LU #1"
      - asm: "maddsur.h %d4,%d3,%d2,%d1lu,0"
      - hex: "c3123443"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d4": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSUR.H LU #2"
      - asm: "maddsur.h %d4,%d3,%d2,%d1lu,1"
      - hex: "c3123543"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d4": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSUR.H UL #1"
      - asm: "maddsur.h %d4,%d3,%d2,%d1ul,0"
      - hex: "c3123043"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffbfff
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d4": 0xc000
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSUR.H UL #2"
      - asm: "maddsur.h %d4,%d3,%d2,%d1ul,1"
      - hex: "c3123143"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffff7fff
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d4": 0x8000
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSUR.H UU #1"
      - asm: "maddsur.h %d4,%d3,%d2,%d1uu,0"
      - hex: "c3123c43"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d3": 1
          - result:
            - "d4": 0xc001
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d3": 1
          - result:
            - "d4": 1
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSUR.H UU #2"
      - asm: "maddsur.h %d4,%d3,%d2,%d1uu,1"
      - hex: "c3123d43"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d3": 1
          - result:
            - "d4": 0x8001
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d3": 1
          - result:
            - "d4": 1
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSURS.H LL #1"
      - asm: "maddsurs.h %d4,%d3,%d2,%d1ll,0"
      - hex: "c312b843"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d3": 1
          - result:
            - "d4": 1
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d3": 1
          - result:
            - "d4": 0xc001
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSURS.H LL #2"
      - asm: "maddsurs.h %d4,%d3,%d2,%d1ll,1"
      - hex: "c312b943"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d3": 1
          - result:
            - "d4": 1
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSURS.H LU #1"
      - asm: "maddsurs.h %d4,%d3,%d2,%d1lu,0"
      - hex: "c312b443"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d3": 1
          - result:
            - "d4": 1
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d3": 1
          - result:
            - "d4": 1
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSURS.H LU #2"
      - asm: "maddsurs.h %d4,%d3,%d2,%d1lu,1"
      - hex: "c312b543"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d3": 1
          - result:
            - "d4": 1
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d3": 1
          - result:
            - "d4": 1
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSURS.H UL #1"
      - asm: "maddsurs.h %d4,%d3,%d2,%d1ul,0"
      - hex: "c312b043"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d3": 1
          - result:
            - "d4": 0x40000001
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d3": 1
          - result:
            - "d4": 0xc001
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSURS.H UL #2"
      - asm: "maddsurs.h %d4,%d3,%d2,%d1ul,1"
      - hex: "c312b143"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d3": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSURS.H UU #1"
      - asm: "maddsurs.h %d4,%d3,%d2,%d1uu,0"
      - hex: "c312bc43"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x80000000
            - "d3": 1
          - result:
            - "d4": 0xc001
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d3": 1
          - result:
            - "d4": 1
          - desc: ""
    - instruction:
      - name: "RRR1 MADDSURS.H UU #2"
      - asm: "maddsurs.h %d4,%d3,%d2,%d1uu,1"
      - hex: "c312bd43"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d3": 1
          - result:
            - "d4": 1
          - desc: ""
    - instruction:
      - name: "RRR1 MSUB.H LL #1"
      - asm: "msub.h %e6,%e4,%d2,%d1ll,0"
      - hex: "a3126864"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 0xffffffdd
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffdb
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MSUB.H LL #2"
      - asm: "msub.h %e6,%e4,%d2,%d1ll,1"
      - hex: "a3126964"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 0xffffffb9
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffb7
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MSUB.H LU #1"
      - asm: "msub.h %e6,%e4,%d2,%d1lu,0"
      - hex: "a3126464"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MSUB.H LU #2"
      - asm: "msub.h %e6,%e4,%d2,%d1lu,1"
      - hex: "a3126564"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MSUB.H UL #1"
      - asm: "msub.h %e6,%e4,%d2,%d1ul,0"
      - hex: "a3126064"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 0xffffffdd
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffdb
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MSUB.H UL #2"
      - asm: "msub.h %e6,%e4,%d2,%d1ul,1"
      - hex: "a3126164"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 0xffffffb9
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffb7
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MSUB.H UU #1"
      - asm: "msub.h %e6,%e4,%d2,%d1uu,0"
      - hex: "a3126c64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MSUB.H UU #2"
      - asm: "msub.h %e6,%e4,%d2,%d1uu,1"
      - hex: "a3126d64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBS.H LL #1"
      - asm: "msubs.h %e6,%e4,%d2,%d1ll,0"
      - hex: "a312e864"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 0xffffffdd
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffdb
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBS.H LL #2"
      - asm: "msubs.h %e6,%e4,%d2,%d1ll,1"
      - hex: "a312e964"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 0xffffffb9
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffb7
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBS.H LU #1"
      - asm: "msubs.h %e6,%e4,%d2,%d1lu,0"
      - hex: "a312e464"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBS.H LU #2"
      - asm: "msubs.h %e6,%e4,%d2,%d1lu,1"
      - hex: "a312e564"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBS.H UL #1"
      - asm: "msubs.h %e6,%e4,%d2,%d1ul,0"
      - hex: "a312e064"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 0xffffffdd
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffdb
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBS.H UL #2"
      - asm: "msubs.h %e6,%e4,%d2,%d1ul,1"
      - hex: "a312e164"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 0xffffffb9
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffb7
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBS.H UU #1"
      - asm: "msubs.h %e6,%e4,%d2,%d1uu,0"
      - hex: "a312ec64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBS.H UU #2"
      - asm: "msubs.h %e6,%e4,%d2,%d1uu,1"
      - hex: "a312ed64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 1
          - result:
            - "d6": 1
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d4": 0xffffffff
          - result:
            - "d6": 0xffffffff
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MSUB.Q (32-bit) #1"
      - asm: "msub.q %d4,%d3,%d2,%d1,0"
      - hex: "63120843"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MSUB.Q (32-bit) #2"
      - asm: "msub.q %d4,%d3,%d2,%d1,1"
      - hex: "63120943"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MSUB.Q (64-bit) #1"
      - asm: "msub.q %e6,%e4,%d2,%d1,0"
      - hex: "63126c64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0xffffffdc
            - "d7": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0xffffffdc
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MSUB.Q (64-bit) #2"
      - asm: "msub.q %e6,%e4,%d2,%d1,1"
      - hex: "63126d64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0xffffffb8
            - "d7": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0xffffffb8
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MSUB.Q L (32-bit) #1"
      - asm: "msub.q %d4,%d3,%d2,%d1l,0"
      - hex: "63120443"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MSUB.Q L (32-bit) #2"
      - asm: "msub.q %d4,%d3,%d2,%d1l,1"
      - hex: "63120543"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MSUB.Q L (64-bit) #1"
      - asm: "msub.q %e6,%e4,%d2,%d1l,0"
      - hex: "63126464"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0xffffffdc
            - "d7": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0xffffffdc
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MSUB.Q L (64-bit) #2"
      - asm: "msub.q %e6,%e4,%d2,%d1l,1"
      - hex: "63126564"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0xffffffb8
            - "d7": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0xffffffb8
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MSUB.Q U (32-bit) #1"
      - asm: "msub.q %d4,%d3,%d2,%d1u,0"
      - hex: "63120043"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MSUB.Q U (32-bit) #2"
      - asm: "msub.q %d4,%d3,%d2,%d1u,1"
      - hex: "63120143"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MSUB.Q U (64-bit) #1"
      - asm: "msub.q %e6,%e4,%d2,%d1u,0"
      - hex: "63126064"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0
            - "d7": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MSUB.Q U (64-bit) #2"
      - asm: "msub.q %e6,%e4,%d2,%d1u,1"
      - hex: "63126164"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0
            - "d7": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MSUB.Q LL (32-bit) #1"
      - asm: "msub.q %d4,%d3,%d2l,%d1l,0"
      - hex: "63121443"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 0xffffffdd
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffdb
          - desc: ""
    - instruction:
      - name: "RRR1 MSUB.Q LL (32-bit) #2"
      - asm: "msub.q %d4,%d3,%d2l,%d1l,1"
      - hex: "63121543"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 0xffffffb9
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffb7
          - desc: ""
    - instruction:
      - name: "RRR1 MSUB.Q LL (64-bit) #1"
      - asm: "msub.q %e6,%e4,%d2l,%d1l,0"
      - hex: "63127464"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0xffdc0000
            - "d7": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0xffdc0000
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MSUB.Q LL (64-bit) #2"
      - asm: "msub.q %e6,%e4,%d2l,%d1l,1"
      - hex: "63127564"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0xffb80000
            - "d7": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0xffb80000
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MSUB.Q UU (32-bit) #1"
      - asm: "msub.q %d4,%d3,%d2u,%d1u,0"
      - hex: "63121043"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MSUB.Q UU (32-bit) #2"
      - asm: "msub.q %d4,%d3,%d2u,%d1u,1"
      - hex: "63121143"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MSUB.Q UU (64-bit) #1"
      - asm: "msub.q %e6,%e4,%d2u,%d1u,0"
      - hex: "63127064"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0
            - "d7": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MSUB.Q UU (64-bit) #2"
      - asm: "msub.q %e6,%e4,%d2u,%d1u,1"
      - hex: "63127164"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0
            - "d7": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBS.Q (32-bit, OP=63,OP2=22) #1"
      - asm: "msubs.q %d4,%d3,%d2,%d1,0"
      - hex: "63128843"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBS.Q (32-bit, OP=63,OP2=22) #2"
      - asm: "msubs.q %d4,%d3,%d2,%d1,1"
      - hex: "63128943"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBS.Q (64-bit) #1"
      - asm: "msubs.q %e6,%e4,%d2,%d1,0"
      - hex: "6312ec64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0xffffffdc
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0xffffffdc
            - "d7": 0xfffffffe
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBS.Q (64-bit) #2"
      - asm: "msubs.q %e6,%e4,%d2,%d1,1"
      - hex: "6312ed64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0xffffffb8
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0xffffffb8
            - "d7": 0xfffffffe
          - desc: ""
    - instruction:
      - name: "RRR1 MADDS.Q L (32-bit) #1"
      - asm: "madds.q %d4,%d3,%d2,%d1l,0"
      - hex: "43128443"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBS.Q L (64-bit) #1"
      - asm: "msubs.q %e6,%e4,%d2,%d1l,0"
      - hex: "6312e464"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0xffffffdc
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0xffffffdc
            - "d7": 0xfffffffe
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBS.Q L (64-bit) #2"
      - asm: "msubs.q %e6,%e4,%d2,%d1l,1"
      - hex: "6312e564"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0xffffffb8
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0xffffffb8
            - "d7": 0xfffffffe
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBS.Q U (32-bit) #1"
      - asm: "msubs.q %d4,%d3,%d2,%d1u,0"
      - hex: "63128043"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBS.Q U (32-bit) #2"
      - asm: "msubs.q %d4,%d3,%d2,%d1u,1"
      - hex: "63128143"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBS.Q U (64-bit) #1"
      - asm: "msubs.q %e6,%e4,%d2,%d1u,0"
      - hex: "6312e064"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0
            - "d7": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBS.Q U (64-bit) #2"
      - asm: "msubs.q %e6,%e4,%d2,%d1u,1"
      - hex: "6312e164"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0
            - "d7": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBS.Q LL (32-bit) #1"
      - asm: "msubs.q %d4,%d3,%d2l,%d1l,0"
      - hex: "63129443"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 0xffffffdd
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffdb
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBS.Q LL (32-bit) #2"
      - asm: "msubs.q %d4,%d3,%d2l,%d1l,1"
      - hex: "63129543"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 0xffffffb9
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffb7
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBS.Q LL (64-bit) #1"
      - asm: "msubs.q %e6,%e4,%d2l,%d1l,0"
      - hex: "6312f464"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0xffdc0000
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0xffdc0000
            - "d7": 0xfffffffe
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBS.Q LL (64-bit) #2"
      - asm: "msubs.q %e6,%e4,%d2l,%d1l,1"
      - hex: "6312f564"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0xffb80000
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0xffb80000
            - "d7": 0xfffffffe
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBS.Q UU (32-bit) #1"
      - asm: "msubs.q %d4,%d3,%d2u,%d1u,0"
      - hex: "63129043"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBS.Q UU (32-bit) #2"
      - asm: "msubs.q %d4,%d3,%d2u,%d1u,1"
      - hex: "63129143"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 1
          - result:
            - "d4": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d3": 0xffffffff
          - result:
            - "d4": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBS.Q UU (64-bit) #1"
      - asm: "msubs.q %e6,%e4,%d2u,%d1u,0"
      - hex: "6312f064"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0
            - "d7": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBS.Q UU (64-bit) #2"
      - asm: "msubs.q %e6,%e4,%d2u,%d1u,1"
      - hex: "6312f164"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 1
          - result:
            - "d6": 0
            - "d7": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 18
            - "d2": 2
            - "d5": 0xffffffff
          - result:
            - "d6": 0
            - "d7": 0xffffffff
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBAD.H LL (E3,1A) #1"
      - asm: "msubad.h %e6,%e4,%d2,%d1ll,0"
      - hex: "e3126864"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0x1000000
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0xf
            - "d5": 0xf
          - result:
            - "d6": 0xf
            - "d7": 0xf
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0x40000000
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBAD.H LL (E3,1A) #2"
      - asm: "msubad.h %e6,%e4,%d2,%d1ll,1"
      - hex: "e3126964"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0x1000001
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0xf
            - "d5": 0xf
          - result:
            - "d6": 0xf
            - "d6": 0xf
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0x7fffffff
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBAD.H LU (E3,19) #1"
      - asm: "msubad.h %e6,%e4,%d2,%d1lu,0"
      - hex: "e3126464"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0xffffff
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0xf
            - "d5": 0xf
          - result:
            - "d6": 0x4000000f
            - "d7": 0xf
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBAD.H LU (E3,19) #2"
      - asm: "msubad.h %e6,%e4,%d2,%d1lu,1"
      - hex: "e3126564"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0xffffff
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0xf
            - "d5": 0xf
          - result:
            - "d6": 0x8000000e
            - "d6": 0x8000000e
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBAD.H UL (E3,18) #1"
      - asm: "msubad.h %e6,%e4,%d2,%d1ul,0"
      - hex: "e3126064"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0x1000000
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0xf
            - "d5": 0xf
          - result:
            - "d6": 0xf
            - "d7": 0xf
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0x40000000
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBAD.H UL (E3,18) #2"
      - asm: "msubad.h %e6,%e4,%d2,%d1ul,1"
      - hex: "e3126164"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0x1000001
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0xf
            - "d5": 0xf
          - result:
            - "d6": 0xf
            - "d6": 0xf
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0x7fffffff
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBAD.H UU (E3,1B) #1"
      - asm: "msubad.h %e6,%e4,%d2,%d1uu,0"
      - hex: "e3126c64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0xffffff
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0xf
            - "d5": 0xf
          - result:
            - "d6": 0xf
            - "d7": 0xc000000f
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBAD.H UU (E3,1B) #2"
      - asm: "msubad.h %e6,%e4,%d2,%d1uu,1"
      - hex: "e3126d64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0xffffff
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0xf
            - "d5": 0xf
          - result:
            - "d6": 0xf
            - "d6": 0xf
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBADS.H LL (E3,3A) #1"
      - asm: "msubads.h %e6,%e4,%d2,%d1ll,0"
      - hex: "e312e864"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0x1000000
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0xf
            - "d5": 0xf
          - result:
            - "d6": 0xf
            - "d7": 0xf
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0x40000000
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBAD.H LL (E3,3A) #2"
      - asm: "msubads.h %e6,%e4,%d2,%d1ll,1"
      - hex: "e312e964"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0x1000001
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0xf
            - "d5": 0xf
          - result:
            - "d6": 0xf
            - "d6": 0xf
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0x7fffffff
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBADS.H LU (E3,39) #1"
      - asm: "msubads.h %e6,%e4,%d2,%d1lu,0"
      - hex: "e312e464"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0xffffff
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0xf
            - "d5": 0xf
          - result:
            - "d6": 0x4000000f
            - "d7": 0xf
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBADS.H LU (E3,39) #2"
      - asm: "msubads.h %e6,%e4,%d2,%d1lu,1"
      - hex: "e312e564"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0xffffff
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0xf
            - "d5": 0xf
          - result:
            - "d6": 0x7fffffff
            - "d6": 0x7fffffff
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBADS.H UL (E3,38) #1"
      - asm: "msubads.h %e6,%e4,%d2,%d1ul,0"
      - hex: "e312e064"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0x1000000
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0xf
            - "d5": 0xf
          - result:
            - "d6": 0xf
            - "d7": 0xf
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0x40000000
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBADS.H UL (E3,38) #2"
      - asm: "msubads.h %e6,%e4,%d2,%d1ul,1"
      - hex: "e312e164"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0x1000001
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0xf
            - "d5": 0xf
          - result:
            - "d6": 0xf
            - "d6": 0xf
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0x7fffffff
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBADS.H UU (E3,3B) #1"
      - asm: "msubads.h %e6,%e4,%d2,%d1uu,0"
      - hex: "e312ec64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0xffffff
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0xf
            - "d5": 0xf
          - result:
            - "d6": 0xf
            - "d7": 0xc000000f
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBADS.H UU (E3,3B) #2"
      - asm: "msubads.h %e6,%e4,%d2,%d1uu,1"
      - hex: "e312ed64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0xffffff
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0xf
            - "d5": 0xf
          - result:
            - "d6": 0xf
            - "d6": 0xf
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBADM.H LL (E3,1E) #1"
      - asm: "msubadm.h %e6,%e4,%d2,%d1ll,0"
      - hex: "e3127864"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0x100ffff
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0xf
            - "d5": 0xf
          - result:
            - "d6": 0xf
            - "d7": 0xf
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0x4000
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBADM.H LL (E3,1E) #2"
      - asm: "msubadm.h %e6,%e4,%d2,%d1ll,1"
      - hex: "e3127964"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0x101ffff
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0xf
            - "d5": 0xf
          - result:
            - "d6": 0xf
            - "d6": 0xf
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0xffff0000
            - "d7": 0x7fff
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBADM.H LU (E3,1D) #1"
      - asm: "msubadm.h %e6,%e4,%d2,%d1lu,0"
      - hex: "e3127464"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0xffffff
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0xf
            - "d5": 0xf
          - result:
            - "d6": 0xf
            - "d7": 0x400f
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBADM.H LU (E3,1D) #2"
      - asm: "msubadm.h %e6,%e4,%d2,%d1lu,1"
      - hex: "e3127564"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0xffffff
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0xf
            - "d5": 0xf
          - result:
            - "d6": 0xffff000f
            - "d6": 0xffff000f
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBADM.H UL (E3,1C) #1"
      - asm: "msubadm.h %e6,%e4,%d2,%d1ul,0"
      - hex: "e3127064"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0x100ffff
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0xf
            - "d5": 0xf
          - result:
            - "d6": 0xf
            - "d7": 0xf
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0x4000
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBADM.H UL (E3,1C) #2"
      - asm: "msubadm.h %e6,%e4,%d2,%d1ul,1"
      - hex: "e3127164"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0x101ffff
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0xf
            - "d5": 0xf
          - result:
            - "d6": 0xf
            - "d6": 0xf
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0xffff0000
            - "d7": 0x7fff
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBADM.H UU (E3,1F) #1"
      - asm: "msubadm.h %e6,%e4,%d2,%d1uu,0"
      - hex: "e3127c64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0xffffff
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0xf
            - "d5": 0xf
          - result:
            - "d6": 0xf
            - "d7": 0xffffc00f
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBADM.H UU (E3,1F) #2"
      - asm: "msubadm.h %e6,%e4,%d2,%d1uu,1"
      - hex: "e3127d64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0xffffff
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0xf
            - "d5": 0xf
          - result:
            - "d6": 0x1000f
            - "d6": 0x1000f
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBADMS.H LL (E3,3E) #1"
      - asm: "msubadms.h %e6,%e4,%d2,%d1ll,0"
      - hex: "e312f864"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0x100ffff
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0xf
            - "d5": 0xf
          - result:
            - "d6": 0xf
            - "d7": 0xf
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0x4000
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0x8000
            - "d5": 0x8000
          - result:
            - "d6": 0x8000
            - "d7": 0xc000
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBADMS.H LL (E3,3E) #2"
      - asm: "msubadms.h %e6,%e4,%d2,%d1ll,1"
      - hex: "e312f964"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0x101ffff
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0x1000f
            - "d5": 0xf
          - result:
            - "d6": 0x1000f
            - "d7": 0xf
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0xffff0000
            - "d7": 0x7fff
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0x8000
            - "d5": 0x8000
          - result:
            - "d6": 0xffff8000
            - "d7": 0xffff
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBADMS.H LU (E3,3D) #1"
      - asm: "msubadms.h %e6,%e4,%d2,%d1lu,0"
      - hex: "e312f464"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0xffffff
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0xf
            - "d5": 0xf
          - result:
            - "d6": 0xf
            - "d7": 0x400f
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0x8000
            - "d5": 0x8000
          - result:
            - "d6": 0x8000
            - "d7": 0x8000
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBADMS.H LU (E3,3D) #2"
      - asm: "msubadms.h %e6,%e4,%d2,%d1lu,1"
      - hex: "e312f564"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0xffffff
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0x1000f
            - "d5": 0xf
          - result:
            - "d6": 0xf
            - "d7": 0x800f
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0x8000
            - "d5": 0x8000
          - result:
            - "d6": 0x8000
            - "d7": 0x8000
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBADMS.H UL (E3,3C) #1"
      - asm: "msubadms.h %e6,%e4,%d2,%d1ul,0"
      - hex: "e312f064"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0x100ffff
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0xf
            - "d5": 0xf
          - result:
            - "d6": 0xf
            - "d7": 0xf
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0x4000
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0x8000
            - "d5": 0x8000
          - result:
            - "d6": 0x8000
            - "d7": 0xc000
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBADMS.H UL (E3,3C) #2"
      - asm: "msubadms.h %e6,%e4,%d2,%d1ul,1"
      - hex: "e312f164"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0x101ffff
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0x1000f
            - "d5": 0xf
          - result:
            - "d6": 0x1000f
            - "d7": 0xf
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0xffff0000
            - "d7": 0x7fff
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0x8000
            - "d5": 0x8000
          - result:
            - "d6": 0xffff8000
            - "d7": 0xffff
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBADMS.H UU (E3,3F) #1"
      - asm: "msubadms.h %e6,%e4,%d2,%d1uu,0"
      - hex: "e312fc64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0xffffff
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0xf
            - "d5": 0xf
          - result:
            - "d6": 0xf
            - "d7": 0xffffc00f
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0x8000
            - "d5": 0x8000
          - result:
            - "d6": 0x8000
            - "d7": 0x8000
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBADMS.H UU (E3,3F) #2"
      - asm: "msubadms.h %e6,%e4,%d2,%d1uu,1"
      - hex: "e312fd64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0xffffff
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0x1000f
            - "d5": 0xf
          - result:
            - "d6": 0x2000f
            - "d7": 0xffff800f
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0x8000
            - "d5": 0x8000
          - result:
            - "d6": 0x8000
            - "d7": 0x8000
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBADR.H LL (E3,0E) #1"
      - asm: "msubadr.h %d6,%d4,%d2,%d1ll,0"
      - hex: "e3123864"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
          - result:
            - "d6": 0xffffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0xf
          - result:
            - "d6": 0xf
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0
          - result:
            - "d6": 0x4000
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0x8000
          - result:
            - "d6": 0xc000
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBADR.H LL (E3,0E) #2"
      - asm: "msubadr.h %d6,%d4,%d2,%d1ll,1"
      - hex: "e3123964"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
          - result:
            - "d6": 0xffffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0x1000f
          - result:
            - "d6": 0x1000f
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0x8000
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0x8000
          - result:
            - "d6": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBADR.H LU (E3,0D) #1"
      - asm: "msubadr.h %d6,%d4,%d2,%d1lu,0"
      - hex: "e3123464"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
          - result:
            - "d6": 0xffffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0xf
          - result:
            - "d6": 0x400f
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0x8000
          - result:
            - "d6": 0x8000
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBADR.H LU (E3,0D) #2"
      - asm: "msubadr.h %d6,%d4,%d2,%d1lu,1"
      - hex: "e3123564"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
          - result:
            - "d6": 0xffffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0x1000f
          - result:
            - "d6": 0x1800f
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0x8000
          - result:
            - "d6": 0x8000
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBADR.H UL (E3,0C) #1"
      - asm: "msubadr.h %d6,%d4,%d2,%d1ul,0"
      - hex: "e3123064"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
          - result:
            - "d6": 0xffffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0xf
          - result:
            - "d6": 0xf
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0x4000
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0x8000
          - result:
            - "d6": 0xc000
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBADR.H UL (E3,0C) #2"
      - asm: "msubadr.h %d6,%d4,%d2,%d1ul,1"
      - hex: "e3123164"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
          - result:
            - "d6": 0xffffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0x1000f
          - result:
            - "d6": 0x1000f
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0x8000
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0x8000
          - result:
            - "d6": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBADR.H UU (E3,0F) #1"
      - asm: "msubadr.h %d6,%d4,%d2,%d1uu,0"
      - hex: "e3123c64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
          - result:
            - "d6": 0xffffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0xf
          - result:
            - "d6": 0xc000000f
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0x8000
          - result:
            - "d6": 0x8000
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBADR.H UU (E3,0F) #2"
      - asm: "msubadr.h %d6,%d4,%d2,%d1uu,1"
      - hex: "e3123d64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
          - result:
            - "d6": 0xffffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0x1000f
          - result:
            - "d6": 0x8001000f
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0x8000
          - result:
            - "d6": 0x8000
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBADRS.H LL (E3,2E) #1"
      - asm: "msubadrs.h %d6,%d4,%d2,%d1ll,0"
      - hex: "e312b864"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
          - result:
            - "d6": 0xffffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0xf
          - result:
            - "d6": 0xf
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0x4000
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0x8000
          - result:
            - "d6": 0xc000
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBADRS.H LL (E3,2E) #2"
      - asm: "msubadrs.h %d6,%d4,%d2,%d1ll,1"
      - hex: "e312b964"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
          - result:
            - "d6": 0xffffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0x1000f
          - result:
            - "d6": 0x1000f
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0x8000
          - result:
            - "d6": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBADRS.H LU (E3,2D) #1"
      - asm: "msubadrs.h %d6,%d4,%d2,%d1lu,0"
      - hex: "e312b464"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
          - result:
            - "d6": 0xffffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0xf
          - result:
            - "d6": 0x400f
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0x8000
          - result:
            - "d6": 0x8000
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBADRS.H LU (E3,2D) #2"
      - asm: "msubadrs.h %d6,%d4,%d2,%d1lu,1"
      - hex: "e312b564"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
          - result:
            - "d6": 0xffffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0x8000
          - result:
            - "d6": 0x8000
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBADRS.H UL (E3,2C) #1"
      - asm: "msubadrs.h %d6,%d4,%d2,%d1ul,0"
      - hex: "e312b064"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
          - result:
            - "d6": 0xffffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0xf
          - result:
            - "d6": 0xf
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0x4000
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0x8000
          - result:
            - "d6": 0xc000
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBADRS.H UL (E3,2C) #2"
      - asm: "msubadrs.h %d6,%d4,%d2,%d1ul,1"
      - hex: "e312b164"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
          - result:
            - "d6": 0xffffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0x1000f
          - result:
            - "d6": 0x1000f
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0x8000
          - result:
            - "d6": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBADRS.H UU (E3,2F) #1"
      - asm: "msubadrs.h %d6,%d4,%d2,%d1uu,0"
      - hex: "e312bc64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
          - result:
            - "d6": 0xffffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0xf
          - result:
            - "d6": 0xc000000f
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0x8000
          - result:
            - "d6": 0x8000
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBADRS.H UU (E3,2F) #2"
      - asm: "msubadrs.h %d6,%d4,%d2,%d1uu,1"
      - hex: "e312bd64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
          - result:
            - "d6": 0xffffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0x1000f
          - result:
            - "d6": 0x8001000f
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0x8000
          - result:
            - "d6": 0x8000
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBM.H LL (A3,1E) #1"
      - asm: "msubm.h %e6,%e4,%d2,%d1ll,0"
      - hex: "a3127864"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0xfeffff
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0x1000f
            - "d5": 0xf
          - result:
            - "d6": 0x1000f
            - "d7": 0xf
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0xffffc000
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0x8000
            - "d5": 0x8000
          - result:
            - "d6": 0x8000
            - "d7": 0x4000
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBM.H LL (A3,1E) #2"
      - asm: "msubm.h %e6,%e4,%d2,%d1ll,1"
      - hex: "a3127964"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0xfdffff
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0x1000f
            - "d5": 0xf
          - result:
            - "d6": 0x1000f
            - "d7": 0xf
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0x10000
            - "d7": 0xffff8000
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0x8000
            - "d5": 0x8000
          - result:
            - "d6": 0x18000
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBM.H LU (A3,1D) #1"
      - asm: "msubm.h %e6,%e4,%d2,%d1lu,0"
      - hex: "a3127464"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0xffffff
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0x1000f
            - "d5": 0xf
          - result:
            - "d6": 0x1000f
            - "d7": 0xffffc00f
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0x8000
            - "d5": 0x8000
          - result:
            - "d6": 0x8000
            - "d7": 0x8000
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBM.H LU (A3,1D) #2"
      - asm: "msubm.h %e6,%e4,%d2,%d1lu,1"
      - hex: "a3127564"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0xffffff
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0x1000f
            - "d5": 0xf
          - result:
            - "d6": 0x2000f
            - "d7": 0xffff800f
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0x8000
            - "d5": 0x8000
          - result:
            - "d6": 0x8000
            - "d7": 0x8000
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBM.H UL (A3,1C) #1"
      - asm: "msubm.h %e6,%e4,%d2,%d1ul,0"
      - hex: "a3127064"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0xfeffff
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0x1000f
            - "d5": 0xf
          - result:
            - "d6": 0x1000f
            - "d7": 0xf
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0xffffc000
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0x8000
            - "d5": 0x8000
          - result:
            - "d6": 0x8000
            - "d7": 0x4000
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBM.H UL (A3,1C) #2"
      - asm: "msubm.h %e6,%e4,%d2,%d1ul,1"
      - hex: "a3127164"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0xfdffff
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0x1000f
            - "d5": 0xf
          - result:
            - "d6": 0x1000f
            - "d7": 0xf
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0x10000
            - "d7": 0xffff8000
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0x8000
            - "d5": 0x8000
          - result:
            - "d6": 0x18000
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBM.H UU (A3,1F) #1"
      - asm: "msubm.h %e6,%e4,%d2,%d1uu,0"
      - hex: "a3127c64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0xffffff
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0x1000f
            - "d5": 0xf
          - result:
            - "d6": 0x1000f
            - "d7": 0xffffc00f
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0x8000
            - "d5": 0x8000
          - result:
            - "d6": 0x8000
            - "d7": 0x8000
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBM.H UU (A3,1F) #2"
      - asm: "msubm.h %e6,%e4,%d2,%d1uu,1"
      - hex: "a3127d64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0xffffff
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0x1000f
            - "d5": 0xf
          - result:
            - "d6": 0x2000f
            - "d7": 0xffff800f
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0x8000
            - "d5": 0x8000
          - result:
            - "d6": 0x8000
            - "d7": 0x8000
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBMS.H LL (A3,3E) #1"
      - asm: "msubms.h %e6,%e4,%d2,%d1ll,0"
      - hex: "a312f864"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0xfeffff
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0xf
            - "d5": 0xf
          - result:
            - "d6": 0xf
            - "d7": 0xf
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0xffffc000
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0x8000
            - "d5": 0x8000
          - result:
            - "d6": 0x8000
            - "d7": 0x4000
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBMS.H LL (A3,3E) #2"
      - asm: "msubms.h %e6,%e4,%d2,%d1ll,1"
      - hex: "a312f964"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0xfdffff
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0xf
            - "d5": 0xf
          - result:
            - "d6": 0xf
            - "d7": 0xf
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0x10000
            - "d7": 0xffff8000
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0x8000
            - "d5": 0x8000
          - result:
            - "d6": 0x18000
            - "d7": 0x0
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBMS.H LU (A3,3D) #1"
      - asm: "msubms.h %e6,%e4,%d2,%d1lu,0"
      - hex: "a312f464"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0xffffff
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0xf
            - "d5": 0xf
          - result:
            - "d6": 0xf
            - "d7": 0xffffc00f
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0x8000
            - "d5": 0x8000
          - result:
            - "d6": 0x8000
            - "d7": 0x8000
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBMS.H LU (A3,3D) #2"
      - asm: "msubms.h %e6,%e4,%d2,%d1lu,1"
      - hex: "a312f564"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0xffffff
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0xf
            - "d5": 0xf
          - result:
            - "d6": 0x1000f
            - "d7": 0xffff800f
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0x8000
            - "d5": 0x8000
          - result:
            - "d6": 0x8000
            - "d7": 0x8000
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBMS.H UL (A3,3C) #1"
      - asm: "msubms.h %e6,%e4,%d2,%d1ul,0"
      - hex: "a312f064"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0xfeffff
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0xf
            - "d5": 0xf
          - result:
            - "d6": 0xf
            - "d7": 0xf
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0xffffc000
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0x8000
            - "d5": 0x8000
          - result:
            - "d6": 0x8000
            - "d7": 0x4000
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBMS.H UL (A3,3C) #2"
      - asm: "msubms.h %e6,%e4,%d2,%d1ul,1"
      - hex: "a312f164"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0xfdffff
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0xf
            - "d5": 0xf
          - result:
            - "d6": 0xf
            - "d7": 0xf
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0x10000
            - "d7": 0xffff8000
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0x8000
            - "d5": 0x8000
          - result:
            - "d6": 0x18000
            - "d7": 0
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBMS.H UU (A3,3F) #1"
      - asm: "msubms.h %e6,%e4,%d2,%d1uu,0"
      - hex: "a312fc64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0xffffff
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0xf
            - "d5": 0xf
          - result:
            - "d6": 0xf
            - "d7": 0xffffc00f
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0x8000
            - "d5": 0x8000
          - result:
            - "d6": 0x8000
            - "d7": 0x8000
          - desc: ""
    - instruction:
      - name: "RRR1 MSUBMS.H UU (A3,3F) #2"
      - asm: "msubms.h %e6,%e4,%d2,%d1uu,1"
      - hex: "a312fd64"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xffff
            - "d2": 0xffff
            - "d4": 0xffffff
            - "d5": 0xffff
          - result:
            - "d6": 0xffffff
            - "d7": 0xffff
          - desc: ""
        - case2:
          - preconditions:
            - "d1": 0x80000000
            - "d2": 0x8000
            - "d4": 0xf
            - "d5": 0xf
          - result:
            - "d6": 0x1000f
            - "d7": 0xffff800f
          - desc: ""
        - case3:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case4:
          - preconditions:
            - "d1": 0x8000
            - "d2": 0x8000
            - "d4": 0x8000
            - "d5": 0x8000
          - result:
            - "d6": 0x8000
            - "d7": 0x8000
          - desc: ""
  RRR2_format:
    - instruction:
      - name: "RRR2 MADD (32-bit)"
      - asm: "madd %d5,%d4,%d3,%d2"
      - hex: "03230a54"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 18
            - "d3": 2
            - "d4": 1
          - result:
            - "d5": 37
          - desc: "d2=18, d3=2, d4=1"
        - case2:
          - preconditions:
            - "d2": 18
            - "d3": 2
          - result:
            - "d5": 36
          - desc: "d2=18, d3=2, d4=0"
    - instruction:
      - name: "RRR2 MADD (64-bit)"
      - asm: "madd %e6,%e4,%d3,%d2"
      - hex: "03236a64"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 18
            - "d3": 2
            - "d4": 1
          - result:
            - "d6": 37
            - "d7": 0
          - desc: "d2=18, d3=2, d4=1"
        - case2:
          - preconditions:
            - "d2": 18
            - "d3": 2
            - "d5": 1
          - result:
            - "d6": 36
            - "d7": 1
          - desc: "d2=18, d3=2, d5=1"
    - instruction:
      - name: "RRR2 MADD.U (64-bit)"
      - asm: "madd.u %e6,%e4,%d3,%d2"
      - hex: "03236864"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 18
            - "d3": 2
            - "d4": 1
          - result:
            - "d6": 37
            - "d7": 0
          - desc: "d2=18, d3=2, d4=1"
        - case2:
          - preconditions:
            - "d2": 18
            - "d3": 2
            - "d5": 1
          - result:
            - "d6": 36
            - "d7": 1
          - desc: "d2=18, d3=2, d5=1"
    - instruction:
      - name: "RRR2 MADDS (32-bit)"
      - asm: "madds %d5,%d4,%d3,%d2"
      - hex: "03238a54"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 18
            - "d3": 2
            - "d4": 1
          - result:
            - "d5": 37
          - desc: "d2=18, d3=2, d4=1"
        - case2:
          - preconditions:
            - "d2": 18
            - "d3": 2
          - result:
            - "d5": 36
          - desc: "d2=18, d3=2"
    - instruction:
      - name: "RRR2 MADDS (64-bit)"
      - asm: "madds %e6,%e4,%d3,%d2"
      - hex: "0323ea64"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 18
            - "d3": 2
            - "d4": 1
          - result:
            - "d6": 37
            - "d7": 0
          - desc: "d2=18, d3=2, d4=1"
        - case2:
          - preconditions:
            - "d2": 18
            - "d3": 2
            - "d5": 1
          - result:
            - "d6": 36
            - "d7": 1
          - desc: "d2=18, d3=2, d5=1"
        - case3:
          - preconditions:
            - "d2": 18
            - "d3": 2
            - "d4": 0xffffffff
            - "d5": 1
          - result:
            - "d6": 35
            - "d7": 2
          - desc: "d2=18, d3=2, d4=-1, d5=1"
    - instruction:
      - name: "RRR2 MADDS.U (32-bit)"
      - asm: "madds.u %d6,%d4,%d2,18"
      - hex: "13228164"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 18
            - "d3": 2
            - "d4": 1
          - result:
            - "d5": 0
          - desc: "d2=18, d3=2, d4=1"
        - case2:
          - preconditions:
            - "d2": 18
            - "d3": 2
          - result:
            - "d5": 0
          - desc: "d2=18, d3=2"
    - instruction:
      - name: "RRR2 MADDS.U (64-bit)"
      - asm: "madds.u %e6,%e4,%d2,18"
      - hex: "1322c164"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 18
            - "d3": 2
            - "d4": 1
          - result:
            - "d6": 325
            - "d7": 0
          - desc: "d2=18, d3=2, d4=1"
        - case2:
          - preconditions:
            - "d2": 18
            - "d3": 2
            - "d5": 1
          - result:
            - "d6": 324
            - "d7": 1
          - desc: "d2=18, d3=2, d5=1"
        - case3:
          - preconditions:
            - "d2": 18
            - "d3": 2
            - "d4": 0xffffffff
            - "d5": 1
          - result:
            - "d6": 323
            - "d7": 2
          - desc: "d2=18, d3=2, d4=-1, d5=1"
    - instruction:
      - name: "RRR2 MSUB (32-bit)"
      - asm: "msub %d5,%d4,%d3,%d2"
      - hex: "23230a54"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 18
            - "d3": 2
            - "d4": 1
          - result:
            - "d5": 0xffffffdd  # two's compl of -35
          - desc: ""
        - case2:
          - preconditions:
            - "d2": 18
            - "d3": 2
            - "d4": 36
          - result:
            - "d5": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d2": 18
            - "d3": 2
            - "d4": 40
          - result:
            - "d5": 4
          - desc: ""
    - instruction:
      - name: "RRR2 MSUB (64-bit)"
      - asm: "msub %e6,%e4,%d3,%d2"
      - hex: "23236a64"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 18
            - "d3": 2
            - "d4": 1
            - "d5": 2
          - result:
            - "d6": 0xffffffdd
            - "d7": 1
          - desc: ""
    - instruction:
      - name: "RRR2 MSUBS (32-bit)"
      - asm: "msubs %d5,%d4,%d3,%d2"
      - hex: "23238a54"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 18
            - "d3": 2
            - "d4": 1
          - result:
            - "d5": 0xffffffdd  # two's compl of -35
          - desc: ""
        - case2:
          - preconditions:
            - "d2": 18
            - "d3": 2
            - "d4": 36
          - result:
            - "d5": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d2": 18
            - "d3": 2
            - "d4": 40
          - result:
            - "d5": 4
          - desc: ""
    - instruction:
      - name: "RRR2 MSUBS (64-bit)"
      - asm: "msubs %e6,%e4,%d3,%d2"
      - hex: "2323ea64"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 18
            - "d3": 2
            - "d4": 1
          - result:
            - "d6": 0xffffffdd
            - "d7": 0xffffffff
          - desc: ""
        - case2:
          - preconditions:
            - "d2": 18
            - "d3": 2
            - "d4": 36
            - "d5": 1
          - result:
            - "d6": 0
            - "d7": 1
          - desc: ""
        - case3:
          - preconditions:
            - "d2": 18
            - "d3": 2
            - "d4": 0xffffffff
            - "d5": 1
          - result:
            - "d6": 0xffffffdb
            - "d7": 1
          - desc: ""
    - instruction:
      - name: "RRR2 MSUB.U (64-bit)"
      - asm: "msub.u %e6,%e4,%d3,%d2"
      - hex: "23236864"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 18
            - "d3": 2
            - "d4": 1
            - "d5": 2
          - result:
            - "d6": 0xffffffdd
            - "d7": 1
          - desc: ""
    - instruction:
      - name: "RRR2 MSUBS.U (32-bit)"
      - asm: "msubs.u %d5,%d4,%d3,%d2"
      - hex: "23238854"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 18
            - "d3": 2
            - "d4": 1
          - result:
            - "d5": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d2": 18
            - "d3": 2
            - "d4": 36
          - result:
            - "d5": 0
          - desc: ""
        - case3:
          - preconditions:
            - "d2": 18
            - "d3": 2
            - "d4": 40
          - result:
            - "d5": 4
          - desc: ""
    - instruction:
      - name: "RRR2 MSUBS.U (64-bit)"
      - asm: "msubs %e6,%e4,%d3,%d2"
      - hex: "2323e864"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 18
            - "d3": 2
            - "d4": 1
          - result:
            - "d6": 0
            - "d7": 0
          - desc: ""
        - case2:
          - preconditions:
            - "d2": 18
            - "d3": 2
            - "d4": 36
            - "d5": 1
          - result:
            - "d6": 0
            - "d7": 1
          - desc: ""
  RRRR_format:
    - instruction:
      - name: "RRRR DEXTR"
      - asm: "dextr %d1,%d3,%d5,%d4"
      - hex: "17538014"
      - testcases:
        - case1:
          - preconditions:
            - "d3": 0xf
            - "d4": 2
            - "d5": 0xf
          - result:
            - "d1": 0x3c
          - desc: "d3=0xf, d4=2, d5=0xf"
        - case2:
          - preconditions:
            - "d3": 0xff000000
            - "d4": 2
            - "d5": 0xff1111
          - result:
            - "d1": 0xfc000000
          - desc: "d3=0xff000000, d4=2, d5=0xff1111"
        - case3:
          - preconditions:
            - "d3": 0xffffffff
            - "d4": 2
            - "d5": 0xffffffff
          - result:
            - "d1": 0xffffffff
          - desc: "d3=0xffffffff, d4=2, d5=-1"
    - instruction:
      - name: "RRRR EXTR"
      - asm: "extr %d5,%d4,%e2"
      - hex: "17044052"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 2
            - "d3": 1
            - "d4": 4
          - result:
            - "d5": 0xffffffff
          - desc: "d2=2, d3=1, d4=4"
        - case2:
          - preconditions:
            - "d2": 2
            - "d3": 1
            - "d4": 12
          - result:
            - "d5": 0xffffffff
          - desc: "d2=2, d3=1, d4=12"
    - instruction:
      - name: "RRRR EXTR.U"
      - asm: "extr.u %d5,%d4,%e2"
      - hex: "17046052"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 2
            - "d3": 1
            - "d4": 4
          - result:
            - "d5": 1
          - desc: "d2=2, d3=1, d4=1"
        - case2:
          - preconditions:
            - "d2": 2
            - "d3": 1
            - "d4": 12
          - result:
            - "d5": 1
          - desc: "d2=2, d3=1, d4=12"
    - instruction:
      - name: "RRRR INSERT"
      - asm: "insert %d5,%d2,%d1,%e0"
      - hex: "17120050"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 4
            - "d2": 6
          - result:
            - "d5": 4
          - desc: "d1=4, d2=6"
  RRRW_format:
    - instruction:
      - name: "RRRW EXTR"
      - asm: "extr %d4,%d3,%d2,1"
      - hex: "57034142"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 2
            - "d3": 4
          - result:
            - "d4": 0xffffffff
          - desc: "d2=2, d3=4"
        - case2:
          - preconditions:
            - "d2": 2
            - "d3": 12
          - result:
            - "d4": 0xffffffff
          - desc: "d2=2, d3=12"
    - instruction:
      - name: "RRRW EXTR.U"
      - asm: "extr.u %d4,%d3,%d2,1"
      - hex: "57036142"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 2
            - "d3": 4
          - result:
            - "d4": 1
          - desc: "d2=2, d3=4"
        - case2:
          - preconditions:
            - "d2": 2
            - "d3": 12
          - result:
            - "d4": 1
          - desc: "d2=2, d3=12"
    - instruction:
      - name: "RRRW IMASK"
      - asm: "imask %e4,%d2,%d3,5"
      - hex: "57202543"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 2
            - "d3": 2
          - result:
            - "d4": 8
            - "d5": 124
          - desc: "d2=2, d3=2"
        - case2:
          - preconditions:
            - "d2": 2
            - "d3": 2
            - "d4": 1
            - "d5": 1
          - result:
            - "d4": 8
            - "d5": 124
          - desc: "d2=2, d3=2, d4=1, d5=1"
    - instruction:
      - name: "RRRW INSERT"
      - asm: "insert %d5,%d4,%d3,%d2,5"
      - hex: "57340552"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 2
            - "d3": 1
            - "d4": 1
          - result:
            - "d5": 5
          - desc: "d2=2, d3=1, d4=1"
        - case2:
          - preconditions:
            - "d2": 2
            - "d3": 0xf
            - "d4": 0xf
          - result:
            - "d5": 0x3f
          - desc: "d2=2, d3=0xf, d4=0xf"
        - case3:
          - preconditions:
            - "d2": 2
            - "d5": 1
          - result:
            - "d5": 0
          - desc: "d2=2, d5=1"
  SC_format:
    - instruction:
      - name: "SC AND"
      - asm: "and %d15,51"
      - hex: "1633"
      - testcases:
        - case1:
          - preconditions:
            - "d15": 0
          - result:
            - "d15": 0
          - desc: "d15=0"
        - case2:
          - preconditions:
            - "d15": 0xff
          - result:
            - "d15": 51
          - desc: "d15=0xff"
    - instruction:
      - name: "SC LD.A #1"
      - asm: "ld.a %a15,%a10,0"
      - hex: "d800"
      - testcases:
        - case1:
          - preconditions:
            - "a10": 0x1000
            - "[1000]": 0x12345678
          - result:
            - "a15": 0x78563412
          - desc: ""
    - instruction:
      - name: "SC LD.A #2"
      - asm: "ld.a %a15,%a10,0x2"
      - hex: "d802"
      - testcases:
        - case1:
          - preconditions:
            - "a10": 0xff8
            - "[1000]": 0x12345678
          - result:
            - "a15": 0x78563412
          - desc: ""
    - instruction:
      - name: "SC LD.W #1"
      - asm: "ld.w %d15,%a10,0"
      - hex: "5800"
      - testcases:
        - case1:
          - preconditions:
            - "a10": 0x1000
            - "[1000]": 0x12345678
          - result:
            - "d15": 0x78563412
          - desc: ""
    - instruction:
      - name: "SC LD.W #2"
      - asm: "ld.a %d15,%a10,0x2"
      - hex: "5802"
      - testcases:
        - case1:
          - preconditions:
            - "a10": 0xff8
            - "[1000]": 0x12345678
          - result:
            - "d15": 0x78563412
          - desc: ""
    - instruction:
      - name: "SC MOV"
      - asm: "mov %d15,127"
      - hex: "da7f"
      - testcases:
        - case1:
          - preconditions:
          - result:
            - "d15": 0x7f
          - desc: ""
    - instruction:
      - name: "SC OR"
      - asm: "or %d15,7"
      - hex: "9607"
      - testcases:
        - case1:
          - preconditions:
            - "d15": 0
          - result:
            - "d15": 7
          - desc: "d15=0"
        - case2:
          - preconditions:
            - "d15": 0xff
          - result:
            - "d15": 0xff
          - desc: "d15=0xff"
    - instruction:
      - name: "SC SUB.A"
      - asm: "sub.a %sp,38"
      - hex: "2026"
      - testcases:
        - case1:
          - preconditions:
            - "a10": 0
          - result:
            - "a10": 0xffffffda  # two's complement of -38
          - desc: "a10=0"
        - case2:
          - preconditions:
            - "a10": 0xff
          - result:
            - "a10": 0xd9
          - desc: "a10=0xff"
    - instruction:
      - name: "SC ST.A #1"
      - asm: "st.a %sp,0,%a15"
      - hex: "f800"
      - testcases:
        - case1:
          - preconditions:
            - "a10": 0x1000
            - "a15": 0x12345678
            - "[1000]": 0
          - result:
            - "[1000]": 0x12345678
          - desc: ""
    - instruction:
      - name: "SC ST.A #2"
      - asm: "st.a %sp,0x2,%a15"
      - hex: "f802"
      - testcases:
        - case1:
          - preconditions:
            - "a10": 0xff8
            - "a15": 0x12345678
            - "[1000]": 0
          - result:
            - "[1000]": 0x12345678
          - desc: ""
    - instruction:
      - name: "SC ST.W #1"
      - asm: "sub.w %sp,0,%d15"
      - hex: "7800"
      - testcases:
        - case1:
          - preconditions:
            - "a10": 0x1000
            - "d15": 0x12345678
            - "[1000]": 0
          - result:
            - "[1000]": 0x12345678
          - desc: ""
    - instruction:
      - name: "SC ST.W #2"
      - asm: "sub.w %sp,0x2,%d15"
      - hex: "7802"
      - testcases:
        - case1:
          - preconditions:
            - "a10": 0xff8
            - "d15": 0x12345678
            - "[1000]": 0
          - result:
            - "[1000]": 0x12345678
          - desc: ""
  SLR_format:
    - instruction:
      - name: "SLR LD.A"
      - asm: "ld.a %a0,%a1"
      - hex: "d410"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0x1000
            - "[1000]": 0x12345678
          - result:
            - "a0": 0x78563412
          - desc: ""
    - instruction:
      - name: "SLR LD.A (Post-increment Addressing Mode)"
      - asm: "ld.a %a0,%a1"
      - hex: "c410"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0x1000
            - "[1000]": 0x12345678
          - result:
            - "a0": 0x78563412
            - "a1": 0x1004
          - desc: ""
    - instruction:
      - name: "SLR LD.BU"
      - asm: "ld.bu %d0,%a1"
      - hex: "1410"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0x1000
            - "[1000]": 0x12345678
          - result:
            - "d0": 0x12
          - desc: ""
    - instruction:
      - name: "SLR LD.BU (Post-increment Addressing Mode)"
      - asm: "ld.bu %d0,%a1"
      - hex: "0410"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0x1000
            - "[1000]": 0x12345678
          - result:
            - "a1": 0x1001
            - "d0": 0x12
          - desc: ""
    - instruction:
      - name: "SLR LD.H"
      - asm: "ld.h %d0,%a1"
      - hex: "9410"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0x1000
            - "[1000]": 0x12345678
          - result:
            - "d0": 0x3412
          - desc: ""
    - instruction:
      - name: "SLR LD.H (Post-increment Addressing Mode)"
      - asm: "ld.h %d0,%a1"
      - hex: "8410"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0x1000
            - "[1000]": 0x12345678
          - result:
            - "d0": 0x3412
            - "a1": 0x1002
          - desc: ""
    - instruction:
      - name: "SLR LD.W"
      - asm: "ld.w %d0,%a1"
      - hex: "5410"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0x1000
            - "[1000]": 0x12345678
          - result:
            - "d0": 0x78563412
          - desc: ""
    - instruction:
      - name: "SLR LD.W (Post-increment Addressing Mode)"
      - asm: "ld.w %d0,%a1"
      - hex: "4410"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0x1000
            - "[1000]": 0x12345678
          - result:
            - "d0": 0x78563412
            - "a1": 0x1004
          - desc: ""
  SLRO_format:
    - instruction:
      - name: "SLRO LD.A #1"
      - asm: "ld.a %a0,0"
      - hex: "c800"
      - testcases:
        - case1:
          - preconditions:
            - "a15": 0x1000
            - "[1000]": 0x12345678
          - result:
            - "a0": 0x78563412
          - desc: ""
    - instruction:
      - name: "SLRO LD.A #2"
      - asm: "ld.a %a0,14"
      - hex: "c8e0"
      - testcases:
        - case1:
          - preconditions:
            - "a15": 0xfc8  # 0xfc8 + e*4 = 0x1000
            - "[1000]": 0x12345678
          - result:
            - "a0": 0x78563412
          - desc: ""
    - instruction:
      - name: "SLRO LD.BU #1"
      - asm: "ld.bu %d0,0"
      - hex: "0800"
      - testcases:
        - case1:
          - preconditions:
            - "a15": 0x1000
            - "[1000]": 0x12345678
          - result:
            - "d0": 0x12
          - desc: ""
    - instruction:
      - name: "SLRO LD.BU #2"
      - asm: "ld.bu %d0,14"
      - hex: "08e0"
      - testcases:
        - case1:
          - preconditions:
            - "a15": 0xff2  # 0xff2 + e = 0x1000
            - "[1000]": 0x12345678
          - result:
            - "d0": 0x12
          - desc: ""
    - instruction:
      - name: "SLRO LD.H #1"
      - asm: "ld.h %d0,0"
      - hex: "8800"
      - testcases:
        - case1:
          - preconditions:
            - "a15": 0x1000
            - "[1000]": 0x12345678
          - result:
            - "d0": 0x3412
          - desc: ""
    - instruction:
      - name: "SLRO LD.H #2"
      - asm: "ld.h %d0,14"
      - hex: "88e0"
      - testcases:
        - case1:
          - preconditions:
            - "a15": 0xfe4  # 0xfe4 + 2*e = 0x1000
            - "[1000]": 0x12345678
          - result:
            - "d0": 0x3412
          - desc: ""
    - instruction:
      - name: "SLRO LD.W #1"
      - asm: "ld.w %d0,0"
      - hex: "4800"
      - testcases:
        - case1:
          - preconditions:
            - "a15": 0x1000
            - "[1000]": 0x12345678
          - result:
            - "d0": 0x78563412
          - desc: ""
    - instruction:
      - name: "SLRO LD.W #2"
      - asm: "ld.w %d0,14"
      - hex: "48e0"
      - testcases:
        - case1:
          - preconditions:
            - "a15": 0xfc8  # 0xfc8 + e*4 = 0x1000
            - "[1000]": 0x12345678
          - result:
            - "d0": 0x78563412
          - desc: ""
  SR_format:
    - instruction:
      - name: "SR DEBUG"
      - asm: "debug"
      - hex: "00a0"
      - testcases:
        - case1:
          - preconditions:
          - result:
          - desc: ""
    - instruction:
      - name: "SR RSUB"
      - asm: "rsub %d2"
      - hex: "3252"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 1
          - result:
            - "d2": 0xffffffff
          - desc: "d2=1"
        - case2:
          - preconditions:
            - "d2": 2
          - result:
            - "d2": 0xfffffffe
          - desc: "d2=2"
        - case3:
          - preconditions:
            - "d2": 0
          - result:
            - "d2": 0
          - desc: "d2=0"
        - case4:
          - preconditions:
            - "d2": -2
          - result:
            - "d2": 2
          - desc: "d2=-2"
    - instruction:
      - name: "SR SAT.HU"
      - asm: "sat.hu %d2"
      - hex: "3232"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 1
          - result:
            - "d2": 1
          - desc: ""
        - case2:
          - preconditions:
            - "d2": 0xffff
          - result:
            - "d2": 0xffff
          - desc: ""
    - instruction:
      - name: "SR NOP"
      - asm: "nop"
      - hex: "0000"
      - testcases:
        - case1:
          - preconditions:
          - result:
            - "pc": 0x190  # angr translates code chunks of 400 bytes
          - desc: ""
  SRC_format:
    - instruction:
      - name: "SRC ADD op=0xc2 #1"
      - asm: "add %d0,1"
      - hex: "c210"
      - testcases:
        - case1:
          - preconditions:
            - "d0": 0
            - "psw": 0
          - result:
            - "d0": 1
          - desc: "d0=0"
        - case2:
          - preconditions:
            - "d0": -1
          - result:
            - "d0": 0
          - desc: "d0=-1"
    - instruction:
      - name: "SRC ADD op=0xc2 #2"
      - asm: "add %d2,-2"
      - hex: "c2e2"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 0
            - "psw": 0
          - result:
            - "d2": 4294967294  # two's complement of -2
            - "psw": 0
          - desc: "d2=0"
        - case2:
          - preconditions:
            - "d2": 2
            - "psw": 0
          - result:
            - "d2": 0
          - desc: "d2=2"
    - instruction:
      - name: "SRC ADD op=0xc2 #3"
      - asm: "add %d2,-2"
      - hex: "c2e2"
      - testcases:
        - case1:
          - preconditions:
          - result:
            - "d2": 0xfffffffe
          - desc: ""
    - instruction:
      - name: "SRC ADD op=0x92"
      - asm: "add %d2,%d15,-2"
      - hex: "92e2"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 1
            - "d15": 2
            - "psw": 0
          - result:
            - "d2": 0
          - desc: "d2=1, d15=2"
        - case2:
          - preconditions:
            - "d15": 0
            - "psw": 0
          - result:
            - "d2": 0xfffffffe  # two's complement of -2
          - desc: "d15=0"
    - instruction:
      - name: "SRC ADD op=0x9a"
      - asm: "add %d15,%d2,-2"
      - hex: "9ae2"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 2
            - "d15": 1
            - "psw": 0
          - result:
            - "d15": 0
          - desc: "d2=2, d15=1"
        - case2:
          - preconditions:
            - "d2": 0
            - "d15": 1
            - "psw": 0
          - result:
            - "d15": 0xfffffffe  # two's complement of -2
          - desc: "d2=0, d15=1"
    - instruction:
      - name: "SRC ADD.A #1"
      - asm: "add.a %a2,2"
      - hex: "b022"
      - testcases:
        - case1:
          - preconditions:
            - "a2": 2
          - result:
            - "a2": 4
          - desc: "a2=2"
        - case2:
          - preconditions:
            - "a2": -2
          - result:
            - "a2": 0
          - desc: "a2=-2"
    - instruction:
      - name: "SRC ADD.A #2"
      - asm: "add.a %a2,-2"
      - hex: "b0e2"
      - testcases:
        - case1:
          - preconditions:
            - "a2": 2
          - result:
            - "a2": 0
          - desc: "a2=2"
        - case2:
          - preconditions:
            - "a2": -2
          - result:
            - "a2": 0xfffffffc  # two's complement of -4.
          - desc: "a2=-2"
    - instruction:
      - name: "SRC CADD"
      - asm: "cadd %d14,%d15,4"
      - hex: "8a4e"
      - testcases:
        - case1:
          - preconditions:
            - "d14": 1
            - "d15": 1
            - "psw": 0
          - result:
            - "d14": 5
          - desc: "d15!=0, d14=d14+4"
        - case2:
          - preconditions:
            - "d14": 1
            - "d15": 0
            - "psw": 0
          - result:
            - "d14": 1
          - desc: "d15=0, d14=d14"
        - case3:
          - preconditions:
            - "d14": -1
            - "d15": 0
            - "psw": 0
          - result:
            - "d14": 0xffffffff  # -1
          - desc: "d15=0, d14=d14"
    - instruction:
      - name: "SRC CADDN"
      - asm: "caddn %d14,%d15,4"
      - hex: "ca4e"
      - testcases:
        - case1:
          - preconditions:
            - "d14": 1
            - "d15": 1
            - "psw": 0
          - result:
            - "d14": 1
          - desc: "d15!=0, d14=d14+4"
        - case2:
          - preconditions:
            - "d14": 1
            - "d15": 0
            - "psw": 0
          - result:
            - "d14": 5
          - desc: "d15=0, d14=d14"
        - case3:
          - preconditions:
            - "d14": -1
            - "d15": 0
            - "psw": 0
          - result:
            - "d14": 3
          - desc: "d15=0, d14=d14"
    - instruction:
      - name: "SRC CMOV"
      - asm: "cmov %d3,%d15,2"
      - hex: "aa23"
      - testcases:
        - case1:
          - preconditions:
            - "d3": 1
            - "d15": 1
          - result:
            - "d3": 2
          - desc: "d3=2, d15!=0"
        - case2:
          - preconditions:
            - "d3": 1
            - "d15": 0
          - result:
            - "d3": 1
          - desc: "d3=1, d15=0"
        - case3:
          - preconditions:
            - "d3": -1
            - "d15": 0
          - result:
            - "d3": 0xffffffff  # -1
          - desc: "d3=-1, d15=0"
    - instruction:
      - name: "SRC CMOVN"
      - asm: "cmovn %d3,%d15,2"
      - hex: "ea23"
      - testcases:
        - case1:
          - preconditions:
            - "d3": 1
            - "d15": 1
          - result:
            - "d3": 1
          - desc: "d3=1, d15!=0"
        - case2:
          - preconditions:
            - "d3": 1
            - "d15": 0
          - result:
            - "d3": 2
          - desc: "d15=0, d3=1"
        - case3:
          - preconditions:
            - "d3": -1
            - "d15": 1
          - result:
            - "d3": 0xffffffff  # -1
          - desc: "d3=-1, d15=0"
    - instruction:
      - name: "SRC EQ"
      - asm: "eq %d15,%d2,4"
      - hex: "ba42"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 1
          - result:
            - "d15": 0
          - desc: "d2!=4"
        - case2:
          - preconditions:
            - "d2": 4
          - result:
            - "d15": 1
          - desc: "d2=4"
    - instruction:
      - name: "SRC LT"
      - asm: "lt %d15,%d1,6"
      - hex: "fa61"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 1
          - result:
            - "d15": 1
          - desc: "d1<6"
        - case2:
          - preconditions:
            - "d1": 6
          - result:
            - "d15": 0
          - desc: "d1=6"
        - case3:
          - preconditions:
            - "d1": 8
          - result:
            - "d15": 0
          - desc: "d1>6"
    - instruction:
      - name: "SRC MOV"
      - asm: "mov %d2,1"
      - hex: "8212"
      - testcases:
        - case1:
          - preconditions:
          - result:
            - "d2": 1
          - desc: "d2=1"
    - instruction:
      - name: "SRC MOV.A"
      - asm: "mov.a %a4,0"
      - hex: "a004"
      - testcases:
        - case1:
          - preconditions:
            - "a4": 1
          - result:
            - "a4": 0
          - desc: "a4=1"
    - instruction:
      - name: "SRC SH (with const4 > 0)"
      - asm: "sh %d1,6"
      - hex: "0661"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 1
          - result:
            - "d1": 64
          - desc: "d1=1"
        - case2:
          - preconditions:
            - "d1": 0
          - result:
            - "d1": 0
          - desc: "d1=0"
    - instruction:
      - name: "SRC SH (with const4 = 0)"
      - asm: "sh %d1,0"
      - hex: "0601"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 1
          - result:
            - "d1": 1
          - desc: "d1=1"
        - case2:
          - preconditions:
            - "d1": 0
          - result:
            - "d1": 0
          - desc: "d1=0"
        - case3:
          - preconditions:
            - "d1": -1
          - result:
            - "d1": 0xffffffff  # -1
          - desc: "d1=-1"
    - instruction:
      - name: "SRC SH (with const4 < 0)"
      - asm: "sh %d1,-1"
      - hex: "06f1"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 1
          - result:
            - "d1": 0
          - desc: "d1=1"
        - case2:
          - preconditions:
            - "d1": 64
          - result:
            - "d1": 32
          - desc: "d1=64"
    - instruction:
      - name: "SRC SHA (with const4 > 0)"
      - asm: "sha %d1,6"
      - hex: "8661"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 1
            - "psw": 0
          - result:
            - "d1": 64
            - "psw": 0
          - desc: "d1=1"
        - case2:
          - preconditions:
            - "d1": 0
          - result:
            - "d1": 0
          - desc: "d1=0"
    - instruction:
      - name: "SRC SHA (with const4 = 0)"
      - asm: "sha %d1,0"
      - hex: "8601"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 1
            - "psw": 0
          - result:
            - "d1": 1
            - "psw": 0
          - desc: "d1=1"
    - instruction:
      - name: "SRC SHA (with const4 < 0) #1"
      - asm: "sha %d1,-1"
      - hex: "86f1"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 1
            - "psw": 0
          - result:
            - "d1": 0
            - "psw": 0
          - desc: "d1=1"
        - case2:
          - preconditions:
            - "d1": 2
            - "psw": 0
          - result:
            - "d1": 1
            - "psw": 0
          - desc: "d1=2"
    - instruction:
      - name: "SRC SHA (with const4 < 0) #2"
      - asm: "sha %d1,-5"
      - hex: "86b1"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 32
            - "psw": 0
          - result:
            - "d1": 1
            - "psw": 0
          - desc: "d1=32"
  SRO_format:
    - instruction:
      - name: "SRO LD.A #1"
      - asm: "ld.a %a15,%a1,0"
      - hex: "cc10"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0x1000
            - "[1000]": 0x12345678
          - result:
            - "a15": 0x78563412
          - desc: ""
    - instruction:
      - name: "SRO LD.A #2"
      - asm: "ld.a %a15,%a1,0x2"
      - hex: "cc12"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0xff8
            - "[1000]": 0x12345678
          - result:
            - "a15": 0x78563412
          - desc: ""
    - instruction:
      - name: "SRO LD.BU #1"
      - asm: "ld.bu %d15,%a1,0"
      - hex: "0c10"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0x1000
            - "[1000]": 0x12345678
          - result:
            - "d15": 0x12
          - desc: ""
    - instruction:
      - name: "SRO LD.BU #2"
      - asm: "ld.bu %d15,%a1,0x8"
      - hex: "0c18"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0xff8
            - "[1000]": 0x12345678
          - result:
            - "d15": 0x12
          - desc: ""
    - instruction:
      - name: "SRO LD.H #1"
      - asm: "ld.h %d15,%a1,0"
      - hex: "8c10"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0x1000
            - "[1000]": 0x12345678
          - result:
            - "d15": 0x3412
          - desc: ""
    - instruction:
      - name: "SRO LD.H #2"
      - asm: "ld.h %d15,%a1,0x4"
      - hex: "8c14"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0xff8
            - "[1000]": 0x12345678
          - result:
            - "d15": 0x3412
          - desc: ""
    - instruction:
      - name: "SRO LD.W #1"
      - asm: "ld.w %d15,%a1,0"
      - hex: "4c10"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0x1000
            - "[1000]": 0x12345678
          - result:
            - "d15": 0x78563412
          - desc: ""
    - instruction:
      - name: "SRO LD.W #2"
      - asm: "ld.w %d15,%a1,0x2"
      - hex: "4c12"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0xff8
            - "[1000]": 0x12345678
          - result:
            - "d15": 0x78563412
          - desc: ""
    - instruction:
      - name: "SRO ST.A #1"
      - asm: "st.a %d15,%a1,0"
      - hex: "ec10"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0x1000
            - "a15": 0x12345678
            - "[1000]": 0
          - result:
            - "[1000]": 0x12345678
          - desc: ""
    - instruction:
      - name: "SRO ST.A #2"
      - asm: "st.a %d15,%a1,0x2"
      - hex: "ec12"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0xff8
            - "a15": 0x12345678
            - "[1000]": 0
          - result:
            - "[1000]": 0x12345678
          - desc: ""
    - instruction:
      - name: "SRO ST.B"
      - asm: "st.b %d15,%a1,0"
      - hex: "2c10"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0x1000
            - "d15": 0x12345678
            - "[1000]": 0
          - result:
            - "[1000]": 0x78
          - desc: ""
    - instruction:
      - name: "SRO ST.H #1"
      - asm: "st.h %d15,%a1,0"
      - hex: "ac10"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0x1000
            - "d15": 0x12345678
            - "[1000]": 0
          - result:
            - "[1000]": 0x5678
          - desc: ""
    - instruction:
      - name: "SRO ST.H #2"
      - asm: "st.h %d15,%a1,0x4"
      - hex: "ac14"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0xff8
            - "d15": 0x12345678
            - "[1000]": 0
          - result:
            - "[1000]": 0x5678
          - desc: ""
    - instruction:
      - name: "SRO ST.W #1"
      - asm: "st.w %d15,%a1,0"
      - hex: "6c10"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0x1000
            - "d15": 0x12345678
            - "[1000]": 0
          - result:
            - "[1000]": 0x12345678
          - desc: ""
    - instruction:
      - name: "SRO ST.W #2"
      - asm: "st.w %d15,%a1,0x2"
      - hex: "6c12"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0xff8
            - "d15": 0x12345678
            - "[1000]": 0
          - result:
            - "[1000]": 0x12345678
          - desc: ""
  SRR_format:
    - instruction:
      - name: "SRR ADD_12"
      - asm: "add %d4,%d15,%d3"
      - hex: "1234"
      - testcases:
        - case1:
          - preconditions:
            - "d3": 3
            - "d15": 3
          - result:
            - "d4": 6
            - "psw": 0
          - desc: "d3=3, d15=3"
        - case2:
          - preconditions:
            - "d3": 3
            - "d15": 4
          - result:
            - "d4": 7
          - desc: "d3=3, d15=4"
        - case3:
          - preconditions:
            - "d3": 4
            - "d15": 0xf
          - result:
            - "d4": 0x13
          - desc: "d3=3, d15=0xf"
    - instruction:
      - name: "SRR ADD_1A"
      - asm: "add %d15,%d4,%d3"
      - hex: "1a34"
      - testcases:
        - case1:
          - preconditions:
            - "d3": 3
            - "d4": 3
          - result:
            - "d15": 6
          - desc: "d3=3, d4=3"
        - case2:
          - preconditions:
            - "d3": 3
            - "d4": 4
          - result:
            - "d15": 7
          - desc: "d3=3, d4=4"
        - case3:
          - preconditions:
            - "d3": 4
            - "d4": 0xf
          - result:
            - "d15": 0x13
          - desc: "d3=4, d4=0xf"
    - instruction:
      - name: "SRR ADD_42"
      - asm: "add %d4,%d3"
      - hex: "4234"
      - testcases:
        - case1:
          - preconditions:
            - "d3": 3
            - "d4": 3
          - result:
            - "d4": 6
          - desc: "d3=3, d4=3"
        - case2:
          - preconditions:
            - "d3": 3
            - "d4": 4
          - result:
            - "d4": 7
          - desc: "d3=3, d4=4"
        - case3:
          - preconditions:
            - "d3": 4
            - "d4": 0xf
          - result:
            - "d4": 0x13
          - desc: "d3=4, d4=0xf"
    - instruction:
      - name: "SRR ADD.A"
      - asm: "add.a %a4,%a3"
      - hex: "3034"
      - testcases:
        - case1:
          - preconditions:
            - "a3": 3
            - "a4": 3
          - result:
            - "a4": 6
          - desc: "a3=3, a4=3"
        - case2:
          - preconditions:
            - "a3": -3
            - "a4": 3
          - result:
            - "a4": 0
          - desc: "a3=-3, a4=3"
    - instruction:
      - name: "SRR ADDS"
      - asm: "adds %d4,%d3"
      - hex: "2234"
      - testcases:
        - case1:
          - preconditions:
            - "d3": 3
            - "d4": 3
          - result:
            - "d4": 6
          - desc: "d3=3, d4=3"
        - case2:
          - preconditions:
            - "d3": 3
            - "d4": 4
          - result:
            - "d4": 7
          - desc: "d3=3, d4=4"
        - case3:
          - preconditions:
            - "d3": 4
            - "d4": 0xf
          - result:
            - "d4": 0x13
          - desc: "d3=4, d4=0xf"
    - instruction:
      - name: "SRR AND"
      - asm: "and %d14,%d13"
      - hex: "26de"
      - testcases:
        - case1:
          - preconditions:
            - "d13": 3
            - "d14": 3
          - result:
            - "d14": 3
          - desc: "d13=3, d14=3"
        - case2:
          - preconditions:
            - "d13": 3
            - "d14": 4
          - result:
            - "d14": 0
          - desc: "d13=3, d14=4"
        - case3:
          - preconditions:
            - "d13": 4
            - "d14": 0xf
          - result:
            - "d14": 4
          - desc: "d13=4, d14=0xf"
    - instruction:
      - name: "SRR CMOV"
      - asm: "cmov %d3,%d15,%d4"
      - hex: "2a43"
      - testcases:
        - case1:
          - preconditions:
            - "d3": 3
            - "d4": 4
            - "d15": 1
          - result:
            - "d3": 4
          - desc: "d3=3, d4=4, d15=1"
        - case2:
          - preconditions:
            - "d3": 3
            - "d4": 4
            - "d15": 0
          - result:
            - "d3": 3
          - desc: "d3=3, d4=4, d15=0"
    - instruction:
      - name: "SRR CMOVN"
      - asm: "cmovn %d3,%d15,%d4"
      - hex: "6a43"
      - testcases:
        - case1:
          - preconditions:
            - "d3": 3
            - "d4": 4
            - "d15": 1
          - result:
            - "d3": 3
          - desc: "d3=3, d4=4, d15=1"
        - case2:
          - preconditions:
            - "d3": 3
            - "d4": 4
            - "d15": 0
          - result:
            - "d3": 4
          - desc: "d3=4, d4=4, d15=0"
    - instruction:
      - name: "SRR EQ"
      - asm: "eq %d15,%d2,%d4"
      - hex: "3a42"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 3
            - "d4": 3
          - result:
            - "d15": 1
          - desc: "d2=d4"
        - case2:
          - preconditions:
            - "d2": 3
            - "d4": 4
          - result:
            - "d15": 0
          - desc: "d2!=d4"
    - instruction:
      - name: "SRR LT"
      - asm: "lt %d15,%d2,%d4"
      - hex: "7a42"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 3
            - "d4": 3
            - "d15": 1
          - result:
            - "d15": 0
          - desc: "d2=d4, d15=1"
        - case2:
          - preconditions:
            - "d2": 3
            - "d4": 4
            - "d15": 0
          - result:
            - "d15": 1
          - desc: "d2<d4, d15=0"
        - case3:
          - preconditions:
            - "d2": 4
            - "d4": 3
            - "d15": 1
          - result:
            - "d15": 0
          - desc: "d2>d4, d15=1"
    - instruction:
      - name: "SRR SUB_A2"
      - asm: "sub %d2,%d3"
      - hex: "a232"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 3
            - "d3": 3
          - result:
            - "d2": 0
          - desc: "d2=3, d3=3"
        - case2:
          - preconditions:
            - "d2": 3
            - "d3": 4
          - result:
            - "d2": 0xffffffff
          - desc: "d2=3, d3=4"
        - case3:
          - preconditions:
            - "d2": 4
            - "d3": 0xf
          - result:
            - "d2": 0xfffffff5
          - desc: "d2=4, d3=0xf"
        - case4:
          - preconditions:
            - "d2": 0xf
            - "d3": 4
          - result:
            - "d2": 0xb
          - desc: "d2=0xf, d3=4"
    - instruction:
      - name: "SRR SUB_52"
      - asm: "sub %d2,%d15,%d3"
      - hex: "5232"
      - testcases:
        - case1:
          - preconditions:
            - "d3": 3
            - "d15": 3
          - result:
            - "d2": 0
          - desc: "d3=3, d15=3"
        - case2:
          - preconditions:
            - "d3": 4
            - "d15": 3
          - result:
            - "d2": 0xffffffff
          - desc: "d3=4, d15=3"
        - case3:
          - preconditions:
            - "d3": 0xf
            - "d15": 4
          - result:
            - "d2": 0xfffffff5
          - desc: "d3=0xf, d15=4"
        - case4:
          - preconditions:
            - "d3": 4
            - "d15": 0xf
          - result:
            - "d2": 0xb
          - desc: "d3=4, d15=0xf"
    - instruction:
      - name: "SRR SUB_5A"
      - asm: "sub %d15,%d2,%d3"
      - hex: "5a32"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 3
            - "d3": 3
          - result:
            - "d15": 0
          - desc: "d2=3, d3=3"
        - case2:
          - preconditions:
            - "d2": 3
            - "d3": 4
          - result:
            - "d15": 0xffffffff
          - desc: "d2=3, d3=4"
        - case3:
          - preconditions:
            - "d2": 4
            - "d3": 0xf
          - result:
            - "d15": 0xfffffff5
          - desc: "d2=4, d3=0xf"
        - case4:
          - preconditions:
            - "d2": 0xf
            - "d3": 4
          - result:
            - "d15": 0xb
          - desc: "d2=0xf, d3=4"
    - instruction:
      - name: "SRR SUBS"
      - asm: "subs %d2,%d3"
      - hex: "6232"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 3
            - "d3": 3
          - result:
            - "d2": 0
          - desc: "d2=d3"
        - case2:
          - preconditions:
            - "d2": 4
            - "d3": 3
          - result:
            - "d2": 1
          - desc: "d2>d3"
        - case3:
          - preconditions:
            - "d2": 3
            - "d3": 4
          - result:
            - "d2": 0xffffffff
          - desc: "d2<d3"
    - instruction:
      - name: "SRR MOV"
      - asm: "mov %d4,%d5"
      - hex: "0254"
      - testcases:
        - case1:
          - preconditions:
            - "d5": 3
          - result:
            - "d4": 3
          - desc: "d5=3"
        - case2:
          - preconditions:
            - "d5": 0xe
          - result:
            - "d4": 0xe
          - desc: "d5=0xe"
    - instruction:
      - name: "SRR MOV.A"
      - asm: "mov.a %a14,%d14"
      - hex: "60ee"
      - testcases:
        - case1:
          - preconditions:
            - "d14": 3
          - result:
            - "a14": 3
          - desc: "d14=3"
        - case2:
          - preconditions:
            - "d14": 0xe
          - result:
            - "a14": 0xe
          - desc: "d14=0xe"
    - instruction:
      - name: "SRR MOV.AA"
      - asm: "mov.aa %a14,%a10"
      - hex: "40ea"
      - testcases:
        - case1:
          - preconditions:
            - "a14": 3
          - result:
            - "a10": 3
          - desc: "a14=3"
        - case2:
          - preconditions:
            - "a14": 0xe
          - result:
            - "a10": 0xe
          - desc: "a14=0xe"
    - instruction:
      - name: "SRR MOV.D"
      - asm: "mov.d %d14,%a14"
      - hex: "80ee"
      - testcases:
        - case1:
          - preconditions:
            - "a14": 3
          - result:
            - "d14": 3
          - desc: "a14=3"
        - case2:
          - preconditions:
            - "a14": 0xe
          - result:
            - "d14": 0xe
          - desc: "a14=0xe"
    - instruction:
      - name: "SRR MUL"
      - asm: "mul %d4,%d5"
      - hex: "e254"
      - testcases:
        - case1:
          - preconditions:
            - "d4": 3
            - "d5": 3
          - result:
            - "d4": 9
          - desc: ""
        - case2:
          - preconditions:
            - "d4": 1
            - "d5": 0xe
          - result:
            - "d4": 0xe
          - desc: ""
    - instruction:
      - name: "SRR OR"
      - asm: "or %d5,%d4"
      - hex: "a645"
      - testcases:
        - case1:
          - preconditions:
            - "d4": 3
            - "d5": 3
          - result:
            - "d5": 3
          - desc: "d4=3, d5=3"
        - case2:
          - preconditions:
            - "d4": 3
            - "d5": 4
          - result:
            - "d5": 7
          - desc: "d4=3, d5=4"
        - case3:
          - preconditions:
            - "d4": 4
            - "d5": 0xf
          - result:
            - "d5": 0xf
          - desc: "d4=4, d5=0xf"
    - instruction:
      - name: "SRR XOR"
      - asm: "xor %d3,%d1"
      - hex: "c613"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 3
            - "d3": 3
          - result:
            - "d3": 0
          - desc: "d1=3, d3=3"
        - case2:
          - preconditions:
            - "d1": 4
            - "d3": 3
          - result:
            - "d3": 7
          - desc: "d1=4, d3=3"
        - case3:
          - preconditions:
            - "d1": 3
            - "d3": 4
          - result:
            - "d3": 7
          - desc: "d1=3, d3=4"
  SRRS_format:
    - instruction:
      - name: "SRRS ADDSC.A #1"
      - asm: "addsc.a %a4,%a3,%d15,2"
      - hex: "9034"
      - testcases:
        - case1:
          - preconditions:
            - "d15": 3
            - "a3": 3
          - result:
            - "a4": 15
          - desc: "d15=3, a3=3"
        - case2:
          - preconditions:
            - "d15": 0
            - "a3": 3
          - result:
            - "a4": 3
          - desc: "d15=0, a3=3"
        - case3:
          - preconditions:
            - "d15": 3
            - "a3": -12
          - result:
            - "a4": 0
          - desc: "d15=3, a3=-12"
    - instruction:
      - name: "SRRS ADDSC.A #2"
      - asm: "addsc.a %a12,%a14,%d15,0"
      - hex: "10ec"
      - testcases:
        - case1:
          - preconditions:
            - "d15": 3
            - "a14": 3
          - result:
            - "a12": 6
          - desc: ""
        - case2:
          - preconditions:
            - "d15": 3
            - "a14": -3
          - result:
            - "a12": 0
          - desc: ""
  SSR_format:
    - instruction:
      - name: "SSR ST.A"
      - asm: "st.a %a2,%a1"
      - hex: "f421"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0x12345678
            - "a2": 0x1000
            - "[1000]": 0
          - result:
            - "[1000]": 0x12345678
          - desc: ""
    - instruction:
      - name: "SSR ST.A (Post-increment Addressing mode)"
      - asm: "st.a %a2,%a1"
      - hex: "e421"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0x12345678
            - "a2": 0x1000
            - "[1000]": 0
          - result:
            - "[1000]": 0x12345678
            - "a2": 0x1004
          - desc: ""
    - instruction:
      - name: "SSR ST.B"
      - asm: "st.b %a3,%d2"
      - hex: "3432"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 0xff
            - "a3": 0x1000
            - "[1000]": 0
          - result:
            - "[1000]": 0xff
          - desc: ""
    - instruction:
      - name: "SSR ST.B (Post-increment Addressing mode)"
      - asm: "st.b %a3,%d2"
      - hex: "2432"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 0xff
            - "a3": 0x1000
            - "[1000]": 0
          - result:
            - "[1000]": 0xff
            - "a3": 0x1001
          - desc: ""
    - instruction:
      - name: "SSR ST.H"
      - asm: "st.h %a3,%d2"
      - hex: "b432"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 0xffff
            - "a3": 0x1000
            - "[1000]": 0
          - result:
            - "[1000]": 0xffff
          - desc: ""
    - instruction:
      - name: "SSR ST.H (Post-increment Addressing mode)"
      - asm: "st.h %a3,%d2"
      - hex: "a432"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 0xffff
            - "a3": 0x1000
            - "[1000]": 0
          - result:
            - "[1000]": 0xffff
            - "a3": 0x1002
          - desc: ""
    - instruction:
      - name: "SSR ST.W"
      - asm: "st.w %a3,%d2"
      - hex: "7432"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 0x12345678
            - "a3": 0x1000
            - "[1000]": 0
          - result:
            - "[1000]": 0x12345678
          - desc: ""
    - instruction:
      - name: "SSR ST.W (Post-increment Addressing mode)"
      - asm: "st.w %a3,%d2"
      - hex: "6432"
      - testcases:
        - case1:
          - preconditions:
            - "d2": 0x12345678
            - "a3": 0x1000
            - "[1000]": 0
          - result:
            - "[1000]": 0x12345678
            - "a3": 0x1004
          - desc: ""
  SSRO_format:
    - instruction:
      - name: "SSRO ST.A"
      - asm: "st.a %a15,0x8,%a1"
      - hex: "e881"
      - testcases:
        - case1:
          - preconditions:
            - "a1": 0x12345678
            - "a15": 0xfe0
            - "[1000]": 0
          - result:
            - "[1000]": 0x12345678
          - desc: ""
    - instruction:
      - name: "SSRO ST.B"
      - asm: "st.b %a15,%d1,0x10"
      - hex: "28a1"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0xff
            - "a15": 0xff6
            - "[1000]": 0
          - result:
            - "[1000]": 0xff
          - desc: ""
    - instruction:
      - name: "SSRO ST.H"
      - asm: "st.h %a15,0x8,%d1"
      - hex: "a881"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0x12345678
            - "a15": 0xff0
            - "[1000]": 0
          - result:
            - "[1000]": 0x5678
          - desc: ""
    - instruction:
      - name: "SSRO ST.W"
      - asm: "st.w %a15,0x8,%d1"
      - hex: "6881"
      - testcases:
        - case1:
          - preconditions:
            - "d1": 0x12345678
            - "a15": 0xfe0
            - "[1000]": 0
          - result:
            - "[1000]": 0x12345678
          - desc: ""
  SYS_format:
    - instruction:
      - name: "SYS RSTV"
      - asm: "rstv"
      - hex: "2f000000"
      - testcases:
        - case1:
          - preconditions:
            - "psw": 0xf8000000
          - result:
            - "psw": 0x80000000
          - desc: "Clear overflow flags."
        - case2:
          - preconditions:
            - "psw": 0x78000000
          - result:
            - "psw": 0x00000000
          - desc: "Clear overflow flags."
