Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Sun Nov 10 17:24:25 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt Pong_impl_1.tw1 Pong_impl_1_map.udb -gui

-----------------------------------------
Design:          pong
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock ref_clk
        2.2  Clock vga_clk
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_clock -name {ref_clk} -period 83.3333333333333 -waveform {0.000 41.666} [get_ports ref_clk]
            4.1.2  Setup Path Details For Constraint: create_generated_clock -name {vga_clk} -source [get_pins {pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_clock -name {ref_clk} -period 83.3333333333333 -waveform {0.000 41.666} [get_ports ref_clk]
            4.2.2  Hold Path Details For Constraint: create_generated_clock -name {vga_clk} -source [get_pins {pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
[IGNORED:]create_clock -name {pll_module/lscc_pll_inst/ref_clk_c} -period 83.3333333333333 [get_nets ref_clk_c]
create_clock -name {ref_clk} -period 83.3333333333333 -waveform {0.000 41.666} [get_ports ref_clk]
create_generated_clock -name {vga_clk} -source [get_pins {pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
vga_controller/i22_4_lut/B	->	vga_controller/i22_4_lut/Z

++++ Loop2
vga_controller/i3509_2_lut/A	->	vga_controller/i3509_2_lut/Z

++++ Loop3
vga_controller/i3460_2_lut/B	->	vga_controller/i3460_2_lut/Z

++++ Loop4
vga_controller/i3505_2_lut_3_lut_4_lut/A	->	vga_controller/i3505_2_lut_3_lut_4_lut/Z

++++ Loop5
SLICE_105/D0	->	SLICE_105/F0

++++ Loop6
vga_controller/VGAHorizontalCounter/i3770_3_lut/A	->	vga_controller/VGAHorizontalCounter/i3770_3_lut/Z

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "ref_clk"
=======================
create_clock -name {ref_clk} -period 83.3333333333333 -waveform {0.000 41.666} [get_ports ref_clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock ref_clk              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From ref_clk                           |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock ref_clk              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vga_clk                           |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "vga_clk"
=======================
create_generated_clock -name {vga_clk} -source [get_pins {pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock vga_clk              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vga_clk                           |             Target |          39.800 ns |         25.126 MHz 
                                        | Actual (all paths) |          29.684 ns |         33.688 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock vga_clk              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From ref_clk                           |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 20.5074%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {ref_clk} -period 83                                                                                                    
.3333333333333 -waveform {0.000 41.666}                                                                                                    
 [get_ports ref_clk]                    |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {vga_clk}                                                                                                     
-source [get_pins {pll_module/lscc_pll_                                                                                                    
inst/u_PLL_B/REFERENCECLK}] -multiply_b                                                                                                    
y 67 -divide_by 32 [get_pins {pll_modul                                                                                                    
e/lscc_pll_inst/u_PLL_B/OUTGLOBAL }]    |   39.800 ns |   10.116 ns |   19   |   29.684 ns |  33.688 MHz |       67       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
game_tick_gen/counter_124__i17/D         |   10.117 ns 
game_tick_gen/counter_124__i16/D         |   12.470 ns 
game_tick_gen/counter_124__i15/D         |   12.748 ns 
game_tick_gen/counter_124__i14/D         |   15.101 ns 
game_tick_gen/counter_124__i13/D         |   15.379 ns 
game_tick_gen/counter_124__i12/D         |   17.732 ns 
game_tick_gen/counter_124__i11/D         |   18.010 ns 
game_tick_gen/counter_124__i10/D         |   20.363 ns 
vga_controller/VGAVerticalCounter/vcount_130__i9/D              
                                         |   20.641 ns 
vga_controller/VGAHorizontalCounter/hcount_128__i9/D              
                                         |   20.641 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {ref_clk} -period 83                                                                                                    
.3333333333333 -waveform {0.000 41.666}                                                                                                    
 [get_ports ref_clk]                    |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {vga_clk}                                                                                                     
-source [get_pins {pll_module/lscc_pll_                                                                                                    
inst/u_PLL_B/REFERENCECLK}] -multiply_b                                                                                                    
y 67 -divide_by 32 [get_pins {pll_modul                                                                                                    
e/lscc_pll_inst/u_PLL_B/OUTGLOBAL }]    |    0.000 ns |    5.991 ns |    2   |        ---- |        ---- |       67       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_controller/VGAVerticalCounter/vcount_130__i3/D              
                                         |    5.991 ns 
vga_controller/VGAVerticalCounter/vcount_130__i0/SP              
                                         |    5.991 ns 
vga_controller/VGAVerticalCounter/vcount_130__i9/SP              
                                         |    5.991 ns 
{vga_controller/VGAVerticalCounter/vcount_130__i7/SP   vga_controller/VGAVerticalCounter/vcount_130__i8/SP}              
                                         |    5.991 ns 
{vga_controller/VGAVerticalCounter/vcount_130__i5/SP   vga_controller/VGAVerticalCounter/vcount_130__i6/SP}              
                                         |    5.991 ns 
{vga_controller/VGAVerticalCounter/vcount_130__i3/SP   vga_controller/VGAVerticalCounter/vcount_130__i4/SP}              
                                         |    5.991 ns 
{vga_controller/VGAVerticalCounter/vcount_130__i1/SP   vga_controller/VGAVerticalCounter/vcount_130__i2/SP}              
                                         |    5.991 ns 
vga_controller/VGAVerticalCounter/vcount_130__i1/D              
                                         |    5.991 ns 
vga_controller/VGAVerticalCounter/vcount_130__i0/D              
                                         |    5.991 ns 
vga_controller/VGAVerticalCounter/vcount_130__i2/D              
                                         |    5.991 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 5 Start or End Points      |           Type           
-------------------------------------------------------------------
hsync                                   |                    output
vsync                                   |                    output
red                                     |                    output
green                                   |                    output
blue                                    |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         5
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
y_ball_res1_i5                          |                  No Clock
y_ball_res1_i6                          |                  No Clock
x_ball_res2_i0                          |                  No Clock
x_ball_res2_i3                          |                  No Clock
x_ball_res2_i4                          |                  No Clock
x_ball_res2_i5                          |                  No Clock
x_ball_res2_i6                          |                  No Clock
x_ball_res2_i1                          |                  No Clock
x_ball_res2_i2                          |                  No Clock
y_ball_res1_i9                          |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       116
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_clock -name {ref_clk} -period 83.3333333333333 -waveform {0.000 41.666} [get_ports ref_clk]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

4.1.2  Setup path details for constraint: create_generated_clock -name {vga_clk} -source [get_pins {pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
67 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : game_tick_gen/counter_124__i0/Q
Path End         : game_tick_gen/counter_124__i17/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 19
Delay Ratio      : 77.4% (route), 22.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 10.116 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   44.411

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                           29.485
-----------------------------------------   ------
End-of-path arrival time( ns )              34.295

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_tick_gen/counter_124__i0/CK->game_tick_gen/counter_124__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         6.201  2       
game_tick_gen/counter[0]                                  NET DELAY            2.075         8.276  1       
game_tick_gen/counter_124_add_4_1/C1->game_tick_gen/counter_124_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.620  2       
game_tick_gen/n2212                                       NET DELAY            2.075        10.695  1       
game_tick_gen/counter_124_add_4_3/CI0->game_tick_gen/counter_124_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.973  2       
game_tick_gen/n5451                                       NET DELAY            0.000        10.973  1       
game_tick_gen/counter_124_add_4_3/CI1->game_tick_gen/counter_124_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.251  2       
game_tick_gen/n2214                                       NET DELAY            2.075        13.326  1       
game_tick_gen/counter_124_add_4_5/CI0->game_tick_gen/counter_124_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.604  2       
game_tick_gen/n5454                                       NET DELAY            0.000        13.604  1       
game_tick_gen/counter_124_add_4_5/CI1->game_tick_gen/counter_124_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.882  2       
game_tick_gen/n2216                                       NET DELAY            2.075        15.957  1       
game_tick_gen/counter_124_add_4_7/CI0->game_tick_gen/counter_124_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.235  2       
game_tick_gen/n5457                                       NET DELAY            0.000        16.235  1       
game_tick_gen/counter_124_add_4_7/CI1->game_tick_gen/counter_124_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.513  2       
game_tick_gen/n2218                                       NET DELAY            2.075        18.588  1       
game_tick_gen/counter_124_add_4_9/CI0->game_tick_gen/counter_124_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.866  2       
game_tick_gen/n5460                                       NET DELAY            0.000        18.866  1       
game_tick_gen/counter_124_add_4_9/CI1->game_tick_gen/counter_124_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.144  2       
game_tick_gen/n2220                                       NET DELAY            2.075        21.219  1       
game_tick_gen/counter_124_add_4_11/CI0->game_tick_gen/counter_124_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        21.497  2       
game_tick_gen/n5463                                       NET DELAY            0.000        21.497  1       
game_tick_gen/counter_124_add_4_11/CI1->game_tick_gen/counter_124_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.775  2       
game_tick_gen/n2222                                       NET DELAY            2.075        23.850  1       
game_tick_gen/counter_124_add_4_13/CI0->game_tick_gen/counter_124_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        24.128  2       
game_tick_gen/n5466                                       NET DELAY            0.000        24.128  1       
game_tick_gen/counter_124_add_4_13/CI1->game_tick_gen/counter_124_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        24.406  2       
game_tick_gen/n2224                                       NET DELAY            2.075        26.481  1       
game_tick_gen/counter_124_add_4_15/CI0->game_tick_gen/counter_124_add_4_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.759  2       
game_tick_gen/n5469                                       NET DELAY            0.000        26.759  1       
game_tick_gen/counter_124_add_4_15/CI1->game_tick_gen/counter_124_add_4_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        27.037  2       
game_tick_gen/n2226                                       NET DELAY            2.075        29.112  1       
game_tick_gen/counter_124_add_4_17/CI0->game_tick_gen/counter_124_add_4_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        29.390  2       
game_tick_gen/n5472                                       NET DELAY            0.000        29.390  1       
game_tick_gen/counter_124_add_4_17/CI1->game_tick_gen/counter_124_add_4_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        29.668  2       
game_tick_gen/n2228                                       NET DELAY            2.075        31.743  1       
game_tick_gen/counter_124_add_4_19/D0->game_tick_gen/counter_124_add_4_19/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        32.220  1       
game_tick_gen/n77[17]                                     NET DELAY            2.075        34.295  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_124__i0/Q
Path End         : game_tick_gen/counter_124__i16/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 18
Delay Ratio      : 76.5% (route), 23.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 12.469 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   44.411

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                           27.132
-----------------------------------------   ------
End-of-path arrival time( ns )              31.942

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_tick_gen/counter_124__i0/CK->game_tick_gen/counter_124__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         6.201  2       
game_tick_gen/counter[0]                                  NET DELAY            2.075         8.276  1       
game_tick_gen/counter_124_add_4_1/C1->game_tick_gen/counter_124_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.620  2       
game_tick_gen/n2212                                       NET DELAY            2.075        10.695  1       
game_tick_gen/counter_124_add_4_3/CI0->game_tick_gen/counter_124_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.973  2       
game_tick_gen/n5451                                       NET DELAY            0.000        10.973  1       
game_tick_gen/counter_124_add_4_3/CI1->game_tick_gen/counter_124_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.251  2       
game_tick_gen/n2214                                       NET DELAY            2.075        13.326  1       
game_tick_gen/counter_124_add_4_5/CI0->game_tick_gen/counter_124_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.604  2       
game_tick_gen/n5454                                       NET DELAY            0.000        13.604  1       
game_tick_gen/counter_124_add_4_5/CI1->game_tick_gen/counter_124_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.882  2       
game_tick_gen/n2216                                       NET DELAY            2.075        15.957  1       
game_tick_gen/counter_124_add_4_7/CI0->game_tick_gen/counter_124_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.235  2       
game_tick_gen/n5457                                       NET DELAY            0.000        16.235  1       
game_tick_gen/counter_124_add_4_7/CI1->game_tick_gen/counter_124_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.513  2       
game_tick_gen/n2218                                       NET DELAY            2.075        18.588  1       
game_tick_gen/counter_124_add_4_9/CI0->game_tick_gen/counter_124_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.866  2       
game_tick_gen/n5460                                       NET DELAY            0.000        18.866  1       
game_tick_gen/counter_124_add_4_9/CI1->game_tick_gen/counter_124_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.144  2       
game_tick_gen/n2220                                       NET DELAY            2.075        21.219  1       
game_tick_gen/counter_124_add_4_11/CI0->game_tick_gen/counter_124_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        21.497  2       
game_tick_gen/n5463                                       NET DELAY            0.000        21.497  1       
game_tick_gen/counter_124_add_4_11/CI1->game_tick_gen/counter_124_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.775  2       
game_tick_gen/n2222                                       NET DELAY            2.075        23.850  1       
game_tick_gen/counter_124_add_4_13/CI0->game_tick_gen/counter_124_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        24.128  2       
game_tick_gen/n5466                                       NET DELAY            0.000        24.128  1       
game_tick_gen/counter_124_add_4_13/CI1->game_tick_gen/counter_124_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        24.406  2       
game_tick_gen/n2224                                       NET DELAY            2.075        26.481  1       
game_tick_gen/counter_124_add_4_15/CI0->game_tick_gen/counter_124_add_4_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.759  2       
game_tick_gen/n5469                                       NET DELAY            0.000        26.759  1       
game_tick_gen/counter_124_add_4_15/CI1->game_tick_gen/counter_124_add_4_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        27.037  2       
game_tick_gen/n2226                                       NET DELAY            2.075        29.112  1       
game_tick_gen/counter_124_add_4_17/CI0->game_tick_gen/counter_124_add_4_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        29.390  2       
game_tick_gen/n5472                                       NET DELAY            0.000        29.390  1       
game_tick_gen/counter_124_add_4_17/D1->game_tick_gen/counter_124_add_4_17/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        29.867  1       
game_tick_gen/n77[16]                                     NET DELAY            2.075        31.942  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_124__i0/Q
Path End         : game_tick_gen/counter_124__i15/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 17
Delay Ratio      : 77.3% (route), 22.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 12.747 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   44.411

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                           26.854
-----------------------------------------   ------
End-of-path arrival time( ns )              31.664

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_tick_gen/counter_124__i0/CK->game_tick_gen/counter_124__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         6.201  2       
game_tick_gen/counter[0]                                  NET DELAY            2.075         8.276  1       
game_tick_gen/counter_124_add_4_1/C1->game_tick_gen/counter_124_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.620  2       
game_tick_gen/n2212                                       NET DELAY            2.075        10.695  1       
game_tick_gen/counter_124_add_4_3/CI0->game_tick_gen/counter_124_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.973  2       
game_tick_gen/n5451                                       NET DELAY            0.000        10.973  1       
game_tick_gen/counter_124_add_4_3/CI1->game_tick_gen/counter_124_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.251  2       
game_tick_gen/n2214                                       NET DELAY            2.075        13.326  1       
game_tick_gen/counter_124_add_4_5/CI0->game_tick_gen/counter_124_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.604  2       
game_tick_gen/n5454                                       NET DELAY            0.000        13.604  1       
game_tick_gen/counter_124_add_4_5/CI1->game_tick_gen/counter_124_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.882  2       
game_tick_gen/n2216                                       NET DELAY            2.075        15.957  1       
game_tick_gen/counter_124_add_4_7/CI0->game_tick_gen/counter_124_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.235  2       
game_tick_gen/n5457                                       NET DELAY            0.000        16.235  1       
game_tick_gen/counter_124_add_4_7/CI1->game_tick_gen/counter_124_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.513  2       
game_tick_gen/n2218                                       NET DELAY            2.075        18.588  1       
game_tick_gen/counter_124_add_4_9/CI0->game_tick_gen/counter_124_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.866  2       
game_tick_gen/n5460                                       NET DELAY            0.000        18.866  1       
game_tick_gen/counter_124_add_4_9/CI1->game_tick_gen/counter_124_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.144  2       
game_tick_gen/n2220                                       NET DELAY            2.075        21.219  1       
game_tick_gen/counter_124_add_4_11/CI0->game_tick_gen/counter_124_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        21.497  2       
game_tick_gen/n5463                                       NET DELAY            0.000        21.497  1       
game_tick_gen/counter_124_add_4_11/CI1->game_tick_gen/counter_124_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.775  2       
game_tick_gen/n2222                                       NET DELAY            2.075        23.850  1       
game_tick_gen/counter_124_add_4_13/CI0->game_tick_gen/counter_124_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        24.128  2       
game_tick_gen/n5466                                       NET DELAY            0.000        24.128  1       
game_tick_gen/counter_124_add_4_13/CI1->game_tick_gen/counter_124_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        24.406  2       
game_tick_gen/n2224                                       NET DELAY            2.075        26.481  1       
game_tick_gen/counter_124_add_4_15/CI0->game_tick_gen/counter_124_add_4_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.759  2       
game_tick_gen/n5469                                       NET DELAY            0.000        26.759  1       
game_tick_gen/counter_124_add_4_15/CI1->game_tick_gen/counter_124_add_4_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        27.037  2       
game_tick_gen/n2226                                       NET DELAY            2.075        29.112  1       
game_tick_gen/counter_124_add_4_17/D0->game_tick_gen/counter_124_add_4_17/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        29.589  1       
game_tick_gen/n77[15]                                     NET DELAY            2.075        31.664  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_124__i0/Q
Path End         : game_tick_gen/counter_124__i14/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 16
Delay Ratio      : 76.2% (route), 23.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 15.100 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   44.411

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                           24.501
-----------------------------------------   ------
End-of-path arrival time( ns )              29.311

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_tick_gen/counter_124__i0/CK->game_tick_gen/counter_124__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         6.201  2       
game_tick_gen/counter[0]                                  NET DELAY            2.075         8.276  1       
game_tick_gen/counter_124_add_4_1/C1->game_tick_gen/counter_124_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.620  2       
game_tick_gen/n2212                                       NET DELAY            2.075        10.695  1       
game_tick_gen/counter_124_add_4_3/CI0->game_tick_gen/counter_124_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.973  2       
game_tick_gen/n5451                                       NET DELAY            0.000        10.973  1       
game_tick_gen/counter_124_add_4_3/CI1->game_tick_gen/counter_124_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.251  2       
game_tick_gen/n2214                                       NET DELAY            2.075        13.326  1       
game_tick_gen/counter_124_add_4_5/CI0->game_tick_gen/counter_124_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.604  2       
game_tick_gen/n5454                                       NET DELAY            0.000        13.604  1       
game_tick_gen/counter_124_add_4_5/CI1->game_tick_gen/counter_124_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.882  2       
game_tick_gen/n2216                                       NET DELAY            2.075        15.957  1       
game_tick_gen/counter_124_add_4_7/CI0->game_tick_gen/counter_124_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.235  2       
game_tick_gen/n5457                                       NET DELAY            0.000        16.235  1       
game_tick_gen/counter_124_add_4_7/CI1->game_tick_gen/counter_124_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.513  2       
game_tick_gen/n2218                                       NET DELAY            2.075        18.588  1       
game_tick_gen/counter_124_add_4_9/CI0->game_tick_gen/counter_124_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.866  2       
game_tick_gen/n5460                                       NET DELAY            0.000        18.866  1       
game_tick_gen/counter_124_add_4_9/CI1->game_tick_gen/counter_124_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.144  2       
game_tick_gen/n2220                                       NET DELAY            2.075        21.219  1       
game_tick_gen/counter_124_add_4_11/CI0->game_tick_gen/counter_124_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        21.497  2       
game_tick_gen/n5463                                       NET DELAY            0.000        21.497  1       
game_tick_gen/counter_124_add_4_11/CI1->game_tick_gen/counter_124_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.775  2       
game_tick_gen/n2222                                       NET DELAY            2.075        23.850  1       
game_tick_gen/counter_124_add_4_13/CI0->game_tick_gen/counter_124_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        24.128  2       
game_tick_gen/n5466                                       NET DELAY            0.000        24.128  1       
game_tick_gen/counter_124_add_4_13/CI1->game_tick_gen/counter_124_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        24.406  2       
game_tick_gen/n2224                                       NET DELAY            2.075        26.481  1       
game_tick_gen/counter_124_add_4_15/CI0->game_tick_gen/counter_124_add_4_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.759  2       
game_tick_gen/n5469                                       NET DELAY            0.000        26.759  1       
game_tick_gen/counter_124_add_4_15/D1->game_tick_gen/counter_124_add_4_15/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        27.236  1       
game_tick_gen/n77[14]                                     NET DELAY            2.075        29.311  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_124__i0/Q
Path End         : game_tick_gen/counter_124__i13/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 15
Delay Ratio      : 77.1% (route), 22.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 15.378 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   44.411

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                           24.223
-----------------------------------------   ------
End-of-path arrival time( ns )              29.033

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_tick_gen/counter_124__i0/CK->game_tick_gen/counter_124__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         6.201  2       
game_tick_gen/counter[0]                                  NET DELAY            2.075         8.276  1       
game_tick_gen/counter_124_add_4_1/C1->game_tick_gen/counter_124_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.620  2       
game_tick_gen/n2212                                       NET DELAY            2.075        10.695  1       
game_tick_gen/counter_124_add_4_3/CI0->game_tick_gen/counter_124_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.973  2       
game_tick_gen/n5451                                       NET DELAY            0.000        10.973  1       
game_tick_gen/counter_124_add_4_3/CI1->game_tick_gen/counter_124_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.251  2       
game_tick_gen/n2214                                       NET DELAY            2.075        13.326  1       
game_tick_gen/counter_124_add_4_5/CI0->game_tick_gen/counter_124_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.604  2       
game_tick_gen/n5454                                       NET DELAY            0.000        13.604  1       
game_tick_gen/counter_124_add_4_5/CI1->game_tick_gen/counter_124_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.882  2       
game_tick_gen/n2216                                       NET DELAY            2.075        15.957  1       
game_tick_gen/counter_124_add_4_7/CI0->game_tick_gen/counter_124_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.235  2       
game_tick_gen/n5457                                       NET DELAY            0.000        16.235  1       
game_tick_gen/counter_124_add_4_7/CI1->game_tick_gen/counter_124_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.513  2       
game_tick_gen/n2218                                       NET DELAY            2.075        18.588  1       
game_tick_gen/counter_124_add_4_9/CI0->game_tick_gen/counter_124_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.866  2       
game_tick_gen/n5460                                       NET DELAY            0.000        18.866  1       
game_tick_gen/counter_124_add_4_9/CI1->game_tick_gen/counter_124_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.144  2       
game_tick_gen/n2220                                       NET DELAY            2.075        21.219  1       
game_tick_gen/counter_124_add_4_11/CI0->game_tick_gen/counter_124_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        21.497  2       
game_tick_gen/n5463                                       NET DELAY            0.000        21.497  1       
game_tick_gen/counter_124_add_4_11/CI1->game_tick_gen/counter_124_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.775  2       
game_tick_gen/n2222                                       NET DELAY            2.075        23.850  1       
game_tick_gen/counter_124_add_4_13/CI0->game_tick_gen/counter_124_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        24.128  2       
game_tick_gen/n5466                                       NET DELAY            0.000        24.128  1       
game_tick_gen/counter_124_add_4_13/CI1->game_tick_gen/counter_124_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        24.406  2       
game_tick_gen/n2224                                       NET DELAY            2.075        26.481  1       
game_tick_gen/counter_124_add_4_15/D0->game_tick_gen/counter_124_add_4_15/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        26.958  1       
game_tick_gen/n77[13]                                     NET DELAY            2.075        29.033  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_124__i0/Q
Path End         : game_tick_gen/counter_124__i12/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 14
Delay Ratio      : 75.9% (route), 24.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 17.731 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   44.411

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                           21.870
-----------------------------------------   ------
End-of-path arrival time( ns )              26.680

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_tick_gen/counter_124__i0/CK->game_tick_gen/counter_124__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         6.201  2       
game_tick_gen/counter[0]                                  NET DELAY            2.075         8.276  1       
game_tick_gen/counter_124_add_4_1/C1->game_tick_gen/counter_124_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.620  2       
game_tick_gen/n2212                                       NET DELAY            2.075        10.695  1       
game_tick_gen/counter_124_add_4_3/CI0->game_tick_gen/counter_124_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.973  2       
game_tick_gen/n5451                                       NET DELAY            0.000        10.973  1       
game_tick_gen/counter_124_add_4_3/CI1->game_tick_gen/counter_124_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.251  2       
game_tick_gen/n2214                                       NET DELAY            2.075        13.326  1       
game_tick_gen/counter_124_add_4_5/CI0->game_tick_gen/counter_124_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.604  2       
game_tick_gen/n5454                                       NET DELAY            0.000        13.604  1       
game_tick_gen/counter_124_add_4_5/CI1->game_tick_gen/counter_124_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.882  2       
game_tick_gen/n2216                                       NET DELAY            2.075        15.957  1       
game_tick_gen/counter_124_add_4_7/CI0->game_tick_gen/counter_124_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.235  2       
game_tick_gen/n5457                                       NET DELAY            0.000        16.235  1       
game_tick_gen/counter_124_add_4_7/CI1->game_tick_gen/counter_124_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.513  2       
game_tick_gen/n2218                                       NET DELAY            2.075        18.588  1       
game_tick_gen/counter_124_add_4_9/CI0->game_tick_gen/counter_124_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.866  2       
game_tick_gen/n5460                                       NET DELAY            0.000        18.866  1       
game_tick_gen/counter_124_add_4_9/CI1->game_tick_gen/counter_124_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.144  2       
game_tick_gen/n2220                                       NET DELAY            2.075        21.219  1       
game_tick_gen/counter_124_add_4_11/CI0->game_tick_gen/counter_124_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        21.497  2       
game_tick_gen/n5463                                       NET DELAY            0.000        21.497  1       
game_tick_gen/counter_124_add_4_11/CI1->game_tick_gen/counter_124_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.775  2       
game_tick_gen/n2222                                       NET DELAY            2.075        23.850  1       
game_tick_gen/counter_124_add_4_13/CI0->game_tick_gen/counter_124_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        24.128  2       
game_tick_gen/n5466                                       NET DELAY            0.000        24.128  1       
game_tick_gen/counter_124_add_4_13/D1->game_tick_gen/counter_124_add_4_13/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        24.605  1       
game_tick_gen/n77[12]                                     NET DELAY            2.075        26.680  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_124__i0/Q
Path End         : game_tick_gen/counter_124__i11/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 13
Delay Ratio      : 76.9% (route), 23.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 18.009 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   44.411

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                           21.592
-----------------------------------------   ------
End-of-path arrival time( ns )              26.402

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_tick_gen/counter_124__i0/CK->game_tick_gen/counter_124__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         6.201  2       
game_tick_gen/counter[0]                                  NET DELAY            2.075         8.276  1       
game_tick_gen/counter_124_add_4_1/C1->game_tick_gen/counter_124_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.620  2       
game_tick_gen/n2212                                       NET DELAY            2.075        10.695  1       
game_tick_gen/counter_124_add_4_3/CI0->game_tick_gen/counter_124_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.973  2       
game_tick_gen/n5451                                       NET DELAY            0.000        10.973  1       
game_tick_gen/counter_124_add_4_3/CI1->game_tick_gen/counter_124_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.251  2       
game_tick_gen/n2214                                       NET DELAY            2.075        13.326  1       
game_tick_gen/counter_124_add_4_5/CI0->game_tick_gen/counter_124_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.604  2       
game_tick_gen/n5454                                       NET DELAY            0.000        13.604  1       
game_tick_gen/counter_124_add_4_5/CI1->game_tick_gen/counter_124_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.882  2       
game_tick_gen/n2216                                       NET DELAY            2.075        15.957  1       
game_tick_gen/counter_124_add_4_7/CI0->game_tick_gen/counter_124_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.235  2       
game_tick_gen/n5457                                       NET DELAY            0.000        16.235  1       
game_tick_gen/counter_124_add_4_7/CI1->game_tick_gen/counter_124_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.513  2       
game_tick_gen/n2218                                       NET DELAY            2.075        18.588  1       
game_tick_gen/counter_124_add_4_9/CI0->game_tick_gen/counter_124_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.866  2       
game_tick_gen/n5460                                       NET DELAY            0.000        18.866  1       
game_tick_gen/counter_124_add_4_9/CI1->game_tick_gen/counter_124_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.144  2       
game_tick_gen/n2220                                       NET DELAY            2.075        21.219  1       
game_tick_gen/counter_124_add_4_11/CI0->game_tick_gen/counter_124_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        21.497  2       
game_tick_gen/n5463                                       NET DELAY            0.000        21.497  1       
game_tick_gen/counter_124_add_4_11/CI1->game_tick_gen/counter_124_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.775  2       
game_tick_gen/n2222                                       NET DELAY            2.075        23.850  1       
game_tick_gen/counter_124_add_4_13/D0->game_tick_gen/counter_124_add_4_13/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        24.327  1       
game_tick_gen/n77[11]                                     NET DELAY            2.075        26.402  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_124__i0/Q
Path End         : game_tick_gen/counter_124__i10/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 12
Delay Ratio      : 75.5% (route), 24.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 20.362 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   44.411

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                           19.239
-----------------------------------------   ------
End-of-path arrival time( ns )              24.049

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_tick_gen/counter_124__i0/CK->game_tick_gen/counter_124__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         6.201  2       
game_tick_gen/counter[0]                                  NET DELAY            2.075         8.276  1       
game_tick_gen/counter_124_add_4_1/C1->game_tick_gen/counter_124_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.620  2       
game_tick_gen/n2212                                       NET DELAY            2.075        10.695  1       
game_tick_gen/counter_124_add_4_3/CI0->game_tick_gen/counter_124_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.973  2       
game_tick_gen/n5451                                       NET DELAY            0.000        10.973  1       
game_tick_gen/counter_124_add_4_3/CI1->game_tick_gen/counter_124_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.251  2       
game_tick_gen/n2214                                       NET DELAY            2.075        13.326  1       
game_tick_gen/counter_124_add_4_5/CI0->game_tick_gen/counter_124_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.604  2       
game_tick_gen/n5454                                       NET DELAY            0.000        13.604  1       
game_tick_gen/counter_124_add_4_5/CI1->game_tick_gen/counter_124_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.882  2       
game_tick_gen/n2216                                       NET DELAY            2.075        15.957  1       
game_tick_gen/counter_124_add_4_7/CI0->game_tick_gen/counter_124_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.235  2       
game_tick_gen/n5457                                       NET DELAY            0.000        16.235  1       
game_tick_gen/counter_124_add_4_7/CI1->game_tick_gen/counter_124_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.513  2       
game_tick_gen/n2218                                       NET DELAY            2.075        18.588  1       
game_tick_gen/counter_124_add_4_9/CI0->game_tick_gen/counter_124_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.866  2       
game_tick_gen/n5460                                       NET DELAY            0.000        18.866  1       
game_tick_gen/counter_124_add_4_9/CI1->game_tick_gen/counter_124_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.144  2       
game_tick_gen/n2220                                       NET DELAY            2.075        21.219  1       
game_tick_gen/counter_124_add_4_11/CI0->game_tick_gen/counter_124_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        21.497  2       
game_tick_gen/n5463                                       NET DELAY            0.000        21.497  1       
game_tick_gen/counter_124_add_4_11/D1->game_tick_gen/counter_124_add_4_11/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        21.974  1       
game_tick_gen/n77[10]                                     NET DELAY            2.075        24.049  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_124__i0/Q
Path End         : game_tick_gen/counter_124__i9/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 11
Delay Ratio      : 76.6% (route), 23.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 20.640 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   44.411

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                           18.961
-----------------------------------------   ------
End-of-path arrival time( ns )              23.771

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_tick_gen/counter_124__i0/CK->game_tick_gen/counter_124__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         6.201  2       
game_tick_gen/counter[0]                                  NET DELAY            2.075         8.276  1       
game_tick_gen/counter_124_add_4_1/C1->game_tick_gen/counter_124_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.620  2       
game_tick_gen/n2212                                       NET DELAY            2.075        10.695  1       
game_tick_gen/counter_124_add_4_3/CI0->game_tick_gen/counter_124_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.973  2       
game_tick_gen/n5451                                       NET DELAY            0.000        10.973  1       
game_tick_gen/counter_124_add_4_3/CI1->game_tick_gen/counter_124_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.251  2       
game_tick_gen/n2214                                       NET DELAY            2.075        13.326  1       
game_tick_gen/counter_124_add_4_5/CI0->game_tick_gen/counter_124_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.604  2       
game_tick_gen/n5454                                       NET DELAY            0.000        13.604  1       
game_tick_gen/counter_124_add_4_5/CI1->game_tick_gen/counter_124_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.882  2       
game_tick_gen/n2216                                       NET DELAY            2.075        15.957  1       
game_tick_gen/counter_124_add_4_7/CI0->game_tick_gen/counter_124_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.235  2       
game_tick_gen/n5457                                       NET DELAY            0.000        16.235  1       
game_tick_gen/counter_124_add_4_7/CI1->game_tick_gen/counter_124_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.513  2       
game_tick_gen/n2218                                       NET DELAY            2.075        18.588  1       
game_tick_gen/counter_124_add_4_9/CI0->game_tick_gen/counter_124_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.866  2       
game_tick_gen/n5460                                       NET DELAY            0.000        18.866  1       
game_tick_gen/counter_124_add_4_9/CI1->game_tick_gen/counter_124_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.144  2       
game_tick_gen/n2220                                       NET DELAY            2.075        21.219  1       
game_tick_gen/counter_124_add_4_11/D0->game_tick_gen/counter_124_add_4_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        21.696  1       
game_tick_gen/n77[9]                                      NET DELAY            2.075        23.771  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAHorizontalCounter/hcount_128__i0/Q
Path End         : vga_controller/VGAHorizontalCounter/hcount_128__i9/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 11
Delay Ratio      : 76.6% (route), 23.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 20.640 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   44.411

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                           18.961
-----------------------------------------   ------
End-of-path arrival time( ns )              23.771

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_controller/VGAHorizontalCounter/hcount_128__i0/CK->vga_controller/VGAHorizontalCounter/hcount_128__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         6.201  4       
xpix[0]                                                   NET DELAY            2.075         8.276  1       
vga_controller/VGAHorizontalCounter/hcount_128_add_4_1/C1->vga_controller/VGAHorizontalCounter/hcount_128_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.620  2       
vga_controller/VGAHorizontalCounter/n2181
                                                          NET DELAY            2.075        10.695  1       
vga_controller/VGAHorizontalCounter/hcount_128_add_4_3/CI0->vga_controller/VGAHorizontalCounter/hcount_128_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.973  2       
vga_controller/VGAHorizontalCounter/n5634
                                                          NET DELAY            0.000        10.973  1       
vga_controller/VGAHorizontalCounter/hcount_128_add_4_3/CI1->vga_controller/VGAHorizontalCounter/hcount_128_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.251  2       
vga_controller/VGAHorizontalCounter/n2183
                                                          NET DELAY            2.075        13.326  1       
vga_controller/VGAHorizontalCounter/hcount_128_add_4_5/CI0->vga_controller/VGAHorizontalCounter/hcount_128_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.604  2       
vga_controller/VGAHorizontalCounter/n5637
                                                          NET DELAY            0.000        13.604  1       
vga_controller/VGAHorizontalCounter/hcount_128_add_4_5/CI1->vga_controller/VGAHorizontalCounter/hcount_128_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.882  2       
vga_controller/VGAHorizontalCounter/n2185
                                                          NET DELAY            2.075        15.957  1       
vga_controller/VGAHorizontalCounter/hcount_128_add_4_7/CI0->vga_controller/VGAHorizontalCounter/hcount_128_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.235  2       
vga_controller/VGAHorizontalCounter/n5640
                                                          NET DELAY            0.000        16.235  1       
vga_controller/VGAHorizontalCounter/hcount_128_add_4_7/CI1->vga_controller/VGAHorizontalCounter/hcount_128_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.513  2       
vga_controller/VGAHorizontalCounter/n2187
                                                          NET DELAY            2.075        18.588  1       
vga_controller/VGAHorizontalCounter/hcount_128_add_4_9/CI0->vga_controller/VGAHorizontalCounter/hcount_128_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.866  2       
vga_controller/VGAHorizontalCounter/n5643
                                                          NET DELAY            0.000        18.866  1       
vga_controller/VGAHorizontalCounter/hcount_128_add_4_9/CI1->vga_controller/VGAHorizontalCounter/hcount_128_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.144  2       
vga_controller/VGAHorizontalCounter/n2189
                                                          NET DELAY            2.075        21.219  1       
vga_controller/VGAHorizontalCounter/hcount_128_add_4_11/D0->vga_controller/VGAHorizontalCounter/hcount_128_add_4_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        21.696  1       
vga_controller/VGAHorizontalCounter/n45[9]
                                                          NET DELAY            2.075        23.771  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_clock -name {ref_clk} -period 83.3333333333333 -waveform {0.000 41.666} [get_ports ref_clk]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_generated_clock -name {vga_clk} -source [get_pins {pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
67 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_124__i0/Q
Path End         : game_tick_gen/counter_124__i0/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.801

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
game_tick_gen/counter_124__i0/CK->game_tick_gen/counter_124__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         6.201  2       
game_tick_gen/counter[0]                                  NET DELAY        2.075         8.276  1       
game_tick_gen/counter_124_add_4_1/C1->game_tick_gen/counter_124_add_4_1/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.726  1       
game_tick_gen/n77[0]                                      NET DELAY        2.075        10.801  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAHorizontalCounter/hcount_128__i0/Q
Path End         : vga_controller/VGAHorizontalCounter/hcount_128__i0/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.801

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_controller/VGAHorizontalCounter/hcount_128__i0/CK->vga_controller/VGAHorizontalCounter/hcount_128__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         6.201  4       
xpix[0]                                                   NET DELAY        2.075         8.276  1       
vga_controller/VGAHorizontalCounter/hcount_128_add_4_1/C1->vga_controller/VGAHorizontalCounter/hcount_128_add_4_1/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.726  1       
vga_controller/VGAHorizontalCounter/n45[0]
                                                          NET DELAY        2.075        10.801  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAVerticalCounter/vcount_130__i0/Q
Path End         : vga_controller/VGAVerticalCounter/vcount_130__i0/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.801

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_controller/VGAVerticalCounter/vcount_130__i0/CK->vga_controller/VGAVerticalCounter/vcount_130__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         6.201  4       
ypix[0]                                                   NET DELAY        2.075         8.276  1       
vga_controller/VGAVerticalCounter/vcount_130_add_4_1/C1->vga_controller/VGAVerticalCounter/vcount_130_add_4_1/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.726  1       
vga_controller/VGAVerticalCounter/n45[0]                  NET DELAY        2.075        10.801  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_124__i1/Q
Path End         : game_tick_gen/counter_124__i1/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.801

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{game_tick_gen/counter_124__i1/CK   game_tick_gen/counter_124__i2/CK}->game_tick_gen/counter_124__i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         6.201  2       
game_tick_gen/counter[1]                                  NET DELAY        2.075         8.276  1       
game_tick_gen/counter_124_add_4_3/C0->game_tick_gen/counter_124_add_4_3/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         8.726  1       
game_tick_gen/n77[1]                                      NET DELAY        2.075        10.801  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAHorizontalCounter/hcount_128__i1/Q
Path End         : vga_controller/VGAHorizontalCounter/hcount_128__i1/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.801

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_controller/VGAHorizontalCounter/hcount_128__i1/CK   vga_controller/VGAHorizontalCounter/hcount_128__i2/CK}->vga_controller/VGAHorizontalCounter/hcount_128__i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         6.201  4       
xpix[1]                                                   NET DELAY        2.075         8.276  1       
vga_controller/VGAHorizontalCounter/hcount_128_add_4_3/C0->vga_controller/VGAHorizontalCounter/hcount_128_add_4_3/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         8.726  1       
vga_controller/VGAHorizontalCounter/n45[1]
                                                          NET DELAY        2.075        10.801  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAVerticalCounter/vcount_130__i1/Q
Path End         : vga_controller/VGAVerticalCounter/vcount_130__i1/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.801

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_controller/VGAVerticalCounter/vcount_130__i1/CK   vga_controller/VGAVerticalCounter/vcount_130__i2/CK}->vga_controller/VGAVerticalCounter/vcount_130__i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         6.201  5       
ypix[1]                                                   NET DELAY        2.075         8.276  1       
vga_controller/VGAVerticalCounter/vcount_130_add_4_3/C0->vga_controller/VGAVerticalCounter/vcount_130_add_4_3/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         8.726  1       
vga_controller/VGAVerticalCounter/n45[1]                  NET DELAY        2.075        10.801  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_124__i2/Q
Path End         : game_tick_gen/counter_124__i2/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.801

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{game_tick_gen/counter_124__i1/CK   game_tick_gen/counter_124__i2/CK}->game_tick_gen/counter_124__i2/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         6.201  2       
game_tick_gen/counter[2]                                  NET DELAY        2.075         8.276  1       
game_tick_gen/counter_124_add_4_3/C1->game_tick_gen/counter_124_add_4_3/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.726  1       
game_tick_gen/n77[2]                                      NET DELAY        2.075        10.801  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAHorizontalCounter/hcount_128__i2/Q
Path End         : vga_controller/VGAHorizontalCounter/hcount_128__i2/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.801

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_controller/VGAHorizontalCounter/hcount_128__i1/CK   vga_controller/VGAHorizontalCounter/hcount_128__i2/CK}->vga_controller/VGAHorizontalCounter/hcount_128__i2/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         6.201  7       
xpix[2]                                                   NET DELAY        2.075         8.276  1       
vga_controller/VGAHorizontalCounter/hcount_128_add_4_3/C1->vga_controller/VGAHorizontalCounter/hcount_128_add_4_3/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.726  1       
vga_controller/VGAHorizontalCounter/n45[2]
                                                          NET DELAY        2.075        10.801  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAVerticalCounter/vcount_130__i2/Q
Path End         : vga_controller/VGAVerticalCounter/vcount_130__i2/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.801

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_controller/VGAVerticalCounter/vcount_130__i1/CK   vga_controller/VGAVerticalCounter/vcount_130__i2/CK}->vga_controller/VGAVerticalCounter/vcount_130__i2/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         6.201  11      
ypix[2]                                                   NET DELAY        2.075         8.276  1       
vga_controller/VGAVerticalCounter/vcount_130_add_4_3/C1->vga_controller/VGAVerticalCounter/vcount_130_add_4_3/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.726  1       
vga_controller/VGAVerticalCounter/n45[2]                  NET DELAY        2.075        10.801  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_tick_gen/counter_124__i3/Q
Path End         : game_tick_gen/counter_124__i3/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.810
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.810

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    4.810
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.801

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{game_tick_gen/counter_124__i3/CK   game_tick_gen/counter_124__i4/CK}->game_tick_gen/counter_124__i3/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         6.201  2       
game_tick_gen/counter[3]                                  NET DELAY        2.075         8.276  1       
game_tick_gen/counter_124_add_4_5/C0->game_tick_gen/counter_124_add_4_5/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         8.726  1       
game_tick_gen/n77[3]                                      NET DELAY        2.075        10.801  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             2.075         2.585  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  23      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  23      
vga_clk                                                   NET DELAY             2.075         4.810  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

