[p LITE_MODE AUTOSTATIC PIC14 PIC14E ]
[d version 1.1 ]
[d edition pro ]
[d chip 16F1516 ]
[s S19 Product 26 `[26]uc 1 Data 26 0 ]
"54 G:\Program\PIC\6.Swtich_2KEY_TRIAC\Relese\../Release/Switch_2Key_Triac.h
[s S24 TMain 12 `uc 1 PowerON 1 0 :1:0 
`uc 1 T0_Timerout 1 0 :1:1 
`uc 1 T1_Timerout 1 0 :1:2 
`uc 1 Flag 1 0 :1:3 
`uc 1 GO 1 0 :1:4 
`ui 1 PowerCount 2 1 `ui 1 Count 2 3 `ui 1 Count1 2 5 `ui 1 Count2 2 7 `ui 1 Count3 2 9 `uc 1 IOC_Count 1 11 ]
"83
[s S49 Switch 9 `uc 1 Enable 1 0 :1:0 
`uc 1 Debounce 1 0 :1:1 
`uc 1 Hold1 1 0 :1:2 
`uc 1 Hold2 1 0 :1:3 
`uc 1 Hold3 1 0 :1:4 
`uc 1 DebounceTime 1 1 `ui 1 Hold1Time 2 2 `ui 1 Hold2Time 2 4 `ui 1 Hold3Time 2 6 `uc 1 Status 1 8 :1:0 
`uc 1 Flag 1 8 :1:1 
]
"91 G:\Program\PIC\Header_File\../Header_File/Switch_A1.h
[s S100 Buzzer 9 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 PowerON 1 0 :1:2 
`uc 1 BufferStatus 1 0 :1:3 
`ui 1 Time 2 1 `uc 1 Count 1 3 `uc 1 CountBuffer 1 4 `ui 1 TimeValue 2 5 `ui 1 TimeValueBuffer 2 7 ]
"39 G:\Program\PIC\Header_File\../Header_File/Buzzer_A1.h
[s S121 LED 4 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`ui 1 Time 2 1 `uc 1 Number 1 3 ]
"292 G:\Program\PIC\Header_File\../Header_File/CC2500_A1.h
[s S171 RF 2 `uc 1 Enable 1 0 :1:0 
`uc 1 ReceiveGO 1 0 :1:1 
`uc 1 TransceiveGO 1 0 :1:2 
`uc 1 RxStatus 1 0 :1:3 
`uc 1 TxStatus 1 0 :1:4 
`uc 1 Debounce 1 0 :1:5 
`uc 1 Learn 1 0 :1:6 
`uc 1 DebounceTime 1 1 ]
"69 G:\Program\PIC\Header_File\../Header_File/RF_Control_A1.h
[s S190 RFsw 1 `uc 1 Status 1 0 :1:0 
]
"98
[s S201 DimmerLights 11 `uc 1 GO 1 0 :1:0 
`uc 1 Signal 1 0 :1:1 
`uc 1 AdjRF 1 0 :1:2 
`uc 1 AdjFlag 1 0 :1:3 
`uc 1 AdjStatus 1 0 :1:4 
`uc 1 Status 1 0 :1:5 
`uc 1 StatusFlag 1 0 :1:6 
`uc 1 Dimmable 1 0 :1:7 
`uc 1 OverLoad 1 1 :1:0 
`uc 1 DimmingTime 1 2 `uc 1 DimmingTimeValue 1 3 `uc 1 Count 1 4 `uc 1 DimmingValue 1 5 `uc 1 StartValue 1 6 `uc 1 StopValue 1 7 `uc 1 Flag 1 8 :1:0 
`uc 1 TriacTime 1 9 `uc 1 TempF 1 10 :1:0 
]
"111 G:\Program\PIC\Header_File\../Header_File/Dimmer_A1.h
[s S280 Dimmer 2 `uc 1 LoadERROR 1 0 :1:0 
`uc 1 TempERROR 1 0 :1:1 
`uc 1 Load 1 1 ]
"147
[s S289 DelayOff 5 `uc 1 GO 1 0 :1:0 
`uc 1 Value 1 1 `ui 1 SecondTime 2 2 `uc 1 MinuteTime 1 4 ]
"150 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\include\pic16f1516.h
[s S321 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[u S329 . 1 `S321 1 . 1 0 ]
"196
[s S352 . 1 `uc 1 BSR 1 0 :5:0 
]
[s S354 . 1 `uc 1 BSR0 1 0 :1:0 
`uc 1 BSR1 1 0 :1:1 
`uc 1 BSR2 1 0 :1:2 
`uc 1 BSR3 1 0 :1:3 
`uc 1 BSR4 1 0 :1:4 
]
[u S360 . 1 `S352 1 . 1 0 `S354 1 . 1 0 ]
"217
[s S374 . 1 `uc 1 PCLATH 1 0 :7:0 
]
[u S376 . 1 `S374 1 . 1 0 ]
"239
[s S392 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S401 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 T0IE 1 0 :1:5 
]
[u S406 . 1 `S392 1 . 1 0 `S401 1 . 1 0 ]
"271
[s S433 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[u S442 . 1 `S433 1 . 1 0 ]
"297
[s S463 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S472 . 1 `S463 1 . 1 0 ]
"323
[s S493 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[u S502 . 1 `S493 1 . 1 0 ]
"342
[s S516 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 RE3 1 0 :1:3 
]
[u S521 . 1 `S516 1 . 1 0 ]
"372
[s S538 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S547 . 1 `S538 1 . 1 0 ]
"393
[s S563 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIF 1 0 :1:7 
]
[u S572 . 1 `S563 1 . 1 0 ]
"434
[s S596 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S603 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[u S609 . 1 `S596 1 . 1 0 `S603 1 . 1 0 ]
"465
[s S635 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S643 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
]
[u S646 . 1 `S635 1 . 1 0 `S643 1 . 1 0 ]
"501
[s S671 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S675 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[u S683 . 1 `S671 1 . 1 0 `S675 1 . 1 0 ]
"537
[s S708 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S717 . 1 `S708 1 . 1 0 ]
"564
[s S738 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S747 . 1 `S738 1 . 1 0 ]
"591
[s S768 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[u S777 . 1 `S768 1 . 1 0 ]
"630
[s S799 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S808 . 1 `S799 1 . 1 0 ]
"655
[s S824 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIE 1 0 :1:7 
]
[u S833 . 1 `S824 1 . 1 0 ]
"689
[s S856 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 TMR0SE 1 0 :1:4 
`uc 1 TMR0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nWPUEN 1 0 :1:7 
]
[s S863 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
]
[u S870 . 1 `S856 1 . 1 0 `S863 1 . 1 0 ]
"727
[s S896 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nRI 1 0 :1:2 
`uc 1 nRMCLR 1 0 :1:3 
`uc 1 nRWDT 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKOVF 1 0 :1:7 
]
[u S905 . 1 `S896 1 . 1 0 ]
"753
[s S924 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 WDTPS 1 0 :5:1 
]
[s S927 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WDTPS0 1 0 :1:1 
`uc 1 WDTPS1 1 0 :1:2 
`uc 1 WDTPS2 1 0 :1:3 
`uc 1 WDTPS3 1 0 :1:4 
`uc 1 WDTPS4 1 0 :1:5 
]
[u S934 . 1 `S924 1 . 1 0 `S927 1 . 1 0 ]
"780
[s S955 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S960 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF0 1 0 :1:3 
`uc 1 IRCF1 1 0 :1:4 
`uc 1 IRCF2 1 0 :1:5 
`uc 1 IRCF3 1 0 :1:6 
]
[u S968 . 1 `S955 1 . 1 0 `S960 1 . 1 0 ]
"814
[s S992 . 1 `uc 1 HFIOFS 1 0 :1:0 
`uc 1 LFIOFR 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 HFIOFR 1 0 :1:4 
`uc 1 OSTS 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 SOSCR 1 0 :1:7 
]
[s S1001 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1OSCR 1 0 :1:7 
]
[u S1004 . 1 `S992 1 . 1 0 `S1001 1 . 1 0 ]
"864
[s S1033 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :5:2 
`uc 1 . 1 0 :1:7 
]
[s S1038 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADGO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 CHS4 1 0 :1:6 
]
[s S1046 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[u S1049 . 1 `S1033 1 . 1 0 `S1038 1 . 1 0 `S1046 1 . 1 0 ]
"899
[s S1077 . 1 `uc 1 ADPREF 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ADCS 1 0 :3:4 
`uc 1 ADFM 1 0 :1:7 
]
[s S1083 . 1 `uc 1 ADPREF0 1 0 :1:0 
`uc 1 ADPREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS0 1 0 :1:4 
`uc 1 ADCS1 1 0 :1:5 
`uc 1 ADCS2 1 0 :1:6 
]
[u S1090 . 1 `S1077 1 . 1 0 `S1083 1 . 1 0 ]
"935
[s S1116 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
[u S1125 . 1 `S1116 1 . 1 0 ]
"961
[s S1146 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
[u S1155 . 1 `S1146 1 . 1 0 ]
"987
[s S1176 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 LATC3 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
[u S1185 . 1 `S1176 1 . 1 0 ]
"1011
[s S1201 . 1 `uc 1 BORRDY 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 BORFS 1 0 :1:6 
`uc 1 SBOREN 1 0 :1:7 
]
[u S1206 . 1 `S1201 1 . 1 0 ]
"1038
[s S1221 . 1 `uc 1 ADFVR 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 TSRNG 1 0 :1:4 
`uc 1 TSEN 1 0 :1:5 
`uc 1 FVRRDY 1 0 :1:6 
`uc 1 FVREN 1 0 :1:7 
]
[s S1228 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
]
[u S1231 . 1 `S1221 1 . 1 0 `S1228 1 . 1 0 ]
"1063
[s S1248 . 1 `uc 1 CCP2SEL 1 0 :1:0 
`uc 1 SSSEL 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[u S1256 . 1 `S1248 1 . 1 0 ]
"1090
[s S1273 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 ANSA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 ANSA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S1282 . 1 `uc 1 ANSELA 1 0 :6:0 
]
[u S1284 . 1 `S1273 1 . 1 0 `S1282 1 . 1 0 ]
"1117
[s S1306 . 1 `uc 1 ANSB0 1 0 :1:0 
`uc 1 ANSB1 1 0 :1:1 
`uc 1 ANSB2 1 0 :1:2 
`uc 1 ANSB3 1 0 :1:3 
`uc 1 ANSB4 1 0 :1:4 
`uc 1 ANSB5 1 0 :1:5 
`uc 1 . 1 0 :2:6 
]
[s S1314 . 1 `uc 1 ANSELB 1 0 :6:0 
]
[u S1316 . 1 `S1306 1 . 1 0 `S1314 1 . 1 0 ]
"1145
[s S1339 . 1 `uc 1 ANSC0 1 0 :1:0 
`uc 1 ANSC1 1 0 :1:1 
`uc 1 ANSC2 1 0 :1:2 
`uc 1 ANSC3 1 0 :1:3 
`uc 1 ANSC4 1 0 :1:4 
`uc 1 ANSC5 1 0 :1:5 
`uc 1 ANSC6 1 0 :1:6 
`uc 1 ANSC7 1 0 :1:7 
]
[u S1348 . 1 `S1339 1 . 1 0 ]
"1167
[s S1362 . 1 `uc 1 PMADRH 1 0 :7:0 
]
[u S1364 . 1 `S1362 1 . 1 0 ]
"1186
[s S1372 . 1 `uc 1 PMDATH 1 0 :6:0 
]
[u S1374 . 1 `S1372 1 . 1 0 ]
"1215
[s S1388 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 LWLO 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S1397 . 1 `S1388 1 . 1 0 ]
"1239
[s S1413 . 1 `uc 1 reserved 1 0 :1:0 
`uc 1 VREGPM 1 0 :1:1 
]
[u S1416 . 1 `S1413 1 . 1 0 ]
"1285
[s S1436 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[u S1445 . 1 `S1436 1 . 1 0 ]
"1320
[s S1466 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[u S1475 . 1 `S1466 1 . 1 0 ]
"1351
[s S1494 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[u S1503 . 1 `S1494 1 . 1 0 ]
"1382
[s S1524 . 1 `uc 1 WPUB0 1 0 :1:0 
`uc 1 WPUB1 1 0 :1:1 
`uc 1 WPUB2 1 0 :1:2 
`uc 1 WPUB3 1 0 :1:3 
`uc 1 WPUB4 1 0 :1:4 
`uc 1 WPUB5 1 0 :1:5 
`uc 1 WPUB6 1 0 :1:6 
`uc 1 WPUB7 1 0 :1:7 
]
[u S1533 . 1 `S1524 1 . 1 0 ]
"1401
[s S1547 . 1 `uc 1 . 1 0 :3:0 
`uc 1 WPUE3 1 0 :1:3 
]
[u S1550 . 1 `S1547 1 . 1 0 ]
"1437
[s S1572 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[u S1581 . 1 `S1572 1 . 1 0 ]
"1465
[s S1604 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S1610 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S1615 . 1 `S1604 1 . 1 0 `S1610 1 . 1 0 ]
"1495
[s S1640 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[u S1649 . 1 `S1640 1 . 1 0 ]
"1522
[s S1671 . 1 `uc 1 DHEN 1 0 :1:0 
`uc 1 AHEN 1 0 :1:1 
`uc 1 SBCDE 1 0 :1:2 
`uc 1 SDAHT 1 0 :1:3 
`uc 1 BOEN 1 0 :1:4 
`uc 1 SCIE 1 0 :1:5 
`uc 1 PCIE 1 0 :1:6 
`uc 1 ACKTIM 1 0 :1:7 
]
[u S1680 . 1 `S1671 1 . 1 0 ]
"1559
[s S1701 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S1705 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S1714 . 1 `S1701 1 . 1 0 `S1705 1 . 1 0 ]
"1596
[s S1740 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S1744 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S1753 . 1 `S1740 1 . 1 0 `S1744 1 . 1 0 ]
"1633
[s S1779 . 1 `uc 1 IOCBP0 1 0 :1:0 
`uc 1 IOCBP1 1 0 :1:1 
`uc 1 IOCBP2 1 0 :1:2 
`uc 1 IOCBP3 1 0 :1:3 
`uc 1 IOCBP4 1 0 :1:4 
`uc 1 IOCBP5 1 0 :1:5 
`uc 1 IOCBP6 1 0 :1:6 
`uc 1 IOCBP7 1 0 :1:7 
]
[u S1788 . 1 `S1779 1 . 1 0 ]
"1660
[s S1809 . 1 `uc 1 IOCBN0 1 0 :1:0 
`uc 1 IOCBN1 1 0 :1:1 
`uc 1 IOCBN2 1 0 :1:2 
`uc 1 IOCBN3 1 0 :1:3 
`uc 1 IOCBN4 1 0 :1:4 
`uc 1 IOCBN5 1 0 :1:5 
`uc 1 IOCBN6 1 0 :1:6 
`uc 1 IOCBN7 1 0 :1:7 
]
[u S1818 . 1 `S1809 1 . 1 0 ]
"1687
[s S1839 . 1 `uc 1 IOCBF0 1 0 :1:0 
`uc 1 IOCBF1 1 0 :1:1 
`uc 1 IOCBF2 1 0 :1:2 
`uc 1 IOCBF3 1 0 :1:3 
`uc 1 IOCBF4 1 0 :1:4 
`uc 1 IOCBF5 1 0 :1:5 
`uc 1 IOCBF6 1 0 :1:6 
`uc 1 IOCBF7 1 0 :1:7 
]
[u S1848 . 1 `S1839 1 . 1 0 ]
"1713
[s S1864 . 1 `uc 1 C_SHAD 1 0 :1:0 
`uc 1 DC_SHAD 1 0 :1:1 
`uc 1 Z_SHAD 1 0 :1:2 
]
[u S1868 . 1 `S1864 1 . 1 0 ]
"1729
[s S1877 . 1 `uc 1 BSR_SHAD 1 0 :5:0 
]
[u S1879 . 1 `S1877 1 . 1 0 ]
"1740
[s S1885 . 1 `uc 1 PCLATH_SHAD 1 0 :7:0 
]
[u S1887 . 1 `S1885 1 . 1 0 ]
"1768
[s S1897 . 1 `uc 1 STKPTR 1 0 :5:0 
]
[u S1899 . 1 `S1897 1 . 1 0 ]
"1785
[s S1906 . 1 `uc 1 TOSH 1 0 :7:0 
]
[u S1908 . 1 `S1906 1 . 1 0 ]
"1792
[s S1913 Timer0 7 `uc 1 Timeout 1 0 :1:0 
`ui 1 Count 2 1 `ui 1 DimmerCount 2 3 `ui 1 DimmerCountValue 2 5 ]
"220 G:\Program\PIC\Header_File\../Header_File/MCU_16F1516_A.h
[s S1924 FlashMemory 37 `[32]uc 1 Data 32 0 `uc 1 ReadDataH 1 32 `uc 1 ReadDataL 1 33 `uc 1 Modify 1 34 :1:0 
`uc 1 GO 1 34 :1:1 
`ui 1 Time 2 35 ]
"44 G:\Program\PIC\Source_File\OverLoad_A.c
[s S1951 Product 26 `[26]uc 1 Data 26 0 ]
"54 G:\Program\PIC\6.Swtich_2KEY_TRIAC\Relese\../Release/Switch_2Key_Triac.h
[s S1955 TMain 12 `uc 1 PowerON 1 0 :1:0 
`uc 1 T0_Timerout 1 0 :1:1 
`uc 1 T1_Timerout 1 0 :1:2 
`uc 1 Flag 1 0 :1:3 
`uc 1 GO 1 0 :1:4 
`ui 1 PowerCount 2 1 `ui 1 Count 2 3 `ui 1 Count1 2 5 `ui 1 Count2 2 7 `ui 1 Count3 2 9 `uc 1 IOC_Count 1 11 ]
"83
[s S1969 Switch 9 `uc 1 Enable 1 0 :1:0 
`uc 1 Debounce 1 0 :1:1 
`uc 1 Hold1 1 0 :1:2 
`uc 1 Hold2 1 0 :1:3 
`uc 1 Hold3 1 0 :1:4 
`uc 1 DebounceTime 1 1 `ui 1 Hold1Time 2 2 `ui 1 Hold2Time 2 4 `ui 1 Hold3Time 2 6 `uc 1 Status 1 8 :1:0 
`uc 1 Flag 1 8 :1:1 
]
"91 G:\Program\PIC\Header_File\../Header_File/Switch_A1.h
[s S1987 Buzzer 9 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 PowerON 1 0 :1:2 
`uc 1 BufferStatus 1 0 :1:3 
`ui 1 Time 2 1 `uc 1 Count 1 3 `uc 1 CountBuffer 1 4 `ui 1 TimeValue 2 5 `ui 1 TimeValueBuffer 2 7 ]
"39 G:\Program\PIC\Header_File\../Header_File/Buzzer_A1.h
[s S1999 LED 4 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`ui 1 Time 2 1 `uc 1 Number 1 3 ]
"292 G:\Program\PIC\Header_File\../Header_File/CC2500_A1.h
[s S2033 RF 2 `uc 1 Enable 1 0 :1:0 
`uc 1 ReceiveGO 1 0 :1:1 
`uc 1 TransceiveGO 1 0 :1:2 
`uc 1 RxStatus 1 0 :1:3 
`uc 1 TxStatus 1 0 :1:4 
`uc 1 Debounce 1 0 :1:5 
`uc 1 Learn 1 0 :1:6 
`uc 1 DebounceTime 1 1 ]
"69 G:\Program\PIC\Header_File\../Header_File/RF_Control_A1.h
[s S2044 RFsw 1 `uc 1 Status 1 0 :1:0 
]
"98
[s S2052 DimmerLights 11 `uc 1 GO 1 0 :1:0 
`uc 1 Signal 1 0 :1:1 
`uc 1 AdjRF 1 0 :1:2 
`uc 1 AdjFlag 1 0 :1:3 
`uc 1 AdjStatus 1 0 :1:4 
`uc 1 Status 1 0 :1:5 
`uc 1 StatusFlag 1 0 :1:6 
`uc 1 Dimmable 1 0 :1:7 
`uc 1 OverLoad 1 1 :1:0 
`uc 1 DimmingTime 1 2 `uc 1 DimmingTimeValue 1 3 `uc 1 Count 1 4 `uc 1 DimmingValue 1 5 `uc 1 StartValue 1 6 `uc 1 StopValue 1 7 `uc 1 Flag 1 8 :1:0 
`uc 1 TriacTime 1 9 `uc 1 TempF 1 10 :1:0 
]
"111 G:\Program\PIC\Header_File\../Header_File/Dimmer_A1.h
[s S2077 Dimmer 2 `uc 1 LoadERROR 1 0 :1:0 
`uc 1 TempERROR 1 0 :1:1 
`uc 1 Load 1 1 ]
"147
[s S2083 DelayOff 5 `uc 1 GO 1 0 :1:0 
`uc 1 Value 1 1 `ui 1 SecondTime 2 2 `uc 1 MinuteTime 1 4 ]
"150 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\include\pic16f1516.h
[s S2103 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[u S2111 . 1 `S321 1 . 1 0 ]
"196
[s S2126 . 1 `uc 1 BSR 1 0 :5:0 
]
[s S2128 . 1 `uc 1 BSR0 1 0 :1:0 
`uc 1 BSR1 1 0 :1:1 
`uc 1 BSR2 1 0 :1:2 
`uc 1 BSR3 1 0 :1:3 
`uc 1 BSR4 1 0 :1:4 
]
[u S2134 . 1 `S352 1 . 1 0 `S354 1 . 1 0 ]
"217
[s S2140 . 1 `uc 1 PCLATH 1 0 :7:0 
]
[u S2142 . 1 `S374 1 . 1 0 ]
"239
[s S2156 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S2165 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 T0IE 1 0 :1:5 
]
[u S2170 . 1 `S392 1 . 1 0 `S401 1 . 1 0 ]
"271
[s S2183 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[u S2192 . 1 `S433 1 . 1 0 ]
"297
[s S2204 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S2213 . 1 `S463 1 . 1 0 ]
"323
[s S2225 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[u S2234 . 1 `S493 1 . 1 0 ]
"342
[s S2239 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 RE3 1 0 :1:3 
]
[u S2244 . 1 `S516 1 . 1 0 ]
"372
[s S2256 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S2265 . 1 `S538 1 . 1 0 ]
"393
[s S2272 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIF 1 0 :1:7 
]
[u S2281 . 1 `S563 1 . 1 0 ]
"434
[s S2296 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S2303 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[u S2309 . 1 `S596 1 . 1 0 `S603 1 . 1 0 ]
"465
[s S2322 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S2330 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
]
[u S2333 . 1 `S635 1 . 1 0 `S643 1 . 1 0 ]
"501
[s S2347 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S2351 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[u S2359 . 1 `S671 1 . 1 0 `S675 1 . 1 0 ]
"537
[s S2372 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S2381 . 1 `S708 1 . 1 0 ]
"564
[s S2393 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S2402 . 1 `S738 1 . 1 0 ]
"591
[s S2414 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[u S2423 . 1 `S768 1 . 1 0 ]
"630
[s S2436 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S2445 . 1 `S799 1 . 1 0 ]
"655
[s S2452 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIE 1 0 :1:7 
]
[u S2461 . 1 `S824 1 . 1 0 ]
"689
[s S2475 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 TMR0SE 1 0 :1:4 
`uc 1 TMR0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nWPUEN 1 0 :1:7 
]
[s S2482 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
]
[u S2489 . 1 `S856 1 . 1 0 `S863 1 . 1 0 ]
"727
[s S2501 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nRI 1 0 :1:2 
`uc 1 nRMCLR 1 0 :1:3 
`uc 1 nRWDT 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKOVF 1 0 :1:7 
]
[u S2510 . 1 `S896 1 . 1 0 ]
"753
[s S2520 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 WDTPS 1 0 :5:1 
]
[s S2523 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WDTPS0 1 0 :1:1 
`uc 1 WDTPS1 1 0 :1:2 
`uc 1 WDTPS2 1 0 :1:3 
`uc 1 WDTPS3 1 0 :1:4 
`uc 1 WDTPS4 1 0 :1:5 
]
[u S2530 . 1 `S924 1 . 1 0 `S927 1 . 1 0 ]
"780
[s S2541 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S2546 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF0 1 0 :1:3 
`uc 1 IRCF1 1 0 :1:4 
`uc 1 IRCF2 1 0 :1:5 
`uc 1 IRCF3 1 0 :1:6 
]
[u S2554 . 1 `S955 1 . 1 0 `S960 1 . 1 0 ]
"814
[s S2565 . 1 `uc 1 HFIOFS 1 0 :1:0 
`uc 1 LFIOFR 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 HFIOFR 1 0 :1:4 
`uc 1 OSTS 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 SOSCR 1 0 :1:7 
]
[s S2574 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1OSCR 1 0 :1:7 
]
[u S2577 . 1 `S992 1 . 1 0 `S1001 1 . 1 0 ]
"864
[s S2594 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :5:2 
`uc 1 . 1 0 :1:7 
]
[s S2599 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADGO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 CHS4 1 0 :1:6 
]
[s S2607 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[u S2610 . 1 `S1033 1 . 1 0 `S1038 1 . 1 0 `S1046 1 . 1 0 ]
"899
[s S2622 . 1 `uc 1 ADPREF 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ADCS 1 0 :3:4 
`uc 1 ADFM 1 0 :1:7 
]
[s S2628 . 1 `uc 1 ADPREF0 1 0 :1:0 
`uc 1 ADPREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS0 1 0 :1:4 
`uc 1 ADCS1 1 0 :1:5 
`uc 1 ADCS2 1 0 :1:6 
]
[u S2635 . 1 `S1077 1 . 1 0 `S1083 1 . 1 0 ]
"935
[s S2648 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
[u S2657 . 1 `S1116 1 . 1 0 ]
"961
[s S2669 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
[u S2678 . 1 `S1146 1 . 1 0 ]
"987
[s S2690 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 LATC3 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
[u S2699 . 1 `S1176 1 . 1 0 ]
"1011
[s S2706 . 1 `uc 1 BORRDY 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 BORFS 1 0 :1:6 
`uc 1 SBOREN 1 0 :1:7 
]
[u S2711 . 1 `S1201 1 . 1 0 ]
"1038
[s S2721 . 1 `uc 1 ADFVR 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 TSRNG 1 0 :1:4 
`uc 1 TSEN 1 0 :1:5 
`uc 1 FVRRDY 1 0 :1:6 
`uc 1 FVREN 1 0 :1:7 
]
[s S2728 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
]
[u S2731 . 1 `S1221 1 . 1 0 `S1228 1 . 1 0 ]
"1063
[s S2738 . 1 `uc 1 CCP2SEL 1 0 :1:0 
`uc 1 SSSEL 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[u S2746 . 1 `S1248 1 . 1 0 ]
"1090
[s S2755 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 ANSA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 ANSA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S2764 . 1 `uc 1 ANSELA 1 0 :6:0 
]
[u S2766 . 1 `S1273 1 . 1 0 `S1282 1 . 1 0 ]
"1117
[s S2777 . 1 `uc 1 ANSB0 1 0 :1:0 
`uc 1 ANSB1 1 0 :1:1 
`uc 1 ANSB2 1 0 :1:2 
`uc 1 ANSB3 1 0 :1:3 
`uc 1 ANSB4 1 0 :1:4 
`uc 1 ANSB5 1 0 :1:5 
`uc 1 . 1 0 :2:6 
]
[s S2785 . 1 `uc 1 ANSELB 1 0 :6:0 
]
[u S2787 . 1 `S1306 1 . 1 0 `S1314 1 . 1 0 ]
"1145
[s S2800 . 1 `uc 1 ANSC0 1 0 :1:0 
`uc 1 ANSC1 1 0 :1:1 
`uc 1 ANSC2 1 0 :1:2 
`uc 1 ANSC3 1 0 :1:3 
`uc 1 ANSC4 1 0 :1:4 
`uc 1 ANSC5 1 0 :1:5 
`uc 1 ANSC6 1 0 :1:6 
`uc 1 ANSC7 1 0 :1:7 
]
[u S2809 . 1 `S1339 1 . 1 0 ]
"1167
[s S2814 . 1 `uc 1 PMADRH 1 0 :7:0 
]
[u S2816 . 1 `S1362 1 . 1 0 ]
"1186
[s S2822 . 1 `uc 1 PMDATH 1 0 :6:0 
]
[u S2824 . 1 `S1372 1 . 1 0 ]
"1215
[s S2836 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 LWLO 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S2845 . 1 `S1388 1 . 1 0 ]
"1239
[s S2852 . 1 `uc 1 reserved 1 0 :1:0 
`uc 1 VREGPM 1 0 :1:1 
]
[u S2855 . 1 `S1413 1 . 1 0 ]
"1285
[s S2872 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[u S2881 . 1 `S1436 1 . 1 0 ]
"1320
[s S2893 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[u S2902 . 1 `S1466 1 . 1 0 ]
"1351
[s S2912 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[u S2921 . 1 `S1494 1 . 1 0 ]
"1382
[s S2933 . 1 `uc 1 WPUB0 1 0 :1:0 
`uc 1 WPUB1 1 0 :1:1 
`uc 1 WPUB2 1 0 :1:2 
`uc 1 WPUB3 1 0 :1:3 
`uc 1 WPUB4 1 0 :1:4 
`uc 1 WPUB5 1 0 :1:5 
`uc 1 WPUB6 1 0 :1:6 
`uc 1 WPUB7 1 0 :1:7 
]
[u S2942 . 1 `S1524 1 . 1 0 ]
"1401
[s S2947 . 1 `uc 1 . 1 0 :3:0 
`uc 1 WPUE3 1 0 :1:3 
]
[u S2950 . 1 `S1547 1 . 1 0 ]
"1437
[s S2969 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[u S2978 . 1 `S1572 1 . 1 0 ]
"1465
[s S2992 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S2998 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S3003 . 1 `S1604 1 . 1 0 `S1610 1 . 1 0 ]
"1495
[s S3017 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[u S3026 . 1 `S1640 1 . 1 0 ]
"1522
[s S3039 . 1 `uc 1 DHEN 1 0 :1:0 
`uc 1 AHEN 1 0 :1:1 
`uc 1 SBCDE 1 0 :1:2 
`uc 1 SDAHT 1 0 :1:3 
`uc 1 BOEN 1 0 :1:4 
`uc 1 SCIE 1 0 :1:5 
`uc 1 PCIE 1 0 :1:6 
`uc 1 ACKTIM 1 0 :1:7 
]
[u S3048 . 1 `S1671 1 . 1 0 ]
"1559
[s S3060 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S3064 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S3073 . 1 `S1701 1 . 1 0 `S1705 1 . 1 0 ]
"1596
[s S3086 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S3090 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S3099 . 1 `S1740 1 . 1 0 `S1744 1 . 1 0 ]
"1633
[s S3112 . 1 `uc 1 IOCBP0 1 0 :1:0 
`uc 1 IOCBP1 1 0 :1:1 
`uc 1 IOCBP2 1 0 :1:2 
`uc 1 IOCBP3 1 0 :1:3 
`uc 1 IOCBP4 1 0 :1:4 
`uc 1 IOCBP5 1 0 :1:5 
`uc 1 IOCBP6 1 0 :1:6 
`uc 1 IOCBP7 1 0 :1:7 
]
[u S3121 . 1 `S1779 1 . 1 0 ]
"1660
[s S3133 . 1 `uc 1 IOCBN0 1 0 :1:0 
`uc 1 IOCBN1 1 0 :1:1 
`uc 1 IOCBN2 1 0 :1:2 
`uc 1 IOCBN3 1 0 :1:3 
`uc 1 IOCBN4 1 0 :1:4 
`uc 1 IOCBN5 1 0 :1:5 
`uc 1 IOCBN6 1 0 :1:6 
`uc 1 IOCBN7 1 0 :1:7 
]
[u S3142 . 1 `S1809 1 . 1 0 ]
"1687
[s S3154 . 1 `uc 1 IOCBF0 1 0 :1:0 
`uc 1 IOCBF1 1 0 :1:1 
`uc 1 IOCBF2 1 0 :1:2 
`uc 1 IOCBF3 1 0 :1:3 
`uc 1 IOCBF4 1 0 :1:4 
`uc 1 IOCBF5 1 0 :1:5 
`uc 1 IOCBF6 1 0 :1:6 
`uc 1 IOCBF7 1 0 :1:7 
]
[u S3163 . 1 `S1839 1 . 1 0 ]
"1713
[s S3170 . 1 `uc 1 C_SHAD 1 0 :1:0 
`uc 1 DC_SHAD 1 0 :1:1 
`uc 1 Z_SHAD 1 0 :1:2 
]
[u S3174 . 1 `S1864 1 . 1 0 ]
"1729
[s S3179 . 1 `uc 1 BSR_SHAD 1 0 :5:0 
]
[u S3181 . 1 `S1877 1 . 1 0 ]
"1740
[s S3185 . 1 `uc 1 PCLATH_SHAD 1 0 :7:0 
]
[u S3187 . 1 `S1885 1 . 1 0 ]
"1768
[s S3195 . 1 `uc 1 STKPTR 1 0 :5:0 
]
[u S3197 . 1 `S1897 1 . 1 0 ]
"1785
[s S3202 . 1 `uc 1 TOSH 1 0 :7:0 
]
[u S3204 . 1 `S1906 1 . 1 0 ]
"1792
[s S3207 Timer0 7 `uc 1 Timeout 1 0 :1:0 
`ui 1 Count 2 1 `ui 1 DimmerCount 2 3 `ui 1 DimmerCountValue 2 5 ]
"220 G:\Program\PIC\Header_File\../Header_File/MCU_16F1516_A.h
[s S3214 FlashMemory 37 `[32]uc 1 Data 32 0 `uc 1 ReadDataH 1 32 `uc 1 ReadDataL 1 33 `uc 1 Modify 1 34 :1:0 
`uc 1 GO 1 34 :1:1 
`ui 1 Time 2 35 ]
"12 E:\MyBackup\20140709\Program\PIC\Source_File\MCU_16f1516_A.c
[v F1785 `(v  1 t 0 ]
"82
[s S3361 Product 26 `[26]uc 1 Data 26 0 ]
"54 G:\Program\PIC\6.Swtich_2KEY_TRIAC\Relese\../Release/Switch_2Key_Triac.h
[s S3365 TMain 12 `uc 1 PowerON 1 0 :1:0 
`uc 1 T0_Timerout 1 0 :1:1 
`uc 1 T1_Timerout 1 0 :1:2 
`uc 1 Flag 1 0 :1:3 
`uc 1 GO 1 0 :1:4 
`ui 1 PowerCount 2 1 `ui 1 Count 2 3 `ui 1 Count1 2 5 `ui 1 Count2 2 7 `ui 1 Count3 2 9 `uc 1 IOC_Count 1 11 ]
"83
[s S3379 Switch 9 `uc 1 Enable 1 0 :1:0 
`uc 1 Debounce 1 0 :1:1 
`uc 1 Hold1 1 0 :1:2 
`uc 1 Hold2 1 0 :1:3 
`uc 1 Hold3 1 0 :1:4 
`uc 1 DebounceTime 1 1 `ui 1 Hold1Time 2 2 `ui 1 Hold2Time 2 4 `ui 1 Hold3Time 2 6 `uc 1 Status 1 8 :1:0 
`uc 1 Flag 1 8 :1:1 
]
"91 G:\Program\PIC\Header_File\../Header_File/Switch_A1.h
[s S3397 Buzzer 9 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 PowerON 1 0 :1:2 
`uc 1 BufferStatus 1 0 :1:3 
`ui 1 Time 2 1 `uc 1 Count 1 3 `uc 1 CountBuffer 1 4 `ui 1 TimeValue 2 5 `ui 1 TimeValueBuffer 2 7 ]
"39 G:\Program\PIC\Header_File\../Header_File/Buzzer_A1.h
[s S3409 LED 4 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`ui 1 Time 2 1 `uc 1 Number 1 3 ]
"292 G:\Program\PIC\Header_File\../Header_File/CC2500_A1.h
[s S3443 RF 2 `uc 1 Enable 1 0 :1:0 
`uc 1 ReceiveGO 1 0 :1:1 
`uc 1 TransceiveGO 1 0 :1:2 
`uc 1 RxStatus 1 0 :1:3 
`uc 1 TxStatus 1 0 :1:4 
`uc 1 Debounce 1 0 :1:5 
`uc 1 Learn 1 0 :1:6 
`uc 1 DebounceTime 1 1 ]
"69 G:\Program\PIC\Header_File\../Header_File/RF_Control_A1.h
[s S3454 RFsw 1 `uc 1 Status 1 0 :1:0 
]
"98
[s S3462 DimmerLights 11 `uc 1 GO 1 0 :1:0 
`uc 1 Signal 1 0 :1:1 
`uc 1 AdjRF 1 0 :1:2 
`uc 1 AdjFlag 1 0 :1:3 
`uc 1 AdjStatus 1 0 :1:4 
`uc 1 Status 1 0 :1:5 
`uc 1 StatusFlag 1 0 :1:6 
`uc 1 Dimmable 1 0 :1:7 
`uc 1 OverLoad 1 1 :1:0 
`uc 1 DimmingTime 1 2 `uc 1 DimmingTimeValue 1 3 `uc 1 Count 1 4 `uc 1 DimmingValue 1 5 `uc 1 StartValue 1 6 `uc 1 StopValue 1 7 `uc 1 Flag 1 8 :1:0 
`uc 1 TriacTime 1 9 `uc 1 TempF 1 10 :1:0 
]
"111 G:\Program\PIC\Header_File\../Header_File/Dimmer_A1.h
[s S3487 Dimmer 2 `uc 1 LoadERROR 1 0 :1:0 
`uc 1 TempERROR 1 0 :1:1 
`uc 1 Load 1 1 ]
"147
[s S3493 DelayOff 5 `uc 1 GO 1 0 :1:0 
`uc 1 Value 1 1 `ui 1 SecondTime 2 2 `uc 1 MinuteTime 1 4 ]
"150 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\include\pic16f1516.h
[s S3513 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[u S3521 . 1 `S321 1 . 1 0 ]
"196
[s S3536 . 1 `uc 1 BSR 1 0 :5:0 
]
[s S3538 . 1 `uc 1 BSR0 1 0 :1:0 
`uc 1 BSR1 1 0 :1:1 
`uc 1 BSR2 1 0 :1:2 
`uc 1 BSR3 1 0 :1:3 
`uc 1 BSR4 1 0 :1:4 
]
[u S3544 . 1 `S352 1 . 1 0 `S354 1 . 1 0 ]
"217
[s S3550 . 1 `uc 1 PCLATH 1 0 :7:0 
]
[u S3552 . 1 `S374 1 . 1 0 ]
"239
[s S3566 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S3575 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 T0IE 1 0 :1:5 
]
[u S3580 . 1 `S392 1 . 1 0 `S401 1 . 1 0 ]
"271
[s S3593 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[u S3602 . 1 `S433 1 . 1 0 ]
"297
[s S3614 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S3623 . 1 `S463 1 . 1 0 ]
"323
[s S3635 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[u S3644 . 1 `S493 1 . 1 0 ]
"342
[s S3649 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 RE3 1 0 :1:3 
]
[u S3654 . 1 `S516 1 . 1 0 ]
"372
[s S3666 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S3675 . 1 `S538 1 . 1 0 ]
"393
[s S3682 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIF 1 0 :1:7 
]
[u S3691 . 1 `S563 1 . 1 0 ]
"434
[s S3706 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S3713 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[u S3719 . 1 `S596 1 . 1 0 `S603 1 . 1 0 ]
"465
[s S3732 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S3740 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
]
[u S3743 . 1 `S635 1 . 1 0 `S643 1 . 1 0 ]
"501
[s S3757 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S3761 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[u S3769 . 1 `S671 1 . 1 0 `S675 1 . 1 0 ]
"537
[s S3782 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S3791 . 1 `S708 1 . 1 0 ]
"564
[s S3803 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S3812 . 1 `S738 1 . 1 0 ]
"591
[s S3824 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[u S3833 . 1 `S768 1 . 1 0 ]
"630
[s S3846 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S3855 . 1 `S799 1 . 1 0 ]
"655
[s S3862 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIE 1 0 :1:7 
]
[u S3871 . 1 `S824 1 . 1 0 ]
"689
[s S3885 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 TMR0SE 1 0 :1:4 
`uc 1 TMR0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nWPUEN 1 0 :1:7 
]
[s S3892 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
]
[u S3899 . 1 `S856 1 . 1 0 `S863 1 . 1 0 ]
"727
[s S3911 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nRI 1 0 :1:2 
`uc 1 nRMCLR 1 0 :1:3 
`uc 1 nRWDT 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKOVF 1 0 :1:7 
]
[u S3920 . 1 `S896 1 . 1 0 ]
"753
[s S3930 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 WDTPS 1 0 :5:1 
]
[s S3933 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WDTPS0 1 0 :1:1 
`uc 1 WDTPS1 1 0 :1:2 
`uc 1 WDTPS2 1 0 :1:3 
`uc 1 WDTPS3 1 0 :1:4 
`uc 1 WDTPS4 1 0 :1:5 
]
[u S3940 . 1 `S924 1 . 1 0 `S927 1 . 1 0 ]
"780
[s S3951 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S3956 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF0 1 0 :1:3 
`uc 1 IRCF1 1 0 :1:4 
`uc 1 IRCF2 1 0 :1:5 
`uc 1 IRCF3 1 0 :1:6 
]
[u S3964 . 1 `S955 1 . 1 0 `S960 1 . 1 0 ]
"814
[s S3975 . 1 `uc 1 HFIOFS 1 0 :1:0 
`uc 1 LFIOFR 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 HFIOFR 1 0 :1:4 
`uc 1 OSTS 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 SOSCR 1 0 :1:7 
]
[s S3984 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1OSCR 1 0 :1:7 
]
[u S3987 . 1 `S992 1 . 1 0 `S1001 1 . 1 0 ]
"864
[s S4004 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :5:2 
`uc 1 . 1 0 :1:7 
]
[s S4009 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADGO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 CHS4 1 0 :1:6 
]
[s S4017 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[u S4020 . 1 `S1033 1 . 1 0 `S1038 1 . 1 0 `S1046 1 . 1 0 ]
"899
[s S4032 . 1 `uc 1 ADPREF 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ADCS 1 0 :3:4 
`uc 1 ADFM 1 0 :1:7 
]
[s S4038 . 1 `uc 1 ADPREF0 1 0 :1:0 
`uc 1 ADPREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS0 1 0 :1:4 
`uc 1 ADCS1 1 0 :1:5 
`uc 1 ADCS2 1 0 :1:6 
]
[u S4045 . 1 `S1077 1 . 1 0 `S1083 1 . 1 0 ]
"935
[s S4058 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
[u S4067 . 1 `S1116 1 . 1 0 ]
"961
[s S4079 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
[u S4088 . 1 `S1146 1 . 1 0 ]
"987
[s S4100 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 LATC3 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
[u S4109 . 1 `S1176 1 . 1 0 ]
"1011
[s S4116 . 1 `uc 1 BORRDY 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 BORFS 1 0 :1:6 
`uc 1 SBOREN 1 0 :1:7 
]
[u S4121 . 1 `S1201 1 . 1 0 ]
"1038
[s S4131 . 1 `uc 1 ADFVR 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 TSRNG 1 0 :1:4 
`uc 1 TSEN 1 0 :1:5 
`uc 1 FVRRDY 1 0 :1:6 
`uc 1 FVREN 1 0 :1:7 
]
[s S4138 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
]
[u S4141 . 1 `S1221 1 . 1 0 `S1228 1 . 1 0 ]
"1063
[s S4148 . 1 `uc 1 CCP2SEL 1 0 :1:0 
`uc 1 SSSEL 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[u S4156 . 1 `S1248 1 . 1 0 ]
"1090
[s S4165 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 ANSA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 ANSA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S4174 . 1 `uc 1 ANSELA 1 0 :6:0 
]
[u S4176 . 1 `S1273 1 . 1 0 `S1282 1 . 1 0 ]
"1117
[s S4187 . 1 `uc 1 ANSB0 1 0 :1:0 
`uc 1 ANSB1 1 0 :1:1 
`uc 1 ANSB2 1 0 :1:2 
`uc 1 ANSB3 1 0 :1:3 
`uc 1 ANSB4 1 0 :1:4 
`uc 1 ANSB5 1 0 :1:5 
`uc 1 . 1 0 :2:6 
]
[s S4195 . 1 `uc 1 ANSELB 1 0 :6:0 
]
[u S4197 . 1 `S1306 1 . 1 0 `S1314 1 . 1 0 ]
"1145
[s S4210 . 1 `uc 1 ANSC0 1 0 :1:0 
`uc 1 ANSC1 1 0 :1:1 
`uc 1 ANSC2 1 0 :1:2 
`uc 1 ANSC3 1 0 :1:3 
`uc 1 ANSC4 1 0 :1:4 
`uc 1 ANSC5 1 0 :1:5 
`uc 1 ANSC6 1 0 :1:6 
`uc 1 ANSC7 1 0 :1:7 
]
[u S4219 . 1 `S1339 1 . 1 0 ]
"1167
[s S4224 . 1 `uc 1 PMADRH 1 0 :7:0 
]
[u S4226 . 1 `S1362 1 . 1 0 ]
"1186
[s S4232 . 1 `uc 1 PMDATH 1 0 :6:0 
]
[u S4234 . 1 `S1372 1 . 1 0 ]
"1215
[s S4246 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 LWLO 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S4255 . 1 `S1388 1 . 1 0 ]
"1239
[s S4262 . 1 `uc 1 reserved 1 0 :1:0 
`uc 1 VREGPM 1 0 :1:1 
]
[u S4265 . 1 `S1413 1 . 1 0 ]
"1285
[s S4282 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[u S4291 . 1 `S1436 1 . 1 0 ]
"1320
[s S4303 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[u S4312 . 1 `S1466 1 . 1 0 ]
"1351
[s S4322 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[u S4331 . 1 `S1494 1 . 1 0 ]
"1382
[s S4343 . 1 `uc 1 WPUB0 1 0 :1:0 
`uc 1 WPUB1 1 0 :1:1 
`uc 1 WPUB2 1 0 :1:2 
`uc 1 WPUB3 1 0 :1:3 
`uc 1 WPUB4 1 0 :1:4 
`uc 1 WPUB5 1 0 :1:5 
`uc 1 WPUB6 1 0 :1:6 
`uc 1 WPUB7 1 0 :1:7 
]
[u S4352 . 1 `S1524 1 . 1 0 ]
"1401
[s S4357 . 1 `uc 1 . 1 0 :3:0 
`uc 1 WPUE3 1 0 :1:3 
]
[u S4360 . 1 `S1547 1 . 1 0 ]
"1437
[s S4379 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[u S4388 . 1 `S1572 1 . 1 0 ]
"1465
[s S4402 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S4408 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S4413 . 1 `S1604 1 . 1 0 `S1610 1 . 1 0 ]
"1495
[s S4427 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[u S4436 . 1 `S1640 1 . 1 0 ]
"1522
[s S4449 . 1 `uc 1 DHEN 1 0 :1:0 
`uc 1 AHEN 1 0 :1:1 
`uc 1 SBCDE 1 0 :1:2 
`uc 1 SDAHT 1 0 :1:3 
`uc 1 BOEN 1 0 :1:4 
`uc 1 SCIE 1 0 :1:5 
`uc 1 PCIE 1 0 :1:6 
`uc 1 ACKTIM 1 0 :1:7 
]
[u S4458 . 1 `S1671 1 . 1 0 ]
"1559
[s S4470 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S4474 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S4483 . 1 `S1701 1 . 1 0 `S1705 1 . 1 0 ]
"1596
[s S4496 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S4500 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S4509 . 1 `S1740 1 . 1 0 `S1744 1 . 1 0 ]
"1633
[s S4522 . 1 `uc 1 IOCBP0 1 0 :1:0 
`uc 1 IOCBP1 1 0 :1:1 
`uc 1 IOCBP2 1 0 :1:2 
`uc 1 IOCBP3 1 0 :1:3 
`uc 1 IOCBP4 1 0 :1:4 
`uc 1 IOCBP5 1 0 :1:5 
`uc 1 IOCBP6 1 0 :1:6 
`uc 1 IOCBP7 1 0 :1:7 
]
[u S4531 . 1 `S1779 1 . 1 0 ]
"1660
[s S4543 . 1 `uc 1 IOCBN0 1 0 :1:0 
`uc 1 IOCBN1 1 0 :1:1 
`uc 1 IOCBN2 1 0 :1:2 
`uc 1 IOCBN3 1 0 :1:3 
`uc 1 IOCBN4 1 0 :1:4 
`uc 1 IOCBN5 1 0 :1:5 
`uc 1 IOCBN6 1 0 :1:6 
`uc 1 IOCBN7 1 0 :1:7 
]
[u S4552 . 1 `S1809 1 . 1 0 ]
"1687
[s S4564 . 1 `uc 1 IOCBF0 1 0 :1:0 
`uc 1 IOCBF1 1 0 :1:1 
`uc 1 IOCBF2 1 0 :1:2 
`uc 1 IOCBF3 1 0 :1:3 
`uc 1 IOCBF4 1 0 :1:4 
`uc 1 IOCBF5 1 0 :1:5 
`uc 1 IOCBF6 1 0 :1:6 
`uc 1 IOCBF7 1 0 :1:7 
]
[u S4573 . 1 `S1839 1 . 1 0 ]
"1713
[s S4580 . 1 `uc 1 C_SHAD 1 0 :1:0 
`uc 1 DC_SHAD 1 0 :1:1 
`uc 1 Z_SHAD 1 0 :1:2 
]
[u S4584 . 1 `S1864 1 . 1 0 ]
"1729
[s S4589 . 1 `uc 1 BSR_SHAD 1 0 :5:0 
]
[u S4591 . 1 `S1877 1 . 1 0 ]
"1740
[s S4595 . 1 `uc 1 PCLATH_SHAD 1 0 :7:0 
]
[u S4597 . 1 `S1885 1 . 1 0 ]
"1768
[s S4605 . 1 `uc 1 STKPTR 1 0 :5:0 
]
[u S4607 . 1 `S1897 1 . 1 0 ]
"1785
[s S4612 . 1 `uc 1 TOSH 1 0 :7:0 
]
[u S4614 . 1 `S1906 1 . 1 0 ]
"1792
[s S4617 Timer0 7 `uc 1 Timeout 1 0 :1:0 
`ui 1 Count 2 1 `ui 1 DimmerCount 2 3 `ui 1 DimmerCountValue 2 5 ]
"220 G:\Program\PIC\Header_File\../Header_File/MCU_16F1516_A.h
[s S4624 FlashMemory 37 `[32]uc 1 Data 32 0 `uc 1 ReadDataH 1 32 `uc 1 ReadDataL 1 33 `uc 1 Modify 1 34 :1:0 
`uc 1 GO 1 34 :1:1 
`ui 1 Time 2 35 ]
"25 G:\Program\PIC\Source_File\Buzzer_A1.c
[s S4649 Product 26 `[26]uc 1 Data 26 0 ]
"54 G:\Program\PIC\6.Swtich_2KEY_TRIAC\Relese\../Release/Switch_2Key_Triac.h
[s S4653 TMain 12 `uc 1 PowerON 1 0 :1:0 
`uc 1 T0_Timerout 1 0 :1:1 
`uc 1 T1_Timerout 1 0 :1:2 
`uc 1 Flag 1 0 :1:3 
`uc 1 GO 1 0 :1:4 
`ui 1 PowerCount 2 1 `ui 1 Count 2 3 `ui 1 Count1 2 5 `ui 1 Count2 2 7 `ui 1 Count3 2 9 `uc 1 IOC_Count 1 11 ]
"83
[s S4667 Switch 9 `uc 1 Enable 1 0 :1:0 
`uc 1 Debounce 1 0 :1:1 
`uc 1 Hold1 1 0 :1:2 
`uc 1 Hold2 1 0 :1:3 
`uc 1 Hold3 1 0 :1:4 
`uc 1 DebounceTime 1 1 `ui 1 Hold1Time 2 2 `ui 1 Hold2Time 2 4 `ui 1 Hold3Time 2 6 `uc 1 Status 1 8 :1:0 
`uc 1 Flag 1 8 :1:1 
]
"91 G:\Program\PIC\Header_File\../Header_File/Switch_A1.h
[s S4685 Buzzer 9 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 PowerON 1 0 :1:2 
`uc 1 BufferStatus 1 0 :1:3 
`ui 1 Time 2 1 `uc 1 Count 1 3 `uc 1 CountBuffer 1 4 `ui 1 TimeValue 2 5 `ui 1 TimeValueBuffer 2 7 ]
"39 G:\Program\PIC\Header_File\../Header_File/Buzzer_A1.h
[s S4697 LED 4 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`ui 1 Time 2 1 `uc 1 Number 1 3 ]
"292 G:\Program\PIC\Header_File\../Header_File/CC2500_A1.h
[s S4731 RF 2 `uc 1 Enable 1 0 :1:0 
`uc 1 ReceiveGO 1 0 :1:1 
`uc 1 TransceiveGO 1 0 :1:2 
`uc 1 RxStatus 1 0 :1:3 
`uc 1 TxStatus 1 0 :1:4 
`uc 1 Debounce 1 0 :1:5 
`uc 1 Learn 1 0 :1:6 
`uc 1 DebounceTime 1 1 ]
"69 G:\Program\PIC\Header_File\../Header_File/RF_Control_A1.h
[s S4742 RFsw 1 `uc 1 Status 1 0 :1:0 
]
"98
[s S4750 DimmerLights 11 `uc 1 GO 1 0 :1:0 
`uc 1 Signal 1 0 :1:1 
`uc 1 AdjRF 1 0 :1:2 
`uc 1 AdjFlag 1 0 :1:3 
`uc 1 AdjStatus 1 0 :1:4 
`uc 1 Status 1 0 :1:5 
`uc 1 StatusFlag 1 0 :1:6 
`uc 1 Dimmable 1 0 :1:7 
`uc 1 OverLoad 1 1 :1:0 
`uc 1 DimmingTime 1 2 `uc 1 DimmingTimeValue 1 3 `uc 1 Count 1 4 `uc 1 DimmingValue 1 5 `uc 1 StartValue 1 6 `uc 1 StopValue 1 7 `uc 1 Flag 1 8 :1:0 
`uc 1 TriacTime 1 9 `uc 1 TempF 1 10 :1:0 
]
"111 G:\Program\PIC\Header_File\../Header_File/Dimmer_A1.h
[s S4775 Dimmer 2 `uc 1 LoadERROR 1 0 :1:0 
`uc 1 TempERROR 1 0 :1:1 
`uc 1 Load 1 1 ]
"147
[s S4781 DelayOff 5 `uc 1 GO 1 0 :1:0 
`uc 1 Value 1 1 `ui 1 SecondTime 2 2 `uc 1 MinuteTime 1 4 ]
"150 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\include\pic16f1516.h
[s S4801 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[u S4809 . 1 `S321 1 . 1 0 ]
"196
[s S4824 . 1 `uc 1 BSR 1 0 :5:0 
]
[s S4826 . 1 `uc 1 BSR0 1 0 :1:0 
`uc 1 BSR1 1 0 :1:1 
`uc 1 BSR2 1 0 :1:2 
`uc 1 BSR3 1 0 :1:3 
`uc 1 BSR4 1 0 :1:4 
]
[u S4832 . 1 `S352 1 . 1 0 `S354 1 . 1 0 ]
"217
[s S4838 . 1 `uc 1 PCLATH 1 0 :7:0 
]
[u S4840 . 1 `S374 1 . 1 0 ]
"239
[s S4854 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S4863 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 T0IE 1 0 :1:5 
]
[u S4868 . 1 `S392 1 . 1 0 `S401 1 . 1 0 ]
"271
[s S4881 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[u S4890 . 1 `S433 1 . 1 0 ]
"297
[s S4902 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S4911 . 1 `S463 1 . 1 0 ]
"323
[s S4923 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[u S4932 . 1 `S493 1 . 1 0 ]
"342
[s S4937 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 RE3 1 0 :1:3 
]
[u S4942 . 1 `S516 1 . 1 0 ]
"372
[s S4954 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S4963 . 1 `S538 1 . 1 0 ]
"393
[s S4970 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIF 1 0 :1:7 
]
[u S4979 . 1 `S563 1 . 1 0 ]
"434
[s S4994 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S5001 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[u S5007 . 1 `S596 1 . 1 0 `S603 1 . 1 0 ]
"465
[s S5020 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S5028 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
]
[u S5031 . 1 `S635 1 . 1 0 `S643 1 . 1 0 ]
"501
[s S5045 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S5049 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[u S5057 . 1 `S671 1 . 1 0 `S675 1 . 1 0 ]
"537
[s S5070 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S5079 . 1 `S708 1 . 1 0 ]
"564
[s S5091 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S5100 . 1 `S738 1 . 1 0 ]
"591
[s S5112 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[u S5121 . 1 `S768 1 . 1 0 ]
"630
[s S5134 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S5143 . 1 `S799 1 . 1 0 ]
"655
[s S5150 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIE 1 0 :1:7 
]
[u S5159 . 1 `S824 1 . 1 0 ]
"689
[s S5173 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 TMR0SE 1 0 :1:4 
`uc 1 TMR0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nWPUEN 1 0 :1:7 
]
[s S5180 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
]
[u S5187 . 1 `S856 1 . 1 0 `S863 1 . 1 0 ]
"727
[s S5199 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nRI 1 0 :1:2 
`uc 1 nRMCLR 1 0 :1:3 
`uc 1 nRWDT 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKOVF 1 0 :1:7 
]
[u S5208 . 1 `S896 1 . 1 0 ]
"753
[s S5218 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 WDTPS 1 0 :5:1 
]
[s S5221 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WDTPS0 1 0 :1:1 
`uc 1 WDTPS1 1 0 :1:2 
`uc 1 WDTPS2 1 0 :1:3 
`uc 1 WDTPS3 1 0 :1:4 
`uc 1 WDTPS4 1 0 :1:5 
]
[u S5228 . 1 `S924 1 . 1 0 `S927 1 . 1 0 ]
"780
[s S5239 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S5244 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF0 1 0 :1:3 
`uc 1 IRCF1 1 0 :1:4 
`uc 1 IRCF2 1 0 :1:5 
`uc 1 IRCF3 1 0 :1:6 
]
[u S5252 . 1 `S955 1 . 1 0 `S960 1 . 1 0 ]
"814
[s S5263 . 1 `uc 1 HFIOFS 1 0 :1:0 
`uc 1 LFIOFR 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 HFIOFR 1 0 :1:4 
`uc 1 OSTS 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 SOSCR 1 0 :1:7 
]
[s S5272 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1OSCR 1 0 :1:7 
]
[u S5275 . 1 `S992 1 . 1 0 `S1001 1 . 1 0 ]
"864
[s S5292 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :5:2 
`uc 1 . 1 0 :1:7 
]
[s S5297 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADGO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 CHS4 1 0 :1:6 
]
[s S5305 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[u S5308 . 1 `S1033 1 . 1 0 `S1038 1 . 1 0 `S1046 1 . 1 0 ]
"899
[s S5320 . 1 `uc 1 ADPREF 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ADCS 1 0 :3:4 
`uc 1 ADFM 1 0 :1:7 
]
[s S5326 . 1 `uc 1 ADPREF0 1 0 :1:0 
`uc 1 ADPREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS0 1 0 :1:4 
`uc 1 ADCS1 1 0 :1:5 
`uc 1 ADCS2 1 0 :1:6 
]
[u S5333 . 1 `S1077 1 . 1 0 `S1083 1 . 1 0 ]
"935
[s S5346 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
[u S5355 . 1 `S1116 1 . 1 0 ]
"961
[s S5367 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
[u S5376 . 1 `S1146 1 . 1 0 ]
"987
[s S5388 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 LATC3 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
[u S5397 . 1 `S1176 1 . 1 0 ]
"1011
[s S5404 . 1 `uc 1 BORRDY 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 BORFS 1 0 :1:6 
`uc 1 SBOREN 1 0 :1:7 
]
[u S5409 . 1 `S1201 1 . 1 0 ]
"1038
[s S5419 . 1 `uc 1 ADFVR 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 TSRNG 1 0 :1:4 
`uc 1 TSEN 1 0 :1:5 
`uc 1 FVRRDY 1 0 :1:6 
`uc 1 FVREN 1 0 :1:7 
]
[s S5426 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
]
[u S5429 . 1 `S1221 1 . 1 0 `S1228 1 . 1 0 ]
"1063
[s S5436 . 1 `uc 1 CCP2SEL 1 0 :1:0 
`uc 1 SSSEL 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[u S5444 . 1 `S1248 1 . 1 0 ]
"1090
[s S5453 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 ANSA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 ANSA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S5462 . 1 `uc 1 ANSELA 1 0 :6:0 
]
[u S5464 . 1 `S1273 1 . 1 0 `S1282 1 . 1 0 ]
"1117
[s S5475 . 1 `uc 1 ANSB0 1 0 :1:0 
`uc 1 ANSB1 1 0 :1:1 
`uc 1 ANSB2 1 0 :1:2 
`uc 1 ANSB3 1 0 :1:3 
`uc 1 ANSB4 1 0 :1:4 
`uc 1 ANSB5 1 0 :1:5 
`uc 1 . 1 0 :2:6 
]
[s S5483 . 1 `uc 1 ANSELB 1 0 :6:0 
]
[u S5485 . 1 `S1306 1 . 1 0 `S1314 1 . 1 0 ]
"1145
[s S5498 . 1 `uc 1 ANSC0 1 0 :1:0 
`uc 1 ANSC1 1 0 :1:1 
`uc 1 ANSC2 1 0 :1:2 
`uc 1 ANSC3 1 0 :1:3 
`uc 1 ANSC4 1 0 :1:4 
`uc 1 ANSC5 1 0 :1:5 
`uc 1 ANSC6 1 0 :1:6 
`uc 1 ANSC7 1 0 :1:7 
]
[u S5507 . 1 `S1339 1 . 1 0 ]
"1167
[s S5512 . 1 `uc 1 PMADRH 1 0 :7:0 
]
[u S5514 . 1 `S1362 1 . 1 0 ]
"1186
[s S5520 . 1 `uc 1 PMDATH 1 0 :6:0 
]
[u S5522 . 1 `S1372 1 . 1 0 ]
"1215
[s S5534 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 LWLO 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S5543 . 1 `S1388 1 . 1 0 ]
"1239
[s S5550 . 1 `uc 1 reserved 1 0 :1:0 
`uc 1 VREGPM 1 0 :1:1 
]
[u S5553 . 1 `S1413 1 . 1 0 ]
"1285
[s S5570 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[u S5579 . 1 `S1436 1 . 1 0 ]
"1320
[s S5591 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[u S5600 . 1 `S1466 1 . 1 0 ]
"1351
[s S5610 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[u S5619 . 1 `S1494 1 . 1 0 ]
"1382
[s S5631 . 1 `uc 1 WPUB0 1 0 :1:0 
`uc 1 WPUB1 1 0 :1:1 
`uc 1 WPUB2 1 0 :1:2 
`uc 1 WPUB3 1 0 :1:3 
`uc 1 WPUB4 1 0 :1:4 
`uc 1 WPUB5 1 0 :1:5 
`uc 1 WPUB6 1 0 :1:6 
`uc 1 WPUB7 1 0 :1:7 
]
[u S5640 . 1 `S1524 1 . 1 0 ]
"1401
[s S5645 . 1 `uc 1 . 1 0 :3:0 
`uc 1 WPUE3 1 0 :1:3 
]
[u S5648 . 1 `S1547 1 . 1 0 ]
"1437
[s S5667 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[u S5676 . 1 `S1572 1 . 1 0 ]
"1465
[s S5690 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S5696 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S5701 . 1 `S1604 1 . 1 0 `S1610 1 . 1 0 ]
"1495
[s S5715 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[u S5724 . 1 `S1640 1 . 1 0 ]
"1522
[s S5737 . 1 `uc 1 DHEN 1 0 :1:0 
`uc 1 AHEN 1 0 :1:1 
`uc 1 SBCDE 1 0 :1:2 
`uc 1 SDAHT 1 0 :1:3 
`uc 1 BOEN 1 0 :1:4 
`uc 1 SCIE 1 0 :1:5 
`uc 1 PCIE 1 0 :1:6 
`uc 1 ACKTIM 1 0 :1:7 
]
[u S5746 . 1 `S1671 1 . 1 0 ]
"1559
[s S5758 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S5762 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S5771 . 1 `S1701 1 . 1 0 `S1705 1 . 1 0 ]
"1596
[s S5784 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S5788 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S5797 . 1 `S1740 1 . 1 0 `S1744 1 . 1 0 ]
"1633
[s S5810 . 1 `uc 1 IOCBP0 1 0 :1:0 
`uc 1 IOCBP1 1 0 :1:1 
`uc 1 IOCBP2 1 0 :1:2 
`uc 1 IOCBP3 1 0 :1:3 
`uc 1 IOCBP4 1 0 :1:4 
`uc 1 IOCBP5 1 0 :1:5 
`uc 1 IOCBP6 1 0 :1:6 
`uc 1 IOCBP7 1 0 :1:7 
]
[u S5819 . 1 `S1779 1 . 1 0 ]
"1660
[s S5831 . 1 `uc 1 IOCBN0 1 0 :1:0 
`uc 1 IOCBN1 1 0 :1:1 
`uc 1 IOCBN2 1 0 :1:2 
`uc 1 IOCBN3 1 0 :1:3 
`uc 1 IOCBN4 1 0 :1:4 
`uc 1 IOCBN5 1 0 :1:5 
`uc 1 IOCBN6 1 0 :1:6 
`uc 1 IOCBN7 1 0 :1:7 
]
[u S5840 . 1 `S1809 1 . 1 0 ]
"1687
[s S5852 . 1 `uc 1 IOCBF0 1 0 :1:0 
`uc 1 IOCBF1 1 0 :1:1 
`uc 1 IOCBF2 1 0 :1:2 
`uc 1 IOCBF3 1 0 :1:3 
`uc 1 IOCBF4 1 0 :1:4 
`uc 1 IOCBF5 1 0 :1:5 
`uc 1 IOCBF6 1 0 :1:6 
`uc 1 IOCBF7 1 0 :1:7 
]
[u S5861 . 1 `S1839 1 . 1 0 ]
"1713
[s S5868 . 1 `uc 1 C_SHAD 1 0 :1:0 
`uc 1 DC_SHAD 1 0 :1:1 
`uc 1 Z_SHAD 1 0 :1:2 
]
[u S5872 . 1 `S1864 1 . 1 0 ]
"1729
[s S5877 . 1 `uc 1 BSR_SHAD 1 0 :5:0 
]
[u S5879 . 1 `S1877 1 . 1 0 ]
"1740
[s S5883 . 1 `uc 1 PCLATH_SHAD 1 0 :7:0 
]
[u S5885 . 1 `S1885 1 . 1 0 ]
"1768
[s S5893 . 1 `uc 1 STKPTR 1 0 :5:0 
]
[u S5895 . 1 `S1897 1 . 1 0 ]
"1785
[s S5900 . 1 `uc 1 TOSH 1 0 :7:0 
]
[u S5902 . 1 `S1906 1 . 1 0 ]
"1792
[s S5905 Timer0 7 `uc 1 Timeout 1 0 :1:0 
`ui 1 Count 2 1 `ui 1 DimmerCount 2 3 `ui 1 DimmerCountValue 2 5 ]
"220 G:\Program\PIC\Header_File\../Header_File/MCU_16F1516_A.h
[s S5912 FlashMemory 37 `[32]uc 1 Data 32 0 `uc 1 ReadDataH 1 32 `uc 1 ReadDataL 1 33 `uc 1 Modify 1 34 :1:0 
`uc 1 GO 1 34 :1:1 
`ui 1 Time 2 35 ]
"327 G:\Program\PIC\Source_File\CC2500_A1.c
[s S6012 Product 26 `[26]uc 1 Data 26 0 ]
"54 G:\Program\PIC\6.Swtich_2KEY_TRIAC\Relese\../Release/Switch_2Key_Triac.h
[s S6016 TMain 12 `uc 1 PowerON 1 0 :1:0 
`uc 1 T0_Timerout 1 0 :1:1 
`uc 1 T1_Timerout 1 0 :1:2 
`uc 1 Flag 1 0 :1:3 
`uc 1 GO 1 0 :1:4 
`ui 1 PowerCount 2 1 `ui 1 Count 2 3 `ui 1 Count1 2 5 `ui 1 Count2 2 7 `ui 1 Count3 2 9 `uc 1 IOC_Count 1 11 ]
"83
[s S6030 Switch 9 `uc 1 Enable 1 0 :1:0 
`uc 1 Debounce 1 0 :1:1 
`uc 1 Hold1 1 0 :1:2 
`uc 1 Hold2 1 0 :1:3 
`uc 1 Hold3 1 0 :1:4 
`uc 1 DebounceTime 1 1 `ui 1 Hold1Time 2 2 `ui 1 Hold2Time 2 4 `ui 1 Hold3Time 2 6 `uc 1 Status 1 8 :1:0 
`uc 1 Flag 1 8 :1:1 
]
"91 G:\Program\PIC\Header_File\../Header_File/Switch_A1.h
[s S6048 Buzzer 9 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 PowerON 1 0 :1:2 
`uc 1 BufferStatus 1 0 :1:3 
`ui 1 Time 2 1 `uc 1 Count 1 3 `uc 1 CountBuffer 1 4 `ui 1 TimeValue 2 5 `ui 1 TimeValueBuffer 2 7 ]
"39 G:\Program\PIC\Header_File\../Header_File/Buzzer_A1.h
[s S6060 LED 4 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`ui 1 Time 2 1 `uc 1 Number 1 3 ]
"292 G:\Program\PIC\Header_File\../Header_File/CC2500_A1.h
[s S6094 RF 2 `uc 1 Enable 1 0 :1:0 
`uc 1 ReceiveGO 1 0 :1:1 
`uc 1 TransceiveGO 1 0 :1:2 
`uc 1 RxStatus 1 0 :1:3 
`uc 1 TxStatus 1 0 :1:4 
`uc 1 Debounce 1 0 :1:5 
`uc 1 Learn 1 0 :1:6 
`uc 1 DebounceTime 1 1 ]
"69 G:\Program\PIC\Header_File\../Header_File/RF_Control_A1.h
[s S6105 RFsw 1 `uc 1 Status 1 0 :1:0 
]
"98
[s S6113 DimmerLights 11 `uc 1 GO 1 0 :1:0 
`uc 1 Signal 1 0 :1:1 
`uc 1 AdjRF 1 0 :1:2 
`uc 1 AdjFlag 1 0 :1:3 
`uc 1 AdjStatus 1 0 :1:4 
`uc 1 Status 1 0 :1:5 
`uc 1 StatusFlag 1 0 :1:6 
`uc 1 Dimmable 1 0 :1:7 
`uc 1 OverLoad 1 1 :1:0 
`uc 1 DimmingTime 1 2 `uc 1 DimmingTimeValue 1 3 `uc 1 Count 1 4 `uc 1 DimmingValue 1 5 `uc 1 StartValue 1 6 `uc 1 StopValue 1 7 `uc 1 Flag 1 8 :1:0 
`uc 1 TriacTime 1 9 `uc 1 TempF 1 10 :1:0 
]
"111 G:\Program\PIC\Header_File\../Header_File/Dimmer_A1.h
[s S6138 Dimmer 2 `uc 1 LoadERROR 1 0 :1:0 
`uc 1 TempERROR 1 0 :1:1 
`uc 1 Load 1 1 ]
"147
[s S6144 DelayOff 5 `uc 1 GO 1 0 :1:0 
`uc 1 Value 1 1 `ui 1 SecondTime 2 2 `uc 1 MinuteTime 1 4 ]
"150 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\include\pic16f1516.h
[s S6164 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[u S6172 . 1 `S321 1 . 1 0 ]
"196
[s S6187 . 1 `uc 1 BSR 1 0 :5:0 
]
[s S6189 . 1 `uc 1 BSR0 1 0 :1:0 
`uc 1 BSR1 1 0 :1:1 
`uc 1 BSR2 1 0 :1:2 
`uc 1 BSR3 1 0 :1:3 
`uc 1 BSR4 1 0 :1:4 
]
[u S6195 . 1 `S352 1 . 1 0 `S354 1 . 1 0 ]
"217
[s S6201 . 1 `uc 1 PCLATH 1 0 :7:0 
]
[u S6203 . 1 `S374 1 . 1 0 ]
"239
[s S6217 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S6226 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 T0IE 1 0 :1:5 
]
[u S6231 . 1 `S392 1 . 1 0 `S401 1 . 1 0 ]
"271
[s S6244 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[u S6253 . 1 `S433 1 . 1 0 ]
"297
[s S6265 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S6274 . 1 `S463 1 . 1 0 ]
"323
[s S6286 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[u S6295 . 1 `S493 1 . 1 0 ]
"342
[s S6300 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 RE3 1 0 :1:3 
]
[u S6305 . 1 `S516 1 . 1 0 ]
"372
[s S6317 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S6326 . 1 `S538 1 . 1 0 ]
"393
[s S6333 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIF 1 0 :1:7 
]
[u S6342 . 1 `S563 1 . 1 0 ]
"434
[s S6357 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S6364 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[u S6370 . 1 `S596 1 . 1 0 `S603 1 . 1 0 ]
"465
[s S6383 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S6391 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
]
[u S6394 . 1 `S635 1 . 1 0 `S643 1 . 1 0 ]
"501
[s S6408 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S6412 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[u S6420 . 1 `S671 1 . 1 0 `S675 1 . 1 0 ]
"537
[s S6433 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S6442 . 1 `S708 1 . 1 0 ]
"564
[s S6454 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S6463 . 1 `S738 1 . 1 0 ]
"591
[s S6475 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[u S6484 . 1 `S768 1 . 1 0 ]
"630
[s S6497 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S6506 . 1 `S799 1 . 1 0 ]
"655
[s S6513 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIE 1 0 :1:7 
]
[u S6522 . 1 `S824 1 . 1 0 ]
"689
[s S6536 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 TMR0SE 1 0 :1:4 
`uc 1 TMR0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nWPUEN 1 0 :1:7 
]
[s S6543 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
]
[u S6550 . 1 `S856 1 . 1 0 `S863 1 . 1 0 ]
"727
[s S6562 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nRI 1 0 :1:2 
`uc 1 nRMCLR 1 0 :1:3 
`uc 1 nRWDT 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKOVF 1 0 :1:7 
]
[u S6571 . 1 `S896 1 . 1 0 ]
"753
[s S6581 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 WDTPS 1 0 :5:1 
]
[s S6584 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WDTPS0 1 0 :1:1 
`uc 1 WDTPS1 1 0 :1:2 
`uc 1 WDTPS2 1 0 :1:3 
`uc 1 WDTPS3 1 0 :1:4 
`uc 1 WDTPS4 1 0 :1:5 
]
[u S6591 . 1 `S924 1 . 1 0 `S927 1 . 1 0 ]
"780
[s S6602 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S6607 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF0 1 0 :1:3 
`uc 1 IRCF1 1 0 :1:4 
`uc 1 IRCF2 1 0 :1:5 
`uc 1 IRCF3 1 0 :1:6 
]
[u S6615 . 1 `S955 1 . 1 0 `S960 1 . 1 0 ]
"814
[s S6626 . 1 `uc 1 HFIOFS 1 0 :1:0 
`uc 1 LFIOFR 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 HFIOFR 1 0 :1:4 
`uc 1 OSTS 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 SOSCR 1 0 :1:7 
]
[s S6635 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1OSCR 1 0 :1:7 
]
[u S6638 . 1 `S992 1 . 1 0 `S1001 1 . 1 0 ]
"864
[s S6655 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :5:2 
`uc 1 . 1 0 :1:7 
]
[s S6660 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADGO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 CHS4 1 0 :1:6 
]
[s S6668 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[u S6671 . 1 `S1033 1 . 1 0 `S1038 1 . 1 0 `S1046 1 . 1 0 ]
"899
[s S6683 . 1 `uc 1 ADPREF 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ADCS 1 0 :3:4 
`uc 1 ADFM 1 0 :1:7 
]
[s S6689 . 1 `uc 1 ADPREF0 1 0 :1:0 
`uc 1 ADPREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS0 1 0 :1:4 
`uc 1 ADCS1 1 0 :1:5 
`uc 1 ADCS2 1 0 :1:6 
]
[u S6696 . 1 `S1077 1 . 1 0 `S1083 1 . 1 0 ]
"935
[s S6709 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
[u S6718 . 1 `S1116 1 . 1 0 ]
"961
[s S6730 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
[u S6739 . 1 `S1146 1 . 1 0 ]
"987
[s S6751 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 LATC3 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
[u S6760 . 1 `S1176 1 . 1 0 ]
"1011
[s S6767 . 1 `uc 1 BORRDY 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 BORFS 1 0 :1:6 
`uc 1 SBOREN 1 0 :1:7 
]
[u S6772 . 1 `S1201 1 . 1 0 ]
"1038
[s S6782 . 1 `uc 1 ADFVR 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 TSRNG 1 0 :1:4 
`uc 1 TSEN 1 0 :1:5 
`uc 1 FVRRDY 1 0 :1:6 
`uc 1 FVREN 1 0 :1:7 
]
[s S6789 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
]
[u S6792 . 1 `S1221 1 . 1 0 `S1228 1 . 1 0 ]
"1063
[s S6799 . 1 `uc 1 CCP2SEL 1 0 :1:0 
`uc 1 SSSEL 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[u S6807 . 1 `S1248 1 . 1 0 ]
"1090
[s S6816 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 ANSA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 ANSA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S6825 . 1 `uc 1 ANSELA 1 0 :6:0 
]
[u S6827 . 1 `S1273 1 . 1 0 `S1282 1 . 1 0 ]
"1117
[s S6838 . 1 `uc 1 ANSB0 1 0 :1:0 
`uc 1 ANSB1 1 0 :1:1 
`uc 1 ANSB2 1 0 :1:2 
`uc 1 ANSB3 1 0 :1:3 
`uc 1 ANSB4 1 0 :1:4 
`uc 1 ANSB5 1 0 :1:5 
`uc 1 . 1 0 :2:6 
]
[s S6846 . 1 `uc 1 ANSELB 1 0 :6:0 
]
[u S6848 . 1 `S1306 1 . 1 0 `S1314 1 . 1 0 ]
"1145
[s S6861 . 1 `uc 1 ANSC0 1 0 :1:0 
`uc 1 ANSC1 1 0 :1:1 
`uc 1 ANSC2 1 0 :1:2 
`uc 1 ANSC3 1 0 :1:3 
`uc 1 ANSC4 1 0 :1:4 
`uc 1 ANSC5 1 0 :1:5 
`uc 1 ANSC6 1 0 :1:6 
`uc 1 ANSC7 1 0 :1:7 
]
[u S6870 . 1 `S1339 1 . 1 0 ]
"1167
[s S6875 . 1 `uc 1 PMADRH 1 0 :7:0 
]
[u S6877 . 1 `S1362 1 . 1 0 ]
"1186
[s S6883 . 1 `uc 1 PMDATH 1 0 :6:0 
]
[u S6885 . 1 `S1372 1 . 1 0 ]
"1215
[s S6897 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 LWLO 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S6906 . 1 `S1388 1 . 1 0 ]
"1239
[s S6913 . 1 `uc 1 reserved 1 0 :1:0 
`uc 1 VREGPM 1 0 :1:1 
]
[u S6916 . 1 `S1413 1 . 1 0 ]
"1285
[s S6933 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[u S6942 . 1 `S1436 1 . 1 0 ]
"1320
[s S6954 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[u S6963 . 1 `S1466 1 . 1 0 ]
"1351
[s S6973 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[u S6982 . 1 `S1494 1 . 1 0 ]
"1382
[s S6994 . 1 `uc 1 WPUB0 1 0 :1:0 
`uc 1 WPUB1 1 0 :1:1 
`uc 1 WPUB2 1 0 :1:2 
`uc 1 WPUB3 1 0 :1:3 
`uc 1 WPUB4 1 0 :1:4 
`uc 1 WPUB5 1 0 :1:5 
`uc 1 WPUB6 1 0 :1:6 
`uc 1 WPUB7 1 0 :1:7 
]
[u S7003 . 1 `S1524 1 . 1 0 ]
"1401
[s S7008 . 1 `uc 1 . 1 0 :3:0 
`uc 1 WPUE3 1 0 :1:3 
]
[u S7011 . 1 `S1547 1 . 1 0 ]
"1437
[s S7030 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[u S7039 . 1 `S1572 1 . 1 0 ]
"1465
[s S7053 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S7059 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S7064 . 1 `S1604 1 . 1 0 `S1610 1 . 1 0 ]
"1495
[s S7078 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[u S7087 . 1 `S1640 1 . 1 0 ]
"1522
[s S7100 . 1 `uc 1 DHEN 1 0 :1:0 
`uc 1 AHEN 1 0 :1:1 
`uc 1 SBCDE 1 0 :1:2 
`uc 1 SDAHT 1 0 :1:3 
`uc 1 BOEN 1 0 :1:4 
`uc 1 SCIE 1 0 :1:5 
`uc 1 PCIE 1 0 :1:6 
`uc 1 ACKTIM 1 0 :1:7 
]
[u S7109 . 1 `S1671 1 . 1 0 ]
"1559
[s S7121 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S7125 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S7134 . 1 `S1701 1 . 1 0 `S1705 1 . 1 0 ]
"1596
[s S7147 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S7151 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S7160 . 1 `S1740 1 . 1 0 `S1744 1 . 1 0 ]
"1633
[s S7173 . 1 `uc 1 IOCBP0 1 0 :1:0 
`uc 1 IOCBP1 1 0 :1:1 
`uc 1 IOCBP2 1 0 :1:2 
`uc 1 IOCBP3 1 0 :1:3 
`uc 1 IOCBP4 1 0 :1:4 
`uc 1 IOCBP5 1 0 :1:5 
`uc 1 IOCBP6 1 0 :1:6 
`uc 1 IOCBP7 1 0 :1:7 
]
[u S7182 . 1 `S1779 1 . 1 0 ]
"1660
[s S7194 . 1 `uc 1 IOCBN0 1 0 :1:0 
`uc 1 IOCBN1 1 0 :1:1 
`uc 1 IOCBN2 1 0 :1:2 
`uc 1 IOCBN3 1 0 :1:3 
`uc 1 IOCBN4 1 0 :1:4 
`uc 1 IOCBN5 1 0 :1:5 
`uc 1 IOCBN6 1 0 :1:6 
`uc 1 IOCBN7 1 0 :1:7 
]
[u S7203 . 1 `S1809 1 . 1 0 ]
"1687
[s S7215 . 1 `uc 1 IOCBF0 1 0 :1:0 
`uc 1 IOCBF1 1 0 :1:1 
`uc 1 IOCBF2 1 0 :1:2 
`uc 1 IOCBF3 1 0 :1:3 
`uc 1 IOCBF4 1 0 :1:4 
`uc 1 IOCBF5 1 0 :1:5 
`uc 1 IOCBF6 1 0 :1:6 
`uc 1 IOCBF7 1 0 :1:7 
]
[u S7224 . 1 `S1839 1 . 1 0 ]
"1713
[s S7231 . 1 `uc 1 C_SHAD 1 0 :1:0 
`uc 1 DC_SHAD 1 0 :1:1 
`uc 1 Z_SHAD 1 0 :1:2 
]
[u S7235 . 1 `S1864 1 . 1 0 ]
"1729
[s S7240 . 1 `uc 1 BSR_SHAD 1 0 :5:0 
]
[u S7242 . 1 `S1877 1 . 1 0 ]
"1740
[s S7246 . 1 `uc 1 PCLATH_SHAD 1 0 :7:0 
]
[u S7248 . 1 `S1885 1 . 1 0 ]
"1768
[s S7256 . 1 `uc 1 STKPTR 1 0 :5:0 
]
[u S7258 . 1 `S1897 1 . 1 0 ]
"1785
[s S7263 . 1 `uc 1 TOSH 1 0 :7:0 
]
[u S7265 . 1 `S1906 1 . 1 0 ]
"1792
[s S7268 Timer0 7 `uc 1 Timeout 1 0 :1:0 
`ui 1 Count 2 1 `ui 1 DimmerCount 2 3 `ui 1 DimmerCountValue 2 5 ]
"220 G:\Program\PIC\Header_File\../Header_File/MCU_16F1516_A.h
[s S7275 FlashMemory 37 `[32]uc 1 Data 32 0 `uc 1 ReadDataH 1 32 `uc 1 ReadDataL 1 33 `uc 1 Modify 1 34 :1:0 
`uc 1 GO 1 34 :1:1 
`ui 1 Time 2 35 ]
"52 G:\Program\PIC\Source_File\RF_Control_A1.c
[s S7391 Product 26 `[26]uc 1 Data 26 0 ]
"54 G:\Program\PIC\6.Swtich_2KEY_TRIAC\Relese\../Release/Switch_2Key_Triac.h
[s S7395 TMain 12 `uc 1 PowerON 1 0 :1:0 
`uc 1 T0_Timerout 1 0 :1:1 
`uc 1 T1_Timerout 1 0 :1:2 
`uc 1 Flag 1 0 :1:3 
`uc 1 GO 1 0 :1:4 
`ui 1 PowerCount 2 1 `ui 1 Count 2 3 `ui 1 Count1 2 5 `ui 1 Count2 2 7 `ui 1 Count3 2 9 `uc 1 IOC_Count 1 11 ]
"83
[s S7409 Switch 9 `uc 1 Enable 1 0 :1:0 
`uc 1 Debounce 1 0 :1:1 
`uc 1 Hold1 1 0 :1:2 
`uc 1 Hold2 1 0 :1:3 
`uc 1 Hold3 1 0 :1:4 
`uc 1 DebounceTime 1 1 `ui 1 Hold1Time 2 2 `ui 1 Hold2Time 2 4 `ui 1 Hold3Time 2 6 `uc 1 Status 1 8 :1:0 
`uc 1 Flag 1 8 :1:1 
]
"91 G:\Program\PIC\Header_File\../Header_File/Switch_A1.h
[s S7427 Buzzer 9 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 PowerON 1 0 :1:2 
`uc 1 BufferStatus 1 0 :1:3 
`ui 1 Time 2 1 `uc 1 Count 1 3 `uc 1 CountBuffer 1 4 `ui 1 TimeValue 2 5 `ui 1 TimeValueBuffer 2 7 ]
"39 G:\Program\PIC\Header_File\../Header_File/Buzzer_A1.h
[s S7439 LED 4 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`ui 1 Time 2 1 `uc 1 Number 1 3 ]
"292 G:\Program\PIC\Header_File\../Header_File/CC2500_A1.h
[s S7473 RF 2 `uc 1 Enable 1 0 :1:0 
`uc 1 ReceiveGO 1 0 :1:1 
`uc 1 TransceiveGO 1 0 :1:2 
`uc 1 RxStatus 1 0 :1:3 
`uc 1 TxStatus 1 0 :1:4 
`uc 1 Debounce 1 0 :1:5 
`uc 1 Learn 1 0 :1:6 
`uc 1 DebounceTime 1 1 ]
"69 G:\Program\PIC\Header_File\../Header_File/RF_Control_A1.h
[s S7484 RFsw 1 `uc 1 Status 1 0 :1:0 
]
"98
[s S7492 DimmerLights 11 `uc 1 GO 1 0 :1:0 
`uc 1 Signal 1 0 :1:1 
`uc 1 AdjRF 1 0 :1:2 
`uc 1 AdjFlag 1 0 :1:3 
`uc 1 AdjStatus 1 0 :1:4 
`uc 1 Status 1 0 :1:5 
`uc 1 StatusFlag 1 0 :1:6 
`uc 1 Dimmable 1 0 :1:7 
`uc 1 OverLoad 1 1 :1:0 
`uc 1 DimmingTime 1 2 `uc 1 DimmingTimeValue 1 3 `uc 1 Count 1 4 `uc 1 DimmingValue 1 5 `uc 1 StartValue 1 6 `uc 1 StopValue 1 7 `uc 1 Flag 1 8 :1:0 
`uc 1 TriacTime 1 9 `uc 1 TempF 1 10 :1:0 
]
"111 G:\Program\PIC\Header_File\../Header_File/Dimmer_A1.h
[s S7517 Dimmer 2 `uc 1 LoadERROR 1 0 :1:0 
`uc 1 TempERROR 1 0 :1:1 
`uc 1 Load 1 1 ]
"147
[s S7523 DelayOff 5 `uc 1 GO 1 0 :1:0 
`uc 1 Value 1 1 `ui 1 SecondTime 2 2 `uc 1 MinuteTime 1 4 ]
"150 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\include\pic16f1516.h
[s S7543 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[u S7551 . 1 `S321 1 . 1 0 ]
"196
[s S7566 . 1 `uc 1 BSR 1 0 :5:0 
]
[s S7568 . 1 `uc 1 BSR0 1 0 :1:0 
`uc 1 BSR1 1 0 :1:1 
`uc 1 BSR2 1 0 :1:2 
`uc 1 BSR3 1 0 :1:3 
`uc 1 BSR4 1 0 :1:4 
]
[u S7574 . 1 `S352 1 . 1 0 `S354 1 . 1 0 ]
"217
[s S7580 . 1 `uc 1 PCLATH 1 0 :7:0 
]
[u S7582 . 1 `S374 1 . 1 0 ]
"239
[s S7596 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S7605 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 T0IE 1 0 :1:5 
]
[u S7610 . 1 `S392 1 . 1 0 `S401 1 . 1 0 ]
"271
[s S7623 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[u S7632 . 1 `S433 1 . 1 0 ]
"297
[s S7644 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S7653 . 1 `S463 1 . 1 0 ]
"323
[s S7665 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[u S7674 . 1 `S493 1 . 1 0 ]
"342
[s S7679 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 RE3 1 0 :1:3 
]
[u S7684 . 1 `S516 1 . 1 0 ]
"372
[s S7696 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S7705 . 1 `S538 1 . 1 0 ]
"393
[s S7712 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIF 1 0 :1:7 
]
[u S7721 . 1 `S563 1 . 1 0 ]
"434
[s S7736 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S7743 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[u S7749 . 1 `S596 1 . 1 0 `S603 1 . 1 0 ]
"465
[s S7762 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S7770 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
]
[u S7773 . 1 `S635 1 . 1 0 `S643 1 . 1 0 ]
"501
[s S7787 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S7791 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[u S7799 . 1 `S671 1 . 1 0 `S675 1 . 1 0 ]
"537
[s S7812 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S7821 . 1 `S708 1 . 1 0 ]
"564
[s S7833 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S7842 . 1 `S738 1 . 1 0 ]
"591
[s S7854 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[u S7863 . 1 `S768 1 . 1 0 ]
"630
[s S7876 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S7885 . 1 `S799 1 . 1 0 ]
"655
[s S7892 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIE 1 0 :1:7 
]
[u S7901 . 1 `S824 1 . 1 0 ]
"689
[s S7915 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 TMR0SE 1 0 :1:4 
`uc 1 TMR0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nWPUEN 1 0 :1:7 
]
[s S7922 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
]
[u S7929 . 1 `S856 1 . 1 0 `S863 1 . 1 0 ]
"727
[s S7941 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nRI 1 0 :1:2 
`uc 1 nRMCLR 1 0 :1:3 
`uc 1 nRWDT 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKOVF 1 0 :1:7 
]
[u S7950 . 1 `S896 1 . 1 0 ]
"753
[s S7960 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 WDTPS 1 0 :5:1 
]
[s S7963 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WDTPS0 1 0 :1:1 
`uc 1 WDTPS1 1 0 :1:2 
`uc 1 WDTPS2 1 0 :1:3 
`uc 1 WDTPS3 1 0 :1:4 
`uc 1 WDTPS4 1 0 :1:5 
]
[u S7970 . 1 `S924 1 . 1 0 `S927 1 . 1 0 ]
"780
[s S7981 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S7986 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF0 1 0 :1:3 
`uc 1 IRCF1 1 0 :1:4 
`uc 1 IRCF2 1 0 :1:5 
`uc 1 IRCF3 1 0 :1:6 
]
[u S7994 . 1 `S955 1 . 1 0 `S960 1 . 1 0 ]
"814
[s S8005 . 1 `uc 1 HFIOFS 1 0 :1:0 
`uc 1 LFIOFR 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 HFIOFR 1 0 :1:4 
`uc 1 OSTS 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 SOSCR 1 0 :1:7 
]
[s S8014 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1OSCR 1 0 :1:7 
]
[u S8017 . 1 `S992 1 . 1 0 `S1001 1 . 1 0 ]
"864
[s S8034 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :5:2 
`uc 1 . 1 0 :1:7 
]
[s S8039 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADGO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 CHS4 1 0 :1:6 
]
[s S8047 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[u S8050 . 1 `S1033 1 . 1 0 `S1038 1 . 1 0 `S1046 1 . 1 0 ]
"899
[s S8062 . 1 `uc 1 ADPREF 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ADCS 1 0 :3:4 
`uc 1 ADFM 1 0 :1:7 
]
[s S8068 . 1 `uc 1 ADPREF0 1 0 :1:0 
`uc 1 ADPREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS0 1 0 :1:4 
`uc 1 ADCS1 1 0 :1:5 
`uc 1 ADCS2 1 0 :1:6 
]
[u S8075 . 1 `S1077 1 . 1 0 `S1083 1 . 1 0 ]
"935
[s S8088 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
[u S8097 . 1 `S1116 1 . 1 0 ]
"961
[s S8109 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
[u S8118 . 1 `S1146 1 . 1 0 ]
"987
[s S8130 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 LATC3 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
[u S8139 . 1 `S1176 1 . 1 0 ]
"1011
[s S8146 . 1 `uc 1 BORRDY 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 BORFS 1 0 :1:6 
`uc 1 SBOREN 1 0 :1:7 
]
[u S8151 . 1 `S1201 1 . 1 0 ]
"1038
[s S8161 . 1 `uc 1 ADFVR 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 TSRNG 1 0 :1:4 
`uc 1 TSEN 1 0 :1:5 
`uc 1 FVRRDY 1 0 :1:6 
`uc 1 FVREN 1 0 :1:7 
]
[s S8168 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
]
[u S8171 . 1 `S1221 1 . 1 0 `S1228 1 . 1 0 ]
"1063
[s S8178 . 1 `uc 1 CCP2SEL 1 0 :1:0 
`uc 1 SSSEL 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[u S8186 . 1 `S1248 1 . 1 0 ]
"1090
[s S8195 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 ANSA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 ANSA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S8204 . 1 `uc 1 ANSELA 1 0 :6:0 
]
[u S8206 . 1 `S1273 1 . 1 0 `S1282 1 . 1 0 ]
"1117
[s S8217 . 1 `uc 1 ANSB0 1 0 :1:0 
`uc 1 ANSB1 1 0 :1:1 
`uc 1 ANSB2 1 0 :1:2 
`uc 1 ANSB3 1 0 :1:3 
`uc 1 ANSB4 1 0 :1:4 
`uc 1 ANSB5 1 0 :1:5 
`uc 1 . 1 0 :2:6 
]
[s S8225 . 1 `uc 1 ANSELB 1 0 :6:0 
]
[u S8227 . 1 `S1306 1 . 1 0 `S1314 1 . 1 0 ]
"1145
[s S8240 . 1 `uc 1 ANSC0 1 0 :1:0 
`uc 1 ANSC1 1 0 :1:1 
`uc 1 ANSC2 1 0 :1:2 
`uc 1 ANSC3 1 0 :1:3 
`uc 1 ANSC4 1 0 :1:4 
`uc 1 ANSC5 1 0 :1:5 
`uc 1 ANSC6 1 0 :1:6 
`uc 1 ANSC7 1 0 :1:7 
]
[u S8249 . 1 `S1339 1 . 1 0 ]
"1167
[s S8254 . 1 `uc 1 PMADRH 1 0 :7:0 
]
[u S8256 . 1 `S1362 1 . 1 0 ]
"1186
[s S8262 . 1 `uc 1 PMDATH 1 0 :6:0 
]
[u S8264 . 1 `S1372 1 . 1 0 ]
"1215
[s S8276 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 LWLO 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S8285 . 1 `S1388 1 . 1 0 ]
"1239
[s S8292 . 1 `uc 1 reserved 1 0 :1:0 
`uc 1 VREGPM 1 0 :1:1 
]
[u S8295 . 1 `S1413 1 . 1 0 ]
"1285
[s S8312 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[u S8321 . 1 `S1436 1 . 1 0 ]
"1320
[s S8333 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[u S8342 . 1 `S1466 1 . 1 0 ]
"1351
[s S8352 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[u S8361 . 1 `S1494 1 . 1 0 ]
"1382
[s S8373 . 1 `uc 1 WPUB0 1 0 :1:0 
`uc 1 WPUB1 1 0 :1:1 
`uc 1 WPUB2 1 0 :1:2 
`uc 1 WPUB3 1 0 :1:3 
`uc 1 WPUB4 1 0 :1:4 
`uc 1 WPUB5 1 0 :1:5 
`uc 1 WPUB6 1 0 :1:6 
`uc 1 WPUB7 1 0 :1:7 
]
[u S8382 . 1 `S1524 1 . 1 0 ]
"1401
[s S8387 . 1 `uc 1 . 1 0 :3:0 
`uc 1 WPUE3 1 0 :1:3 
]
[u S8390 . 1 `S1547 1 . 1 0 ]
"1437
[s S8409 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[u S8418 . 1 `S1572 1 . 1 0 ]
"1465
[s S8432 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S8438 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S8443 . 1 `S1604 1 . 1 0 `S1610 1 . 1 0 ]
"1495
[s S8457 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[u S8466 . 1 `S1640 1 . 1 0 ]
"1522
[s S8479 . 1 `uc 1 DHEN 1 0 :1:0 
`uc 1 AHEN 1 0 :1:1 
`uc 1 SBCDE 1 0 :1:2 
`uc 1 SDAHT 1 0 :1:3 
`uc 1 BOEN 1 0 :1:4 
`uc 1 SCIE 1 0 :1:5 
`uc 1 PCIE 1 0 :1:6 
`uc 1 ACKTIM 1 0 :1:7 
]
[u S8488 . 1 `S1671 1 . 1 0 ]
"1559
[s S8500 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S8504 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S8513 . 1 `S1701 1 . 1 0 `S1705 1 . 1 0 ]
"1596
[s S8526 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S8530 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S8539 . 1 `S1740 1 . 1 0 `S1744 1 . 1 0 ]
"1633
[s S8552 . 1 `uc 1 IOCBP0 1 0 :1:0 
`uc 1 IOCBP1 1 0 :1:1 
`uc 1 IOCBP2 1 0 :1:2 
`uc 1 IOCBP3 1 0 :1:3 
`uc 1 IOCBP4 1 0 :1:4 
`uc 1 IOCBP5 1 0 :1:5 
`uc 1 IOCBP6 1 0 :1:6 
`uc 1 IOCBP7 1 0 :1:7 
]
[u S8561 . 1 `S1779 1 . 1 0 ]
"1660
[s S8573 . 1 `uc 1 IOCBN0 1 0 :1:0 
`uc 1 IOCBN1 1 0 :1:1 
`uc 1 IOCBN2 1 0 :1:2 
`uc 1 IOCBN3 1 0 :1:3 
`uc 1 IOCBN4 1 0 :1:4 
`uc 1 IOCBN5 1 0 :1:5 
`uc 1 IOCBN6 1 0 :1:6 
`uc 1 IOCBN7 1 0 :1:7 
]
[u S8582 . 1 `S1809 1 . 1 0 ]
"1687
[s S8594 . 1 `uc 1 IOCBF0 1 0 :1:0 
`uc 1 IOCBF1 1 0 :1:1 
`uc 1 IOCBF2 1 0 :1:2 
`uc 1 IOCBF3 1 0 :1:3 
`uc 1 IOCBF4 1 0 :1:4 
`uc 1 IOCBF5 1 0 :1:5 
`uc 1 IOCBF6 1 0 :1:6 
`uc 1 IOCBF7 1 0 :1:7 
]
[u S8603 . 1 `S1839 1 . 1 0 ]
"1713
[s S8610 . 1 `uc 1 C_SHAD 1 0 :1:0 
`uc 1 DC_SHAD 1 0 :1:1 
`uc 1 Z_SHAD 1 0 :1:2 
]
[u S8614 . 1 `S1864 1 . 1 0 ]
"1729
[s S8619 . 1 `uc 1 BSR_SHAD 1 0 :5:0 
]
[u S8621 . 1 `S1877 1 . 1 0 ]
"1740
[s S8625 . 1 `uc 1 PCLATH_SHAD 1 0 :7:0 
]
[u S8627 . 1 `S1885 1 . 1 0 ]
"1768
[s S8635 . 1 `uc 1 STKPTR 1 0 :5:0 
]
[u S8637 . 1 `S1897 1 . 1 0 ]
"1785
[s S8642 . 1 `uc 1 TOSH 1 0 :7:0 
]
[u S8644 . 1 `S1906 1 . 1 0 ]
"1792
[s S8647 Timer0 7 `uc 1 Timeout 1 0 :1:0 
`ui 1 Count 2 1 `ui 1 DimmerCount 2 3 `ui 1 DimmerCountValue 2 5 ]
"220 G:\Program\PIC\Header_File\../Header_File/MCU_16F1516_A.h
[s S8654 FlashMemory 37 `[32]uc 1 Data 32 0 `uc 1 ReadDataH 1 32 `uc 1 ReadDataL 1 33 `uc 1 Modify 1 34 :1:0 
`uc 1 GO 1 34 :1:1 
`ui 1 Time 2 35 ]
"40 G:\Program\PIC\Source_File\LED_A1.c
[s S8690 Product 26 `[26]uc 1 Data 26 0 ]
"54 G:\Program\PIC\6.Swtich_2KEY_TRIAC\Relese\../Release/Switch_2Key_Triac.h
[s S8694 TMain 12 `uc 1 PowerON 1 0 :1:0 
`uc 1 T0_Timerout 1 0 :1:1 
`uc 1 T1_Timerout 1 0 :1:2 
`uc 1 Flag 1 0 :1:3 
`uc 1 GO 1 0 :1:4 
`ui 1 PowerCount 2 1 `ui 1 Count 2 3 `ui 1 Count1 2 5 `ui 1 Count2 2 7 `ui 1 Count3 2 9 `uc 1 IOC_Count 1 11 ]
"83
[s S8708 Switch 9 `uc 1 Enable 1 0 :1:0 
`uc 1 Debounce 1 0 :1:1 
`uc 1 Hold1 1 0 :1:2 
`uc 1 Hold2 1 0 :1:3 
`uc 1 Hold3 1 0 :1:4 
`uc 1 DebounceTime 1 1 `ui 1 Hold1Time 2 2 `ui 1 Hold2Time 2 4 `ui 1 Hold3Time 2 6 `uc 1 Status 1 8 :1:0 
`uc 1 Flag 1 8 :1:1 
]
"91 G:\Program\PIC\Header_File\../Header_File/Switch_A1.h
[s S8726 Buzzer 9 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 PowerON 1 0 :1:2 
`uc 1 BufferStatus 1 0 :1:3 
`ui 1 Time 2 1 `uc 1 Count 1 3 `uc 1 CountBuffer 1 4 `ui 1 TimeValue 2 5 `ui 1 TimeValueBuffer 2 7 ]
"39 G:\Program\PIC\Header_File\../Header_File/Buzzer_A1.h
[s S8738 LED 4 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`ui 1 Time 2 1 `uc 1 Number 1 3 ]
"292 G:\Program\PIC\Header_File\../Header_File/CC2500_A1.h
[s S8772 RF 2 `uc 1 Enable 1 0 :1:0 
`uc 1 ReceiveGO 1 0 :1:1 
`uc 1 TransceiveGO 1 0 :1:2 
`uc 1 RxStatus 1 0 :1:3 
`uc 1 TxStatus 1 0 :1:4 
`uc 1 Debounce 1 0 :1:5 
`uc 1 Learn 1 0 :1:6 
`uc 1 DebounceTime 1 1 ]
"69 G:\Program\PIC\Header_File\../Header_File/RF_Control_A1.h
[s S8783 RFsw 1 `uc 1 Status 1 0 :1:0 
]
"98
[s S8791 DimmerLights 11 `uc 1 GO 1 0 :1:0 
`uc 1 Signal 1 0 :1:1 
`uc 1 AdjRF 1 0 :1:2 
`uc 1 AdjFlag 1 0 :1:3 
`uc 1 AdjStatus 1 0 :1:4 
`uc 1 Status 1 0 :1:5 
`uc 1 StatusFlag 1 0 :1:6 
`uc 1 Dimmable 1 0 :1:7 
`uc 1 OverLoad 1 1 :1:0 
`uc 1 DimmingTime 1 2 `uc 1 DimmingTimeValue 1 3 `uc 1 Count 1 4 `uc 1 DimmingValue 1 5 `uc 1 StartValue 1 6 `uc 1 StopValue 1 7 `uc 1 Flag 1 8 :1:0 
`uc 1 TriacTime 1 9 `uc 1 TempF 1 10 :1:0 
]
"111 G:\Program\PIC\Header_File\../Header_File/Dimmer_A1.h
[s S8816 Dimmer 2 `uc 1 LoadERROR 1 0 :1:0 
`uc 1 TempERROR 1 0 :1:1 
`uc 1 Load 1 1 ]
"147
[s S8822 DelayOff 5 `uc 1 GO 1 0 :1:0 
`uc 1 Value 1 1 `ui 1 SecondTime 2 2 `uc 1 MinuteTime 1 4 ]
"150 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\include\pic16f1516.h
[s S8842 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[u S8850 . 1 `S321 1 . 1 0 ]
"196
[s S8865 . 1 `uc 1 BSR 1 0 :5:0 
]
[s S8867 . 1 `uc 1 BSR0 1 0 :1:0 
`uc 1 BSR1 1 0 :1:1 
`uc 1 BSR2 1 0 :1:2 
`uc 1 BSR3 1 0 :1:3 
`uc 1 BSR4 1 0 :1:4 
]
[u S8873 . 1 `S352 1 . 1 0 `S354 1 . 1 0 ]
"217
[s S8879 . 1 `uc 1 PCLATH 1 0 :7:0 
]
[u S8881 . 1 `S374 1 . 1 0 ]
"239
[s S8895 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S8904 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 T0IE 1 0 :1:5 
]
[u S8909 . 1 `S392 1 . 1 0 `S401 1 . 1 0 ]
"271
[s S8922 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[u S8931 . 1 `S433 1 . 1 0 ]
"297
[s S8943 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S8952 . 1 `S463 1 . 1 0 ]
"323
[s S8964 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[u S8973 . 1 `S493 1 . 1 0 ]
"342
[s S8978 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 RE3 1 0 :1:3 
]
[u S8983 . 1 `S516 1 . 1 0 ]
"372
[s S8995 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S9004 . 1 `S538 1 . 1 0 ]
"393
[s S9011 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIF 1 0 :1:7 
]
[u S9020 . 1 `S563 1 . 1 0 ]
"434
[s S9035 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S9042 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[u S9048 . 1 `S596 1 . 1 0 `S603 1 . 1 0 ]
"465
[s S9061 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S9069 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
]
[u S9072 . 1 `S635 1 . 1 0 `S643 1 . 1 0 ]
"501
[s S9086 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S9090 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[u S9098 . 1 `S671 1 . 1 0 `S675 1 . 1 0 ]
"537
[s S9111 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S9120 . 1 `S708 1 . 1 0 ]
"564
[s S9132 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S9141 . 1 `S738 1 . 1 0 ]
"591
[s S9153 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[u S9162 . 1 `S768 1 . 1 0 ]
"630
[s S9175 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S9184 . 1 `S799 1 . 1 0 ]
"655
[s S9191 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIE 1 0 :1:7 
]
[u S9200 . 1 `S824 1 . 1 0 ]
"689
[s S9214 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 TMR0SE 1 0 :1:4 
`uc 1 TMR0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nWPUEN 1 0 :1:7 
]
[s S9221 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
]
[u S9228 . 1 `S856 1 . 1 0 `S863 1 . 1 0 ]
"727
[s S9240 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nRI 1 0 :1:2 
`uc 1 nRMCLR 1 0 :1:3 
`uc 1 nRWDT 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKOVF 1 0 :1:7 
]
[u S9249 . 1 `S896 1 . 1 0 ]
"753
[s S9259 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 WDTPS 1 0 :5:1 
]
[s S9262 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WDTPS0 1 0 :1:1 
`uc 1 WDTPS1 1 0 :1:2 
`uc 1 WDTPS2 1 0 :1:3 
`uc 1 WDTPS3 1 0 :1:4 
`uc 1 WDTPS4 1 0 :1:5 
]
[u S9269 . 1 `S924 1 . 1 0 `S927 1 . 1 0 ]
"780
[s S9280 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S9285 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF0 1 0 :1:3 
`uc 1 IRCF1 1 0 :1:4 
`uc 1 IRCF2 1 0 :1:5 
`uc 1 IRCF3 1 0 :1:6 
]
[u S9293 . 1 `S955 1 . 1 0 `S960 1 . 1 0 ]
"814
[s S9304 . 1 `uc 1 HFIOFS 1 0 :1:0 
`uc 1 LFIOFR 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 HFIOFR 1 0 :1:4 
`uc 1 OSTS 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 SOSCR 1 0 :1:7 
]
[s S9313 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1OSCR 1 0 :1:7 
]
[u S9316 . 1 `S992 1 . 1 0 `S1001 1 . 1 0 ]
"864
[s S9333 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :5:2 
`uc 1 . 1 0 :1:7 
]
[s S9338 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADGO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 CHS4 1 0 :1:6 
]
[s S9346 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[u S9349 . 1 `S1033 1 . 1 0 `S1038 1 . 1 0 `S1046 1 . 1 0 ]
"899
[s S9361 . 1 `uc 1 ADPREF 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ADCS 1 0 :3:4 
`uc 1 ADFM 1 0 :1:7 
]
[s S9367 . 1 `uc 1 ADPREF0 1 0 :1:0 
`uc 1 ADPREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS0 1 0 :1:4 
`uc 1 ADCS1 1 0 :1:5 
`uc 1 ADCS2 1 0 :1:6 
]
[u S9374 . 1 `S1077 1 . 1 0 `S1083 1 . 1 0 ]
"935
[s S9387 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
[u S9396 . 1 `S1116 1 . 1 0 ]
"961
[s S9408 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
[u S9417 . 1 `S1146 1 . 1 0 ]
"987
[s S9429 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 LATC3 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
[u S9438 . 1 `S1176 1 . 1 0 ]
"1011
[s S9445 . 1 `uc 1 BORRDY 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 BORFS 1 0 :1:6 
`uc 1 SBOREN 1 0 :1:7 
]
[u S9450 . 1 `S1201 1 . 1 0 ]
"1038
[s S9460 . 1 `uc 1 ADFVR 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 TSRNG 1 0 :1:4 
`uc 1 TSEN 1 0 :1:5 
`uc 1 FVRRDY 1 0 :1:6 
`uc 1 FVREN 1 0 :1:7 
]
[s S9467 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
]
[u S9470 . 1 `S1221 1 . 1 0 `S1228 1 . 1 0 ]
"1063
[s S9477 . 1 `uc 1 CCP2SEL 1 0 :1:0 
`uc 1 SSSEL 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[u S9485 . 1 `S1248 1 . 1 0 ]
"1090
[s S9494 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 ANSA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 ANSA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S9503 . 1 `uc 1 ANSELA 1 0 :6:0 
]
[u S9505 . 1 `S1273 1 . 1 0 `S1282 1 . 1 0 ]
"1117
[s S9516 . 1 `uc 1 ANSB0 1 0 :1:0 
`uc 1 ANSB1 1 0 :1:1 
`uc 1 ANSB2 1 0 :1:2 
`uc 1 ANSB3 1 0 :1:3 
`uc 1 ANSB4 1 0 :1:4 
`uc 1 ANSB5 1 0 :1:5 
`uc 1 . 1 0 :2:6 
]
[s S9524 . 1 `uc 1 ANSELB 1 0 :6:0 
]
[u S9526 . 1 `S1306 1 . 1 0 `S1314 1 . 1 0 ]
"1145
[s S9539 . 1 `uc 1 ANSC0 1 0 :1:0 
`uc 1 ANSC1 1 0 :1:1 
`uc 1 ANSC2 1 0 :1:2 
`uc 1 ANSC3 1 0 :1:3 
`uc 1 ANSC4 1 0 :1:4 
`uc 1 ANSC5 1 0 :1:5 
`uc 1 ANSC6 1 0 :1:6 
`uc 1 ANSC7 1 0 :1:7 
]
[u S9548 . 1 `S1339 1 . 1 0 ]
"1167
[s S9553 . 1 `uc 1 PMADRH 1 0 :7:0 
]
[u S9555 . 1 `S1362 1 . 1 0 ]
"1186
[s S9561 . 1 `uc 1 PMDATH 1 0 :6:0 
]
[u S9563 . 1 `S1372 1 . 1 0 ]
"1215
[s S9575 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 LWLO 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S9584 . 1 `S1388 1 . 1 0 ]
"1239
[s S9591 . 1 `uc 1 reserved 1 0 :1:0 
`uc 1 VREGPM 1 0 :1:1 
]
[u S9594 . 1 `S1413 1 . 1 0 ]
"1285
[s S9611 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[u S9620 . 1 `S1436 1 . 1 0 ]
"1320
[s S9632 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[u S9641 . 1 `S1466 1 . 1 0 ]
"1351
[s S9651 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[u S9660 . 1 `S1494 1 . 1 0 ]
"1382
[s S9672 . 1 `uc 1 WPUB0 1 0 :1:0 
`uc 1 WPUB1 1 0 :1:1 
`uc 1 WPUB2 1 0 :1:2 
`uc 1 WPUB3 1 0 :1:3 
`uc 1 WPUB4 1 0 :1:4 
`uc 1 WPUB5 1 0 :1:5 
`uc 1 WPUB6 1 0 :1:6 
`uc 1 WPUB7 1 0 :1:7 
]
[u S9681 . 1 `S1524 1 . 1 0 ]
"1401
[s S9686 . 1 `uc 1 . 1 0 :3:0 
`uc 1 WPUE3 1 0 :1:3 
]
[u S9689 . 1 `S1547 1 . 1 0 ]
"1437
[s S9708 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[u S9717 . 1 `S1572 1 . 1 0 ]
"1465
[s S9731 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S9737 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S9742 . 1 `S1604 1 . 1 0 `S1610 1 . 1 0 ]
"1495
[s S9756 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[u S9765 . 1 `S1640 1 . 1 0 ]
"1522
[s S9778 . 1 `uc 1 DHEN 1 0 :1:0 
`uc 1 AHEN 1 0 :1:1 
`uc 1 SBCDE 1 0 :1:2 
`uc 1 SDAHT 1 0 :1:3 
`uc 1 BOEN 1 0 :1:4 
`uc 1 SCIE 1 0 :1:5 
`uc 1 PCIE 1 0 :1:6 
`uc 1 ACKTIM 1 0 :1:7 
]
[u S9787 . 1 `S1671 1 . 1 0 ]
"1559
[s S9799 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S9803 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S9812 . 1 `S1701 1 . 1 0 `S1705 1 . 1 0 ]
"1596
[s S9825 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S9829 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S9838 . 1 `S1740 1 . 1 0 `S1744 1 . 1 0 ]
"1633
[s S9851 . 1 `uc 1 IOCBP0 1 0 :1:0 
`uc 1 IOCBP1 1 0 :1:1 
`uc 1 IOCBP2 1 0 :1:2 
`uc 1 IOCBP3 1 0 :1:3 
`uc 1 IOCBP4 1 0 :1:4 
`uc 1 IOCBP5 1 0 :1:5 
`uc 1 IOCBP6 1 0 :1:6 
`uc 1 IOCBP7 1 0 :1:7 
]
[u S9860 . 1 `S1779 1 . 1 0 ]
"1660
[s S9872 . 1 `uc 1 IOCBN0 1 0 :1:0 
`uc 1 IOCBN1 1 0 :1:1 
`uc 1 IOCBN2 1 0 :1:2 
`uc 1 IOCBN3 1 0 :1:3 
`uc 1 IOCBN4 1 0 :1:4 
`uc 1 IOCBN5 1 0 :1:5 
`uc 1 IOCBN6 1 0 :1:6 
`uc 1 IOCBN7 1 0 :1:7 
]
[u S9881 . 1 `S1809 1 . 1 0 ]
"1687
[s S9893 . 1 `uc 1 IOCBF0 1 0 :1:0 
`uc 1 IOCBF1 1 0 :1:1 
`uc 1 IOCBF2 1 0 :1:2 
`uc 1 IOCBF3 1 0 :1:3 
`uc 1 IOCBF4 1 0 :1:4 
`uc 1 IOCBF5 1 0 :1:5 
`uc 1 IOCBF6 1 0 :1:6 
`uc 1 IOCBF7 1 0 :1:7 
]
[u S9902 . 1 `S1839 1 . 1 0 ]
"1713
[s S9909 . 1 `uc 1 C_SHAD 1 0 :1:0 
`uc 1 DC_SHAD 1 0 :1:1 
`uc 1 Z_SHAD 1 0 :1:2 
]
[u S9913 . 1 `S1864 1 . 1 0 ]
"1729
[s S9918 . 1 `uc 1 BSR_SHAD 1 0 :5:0 
]
[u S9920 . 1 `S1877 1 . 1 0 ]
"1740
[s S9924 . 1 `uc 1 PCLATH_SHAD 1 0 :7:0 
]
[u S9926 . 1 `S1885 1 . 1 0 ]
"1768
[s S9934 . 1 `uc 1 STKPTR 1 0 :5:0 
]
[u S9936 . 1 `S1897 1 . 1 0 ]
"1785
[s S9941 . 1 `uc 1 TOSH 1 0 :7:0 
]
[u S9943 . 1 `S1906 1 . 1 0 ]
"1792
[s S9946 Timer0 7 `uc 1 Timeout 1 0 :1:0 
`ui 1 Count 2 1 `ui 1 DimmerCount 2 3 `ui 1 DimmerCountValue 2 5 ]
"220 G:\Program\PIC\Header_File\../Header_File/MCU_16F1516_A.h
[s S9953 FlashMemory 37 `[32]uc 1 Data 32 0 `uc 1 ReadDataH 1 32 `uc 1 ReadDataL 1 33 `uc 1 Modify 1 34 :1:0 
`uc 1 GO 1 34 :1:1 
`ui 1 Time 2 35 ]
"64 G:\Program\PIC\Source_File\Dimmer_A1.c
[s S9994 Product 26 `[26]uc 1 Data 26 0 ]
"54 G:\Program\PIC\6.Swtich_2KEY_TRIAC\Relese\../Release/Switch_2Key_Triac.h
[s S9998 TMain 12 `uc 1 PowerON 1 0 :1:0 
`uc 1 T0_Timerout 1 0 :1:1 
`uc 1 T1_Timerout 1 0 :1:2 
`uc 1 Flag 1 0 :1:3 
`uc 1 GO 1 0 :1:4 
`ui 1 PowerCount 2 1 `ui 1 Count 2 3 `ui 1 Count1 2 5 `ui 1 Count2 2 7 `ui 1 Count3 2 9 `uc 1 IOC_Count 1 11 ]
"83
[s S10012 Switch 9 `uc 1 Enable 1 0 :1:0 
`uc 1 Debounce 1 0 :1:1 
`uc 1 Hold1 1 0 :1:2 
`uc 1 Hold2 1 0 :1:3 
`uc 1 Hold3 1 0 :1:4 
`uc 1 DebounceTime 1 1 `ui 1 Hold1Time 2 2 `ui 1 Hold2Time 2 4 `ui 1 Hold3Time 2 6 `uc 1 Status 1 8 :1:0 
`uc 1 Flag 1 8 :1:1 
]
"91 G:\Program\PIC\Header_File\../Header_File/Switch_A1.h
[s S10030 Buzzer 9 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 PowerON 1 0 :1:2 
`uc 1 BufferStatus 1 0 :1:3 
`ui 1 Time 2 1 `uc 1 Count 1 3 `uc 1 CountBuffer 1 4 `ui 1 TimeValue 2 5 `ui 1 TimeValueBuffer 2 7 ]
"39 G:\Program\PIC\Header_File\../Header_File/Buzzer_A1.h
[s S10042 LED 4 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`ui 1 Time 2 1 `uc 1 Number 1 3 ]
"292 G:\Program\PIC\Header_File\../Header_File/CC2500_A1.h
[s S10076 RF 2 `uc 1 Enable 1 0 :1:0 
`uc 1 ReceiveGO 1 0 :1:1 
`uc 1 TransceiveGO 1 0 :1:2 
`uc 1 RxStatus 1 0 :1:3 
`uc 1 TxStatus 1 0 :1:4 
`uc 1 Debounce 1 0 :1:5 
`uc 1 Learn 1 0 :1:6 
`uc 1 DebounceTime 1 1 ]
"69 G:\Program\PIC\Header_File\../Header_File/RF_Control_A1.h
[s S10087 RFsw 1 `uc 1 Status 1 0 :1:0 
]
"98
[s S10095 DimmerLights 11 `uc 1 GO 1 0 :1:0 
`uc 1 Signal 1 0 :1:1 
`uc 1 AdjRF 1 0 :1:2 
`uc 1 AdjFlag 1 0 :1:3 
`uc 1 AdjStatus 1 0 :1:4 
`uc 1 Status 1 0 :1:5 
`uc 1 StatusFlag 1 0 :1:6 
`uc 1 Dimmable 1 0 :1:7 
`uc 1 OverLoad 1 1 :1:0 
`uc 1 DimmingTime 1 2 `uc 1 DimmingTimeValue 1 3 `uc 1 Count 1 4 `uc 1 DimmingValue 1 5 `uc 1 StartValue 1 6 `uc 1 StopValue 1 7 `uc 1 Flag 1 8 :1:0 
`uc 1 TriacTime 1 9 `uc 1 TempF 1 10 :1:0 
]
"111 G:\Program\PIC\Header_File\../Header_File/Dimmer_A1.h
[s S10120 Dimmer 2 `uc 1 LoadERROR 1 0 :1:0 
`uc 1 TempERROR 1 0 :1:1 
`uc 1 Load 1 1 ]
"147
[s S10126 DelayOff 5 `uc 1 GO 1 0 :1:0 
`uc 1 Value 1 1 `ui 1 SecondTime 2 2 `uc 1 MinuteTime 1 4 ]
"150 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\include\pic16f1516.h
[s S10146 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[u S10154 . 1 `S321 1 . 1 0 ]
"196
[s S10169 . 1 `uc 1 BSR 1 0 :5:0 
]
[s S10171 . 1 `uc 1 BSR0 1 0 :1:0 
`uc 1 BSR1 1 0 :1:1 
`uc 1 BSR2 1 0 :1:2 
`uc 1 BSR3 1 0 :1:3 
`uc 1 BSR4 1 0 :1:4 
]
[u S10177 . 1 `S352 1 . 1 0 `S354 1 . 1 0 ]
"217
[s S10183 . 1 `uc 1 PCLATH 1 0 :7:0 
]
[u S10185 . 1 `S374 1 . 1 0 ]
"239
[s S10199 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S10208 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 T0IE 1 0 :1:5 
]
[u S10213 . 1 `S392 1 . 1 0 `S401 1 . 1 0 ]
"271
[s S10226 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[u S10235 . 1 `S433 1 . 1 0 ]
"297
[s S10247 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S10256 . 1 `S463 1 . 1 0 ]
"323
[s S10268 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[u S10277 . 1 `S493 1 . 1 0 ]
"342
[s S10282 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 RE3 1 0 :1:3 
]
[u S10287 . 1 `S516 1 . 1 0 ]
"372
[s S10299 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S10308 . 1 `S538 1 . 1 0 ]
"393
[s S10315 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIF 1 0 :1:7 
]
[u S10324 . 1 `S563 1 . 1 0 ]
"434
[s S10339 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S10346 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[u S10352 . 1 `S596 1 . 1 0 `S603 1 . 1 0 ]
"465
[s S10365 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S10373 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
]
[u S10376 . 1 `S635 1 . 1 0 `S643 1 . 1 0 ]
"501
[s S10390 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S10394 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[u S10402 . 1 `S671 1 . 1 0 `S675 1 . 1 0 ]
"537
[s S10415 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S10424 . 1 `S708 1 . 1 0 ]
"564
[s S10436 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S10445 . 1 `S738 1 . 1 0 ]
"591
[s S10457 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[u S10466 . 1 `S768 1 . 1 0 ]
"630
[s S10479 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S10488 . 1 `S799 1 . 1 0 ]
"655
[s S10495 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BCLIE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 OSFIE 1 0 :1:7 
]
[u S10504 . 1 `S824 1 . 1 0 ]
"689
[s S10518 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 TMR0SE 1 0 :1:4 
`uc 1 TMR0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nWPUEN 1 0 :1:7 
]
[s S10525 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
]
[u S10532 . 1 `S856 1 . 1 0 `S863 1 . 1 0 ]
"727
[s S10544 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nRI 1 0 :1:2 
`uc 1 nRMCLR 1 0 :1:3 
`uc 1 nRWDT 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKOVF 1 0 :1:7 
]
[u S10553 . 1 `S896 1 . 1 0 ]
"753
[s S10563 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 WDTPS 1 0 :5:1 
]
[s S10566 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WDTPS0 1 0 :1:1 
`uc 1 WDTPS1 1 0 :1:2 
`uc 1 WDTPS2 1 0 :1:3 
`uc 1 WDTPS3 1 0 :1:4 
`uc 1 WDTPS4 1 0 :1:5 
]
[u S10573 . 1 `S924 1 . 1 0 `S927 1 . 1 0 ]
"780
[s S10584 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S10589 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF0 1 0 :1:3 
`uc 1 IRCF1 1 0 :1:4 
`uc 1 IRCF2 1 0 :1:5 
`uc 1 IRCF3 1 0 :1:6 
]
[u S10597 . 1 `S955 1 . 1 0 `S960 1 . 1 0 ]
"814
[s S10608 . 1 `uc 1 HFIOFS 1 0 :1:0 
`uc 1 LFIOFR 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 HFIOFR 1 0 :1:4 
`uc 1 OSTS 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 SOSCR 1 0 :1:7 
]
[s S10617 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1OSCR 1 0 :1:7 
]
[u S10620 . 1 `S992 1 . 1 0 `S1001 1 . 1 0 ]
"864
[s S10637 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :5:2 
`uc 1 . 1 0 :1:7 
]
[s S10642 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADGO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 CHS4 1 0 :1:6 
]
[s S10650 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[u S10653 . 1 `S1033 1 . 1 0 `S1038 1 . 1 0 `S1046 1 . 1 0 ]
"899
[s S10665 . 1 `uc 1 ADPREF 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ADCS 1 0 :3:4 
`uc 1 ADFM 1 0 :1:7 
]
[s S10671 . 1 `uc 1 ADPREF0 1 0 :1:0 
`uc 1 ADPREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS0 1 0 :1:4 
`uc 1 ADCS1 1 0 :1:5 
`uc 1 ADCS2 1 0 :1:6 
]
[u S10678 . 1 `S1077 1 . 1 0 `S1083 1 . 1 0 ]
"935
[s S10691 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
[u S10700 . 1 `S1116 1 . 1 0 ]
"961
[s S10712 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
[u S10721 . 1 `S1146 1 . 1 0 ]
"987
[s S10733 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 LATC3 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
[u S10742 . 1 `S1176 1 . 1 0 ]
"1011
[s S10749 . 1 `uc 1 BORRDY 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 BORFS 1 0 :1:6 
`uc 1 SBOREN 1 0 :1:7 
]
[u S10754 . 1 `S1201 1 . 1 0 ]
"1038
[s S10764 . 1 `uc 1 ADFVR 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 TSRNG 1 0 :1:4 
`uc 1 TSEN 1 0 :1:5 
`uc 1 FVRRDY 1 0 :1:6 
`uc 1 FVREN 1 0 :1:7 
]
[s S10771 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
]
[u S10774 . 1 `S1221 1 . 1 0 `S1228 1 . 1 0 ]
"1063
[s S10781 . 1 `uc 1 CCP2SEL 1 0 :1:0 
`uc 1 SSSEL 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[u S10789 . 1 `S1248 1 . 1 0 ]
"1090
[s S10798 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 ANSA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 ANSA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S10807 . 1 `uc 1 ANSELA 1 0 :6:0 
]
[u S10809 . 1 `S1273 1 . 1 0 `S1282 1 . 1 0 ]
"1117
[s S10820 . 1 `uc 1 ANSB0 1 0 :1:0 
`uc 1 ANSB1 1 0 :1:1 
`uc 1 ANSB2 1 0 :1:2 
`uc 1 ANSB3 1 0 :1:3 
`uc 1 ANSB4 1 0 :1:4 
`uc 1 ANSB5 1 0 :1:5 
`uc 1 . 1 0 :2:6 
]
[s S10828 . 1 `uc 1 ANSELB 1 0 :6:0 
]
[u S10830 . 1 `S1306 1 . 1 0 `S1314 1 . 1 0 ]
"1145
[s S10843 . 1 `uc 1 ANSC0 1 0 :1:0 
`uc 1 ANSC1 1 0 :1:1 
`uc 1 ANSC2 1 0 :1:2 
`uc 1 ANSC3 1 0 :1:3 
`uc 1 ANSC4 1 0 :1:4 
`uc 1 ANSC5 1 0 :1:5 
`uc 1 ANSC6 1 0 :1:6 
`uc 1 ANSC7 1 0 :1:7 
]
[u S10852 . 1 `S1339 1 . 1 0 ]
"1167
[s S10857 . 1 `uc 1 PMADRH 1 0 :7:0 
]
[u S10859 . 1 `S1362 1 . 1 0 ]
"1186
[s S10865 . 1 `uc 1 PMDATH 1 0 :6:0 
]
[u S10867 . 1 `S1372 1 . 1 0 ]
"1215
[s S10879 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 LWLO 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S10888 . 1 `S1388 1 . 1 0 ]
"1239
[s S10895 . 1 `uc 1 reserved 1 0 :1:0 
`uc 1 VREGPM 1 0 :1:1 
]
[u S10898 . 1 `S1413 1 . 1 0 ]
"1285
[s S10915 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[u S10924 . 1 `S1436 1 . 1 0 ]
"1320
[s S10936 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[u S10945 . 1 `S1466 1 . 1 0 ]
"1351
[s S10955 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[u S10964 . 1 `S1494 1 . 1 0 ]
"1382
[s S10976 . 1 `uc 1 WPUB0 1 0 :1:0 
`uc 1 WPUB1 1 0 :1:1 
`uc 1 WPUB2 1 0 :1:2 
`uc 1 WPUB3 1 0 :1:3 
`uc 1 WPUB4 1 0 :1:4 
`uc 1 WPUB5 1 0 :1:5 
`uc 1 WPUB6 1 0 :1:6 
`uc 1 WPUB7 1 0 :1:7 
]
[u S10985 . 1 `S1524 1 . 1 0 ]
"1401
[s S10990 . 1 `uc 1 . 1 0 :3:0 
`uc 1 WPUE3 1 0 :1:3 
]
[u S10993 . 1 `S1547 1 . 1 0 ]
"1437
[s S11012 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[u S11021 . 1 `S1572 1 . 1 0 ]
"1465
[s S11035 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S11041 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S11046 . 1 `S1604 1 . 1 0 `S1610 1 . 1 0 ]
"1495
[s S11060 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[u S11069 . 1 `S1640 1 . 1 0 ]
"1522
[s S11082 . 1 `uc 1 DHEN 1 0 :1:0 
`uc 1 AHEN 1 0 :1:1 
`uc 1 SBCDE 1 0 :1:2 
`uc 1 SDAHT 1 0 :1:3 
`uc 1 BOEN 1 0 :1:4 
`uc 1 SCIE 1 0 :1:5 
`uc 1 PCIE 1 0 :1:6 
`uc 1 ACKTIM 1 0 :1:7 
]
[u S11091 . 1 `S1671 1 . 1 0 ]
"1559
[s S11103 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S11107 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S11116 . 1 `S1701 1 . 1 0 `S1705 1 . 1 0 ]
"1596
[s S11129 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S11133 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S11142 . 1 `S1740 1 . 1 0 `S1744 1 . 1 0 ]
"1633
[s S11155 . 1 `uc 1 IOCBP0 1 0 :1:0 
`uc 1 IOCBP1 1 0 :1:1 
`uc 1 IOCBP2 1 0 :1:2 
`uc 1 IOCBP3 1 0 :1:3 
`uc 1 IOCBP4 1 0 :1:4 
`uc 1 IOCBP5 1 0 :1:5 
`uc 1 IOCBP6 1 0 :1:6 
`uc 1 IOCBP7 1 0 :1:7 
]
[u S11164 . 1 `S1779 1 . 1 0 ]
"1660
[s S11176 . 1 `uc 1 IOCBN0 1 0 :1:0 
`uc 1 IOCBN1 1 0 :1:1 
`uc 1 IOCBN2 1 0 :1:2 
`uc 1 IOCBN3 1 0 :1:3 
`uc 1 IOCBN4 1 0 :1:4 
`uc 1 IOCBN5 1 0 :1:5 
`uc 1 IOCBN6 1 0 :1:6 
`uc 1 IOCBN7 1 0 :1:7 
]
[u S11185 . 1 `S1809 1 . 1 0 ]
"1687
[s S11197 . 1 `uc 1 IOCBF0 1 0 :1:0 
`uc 1 IOCBF1 1 0 :1:1 
`uc 1 IOCBF2 1 0 :1:2 
`uc 1 IOCBF3 1 0 :1:3 
`uc 1 IOCBF4 1 0 :1:4 
`uc 1 IOCBF5 1 0 :1:5 
`uc 1 IOCBF6 1 0 :1:6 
`uc 1 IOCBF7 1 0 :1:7 
]
[u S11206 . 1 `S1839 1 . 1 0 ]
"1713
[s S11213 . 1 `uc 1 C_SHAD 1 0 :1:0 
`uc 1 DC_SHAD 1 0 :1:1 
`uc 1 Z_SHAD 1 0 :1:2 
]
[u S11217 . 1 `S1864 1 . 1 0 ]
"1729
[s S11222 . 1 `uc 1 BSR_SHAD 1 0 :5:0 
]
[u S11224 . 1 `S1877 1 . 1 0 ]
"1740
[s S11228 . 1 `uc 1 PCLATH_SHAD 1 0 :7:0 
]
[u S11230 . 1 `S1885 1 . 1 0 ]
"1768
[s S11238 . 1 `uc 1 STKPTR 1 0 :5:0 
]
[u S11240 . 1 `S1897 1 . 1 0 ]
"1785
[s S11245 . 1 `uc 1 TOSH 1 0 :7:0 
]
[u S11247 . 1 `S1906 1 . 1 0 ]
"1792
[s S11250 Timer0 7 `uc 1 Timeout 1 0 :1:0 
`ui 1 Count 2 1 `ui 1 DimmerCount 2 3 `ui 1 DimmerCountValue 2 5 ]
"220 G:\Program\PIC\Header_File\../Header_File/MCU_16F1516_A.h
[s S11257 FlashMemory 37 `[32]uc 1 Data 32 0 `uc 1 ReadDataH 1 32 `uc 1 ReadDataL 1 33 `uc 1 Modify 1 34 :1:0 
`uc 1 GO 1 34 :1:1 
`ui 1 Time 2 35 ]
"3 bmul.c
[v ___bmul `(uc  1 e 1 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\abdiv.c
[v ___abdiv `(c  1 e 1 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\abmod.c
[v ___abmod `(c  1 e 1 0 ]
"34 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\abtoft.c
[v ___abtoft `(f  1 e 3 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\aldiv.c
[v ___aldiv `(l  1 e 4 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\almod.c
[v ___almod `(l  1 e 4 0 ]
"43 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\altoft.c
[v ___altoft `(f  1 e 3 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\atdiv.c
[v ___atdiv `(m  1 e 3 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\atmod.c
[v ___atmod `(m  1 e 3 0 ]
"38 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\attoft.c
[v ___attoft `(f  1 e 3 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\awdiv.c
[v ___awdiv `(i  1 e 2 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\awmod.c
[v ___awmod `(i  1 e 2 0 ]
"33 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\awtoft.c
[v ___awtoft `(f  1 e 3 0 ]
"63 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\float.c
[v ___ftpack `(f  1 e 3 0 ]
"87 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\ftadd.c
[v ___ftadd `(f  1 e 3 0 ]
"50 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\ftdiv.c
[v ___ftdiv `(f  1 e 3 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\ftge.c
[v ___ftge `(b  1 e 0 0 ]
"52 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\ftmul.c
[v ___ftmul `(f  1 e 3 0 ]
"16 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\ftneg.c
[v ___ftneg `(f  1 e 3 0 ]
"17 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\ftsub.c
[v ___ftsub `(f  1 e 3 0 ]
"45 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\fttol.c
[v ___fttol `(l  1 e 4 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\lbdiv.c
[v ___lbdiv `(uc  1 e 1 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\lbmod.c
[v ___lbmod `(uc  1 e 1 0 ]
"28 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\lbtoft.c
[v ___lbtoft `(f  1 e 3 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\lldiv.c
[v ___lldiv `(ul  1 e 4 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\llmod.c
[v ___llmod `(ul  1 e 4 0 ]
"36 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\lltoft.c
[v ___lltoft `(f  1 e 3 0 ]
"3 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\lmul.c
[v ___lmul `(ul  1 e 4 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\ltdiv.c
[v ___ltdiv `(um  1 e 3 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\ltmod.c
[v ___ltmod `(um  1 e 3 0 ]
"31 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\lttoft.c
[v ___lttoft `(f  1 e 3 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\lwdiv.c
[v ___lwdiv `(ui  1 e 2 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\lwmod.c
[v ___lwmod `(ui  1 e 2 0 ]
"29 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\lwtoft.c
[v ___lwtoft `(f  1 e 3 0 ]
"3 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\tmul.c
[v ___tmul `(um  1 e 3 0 ]
"3 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\wmul.c
[v ___wmul `(ui  1 e 2 0 ]
"12 E:\MyBackup\20140709\Program\PIC\Source_File\MCU_16f1516_A.c
[v _ISR `I(v  1 e 0 @3 ]
"28
[v _putch `(v  1 e 0 0 ]
"35
[v _getch `(uc  1 e 1 0 ]
"43
[v _getche `(uc  1 e 1 0 ]
"51
[v _Flash_Memory_Initial `(v  1 e 0 0 ]
"56
[v _Flash_Memory_Main `(v  1 e 0 0 ]
"60
[v _Flash_Memory_Unlock `(v  1 e 0 0 ]
"64
[v _Flash_Memory_Read `(uc  1 e 1 0 ]
"70
[v _Flash_Memory_Write `(v  1 e 0 0 ]
"75
[v _Flash_Memory_Erasing `(v  1 e 0 0 ]
"79
[v _Flash_Memory_Modify `(v  1 e 0 0 ]
"8 G:\Program\PIC\Source_File\Buzzer_A1.c
[v _setBuzzer `(v  1 e 0 0 ]
"13
[v _setBuzEnable `(v  1 e 0 0 ]
"18
[v _Buzzer_Initial `(v  1 e 0 0 ]
"23
[v _Buzzer_Main `(v  1 e 0 0 ]
"30 G:\Program\PIC\Source_File\CC2500_A1.c
[v _CC2500_TxData `(v  1 e 0 0 ]
"58
[v _CC2500_RxData `(v  1 e 0 0 ]
"100
[v _CC2500_PowerOnInitial `(v  1 e 0 0 ]
"119
[v _CC2500_PowerRST `(v  1 e 0 0 ]
"143
[v _CC2500_InitSetREG `(v  1 e 0 0 ]
"161
[v _CC2500_InitPATable `(v  1 e 0 0 ]
"177
[v _CC2500_ClearTXFIFO `(v  1 e 0 0 ]
"185
[v _CC2500_ClearRXFIFO `(v  1 e 0 0 ]
"193
[v _CC2500_FrequencyCabr `(v  1 e 0 0 ]
"204
[v _CC2500_SIDLEMode `(v  1 e 0 0 ]
"215
[v _CC2500_WriteByte `(v  1 e 0 0 ]
"235
[v _CC2500_ReadByte `(v  1 e 0 0 ]
"255
[v _CC2500_WriteREG `(v  1 e 0 0 ]
"271
[v _CC2500_ReadREG `(v  1 e 0 0 ]
"287
[v _CC2500_WriteCommand `(v  1 e 0 0 ]
"303
[v _CC2500_ReadStatus `(v  1 e 0 0 ]
"322
[v _DelayTime_1us `(v  1 e 0 0 ]
"7 G:\Program\PIC\Source_File\Dimmer_A1.c
[v _setDimmerLights1 `(v  1 e 0 0 ]
"12
[v _setDimmerLights2 `(v  1 e 0 0 ]
"17
[v _setDimmerLights3 `(v  1 e 0 0 ]
"22
[v _setDimmerLights1_Adj `(v  1 e 0 0 ]
"27
[v _setDimmerLights2_Adj `(v  1 e 0 0 ]
"32
[v _setDimmerLights3_Adj `(v  1 e 0 0 ]
"37
[v _getStartValue `(uc  1 e 1 0 ]
"42
[v _Dimmer_Close `(v  1 e 0 0 ]
"47
[v _setDimmerLights1_ERROR `(v  1 e 0 0 ]
"52
[v _setDimmerLights2_ERROR `(v  1 e 0 0 ]
"57
[v _setDimmerLights3_ERROR `(v  1 e 0 0 ]
"62
[v _Dimmer_setOverLoad_GO_Off `(v  1 e 0 0 ]
"7 G:\Program\PIC\Source_File\LED_A1.c
[v _setErrLED `(v  1 e 0 0 ]
"12
[v _setLED1 `(v  1 e 0 0 ]
[v i1_setLED1 `(v  1 e 0 0 ]
[v i1_setLED1 `(v  1 e 0 0 ]
"17
[v _setLED2 `(v  1 e 0 0 ]
[v i1_setLED2 `(v  1 e 0 0 ]
[v i1_setLED2 `(v  1 e 0 0 ]
"22
[v _setLED3 `(v  1 e 0 0 ]
[v i1_setLED3 `(v  1 e 0 0 ]
[v i1_setLED3 `(v  1 e 0 0 ]
"27
[v _LED_Initial `(v  1 e 0 0 ]
"35
[v _LED_Main `(v  1 e 0 0 ]
"7 G:\Program\PIC\Source_File\main.c
[v _main `(v  1 e 0 0 ]
"55
[v _MainT_Initial `(v  1 e 0 0 ]
"61
[v _MainT `(v  1 e 0 0 ]
"7 G:\Program\PIC\Source_File\OverLoad_A.c
[v _Detect_Load_AD `(v  1 e 0 0 ]
"12
[v _setLoad_GO_Off `(v  1 e 0 0 ]
"17
[v _setLoad_GO_On `(v  1 e 0 0 ]
"22
[v _setLoadtoDisable `(v  1 e 0 0 ]
"27
[v _setLoadtoEnable `(v  1 e 0 0 ]
"32
[v _setLoad_ADHADL_Restore `(v  1 e 0 0 ]
"37
[v _Load_ERROR `(v  1 e 0 0 ]
"42
[v _setLoad_JudgeValue `(v  1 e 0 0 ]
[v i1_setLoad_JudgeValue `(v  1 e 0 0 ]
[v i1_setLoad_JudgeValue `(v  1 e 0 0 ]
"6 G:\Program\PIC\Source_File\RF_Control_A1.c
[v _RF_Initial `(v  1 e 0 0 ]
"11
[v _RF_Main `(v  1 e 0 0 ]
"16
[v _RF_RxDisable `(v  1 e 0 0 ]
"21
[v _setTxData `(v  1 e 0 0 ]
"27
[v _setRF_Enable `(v  1 e 0 0 ]
"32
[v _getRxData `(v  1 e 0 0 ]
"38
[v _setRF_DimmerValue `(v  1 e 0 0 ]
"43
[v _setRF_DimmerLights `(v  1 e 0 0 ]
"48
[v _DelayTimejudge `(uc  1 e 1 0 ]
"132 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\include\pic16f1516.h
[v _INDF0 `VEuc  1 e 1 @0 ]
"136
[v _INDF1 `VEuc  1 e 1 @1 ]
"140
[v _PCL `VEuc  1 e 1 @2 ]
"144
[v _STATUS `VEuc  1 e 1 @3 ]
"146
[v _CARRY `VEb  1 e 0 @24 ]
"147
[v _DC `VEb  1 e 0 @25 ]
"148
[v _ZERO `VEb  1 e 0 @26 ]
"149
[v _nPD `VEb  1 e 0 @27 ]
"150
[v _nTO `VEb  1 e 0 @28 ]
"162
[v _STATUSbits `VES329  1 e 1 @3 ]
"167
[v _FSR0L `VEuc  1 e 1 @4 ]
"171
[v _FSR0H `VEuc  1 e 1 @5 ]
"175
[v _FSR0 `VEui  1 e 2 @4 ]
"179
[v _FSR1L `VEuc  1 e 1 @6 ]
"183
[v _FSR1H `VEuc  1 e 1 @7 ]
"187
[v _FSR1 `VEui  1 e 2 @6 ]
"190
[v _BSR `VEuc  1 e 1 @8 ]
"192
[v _BSR0 `VEb  1 e 0 @64 ]
"193
[v _BSR1 `VEb  1 e 0 @65 ]
"194
[v _BSR2 `VEb  1 e 0 @66 ]
"195
[v _BSR3 `VEb  1 e 0 @67 ]
"196
[v _BSR4 `VEb  1 e 0 @68 ]
"209
[v _BSRbits `VES360  1 e 1 @8 ]
"213
[v _WREG `VEuc  1 e 1 @9 ]
"217
[v _PCLATH `VEuc  1 e 1 @10 ]
"224
[v _PCLATHbits `VES376  1 e 1 @10 ]
"228
[v _INTCON `VEuc  1 e 1 @11 ]
"230
[v _IOCIF `VEb  1 e 0 @88 ]
"231
[v _INTF `VEb  1 e 0 @89 ]
"232
[v _TMR0IF `VEb  1 e 0 @90 ]
"233
[v _IOCIE `VEb  1 e 0 @91 ]
"234
[v _INTE `VEb  1 e 0 @92 ]
"235
[v _TMR0IE `VEb  1 e 0 @93 ]
"236
[v _PEIE `VEb  1 e 0 @94 ]
"237
[v _GIE `VEb  1 e 0 @95 ]
"238
[v _T0IF `VEb  1 e 0 @90 ]
"239
[v _T0IE `VEb  1 e 0 @93 ]
"258
[v _INTCONbits `VES406  1 e 1 @11 ]
"262
[v _PORTA `VEuc  1 e 1 @12 ]
"264
[v _RA0 `VEb  1 e 0 @96 ]
"265
[v _RA1 `VEb  1 e 0 @97 ]
"266
[v _RA2 `VEb  1 e 0 @98 ]
"267
[v _RA3 `VEb  1 e 0 @99 ]
"268
[v _RA4 `VEb  1 e 0 @100 ]
"269
[v _RA5 `VEb  1 e 0 @101 ]
"270
[v _RA6 `VEb  1 e 0 @102 ]
"271
[v _RA7 `VEb  1 e 0 @103 ]
"284
[v _PORTAbits `VES442  1 e 1 @12 ]
"288
[v _PORTB `VEuc  1 e 1 @13 ]
"290
[v _RB0 `VEb  1 e 0 @104 ]
"291
[v _RB1 `VEb  1 e 0 @105 ]
"292
[v _RB2 `VEb  1 e 0 @106 ]
"293
[v _RB3 `VEb  1 e 0 @107 ]
"294
[v _RB4 `VEb  1 e 0 @108 ]
"295
[v _RB5 `VEb  1 e 0 @109 ]
"296
[v _RB6 `VEb  1 e 0 @110 ]
"297
[v _RB7 `VEb  1 e 0 @111 ]
"310
[v _PORTBbits `VES442  1 e 1 @13 ]
"314
[v _PORTC `VEuc  1 e 1 @14 ]
"316
[v _RC0 `VEb  1 e 0 @112 ]
"317
[v _RC1 `VEb  1 e 0 @113 ]
"318
[v _RC2 `VEb  1 e 0 @114 ]
"319
[v _RC3 `VEb  1 e 0 @115 ]
"320
[v _RC4 `VEb  1 e 0 @116 ]
"321
[v _RC5 `VEb  1 e 0 @117 ]
"322
[v _RC6 `VEb  1 e 0 @118 ]
"323
[v _RC7 `VEb  1 e 0 @119 ]
"336
[v _PORTCbits `VES442  1 e 1 @14 ]
"340
[v _PORTE `VEuc  1 e 1 @16 ]
"342
[v _RE3 `VEb  1 e 0 @131 ]
"351
[v _PORTEbits `VES521  1 e 1 @16 ]
"355
[v _PIR1 `VEuc  1 e 1 @17 ]
"358
[v _TMR1IF `VEb  1 e 0 @136 ]
"360
[v _TMR2IF `VEb  1 e 0 @137 ]
"362
[v _CCP1IF `VEb  1 e 0 @138 ]
"364
[v _SSPIF `VEb  1 e 0 @139 ]
"366
[v _TXIF `VEb  1 e 0 @140 ]
"368
[v _RCIF `VEb  1 e 0 @141 ]
"370
[v _ADIF `VEb  1 e 0 @142 ]
"372
[v _TMR1GIF `VEb  1 e 0 @143 ]
"385
[v _PIR1bits `VES442  1 e 1 @17 ]
"389
[v _PIR2 `VEuc  1 e 1 @18 ]
"391
[v _CCP2IF `VEb  1 e 0 @144 ]
"392
[v _BCLIF `VEb  1 e 0 @147 ]
"393
[v _OSFIF `VEb  1 e 0 @151 ]
"406
[v _PIR2bits `VES442  1 e 1 @18 ]
"410
[v _TMR0 `VEuc  1 e 1 @21 ]
"415
[v _TMR1L `VEuc  1 e 1 @22 ]
"419
[v _TMR1H `VEuc  1 e 1 @23 ]
"423
[v _TMR1 `VEui  1 e 2 @22 ]
"426
[v _T1CON `VEuc  1 e 1 @24 ]
"428
[v _TMR1ON `VEb  1 e 0 @192 ]
"429
[v _nT1SYNC `VEb  1 e 0 @194 ]
"430
[v _T1OSCEN `VEb  1 e 0 @195 ]
"431
[v _T1CKPS0 `VEb  1 e 0 @196 ]
"432
[v _T1CKPS1 `VEb  1 e 0 @197 ]
"433
[v _TMR1CS0 `VEb  1 e 0 @198 ]
"434
[v _TMR1CS1 `VEb  1 e 0 @199 ]
"452
[v _T1CONbits `VES609  1 e 1 @24 ]
"456
[v _T1GCON `VEuc  1 e 1 @25 ]
"458
[v _T1GVAL `VEb  1 e 0 @202 ]
"459
[v _T1GGO_nDONE `VEb  1 e 0 @203 ]
"460
[v _T1GSPM `VEb  1 e 0 @204 ]
"461
[v _T1GTM `VEb  1 e 0 @205 ]
"462
[v _T1GPOL `VEb  1 e 0 @206 ]
"463
[v _TMR1GE `VEb  1 e 0 @207 ]
"464
[v _T1GSS0 `VEb  1 e 0 @200 ]
"465
[v _T1GSS1 `VEb  1 e 0 @201 ]
"481
[v _T1GCONbits `VES646  1 e 1 @25 ]
"485
[v _TMR2 `VEuc  1 e 1 @26 ]
"489
[v _PR2 `VEuc  1 e 1 @27 ]
"493
[v _T2CON `VEuc  1 e 1 @28 ]
"495
[v _TMR2ON `VEb  1 e 0 @226 ]
"496
[v _T2CKPS0 `VEb  1 e 0 @224 ]
"497
[v _T2CKPS1 `VEb  1 e 0 @225 ]
"498
[v _T2OUTPS0 `VEb  1 e 0 @227 ]
"499
[v _T2OUTPS1 `VEb  1 e 0 @228 ]
"500
[v _T2OUTPS2 `VEb  1 e 0 @229 ]
"501
[v _T2OUTPS3 `VEb  1 e 0 @230 ]
"518
[v _T2CONbits `VES683  1 e 1 @28 ]
"528
[v _TRISA `VEuc  1 e 1 @140 ]
"530
[v _TRISA0 `VEb  1 e 0 @1120 ]
"531
[v _TRISA1 `VEb  1 e 0 @1121 ]
"532
[v _TRISA2 `VEb  1 e 0 @1122 ]
"533
[v _TRISA3 `VEb  1 e 0 @1123 ]
"534
[v _TRISA4 `VEb  1 e 0 @1124 ]
"535
[v _TRISA5 `VEb  1 e 0 @1125 ]
"536
[v _TRISA6 `VEb  1 e 0 @1126 ]
"537
[v _TRISA7 `VEb  1 e 0 @1127 ]
"550
[v _TRISAbits `VES442  1 e 1 @140 ]
"555
[v _TRISB `VEuc  1 e 1 @141 ]
"557
[v _TRISB0 `VEb  1 e 0 @1128 ]
"558
[v _TRISB1 `VEb  1 e 0 @1129 ]
"559
[v _TRISB2 `VEb  1 e 0 @1130 ]
"560
[v _TRISB3 `VEb  1 e 0 @1131 ]
"561
[v _TRISB4 `VEb  1 e 0 @1132 ]
"562
[v _TRISB5 `VEb  1 e 0 @1133 ]
"563
[v _TRISB6 `VEb  1 e 0 @1134 ]
"564
[v _TRISB7 `VEb  1 e 0 @1135 ]
"577
[v _TRISBbits `VES442  1 e 1 @141 ]
"582
[v _TRISC `VEuc  1 e 1 @142 ]
"584
[v _TRISC0 `VEb  1 e 0 @1136 ]
"585
[v _TRISC1 `VEb  1 e 0 @1137 ]
"586
[v _TRISC2 `VEb  1 e 0 @1138 ]
"587
[v _TRISC3 `VEb  1 e 0 @1139 ]
"588
[v _TRISC4 `VEb  1 e 0 @1140 ]
"589
[v _TRISC5 `VEb  1 e 0 @1141 ]
"590
[v _TRISC6 `VEb  1 e 0 @1142 ]
"591
[v _TRISC7 `VEb  1 e 0 @1143 ]
"604
[v _TRISCbits `VES442  1 e 1 @142 ]
"608
[v _TRISE `VEuc  1 e 1 @144 ]
"613
[v _PIE1 `VEuc  1 e 1 @145 ]
"616
[v _TMR1IE `VEb  1 e 0 @1160 ]
"618
[v _TMR2IE `VEb  1 e 0 @1161 ]
"620
[v _CCP1IE `VEb  1 e 0 @1162 ]
"622
[v _SSPIE `VEb  1 e 0 @1163 ]
"624
[v _TXIE `VEb  1 e 0 @1164 ]
"626
[v _RCIE `VEb  1 e 0 @1165 ]
"628
[v _ADIE `VEb  1 e 0 @1166 ]
"630
[v _TMR1GIE `VEb  1 e 0 @1167 ]
"643
[v _PIE1bits `VES442  1 e 1 @145 ]
"648
[v _PIE2 `VEuc  1 e 1 @146 ]
"651
[v _CCP2IE `VEb  1 e 0 @1168 ]
"653
[v _BCLIE `VEb  1 e 0 @1171 ]
"655
[v _OSFIE `VEb  1 e 0 @1175 ]
"668
[v _PIE2bits `VES442  1 e 1 @146 ]
"673
[v _OPTION_REG `VEuc  1 e 1 @149 ]
"676
[v _PSA `VEb  1 e 0 @1195 ]
"678
[v _TMR0SE `VEb  1 e 0 @1196 ]
"680
[v _TMR0CS `VEb  1 e 0 @1197 ]
"682
[v _INTEDG `VEb  1 e 0 @1198 ]
"684
[v _nWPUEN `VEb  1 e 0 @1199 ]
"685
[v _PS0 `VEb  1 e 0 @1192 ]
"686
[v _PS1 `VEb  1 e 0 @1193 ]
"687
[v _PS2 `VEb  1 e 0 @1194 ]
"688
[v _T0SE `VEb  1 e 0 @1196 ]
"689
[v _T0CS `VEb  1 e 0 @1197 ]
"708
[v _OPTION_REGbits `VES870  1 e 1 @149 ]
"713
[v _PCON `VEuc  1 e 1 @150 ]
"716
[v _nBOR `VEb  1 e 0 @1200 ]
"718
[v _nPOR `VEb  1 e 0 @1201 ]
"720
[v _nRI `VEb  1 e 0 @1202 ]
"722
[v _nRMCLR `VEb  1 e 0 @1203 ]
"723
[v _nRWDT `VEb  1 e 0 @1204 ]
"725
[v _STKUNF `VEb  1 e 0 @1206 ]
"727
[v _STKOVF `VEb  1 e 0 @1207 ]
"740
[v _PCONbits `VES442  1 e 1 @150 ]
"745
[v _WDTCON `VEuc  1 e 1 @151 ]
"748
[v _SWDTEN `VEb  1 e 0 @1208 ]
"749
[v _WDTPS0 `VEb  1 e 0 @1209 ]
"750
[v _WDTPS1 `VEb  1 e 0 @1210 ]
"751
[v _WDTPS2 `VEb  1 e 0 @1211 ]
"752
[v _WDTPS3 `VEb  1 e 0 @1212 ]
"753
[v _WDTPS4 `VEb  1 e 0 @1213 ]
"768
[v _WDTCONbits `VES934  1 e 1 @151 ]
"773
[v _OSCCON `VEuc  1 e 1 @153 ]
"775
[v _SCS0 `VEb  1 e 0 @1224 ]
"776
[v _SCS1 `VEb  1 e 0 @1225 ]
"777
[v _IRCF0 `VEb  1 e 0 @1227 ]
"778
[v _IRCF1 `VEb  1 e 0 @1228 ]
"779
[v _IRCF2 `VEb  1 e 0 @1229 ]
"780
[v _IRCF3 `VEb  1 e 0 @1230 ]
"798
[v _OSCCONbits `VES968  1 e 1 @153 ]
"803
[v _OSCSTAT `VEuc  1 e 1 @154 ]
"806
[v _HFIOFS `VEb  1 e 0 @1232 ]
"808
[v _LFIOFR `VEb  1 e 0 @1233 ]
"809
[v _HFIOFR `VEb  1 e 0 @1236 ]
"811
[v _OSTS `VEb  1 e 0 @1237 ]
"813
[v _SOSCR `VEb  1 e 0 @1239 ]
"814
[v _T1OSCR `VEb  1 e 0 @1239 ]
"831
[v _OSCSTATbits `VES1004  1 e 1 @154 ]
"837
[v _ADRESL `VEuc  1 e 1 @155 ]
"842
[v _ADRESH `VEuc  1 e 1 @156 ]
"846
[v _ADRES `VEui  1 e 2 @155 ]
"850
[v _ADCON0 `VEuc  1 e 1 @157 ]
"853
[v _ADON `VEb  1 e 0 @1256 ]
"855
[v _GO_nDONE `VEb  1 e 0 @1257 ]
"857
[v _ADGO `VEb  1 e 0 @1257 ]
"858
[v _CHS0 `VEb  1 e 0 @1258 ]
"859
[v _CHS1 `VEb  1 e 0 @1259 ]
"860
[v _CHS2 `VEb  1 e 0 @1260 ]
"861
[v _CHS3 `VEb  1 e 0 @1261 ]
"862
[v _CHS4 `VEb  1 e 0 @1262 ]
"864
[v _GO `VEb  1 e 0 @1257 ]
"886
[v _ADCON0bits `VES1049  1 e 1 @157 ]
"891
[v _ADCON1 `VEuc  1 e 1 @158 ]
"894
[v _ADFM `VEb  1 e 0 @1271 ]
"895
[v _ADPREF0 `VEb  1 e 0 @1264 ]
"896
[v _ADPREF1 `VEb  1 e 0 @1265 ]
"897
[v _ADCS0 `VEb  1 e 0 @1268 ]
"898
[v _ADCS1 `VEb  1 e 0 @1269 ]
"899
[v _ADCS2 `VEb  1 e 0 @1270 ]
"917
[v _ADCON1bits `VES1090  1 e 1 @158 ]
"926
[v _LATA `VEuc  1 e 1 @268 ]
"928
[v _LATA0 `VEb  1 e 0 @2144 ]
"929
[v _LATA1 `VEb  1 e 0 @2145 ]
"930
[v _LATA2 `VEb  1 e 0 @2146 ]
"931
[v _LATA3 `VEb  1 e 0 @2147 ]
"932
[v _LATA4 `VEb  1 e 0 @2148 ]
"933
[v _LATA5 `VEb  1 e 0 @2149 ]
"934
[v _LATA6 `VEb  1 e 0 @2150 ]
"935
[v _LATA7 `VEb  1 e 0 @2151 ]
"948
[v _LATAbits `VES442  1 e 1 @268 ]
"952
[v _LATB `VEuc  1 e 1 @269 ]
"954
[v _LATB0 `VEb  1 e 0 @2152 ]
"955
[v _LATB1 `VEb  1 e 0 @2153 ]
"956
[v _LATB2 `VEb  1 e 0 @2154 ]
"957
[v _LATB3 `VEb  1 e 0 @2155 ]
"958
[v _LATB4 `VEb  1 e 0 @2156 ]
"959
[v _LATB5 `VEb  1 e 0 @2157 ]
"960
[v _LATB6 `VEb  1 e 0 @2158 ]
"961
[v _LATB7 `VEb  1 e 0 @2159 ]
"974
[v _LATBbits `VES442  1 e 1 @269 ]
"978
[v _LATC `VEuc  1 e 1 @270 ]
"980
[v _LATC0 `VEb  1 e 0 @2160 ]
"981
[v _LATC1 `VEb  1 e 0 @2161 ]
"982
[v _LATC2 `VEb  1 e 0 @2162 ]
"983
[v _LATC3 `VEb  1 e 0 @2163 ]
"984
[v _LATC4 `VEb  1 e 0 @2164 ]
"985
[v _LATC5 `VEb  1 e 0 @2165 ]
"986
[v _LATC6 `VEb  1 e 0 @2166 ]
"987
[v _LATC7 `VEb  1 e 0 @2167 ]
"1000
[v _LATCbits `VES442  1 e 1 @270 ]
"1005
[v _BORCON `VEuc  1 e 1 @278 ]
"1008
[v _BORRDY `VEb  1 e 0 @2224 ]
"1009
[v _BORFS `VEb  1 e 0 @2230 ]
"1011
[v _SBOREN `VEb  1 e 0 @2231 ]
"1020
[v _BORCONbits `VES1206  1 e 1 @278 ]
"1025
[v _FVRCON `VEuc  1 e 1 @279 ]
"1028
[v _TSRNG `VEb  1 e 0 @2236 ]
"1030
[v _TSEN `VEb  1 e 0 @2237 ]
"1032
[v _FVRRDY `VEb  1 e 0 @2238 ]
"1034
[v _FVREN `VEb  1 e 0 @2239 ]
"1036
[v _ADFVR0 `VEb  1 e 0 @2232 ]
"1038
[v _ADFVR1 `VEb  1 e 0 @2233 ]
"1053
[v _FVRCONbits `VES1231  1 e 1 @279 ]
"1058
[v _APFCON `VEuc  1 e 1 @285 ]
"1061
[v _CCP2SEL `VEb  1 e 0 @2280 ]
"1063
[v _SSSEL `VEb  1 e 0 @2281 ]
"1075
[v _APFCONbits `VES1256  1 e 1 @285 ]
"1084
[v _ANSELA `VEuc  1 e 1 @396 ]
"1086
[v _ANSA0 `VEb  1 e 0 @3168 ]
"1087
[v _ANSA1 `VEb  1 e 0 @3169 ]
"1088
[v _ANSA2 `VEb  1 e 0 @3170 ]
"1089
[v _ANSA3 `VEb  1 e 0 @3171 ]
"1090
[v _ANSA5 `VEb  1 e 0 @3173 ]
"1106
[v _ANSELAbits `VES1284  1 e 1 @396 ]
"1110
[v _ANSELB `VEuc  1 e 1 @397 ]
"1112
[v _ANSB0 `VEb  1 e 0 @3176 ]
"1113
[v _ANSB1 `VEb  1 e 0 @3177 ]
"1114
[v _ANSB2 `VEb  1 e 0 @3178 ]
"1115
[v _ANSB3 `VEb  1 e 0 @3179 ]
"1116
[v _ANSB4 `VEb  1 e 0 @3180 ]
"1117
[v _ANSB5 `VEb  1 e 0 @3181 ]
"1132
[v _ANSELBbits `VES1316  1 e 1 @397 ]
"1136
[v _ANSELC `VEuc  1 e 1 @398 ]
"1138
[v _ANSC0 `VEb  1 e 0 @3184 ]
"1139
[v _ANSC1 `VEb  1 e 0 @3185 ]
"1140
[v _ANSC2 `VEb  1 e 0 @3186 ]
"1141
[v _ANSC3 `VEb  1 e 0 @3187 ]
"1142
[v _ANSC4 `VEb  1 e 0 @3188 ]
"1143
[v _ANSC5 `VEb  1 e 0 @3189 ]
"1144
[v _ANSC6 `VEb  1 e 0 @3190 ]
"1145
[v _ANSC7 `VEb  1 e 0 @3191 ]
"1158
[v _ANSELCbits `VES442  1 e 1 @398 ]
"1163
[v _PMADRL `VEuc  1 e 1 @401 ]
"1167
[v _PMADRH `VEuc  1 e 1 @402 ]
"1174
[v _PMADRHbits `VES376  1 e 1 @402 ]
"1178
[v _PMADR `VEui  1 e 2 @401 ]
"1182
[v _PMDATL `VEuc  1 e 1 @403 ]
"1186
[v _PMDATH `VEuc  1 e 1 @404 ]
"1193
[v _PMDATHbits `VES1374  1 e 1 @404 ]
"1197
[v _PMDAT `VEui  1 e 2 @403 ]
"1200
[v _PMCON1 `VEuc  1 e 1 @405 ]
"1203
[v _RD `VEb  1 e 0 @3240 ]
"1205
[v _WR `VEb  1 e 0 @3241 ]
"1207
[v _WREN `VEb  1 e 0 @3242 ]
"1209
[v _WRERR `VEb  1 e 0 @3243 ]
"1211
[v _FREE `VEb  1 e 0 @3244 ]
"1213
[v _LWLO `VEb  1 e 0 @3245 ]
"1215
[v _CFGS `VEb  1 e 0 @3246 ]
"1228
[v _PMCON1bits `VES442  1 e 1 @405 ]
"1232
[v _PMCON2 `VEuc  1 e 1 @406 ]
"1236
[v _VREGCON `VEuc  1 e 1 @407 ]
"1238
[v _reserved `VEb  1 e 0 @3256 ]
"1239
[v _VREGPM `VEb  1 e 0 @3257 ]
"1246
[v _VREGCONbits `VES1416  1 e 1 @407 ]
"1250
[v _RCREG `VEuc  1 e 1 @409 ]
"1254
[v _TXREG `VEuc  1 e 1 @410 ]
"1258
[v _SPBRGL `VEuc  1 e 1 @411 ]
"1259
[v _SPBRG `VEuc  1 e 1 @411 ]
"1263
[v _SPBRGH `VEuc  1 e 1 @412 ]
"1268
[v _RCSTA `VEuc  1 e 1 @413 ]
"1271
[v _RX9D `VEb  1 e 0 @3304 ]
"1273
[v _OERR `VEb  1 e 0 @3305 ]
"1275
[v _FERR `VEb  1 e 0 @3306 ]
"1277
[v _ADDEN `VEb  1 e 0 @3307 ]
"1279
[v _CREN `VEb  1 e 0 @3308 ]
"1281
[v _SREN `VEb  1 e 0 @3309 ]
"1283
[v _RX9 `VEb  1 e 0 @3310 ]
"1285
[v _SPEN `VEb  1 e 0 @3311 ]
"1298
[v _RCSTAbits `VES442  1 e 1 @413 ]
"1303
[v _TXSTA `VEuc  1 e 1 @414 ]
"1306
[v _TX9D `VEb  1 e 0 @3312 ]
"1308
[v _TRMT `VEb  1 e 0 @3313 ]
"1310
[v _BRGH `VEb  1 e 0 @3314 ]
"1312
[v _SENDB `VEb  1 e 0 @3315 ]
"1314
[v _SYNC `VEb  1 e 0 @3316 ]
"1316
[v _TXEN `VEb  1 e 0 @3317 ]
"1318
[v _TX9 `VEb  1 e 0 @3318 ]
"1320
[v _CSRC `VEb  1 e 0 @3319 ]
"1333
[v _TXSTAbits `VES442  1 e 1 @414 ]
"1338
[v _BAUDCON `VEuc  1 e 1 @415 ]
"1341
[v _ABDEN `VEb  1 e 0 @3320 ]
"1343
[v _WUE `VEb  1 e 0 @3321 ]
"1345
[v _BRG16 `VEb  1 e 0 @3323 ]
"1347
[v _SCKP `VEb  1 e 0 @3324 ]
"1349
[v _RCIDL `VEb  1 e 0 @3326 ]
"1351
[v _ABDOVF `VEb  1 e 0 @3327 ]
"1364
[v _BAUDCONbits `VES442  1 e 1 @415 ]
"1373
[v _WPUB `VEuc  1 e 1 @525 ]
"1375
[v _WPUB0 `VEb  1 e 0 @4200 ]
"1376
[v _WPUB1 `VEb  1 e 0 @4201 ]
"1377
[v _WPUB2 `VEb  1 e 0 @4202 ]
"1378
[v _WPUB3 `VEb  1 e 0 @4203 ]
"1379
[v _WPUB4 `VEb  1 e 0 @4204 ]
"1380
[v _WPUB5 `VEb  1 e 0 @4205 ]
"1381
[v _WPUB6 `VEb  1 e 0 @4206 ]
"1382
[v _WPUB7 `VEb  1 e 0 @4207 ]
"1395
[v _WPUBbits `VES442  1 e 1 @525 ]
"1399
[v _WPUE `VEuc  1 e 1 @528 ]
"1401
[v _WPUE3 `VEb  1 e 0 @4227 ]
"1408
[v _WPUEbits `VES1550  1 e 1 @528 ]
"1412
[v _SSPBUF `VEuc  1 e 1 @529 ]
"1413
[v _SSP1BUF `VEuc  1 e 1 @529 ]
"1417
[v _SSPADD `VEuc  1 e 1 @530 ]
"1418
[v _SSP1ADD `VEuc  1 e 1 @530 ]
"1422
[v _SSPMSK `VEuc  1 e 1 @531 ]
"1423
[v _SSP1MSK `VEuc  1 e 1 @531 ]
"1427
[v _SSPSTAT `VEuc  1 e 1 @532 ]
"1428
[v _SSP1STAT `VEuc  1 e 1 @532 ]
"1430
[v _BF `VEb  1 e 0 @4256 ]
"1431
[v _UA `VEb  1 e 0 @4257 ]
"1432
[v _R_nW `VEb  1 e 0 @4258 ]
"1433
[v _S `VEb  1 e 0 @4259 ]
"1434
[v _P `VEb  1 e 0 @4260 ]
"1435
[v _D_nA `VEb  1 e 0 @4261 ]
"1436
[v _CKE `VEb  1 e 0 @4262 ]
"1437
[v _SMP `VEb  1 e 0 @4263 ]
"1450
[v _SSPSTATbits `VES442  1 e 1 @532 ]
"1454
[v _SSPCON1 `VEuc  1 e 1 @533 ]
"1455
[v _SSPCON `VEuc  1 e 1 @533 ]
"1456
[v _SSP1CON1 `VEuc  1 e 1 @533 ]
"1458
[v _CKP `VEb  1 e 0 @4268 ]
"1459
[v _SSPEN `VEb  1 e 0 @4269 ]
"1460
[v _SSPOV `VEb  1 e 0 @4270 ]
"1461
[v _WCOL `VEb  1 e 0 @4271 ]
"1462
[v _SSPM0 `VEb  1 e 0 @4264 ]
"1463
[v _SSPM1 `VEb  1 e 0 @4265 ]
"1464
[v _SSPM2 `VEb  1 e 0 @4266 ]
"1465
[v _SSPM3 `VEb  1 e 0 @4267 ]
"1481
[v _SSPCON1bits `VES1615  1 e 1 @533 ]
"1485
[v _SSPCON2 `VEuc  1 e 1 @534 ]
"1486
[v _SSP1CON2 `VEuc  1 e 1 @534 ]
"1488
[v _SEN `VEb  1 e 0 @4272 ]
"1489
[v _RSEN `VEb  1 e 0 @4273 ]
"1490
[v _PEN `VEb  1 e 0 @4274 ]
"1491
[v _RCEN `VEb  1 e 0 @4275 ]
"1492
[v _ACKEN `VEb  1 e 0 @4276 ]
"1493
[v _ACKDT `VEb  1 e 0 @4277 ]
"1494
[v _ACKSTAT `VEb  1 e 0 @4278 ]
"1495
[v _GCEN `VEb  1 e 0 @4279 ]
"1508
[v _SSPCON2bits `VES442  1 e 1 @534 ]
"1512
[v _SSPCON3 `VEuc  1 e 1 @535 ]
"1513
[v _SSP1CON3 `VEuc  1 e 1 @535 ]
"1515
[v _DHEN `VEb  1 e 0 @4280 ]
"1516
[v _AHEN `VEb  1 e 0 @4281 ]
"1517
[v _SBCDE `VEb  1 e 0 @4282 ]
"1518
[v _SDAHT `VEb  1 e 0 @4283 ]
"1519
[v _BOEN `VEb  1 e 0 @4284 ]
"1520
[v _SCIE `VEb  1 e 0 @4285 ]
"1521
[v _PCIE `VEb  1 e 0 @4286 ]
"1522
[v _ACKTIM `VEb  1 e 0 @4287 ]
"1535
[v _SSPCON3bits `VES442  1 e 1 @535 ]
"1544
[v _CCPR1L `VEuc  1 e 1 @657 ]
"1548
[v _CCPR1H `VEuc  1 e 1 @658 ]
"1552
[v _CCP1CON `VEuc  1 e 1 @659 ]
"1554
[v _CCP1M0 `VEb  1 e 0 @5272 ]
"1555
[v _CCP1M1 `VEb  1 e 0 @5273 ]
"1556
[v _CCP1M2 `VEb  1 e 0 @5274 ]
"1557
[v _CCP1M3 `VEb  1 e 0 @5275 ]
"1558
[v _DC1B0 `VEb  1 e 0 @5276 ]
"1559
[v _DC1B1 `VEb  1 e 0 @5277 ]
"1577
[v _CCP1CONbits `VES1714  1 e 1 @659 ]
"1581
[v _CCPR2L `VEuc  1 e 1 @664 ]
"1585
[v _CCPR2H `VEuc  1 e 1 @665 ]
"1589
[v _CCP2CON `VEuc  1 e 1 @666 ]
"1591
[v _CCP2M0 `VEb  1 e 0 @5328 ]
"1592
[v _CCP2M1 `VEb  1 e 0 @5329 ]
"1593
[v _CCP2M2 `VEb  1 e 0 @5330 ]
"1594
[v _CCP2M3 `VEb  1 e 0 @5331 ]
"1595
[v _DC2B0 `VEb  1 e 0 @5332 ]
"1596
[v _DC2B1 `VEb  1 e 0 @5333 ]
"1614
[v _CCP2CONbits `VES1714  1 e 1 @666 ]
"1624
[v _IOCBP `VEuc  1 e 1 @916 ]
"1626
[v _IOCBP0 `VEb  1 e 0 @7328 ]
"1627
[v _IOCBP1 `VEb  1 e 0 @7329 ]
"1628
[v _IOCBP2 `VEb  1 e 0 @7330 ]
"1629
[v _IOCBP3 `VEb  1 e 0 @7331 ]
"1630
[v _IOCBP4 `VEb  1 e 0 @7332 ]
"1631
[v _IOCBP5 `VEb  1 e 0 @7333 ]
"1632
[v _IOCBP6 `VEb  1 e 0 @7334 ]
"1633
[v _IOCBP7 `VEb  1 e 0 @7335 ]
"1646
[v _IOCBPbits `VES442  1 e 1 @916 ]
"1651
[v _IOCBN `VEuc  1 e 1 @917 ]
"1653
[v _IOCBN0 `VEb  1 e 0 @7336 ]
"1654
[v _IOCBN1 `VEb  1 e 0 @7337 ]
"1655
[v _IOCBN2 `VEb  1 e 0 @7338 ]
"1656
[v _IOCBN3 `VEb  1 e 0 @7339 ]
"1657
[v _IOCBN4 `VEb  1 e 0 @7340 ]
"1658
[v _IOCBN5 `VEb  1 e 0 @7341 ]
"1659
[v _IOCBN6 `VEb  1 e 0 @7342 ]
"1660
[v _IOCBN7 `VEb  1 e 0 @7343 ]
"1673
[v _IOCBNbits `VES442  1 e 1 @917 ]
"1678
[v _IOCBF `VEuc  1 e 1 @918 ]
"1680
[v _IOCBF0 `VEb  1 e 0 @7344 ]
"1681
[v _IOCBF1 `VEb  1 e 0 @7345 ]
"1682
[v _IOCBF2 `VEb  1 e 0 @7346 ]
"1683
[v _IOCBF3 `VEb  1 e 0 @7347 ]
"1684
[v _IOCBF4 `VEb  1 e 0 @7348 ]
"1685
[v _IOCBF5 `VEb  1 e 0 @7349 ]
"1686
[v _IOCBF6 `VEb  1 e 0 @7350 ]
"1687
[v _IOCBF7 `VEb  1 e 0 @7351 ]
"1700
[v _IOCBFbits `VES442  1 e 1 @918 ]
"1709
[v _STATUS_SHAD `VEuc  1 e 1 @4068 ]
"1711
[v _C_SHAD `VEb  1 e 0 @32544 ]
"1712
[v _DC_SHAD `VEb  1 e 0 @32545 ]
"1713
[v _Z_SHAD `VEb  1 e 0 @32546 ]
"1721
[v _STATUS_SHADbits `VES1868  1 e 1 @4068 ]
"1725
[v _WREG_SHAD `VEuc  1 e 1 @4069 ]
"1729
[v _BSR_SHAD `VEuc  1 e 1 @4070 ]
"1736
[v _BSR_SHADbits `VES1879  1 e 1 @4070 ]
"1740
[v _PCLATH_SHAD `VEuc  1 e 1 @4071 ]
"1747
[v _PCLATH_SHADbits `VES376  1 e 1 @4071 ]
"1751
[v _FSR0L_SHAD `VEuc  1 e 1 @4072 ]
"1755
[v _FSR0H_SHAD `VEuc  1 e 1 @4073 ]
"1759
[v _FSR1L_SHAD `VEuc  1 e 1 @4074 ]
"1763
[v _FSR1H_SHAD `VEuc  1 e 1 @4075 ]
"1768
[v _STKPTR `VEuc  1 e 1 @4077 ]
"1775
[v _STKPTRbits `VES1879  1 e 1 @4077 ]
"1780
[v _TOSL `VEuc  1 e 1 @4078 ]
"1785
[v _TOSH `VEuc  1 e 1 @4079 ]
"1792
[v _TOSHbits `VES376  1 e 1 @4079 ]
"53 G:\Program\PIC\6.Swtich_2KEY_TRIAC\Relese\../Release/Switch_2Key_Triac.h
[v _Product `*.2S19  1 e 1 0 ]
"54
[v _VarProduct `S19  1 e 26 0 ]
"82
[v _VarTMain `S24  1 e 12 0 ]
"83
[v _TMain `*.2S24  1 e 1 0 ]
"38 G:\Program\PIC\Header_File\../Header_File/Buzzer_A1.h
[v _VarBuzzer `S100  1 e 9 0 ]
"39
[v _Buzzer `*.0S100  1 e 1 0 ]
"161 G:\Program\PIC\Header_File\../Header_File/CC2500_A1.h
[v _CC2500_rfSettings `DC[47]uc  1 e 47 0 ]
"218
[v _CC2500_registers_address `DC[47]uc  1 e 47 0 ]
"274
[v _CC2500_Enable `b  1 e 0 0 ]
"275
[v _Receive_OK `b  1 e 0 0 ]
[v _Transceive_OK `b  1 e 0 0 ]
"276
[v _Transceive_GO `b  1 e 0 0 ]
[v _Receive_GO `b  1 e 0 0 ]
"277
[v _TxStatus `b  1 e 0 0 ]
[v _RxStatus `b  1 e 0 0 ]
"278
[v _RF_Count `ui  1 e 2 0 ]
"279
[v _SPI0Buffer `uc  1 e 1 0 ]
"280
[v _r_data `uc  1 e 1 0 ]
"281
[v _s_data `uc  1 e 1 0 ]
"282
[v _r_address `uc  1 e 1 0 ]
"283
[v _RF_Data `[21]uc  1 e 21 0 ]
"284
[v _RSSI `uc  1 e 1 0 ]
"285
[v _CRC `uc  1 e 1 0 ]
"286
[v _Rx_Length `uc  1 e 1 0 ]
"287
[v _Tx_Length `uc  1 e 1 0 ]
"292
[v _CC2500_patable_vaule `DC[8]uc  1 e 8 0 ]
"16 G:\Program\PIC\Header_File\../Header_File/DelayOff_A1.h
[v _DelayOffSw1 `*.0S289  1 e 1 0 ]
"17
[v _VarDelayOffSw1 `S289  1 e 5 0 ]
"36
[v _DelayOffSw2 `*.0S289  1 e 1 0 ]
"37
[v _VarDelayOffSw2 `S289  1 e 5 0 ]
"55
[v _DelayOffSw3 `*.0S289  1 e 1 0 ]
"56
[v _VarDelayOffSw3 `S289  1 e 5 0 ]
"50 G:\Program\PIC\Header_File\../Header_File/Dimmer_A1.h
[v _VarDimmerLights1 `S201  1 e 11 0 ]
"51
[v _DimmerLights1 `*.0S201  1 e 1 0 ]
"79
[v _VarDimmerLights2 `S201  1 e 11 0 ]
"80
[v _DimmerLights2 `*.0S201  1 e 1 0 ]
"110
[v _VarDimmerLights3 `S201  1 e 11 0 ]
"111
[v _DimmerLights3 `*.2S201  1 e 1 0 ]
"146
[v _Dimmable `*.0S280  1 e 1 0 ]
"147
[v _VarDimmable `S280  1 e 2 0 ]
"36 G:\Program\PIC\Header_File\../Header_File/LED_A1.h
[v _VarErrLED `S121  1 e 4 0 ]
"37
[v __ErrLED `*.0S121  1 e 1 0 ]
"49
[v _VarLED1 `S121  1 e 4 0 ]
"50
[v __LED1 `*.0S121  1 e 1 0 ]
"62
[v _VarLED2 `S121  1 e 4 0 ]
"63
[v __LED2 `*.0S121  1 e 1 0 ]
"75
[v _VarLED3 `S121  1 e 4 0 ]
"76
[v __LED3 `*.0S121  1 e 1 0 ]
"219 G:\Program\PIC\Header_File\../Header_File/MCU_16F1516_A.h
[v _VarTimer0 `S1913  1 e 7 0 ]
"220
[v _Timer0 `*.0S1913  1 e 1 0 ]
"613
[v _Memory `*.2S1924  1 e 1 0 ]
"614
[v _VarMemory `S1924  1 e 37 0 ]
"68 G:\Program\PIC\Header_File\../Header_File/RF_Control_A1.h
[v _RF `*.0S171  1 e 1 0 ]
"69
[v _VarRF `S171  1 e 2 0 ]
"77
[v _RFsw1 `*.0S190  1 e 1 0 ]
"78
[v _VarRFsw1 `S190  1 e 1 0 ]
"87
[v _RFsw2 `*.0S190  1 e 1 0 ]
"88
[v _VarRFsw2 `S190  1 e 1 0 ]
"97
[v _RFsw3 `*.0S190  1 e 1 0 ]
"98
[v _VarRFsw3 `S190  1 e 1 0 ]
"50 G:\Program\PIC\Header_File\../Header_File/Switch_A1.h
[v _VarSw1 `S49  1 e 9 0 ]
"51
[v _Sw1 `*.0S49  1 e 1 0 ]
"70
[v _VarSw2 `S49  1 e 9 0 ]
"71
[v _Sw2 `*.0S49  1 e 1 0 ]
"90
[v _VarSw3 `S49  1 e 9 0 ]
"91
[v _Sw3 `*.0S49  1 e 1 0 ]
"6 G:\Program\PIC\Header_File\../Header_File/SYSC_A.h
[v _MSYSC_Signal `b  1 e 0 0 ]
"7 G:\Program\PIC\Source_File\main.c
[v _main `(v  1 e 0 0 ]
{
"51
} 0
"61
[v _MainT `(v  1 e 0 0 ]
{
"101
} 0
"11 G:\Program\PIC\Source_File\RF_Control_A1.c
[v _RF_Main `(v  1 e 0 0 ]
{
"13
} 0
"56 E:\MyBackup\20140709\Program\PIC\Source_File\MCU_16f1516_A.c
[v _Flash_Memory_Main `(v  1 e 0 0 ]
{
"58
} 0
"27 G:\Program\PIC\Source_File\RF_Control_A1.c
[v _setRF_Enable `(v  1 e 0 0 ]
{
[v setRF_Enable@command `uc  1 a 1 wreg ]
[v setRF_Enable@command `uc  1 a 1 wreg ]
"29
} 0
"32
[v _getRxData `(v  1 e 0 0 ]
{
"35
} 0
"100 G:\Program\PIC\Source_File\CC2500_A1.c
[v _CC2500_PowerOnInitial `(v  1 e 0 0 ]
{
"114
} 0
"79 E:\MyBackup\20140709\Program\PIC\Source_File\MCU_16f1516_A.c
[v _Flash_Memory_Modify `(v  1 e 0 0 ]
{
"80
[v Flash_Memory_Modify@i `uc  1 a 1 7 ]
"82
} 0
"51
[v _Flash_Memory_Initial `(v  1 e 0 0 ]
{
"54
} 0
"17 G:\Program\PIC\Source_File\Dimmer_A1.c
[v _setDimmerLights3 `(v  1 e 0 0 ]
{
[v setDimmerLights3@status `uc  1 a 1 wreg ]
[v setDimmerLights3@status `uc  1 a 1 wreg ]
"19
} 0
"12
[v _setDimmerLights2 `(v  1 e 0 0 ]
{
[v setDimmerLights2@status `uc  1 a 1 wreg ]
[v setDimmerLights2@status `uc  1 a 1 wreg ]
"14
} 0
"7
[v _setDimmerLights1 `(v  1 e 0 0 ]
{
[v setDimmerLights1@status `uc  1 a 1 wreg ]
[v setDimmerLights1@status `uc  1 a 1 wreg ]
"9
} 0
"16 G:\Program\PIC\Source_File\RF_Control_A1.c
[v _RF_RxDisable `(v  1 e 0 0 ]
{
"18
} 0
"204 G:\Program\PIC\Source_File\CC2500_A1.c
[v _CC2500_SIDLEMode `(v  1 e 0 0 ]
{
"207
} 0
"193
[v _CC2500_FrequencyCabr `(v  1 e 0 0 ]
{
"199
} 0
"185
[v _CC2500_ClearRXFIFO `(v  1 e 0 0 ]
{
"188
} 0
"177
[v _CC2500_ClearTXFIFO `(v  1 e 0 0 ]
{
"180
} 0
"161
[v _CC2500_InitPATable `(v  1 e 0 0 ]
{
"162
[v CC2500_InitPATable@loop_d `uc  1 a 1 2 ]
"163
[v CC2500_InitPATable@temp `uc  1 a 1 1 ]
"172
} 0
"143
[v _CC2500_InitSetREG `(v  1 e 0 0 ]
{
"144
[v CC2500_InitSetREG@loop_c `uc  1 a 1 3 ]
"145
[v CC2500_InitSetREG@temp2 `uc  1 a 1 2 ]
[v CC2500_InitSetREG@temp1 `uc  1 a 1 1 ]
"156
} 0
"58
[v _CC2500_RxData `(v  1 e 0 0 ]
{
"59
[v CC2500_RxData@loop_f `uc  1 a 1 0 ]
"95
} 0
"30
[v _CC2500_TxData `(v  1 e 0 0 ]
{
"31
[v CC2500_TxData@loop_e `uc  1 a 1 0 ]
"53
} 0
"75 E:\MyBackup\20140709\Program\PIC\Source_File\MCU_16f1516_A.c
[v _Flash_Memory_Erasing `(v  1 e 0 0 ]
{
"77
} 0
"70
[v _Flash_Memory_Write `(v  1 e 0 0 ]
{
"71
[v Flash_Memory_Write@i `uc  1 a 1 4 ]
"73
} 0
"32 G:\Program\PIC\Source_File\Dimmer_A1.c
[v _setDimmerLights3_Adj `(v  1 e 0 0 ]
{
[v setDimmerLights3_Adj@status `uc  1 a 1 wreg ]
[v setDimmerLights3_Adj@status `uc  1 a 1 wreg ]
"34
} 0
"27
[v _setDimmerLights2_Adj `(v  1 e 0 0 ]
{
[v setDimmerLights2_Adj@status `uc  1 a 1 wreg ]
[v setDimmerLights2_Adj@status `uc  1 a 1 wreg ]
"29
} 0
"22
[v _setDimmerLights1_Adj `(v  1 e 0 0 ]
{
[v setDimmerLights1_Adj@status `uc  1 a 1 wreg ]
[v setDimmerLights1_Adj@status `uc  1 a 1 wreg ]
"24
} 0
"35 G:\Program\PIC\Source_File\LED_A1.c
[v _LED_Main `(v  1 e 0 0 ]
{
"40
} 0
"38 G:\Program\PIC\Source_File\RF_Control_A1.c
[v _setRF_DimmerValue `(v  1 e 0 0 ]
{
[v setRF_DimmerValue@lights `uc  1 a 1 wreg ]
[v setRF_DimmerValue@lights `uc  1 a 1 wreg ]
"40
} 0
"255 G:\Program\PIC\Source_File\CC2500_A1.c
[v _CC2500_WriteREG `(v  1 e 0 0 ]
{
[v CC2500_WriteREG@w_addr `uc  1 a 1 wreg ]
[v CC2500_WriteREG@w_addr `uc  1 a 1 wreg ]
[v CC2500_WriteREG@value `uc  1 p 1 5 ]
"266
} 0
"119
[v _CC2500_PowerRST `(v  1 e 0 0 ]
{
"138
} 0
"303
[v _CC2500_ReadStatus `(v  1 e 0 0 ]
{
[v CC2500_ReadStatus@status_addr `uc  1 a 1 wreg ]
[v CC2500_ReadStatus@status_addr `uc  1 a 1 wreg ]
"317
} 0
"287
[v _CC2500_WriteCommand `(v  1 e 0 0 ]
{
[v CC2500_WriteCommand@command `uc  1 a 1 wreg ]
[v CC2500_WriteCommand@command `uc  1 a 1 wreg ]
"298
} 0
"60 E:\MyBackup\20140709\Program\PIC\Source_File\MCU_16f1516_A.c
[v _Flash_Memory_Unlock `(v  1 e 0 0 ]
{
"62
} 0
"42 G:\Program\PIC\Source_File\OverLoad_A.c
[v _setLoad_JudgeValue `(v  1 e 0 0 ]
{
"44
} 0
"27
[v _setLoadtoEnable `(v  1 e 0 0 ]
{
"29
} 0
"17
[v _setLoad_GO_On `(v  1 e 0 0 ]
{
"19
} 0
"55 G:\Program\PIC\Source_File\main.c
[v _MainT_Initial `(v  1 e 0 0 ]
{
"58
} 0
"62 G:\Program\PIC\Source_File\Dimmer_A1.c
[v _Dimmer_setOverLoad_GO_Off `(v  1 e 0 0 ]
{
"64
} 0
"27 G:\Program\PIC\Source_File\LED_A1.c
[v _LED_Initial `(v  1 e 0 0 ]
{
"32
} 0
"43 G:\Program\PIC\Source_File\RF_Control_A1.c
[v _setRF_DimmerLights `(v  1 e 0 0 ]
{
[v setRF_DimmerLights@lights `uc  1 a 1 wreg ]
[v setRF_DimmerLights@lights `uc  1 a 1 wreg ]
[v setRF_DimmerLights@on `uc  1 p 1 3 ]
[v setRF_DimmerLights@value `uc  1 p 1 4 ]
"45
} 0
"37 G:\Program\PIC\Source_File\Dimmer_A1.c
[v _getStartValue `(uc  1 e 1 0 ]
{
"39
} 0
"48 G:\Program\PIC\Source_File\RF_Control_A1.c
[v _DelayTimejudge `(uc  1 e 1 0 ]
{
[v DelayTimejudge@value `uc  1 a 1 wreg ]
"49
[v DelayTimejudge@i `uc  1 a 1 4 ]
"48
[v DelayTimejudge@value `uc  1 a 1 wreg ]
"52
} 0
"21
[v _setTxData `(v  1 e 0 0 ]
{
"23
} 0
"6
[v _RF_Initial `(v  1 e 0 0 ]
{
"8
} 0
"322 G:\Program\PIC\Source_File\CC2500_A1.c
[v _DelayTime_1us `(v  1 e 0 0 ]
{
"323
[v DelayTime_1us@j `ui  1 a 2 2 ]
[v DelayTime_1us@i `ui  1 a 2 0 ]
"322
[v DelayTime_1us@count `i  1 p 2 3 ]
"327
} 0
"235
[v _CC2500_ReadByte `(v  1 e 0 0 ]
{
"236
[v CC2500_ReadByte@loop_b `uc  1 a 1 4 ]
"250
} 0
"215
[v _CC2500_WriteByte `(v  1 e 0 0 ]
{
"216
[v CC2500_WriteByte@loop_a `uc  1 a 1 4 ]
"230
} 0
"23 G:\Program\PIC\Source_File\Buzzer_A1.c
[v _Buzzer_Main `(v  1 e 0 0 ]
{
"25
} 0
"18
[v _Buzzer_Initial `(v  1 e 0 0 ]
{
"20
} 0
"8
[v _setBuzzer `(v  1 e 0 0 ]
{
[v setBuzzer@count `uc  1 a 1 wreg ]
[v setBuzzer@count `uc  1 a 1 wreg ]
[v setBuzzer@time `i  1 p 2 3 ]
"10
} 0
"64 E:\MyBackup\20140709\Program\PIC\Source_File\MCU_16f1516_A.c
[v _Flash_Memory_Read `(uc  1 e 1 0 ]
{
[v Flash_Memory_Read@address `uc  1 a 1 wreg ]
"65
[v Flash_Memory_Read@ret `uc  1 a 1 6 ]
[v Flash_Memory_Read@i `uc  1 a 1 4 ]
"64
[v Flash_Memory_Read@address `uc  1 a 1 wreg ]
"68
} 0
"22 G:\Program\PIC\Source_File\LED_A1.c
[v _setLED3 `(v  1 e 0 0 ]
{
[v setLED3@status `uc  1 a 1 wreg ]
[v setLED3@status `uc  1 a 1 wreg ]
"24
} 0
"17
[v _setLED2 `(v  1 e 0 0 ]
{
[v setLED2@status `uc  1 a 1 wreg ]
[v setLED2@status `uc  1 a 1 wreg ]
"19
} 0
"12
[v _setLED1 `(v  1 e 0 0 ]
{
[v setLED1@status `uc  1 a 1 wreg ]
[v setLED1@status `uc  1 a 1 wreg ]
"14
} 0
"12 E:\MyBackup\20140709\Program\PIC\Source_File\MCU_16f1516_A.c
[v _ISR `I(v  1 e 0 @3 ]
{
"25
} 0
"42 G:\Program\PIC\Source_File\OverLoad_A.c
[v i1_setLoad_JudgeValue `(v  1 e 0 0 ]
{
"44
} 0
"22 G:\Program\PIC\Source_File\LED_A1.c
[v i1_setLED3 `(v  1 e 0 0 ]
{
[v i1setLED3@status `uc  1 a 1 wreg ]
[v i1setLED3@status `uc  1 a 1 wreg ]
"24
} 0
"17
[v i1_setLED2 `(v  1 e 0 0 ]
{
[v i1setLED2@status `uc  1 a 1 wreg ]
[v i1setLED2@status `uc  1 a 1 wreg ]
"19
} 0
"12
[v i1_setLED1 `(v  1 e 0 0 ]
{
[v i1setLED1@status `uc  1 a 1 wreg ]
[v i1setLED1@status `uc  1 a 1 wreg ]
"14
} 0
"42 G:\Program\PIC\Source_File\Dimmer_A1.c
[v _Dimmer_Close `(v  1 e 0 0 ]
{
"44
} 0
