;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 106
	SUB @121, 106
	SUB 420, 93
	ADD 10, 20
	SUB 0, 0
	ADD 100, 9
	MOV @824, @9
	ADD #270, <0
	MOV @824, @9
	ADD 10, 20
	SUB #121, 102
	SUB @0, @2
	ADD #270, <0
	SUB 20, @12
	SLT 20, @12
	SUB @121, 106
	SUB @0, @2
	ADD #270, <0
	SUB @0, @2
	ADD 10, 20
	MOV -7, <20
	MOV -7, <20
	SUB <12, @10
	SUB <12, @10
	ADD #270, <0
	SUB @627, 106
	SUB 20, @12
	SUB 20, @12
	SUB #72, @70
	MOV -7, <20
	SUB #72, @70
	CMP <12, @10
	JMP @12, #200
	CMP <12, @10
	ADD #270, <0
	SLT 726, 0
	SUB @627, 106
	SUB -1, <-90
	SUB @121, 106
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	SPL 100, 201
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -207, <-120
