
- NASM Map file ---------------------------------------------------------------

Source file:  reset.S
Output file:  reset

-- Program origin -------------------------------------------------------------

000C0000

-- Sections (summary) ---------------------------------------------------------

Vstart            Start             Stop              Length    Class     Name
           C0000             C0000             C0002  00000002  progbits  .text
           FE000             FE000             FE000  00000000  progbits  .ibmdata
           FE05B             FE05B             FE067  0000000C  progbits  .ibmtext
           FFC00             FFC00             FFC0E  0000000E  progbits  .data
           FFD00             FFD00             FFF82  00000282  progbits  .setup
           FFFF0             FFFF0             FFFF5  00000005  progbits  .restart
           FFFF8             FFFF8            100000  00000008  progbits  .version

-- Sections (detailed) --------------------------------------------------------

---- Section .text ------------------------------------------------------------

class:     progbits
length:                   2
start:                C0000
align:                  100
follows:   not defined
vstart:               C0000
valign:    not defined
vfollows:  not defined

---- Section .ibmdata ---------------------------------------------------------

class:     progbits
length:                   0
start:                FE000
align:     not defined
follows:   not defined
vstart:               FE000
valign:    not defined
vfollows:  not defined

---- Section .ibmtext ---------------------------------------------------------

class:     progbits
length:                   C
start:                FE05B
align:     not defined
follows:   not defined
vstart:               FE05B
valign:    not defined
vfollows:  not defined

---- Section .data ------------------------------------------------------------

class:     progbits
length:                   E
start:                FFC00
align:                  100
follows:   not defined
vstart:               FFC00
valign:    not defined
vfollows:  not defined

---- Section .setup -----------------------------------------------------------

class:     progbits
length:                 282
start:                FFD00
align:     not defined
follows:   not defined
vstart:               FFD00
valign:    not defined
vfollows:  not defined

---- Section .restart ---------------------------------------------------------

class:     progbits
length:                   5
start:                FFFF0
align:     not defined
follows:   not defined
vstart:               FFFF0
valign:    not defined
vfollows:  not defined

---- Section .version ---------------------------------------------------------

class:     progbits
length:                   8
start:                FFFF8
align:                    4
follows:   not defined
vstart:               FFFF8
valign:    not defined
vfollows:  not defined

-- Symbols --------------------------------------------------------------------

---- No Section ---------------------------------------------------------------

Value     Name
0000FFFE  RELREG_REG
000000FF  RELREG_DEF
0000FFA0  UMCS_REG
0000FFA2  LMCS_REG
0000FFA4  PACS_REG
0000FFA6  MMCS_REG
0000FFA8  MPCS_REG
0000C03F  UMCS_256K_W3
00001FFF  LMCS_128K_W3
0000003F  PACS_0x00000_W3
000021FF  MMCS_DEF
0000C0BF  MPCS_DEF
0000FF52  TIMER0_MAXCNTA
0000FF56  TIMER0_CON
0000FF5A  TIMER1_MAXCNTA
0000FF5E  TIMER1_CON
00000000  PCS0
00000080  PCS1
00000100  PCS2
00000180  PCS3
00000000  UART_BASE
00000000  UART_THR
00000000  UART_RBR
00000000  UART_DLL
00000001  UART_IER
00000001  UART_DLH
00000002  UART_IIR
00000002  UART_FCR
00000003  UART_LCR
00000004  UART_MCR
00000005  UART_LSR
00000006  UART_MSR
00000002  UART_EFR
00000080  UART_LCR_DLAB
000000BF  UART_LCR_EFR
00000001  UART_FCR_FIFOENABLE
00000002  UART_FCR_RXRESET
00000004  UART_FCR_TXRESET
00000007  UART_FCR_FIFOSETUP
00000020  UART_LSR_THREMPTY
00000001  UART_LSR_RBRDATA
00000080  UART_EFR_AUTOCTS
00000040  UART_EFR_AUTORTS
000000C0  UART_EFR_HWHANDSHAKE
00000004  UART_2STOP
00000004  UART_15STOP
00000000  UART_1STOP
00000000  UART_NO_PARITY
00000003  UART_8BITS
00000002  UART_7BITS
00000001  UART_6BITS
00000000  UART_5BITS
00000078  BAUD_9600
00000080  RTC_BASE
00000002  RTC_MODE
00000080  RTC_SECONDS
00000082  RTC_MINUTES
00000084  RTC_HOURS
0000008A  RTC_CA
0000008B  RTC_CB
0000008C  RTC_CC
0000008D  RTC_CD
00000080  RTC_CB_SET
00000004  RTC_CB_DM_BIN
00000002  RTC_CB_24
00000001  RTC_CB_DSE


---- Section .text ------------------------------------------------------------

Real              Virtual           Name
           C0000             C0000  _8250_init
           C0000             C0000  _serial_putch
           C0000             C0000  _serial_getch
           C0000             C0000  _serial_puts
           C0000             C0000  _rtc_reset
           C0000             C0000  _mon

---- Section .ibmtext ---------------------------------------------------------

Real              Virtual           Name
           FE05B             FE05B  _warmreset
           FE060             FE060  _ibm_stack

---- Section .data ------------------------------------------------------------

Real              Virtual           Name
           FFC00             FFC00  SETUPSUM16
           FFC02             FFC02  UMCS
           FFC04             FFC04  LMCS
           FFC06             FFC06  PACS
           FFC08             FFC08  MMCS
           FFC0A             FFC0A  MPCS
           FFC0C             FFC0C  MAXRAM

---- Section .setup -----------------------------------------------------------

Real              Virtual           Name
           FFD00             FFD00  _setup
           FFD28             FFD28  _soc_failure
           FFD31             FFD31  _soc_passed
           FFD38             FFD38  _set_mem
           FFD4D             FFD4D  _set_pcs
           FFD5D             FFD5D  _test_setup_rom
           FFD66             FFD66  _test_setup_rom.loop
           FFD6D             FFD6D  _test_setup_rom.check
           FFD77             FFD77  _test_setup_rom.rom_failure
           FFD80             FFD80  _test_setup_rom.end
           FFD8D             FFD8D  _set_sp
           FFDB0             FFDB0  _test_ram_words
           FFDDC             FFDDC  _test_ram_words.ram_failure
           FFDDC             FFDDC  _test_ram_words.halt
           FFDE5             FFDE5  _test_ram_words.end
           FFDEC             FFDEC  _init_serial
           FFE20             FFE20  _check_rtc
           FFE41             FFE41  _check_rtc.datetime
           FFE81             FFE81  _check_rtc.bad_rtc
           FFE9E             FFE9E  _check_rtc.reset_rtc
           FFEDA             FFEDA  _check_rtc.end
           FFEDA             FFEDA  _finish
           FFEDF             FFEDF  _board_ok
           FFEE9             FFEE9  _datetime
           FFEF0             FFEF0  _bad_rtc
           FFEFB             FFEFB  _putch
           FFF00             FFF00  ..@48.wait_empty
           FFF0E             FFF0E  _puts
           FFF11             FFF11  ..@49.loop
           FFF1D             FFF1D  ..@50.wait_empty
           FFF2B             FFF2B  ..@49.end
           FFF2F             FFF2F  _getch
           FFF33             FFF33  ..@51.wait_data
           FFF3E             FFF3E  _putnibble
           FFF4B             FFF4B  _putnibble.hex
           FFF4E             FFF4E  _putnibble.print
           FFF54             FFF54  _putbyte
           FFF68             FFF68  _putdec
           FFF6D             FFF6D  _putdec.reduceprint
           FFF7C             FFF7C  _putdec.print

---- Section .restart ---------------------------------------------------------

Real              Virtual           Name
           FFFF0             FFFF0  _restart

---- Section .version ---------------------------------------------------------

Real              Virtual           Name
           FFFF8             FFFF8  _version

