
stm32f411_fw_icm20948.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b90  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000014  08002d28  08002d28  00012d28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002d3c  08002d3c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08002d3c  08002d3c  00012d3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002d44  08002d44  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002d44  08002d44  00012d44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002d48  08002d48  00012d48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002d4c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a4  2000000c  08002d58  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000b0  08002d58  000200b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000078d5  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000175f  00000000  00000000  00027911  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000750  00000000  00000000  00029070  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000688  00000000  00000000  000297c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000150d7  00000000  00000000  00029e48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008174  00000000  00000000  0003ef1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00081a1e  00000000  00000000  00047093  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000c8ab1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001bf4  00000000  00000000  000c8b04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	2000000c 	.word	0x2000000c
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08002d10 	.word	0x08002d10

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000010 	.word	0x20000010
 80001d4:	08002d10 	.word	0x08002d10

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b96e 	b.w	80004cc <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	4604      	mov	r4, r0
 8000210:	468c      	mov	ip, r1
 8000212:	2b00      	cmp	r3, #0
 8000214:	f040 8083 	bne.w	800031e <__udivmoddi4+0x116>
 8000218:	428a      	cmp	r2, r1
 800021a:	4617      	mov	r7, r2
 800021c:	d947      	bls.n	80002ae <__udivmoddi4+0xa6>
 800021e:	fab2 f282 	clz	r2, r2
 8000222:	b142      	cbz	r2, 8000236 <__udivmoddi4+0x2e>
 8000224:	f1c2 0020 	rsb	r0, r2, #32
 8000228:	fa24 f000 	lsr.w	r0, r4, r0
 800022c:	4091      	lsls	r1, r2
 800022e:	4097      	lsls	r7, r2
 8000230:	ea40 0c01 	orr.w	ip, r0, r1
 8000234:	4094      	lsls	r4, r2
 8000236:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800023a:	0c23      	lsrs	r3, r4, #16
 800023c:	fbbc f6f8 	udiv	r6, ip, r8
 8000240:	fa1f fe87 	uxth.w	lr, r7
 8000244:	fb08 c116 	mls	r1, r8, r6, ip
 8000248:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800024c:	fb06 f10e 	mul.w	r1, r6, lr
 8000250:	4299      	cmp	r1, r3
 8000252:	d909      	bls.n	8000268 <__udivmoddi4+0x60>
 8000254:	18fb      	adds	r3, r7, r3
 8000256:	f106 30ff 	add.w	r0, r6, #4294967295
 800025a:	f080 8119 	bcs.w	8000490 <__udivmoddi4+0x288>
 800025e:	4299      	cmp	r1, r3
 8000260:	f240 8116 	bls.w	8000490 <__udivmoddi4+0x288>
 8000264:	3e02      	subs	r6, #2
 8000266:	443b      	add	r3, r7
 8000268:	1a5b      	subs	r3, r3, r1
 800026a:	b2a4      	uxth	r4, r4
 800026c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000270:	fb08 3310 	mls	r3, r8, r0, r3
 8000274:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000278:	fb00 fe0e 	mul.w	lr, r0, lr
 800027c:	45a6      	cmp	lr, r4
 800027e:	d909      	bls.n	8000294 <__udivmoddi4+0x8c>
 8000280:	193c      	adds	r4, r7, r4
 8000282:	f100 33ff 	add.w	r3, r0, #4294967295
 8000286:	f080 8105 	bcs.w	8000494 <__udivmoddi4+0x28c>
 800028a:	45a6      	cmp	lr, r4
 800028c:	f240 8102 	bls.w	8000494 <__udivmoddi4+0x28c>
 8000290:	3802      	subs	r0, #2
 8000292:	443c      	add	r4, r7
 8000294:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000298:	eba4 040e 	sub.w	r4, r4, lr
 800029c:	2600      	movs	r6, #0
 800029e:	b11d      	cbz	r5, 80002a8 <__udivmoddi4+0xa0>
 80002a0:	40d4      	lsrs	r4, r2
 80002a2:	2300      	movs	r3, #0
 80002a4:	e9c5 4300 	strd	r4, r3, [r5]
 80002a8:	4631      	mov	r1, r6
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	b902      	cbnz	r2, 80002b2 <__udivmoddi4+0xaa>
 80002b0:	deff      	udf	#255	; 0xff
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d150      	bne.n	800035c <__udivmoddi4+0x154>
 80002ba:	1bcb      	subs	r3, r1, r7
 80002bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002c0:	fa1f f887 	uxth.w	r8, r7
 80002c4:	2601      	movs	r6, #1
 80002c6:	fbb3 fcfe 	udiv	ip, r3, lr
 80002ca:	0c21      	lsrs	r1, r4, #16
 80002cc:	fb0e 331c 	mls	r3, lr, ip, r3
 80002d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002d4:	fb08 f30c 	mul.w	r3, r8, ip
 80002d8:	428b      	cmp	r3, r1
 80002da:	d907      	bls.n	80002ec <__udivmoddi4+0xe4>
 80002dc:	1879      	adds	r1, r7, r1
 80002de:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002e2:	d202      	bcs.n	80002ea <__udivmoddi4+0xe2>
 80002e4:	428b      	cmp	r3, r1
 80002e6:	f200 80e9 	bhi.w	80004bc <__udivmoddi4+0x2b4>
 80002ea:	4684      	mov	ip, r0
 80002ec:	1ac9      	subs	r1, r1, r3
 80002ee:	b2a3      	uxth	r3, r4
 80002f0:	fbb1 f0fe 	udiv	r0, r1, lr
 80002f4:	fb0e 1110 	mls	r1, lr, r0, r1
 80002f8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002fc:	fb08 f800 	mul.w	r8, r8, r0
 8000300:	45a0      	cmp	r8, r4
 8000302:	d907      	bls.n	8000314 <__udivmoddi4+0x10c>
 8000304:	193c      	adds	r4, r7, r4
 8000306:	f100 33ff 	add.w	r3, r0, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x10a>
 800030c:	45a0      	cmp	r8, r4
 800030e:	f200 80d9 	bhi.w	80004c4 <__udivmoddi4+0x2bc>
 8000312:	4618      	mov	r0, r3
 8000314:	eba4 0408 	sub.w	r4, r4, r8
 8000318:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800031c:	e7bf      	b.n	800029e <__udivmoddi4+0x96>
 800031e:	428b      	cmp	r3, r1
 8000320:	d909      	bls.n	8000336 <__udivmoddi4+0x12e>
 8000322:	2d00      	cmp	r5, #0
 8000324:	f000 80b1 	beq.w	800048a <__udivmoddi4+0x282>
 8000328:	2600      	movs	r6, #0
 800032a:	e9c5 0100 	strd	r0, r1, [r5]
 800032e:	4630      	mov	r0, r6
 8000330:	4631      	mov	r1, r6
 8000332:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000336:	fab3 f683 	clz	r6, r3
 800033a:	2e00      	cmp	r6, #0
 800033c:	d14a      	bne.n	80003d4 <__udivmoddi4+0x1cc>
 800033e:	428b      	cmp	r3, r1
 8000340:	d302      	bcc.n	8000348 <__udivmoddi4+0x140>
 8000342:	4282      	cmp	r2, r0
 8000344:	f200 80b8 	bhi.w	80004b8 <__udivmoddi4+0x2b0>
 8000348:	1a84      	subs	r4, r0, r2
 800034a:	eb61 0103 	sbc.w	r1, r1, r3
 800034e:	2001      	movs	r0, #1
 8000350:	468c      	mov	ip, r1
 8000352:	2d00      	cmp	r5, #0
 8000354:	d0a8      	beq.n	80002a8 <__udivmoddi4+0xa0>
 8000356:	e9c5 4c00 	strd	r4, ip, [r5]
 800035a:	e7a5      	b.n	80002a8 <__udivmoddi4+0xa0>
 800035c:	f1c2 0320 	rsb	r3, r2, #32
 8000360:	fa20 f603 	lsr.w	r6, r0, r3
 8000364:	4097      	lsls	r7, r2
 8000366:	fa01 f002 	lsl.w	r0, r1, r2
 800036a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800036e:	40d9      	lsrs	r1, r3
 8000370:	4330      	orrs	r0, r6
 8000372:	0c03      	lsrs	r3, r0, #16
 8000374:	fbb1 f6fe 	udiv	r6, r1, lr
 8000378:	fa1f f887 	uxth.w	r8, r7
 800037c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000380:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000384:	fb06 f108 	mul.w	r1, r6, r8
 8000388:	4299      	cmp	r1, r3
 800038a:	fa04 f402 	lsl.w	r4, r4, r2
 800038e:	d909      	bls.n	80003a4 <__udivmoddi4+0x19c>
 8000390:	18fb      	adds	r3, r7, r3
 8000392:	f106 3cff 	add.w	ip, r6, #4294967295
 8000396:	f080 808d 	bcs.w	80004b4 <__udivmoddi4+0x2ac>
 800039a:	4299      	cmp	r1, r3
 800039c:	f240 808a 	bls.w	80004b4 <__udivmoddi4+0x2ac>
 80003a0:	3e02      	subs	r6, #2
 80003a2:	443b      	add	r3, r7
 80003a4:	1a5b      	subs	r3, r3, r1
 80003a6:	b281      	uxth	r1, r0
 80003a8:	fbb3 f0fe 	udiv	r0, r3, lr
 80003ac:	fb0e 3310 	mls	r3, lr, r0, r3
 80003b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003b4:	fb00 f308 	mul.w	r3, r0, r8
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d907      	bls.n	80003cc <__udivmoddi4+0x1c4>
 80003bc:	1879      	adds	r1, r7, r1
 80003be:	f100 3cff 	add.w	ip, r0, #4294967295
 80003c2:	d273      	bcs.n	80004ac <__udivmoddi4+0x2a4>
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d971      	bls.n	80004ac <__udivmoddi4+0x2a4>
 80003c8:	3802      	subs	r0, #2
 80003ca:	4439      	add	r1, r7
 80003cc:	1acb      	subs	r3, r1, r3
 80003ce:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003d2:	e778      	b.n	80002c6 <__udivmoddi4+0xbe>
 80003d4:	f1c6 0c20 	rsb	ip, r6, #32
 80003d8:	fa03 f406 	lsl.w	r4, r3, r6
 80003dc:	fa22 f30c 	lsr.w	r3, r2, ip
 80003e0:	431c      	orrs	r4, r3
 80003e2:	fa20 f70c 	lsr.w	r7, r0, ip
 80003e6:	fa01 f306 	lsl.w	r3, r1, r6
 80003ea:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003ee:	fa21 f10c 	lsr.w	r1, r1, ip
 80003f2:	431f      	orrs	r7, r3
 80003f4:	0c3b      	lsrs	r3, r7, #16
 80003f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80003fa:	fa1f f884 	uxth.w	r8, r4
 80003fe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000402:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000406:	fb09 fa08 	mul.w	sl, r9, r8
 800040a:	458a      	cmp	sl, r1
 800040c:	fa02 f206 	lsl.w	r2, r2, r6
 8000410:	fa00 f306 	lsl.w	r3, r0, r6
 8000414:	d908      	bls.n	8000428 <__udivmoddi4+0x220>
 8000416:	1861      	adds	r1, r4, r1
 8000418:	f109 30ff 	add.w	r0, r9, #4294967295
 800041c:	d248      	bcs.n	80004b0 <__udivmoddi4+0x2a8>
 800041e:	458a      	cmp	sl, r1
 8000420:	d946      	bls.n	80004b0 <__udivmoddi4+0x2a8>
 8000422:	f1a9 0902 	sub.w	r9, r9, #2
 8000426:	4421      	add	r1, r4
 8000428:	eba1 010a 	sub.w	r1, r1, sl
 800042c:	b2bf      	uxth	r7, r7
 800042e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000432:	fb0e 1110 	mls	r1, lr, r0, r1
 8000436:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800043a:	fb00 f808 	mul.w	r8, r0, r8
 800043e:	45b8      	cmp	r8, r7
 8000440:	d907      	bls.n	8000452 <__udivmoddi4+0x24a>
 8000442:	19e7      	adds	r7, r4, r7
 8000444:	f100 31ff 	add.w	r1, r0, #4294967295
 8000448:	d22e      	bcs.n	80004a8 <__udivmoddi4+0x2a0>
 800044a:	45b8      	cmp	r8, r7
 800044c:	d92c      	bls.n	80004a8 <__udivmoddi4+0x2a0>
 800044e:	3802      	subs	r0, #2
 8000450:	4427      	add	r7, r4
 8000452:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000456:	eba7 0708 	sub.w	r7, r7, r8
 800045a:	fba0 8902 	umull	r8, r9, r0, r2
 800045e:	454f      	cmp	r7, r9
 8000460:	46c6      	mov	lr, r8
 8000462:	4649      	mov	r1, r9
 8000464:	d31a      	bcc.n	800049c <__udivmoddi4+0x294>
 8000466:	d017      	beq.n	8000498 <__udivmoddi4+0x290>
 8000468:	b15d      	cbz	r5, 8000482 <__udivmoddi4+0x27a>
 800046a:	ebb3 020e 	subs.w	r2, r3, lr
 800046e:	eb67 0701 	sbc.w	r7, r7, r1
 8000472:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000476:	40f2      	lsrs	r2, r6
 8000478:	ea4c 0202 	orr.w	r2, ip, r2
 800047c:	40f7      	lsrs	r7, r6
 800047e:	e9c5 2700 	strd	r2, r7, [r5]
 8000482:	2600      	movs	r6, #0
 8000484:	4631      	mov	r1, r6
 8000486:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800048a:	462e      	mov	r6, r5
 800048c:	4628      	mov	r0, r5
 800048e:	e70b      	b.n	80002a8 <__udivmoddi4+0xa0>
 8000490:	4606      	mov	r6, r0
 8000492:	e6e9      	b.n	8000268 <__udivmoddi4+0x60>
 8000494:	4618      	mov	r0, r3
 8000496:	e6fd      	b.n	8000294 <__udivmoddi4+0x8c>
 8000498:	4543      	cmp	r3, r8
 800049a:	d2e5      	bcs.n	8000468 <__udivmoddi4+0x260>
 800049c:	ebb8 0e02 	subs.w	lr, r8, r2
 80004a0:	eb69 0104 	sbc.w	r1, r9, r4
 80004a4:	3801      	subs	r0, #1
 80004a6:	e7df      	b.n	8000468 <__udivmoddi4+0x260>
 80004a8:	4608      	mov	r0, r1
 80004aa:	e7d2      	b.n	8000452 <__udivmoddi4+0x24a>
 80004ac:	4660      	mov	r0, ip
 80004ae:	e78d      	b.n	80003cc <__udivmoddi4+0x1c4>
 80004b0:	4681      	mov	r9, r0
 80004b2:	e7b9      	b.n	8000428 <__udivmoddi4+0x220>
 80004b4:	4666      	mov	r6, ip
 80004b6:	e775      	b.n	80003a4 <__udivmoddi4+0x19c>
 80004b8:	4630      	mov	r0, r6
 80004ba:	e74a      	b.n	8000352 <__udivmoddi4+0x14a>
 80004bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004c0:	4439      	add	r1, r7
 80004c2:	e713      	b.n	80002ec <__udivmoddi4+0xe4>
 80004c4:	3802      	subs	r0, #2
 80004c6:	443c      	add	r4, r7
 80004c8:	e724      	b.n	8000314 <__udivmoddi4+0x10c>
 80004ca:	bf00      	nop

080004cc <__aeabi_idiv0>:
 80004cc:	4770      	bx	lr
 80004ce:	bf00      	nop

080004d0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b088      	sub	sp, #32
 80004d4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004d6:	f107 030c 	add.w	r3, r7, #12
 80004da:	2200      	movs	r2, #0
 80004dc:	601a      	str	r2, [r3, #0]
 80004de:	605a      	str	r2, [r3, #4]
 80004e0:	609a      	str	r2, [r3, #8]
 80004e2:	60da      	str	r2, [r3, #12]
 80004e4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004e6:	2300      	movs	r3, #0
 80004e8:	60bb      	str	r3, [r7, #8]
 80004ea:	4b2a      	ldr	r3, [pc, #168]	; (8000594 <MX_GPIO_Init+0xc4>)
 80004ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004ee:	4a29      	ldr	r2, [pc, #164]	; (8000594 <MX_GPIO_Init+0xc4>)
 80004f0:	f043 0304 	orr.w	r3, r3, #4
 80004f4:	6313      	str	r3, [r2, #48]	; 0x30
 80004f6:	4b27      	ldr	r3, [pc, #156]	; (8000594 <MX_GPIO_Init+0xc4>)
 80004f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004fa:	f003 0304 	and.w	r3, r3, #4
 80004fe:	60bb      	str	r3, [r7, #8]
 8000500:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000502:	2300      	movs	r3, #0
 8000504:	607b      	str	r3, [r7, #4]
 8000506:	4b23      	ldr	r3, [pc, #140]	; (8000594 <MX_GPIO_Init+0xc4>)
 8000508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800050a:	4a22      	ldr	r2, [pc, #136]	; (8000594 <MX_GPIO_Init+0xc4>)
 800050c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000510:	6313      	str	r3, [r2, #48]	; 0x30
 8000512:	4b20      	ldr	r3, [pc, #128]	; (8000594 <MX_GPIO_Init+0xc4>)
 8000514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000516:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800051a:	607b      	str	r3, [r7, #4]
 800051c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800051e:	2300      	movs	r3, #0
 8000520:	603b      	str	r3, [r7, #0]
 8000522:	4b1c      	ldr	r3, [pc, #112]	; (8000594 <MX_GPIO_Init+0xc4>)
 8000524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000526:	4a1b      	ldr	r2, [pc, #108]	; (8000594 <MX_GPIO_Init+0xc4>)
 8000528:	f043 0301 	orr.w	r3, r3, #1
 800052c:	6313      	str	r3, [r2, #48]	; 0x30
 800052e:	4b19      	ldr	r3, [pc, #100]	; (8000594 <MX_GPIO_Init+0xc4>)
 8000530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000532:	f003 0301 	and.w	r3, r3, #1
 8000536:	603b      	str	r3, [r7, #0]
 8000538:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800053a:	2201      	movs	r2, #1
 800053c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000540:	4815      	ldr	r0, [pc, #84]	; (8000598 <MX_GPIO_Init+0xc8>)
 8000542:	f000 fcc1 	bl	8000ec8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8000546:	2201      	movs	r2, #1
 8000548:	2110      	movs	r1, #16
 800054a:	4814      	ldr	r0, [pc, #80]	; (800059c <MX_GPIO_Init+0xcc>)
 800054c:	f000 fcbc 	bl	8000ec8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000550:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000554:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000556:	2301      	movs	r3, #1
 8000558:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800055a:	2300      	movs	r3, #0
 800055c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800055e:	2300      	movs	r3, #0
 8000560:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000562:	f107 030c 	add.w	r3, r7, #12
 8000566:	4619      	mov	r1, r3
 8000568:	480b      	ldr	r0, [pc, #44]	; (8000598 <MX_GPIO_Init+0xc8>)
 800056a:	f000 fb29 	bl	8000bc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 800056e:	2310      	movs	r3, #16
 8000570:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000572:	2301      	movs	r3, #1
 8000574:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000576:	2300      	movs	r3, #0
 8000578:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800057a:	2302      	movs	r3, #2
 800057c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 800057e:	f107 030c 	add.w	r3, r7, #12
 8000582:	4619      	mov	r1, r3
 8000584:	4805      	ldr	r0, [pc, #20]	; (800059c <MX_GPIO_Init+0xcc>)
 8000586:	f000 fb1b 	bl	8000bc0 <HAL_GPIO_Init>

}
 800058a:	bf00      	nop
 800058c:	3720      	adds	r7, #32
 800058e:	46bd      	mov	sp, r7
 8000590:	bd80      	pop	{r7, pc}
 8000592:	bf00      	nop
 8000594:	40023800 	.word	0x40023800
 8000598:	40020800 	.word	0x40020800
 800059c:	40020000 	.word	0x40020000

080005a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005a4:	f000 f990 	bl	80008c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005a8:	f000 f814 	bl	80005d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ac:	f7ff ff90 	bl	80004d0 <MX_GPIO_Init>
  MX_SPI1_Init();
 80005b0:	f000 f87e 	bl	80006b0 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  icm20948_init();
 80005b4:	f001 ff5e 	bl	8002474 <icm20948_init>
  ak009916_init();
 80005b8:	f002 f807 	bl	80025ca <ak009916_init>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */


	  icm20948_gyro_read(&my_gyro);
 80005bc:	4803      	ldr	r0, [pc, #12]	; (80005cc <main+0x2c>)
 80005be:	f001 ff7e 	bl	80024be <icm20948_gyro_read>
	  icm20948_accel_read(&my_accel);
 80005c2:	4803      	ldr	r0, [pc, #12]	; (80005d0 <main+0x30>)
 80005c4:	f001 ffbe 	bl	8002544 <icm20948_accel_read>
	  icm20948_gyro_read(&my_gyro);
 80005c8:	e7f8      	b.n	80005bc <main+0x1c>
 80005ca:	bf00      	nop
 80005cc:	20000044 	.word	0x20000044
 80005d0:	20000038 	.word	0x20000038

080005d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b094      	sub	sp, #80	; 0x50
 80005d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005da:	f107 0320 	add.w	r3, r7, #32
 80005de:	2230      	movs	r2, #48	; 0x30
 80005e0:	2100      	movs	r1, #0
 80005e2:	4618      	mov	r0, r3
 80005e4:	f002 fb8c 	bl	8002d00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005e8:	f107 030c 	add.w	r3, r7, #12
 80005ec:	2200      	movs	r2, #0
 80005ee:	601a      	str	r2, [r3, #0]
 80005f0:	605a      	str	r2, [r3, #4]
 80005f2:	609a      	str	r2, [r3, #8]
 80005f4:	60da      	str	r2, [r3, #12]
 80005f6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005f8:	2300      	movs	r3, #0
 80005fa:	60bb      	str	r3, [r7, #8]
 80005fc:	4b27      	ldr	r3, [pc, #156]	; (800069c <SystemClock_Config+0xc8>)
 80005fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000600:	4a26      	ldr	r2, [pc, #152]	; (800069c <SystemClock_Config+0xc8>)
 8000602:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000606:	6413      	str	r3, [r2, #64]	; 0x40
 8000608:	4b24      	ldr	r3, [pc, #144]	; (800069c <SystemClock_Config+0xc8>)
 800060a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800060c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000610:	60bb      	str	r3, [r7, #8]
 8000612:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000614:	2300      	movs	r3, #0
 8000616:	607b      	str	r3, [r7, #4]
 8000618:	4b21      	ldr	r3, [pc, #132]	; (80006a0 <SystemClock_Config+0xcc>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	4a20      	ldr	r2, [pc, #128]	; (80006a0 <SystemClock_Config+0xcc>)
 800061e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000622:	6013      	str	r3, [r2, #0]
 8000624:	4b1e      	ldr	r3, [pc, #120]	; (80006a0 <SystemClock_Config+0xcc>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800062c:	607b      	str	r3, [r7, #4]
 800062e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000630:	2301      	movs	r3, #1
 8000632:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000634:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000638:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800063a:	2302      	movs	r3, #2
 800063c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800063e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000642:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 8000644:	230c      	movs	r3, #12
 8000646:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000648:	2360      	movs	r3, #96	; 0x60
 800064a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800064c:	2302      	movs	r3, #2
 800064e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000650:	2304      	movs	r3, #4
 8000652:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000654:	f107 0320 	add.w	r3, r7, #32
 8000658:	4618      	mov	r0, r3
 800065a:	f000 fc4f 	bl	8000efc <HAL_RCC_OscConfig>
 800065e:	4603      	mov	r3, r0
 8000660:	2b00      	cmp	r3, #0
 8000662:	d001      	beq.n	8000668 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000664:	f000 f81e 	bl	80006a4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000668:	230f      	movs	r3, #15
 800066a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800066c:	2302      	movs	r3, #2
 800066e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000670:	2300      	movs	r3, #0
 8000672:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000674:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000678:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800067a:	2300      	movs	r3, #0
 800067c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800067e:	f107 030c 	add.w	r3, r7, #12
 8000682:	2103      	movs	r1, #3
 8000684:	4618      	mov	r0, r3
 8000686:	f000 feb1 	bl	80013ec <HAL_RCC_ClockConfig>
 800068a:	4603      	mov	r3, r0
 800068c:	2b00      	cmp	r3, #0
 800068e:	d001      	beq.n	8000694 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000690:	f000 f808 	bl	80006a4 <Error_Handler>
  }
}
 8000694:	bf00      	nop
 8000696:	3750      	adds	r7, #80	; 0x50
 8000698:	46bd      	mov	sp, r7
 800069a:	bd80      	pop	{r7, pc}
 800069c:	40023800 	.word	0x40023800
 80006a0:	40007000 	.word	0x40007000

080006a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006a4:	b480      	push	{r7}
 80006a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006a8:	b672      	cpsid	i
}
 80006aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006ac:	e7fe      	b.n	80006ac <Error_Handler+0x8>
	...

080006b0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80006b4:	4b17      	ldr	r3, [pc, #92]	; (8000714 <MX_SPI1_Init+0x64>)
 80006b6:	4a18      	ldr	r2, [pc, #96]	; (8000718 <MX_SPI1_Init+0x68>)
 80006b8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80006ba:	4b16      	ldr	r3, [pc, #88]	; (8000714 <MX_SPI1_Init+0x64>)
 80006bc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80006c0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80006c2:	4b14      	ldr	r3, [pc, #80]	; (8000714 <MX_SPI1_Init+0x64>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80006c8:	4b12      	ldr	r3, [pc, #72]	; (8000714 <MX_SPI1_Init+0x64>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80006ce:	4b11      	ldr	r3, [pc, #68]	; (8000714 <MX_SPI1_Init+0x64>)
 80006d0:	2202      	movs	r2, #2
 80006d2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80006d4:	4b0f      	ldr	r3, [pc, #60]	; (8000714 <MX_SPI1_Init+0x64>)
 80006d6:	2201      	movs	r2, #1
 80006d8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80006da:	4b0e      	ldr	r3, [pc, #56]	; (8000714 <MX_SPI1_Init+0x64>)
 80006dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80006e0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80006e2:	4b0c      	ldr	r3, [pc, #48]	; (8000714 <MX_SPI1_Init+0x64>)
 80006e4:	2218      	movs	r2, #24
 80006e6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80006e8:	4b0a      	ldr	r3, [pc, #40]	; (8000714 <MX_SPI1_Init+0x64>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80006ee:	4b09      	ldr	r3, [pc, #36]	; (8000714 <MX_SPI1_Init+0x64>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80006f4:	4b07      	ldr	r3, [pc, #28]	; (8000714 <MX_SPI1_Init+0x64>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80006fa:	4b06      	ldr	r3, [pc, #24]	; (8000714 <MX_SPI1_Init+0x64>)
 80006fc:	220a      	movs	r2, #10
 80006fe:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000700:	4804      	ldr	r0, [pc, #16]	; (8000714 <MX_SPI1_Init+0x64>)
 8000702:	f001 f80f 	bl	8001724 <HAL_SPI_Init>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d001      	beq.n	8000710 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800070c:	f7ff ffca 	bl	80006a4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000710:	bf00      	nop
 8000712:	bd80      	pop	{r7, pc}
 8000714:	20000054 	.word	0x20000054
 8000718:	40013000 	.word	0x40013000

0800071c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b08a      	sub	sp, #40	; 0x28
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000724:	f107 0314 	add.w	r3, r7, #20
 8000728:	2200      	movs	r2, #0
 800072a:	601a      	str	r2, [r3, #0]
 800072c:	605a      	str	r2, [r3, #4]
 800072e:	609a      	str	r2, [r3, #8]
 8000730:	60da      	str	r2, [r3, #12]
 8000732:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	4a19      	ldr	r2, [pc, #100]	; (80007a0 <HAL_SPI_MspInit+0x84>)
 800073a:	4293      	cmp	r3, r2
 800073c:	d12b      	bne.n	8000796 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800073e:	2300      	movs	r3, #0
 8000740:	613b      	str	r3, [r7, #16]
 8000742:	4b18      	ldr	r3, [pc, #96]	; (80007a4 <HAL_SPI_MspInit+0x88>)
 8000744:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000746:	4a17      	ldr	r2, [pc, #92]	; (80007a4 <HAL_SPI_MspInit+0x88>)
 8000748:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800074c:	6453      	str	r3, [r2, #68]	; 0x44
 800074e:	4b15      	ldr	r3, [pc, #84]	; (80007a4 <HAL_SPI_MspInit+0x88>)
 8000750:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000752:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000756:	613b      	str	r3, [r7, #16]
 8000758:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800075a:	2300      	movs	r3, #0
 800075c:	60fb      	str	r3, [r7, #12]
 800075e:	4b11      	ldr	r3, [pc, #68]	; (80007a4 <HAL_SPI_MspInit+0x88>)
 8000760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000762:	4a10      	ldr	r2, [pc, #64]	; (80007a4 <HAL_SPI_MspInit+0x88>)
 8000764:	f043 0301 	orr.w	r3, r3, #1
 8000768:	6313      	str	r3, [r2, #48]	; 0x30
 800076a:	4b0e      	ldr	r3, [pc, #56]	; (80007a4 <HAL_SPI_MspInit+0x88>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800076e:	f003 0301 	and.w	r3, r3, #1
 8000772:	60fb      	str	r3, [r7, #12]
 8000774:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000776:	23e0      	movs	r3, #224	; 0xe0
 8000778:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800077a:	2302      	movs	r3, #2
 800077c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800077e:	2300      	movs	r3, #0
 8000780:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000782:	2303      	movs	r3, #3
 8000784:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000786:	2305      	movs	r3, #5
 8000788:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800078a:	f107 0314 	add.w	r3, r7, #20
 800078e:	4619      	mov	r1, r3
 8000790:	4805      	ldr	r0, [pc, #20]	; (80007a8 <HAL_SPI_MspInit+0x8c>)
 8000792:	f000 fa15 	bl	8000bc0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000796:	bf00      	nop
 8000798:	3728      	adds	r7, #40	; 0x28
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	40013000 	.word	0x40013000
 80007a4:	40023800 	.word	0x40023800
 80007a8:	40020000 	.word	0x40020000

080007ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007ac:	b480      	push	{r7}
 80007ae:	b083      	sub	sp, #12
 80007b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007b2:	2300      	movs	r3, #0
 80007b4:	607b      	str	r3, [r7, #4]
 80007b6:	4b10      	ldr	r3, [pc, #64]	; (80007f8 <HAL_MspInit+0x4c>)
 80007b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007ba:	4a0f      	ldr	r2, [pc, #60]	; (80007f8 <HAL_MspInit+0x4c>)
 80007bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007c0:	6453      	str	r3, [r2, #68]	; 0x44
 80007c2:	4b0d      	ldr	r3, [pc, #52]	; (80007f8 <HAL_MspInit+0x4c>)
 80007c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80007ca:	607b      	str	r3, [r7, #4]
 80007cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007ce:	2300      	movs	r3, #0
 80007d0:	603b      	str	r3, [r7, #0]
 80007d2:	4b09      	ldr	r3, [pc, #36]	; (80007f8 <HAL_MspInit+0x4c>)
 80007d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007d6:	4a08      	ldr	r2, [pc, #32]	; (80007f8 <HAL_MspInit+0x4c>)
 80007d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007dc:	6413      	str	r3, [r2, #64]	; 0x40
 80007de:	4b06      	ldr	r3, [pc, #24]	; (80007f8 <HAL_MspInit+0x4c>)
 80007e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007e6:	603b      	str	r3, [r7, #0]
 80007e8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007ea:	bf00      	nop
 80007ec:	370c      	adds	r7, #12
 80007ee:	46bd      	mov	sp, r7
 80007f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f4:	4770      	bx	lr
 80007f6:	bf00      	nop
 80007f8:	40023800 	.word	0x40023800

080007fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007fc:	b480      	push	{r7}
 80007fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000800:	e7fe      	b.n	8000800 <NMI_Handler+0x4>

08000802 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000802:	b480      	push	{r7}
 8000804:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000806:	e7fe      	b.n	8000806 <HardFault_Handler+0x4>

08000808 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000808:	b480      	push	{r7}
 800080a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800080c:	e7fe      	b.n	800080c <MemManage_Handler+0x4>

0800080e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800080e:	b480      	push	{r7}
 8000810:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000812:	e7fe      	b.n	8000812 <BusFault_Handler+0x4>

08000814 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000814:	b480      	push	{r7}
 8000816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000818:	e7fe      	b.n	8000818 <UsageFault_Handler+0x4>

0800081a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800081a:	b480      	push	{r7}
 800081c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800081e:	bf00      	nop
 8000820:	46bd      	mov	sp, r7
 8000822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000826:	4770      	bx	lr

08000828 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000828:	b480      	push	{r7}
 800082a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800082c:	bf00      	nop
 800082e:	46bd      	mov	sp, r7
 8000830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000834:	4770      	bx	lr

08000836 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000836:	b480      	push	{r7}
 8000838:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800083a:	bf00      	nop
 800083c:	46bd      	mov	sp, r7
 800083e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000842:	4770      	bx	lr

08000844 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000848:	f000 f890 	bl	800096c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800084c:	bf00      	nop
 800084e:	bd80      	pop	{r7, pc}

08000850 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000850:	b480      	push	{r7}
 8000852:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000854:	4b06      	ldr	r3, [pc, #24]	; (8000870 <SystemInit+0x20>)
 8000856:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800085a:	4a05      	ldr	r2, [pc, #20]	; (8000870 <SystemInit+0x20>)
 800085c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000860:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000864:	bf00      	nop
 8000866:	46bd      	mov	sp, r7
 8000868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086c:	4770      	bx	lr
 800086e:	bf00      	nop
 8000870:	e000ed00 	.word	0xe000ed00

08000874 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000874:	f8df d034 	ldr.w	sp, [pc, #52]	; 80008ac <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000878:	480d      	ldr	r0, [pc, #52]	; (80008b0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800087a:	490e      	ldr	r1, [pc, #56]	; (80008b4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800087c:	4a0e      	ldr	r2, [pc, #56]	; (80008b8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800087e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000880:	e002      	b.n	8000888 <LoopCopyDataInit>

08000882 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000882:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000884:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000886:	3304      	adds	r3, #4

08000888 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000888:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800088a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800088c:	d3f9      	bcc.n	8000882 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800088e:	4a0b      	ldr	r2, [pc, #44]	; (80008bc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000890:	4c0b      	ldr	r4, [pc, #44]	; (80008c0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000892:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000894:	e001      	b.n	800089a <LoopFillZerobss>

08000896 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000896:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000898:	3204      	adds	r2, #4

0800089a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800089a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800089c:	d3fb      	bcc.n	8000896 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800089e:	f7ff ffd7 	bl	8000850 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80008a2:	f002 fa09 	bl	8002cb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80008a6:	f7ff fe7b 	bl	80005a0 <main>
  bx  lr    
 80008aa:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80008ac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80008b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008b4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80008b8:	08002d4c 	.word	0x08002d4c
  ldr r2, =_sbss
 80008bc:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80008c0:	200000b0 	.word	0x200000b0

080008c4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80008c4:	e7fe      	b.n	80008c4 <ADC_IRQHandler>
	...

080008c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80008cc:	4b0e      	ldr	r3, [pc, #56]	; (8000908 <HAL_Init+0x40>)
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	4a0d      	ldr	r2, [pc, #52]	; (8000908 <HAL_Init+0x40>)
 80008d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80008d6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80008d8:	4b0b      	ldr	r3, [pc, #44]	; (8000908 <HAL_Init+0x40>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	4a0a      	ldr	r2, [pc, #40]	; (8000908 <HAL_Init+0x40>)
 80008de:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80008e2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80008e4:	4b08      	ldr	r3, [pc, #32]	; (8000908 <HAL_Init+0x40>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	4a07      	ldr	r2, [pc, #28]	; (8000908 <HAL_Init+0x40>)
 80008ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80008ee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80008f0:	2003      	movs	r0, #3
 80008f2:	f000 f931 	bl	8000b58 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80008f6:	2000      	movs	r0, #0
 80008f8:	f000 f808 	bl	800090c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80008fc:	f7ff ff56 	bl	80007ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000900:	2300      	movs	r3, #0
}
 8000902:	4618      	mov	r0, r3
 8000904:	bd80      	pop	{r7, pc}
 8000906:	bf00      	nop
 8000908:	40023c00 	.word	0x40023c00

0800090c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b082      	sub	sp, #8
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000914:	4b12      	ldr	r3, [pc, #72]	; (8000960 <HAL_InitTick+0x54>)
 8000916:	681a      	ldr	r2, [r3, #0]
 8000918:	4b12      	ldr	r3, [pc, #72]	; (8000964 <HAL_InitTick+0x58>)
 800091a:	781b      	ldrb	r3, [r3, #0]
 800091c:	4619      	mov	r1, r3
 800091e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000922:	fbb3 f3f1 	udiv	r3, r3, r1
 8000926:	fbb2 f3f3 	udiv	r3, r2, r3
 800092a:	4618      	mov	r0, r3
 800092c:	f000 f93b 	bl	8000ba6 <HAL_SYSTICK_Config>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d001      	beq.n	800093a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000936:	2301      	movs	r3, #1
 8000938:	e00e      	b.n	8000958 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	2b0f      	cmp	r3, #15
 800093e:	d80a      	bhi.n	8000956 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000940:	2200      	movs	r2, #0
 8000942:	6879      	ldr	r1, [r7, #4]
 8000944:	f04f 30ff 	mov.w	r0, #4294967295
 8000948:	f000 f911 	bl	8000b6e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800094c:	4a06      	ldr	r2, [pc, #24]	; (8000968 <HAL_InitTick+0x5c>)
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000952:	2300      	movs	r3, #0
 8000954:	e000      	b.n	8000958 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000956:	2301      	movs	r3, #1
}
 8000958:	4618      	mov	r0, r3
 800095a:	3708      	adds	r7, #8
 800095c:	46bd      	mov	sp, r7
 800095e:	bd80      	pop	{r7, pc}
 8000960:	20000000 	.word	0x20000000
 8000964:	20000008 	.word	0x20000008
 8000968:	20000004 	.word	0x20000004

0800096c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800096c:	b480      	push	{r7}
 800096e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000970:	4b06      	ldr	r3, [pc, #24]	; (800098c <HAL_IncTick+0x20>)
 8000972:	781b      	ldrb	r3, [r3, #0]
 8000974:	461a      	mov	r2, r3
 8000976:	4b06      	ldr	r3, [pc, #24]	; (8000990 <HAL_IncTick+0x24>)
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	4413      	add	r3, r2
 800097c:	4a04      	ldr	r2, [pc, #16]	; (8000990 <HAL_IncTick+0x24>)
 800097e:	6013      	str	r3, [r2, #0]
}
 8000980:	bf00      	nop
 8000982:	46bd      	mov	sp, r7
 8000984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000988:	4770      	bx	lr
 800098a:	bf00      	nop
 800098c:	20000008 	.word	0x20000008
 8000990:	200000ac 	.word	0x200000ac

08000994 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000994:	b480      	push	{r7}
 8000996:	af00      	add	r7, sp, #0
  return uwTick;
 8000998:	4b03      	ldr	r3, [pc, #12]	; (80009a8 <HAL_GetTick+0x14>)
 800099a:	681b      	ldr	r3, [r3, #0]
}
 800099c:	4618      	mov	r0, r3
 800099e:	46bd      	mov	sp, r7
 80009a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a4:	4770      	bx	lr
 80009a6:	bf00      	nop
 80009a8:	200000ac 	.word	0x200000ac

080009ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b084      	sub	sp, #16
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80009b4:	f7ff ffee 	bl	8000994 <HAL_GetTick>
 80009b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80009be:	68fb      	ldr	r3, [r7, #12]
 80009c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80009c4:	d005      	beq.n	80009d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80009c6:	4b0a      	ldr	r3, [pc, #40]	; (80009f0 <HAL_Delay+0x44>)
 80009c8:	781b      	ldrb	r3, [r3, #0]
 80009ca:	461a      	mov	r2, r3
 80009cc:	68fb      	ldr	r3, [r7, #12]
 80009ce:	4413      	add	r3, r2
 80009d0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80009d2:	bf00      	nop
 80009d4:	f7ff ffde 	bl	8000994 <HAL_GetTick>
 80009d8:	4602      	mov	r2, r0
 80009da:	68bb      	ldr	r3, [r7, #8]
 80009dc:	1ad3      	subs	r3, r2, r3
 80009de:	68fa      	ldr	r2, [r7, #12]
 80009e0:	429a      	cmp	r2, r3
 80009e2:	d8f7      	bhi.n	80009d4 <HAL_Delay+0x28>
  {
  }
}
 80009e4:	bf00      	nop
 80009e6:	bf00      	nop
 80009e8:	3710      	adds	r7, #16
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bd80      	pop	{r7, pc}
 80009ee:	bf00      	nop
 80009f0:	20000008 	.word	0x20000008

080009f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009f4:	b480      	push	{r7}
 80009f6:	b085      	sub	sp, #20
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	f003 0307 	and.w	r3, r3, #7
 8000a02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a04:	4b0c      	ldr	r3, [pc, #48]	; (8000a38 <__NVIC_SetPriorityGrouping+0x44>)
 8000a06:	68db      	ldr	r3, [r3, #12]
 8000a08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a0a:	68ba      	ldr	r2, [r7, #8]
 8000a0c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a10:	4013      	ands	r3, r2
 8000a12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a18:	68bb      	ldr	r3, [r7, #8]
 8000a1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a1c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a26:	4a04      	ldr	r2, [pc, #16]	; (8000a38 <__NVIC_SetPriorityGrouping+0x44>)
 8000a28:	68bb      	ldr	r3, [r7, #8]
 8000a2a:	60d3      	str	r3, [r2, #12]
}
 8000a2c:	bf00      	nop
 8000a2e:	3714      	adds	r7, #20
 8000a30:	46bd      	mov	sp, r7
 8000a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a36:	4770      	bx	lr
 8000a38:	e000ed00 	.word	0xe000ed00

08000a3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a40:	4b04      	ldr	r3, [pc, #16]	; (8000a54 <__NVIC_GetPriorityGrouping+0x18>)
 8000a42:	68db      	ldr	r3, [r3, #12]
 8000a44:	0a1b      	lsrs	r3, r3, #8
 8000a46:	f003 0307 	and.w	r3, r3, #7
}
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a52:	4770      	bx	lr
 8000a54:	e000ed00 	.word	0xe000ed00

08000a58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	b083      	sub	sp, #12
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	4603      	mov	r3, r0
 8000a60:	6039      	str	r1, [r7, #0]
 8000a62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	db0a      	blt.n	8000a82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a6c:	683b      	ldr	r3, [r7, #0]
 8000a6e:	b2da      	uxtb	r2, r3
 8000a70:	490c      	ldr	r1, [pc, #48]	; (8000aa4 <__NVIC_SetPriority+0x4c>)
 8000a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a76:	0112      	lsls	r2, r2, #4
 8000a78:	b2d2      	uxtb	r2, r2
 8000a7a:	440b      	add	r3, r1
 8000a7c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a80:	e00a      	b.n	8000a98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a82:	683b      	ldr	r3, [r7, #0]
 8000a84:	b2da      	uxtb	r2, r3
 8000a86:	4908      	ldr	r1, [pc, #32]	; (8000aa8 <__NVIC_SetPriority+0x50>)
 8000a88:	79fb      	ldrb	r3, [r7, #7]
 8000a8a:	f003 030f 	and.w	r3, r3, #15
 8000a8e:	3b04      	subs	r3, #4
 8000a90:	0112      	lsls	r2, r2, #4
 8000a92:	b2d2      	uxtb	r2, r2
 8000a94:	440b      	add	r3, r1
 8000a96:	761a      	strb	r2, [r3, #24]
}
 8000a98:	bf00      	nop
 8000a9a:	370c      	adds	r7, #12
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa2:	4770      	bx	lr
 8000aa4:	e000e100 	.word	0xe000e100
 8000aa8:	e000ed00 	.word	0xe000ed00

08000aac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000aac:	b480      	push	{r7}
 8000aae:	b089      	sub	sp, #36	; 0x24
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	60f8      	str	r0, [r7, #12]
 8000ab4:	60b9      	str	r1, [r7, #8]
 8000ab6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	f003 0307 	and.w	r3, r3, #7
 8000abe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ac0:	69fb      	ldr	r3, [r7, #28]
 8000ac2:	f1c3 0307 	rsb	r3, r3, #7
 8000ac6:	2b04      	cmp	r3, #4
 8000ac8:	bf28      	it	cs
 8000aca:	2304      	movcs	r3, #4
 8000acc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ace:	69fb      	ldr	r3, [r7, #28]
 8000ad0:	3304      	adds	r3, #4
 8000ad2:	2b06      	cmp	r3, #6
 8000ad4:	d902      	bls.n	8000adc <NVIC_EncodePriority+0x30>
 8000ad6:	69fb      	ldr	r3, [r7, #28]
 8000ad8:	3b03      	subs	r3, #3
 8000ada:	e000      	b.n	8000ade <NVIC_EncodePriority+0x32>
 8000adc:	2300      	movs	r3, #0
 8000ade:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ae0:	f04f 32ff 	mov.w	r2, #4294967295
 8000ae4:	69bb      	ldr	r3, [r7, #24]
 8000ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8000aea:	43da      	mvns	r2, r3
 8000aec:	68bb      	ldr	r3, [r7, #8]
 8000aee:	401a      	ands	r2, r3
 8000af0:	697b      	ldr	r3, [r7, #20]
 8000af2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000af4:	f04f 31ff 	mov.w	r1, #4294967295
 8000af8:	697b      	ldr	r3, [r7, #20]
 8000afa:	fa01 f303 	lsl.w	r3, r1, r3
 8000afe:	43d9      	mvns	r1, r3
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b04:	4313      	orrs	r3, r2
         );
}
 8000b06:	4618      	mov	r0, r3
 8000b08:	3724      	adds	r7, #36	; 0x24
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b10:	4770      	bx	lr
	...

08000b14 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b082      	sub	sp, #8
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	3b01      	subs	r3, #1
 8000b20:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000b24:	d301      	bcc.n	8000b2a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b26:	2301      	movs	r3, #1
 8000b28:	e00f      	b.n	8000b4a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b2a:	4a0a      	ldr	r2, [pc, #40]	; (8000b54 <SysTick_Config+0x40>)
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	3b01      	subs	r3, #1
 8000b30:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b32:	210f      	movs	r1, #15
 8000b34:	f04f 30ff 	mov.w	r0, #4294967295
 8000b38:	f7ff ff8e 	bl	8000a58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b3c:	4b05      	ldr	r3, [pc, #20]	; (8000b54 <SysTick_Config+0x40>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b42:	4b04      	ldr	r3, [pc, #16]	; (8000b54 <SysTick_Config+0x40>)
 8000b44:	2207      	movs	r2, #7
 8000b46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b48:	2300      	movs	r3, #0
}
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	3708      	adds	r7, #8
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	e000e010 	.word	0xe000e010

08000b58 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b082      	sub	sp, #8
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b60:	6878      	ldr	r0, [r7, #4]
 8000b62:	f7ff ff47 	bl	80009f4 <__NVIC_SetPriorityGrouping>
}
 8000b66:	bf00      	nop
 8000b68:	3708      	adds	r7, #8
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}

08000b6e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b6e:	b580      	push	{r7, lr}
 8000b70:	b086      	sub	sp, #24
 8000b72:	af00      	add	r7, sp, #0
 8000b74:	4603      	mov	r3, r0
 8000b76:	60b9      	str	r1, [r7, #8]
 8000b78:	607a      	str	r2, [r7, #4]
 8000b7a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000b80:	f7ff ff5c 	bl	8000a3c <__NVIC_GetPriorityGrouping>
 8000b84:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b86:	687a      	ldr	r2, [r7, #4]
 8000b88:	68b9      	ldr	r1, [r7, #8]
 8000b8a:	6978      	ldr	r0, [r7, #20]
 8000b8c:	f7ff ff8e 	bl	8000aac <NVIC_EncodePriority>
 8000b90:	4602      	mov	r2, r0
 8000b92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b96:	4611      	mov	r1, r2
 8000b98:	4618      	mov	r0, r3
 8000b9a:	f7ff ff5d 	bl	8000a58 <__NVIC_SetPriority>
}
 8000b9e:	bf00      	nop
 8000ba0:	3718      	adds	r7, #24
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bd80      	pop	{r7, pc}

08000ba6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ba6:	b580      	push	{r7, lr}
 8000ba8:	b082      	sub	sp, #8
 8000baa:	af00      	add	r7, sp, #0
 8000bac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000bae:	6878      	ldr	r0, [r7, #4]
 8000bb0:	f7ff ffb0 	bl	8000b14 <SysTick_Config>
 8000bb4:	4603      	mov	r3, r0
}
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	3708      	adds	r7, #8
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}
	...

08000bc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	b089      	sub	sp, #36	; 0x24
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
 8000bc8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	61fb      	str	r3, [r7, #28]
 8000bda:	e159      	b.n	8000e90 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000bdc:	2201      	movs	r2, #1
 8000bde:	69fb      	ldr	r3, [r7, #28]
 8000be0:	fa02 f303 	lsl.w	r3, r2, r3
 8000be4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000be6:	683b      	ldr	r3, [r7, #0]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	697a      	ldr	r2, [r7, #20]
 8000bec:	4013      	ands	r3, r2
 8000bee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000bf0:	693a      	ldr	r2, [r7, #16]
 8000bf2:	697b      	ldr	r3, [r7, #20]
 8000bf4:	429a      	cmp	r2, r3
 8000bf6:	f040 8148 	bne.w	8000e8a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000bfa:	683b      	ldr	r3, [r7, #0]
 8000bfc:	685b      	ldr	r3, [r3, #4]
 8000bfe:	f003 0303 	and.w	r3, r3, #3
 8000c02:	2b01      	cmp	r3, #1
 8000c04:	d005      	beq.n	8000c12 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c06:	683b      	ldr	r3, [r7, #0]
 8000c08:	685b      	ldr	r3, [r3, #4]
 8000c0a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000c0e:	2b02      	cmp	r3, #2
 8000c10:	d130      	bne.n	8000c74 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	689b      	ldr	r3, [r3, #8]
 8000c16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000c18:	69fb      	ldr	r3, [r7, #28]
 8000c1a:	005b      	lsls	r3, r3, #1
 8000c1c:	2203      	movs	r2, #3
 8000c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c22:	43db      	mvns	r3, r3
 8000c24:	69ba      	ldr	r2, [r7, #24]
 8000c26:	4013      	ands	r3, r2
 8000c28:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000c2a:	683b      	ldr	r3, [r7, #0]
 8000c2c:	68da      	ldr	r2, [r3, #12]
 8000c2e:	69fb      	ldr	r3, [r7, #28]
 8000c30:	005b      	lsls	r3, r3, #1
 8000c32:	fa02 f303 	lsl.w	r3, r2, r3
 8000c36:	69ba      	ldr	r2, [r7, #24]
 8000c38:	4313      	orrs	r3, r2
 8000c3a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	69ba      	ldr	r2, [r7, #24]
 8000c40:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	685b      	ldr	r3, [r3, #4]
 8000c46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000c48:	2201      	movs	r2, #1
 8000c4a:	69fb      	ldr	r3, [r7, #28]
 8000c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c50:	43db      	mvns	r3, r3
 8000c52:	69ba      	ldr	r2, [r7, #24]
 8000c54:	4013      	ands	r3, r2
 8000c56:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000c58:	683b      	ldr	r3, [r7, #0]
 8000c5a:	685b      	ldr	r3, [r3, #4]
 8000c5c:	091b      	lsrs	r3, r3, #4
 8000c5e:	f003 0201 	and.w	r2, r3, #1
 8000c62:	69fb      	ldr	r3, [r7, #28]
 8000c64:	fa02 f303 	lsl.w	r3, r2, r3
 8000c68:	69ba      	ldr	r2, [r7, #24]
 8000c6a:	4313      	orrs	r3, r2
 8000c6c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	69ba      	ldr	r2, [r7, #24]
 8000c72:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000c74:	683b      	ldr	r3, [r7, #0]
 8000c76:	685b      	ldr	r3, [r3, #4]
 8000c78:	f003 0303 	and.w	r3, r3, #3
 8000c7c:	2b03      	cmp	r3, #3
 8000c7e:	d017      	beq.n	8000cb0 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	68db      	ldr	r3, [r3, #12]
 8000c84:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000c86:	69fb      	ldr	r3, [r7, #28]
 8000c88:	005b      	lsls	r3, r3, #1
 8000c8a:	2203      	movs	r2, #3
 8000c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c90:	43db      	mvns	r3, r3
 8000c92:	69ba      	ldr	r2, [r7, #24]
 8000c94:	4013      	ands	r3, r2
 8000c96:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000c98:	683b      	ldr	r3, [r7, #0]
 8000c9a:	689a      	ldr	r2, [r3, #8]
 8000c9c:	69fb      	ldr	r3, [r7, #28]
 8000c9e:	005b      	lsls	r3, r3, #1
 8000ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca4:	69ba      	ldr	r2, [r7, #24]
 8000ca6:	4313      	orrs	r3, r2
 8000ca8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	69ba      	ldr	r2, [r7, #24]
 8000cae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000cb0:	683b      	ldr	r3, [r7, #0]
 8000cb2:	685b      	ldr	r3, [r3, #4]
 8000cb4:	f003 0303 	and.w	r3, r3, #3
 8000cb8:	2b02      	cmp	r3, #2
 8000cba:	d123      	bne.n	8000d04 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000cbc:	69fb      	ldr	r3, [r7, #28]
 8000cbe:	08da      	lsrs	r2, r3, #3
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	3208      	adds	r2, #8
 8000cc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000cc8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000cca:	69fb      	ldr	r3, [r7, #28]
 8000ccc:	f003 0307 	and.w	r3, r3, #7
 8000cd0:	009b      	lsls	r3, r3, #2
 8000cd2:	220f      	movs	r2, #15
 8000cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd8:	43db      	mvns	r3, r3
 8000cda:	69ba      	ldr	r2, [r7, #24]
 8000cdc:	4013      	ands	r3, r2
 8000cde:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000ce0:	683b      	ldr	r3, [r7, #0]
 8000ce2:	691a      	ldr	r2, [r3, #16]
 8000ce4:	69fb      	ldr	r3, [r7, #28]
 8000ce6:	f003 0307 	and.w	r3, r3, #7
 8000cea:	009b      	lsls	r3, r3, #2
 8000cec:	fa02 f303 	lsl.w	r3, r2, r3
 8000cf0:	69ba      	ldr	r2, [r7, #24]
 8000cf2:	4313      	orrs	r3, r2
 8000cf4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000cf6:	69fb      	ldr	r3, [r7, #28]
 8000cf8:	08da      	lsrs	r2, r3, #3
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	3208      	adds	r2, #8
 8000cfe:	69b9      	ldr	r1, [r7, #24]
 8000d00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000d0a:	69fb      	ldr	r3, [r7, #28]
 8000d0c:	005b      	lsls	r3, r3, #1
 8000d0e:	2203      	movs	r2, #3
 8000d10:	fa02 f303 	lsl.w	r3, r2, r3
 8000d14:	43db      	mvns	r3, r3
 8000d16:	69ba      	ldr	r2, [r7, #24]
 8000d18:	4013      	ands	r3, r2
 8000d1a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000d1c:	683b      	ldr	r3, [r7, #0]
 8000d1e:	685b      	ldr	r3, [r3, #4]
 8000d20:	f003 0203 	and.w	r2, r3, #3
 8000d24:	69fb      	ldr	r3, [r7, #28]
 8000d26:	005b      	lsls	r3, r3, #1
 8000d28:	fa02 f303 	lsl.w	r3, r2, r3
 8000d2c:	69ba      	ldr	r2, [r7, #24]
 8000d2e:	4313      	orrs	r3, r2
 8000d30:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	69ba      	ldr	r2, [r7, #24]
 8000d36:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d38:	683b      	ldr	r3, [r7, #0]
 8000d3a:	685b      	ldr	r3, [r3, #4]
 8000d3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	f000 80a2 	beq.w	8000e8a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d46:	2300      	movs	r3, #0
 8000d48:	60fb      	str	r3, [r7, #12]
 8000d4a:	4b57      	ldr	r3, [pc, #348]	; (8000ea8 <HAL_GPIO_Init+0x2e8>)
 8000d4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d4e:	4a56      	ldr	r2, [pc, #344]	; (8000ea8 <HAL_GPIO_Init+0x2e8>)
 8000d50:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d54:	6453      	str	r3, [r2, #68]	; 0x44
 8000d56:	4b54      	ldr	r3, [pc, #336]	; (8000ea8 <HAL_GPIO_Init+0x2e8>)
 8000d58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d5a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d5e:	60fb      	str	r3, [r7, #12]
 8000d60:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000d62:	4a52      	ldr	r2, [pc, #328]	; (8000eac <HAL_GPIO_Init+0x2ec>)
 8000d64:	69fb      	ldr	r3, [r7, #28]
 8000d66:	089b      	lsrs	r3, r3, #2
 8000d68:	3302      	adds	r3, #2
 8000d6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000d70:	69fb      	ldr	r3, [r7, #28]
 8000d72:	f003 0303 	and.w	r3, r3, #3
 8000d76:	009b      	lsls	r3, r3, #2
 8000d78:	220f      	movs	r2, #15
 8000d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d7e:	43db      	mvns	r3, r3
 8000d80:	69ba      	ldr	r2, [r7, #24]
 8000d82:	4013      	ands	r3, r2
 8000d84:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	4a49      	ldr	r2, [pc, #292]	; (8000eb0 <HAL_GPIO_Init+0x2f0>)
 8000d8a:	4293      	cmp	r3, r2
 8000d8c:	d019      	beq.n	8000dc2 <HAL_GPIO_Init+0x202>
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	4a48      	ldr	r2, [pc, #288]	; (8000eb4 <HAL_GPIO_Init+0x2f4>)
 8000d92:	4293      	cmp	r3, r2
 8000d94:	d013      	beq.n	8000dbe <HAL_GPIO_Init+0x1fe>
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	4a47      	ldr	r2, [pc, #284]	; (8000eb8 <HAL_GPIO_Init+0x2f8>)
 8000d9a:	4293      	cmp	r3, r2
 8000d9c:	d00d      	beq.n	8000dba <HAL_GPIO_Init+0x1fa>
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	4a46      	ldr	r2, [pc, #280]	; (8000ebc <HAL_GPIO_Init+0x2fc>)
 8000da2:	4293      	cmp	r3, r2
 8000da4:	d007      	beq.n	8000db6 <HAL_GPIO_Init+0x1f6>
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	4a45      	ldr	r2, [pc, #276]	; (8000ec0 <HAL_GPIO_Init+0x300>)
 8000daa:	4293      	cmp	r3, r2
 8000dac:	d101      	bne.n	8000db2 <HAL_GPIO_Init+0x1f2>
 8000dae:	2304      	movs	r3, #4
 8000db0:	e008      	b.n	8000dc4 <HAL_GPIO_Init+0x204>
 8000db2:	2307      	movs	r3, #7
 8000db4:	e006      	b.n	8000dc4 <HAL_GPIO_Init+0x204>
 8000db6:	2303      	movs	r3, #3
 8000db8:	e004      	b.n	8000dc4 <HAL_GPIO_Init+0x204>
 8000dba:	2302      	movs	r3, #2
 8000dbc:	e002      	b.n	8000dc4 <HAL_GPIO_Init+0x204>
 8000dbe:	2301      	movs	r3, #1
 8000dc0:	e000      	b.n	8000dc4 <HAL_GPIO_Init+0x204>
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	69fa      	ldr	r2, [r7, #28]
 8000dc6:	f002 0203 	and.w	r2, r2, #3
 8000dca:	0092      	lsls	r2, r2, #2
 8000dcc:	4093      	lsls	r3, r2
 8000dce:	69ba      	ldr	r2, [r7, #24]
 8000dd0:	4313      	orrs	r3, r2
 8000dd2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000dd4:	4935      	ldr	r1, [pc, #212]	; (8000eac <HAL_GPIO_Init+0x2ec>)
 8000dd6:	69fb      	ldr	r3, [r7, #28]
 8000dd8:	089b      	lsrs	r3, r3, #2
 8000dda:	3302      	adds	r3, #2
 8000ddc:	69ba      	ldr	r2, [r7, #24]
 8000dde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000de2:	4b38      	ldr	r3, [pc, #224]	; (8000ec4 <HAL_GPIO_Init+0x304>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000de8:	693b      	ldr	r3, [r7, #16]
 8000dea:	43db      	mvns	r3, r3
 8000dec:	69ba      	ldr	r2, [r7, #24]
 8000dee:	4013      	ands	r3, r2
 8000df0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	685b      	ldr	r3, [r3, #4]
 8000df6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d003      	beq.n	8000e06 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8000dfe:	69ba      	ldr	r2, [r7, #24]
 8000e00:	693b      	ldr	r3, [r7, #16]
 8000e02:	4313      	orrs	r3, r2
 8000e04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000e06:	4a2f      	ldr	r2, [pc, #188]	; (8000ec4 <HAL_GPIO_Init+0x304>)
 8000e08:	69bb      	ldr	r3, [r7, #24]
 8000e0a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000e0c:	4b2d      	ldr	r3, [pc, #180]	; (8000ec4 <HAL_GPIO_Init+0x304>)
 8000e0e:	685b      	ldr	r3, [r3, #4]
 8000e10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e12:	693b      	ldr	r3, [r7, #16]
 8000e14:	43db      	mvns	r3, r3
 8000e16:	69ba      	ldr	r2, [r7, #24]
 8000e18:	4013      	ands	r3, r2
 8000e1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	685b      	ldr	r3, [r3, #4]
 8000e20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d003      	beq.n	8000e30 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8000e28:	69ba      	ldr	r2, [r7, #24]
 8000e2a:	693b      	ldr	r3, [r7, #16]
 8000e2c:	4313      	orrs	r3, r2
 8000e2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000e30:	4a24      	ldr	r2, [pc, #144]	; (8000ec4 <HAL_GPIO_Init+0x304>)
 8000e32:	69bb      	ldr	r3, [r7, #24]
 8000e34:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000e36:	4b23      	ldr	r3, [pc, #140]	; (8000ec4 <HAL_GPIO_Init+0x304>)
 8000e38:	689b      	ldr	r3, [r3, #8]
 8000e3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e3c:	693b      	ldr	r3, [r7, #16]
 8000e3e:	43db      	mvns	r3, r3
 8000e40:	69ba      	ldr	r2, [r7, #24]
 8000e42:	4013      	ands	r3, r2
 8000e44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	685b      	ldr	r3, [r3, #4]
 8000e4a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d003      	beq.n	8000e5a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8000e52:	69ba      	ldr	r2, [r7, #24]
 8000e54:	693b      	ldr	r3, [r7, #16]
 8000e56:	4313      	orrs	r3, r2
 8000e58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000e5a:	4a1a      	ldr	r2, [pc, #104]	; (8000ec4 <HAL_GPIO_Init+0x304>)
 8000e5c:	69bb      	ldr	r3, [r7, #24]
 8000e5e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000e60:	4b18      	ldr	r3, [pc, #96]	; (8000ec4 <HAL_GPIO_Init+0x304>)
 8000e62:	68db      	ldr	r3, [r3, #12]
 8000e64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e66:	693b      	ldr	r3, [r7, #16]
 8000e68:	43db      	mvns	r3, r3
 8000e6a:	69ba      	ldr	r2, [r7, #24]
 8000e6c:	4013      	ands	r3, r2
 8000e6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000e70:	683b      	ldr	r3, [r7, #0]
 8000e72:	685b      	ldr	r3, [r3, #4]
 8000e74:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d003      	beq.n	8000e84 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8000e7c:	69ba      	ldr	r2, [r7, #24]
 8000e7e:	693b      	ldr	r3, [r7, #16]
 8000e80:	4313      	orrs	r3, r2
 8000e82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000e84:	4a0f      	ldr	r2, [pc, #60]	; (8000ec4 <HAL_GPIO_Init+0x304>)
 8000e86:	69bb      	ldr	r3, [r7, #24]
 8000e88:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e8a:	69fb      	ldr	r3, [r7, #28]
 8000e8c:	3301      	adds	r3, #1
 8000e8e:	61fb      	str	r3, [r7, #28]
 8000e90:	69fb      	ldr	r3, [r7, #28]
 8000e92:	2b0f      	cmp	r3, #15
 8000e94:	f67f aea2 	bls.w	8000bdc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000e98:	bf00      	nop
 8000e9a:	bf00      	nop
 8000e9c:	3724      	adds	r7, #36	; 0x24
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop
 8000ea8:	40023800 	.word	0x40023800
 8000eac:	40013800 	.word	0x40013800
 8000eb0:	40020000 	.word	0x40020000
 8000eb4:	40020400 	.word	0x40020400
 8000eb8:	40020800 	.word	0x40020800
 8000ebc:	40020c00 	.word	0x40020c00
 8000ec0:	40021000 	.word	0x40021000
 8000ec4:	40013c00 	.word	0x40013c00

08000ec8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b083      	sub	sp, #12
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
 8000ed0:	460b      	mov	r3, r1
 8000ed2:	807b      	strh	r3, [r7, #2]
 8000ed4:	4613      	mov	r3, r2
 8000ed6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000ed8:	787b      	ldrb	r3, [r7, #1]
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d003      	beq.n	8000ee6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000ede:	887a      	ldrh	r2, [r7, #2]
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000ee4:	e003      	b.n	8000eee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000ee6:	887b      	ldrh	r3, [r7, #2]
 8000ee8:	041a      	lsls	r2, r3, #16
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	619a      	str	r2, [r3, #24]
}
 8000eee:	bf00      	nop
 8000ef0:	370c      	adds	r7, #12
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef8:	4770      	bx	lr
	...

08000efc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b086      	sub	sp, #24
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d101      	bne.n	8000f0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	e264      	b.n	80013d8 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	f003 0301 	and.w	r3, r3, #1
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d075      	beq.n	8001006 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000f1a:	4ba3      	ldr	r3, [pc, #652]	; (80011a8 <HAL_RCC_OscConfig+0x2ac>)
 8000f1c:	689b      	ldr	r3, [r3, #8]
 8000f1e:	f003 030c 	and.w	r3, r3, #12
 8000f22:	2b04      	cmp	r3, #4
 8000f24:	d00c      	beq.n	8000f40 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000f26:	4ba0      	ldr	r3, [pc, #640]	; (80011a8 <HAL_RCC_OscConfig+0x2ac>)
 8000f28:	689b      	ldr	r3, [r3, #8]
 8000f2a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000f2e:	2b08      	cmp	r3, #8
 8000f30:	d112      	bne.n	8000f58 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000f32:	4b9d      	ldr	r3, [pc, #628]	; (80011a8 <HAL_RCC_OscConfig+0x2ac>)
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000f3a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000f3e:	d10b      	bne.n	8000f58 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f40:	4b99      	ldr	r3, [pc, #612]	; (80011a8 <HAL_RCC_OscConfig+0x2ac>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d05b      	beq.n	8001004 <HAL_RCC_OscConfig+0x108>
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	685b      	ldr	r3, [r3, #4]
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d157      	bne.n	8001004 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000f54:	2301      	movs	r3, #1
 8000f56:	e23f      	b.n	80013d8 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	685b      	ldr	r3, [r3, #4]
 8000f5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f60:	d106      	bne.n	8000f70 <HAL_RCC_OscConfig+0x74>
 8000f62:	4b91      	ldr	r3, [pc, #580]	; (80011a8 <HAL_RCC_OscConfig+0x2ac>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	4a90      	ldr	r2, [pc, #576]	; (80011a8 <HAL_RCC_OscConfig+0x2ac>)
 8000f68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f6c:	6013      	str	r3, [r2, #0]
 8000f6e:	e01d      	b.n	8000fac <HAL_RCC_OscConfig+0xb0>
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	685b      	ldr	r3, [r3, #4]
 8000f74:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000f78:	d10c      	bne.n	8000f94 <HAL_RCC_OscConfig+0x98>
 8000f7a:	4b8b      	ldr	r3, [pc, #556]	; (80011a8 <HAL_RCC_OscConfig+0x2ac>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	4a8a      	ldr	r2, [pc, #552]	; (80011a8 <HAL_RCC_OscConfig+0x2ac>)
 8000f80:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f84:	6013      	str	r3, [r2, #0]
 8000f86:	4b88      	ldr	r3, [pc, #544]	; (80011a8 <HAL_RCC_OscConfig+0x2ac>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	4a87      	ldr	r2, [pc, #540]	; (80011a8 <HAL_RCC_OscConfig+0x2ac>)
 8000f8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f90:	6013      	str	r3, [r2, #0]
 8000f92:	e00b      	b.n	8000fac <HAL_RCC_OscConfig+0xb0>
 8000f94:	4b84      	ldr	r3, [pc, #528]	; (80011a8 <HAL_RCC_OscConfig+0x2ac>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4a83      	ldr	r2, [pc, #524]	; (80011a8 <HAL_RCC_OscConfig+0x2ac>)
 8000f9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f9e:	6013      	str	r3, [r2, #0]
 8000fa0:	4b81      	ldr	r3, [pc, #516]	; (80011a8 <HAL_RCC_OscConfig+0x2ac>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	4a80      	ldr	r2, [pc, #512]	; (80011a8 <HAL_RCC_OscConfig+0x2ac>)
 8000fa6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000faa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	685b      	ldr	r3, [r3, #4]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d013      	beq.n	8000fdc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fb4:	f7ff fcee 	bl	8000994 <HAL_GetTick>
 8000fb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fba:	e008      	b.n	8000fce <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000fbc:	f7ff fcea 	bl	8000994 <HAL_GetTick>
 8000fc0:	4602      	mov	r2, r0
 8000fc2:	693b      	ldr	r3, [r7, #16]
 8000fc4:	1ad3      	subs	r3, r2, r3
 8000fc6:	2b64      	cmp	r3, #100	; 0x64
 8000fc8:	d901      	bls.n	8000fce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000fca:	2303      	movs	r3, #3
 8000fcc:	e204      	b.n	80013d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fce:	4b76      	ldr	r3, [pc, #472]	; (80011a8 <HAL_RCC_OscConfig+0x2ac>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d0f0      	beq.n	8000fbc <HAL_RCC_OscConfig+0xc0>
 8000fda:	e014      	b.n	8001006 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fdc:	f7ff fcda 	bl	8000994 <HAL_GetTick>
 8000fe0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fe2:	e008      	b.n	8000ff6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000fe4:	f7ff fcd6 	bl	8000994 <HAL_GetTick>
 8000fe8:	4602      	mov	r2, r0
 8000fea:	693b      	ldr	r3, [r7, #16]
 8000fec:	1ad3      	subs	r3, r2, r3
 8000fee:	2b64      	cmp	r3, #100	; 0x64
 8000ff0:	d901      	bls.n	8000ff6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000ff2:	2303      	movs	r3, #3
 8000ff4:	e1f0      	b.n	80013d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ff6:	4b6c      	ldr	r3, [pc, #432]	; (80011a8 <HAL_RCC_OscConfig+0x2ac>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d1f0      	bne.n	8000fe4 <HAL_RCC_OscConfig+0xe8>
 8001002:	e000      	b.n	8001006 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001004:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	f003 0302 	and.w	r3, r3, #2
 800100e:	2b00      	cmp	r3, #0
 8001010:	d063      	beq.n	80010da <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001012:	4b65      	ldr	r3, [pc, #404]	; (80011a8 <HAL_RCC_OscConfig+0x2ac>)
 8001014:	689b      	ldr	r3, [r3, #8]
 8001016:	f003 030c 	and.w	r3, r3, #12
 800101a:	2b00      	cmp	r3, #0
 800101c:	d00b      	beq.n	8001036 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800101e:	4b62      	ldr	r3, [pc, #392]	; (80011a8 <HAL_RCC_OscConfig+0x2ac>)
 8001020:	689b      	ldr	r3, [r3, #8]
 8001022:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001026:	2b08      	cmp	r3, #8
 8001028:	d11c      	bne.n	8001064 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800102a:	4b5f      	ldr	r3, [pc, #380]	; (80011a8 <HAL_RCC_OscConfig+0x2ac>)
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001032:	2b00      	cmp	r3, #0
 8001034:	d116      	bne.n	8001064 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001036:	4b5c      	ldr	r3, [pc, #368]	; (80011a8 <HAL_RCC_OscConfig+0x2ac>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	f003 0302 	and.w	r3, r3, #2
 800103e:	2b00      	cmp	r3, #0
 8001040:	d005      	beq.n	800104e <HAL_RCC_OscConfig+0x152>
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	68db      	ldr	r3, [r3, #12]
 8001046:	2b01      	cmp	r3, #1
 8001048:	d001      	beq.n	800104e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800104a:	2301      	movs	r3, #1
 800104c:	e1c4      	b.n	80013d8 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800104e:	4b56      	ldr	r3, [pc, #344]	; (80011a8 <HAL_RCC_OscConfig+0x2ac>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	691b      	ldr	r3, [r3, #16]
 800105a:	00db      	lsls	r3, r3, #3
 800105c:	4952      	ldr	r1, [pc, #328]	; (80011a8 <HAL_RCC_OscConfig+0x2ac>)
 800105e:	4313      	orrs	r3, r2
 8001060:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001062:	e03a      	b.n	80010da <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	68db      	ldr	r3, [r3, #12]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d020      	beq.n	80010ae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800106c:	4b4f      	ldr	r3, [pc, #316]	; (80011ac <HAL_RCC_OscConfig+0x2b0>)
 800106e:	2201      	movs	r2, #1
 8001070:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001072:	f7ff fc8f 	bl	8000994 <HAL_GetTick>
 8001076:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001078:	e008      	b.n	800108c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800107a:	f7ff fc8b 	bl	8000994 <HAL_GetTick>
 800107e:	4602      	mov	r2, r0
 8001080:	693b      	ldr	r3, [r7, #16]
 8001082:	1ad3      	subs	r3, r2, r3
 8001084:	2b02      	cmp	r3, #2
 8001086:	d901      	bls.n	800108c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001088:	2303      	movs	r3, #3
 800108a:	e1a5      	b.n	80013d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800108c:	4b46      	ldr	r3, [pc, #280]	; (80011a8 <HAL_RCC_OscConfig+0x2ac>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	f003 0302 	and.w	r3, r3, #2
 8001094:	2b00      	cmp	r3, #0
 8001096:	d0f0      	beq.n	800107a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001098:	4b43      	ldr	r3, [pc, #268]	; (80011a8 <HAL_RCC_OscConfig+0x2ac>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	691b      	ldr	r3, [r3, #16]
 80010a4:	00db      	lsls	r3, r3, #3
 80010a6:	4940      	ldr	r1, [pc, #256]	; (80011a8 <HAL_RCC_OscConfig+0x2ac>)
 80010a8:	4313      	orrs	r3, r2
 80010aa:	600b      	str	r3, [r1, #0]
 80010ac:	e015      	b.n	80010da <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80010ae:	4b3f      	ldr	r3, [pc, #252]	; (80011ac <HAL_RCC_OscConfig+0x2b0>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010b4:	f7ff fc6e 	bl	8000994 <HAL_GetTick>
 80010b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010ba:	e008      	b.n	80010ce <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80010bc:	f7ff fc6a 	bl	8000994 <HAL_GetTick>
 80010c0:	4602      	mov	r2, r0
 80010c2:	693b      	ldr	r3, [r7, #16]
 80010c4:	1ad3      	subs	r3, r2, r3
 80010c6:	2b02      	cmp	r3, #2
 80010c8:	d901      	bls.n	80010ce <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80010ca:	2303      	movs	r3, #3
 80010cc:	e184      	b.n	80013d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010ce:	4b36      	ldr	r3, [pc, #216]	; (80011a8 <HAL_RCC_OscConfig+0x2ac>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	f003 0302 	and.w	r3, r3, #2
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d1f0      	bne.n	80010bc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f003 0308 	and.w	r3, r3, #8
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d030      	beq.n	8001148 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	695b      	ldr	r3, [r3, #20]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d016      	beq.n	800111c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80010ee:	4b30      	ldr	r3, [pc, #192]	; (80011b0 <HAL_RCC_OscConfig+0x2b4>)
 80010f0:	2201      	movs	r2, #1
 80010f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80010f4:	f7ff fc4e 	bl	8000994 <HAL_GetTick>
 80010f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80010fa:	e008      	b.n	800110e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80010fc:	f7ff fc4a 	bl	8000994 <HAL_GetTick>
 8001100:	4602      	mov	r2, r0
 8001102:	693b      	ldr	r3, [r7, #16]
 8001104:	1ad3      	subs	r3, r2, r3
 8001106:	2b02      	cmp	r3, #2
 8001108:	d901      	bls.n	800110e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800110a:	2303      	movs	r3, #3
 800110c:	e164      	b.n	80013d8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800110e:	4b26      	ldr	r3, [pc, #152]	; (80011a8 <HAL_RCC_OscConfig+0x2ac>)
 8001110:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001112:	f003 0302 	and.w	r3, r3, #2
 8001116:	2b00      	cmp	r3, #0
 8001118:	d0f0      	beq.n	80010fc <HAL_RCC_OscConfig+0x200>
 800111a:	e015      	b.n	8001148 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800111c:	4b24      	ldr	r3, [pc, #144]	; (80011b0 <HAL_RCC_OscConfig+0x2b4>)
 800111e:	2200      	movs	r2, #0
 8001120:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001122:	f7ff fc37 	bl	8000994 <HAL_GetTick>
 8001126:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001128:	e008      	b.n	800113c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800112a:	f7ff fc33 	bl	8000994 <HAL_GetTick>
 800112e:	4602      	mov	r2, r0
 8001130:	693b      	ldr	r3, [r7, #16]
 8001132:	1ad3      	subs	r3, r2, r3
 8001134:	2b02      	cmp	r3, #2
 8001136:	d901      	bls.n	800113c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001138:	2303      	movs	r3, #3
 800113a:	e14d      	b.n	80013d8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800113c:	4b1a      	ldr	r3, [pc, #104]	; (80011a8 <HAL_RCC_OscConfig+0x2ac>)
 800113e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001140:	f003 0302 	and.w	r3, r3, #2
 8001144:	2b00      	cmp	r3, #0
 8001146:	d1f0      	bne.n	800112a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f003 0304 	and.w	r3, r3, #4
 8001150:	2b00      	cmp	r3, #0
 8001152:	f000 80a0 	beq.w	8001296 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001156:	2300      	movs	r3, #0
 8001158:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800115a:	4b13      	ldr	r3, [pc, #76]	; (80011a8 <HAL_RCC_OscConfig+0x2ac>)
 800115c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800115e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001162:	2b00      	cmp	r3, #0
 8001164:	d10f      	bne.n	8001186 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001166:	2300      	movs	r3, #0
 8001168:	60bb      	str	r3, [r7, #8]
 800116a:	4b0f      	ldr	r3, [pc, #60]	; (80011a8 <HAL_RCC_OscConfig+0x2ac>)
 800116c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800116e:	4a0e      	ldr	r2, [pc, #56]	; (80011a8 <HAL_RCC_OscConfig+0x2ac>)
 8001170:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001174:	6413      	str	r3, [r2, #64]	; 0x40
 8001176:	4b0c      	ldr	r3, [pc, #48]	; (80011a8 <HAL_RCC_OscConfig+0x2ac>)
 8001178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800117a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800117e:	60bb      	str	r3, [r7, #8]
 8001180:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001182:	2301      	movs	r3, #1
 8001184:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001186:	4b0b      	ldr	r3, [pc, #44]	; (80011b4 <HAL_RCC_OscConfig+0x2b8>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800118e:	2b00      	cmp	r3, #0
 8001190:	d121      	bne.n	80011d6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001192:	4b08      	ldr	r3, [pc, #32]	; (80011b4 <HAL_RCC_OscConfig+0x2b8>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	4a07      	ldr	r2, [pc, #28]	; (80011b4 <HAL_RCC_OscConfig+0x2b8>)
 8001198:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800119c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800119e:	f7ff fbf9 	bl	8000994 <HAL_GetTick>
 80011a2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011a4:	e011      	b.n	80011ca <HAL_RCC_OscConfig+0x2ce>
 80011a6:	bf00      	nop
 80011a8:	40023800 	.word	0x40023800
 80011ac:	42470000 	.word	0x42470000
 80011b0:	42470e80 	.word	0x42470e80
 80011b4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80011b8:	f7ff fbec 	bl	8000994 <HAL_GetTick>
 80011bc:	4602      	mov	r2, r0
 80011be:	693b      	ldr	r3, [r7, #16]
 80011c0:	1ad3      	subs	r3, r2, r3
 80011c2:	2b02      	cmp	r3, #2
 80011c4:	d901      	bls.n	80011ca <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80011c6:	2303      	movs	r3, #3
 80011c8:	e106      	b.n	80013d8 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011ca:	4b85      	ldr	r3, [pc, #532]	; (80013e0 <HAL_RCC_OscConfig+0x4e4>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d0f0      	beq.n	80011b8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	689b      	ldr	r3, [r3, #8]
 80011da:	2b01      	cmp	r3, #1
 80011dc:	d106      	bne.n	80011ec <HAL_RCC_OscConfig+0x2f0>
 80011de:	4b81      	ldr	r3, [pc, #516]	; (80013e4 <HAL_RCC_OscConfig+0x4e8>)
 80011e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80011e2:	4a80      	ldr	r2, [pc, #512]	; (80013e4 <HAL_RCC_OscConfig+0x4e8>)
 80011e4:	f043 0301 	orr.w	r3, r3, #1
 80011e8:	6713      	str	r3, [r2, #112]	; 0x70
 80011ea:	e01c      	b.n	8001226 <HAL_RCC_OscConfig+0x32a>
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	689b      	ldr	r3, [r3, #8]
 80011f0:	2b05      	cmp	r3, #5
 80011f2:	d10c      	bne.n	800120e <HAL_RCC_OscConfig+0x312>
 80011f4:	4b7b      	ldr	r3, [pc, #492]	; (80013e4 <HAL_RCC_OscConfig+0x4e8>)
 80011f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80011f8:	4a7a      	ldr	r2, [pc, #488]	; (80013e4 <HAL_RCC_OscConfig+0x4e8>)
 80011fa:	f043 0304 	orr.w	r3, r3, #4
 80011fe:	6713      	str	r3, [r2, #112]	; 0x70
 8001200:	4b78      	ldr	r3, [pc, #480]	; (80013e4 <HAL_RCC_OscConfig+0x4e8>)
 8001202:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001204:	4a77      	ldr	r2, [pc, #476]	; (80013e4 <HAL_RCC_OscConfig+0x4e8>)
 8001206:	f043 0301 	orr.w	r3, r3, #1
 800120a:	6713      	str	r3, [r2, #112]	; 0x70
 800120c:	e00b      	b.n	8001226 <HAL_RCC_OscConfig+0x32a>
 800120e:	4b75      	ldr	r3, [pc, #468]	; (80013e4 <HAL_RCC_OscConfig+0x4e8>)
 8001210:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001212:	4a74      	ldr	r2, [pc, #464]	; (80013e4 <HAL_RCC_OscConfig+0x4e8>)
 8001214:	f023 0301 	bic.w	r3, r3, #1
 8001218:	6713      	str	r3, [r2, #112]	; 0x70
 800121a:	4b72      	ldr	r3, [pc, #456]	; (80013e4 <HAL_RCC_OscConfig+0x4e8>)
 800121c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800121e:	4a71      	ldr	r2, [pc, #452]	; (80013e4 <HAL_RCC_OscConfig+0x4e8>)
 8001220:	f023 0304 	bic.w	r3, r3, #4
 8001224:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	689b      	ldr	r3, [r3, #8]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d015      	beq.n	800125a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800122e:	f7ff fbb1 	bl	8000994 <HAL_GetTick>
 8001232:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001234:	e00a      	b.n	800124c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001236:	f7ff fbad 	bl	8000994 <HAL_GetTick>
 800123a:	4602      	mov	r2, r0
 800123c:	693b      	ldr	r3, [r7, #16]
 800123e:	1ad3      	subs	r3, r2, r3
 8001240:	f241 3288 	movw	r2, #5000	; 0x1388
 8001244:	4293      	cmp	r3, r2
 8001246:	d901      	bls.n	800124c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001248:	2303      	movs	r3, #3
 800124a:	e0c5      	b.n	80013d8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800124c:	4b65      	ldr	r3, [pc, #404]	; (80013e4 <HAL_RCC_OscConfig+0x4e8>)
 800124e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001250:	f003 0302 	and.w	r3, r3, #2
 8001254:	2b00      	cmp	r3, #0
 8001256:	d0ee      	beq.n	8001236 <HAL_RCC_OscConfig+0x33a>
 8001258:	e014      	b.n	8001284 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800125a:	f7ff fb9b 	bl	8000994 <HAL_GetTick>
 800125e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001260:	e00a      	b.n	8001278 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001262:	f7ff fb97 	bl	8000994 <HAL_GetTick>
 8001266:	4602      	mov	r2, r0
 8001268:	693b      	ldr	r3, [r7, #16]
 800126a:	1ad3      	subs	r3, r2, r3
 800126c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001270:	4293      	cmp	r3, r2
 8001272:	d901      	bls.n	8001278 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001274:	2303      	movs	r3, #3
 8001276:	e0af      	b.n	80013d8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001278:	4b5a      	ldr	r3, [pc, #360]	; (80013e4 <HAL_RCC_OscConfig+0x4e8>)
 800127a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800127c:	f003 0302 	and.w	r3, r3, #2
 8001280:	2b00      	cmp	r3, #0
 8001282:	d1ee      	bne.n	8001262 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001284:	7dfb      	ldrb	r3, [r7, #23]
 8001286:	2b01      	cmp	r3, #1
 8001288:	d105      	bne.n	8001296 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800128a:	4b56      	ldr	r3, [pc, #344]	; (80013e4 <HAL_RCC_OscConfig+0x4e8>)
 800128c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800128e:	4a55      	ldr	r2, [pc, #340]	; (80013e4 <HAL_RCC_OscConfig+0x4e8>)
 8001290:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001294:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	699b      	ldr	r3, [r3, #24]
 800129a:	2b00      	cmp	r3, #0
 800129c:	f000 809b 	beq.w	80013d6 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80012a0:	4b50      	ldr	r3, [pc, #320]	; (80013e4 <HAL_RCC_OscConfig+0x4e8>)
 80012a2:	689b      	ldr	r3, [r3, #8]
 80012a4:	f003 030c 	and.w	r3, r3, #12
 80012a8:	2b08      	cmp	r3, #8
 80012aa:	d05c      	beq.n	8001366 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	699b      	ldr	r3, [r3, #24]
 80012b0:	2b02      	cmp	r3, #2
 80012b2:	d141      	bne.n	8001338 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012b4:	4b4c      	ldr	r3, [pc, #304]	; (80013e8 <HAL_RCC_OscConfig+0x4ec>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012ba:	f7ff fb6b 	bl	8000994 <HAL_GetTick>
 80012be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80012c0:	e008      	b.n	80012d4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80012c2:	f7ff fb67 	bl	8000994 <HAL_GetTick>
 80012c6:	4602      	mov	r2, r0
 80012c8:	693b      	ldr	r3, [r7, #16]
 80012ca:	1ad3      	subs	r3, r2, r3
 80012cc:	2b02      	cmp	r3, #2
 80012ce:	d901      	bls.n	80012d4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80012d0:	2303      	movs	r3, #3
 80012d2:	e081      	b.n	80013d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80012d4:	4b43      	ldr	r3, [pc, #268]	; (80013e4 <HAL_RCC_OscConfig+0x4e8>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d1f0      	bne.n	80012c2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	69da      	ldr	r2, [r3, #28]
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	6a1b      	ldr	r3, [r3, #32]
 80012e8:	431a      	orrs	r2, r3
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012ee:	019b      	lsls	r3, r3, #6
 80012f0:	431a      	orrs	r2, r3
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012f6:	085b      	lsrs	r3, r3, #1
 80012f8:	3b01      	subs	r3, #1
 80012fa:	041b      	lsls	r3, r3, #16
 80012fc:	431a      	orrs	r2, r3
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001302:	061b      	lsls	r3, r3, #24
 8001304:	4937      	ldr	r1, [pc, #220]	; (80013e4 <HAL_RCC_OscConfig+0x4e8>)
 8001306:	4313      	orrs	r3, r2
 8001308:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800130a:	4b37      	ldr	r3, [pc, #220]	; (80013e8 <HAL_RCC_OscConfig+0x4ec>)
 800130c:	2201      	movs	r2, #1
 800130e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001310:	f7ff fb40 	bl	8000994 <HAL_GetTick>
 8001314:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001316:	e008      	b.n	800132a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001318:	f7ff fb3c 	bl	8000994 <HAL_GetTick>
 800131c:	4602      	mov	r2, r0
 800131e:	693b      	ldr	r3, [r7, #16]
 8001320:	1ad3      	subs	r3, r2, r3
 8001322:	2b02      	cmp	r3, #2
 8001324:	d901      	bls.n	800132a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001326:	2303      	movs	r3, #3
 8001328:	e056      	b.n	80013d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800132a:	4b2e      	ldr	r3, [pc, #184]	; (80013e4 <HAL_RCC_OscConfig+0x4e8>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001332:	2b00      	cmp	r3, #0
 8001334:	d0f0      	beq.n	8001318 <HAL_RCC_OscConfig+0x41c>
 8001336:	e04e      	b.n	80013d6 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001338:	4b2b      	ldr	r3, [pc, #172]	; (80013e8 <HAL_RCC_OscConfig+0x4ec>)
 800133a:	2200      	movs	r2, #0
 800133c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800133e:	f7ff fb29 	bl	8000994 <HAL_GetTick>
 8001342:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001344:	e008      	b.n	8001358 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001346:	f7ff fb25 	bl	8000994 <HAL_GetTick>
 800134a:	4602      	mov	r2, r0
 800134c:	693b      	ldr	r3, [r7, #16]
 800134e:	1ad3      	subs	r3, r2, r3
 8001350:	2b02      	cmp	r3, #2
 8001352:	d901      	bls.n	8001358 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001354:	2303      	movs	r3, #3
 8001356:	e03f      	b.n	80013d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001358:	4b22      	ldr	r3, [pc, #136]	; (80013e4 <HAL_RCC_OscConfig+0x4e8>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001360:	2b00      	cmp	r3, #0
 8001362:	d1f0      	bne.n	8001346 <HAL_RCC_OscConfig+0x44a>
 8001364:	e037      	b.n	80013d6 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	699b      	ldr	r3, [r3, #24]
 800136a:	2b01      	cmp	r3, #1
 800136c:	d101      	bne.n	8001372 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800136e:	2301      	movs	r3, #1
 8001370:	e032      	b.n	80013d8 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001372:	4b1c      	ldr	r3, [pc, #112]	; (80013e4 <HAL_RCC_OscConfig+0x4e8>)
 8001374:	685b      	ldr	r3, [r3, #4]
 8001376:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	699b      	ldr	r3, [r3, #24]
 800137c:	2b01      	cmp	r3, #1
 800137e:	d028      	beq.n	80013d2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800138a:	429a      	cmp	r2, r3
 800138c:	d121      	bne.n	80013d2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001398:	429a      	cmp	r2, r3
 800139a:	d11a      	bne.n	80013d2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800139c:	68fa      	ldr	r2, [r7, #12]
 800139e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80013a2:	4013      	ands	r3, r2
 80013a4:	687a      	ldr	r2, [r7, #4]
 80013a6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80013a8:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80013aa:	4293      	cmp	r3, r2
 80013ac:	d111      	bne.n	80013d2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013b8:	085b      	lsrs	r3, r3, #1
 80013ba:	3b01      	subs	r3, #1
 80013bc:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80013be:	429a      	cmp	r2, r3
 80013c0:	d107      	bne.n	80013d2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013cc:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80013ce:	429a      	cmp	r2, r3
 80013d0:	d001      	beq.n	80013d6 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80013d2:	2301      	movs	r3, #1
 80013d4:	e000      	b.n	80013d8 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80013d6:	2300      	movs	r3, #0
}
 80013d8:	4618      	mov	r0, r3
 80013da:	3718      	adds	r7, #24
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	40007000 	.word	0x40007000
 80013e4:	40023800 	.word	0x40023800
 80013e8:	42470060 	.word	0x42470060

080013ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b084      	sub	sp, #16
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
 80013f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d101      	bne.n	8001400 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80013fc:	2301      	movs	r3, #1
 80013fe:	e0cc      	b.n	800159a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001400:	4b68      	ldr	r3, [pc, #416]	; (80015a4 <HAL_RCC_ClockConfig+0x1b8>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f003 0307 	and.w	r3, r3, #7
 8001408:	683a      	ldr	r2, [r7, #0]
 800140a:	429a      	cmp	r2, r3
 800140c:	d90c      	bls.n	8001428 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800140e:	4b65      	ldr	r3, [pc, #404]	; (80015a4 <HAL_RCC_ClockConfig+0x1b8>)
 8001410:	683a      	ldr	r2, [r7, #0]
 8001412:	b2d2      	uxtb	r2, r2
 8001414:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001416:	4b63      	ldr	r3, [pc, #396]	; (80015a4 <HAL_RCC_ClockConfig+0x1b8>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f003 0307 	and.w	r3, r3, #7
 800141e:	683a      	ldr	r2, [r7, #0]
 8001420:	429a      	cmp	r2, r3
 8001422:	d001      	beq.n	8001428 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001424:	2301      	movs	r3, #1
 8001426:	e0b8      	b.n	800159a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	f003 0302 	and.w	r3, r3, #2
 8001430:	2b00      	cmp	r3, #0
 8001432:	d020      	beq.n	8001476 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f003 0304 	and.w	r3, r3, #4
 800143c:	2b00      	cmp	r3, #0
 800143e:	d005      	beq.n	800144c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001440:	4b59      	ldr	r3, [pc, #356]	; (80015a8 <HAL_RCC_ClockConfig+0x1bc>)
 8001442:	689b      	ldr	r3, [r3, #8]
 8001444:	4a58      	ldr	r2, [pc, #352]	; (80015a8 <HAL_RCC_ClockConfig+0x1bc>)
 8001446:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800144a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	f003 0308 	and.w	r3, r3, #8
 8001454:	2b00      	cmp	r3, #0
 8001456:	d005      	beq.n	8001464 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001458:	4b53      	ldr	r3, [pc, #332]	; (80015a8 <HAL_RCC_ClockConfig+0x1bc>)
 800145a:	689b      	ldr	r3, [r3, #8]
 800145c:	4a52      	ldr	r2, [pc, #328]	; (80015a8 <HAL_RCC_ClockConfig+0x1bc>)
 800145e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001462:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001464:	4b50      	ldr	r3, [pc, #320]	; (80015a8 <HAL_RCC_ClockConfig+0x1bc>)
 8001466:	689b      	ldr	r3, [r3, #8]
 8001468:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	689b      	ldr	r3, [r3, #8]
 8001470:	494d      	ldr	r1, [pc, #308]	; (80015a8 <HAL_RCC_ClockConfig+0x1bc>)
 8001472:	4313      	orrs	r3, r2
 8001474:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f003 0301 	and.w	r3, r3, #1
 800147e:	2b00      	cmp	r3, #0
 8001480:	d044      	beq.n	800150c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	685b      	ldr	r3, [r3, #4]
 8001486:	2b01      	cmp	r3, #1
 8001488:	d107      	bne.n	800149a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800148a:	4b47      	ldr	r3, [pc, #284]	; (80015a8 <HAL_RCC_ClockConfig+0x1bc>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001492:	2b00      	cmp	r3, #0
 8001494:	d119      	bne.n	80014ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001496:	2301      	movs	r3, #1
 8001498:	e07f      	b.n	800159a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	685b      	ldr	r3, [r3, #4]
 800149e:	2b02      	cmp	r3, #2
 80014a0:	d003      	beq.n	80014aa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80014a6:	2b03      	cmp	r3, #3
 80014a8:	d107      	bne.n	80014ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014aa:	4b3f      	ldr	r3, [pc, #252]	; (80015a8 <HAL_RCC_ClockConfig+0x1bc>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d109      	bne.n	80014ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014b6:	2301      	movs	r3, #1
 80014b8:	e06f      	b.n	800159a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014ba:	4b3b      	ldr	r3, [pc, #236]	; (80015a8 <HAL_RCC_ClockConfig+0x1bc>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f003 0302 	and.w	r3, r3, #2
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d101      	bne.n	80014ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014c6:	2301      	movs	r3, #1
 80014c8:	e067      	b.n	800159a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80014ca:	4b37      	ldr	r3, [pc, #220]	; (80015a8 <HAL_RCC_ClockConfig+0x1bc>)
 80014cc:	689b      	ldr	r3, [r3, #8]
 80014ce:	f023 0203 	bic.w	r2, r3, #3
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	685b      	ldr	r3, [r3, #4]
 80014d6:	4934      	ldr	r1, [pc, #208]	; (80015a8 <HAL_RCC_ClockConfig+0x1bc>)
 80014d8:	4313      	orrs	r3, r2
 80014da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80014dc:	f7ff fa5a 	bl	8000994 <HAL_GetTick>
 80014e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014e2:	e00a      	b.n	80014fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014e4:	f7ff fa56 	bl	8000994 <HAL_GetTick>
 80014e8:	4602      	mov	r2, r0
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	1ad3      	subs	r3, r2, r3
 80014ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80014f2:	4293      	cmp	r3, r2
 80014f4:	d901      	bls.n	80014fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80014f6:	2303      	movs	r3, #3
 80014f8:	e04f      	b.n	800159a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014fa:	4b2b      	ldr	r3, [pc, #172]	; (80015a8 <HAL_RCC_ClockConfig+0x1bc>)
 80014fc:	689b      	ldr	r3, [r3, #8]
 80014fe:	f003 020c 	and.w	r2, r3, #12
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	685b      	ldr	r3, [r3, #4]
 8001506:	009b      	lsls	r3, r3, #2
 8001508:	429a      	cmp	r2, r3
 800150a:	d1eb      	bne.n	80014e4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800150c:	4b25      	ldr	r3, [pc, #148]	; (80015a4 <HAL_RCC_ClockConfig+0x1b8>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f003 0307 	and.w	r3, r3, #7
 8001514:	683a      	ldr	r2, [r7, #0]
 8001516:	429a      	cmp	r2, r3
 8001518:	d20c      	bcs.n	8001534 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800151a:	4b22      	ldr	r3, [pc, #136]	; (80015a4 <HAL_RCC_ClockConfig+0x1b8>)
 800151c:	683a      	ldr	r2, [r7, #0]
 800151e:	b2d2      	uxtb	r2, r2
 8001520:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001522:	4b20      	ldr	r3, [pc, #128]	; (80015a4 <HAL_RCC_ClockConfig+0x1b8>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	f003 0307 	and.w	r3, r3, #7
 800152a:	683a      	ldr	r2, [r7, #0]
 800152c:	429a      	cmp	r2, r3
 800152e:	d001      	beq.n	8001534 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001530:	2301      	movs	r3, #1
 8001532:	e032      	b.n	800159a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	f003 0304 	and.w	r3, r3, #4
 800153c:	2b00      	cmp	r3, #0
 800153e:	d008      	beq.n	8001552 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001540:	4b19      	ldr	r3, [pc, #100]	; (80015a8 <HAL_RCC_ClockConfig+0x1bc>)
 8001542:	689b      	ldr	r3, [r3, #8]
 8001544:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	68db      	ldr	r3, [r3, #12]
 800154c:	4916      	ldr	r1, [pc, #88]	; (80015a8 <HAL_RCC_ClockConfig+0x1bc>)
 800154e:	4313      	orrs	r3, r2
 8001550:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f003 0308 	and.w	r3, r3, #8
 800155a:	2b00      	cmp	r3, #0
 800155c:	d009      	beq.n	8001572 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800155e:	4b12      	ldr	r3, [pc, #72]	; (80015a8 <HAL_RCC_ClockConfig+0x1bc>)
 8001560:	689b      	ldr	r3, [r3, #8]
 8001562:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	691b      	ldr	r3, [r3, #16]
 800156a:	00db      	lsls	r3, r3, #3
 800156c:	490e      	ldr	r1, [pc, #56]	; (80015a8 <HAL_RCC_ClockConfig+0x1bc>)
 800156e:	4313      	orrs	r3, r2
 8001570:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001572:	f000 f821 	bl	80015b8 <HAL_RCC_GetSysClockFreq>
 8001576:	4602      	mov	r2, r0
 8001578:	4b0b      	ldr	r3, [pc, #44]	; (80015a8 <HAL_RCC_ClockConfig+0x1bc>)
 800157a:	689b      	ldr	r3, [r3, #8]
 800157c:	091b      	lsrs	r3, r3, #4
 800157e:	f003 030f 	and.w	r3, r3, #15
 8001582:	490a      	ldr	r1, [pc, #40]	; (80015ac <HAL_RCC_ClockConfig+0x1c0>)
 8001584:	5ccb      	ldrb	r3, [r1, r3]
 8001586:	fa22 f303 	lsr.w	r3, r2, r3
 800158a:	4a09      	ldr	r2, [pc, #36]	; (80015b0 <HAL_RCC_ClockConfig+0x1c4>)
 800158c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800158e:	4b09      	ldr	r3, [pc, #36]	; (80015b4 <HAL_RCC_ClockConfig+0x1c8>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	4618      	mov	r0, r3
 8001594:	f7ff f9ba 	bl	800090c <HAL_InitTick>

  return HAL_OK;
 8001598:	2300      	movs	r3, #0
}
 800159a:	4618      	mov	r0, r3
 800159c:	3710      	adds	r7, #16
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	40023c00 	.word	0x40023c00
 80015a8:	40023800 	.word	0x40023800
 80015ac:	08002d2c 	.word	0x08002d2c
 80015b0:	20000000 	.word	0x20000000
 80015b4:	20000004 	.word	0x20000004

080015b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80015b8:	b5b0      	push	{r4, r5, r7, lr}
 80015ba:	b084      	sub	sp, #16
 80015bc:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80015be:	2100      	movs	r1, #0
 80015c0:	6079      	str	r1, [r7, #4]
 80015c2:	2100      	movs	r1, #0
 80015c4:	60f9      	str	r1, [r7, #12]
 80015c6:	2100      	movs	r1, #0
 80015c8:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80015ca:	2100      	movs	r1, #0
 80015cc:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80015ce:	4952      	ldr	r1, [pc, #328]	; (8001718 <HAL_RCC_GetSysClockFreq+0x160>)
 80015d0:	6889      	ldr	r1, [r1, #8]
 80015d2:	f001 010c 	and.w	r1, r1, #12
 80015d6:	2908      	cmp	r1, #8
 80015d8:	d00d      	beq.n	80015f6 <HAL_RCC_GetSysClockFreq+0x3e>
 80015da:	2908      	cmp	r1, #8
 80015dc:	f200 8094 	bhi.w	8001708 <HAL_RCC_GetSysClockFreq+0x150>
 80015e0:	2900      	cmp	r1, #0
 80015e2:	d002      	beq.n	80015ea <HAL_RCC_GetSysClockFreq+0x32>
 80015e4:	2904      	cmp	r1, #4
 80015e6:	d003      	beq.n	80015f0 <HAL_RCC_GetSysClockFreq+0x38>
 80015e8:	e08e      	b.n	8001708 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80015ea:	4b4c      	ldr	r3, [pc, #304]	; (800171c <HAL_RCC_GetSysClockFreq+0x164>)
 80015ec:	60bb      	str	r3, [r7, #8]
       break;
 80015ee:	e08e      	b.n	800170e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80015f0:	4b4b      	ldr	r3, [pc, #300]	; (8001720 <HAL_RCC_GetSysClockFreq+0x168>)
 80015f2:	60bb      	str	r3, [r7, #8]
      break;
 80015f4:	e08b      	b.n	800170e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80015f6:	4948      	ldr	r1, [pc, #288]	; (8001718 <HAL_RCC_GetSysClockFreq+0x160>)
 80015f8:	6849      	ldr	r1, [r1, #4]
 80015fa:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 80015fe:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001600:	4945      	ldr	r1, [pc, #276]	; (8001718 <HAL_RCC_GetSysClockFreq+0x160>)
 8001602:	6849      	ldr	r1, [r1, #4]
 8001604:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8001608:	2900      	cmp	r1, #0
 800160a:	d024      	beq.n	8001656 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800160c:	4942      	ldr	r1, [pc, #264]	; (8001718 <HAL_RCC_GetSysClockFreq+0x160>)
 800160e:	6849      	ldr	r1, [r1, #4]
 8001610:	0989      	lsrs	r1, r1, #6
 8001612:	4608      	mov	r0, r1
 8001614:	f04f 0100 	mov.w	r1, #0
 8001618:	f240 14ff 	movw	r4, #511	; 0x1ff
 800161c:	f04f 0500 	mov.w	r5, #0
 8001620:	ea00 0204 	and.w	r2, r0, r4
 8001624:	ea01 0305 	and.w	r3, r1, r5
 8001628:	493d      	ldr	r1, [pc, #244]	; (8001720 <HAL_RCC_GetSysClockFreq+0x168>)
 800162a:	fb01 f003 	mul.w	r0, r1, r3
 800162e:	2100      	movs	r1, #0
 8001630:	fb01 f102 	mul.w	r1, r1, r2
 8001634:	1844      	adds	r4, r0, r1
 8001636:	493a      	ldr	r1, [pc, #232]	; (8001720 <HAL_RCC_GetSysClockFreq+0x168>)
 8001638:	fba2 0101 	umull	r0, r1, r2, r1
 800163c:	1863      	adds	r3, r4, r1
 800163e:	4619      	mov	r1, r3
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	461a      	mov	r2, r3
 8001644:	f04f 0300 	mov.w	r3, #0
 8001648:	f7fe fdc6 	bl	80001d8 <__aeabi_uldivmod>
 800164c:	4602      	mov	r2, r0
 800164e:	460b      	mov	r3, r1
 8001650:	4613      	mov	r3, r2
 8001652:	60fb      	str	r3, [r7, #12]
 8001654:	e04a      	b.n	80016ec <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001656:	4b30      	ldr	r3, [pc, #192]	; (8001718 <HAL_RCC_GetSysClockFreq+0x160>)
 8001658:	685b      	ldr	r3, [r3, #4]
 800165a:	099b      	lsrs	r3, r3, #6
 800165c:	461a      	mov	r2, r3
 800165e:	f04f 0300 	mov.w	r3, #0
 8001662:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001666:	f04f 0100 	mov.w	r1, #0
 800166a:	ea02 0400 	and.w	r4, r2, r0
 800166e:	ea03 0501 	and.w	r5, r3, r1
 8001672:	4620      	mov	r0, r4
 8001674:	4629      	mov	r1, r5
 8001676:	f04f 0200 	mov.w	r2, #0
 800167a:	f04f 0300 	mov.w	r3, #0
 800167e:	014b      	lsls	r3, r1, #5
 8001680:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001684:	0142      	lsls	r2, r0, #5
 8001686:	4610      	mov	r0, r2
 8001688:	4619      	mov	r1, r3
 800168a:	1b00      	subs	r0, r0, r4
 800168c:	eb61 0105 	sbc.w	r1, r1, r5
 8001690:	f04f 0200 	mov.w	r2, #0
 8001694:	f04f 0300 	mov.w	r3, #0
 8001698:	018b      	lsls	r3, r1, #6
 800169a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800169e:	0182      	lsls	r2, r0, #6
 80016a0:	1a12      	subs	r2, r2, r0
 80016a2:	eb63 0301 	sbc.w	r3, r3, r1
 80016a6:	f04f 0000 	mov.w	r0, #0
 80016aa:	f04f 0100 	mov.w	r1, #0
 80016ae:	00d9      	lsls	r1, r3, #3
 80016b0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80016b4:	00d0      	lsls	r0, r2, #3
 80016b6:	4602      	mov	r2, r0
 80016b8:	460b      	mov	r3, r1
 80016ba:	1912      	adds	r2, r2, r4
 80016bc:	eb45 0303 	adc.w	r3, r5, r3
 80016c0:	f04f 0000 	mov.w	r0, #0
 80016c4:	f04f 0100 	mov.w	r1, #0
 80016c8:	0299      	lsls	r1, r3, #10
 80016ca:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80016ce:	0290      	lsls	r0, r2, #10
 80016d0:	4602      	mov	r2, r0
 80016d2:	460b      	mov	r3, r1
 80016d4:	4610      	mov	r0, r2
 80016d6:	4619      	mov	r1, r3
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	461a      	mov	r2, r3
 80016dc:	f04f 0300 	mov.w	r3, #0
 80016e0:	f7fe fd7a 	bl	80001d8 <__aeabi_uldivmod>
 80016e4:	4602      	mov	r2, r0
 80016e6:	460b      	mov	r3, r1
 80016e8:	4613      	mov	r3, r2
 80016ea:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80016ec:	4b0a      	ldr	r3, [pc, #40]	; (8001718 <HAL_RCC_GetSysClockFreq+0x160>)
 80016ee:	685b      	ldr	r3, [r3, #4]
 80016f0:	0c1b      	lsrs	r3, r3, #16
 80016f2:	f003 0303 	and.w	r3, r3, #3
 80016f6:	3301      	adds	r3, #1
 80016f8:	005b      	lsls	r3, r3, #1
 80016fa:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80016fc:	68fa      	ldr	r2, [r7, #12]
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	fbb2 f3f3 	udiv	r3, r2, r3
 8001704:	60bb      	str	r3, [r7, #8]
      break;
 8001706:	e002      	b.n	800170e <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001708:	4b04      	ldr	r3, [pc, #16]	; (800171c <HAL_RCC_GetSysClockFreq+0x164>)
 800170a:	60bb      	str	r3, [r7, #8]
      break;
 800170c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800170e:	68bb      	ldr	r3, [r7, #8]
}
 8001710:	4618      	mov	r0, r3
 8001712:	3710      	adds	r7, #16
 8001714:	46bd      	mov	sp, r7
 8001716:	bdb0      	pop	{r4, r5, r7, pc}
 8001718:	40023800 	.word	0x40023800
 800171c:	00f42400 	.word	0x00f42400
 8001720:	017d7840 	.word	0x017d7840

08001724 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b082      	sub	sp, #8
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	2b00      	cmp	r3, #0
 8001730:	d101      	bne.n	8001736 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001732:	2301      	movs	r3, #1
 8001734:	e07b      	b.n	800182e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800173a:	2b00      	cmp	r3, #0
 800173c:	d108      	bne.n	8001750 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001746:	d009      	beq.n	800175c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	2200      	movs	r2, #0
 800174c:	61da      	str	r2, [r3, #28]
 800174e:	e005      	b.n	800175c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	2200      	movs	r2, #0
 8001754:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	2200      	movs	r2, #0
 800175a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	2200      	movs	r2, #0
 8001760:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001768:	b2db      	uxtb	r3, r3
 800176a:	2b00      	cmp	r3, #0
 800176c:	d106      	bne.n	800177c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	2200      	movs	r2, #0
 8001772:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001776:	6878      	ldr	r0, [r7, #4]
 8001778:	f7fe ffd0 	bl	800071c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	2202      	movs	r2, #2
 8001780:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	681a      	ldr	r2, [r3, #0]
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001792:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	689b      	ldr	r3, [r3, #8]
 80017a0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80017a4:	431a      	orrs	r2, r3
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	68db      	ldr	r3, [r3, #12]
 80017aa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80017ae:	431a      	orrs	r2, r3
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	691b      	ldr	r3, [r3, #16]
 80017b4:	f003 0302 	and.w	r3, r3, #2
 80017b8:	431a      	orrs	r2, r3
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	695b      	ldr	r3, [r3, #20]
 80017be:	f003 0301 	and.w	r3, r3, #1
 80017c2:	431a      	orrs	r2, r3
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	699b      	ldr	r3, [r3, #24]
 80017c8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80017cc:	431a      	orrs	r2, r3
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	69db      	ldr	r3, [r3, #28]
 80017d2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80017d6:	431a      	orrs	r2, r3
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	6a1b      	ldr	r3, [r3, #32]
 80017dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017e0:	ea42 0103 	orr.w	r1, r2, r3
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017e8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	430a      	orrs	r2, r1
 80017f2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	699b      	ldr	r3, [r3, #24]
 80017f8:	0c1b      	lsrs	r3, r3, #16
 80017fa:	f003 0104 	and.w	r1, r3, #4
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001802:	f003 0210 	and.w	r2, r3, #16
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	430a      	orrs	r2, r1
 800180c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	69da      	ldr	r2, [r3, #28]
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800181c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	2200      	movs	r2, #0
 8001822:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2201      	movs	r2, #1
 8001828:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800182c:	2300      	movs	r3, #0
}
 800182e:	4618      	mov	r0, r3
 8001830:	3708      	adds	r7, #8
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}

08001836 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001836:	b580      	push	{r7, lr}
 8001838:	b088      	sub	sp, #32
 800183a:	af00      	add	r7, sp, #0
 800183c:	60f8      	str	r0, [r7, #12]
 800183e:	60b9      	str	r1, [r7, #8]
 8001840:	603b      	str	r3, [r7, #0]
 8001842:	4613      	mov	r3, r2
 8001844:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001846:	2300      	movs	r3, #0
 8001848:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001850:	2b01      	cmp	r3, #1
 8001852:	d101      	bne.n	8001858 <HAL_SPI_Transmit+0x22>
 8001854:	2302      	movs	r3, #2
 8001856:	e126      	b.n	8001aa6 <HAL_SPI_Transmit+0x270>
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	2201      	movs	r2, #1
 800185c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001860:	f7ff f898 	bl	8000994 <HAL_GetTick>
 8001864:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8001866:	88fb      	ldrh	r3, [r7, #6]
 8001868:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001870:	b2db      	uxtb	r3, r3
 8001872:	2b01      	cmp	r3, #1
 8001874:	d002      	beq.n	800187c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8001876:	2302      	movs	r3, #2
 8001878:	77fb      	strb	r3, [r7, #31]
    goto error;
 800187a:	e10b      	b.n	8001a94 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800187c:	68bb      	ldr	r3, [r7, #8]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d002      	beq.n	8001888 <HAL_SPI_Transmit+0x52>
 8001882:	88fb      	ldrh	r3, [r7, #6]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d102      	bne.n	800188e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8001888:	2301      	movs	r3, #1
 800188a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800188c:	e102      	b.n	8001a94 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	2203      	movs	r2, #3
 8001892:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	2200      	movs	r2, #0
 800189a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	68ba      	ldr	r2, [r7, #8]
 80018a0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	88fa      	ldrh	r2, [r7, #6]
 80018a6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	88fa      	ldrh	r2, [r7, #6]
 80018ac:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	2200      	movs	r2, #0
 80018b2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	2200      	movs	r2, #0
 80018b8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	2200      	movs	r2, #0
 80018be:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	2200      	movs	r2, #0
 80018c4:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	2200      	movs	r2, #0
 80018ca:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	689b      	ldr	r3, [r3, #8]
 80018d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80018d4:	d10f      	bne.n	80018f6 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	681a      	ldr	r2, [r3, #0]
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80018e4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	681a      	ldr	r2, [r3, #0]
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80018f4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001900:	2b40      	cmp	r3, #64	; 0x40
 8001902:	d007      	beq.n	8001914 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	681a      	ldr	r2, [r3, #0]
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001912:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	68db      	ldr	r3, [r3, #12]
 8001918:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800191c:	d14b      	bne.n	80019b6 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	2b00      	cmp	r3, #0
 8001924:	d002      	beq.n	800192c <HAL_SPI_Transmit+0xf6>
 8001926:	8afb      	ldrh	r3, [r7, #22]
 8001928:	2b01      	cmp	r3, #1
 800192a:	d13e      	bne.n	80019aa <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001930:	881a      	ldrh	r2, [r3, #0]
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800193c:	1c9a      	adds	r2, r3, #2
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001946:	b29b      	uxth	r3, r3
 8001948:	3b01      	subs	r3, #1
 800194a:	b29a      	uxth	r2, r3
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001950:	e02b      	b.n	80019aa <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	689b      	ldr	r3, [r3, #8]
 8001958:	f003 0302 	and.w	r3, r3, #2
 800195c:	2b02      	cmp	r3, #2
 800195e:	d112      	bne.n	8001986 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001964:	881a      	ldrh	r2, [r3, #0]
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001970:	1c9a      	adds	r2, r3, #2
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800197a:	b29b      	uxth	r3, r3
 800197c:	3b01      	subs	r3, #1
 800197e:	b29a      	uxth	r2, r3
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	86da      	strh	r2, [r3, #54]	; 0x36
 8001984:	e011      	b.n	80019aa <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001986:	f7ff f805 	bl	8000994 <HAL_GetTick>
 800198a:	4602      	mov	r2, r0
 800198c:	69bb      	ldr	r3, [r7, #24]
 800198e:	1ad3      	subs	r3, r2, r3
 8001990:	683a      	ldr	r2, [r7, #0]
 8001992:	429a      	cmp	r2, r3
 8001994:	d803      	bhi.n	800199e <HAL_SPI_Transmit+0x168>
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	f1b3 3fff 	cmp.w	r3, #4294967295
 800199c:	d102      	bne.n	80019a4 <HAL_SPI_Transmit+0x16e>
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d102      	bne.n	80019aa <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80019a4:	2303      	movs	r3, #3
 80019a6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80019a8:	e074      	b.n	8001a94 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80019ae:	b29b      	uxth	r3, r3
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d1ce      	bne.n	8001952 <HAL_SPI_Transmit+0x11c>
 80019b4:	e04c      	b.n	8001a50 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	685b      	ldr	r3, [r3, #4]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d002      	beq.n	80019c4 <HAL_SPI_Transmit+0x18e>
 80019be:	8afb      	ldrh	r3, [r7, #22]
 80019c0:	2b01      	cmp	r3, #1
 80019c2:	d140      	bne.n	8001a46 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	330c      	adds	r3, #12
 80019ce:	7812      	ldrb	r2, [r2, #0]
 80019d0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d6:	1c5a      	adds	r2, r3, #1
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80019e0:	b29b      	uxth	r3, r3
 80019e2:	3b01      	subs	r3, #1
 80019e4:	b29a      	uxth	r2, r3
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80019ea:	e02c      	b.n	8001a46 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	689b      	ldr	r3, [r3, #8]
 80019f2:	f003 0302 	and.w	r3, r3, #2
 80019f6:	2b02      	cmp	r3, #2
 80019f8:	d113      	bne.n	8001a22 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	330c      	adds	r3, #12
 8001a04:	7812      	ldrb	r2, [r2, #0]
 8001a06:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a0c:	1c5a      	adds	r2, r3, #1
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001a16:	b29b      	uxth	r3, r3
 8001a18:	3b01      	subs	r3, #1
 8001a1a:	b29a      	uxth	r2, r3
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	86da      	strh	r2, [r3, #54]	; 0x36
 8001a20:	e011      	b.n	8001a46 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001a22:	f7fe ffb7 	bl	8000994 <HAL_GetTick>
 8001a26:	4602      	mov	r2, r0
 8001a28:	69bb      	ldr	r3, [r7, #24]
 8001a2a:	1ad3      	subs	r3, r2, r3
 8001a2c:	683a      	ldr	r2, [r7, #0]
 8001a2e:	429a      	cmp	r2, r3
 8001a30:	d803      	bhi.n	8001a3a <HAL_SPI_Transmit+0x204>
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a38:	d102      	bne.n	8001a40 <HAL_SPI_Transmit+0x20a>
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d102      	bne.n	8001a46 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8001a40:	2303      	movs	r3, #3
 8001a42:	77fb      	strb	r3, [r7, #31]
          goto error;
 8001a44:	e026      	b.n	8001a94 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001a4a:	b29b      	uxth	r3, r3
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d1cd      	bne.n	80019ec <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001a50:	69ba      	ldr	r2, [r7, #24]
 8001a52:	6839      	ldr	r1, [r7, #0]
 8001a54:	68f8      	ldr	r0, [r7, #12]
 8001a56:	f000 fbcb 	bl	80021f0 <SPI_EndRxTxTransaction>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d002      	beq.n	8001a66 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	2220      	movs	r2, #32
 8001a64:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	689b      	ldr	r3, [r3, #8]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d10a      	bne.n	8001a84 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001a6e:	2300      	movs	r3, #0
 8001a70:	613b      	str	r3, [r7, #16]
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	68db      	ldr	r3, [r3, #12]
 8001a78:	613b      	str	r3, [r7, #16]
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	689b      	ldr	r3, [r3, #8]
 8001a80:	613b      	str	r3, [r7, #16]
 8001a82:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d002      	beq.n	8001a92 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	77fb      	strb	r3, [r7, #31]
 8001a90:	e000      	b.n	8001a94 <HAL_SPI_Transmit+0x25e>
  }

error:
 8001a92:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	2201      	movs	r2, #1
 8001a98:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8001aa4:	7ffb      	ldrb	r3, [r7, #31]
}
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	3720      	adds	r7, #32
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}

08001aae <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001aae:	b580      	push	{r7, lr}
 8001ab0:	b088      	sub	sp, #32
 8001ab2:	af02      	add	r7, sp, #8
 8001ab4:	60f8      	str	r0, [r7, #12]
 8001ab6:	60b9      	str	r1, [r7, #8]
 8001ab8:	603b      	str	r3, [r7, #0]
 8001aba:	4613      	mov	r3, r2
 8001abc:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	685b      	ldr	r3, [r3, #4]
 8001ac6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001aca:	d112      	bne.n	8001af2 <HAL_SPI_Receive+0x44>
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	689b      	ldr	r3, [r3, #8]
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d10e      	bne.n	8001af2 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	2204      	movs	r2, #4
 8001ad8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8001adc:	88fa      	ldrh	r2, [r7, #6]
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	9300      	str	r3, [sp, #0]
 8001ae2:	4613      	mov	r3, r2
 8001ae4:	68ba      	ldr	r2, [r7, #8]
 8001ae6:	68b9      	ldr	r1, [r7, #8]
 8001ae8:	68f8      	ldr	r0, [r7, #12]
 8001aea:	f000 f8f1 	bl	8001cd0 <HAL_SPI_TransmitReceive>
 8001aee:	4603      	mov	r3, r0
 8001af0:	e0ea      	b.n	8001cc8 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001af8:	2b01      	cmp	r3, #1
 8001afa:	d101      	bne.n	8001b00 <HAL_SPI_Receive+0x52>
 8001afc:	2302      	movs	r3, #2
 8001afe:	e0e3      	b.n	8001cc8 <HAL_SPI_Receive+0x21a>
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	2201      	movs	r2, #1
 8001b04:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001b08:	f7fe ff44 	bl	8000994 <HAL_GetTick>
 8001b0c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001b14:	b2db      	uxtb	r3, r3
 8001b16:	2b01      	cmp	r3, #1
 8001b18:	d002      	beq.n	8001b20 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8001b1a:	2302      	movs	r3, #2
 8001b1c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8001b1e:	e0ca      	b.n	8001cb6 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8001b20:	68bb      	ldr	r3, [r7, #8]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d002      	beq.n	8001b2c <HAL_SPI_Receive+0x7e>
 8001b26:	88fb      	ldrh	r3, [r7, #6]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d102      	bne.n	8001b32 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8001b30:	e0c1      	b.n	8001cb6 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	2204      	movs	r2, #4
 8001b36:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	68ba      	ldr	r2, [r7, #8]
 8001b44:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	88fa      	ldrh	r2, [r7, #6]
 8001b4a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	88fa      	ldrh	r2, [r7, #6]
 8001b50:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	2200      	movs	r2, #0
 8001b56:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	2200      	movs	r2, #0
 8001b62:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	2200      	movs	r2, #0
 8001b68:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	689b      	ldr	r3, [r3, #8]
 8001b74:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001b78:	d10f      	bne.n	8001b9a <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	681a      	ldr	r2, [r3, #0]
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001b88:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	681a      	ldr	r2, [r3, #0]
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001b98:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ba4:	2b40      	cmp	r3, #64	; 0x40
 8001ba6:	d007      	beq.n	8001bb8 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	681a      	ldr	r2, [r3, #0]
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001bb6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	68db      	ldr	r3, [r3, #12]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d162      	bne.n	8001c86 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8001bc0:	e02e      	b.n	8001c20 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	689b      	ldr	r3, [r3, #8]
 8001bc8:	f003 0301 	and.w	r3, r3, #1
 8001bcc:	2b01      	cmp	r3, #1
 8001bce:	d115      	bne.n	8001bfc <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f103 020c 	add.w	r2, r3, #12
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001bdc:	7812      	ldrb	r2, [r2, #0]
 8001bde:	b2d2      	uxtb	r2, r2
 8001be0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001be6:	1c5a      	adds	r2, r3, #1
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001bf0:	b29b      	uxth	r3, r3
 8001bf2:	3b01      	subs	r3, #1
 8001bf4:	b29a      	uxth	r2, r3
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	87da      	strh	r2, [r3, #62]	; 0x3e
 8001bfa:	e011      	b.n	8001c20 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001bfc:	f7fe feca 	bl	8000994 <HAL_GetTick>
 8001c00:	4602      	mov	r2, r0
 8001c02:	693b      	ldr	r3, [r7, #16]
 8001c04:	1ad3      	subs	r3, r2, r3
 8001c06:	683a      	ldr	r2, [r7, #0]
 8001c08:	429a      	cmp	r2, r3
 8001c0a:	d803      	bhi.n	8001c14 <HAL_SPI_Receive+0x166>
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c12:	d102      	bne.n	8001c1a <HAL_SPI_Receive+0x16c>
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d102      	bne.n	8001c20 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8001c1a:	2303      	movs	r3, #3
 8001c1c:	75fb      	strb	r3, [r7, #23]
          goto error;
 8001c1e:	e04a      	b.n	8001cb6 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001c24:	b29b      	uxth	r3, r3
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d1cb      	bne.n	8001bc2 <HAL_SPI_Receive+0x114>
 8001c2a:	e031      	b.n	8001c90 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	689b      	ldr	r3, [r3, #8]
 8001c32:	f003 0301 	and.w	r3, r3, #1
 8001c36:	2b01      	cmp	r3, #1
 8001c38:	d113      	bne.n	8001c62 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	68da      	ldr	r2, [r3, #12]
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c44:	b292      	uxth	r2, r2
 8001c46:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c4c:	1c9a      	adds	r2, r3, #2
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001c56:	b29b      	uxth	r3, r3
 8001c58:	3b01      	subs	r3, #1
 8001c5a:	b29a      	uxth	r2, r3
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8001c60:	e011      	b.n	8001c86 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001c62:	f7fe fe97 	bl	8000994 <HAL_GetTick>
 8001c66:	4602      	mov	r2, r0
 8001c68:	693b      	ldr	r3, [r7, #16]
 8001c6a:	1ad3      	subs	r3, r2, r3
 8001c6c:	683a      	ldr	r2, [r7, #0]
 8001c6e:	429a      	cmp	r2, r3
 8001c70:	d803      	bhi.n	8001c7a <HAL_SPI_Receive+0x1cc>
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c78:	d102      	bne.n	8001c80 <HAL_SPI_Receive+0x1d2>
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d102      	bne.n	8001c86 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8001c80:	2303      	movs	r3, #3
 8001c82:	75fb      	strb	r3, [r7, #23]
          goto error;
 8001c84:	e017      	b.n	8001cb6 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001c8a:	b29b      	uxth	r3, r3
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d1cd      	bne.n	8001c2c <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001c90:	693a      	ldr	r2, [r7, #16]
 8001c92:	6839      	ldr	r1, [r7, #0]
 8001c94:	68f8      	ldr	r0, [r7, #12]
 8001c96:	f000 fa45 	bl	8002124 <SPI_EndRxTransaction>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d002      	beq.n	8001ca6 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	2220      	movs	r2, #32
 8001ca4:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d002      	beq.n	8001cb4 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	75fb      	strb	r3, [r7, #23]
 8001cb2:	e000      	b.n	8001cb6 <HAL_SPI_Receive+0x208>
  }

error :
 8001cb4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	2201      	movs	r2, #1
 8001cba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8001cc6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001cc8:	4618      	mov	r0, r3
 8001cca:	3718      	adds	r7, #24
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}

08001cd0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b08c      	sub	sp, #48	; 0x30
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	60f8      	str	r0, [r7, #12]
 8001cd8:	60b9      	str	r1, [r7, #8]
 8001cda:	607a      	str	r2, [r7, #4]
 8001cdc:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001cee:	2b01      	cmp	r3, #1
 8001cf0:	d101      	bne.n	8001cf6 <HAL_SPI_TransmitReceive+0x26>
 8001cf2:	2302      	movs	r3, #2
 8001cf4:	e18a      	b.n	800200c <HAL_SPI_TransmitReceive+0x33c>
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	2201      	movs	r2, #1
 8001cfa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001cfe:	f7fe fe49 	bl	8000994 <HAL_GetTick>
 8001d02:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001d0a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	685b      	ldr	r3, [r3, #4]
 8001d12:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8001d14:	887b      	ldrh	r3, [r7, #2]
 8001d16:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001d18:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001d1c:	2b01      	cmp	r3, #1
 8001d1e:	d00f      	beq.n	8001d40 <HAL_SPI_TransmitReceive+0x70>
 8001d20:	69fb      	ldr	r3, [r7, #28]
 8001d22:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001d26:	d107      	bne.n	8001d38 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	689b      	ldr	r3, [r3, #8]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d103      	bne.n	8001d38 <HAL_SPI_TransmitReceive+0x68>
 8001d30:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001d34:	2b04      	cmp	r3, #4
 8001d36:	d003      	beq.n	8001d40 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8001d38:	2302      	movs	r3, #2
 8001d3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8001d3e:	e15b      	b.n	8001ff8 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001d40:	68bb      	ldr	r3, [r7, #8]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d005      	beq.n	8001d52 <HAL_SPI_TransmitReceive+0x82>
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d002      	beq.n	8001d52 <HAL_SPI_TransmitReceive+0x82>
 8001d4c:	887b      	ldrh	r3, [r7, #2]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d103      	bne.n	8001d5a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8001d52:	2301      	movs	r3, #1
 8001d54:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8001d58:	e14e      	b.n	8001ff8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001d60:	b2db      	uxtb	r3, r3
 8001d62:	2b04      	cmp	r3, #4
 8001d64:	d003      	beq.n	8001d6e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	2205      	movs	r2, #5
 8001d6a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	2200      	movs	r2, #0
 8001d72:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	687a      	ldr	r2, [r7, #4]
 8001d78:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	887a      	ldrh	r2, [r7, #2]
 8001d7e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	887a      	ldrh	r2, [r7, #2]
 8001d84:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	68ba      	ldr	r2, [r7, #8]
 8001d8a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	887a      	ldrh	r2, [r7, #2]
 8001d90:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	887a      	ldrh	r2, [r7, #2]
 8001d96:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	2200      	movs	r2, #0
 8001da2:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001dae:	2b40      	cmp	r3, #64	; 0x40
 8001db0:	d007      	beq.n	8001dc2 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	681a      	ldr	r2, [r3, #0]
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001dc0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	68db      	ldr	r3, [r3, #12]
 8001dc6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001dca:	d178      	bne.n	8001ebe <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d002      	beq.n	8001dda <HAL_SPI_TransmitReceive+0x10a>
 8001dd4:	8b7b      	ldrh	r3, [r7, #26]
 8001dd6:	2b01      	cmp	r3, #1
 8001dd8:	d166      	bne.n	8001ea8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dde:	881a      	ldrh	r2, [r3, #0]
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dea:	1c9a      	adds	r2, r3, #2
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001df4:	b29b      	uxth	r3, r3
 8001df6:	3b01      	subs	r3, #1
 8001df8:	b29a      	uxth	r2, r3
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001dfe:	e053      	b.n	8001ea8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	689b      	ldr	r3, [r3, #8]
 8001e06:	f003 0302 	and.w	r3, r3, #2
 8001e0a:	2b02      	cmp	r3, #2
 8001e0c:	d11b      	bne.n	8001e46 <HAL_SPI_TransmitReceive+0x176>
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001e12:	b29b      	uxth	r3, r3
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d016      	beq.n	8001e46 <HAL_SPI_TransmitReceive+0x176>
 8001e18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e1a:	2b01      	cmp	r3, #1
 8001e1c:	d113      	bne.n	8001e46 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e22:	881a      	ldrh	r2, [r3, #0]
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e2e:	1c9a      	adds	r2, r3, #2
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001e38:	b29b      	uxth	r3, r3
 8001e3a:	3b01      	subs	r3, #1
 8001e3c:	b29a      	uxth	r2, r3
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001e42:	2300      	movs	r3, #0
 8001e44:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	f003 0301 	and.w	r3, r3, #1
 8001e50:	2b01      	cmp	r3, #1
 8001e52:	d119      	bne.n	8001e88 <HAL_SPI_TransmitReceive+0x1b8>
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001e58:	b29b      	uxth	r3, r3
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d014      	beq.n	8001e88 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	68da      	ldr	r2, [r3, #12]
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e68:	b292      	uxth	r2, r2
 8001e6a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e70:	1c9a      	adds	r2, r3, #2
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001e7a:	b29b      	uxth	r3, r3
 8001e7c:	3b01      	subs	r3, #1
 8001e7e:	b29a      	uxth	r2, r3
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001e84:	2301      	movs	r3, #1
 8001e86:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8001e88:	f7fe fd84 	bl	8000994 <HAL_GetTick>
 8001e8c:	4602      	mov	r2, r0
 8001e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e90:	1ad3      	subs	r3, r2, r3
 8001e92:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001e94:	429a      	cmp	r2, r3
 8001e96:	d807      	bhi.n	8001ea8 <HAL_SPI_TransmitReceive+0x1d8>
 8001e98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e9e:	d003      	beq.n	8001ea8 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8001ea0:	2303      	movs	r3, #3
 8001ea2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8001ea6:	e0a7      	b.n	8001ff8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001eac:	b29b      	uxth	r3, r3
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d1a6      	bne.n	8001e00 <HAL_SPI_TransmitReceive+0x130>
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001eb6:	b29b      	uxth	r3, r3
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d1a1      	bne.n	8001e00 <HAL_SPI_TransmitReceive+0x130>
 8001ebc:	e07c      	b.n	8001fb8 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d002      	beq.n	8001ecc <HAL_SPI_TransmitReceive+0x1fc>
 8001ec6:	8b7b      	ldrh	r3, [r7, #26]
 8001ec8:	2b01      	cmp	r3, #1
 8001eca:	d16b      	bne.n	8001fa4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	330c      	adds	r3, #12
 8001ed6:	7812      	ldrb	r2, [r2, #0]
 8001ed8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ede:	1c5a      	adds	r2, r3, #1
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001ee8:	b29b      	uxth	r3, r3
 8001eea:	3b01      	subs	r3, #1
 8001eec:	b29a      	uxth	r2, r3
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001ef2:	e057      	b.n	8001fa4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	689b      	ldr	r3, [r3, #8]
 8001efa:	f003 0302 	and.w	r3, r3, #2
 8001efe:	2b02      	cmp	r3, #2
 8001f00:	d11c      	bne.n	8001f3c <HAL_SPI_TransmitReceive+0x26c>
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001f06:	b29b      	uxth	r3, r3
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d017      	beq.n	8001f3c <HAL_SPI_TransmitReceive+0x26c>
 8001f0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f0e:	2b01      	cmp	r3, #1
 8001f10:	d114      	bne.n	8001f3c <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	330c      	adds	r3, #12
 8001f1c:	7812      	ldrb	r2, [r2, #0]
 8001f1e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f24:	1c5a      	adds	r2, r3, #1
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001f2e:	b29b      	uxth	r3, r3
 8001f30:	3b01      	subs	r3, #1
 8001f32:	b29a      	uxth	r2, r3
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	689b      	ldr	r3, [r3, #8]
 8001f42:	f003 0301 	and.w	r3, r3, #1
 8001f46:	2b01      	cmp	r3, #1
 8001f48:	d119      	bne.n	8001f7e <HAL_SPI_TransmitReceive+0x2ae>
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001f4e:	b29b      	uxth	r3, r3
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d014      	beq.n	8001f7e <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	68da      	ldr	r2, [r3, #12]
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f5e:	b2d2      	uxtb	r2, r2
 8001f60:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f66:	1c5a      	adds	r2, r3, #1
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001f70:	b29b      	uxth	r3, r3
 8001f72:	3b01      	subs	r3, #1
 8001f74:	b29a      	uxth	r2, r3
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8001f7e:	f7fe fd09 	bl	8000994 <HAL_GetTick>
 8001f82:	4602      	mov	r2, r0
 8001f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f86:	1ad3      	subs	r3, r2, r3
 8001f88:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001f8a:	429a      	cmp	r2, r3
 8001f8c:	d803      	bhi.n	8001f96 <HAL_SPI_TransmitReceive+0x2c6>
 8001f8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f94:	d102      	bne.n	8001f9c <HAL_SPI_TransmitReceive+0x2cc>
 8001f96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d103      	bne.n	8001fa4 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8001f9c:	2303      	movs	r3, #3
 8001f9e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8001fa2:	e029      	b.n	8001ff8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001fa8:	b29b      	uxth	r3, r3
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d1a2      	bne.n	8001ef4 <HAL_SPI_TransmitReceive+0x224>
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001fb2:	b29b      	uxth	r3, r3
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d19d      	bne.n	8001ef4 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001fb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001fba:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001fbc:	68f8      	ldr	r0, [r7, #12]
 8001fbe:	f000 f917 	bl	80021f0 <SPI_EndRxTxTransaction>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d006      	beq.n	8001fd6 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8001fc8:	2301      	movs	r3, #1
 8001fca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	2220      	movs	r2, #32
 8001fd2:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8001fd4:	e010      	b.n	8001ff8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	689b      	ldr	r3, [r3, #8]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d10b      	bne.n	8001ff6 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001fde:	2300      	movs	r3, #0
 8001fe0:	617b      	str	r3, [r7, #20]
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	68db      	ldr	r3, [r3, #12]
 8001fe8:	617b      	str	r3, [r7, #20]
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	689b      	ldr	r3, [r3, #8]
 8001ff0:	617b      	str	r3, [r7, #20]
 8001ff2:	697b      	ldr	r3, [r7, #20]
 8001ff4:	e000      	b.n	8001ff8 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8001ff6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	2201      	movs	r2, #1
 8001ffc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	2200      	movs	r2, #0
 8002004:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002008:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800200c:	4618      	mov	r0, r3
 800200e:	3730      	adds	r7, #48	; 0x30
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}

08002014 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b088      	sub	sp, #32
 8002018:	af00      	add	r7, sp, #0
 800201a:	60f8      	str	r0, [r7, #12]
 800201c:	60b9      	str	r1, [r7, #8]
 800201e:	603b      	str	r3, [r7, #0]
 8002020:	4613      	mov	r3, r2
 8002022:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002024:	f7fe fcb6 	bl	8000994 <HAL_GetTick>
 8002028:	4602      	mov	r2, r0
 800202a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800202c:	1a9b      	subs	r3, r3, r2
 800202e:	683a      	ldr	r2, [r7, #0]
 8002030:	4413      	add	r3, r2
 8002032:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002034:	f7fe fcae 	bl	8000994 <HAL_GetTick>
 8002038:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800203a:	4b39      	ldr	r3, [pc, #228]	; (8002120 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	015b      	lsls	r3, r3, #5
 8002040:	0d1b      	lsrs	r3, r3, #20
 8002042:	69fa      	ldr	r2, [r7, #28]
 8002044:	fb02 f303 	mul.w	r3, r2, r3
 8002048:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800204a:	e054      	b.n	80020f6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002052:	d050      	beq.n	80020f6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002054:	f7fe fc9e 	bl	8000994 <HAL_GetTick>
 8002058:	4602      	mov	r2, r0
 800205a:	69bb      	ldr	r3, [r7, #24]
 800205c:	1ad3      	subs	r3, r2, r3
 800205e:	69fa      	ldr	r2, [r7, #28]
 8002060:	429a      	cmp	r2, r3
 8002062:	d902      	bls.n	800206a <SPI_WaitFlagStateUntilTimeout+0x56>
 8002064:	69fb      	ldr	r3, [r7, #28]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d13d      	bne.n	80020e6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	685a      	ldr	r2, [r3, #4]
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002078:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002082:	d111      	bne.n	80020a8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	689b      	ldr	r3, [r3, #8]
 8002088:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800208c:	d004      	beq.n	8002098 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	689b      	ldr	r3, [r3, #8]
 8002092:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002096:	d107      	bne.n	80020a8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	681a      	ldr	r2, [r3, #0]
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80020a6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80020b0:	d10f      	bne.n	80020d2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	681a      	ldr	r2, [r3, #0]
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80020c0:	601a      	str	r2, [r3, #0]
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	681a      	ldr	r2, [r3, #0]
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80020d0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	2201      	movs	r2, #1
 80020d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	2200      	movs	r2, #0
 80020de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80020e2:	2303      	movs	r3, #3
 80020e4:	e017      	b.n	8002116 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80020e6:	697b      	ldr	r3, [r7, #20]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d101      	bne.n	80020f0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80020ec:	2300      	movs	r3, #0
 80020ee:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80020f0:	697b      	ldr	r3, [r7, #20]
 80020f2:	3b01      	subs	r3, #1
 80020f4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	689a      	ldr	r2, [r3, #8]
 80020fc:	68bb      	ldr	r3, [r7, #8]
 80020fe:	4013      	ands	r3, r2
 8002100:	68ba      	ldr	r2, [r7, #8]
 8002102:	429a      	cmp	r2, r3
 8002104:	bf0c      	ite	eq
 8002106:	2301      	moveq	r3, #1
 8002108:	2300      	movne	r3, #0
 800210a:	b2db      	uxtb	r3, r3
 800210c:	461a      	mov	r2, r3
 800210e:	79fb      	ldrb	r3, [r7, #7]
 8002110:	429a      	cmp	r2, r3
 8002112:	d19b      	bne.n	800204c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002114:	2300      	movs	r3, #0
}
 8002116:	4618      	mov	r0, r3
 8002118:	3720      	adds	r7, #32
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	20000000 	.word	0x20000000

08002124 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b086      	sub	sp, #24
 8002128:	af02      	add	r7, sp, #8
 800212a:	60f8      	str	r0, [r7, #12]
 800212c:	60b9      	str	r1, [r7, #8]
 800212e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002138:	d111      	bne.n	800215e <SPI_EndRxTransaction+0x3a>
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	689b      	ldr	r3, [r3, #8]
 800213e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002142:	d004      	beq.n	800214e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	689b      	ldr	r3, [r3, #8]
 8002148:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800214c:	d107      	bne.n	800215e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	681a      	ldr	r2, [r3, #0]
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800215c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002166:	d12a      	bne.n	80021be <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	689b      	ldr	r3, [r3, #8]
 800216c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002170:	d012      	beq.n	8002198 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	9300      	str	r3, [sp, #0]
 8002176:	68bb      	ldr	r3, [r7, #8]
 8002178:	2200      	movs	r2, #0
 800217a:	2180      	movs	r1, #128	; 0x80
 800217c:	68f8      	ldr	r0, [r7, #12]
 800217e:	f7ff ff49 	bl	8002014 <SPI_WaitFlagStateUntilTimeout>
 8002182:	4603      	mov	r3, r0
 8002184:	2b00      	cmp	r3, #0
 8002186:	d02d      	beq.n	80021e4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800218c:	f043 0220 	orr.w	r2, r3, #32
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8002194:	2303      	movs	r3, #3
 8002196:	e026      	b.n	80021e6 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	9300      	str	r3, [sp, #0]
 800219c:	68bb      	ldr	r3, [r7, #8]
 800219e:	2200      	movs	r2, #0
 80021a0:	2101      	movs	r1, #1
 80021a2:	68f8      	ldr	r0, [r7, #12]
 80021a4:	f7ff ff36 	bl	8002014 <SPI_WaitFlagStateUntilTimeout>
 80021a8:	4603      	mov	r3, r0
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d01a      	beq.n	80021e4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021b2:	f043 0220 	orr.w	r2, r3, #32
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80021ba:	2303      	movs	r3, #3
 80021bc:	e013      	b.n	80021e6 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	9300      	str	r3, [sp, #0]
 80021c2:	68bb      	ldr	r3, [r7, #8]
 80021c4:	2200      	movs	r2, #0
 80021c6:	2101      	movs	r1, #1
 80021c8:	68f8      	ldr	r0, [r7, #12]
 80021ca:	f7ff ff23 	bl	8002014 <SPI_WaitFlagStateUntilTimeout>
 80021ce:	4603      	mov	r3, r0
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d007      	beq.n	80021e4 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021d8:	f043 0220 	orr.w	r2, r3, #32
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80021e0:	2303      	movs	r3, #3
 80021e2:	e000      	b.n	80021e6 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80021e4:	2300      	movs	r3, #0
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	3710      	adds	r7, #16
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}
	...

080021f0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b088      	sub	sp, #32
 80021f4:	af02      	add	r7, sp, #8
 80021f6:	60f8      	str	r0, [r7, #12]
 80021f8:	60b9      	str	r1, [r7, #8]
 80021fa:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80021fc:	4b1b      	ldr	r3, [pc, #108]	; (800226c <SPI_EndRxTxTransaction+0x7c>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a1b      	ldr	r2, [pc, #108]	; (8002270 <SPI_EndRxTxTransaction+0x80>)
 8002202:	fba2 2303 	umull	r2, r3, r2, r3
 8002206:	0d5b      	lsrs	r3, r3, #21
 8002208:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800220c:	fb02 f303 	mul.w	r3, r2, r3
 8002210:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800221a:	d112      	bne.n	8002242 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	9300      	str	r3, [sp, #0]
 8002220:	68bb      	ldr	r3, [r7, #8]
 8002222:	2200      	movs	r2, #0
 8002224:	2180      	movs	r1, #128	; 0x80
 8002226:	68f8      	ldr	r0, [r7, #12]
 8002228:	f7ff fef4 	bl	8002014 <SPI_WaitFlagStateUntilTimeout>
 800222c:	4603      	mov	r3, r0
 800222e:	2b00      	cmp	r3, #0
 8002230:	d016      	beq.n	8002260 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002236:	f043 0220 	orr.w	r2, r3, #32
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800223e:	2303      	movs	r3, #3
 8002240:	e00f      	b.n	8002262 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002242:	697b      	ldr	r3, [r7, #20]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d00a      	beq.n	800225e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	3b01      	subs	r3, #1
 800224c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	689b      	ldr	r3, [r3, #8]
 8002254:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002258:	2b80      	cmp	r3, #128	; 0x80
 800225a:	d0f2      	beq.n	8002242 <SPI_EndRxTxTransaction+0x52>
 800225c:	e000      	b.n	8002260 <SPI_EndRxTxTransaction+0x70>
        break;
 800225e:	bf00      	nop
  }

  return HAL_OK;
 8002260:	2300      	movs	r3, #0
}
 8002262:	4618      	mov	r0, r3
 8002264:	3718      	adds	r7, #24
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
 800226a:	bf00      	nop
 800226c:	20000000 	.word	0x20000000
 8002270:	165e9f81 	.word	0x165e9f81

08002274 <cs_high>:
 *
 * 			read_single_mag_register()
 *			write_single_mag_register()
*/
static void cs_high()
{
 8002274:	b580      	push	{r7, lr}
 8002276:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ICM20948_SPI_CS_PIN_PORT, ICM20948_SPI_CS_PIN_NUMBER, SET);	
 8002278:	2201      	movs	r2, #1
 800227a:	2110      	movs	r1, #16
 800227c:	4802      	ldr	r0, [pc, #8]	; (8002288 <cs_high+0x14>)
 800227e:	f7fe fe23 	bl	8000ec8 <HAL_GPIO_WritePin>
}
 8002282:	bf00      	nop
 8002284:	bd80      	pop	{r7, pc}
 8002286:	bf00      	nop
 8002288:	40020000 	.word	0x40020000

0800228c <cs_low>:

static void cs_low()
{
 800228c:	b580      	push	{r7, lr}
 800228e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ICM20948_SPI_CS_PIN_PORT, ICM20948_SPI_CS_PIN_NUMBER, RESET);
 8002290:	2200      	movs	r2, #0
 8002292:	2110      	movs	r1, #16
 8002294:	4802      	ldr	r0, [pc, #8]	; (80022a0 <cs_low+0x14>)
 8002296:	f7fe fe17 	bl	8000ec8 <HAL_GPIO_WritePin>
}
 800229a:	bf00      	nop
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	40020000 	.word	0x40020000

080022a4 <select_user_bank>:

static void select_user_bank(userbank ub)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b084      	sub	sp, #16
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	4603      	mov	r3, r0
 80022ac:	71fb      	strb	r3, [r7, #7]
	uint8_t write_reg[2];

	write_reg[0] = WRITE | REG_BANK_SEL;
 80022ae:	237f      	movs	r3, #127	; 0x7f
 80022b0:	733b      	strb	r3, [r7, #12]
	write_reg[1] = ub;
 80022b2:	79fb      	ldrb	r3, [r7, #7]
 80022b4:	737b      	strb	r3, [r7, #13]

	cs_low();
 80022b6:	f7ff ffe9 	bl	800228c <cs_low>
	HAL_SPI_Transmit(ICM20948_SPI, write_reg, 2, 10);
 80022ba:	f107 010c 	add.w	r1, r7, #12
 80022be:	230a      	movs	r3, #10
 80022c0:	2202      	movs	r2, #2
 80022c2:	4804      	ldr	r0, [pc, #16]	; (80022d4 <select_user_bank+0x30>)
 80022c4:	f7ff fab7 	bl	8001836 <HAL_SPI_Transmit>
	cs_high();
 80022c8:	f7ff ffd4 	bl	8002274 <cs_high>
}
 80022cc:	bf00      	nop
 80022ce:	3710      	adds	r7, #16
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bd80      	pop	{r7, pc}
 80022d4:	20000054 	.word	0x20000054

080022d8 <read_single_register>:

static uint8_t read_single_register(userbank ub, uint8_t reg)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b084      	sub	sp, #16
 80022dc:	af00      	add	r7, sp, #0
 80022de:	4603      	mov	r3, r0
 80022e0:	460a      	mov	r2, r1
 80022e2:	71fb      	strb	r3, [r7, #7]
 80022e4:	4613      	mov	r3, r2
 80022e6:	71bb      	strb	r3, [r7, #6]
	uint8_t read_reg = READ | reg;
 80022e8:	79bb      	ldrb	r3, [r7, #6]
 80022ea:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80022ee:	b2db      	uxtb	r3, r3
 80022f0:	73fb      	strb	r3, [r7, #15]
	uint8_t reg_val;

	select_user_bank(ub);
 80022f2:	79fb      	ldrb	r3, [r7, #7]
 80022f4:	4618      	mov	r0, r3
 80022f6:	f7ff ffd5 	bl	80022a4 <select_user_bank>

	cs_low();
 80022fa:	f7ff ffc7 	bl	800228c <cs_low>
	HAL_SPI_Transmit(ICM20948_SPI, &read_reg, 1, 1000);
 80022fe:	f107 010f 	add.w	r1, r7, #15
 8002302:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002306:	2201      	movs	r2, #1
 8002308:	4808      	ldr	r0, [pc, #32]	; (800232c <read_single_register+0x54>)
 800230a:	f7ff fa94 	bl	8001836 <HAL_SPI_Transmit>
	HAL_SPI_Receive(ICM20948_SPI, &reg_val, 1, 1000);
 800230e:	f107 010e 	add.w	r1, r7, #14
 8002312:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002316:	2201      	movs	r2, #1
 8002318:	4804      	ldr	r0, [pc, #16]	; (800232c <read_single_register+0x54>)
 800231a:	f7ff fbc8 	bl	8001aae <HAL_SPI_Receive>
	cs_high();
 800231e:	f7ff ffa9 	bl	8002274 <cs_high>

	return reg_val;
 8002322:	7bbb      	ldrb	r3, [r7, #14]
}
 8002324:	4618      	mov	r0, r3
 8002326:	3710      	adds	r7, #16
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}
 800232c:	20000054 	.word	0x20000054

08002330 <read_multiple_register>:

static uint8_t* read_multiple_register(userbank ub, uint8_t reg, uint8_t len)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b084      	sub	sp, #16
 8002334:	af00      	add	r7, sp, #0
 8002336:	4603      	mov	r3, r0
 8002338:	71fb      	strb	r3, [r7, #7]
 800233a:	460b      	mov	r3, r1
 800233c:	71bb      	strb	r3, [r7, #6]
 800233e:	4613      	mov	r3, r2
 8002340:	717b      	strb	r3, [r7, #5]
	uint8_t read_reg = READ | reg;
 8002342:	79bb      	ldrb	r3, [r7, #6]
 8002344:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002348:	b2db      	uxtb	r3, r3
 800234a:	73fb      	strb	r3, [r7, #15]
	static uint8_t reg_val[MAX_READ];

	select_user_bank(ub);
 800234c:	79fb      	ldrb	r3, [r7, #7]
 800234e:	4618      	mov	r0, r3
 8002350:	f7ff ffa8 	bl	80022a4 <select_user_bank>

	cs_low();
 8002354:	f7ff ff9a 	bl	800228c <cs_low>
	HAL_SPI_Transmit(ICM20948_SPI, &read_reg, 1, 1000);
 8002358:	f107 010f 	add.w	r1, r7, #15
 800235c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002360:	2201      	movs	r2, #1
 8002362:	4809      	ldr	r0, [pc, #36]	; (8002388 <read_multiple_register+0x58>)
 8002364:	f7ff fa67 	bl	8001836 <HAL_SPI_Transmit>
	HAL_SPI_Receive(ICM20948_SPI, reg_val, len, 1000);
 8002368:	797b      	ldrb	r3, [r7, #5]
 800236a:	b29a      	uxth	r2, r3
 800236c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002370:	4906      	ldr	r1, [pc, #24]	; (800238c <read_multiple_register+0x5c>)
 8002372:	4805      	ldr	r0, [pc, #20]	; (8002388 <read_multiple_register+0x58>)
 8002374:	f7ff fb9b 	bl	8001aae <HAL_SPI_Receive>
	cs_high();
 8002378:	f7ff ff7c 	bl	8002274 <cs_high>

	return reg_val;
 800237c:	4b03      	ldr	r3, [pc, #12]	; (800238c <read_multiple_register+0x5c>)
}
 800237e:	4618      	mov	r0, r3
 8002380:	3710      	adds	r7, #16
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}
 8002386:	bf00      	nop
 8002388:	20000054 	.word	0x20000054
 800238c:	20000030 	.word	0x20000030

08002390 <write_single_register>:

static void write_single_register(userbank ub, uint8_t reg, uint8_t val)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b084      	sub	sp, #16
 8002394:	af00      	add	r7, sp, #0
 8002396:	4603      	mov	r3, r0
 8002398:	71fb      	strb	r3, [r7, #7]
 800239a:	460b      	mov	r3, r1
 800239c:	71bb      	strb	r3, [r7, #6]
 800239e:	4613      	mov	r3, r2
 80023a0:	717b      	strb	r3, [r7, #5]
	uint8_t write_reg[2];

	write_reg[0] = WRITE | reg;
 80023a2:	79bb      	ldrb	r3, [r7, #6]
 80023a4:	733b      	strb	r3, [r7, #12]
	write_reg[1] = val;
 80023a6:	797b      	ldrb	r3, [r7, #5]
 80023a8:	737b      	strb	r3, [r7, #13]

	select_user_bank(ub);
 80023aa:	79fb      	ldrb	r3, [r7, #7]
 80023ac:	4618      	mov	r0, r3
 80023ae:	f7ff ff79 	bl	80022a4 <select_user_bank>

	cs_low();
 80023b2:	f7ff ff6b 	bl	800228c <cs_low>
	HAL_SPI_Transmit(ICM20948_SPI, write_reg, 2, 1000);
 80023b6:	f107 010c 	add.w	r1, r7, #12
 80023ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023be:	2202      	movs	r2, #2
 80023c0:	4804      	ldr	r0, [pc, #16]	; (80023d4 <write_single_register+0x44>)
 80023c2:	f7ff fa38 	bl	8001836 <HAL_SPI_Transmit>
	cs_high();
 80023c6:	f7ff ff55 	bl	8002274 <cs_high>
}
 80023ca:	bf00      	nop
 80023cc:	3710      	adds	r7, #16
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	20000054 	.word	0x20000054

080023d8 <write_multiple_register>:

static void write_multiple_register(userbank ub, uint8_t reg, uint8_t* val, uint8_t len)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b084      	sub	sp, #16
 80023dc:	af00      	add	r7, sp, #0
 80023de:	603a      	str	r2, [r7, #0]
 80023e0:	461a      	mov	r2, r3
 80023e2:	4603      	mov	r3, r0
 80023e4:	71fb      	strb	r3, [r7, #7]
 80023e6:	460b      	mov	r3, r1
 80023e8:	71bb      	strb	r3, [r7, #6]
 80023ea:	4613      	mov	r3, r2
 80023ec:	717b      	strb	r3, [r7, #5]
	uint8_t write_reg = WRITE | reg;
 80023ee:	79bb      	ldrb	r3, [r7, #6]
 80023f0:	73fb      	strb	r3, [r7, #15]

	select_user_bank(ub);
 80023f2:	79fb      	ldrb	r3, [r7, #7]
 80023f4:	4618      	mov	r0, r3
 80023f6:	f7ff ff55 	bl	80022a4 <select_user_bank>

	cs_low();
 80023fa:	f7ff ff47 	bl	800228c <cs_low>
	HAL_SPI_Transmit(ICM20948_SPI, &write_reg, 1, 1000);
 80023fe:	f107 010f 	add.w	r1, r7, #15
 8002402:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002406:	2201      	movs	r2, #1
 8002408:	4808      	ldr	r0, [pc, #32]	; (800242c <write_multiple_register+0x54>)
 800240a:	f7ff fa14 	bl	8001836 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(ICM20948_SPI, val, len, 1000);
 800240e:	797b      	ldrb	r3, [r7, #5]
 8002410:	b29a      	uxth	r2, r3
 8002412:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002416:	6839      	ldr	r1, [r7, #0]
 8002418:	4804      	ldr	r0, [pc, #16]	; (800242c <write_multiple_register+0x54>)
 800241a:	f7ff fa0c 	bl	8001836 <HAL_SPI_Transmit>
	cs_high();
 800241e:	f7ff ff29 	bl	8002274 <cs_high>
}
 8002422:	bf00      	nop
 8002424:	3710      	adds	r7, #16
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	20000054 	.word	0x20000054

08002430 <write_single_mag_register>:

	return reg_val;
}

static void write_single_mag_register(uint8_t reg, uint8_t val)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b082      	sub	sp, #8
 8002434:	af00      	add	r7, sp, #0
 8002436:	4603      	mov	r3, r0
 8002438:	460a      	mov	r2, r1
 800243a:	71fb      	strb	r3, [r7, #7]
 800243c:	4613      	mov	r3, r2
 800243e:	71bb      	strb	r3, [r7, #6]
	write_single_register(ub_3, B3_I2C_SLV0_ADDR, WRITE | MAG_SLAVE_ADDR);
 8002440:	220c      	movs	r2, #12
 8002442:	2103      	movs	r1, #3
 8002444:	2030      	movs	r0, #48	; 0x30
 8002446:	f7ff ffa3 	bl	8002390 <write_single_register>
	write_single_register(ub_3, B3_I2C_SLV0_REG, reg);
 800244a:	79fb      	ldrb	r3, [r7, #7]
 800244c:	461a      	mov	r2, r3
 800244e:	2104      	movs	r1, #4
 8002450:	2030      	movs	r0, #48	; 0x30
 8002452:	f7ff ff9d 	bl	8002390 <write_single_register>
	write_single_register(ub_3, B3_I2C_SLV0_DO, val);
 8002456:	79bb      	ldrb	r3, [r7, #6]
 8002458:	461a      	mov	r2, r3
 800245a:	2106      	movs	r1, #6
 800245c:	2030      	movs	r0, #48	; 0x30
 800245e:	f7ff ff97 	bl	8002390 <write_single_register>
	write_single_register(ub_3, B3_I2C_SLV0_CTRL, 0x81);
 8002462:	2281      	movs	r2, #129	; 0x81
 8002464:	2105      	movs	r1, #5
 8002466:	2030      	movs	r0, #48	; 0x30
 8002468:	f7ff ff92 	bl	8002390 <write_single_register>
}
 800246c:	bf00      	nop
 800246e:	3708      	adds	r7, #8
 8002470:	46bd      	mov	sp, r7
 8002472:	bd80      	pop	{r7, pc}

08002474 <icm20948_init>:


/* ICM-20948 Main Functions */
void icm20948_init()
{
 8002474:	b580      	push	{r7, lr}
 8002476:	af00      	add	r7, sp, #0
	icm20948_device_reset();
 8002478:	f000 f8b7 	bl	80025ea <icm20948_device_reset>
	icm20948_wakeup();
 800247c:	f000 f8c1 	bl	8002602 <icm20948_wakeup>

	icm20948_clock_source(1);
 8002480:	2001      	movs	r0, #1
 8002482:	f000 f939 	bl	80026f8 <icm20948_clock_source>
	icm20948_odr_align_enable();
 8002486:	f000 f950 	bl	800272a <icm20948_odr_align_enable>
	
	icm20948_spi_slave_enable();
 800248a:	f000 f8d4 	bl	8002636 <icm20948_spi_slave_enable>
	
	icm20948_gyro_low_pass_filter(0);
 800248e:	2000      	movs	r0, #0
 8002490:	f000 f954 	bl	800273c <icm20948_gyro_low_pass_filter>
	icm20948_accel_low_pass_filter(0);
 8002494:	2000      	movs	r0, #0
 8002496:	f000 f96e 	bl	8002776 <icm20948_accel_low_pass_filter>

	icm20948_gyro_sample_rate_divider(0);
 800249a:	2000      	movs	r0, #0
 800249c:	f000 f988 	bl	80027b0 <icm20948_gyro_sample_rate_divider>
	icm20948_accel_sample_rate_divider(0);
 80024a0:	2000      	movs	r0, #0
 80024a2:	f000 f994 	bl	80027ce <icm20948_accel_sample_rate_divider>

	icm20948_gyro_calibration();
 80024a6:	f000 f9b1 	bl	800280c <icm20948_gyro_calibration>
	icm20948_accel_calibration();
 80024aa:	f000 fa4b 	bl	8002944 <icm20948_accel_calibration>

	icm20948_gyro_full_scale_select(_2000dps);
 80024ae:	2003      	movs	r0, #3
 80024b0:	f000 fb56 	bl	8002b60 <icm20948_gyro_full_scale_select>
	icm20948_accel_full_scale_select(_16g);
 80024b4:	2003      	movs	r0, #3
 80024b6:	f000 fb9d 	bl	8002bf4 <icm20948_accel_full_scale_select>
}
 80024ba:	bf00      	nop
 80024bc:	bd80      	pop	{r7, pc}

080024be <icm20948_gyro_read>:

void icm20948_gyro_read(axises* data)
{
 80024be:	b580      	push	{r7, lr}
 80024c0:	b084      	sub	sp, #16
 80024c2:	af00      	add	r7, sp, #0
 80024c4:	6078      	str	r0, [r7, #4]
	uint8_t* temp = read_multiple_register(ub_0, B0_GYRO_XOUT_H, 6);
 80024c6:	2206      	movs	r2, #6
 80024c8:	2133      	movs	r1, #51	; 0x33
 80024ca:	2000      	movs	r0, #0
 80024cc:	f7ff ff30 	bl	8002330 <read_multiple_register>
 80024d0:	60f8      	str	r0, [r7, #12]

	data->x = (int16_t)(temp[0] << 8 | temp[1]);
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	781b      	ldrb	r3, [r3, #0]
 80024d6:	021b      	lsls	r3, r3, #8
 80024d8:	b21a      	sxth	r2, r3
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	3301      	adds	r3, #1
 80024de:	781b      	ldrb	r3, [r3, #0]
 80024e0:	b21b      	sxth	r3, r3
 80024e2:	4313      	orrs	r3, r2
 80024e4:	b21b      	sxth	r3, r3
 80024e6:	ee07 3a90 	vmov	s15, r3
 80024ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	edc3 7a00 	vstr	s15, [r3]
	data->y = (int16_t)(temp[2] << 8 | temp[3]);
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	3302      	adds	r3, #2
 80024f8:	781b      	ldrb	r3, [r3, #0]
 80024fa:	021b      	lsls	r3, r3, #8
 80024fc:	b21a      	sxth	r2, r3
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	3303      	adds	r3, #3
 8002502:	781b      	ldrb	r3, [r3, #0]
 8002504:	b21b      	sxth	r3, r3
 8002506:	4313      	orrs	r3, r2
 8002508:	b21b      	sxth	r3, r3
 800250a:	ee07 3a90 	vmov	s15, r3
 800250e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	edc3 7a01 	vstr	s15, [r3, #4]
	data->z = (int16_t)(temp[4] << 8 | temp[5]);
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	3304      	adds	r3, #4
 800251c:	781b      	ldrb	r3, [r3, #0]
 800251e:	021b      	lsls	r3, r3, #8
 8002520:	b21a      	sxth	r2, r3
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	3305      	adds	r3, #5
 8002526:	781b      	ldrb	r3, [r3, #0]
 8002528:	b21b      	sxth	r3, r3
 800252a:	4313      	orrs	r3, r2
 800252c:	b21b      	sxth	r3, r3
 800252e:	ee07 3a90 	vmov	s15, r3
 8002532:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	edc3 7a02 	vstr	s15, [r3, #8]
}
 800253c:	bf00      	nop
 800253e:	3710      	adds	r7, #16
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}

08002544 <icm20948_accel_read>:

void icm20948_accel_read(axises* data)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b084      	sub	sp, #16
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
	uint8_t* temp = read_multiple_register(ub_0, B0_ACCEL_XOUT_H, 6);
 800254c:	2206      	movs	r2, #6
 800254e:	212d      	movs	r1, #45	; 0x2d
 8002550:	2000      	movs	r0, #0
 8002552:	f7ff feed 	bl	8002330 <read_multiple_register>
 8002556:	60f8      	str	r0, [r7, #12]

	data->x = (int16_t)(temp[0] << 8 | temp[1]);
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	781b      	ldrb	r3, [r3, #0]
 800255c:	021b      	lsls	r3, r3, #8
 800255e:	b21a      	sxth	r2, r3
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	3301      	adds	r3, #1
 8002564:	781b      	ldrb	r3, [r3, #0]
 8002566:	b21b      	sxth	r3, r3
 8002568:	4313      	orrs	r3, r2
 800256a:	b21b      	sxth	r3, r3
 800256c:	ee07 3a90 	vmov	s15, r3
 8002570:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	edc3 7a00 	vstr	s15, [r3]
	data->y = (int16_t)(temp[2] << 8 | temp[3]);
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	3302      	adds	r3, #2
 800257e:	781b      	ldrb	r3, [r3, #0]
 8002580:	021b      	lsls	r3, r3, #8
 8002582:	b21a      	sxth	r2, r3
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	3303      	adds	r3, #3
 8002588:	781b      	ldrb	r3, [r3, #0]
 800258a:	b21b      	sxth	r3, r3
 800258c:	4313      	orrs	r3, r2
 800258e:	b21b      	sxth	r3, r3
 8002590:	ee07 3a90 	vmov	s15, r3
 8002594:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	edc3 7a01 	vstr	s15, [r3, #4]
	data->z = (int16_t)(temp[4] << 8 | temp[5]);	
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	3304      	adds	r3, #4
 80025a2:	781b      	ldrb	r3, [r3, #0]
 80025a4:	021b      	lsls	r3, r3, #8
 80025a6:	b21a      	sxth	r2, r3
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	3305      	adds	r3, #5
 80025ac:	781b      	ldrb	r3, [r3, #0]
 80025ae:	b21b      	sxth	r3, r3
 80025b0:	4313      	orrs	r3, r2
 80025b2:	b21b      	sxth	r3, r3
 80025b4:	ee07 3a90 	vmov	s15, r3
 80025b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	edc3 7a02 	vstr	s15, [r3, #8]
}
 80025c2:	bf00      	nop
 80025c4:	3710      	adds	r7, #16
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}

080025ca <ak009916_init>:
}


/* AK09916 Main Functions */
void ak009916_init()
{
 80025ca:	b580      	push	{r7, lr}
 80025cc:	af00      	add	r7, sp, #0
	icm20948_i2c_master_reset();
 80025ce:	f000 f849 	bl	8002664 <icm20948_i2c_master_reset>
	icm20948_i2c_master_enable();
 80025d2:	f000 f85e 	bl	8002692 <icm20948_i2c_master_enable>
	icm20948_i2c_master_clk_frq(7);
 80025d6:	2007      	movs	r0, #7
 80025d8:	f000 f875 	bl	80026c6 <icm20948_i2c_master_clk_frq>

	ak09916_soft_reset();
 80025dc:	f000 fb50 	bl	8002c80 <ak09916_soft_reset>
	ak09916_operation_mode_setting(continuous_measurement_100hz);
 80025e0:	2008      	movs	r0, #8
 80025e2:	f000 fb58 	bl	8002c96 <ak09916_operation_mode_setting>
}
 80025e6:	bf00      	nop
 80025e8:	bd80      	pop	{r7, pc}

080025ea <icm20948_device_reset>:
	else
		return false;
}

void icm20948_device_reset()
{
 80025ea:	b580      	push	{r7, lr}
 80025ec:	af00      	add	r7, sp, #0
	write_single_register(ub_0, B0_PWR_MGMT_1, 0x80 | 0x41);
 80025ee:	22c1      	movs	r2, #193	; 0xc1
 80025f0:	2106      	movs	r1, #6
 80025f2:	2000      	movs	r0, #0
 80025f4:	f7ff fecc 	bl	8002390 <write_single_register>
	HAL_Delay(100);
 80025f8:	2064      	movs	r0, #100	; 0x64
 80025fa:	f7fe f9d7 	bl	80009ac <HAL_Delay>
}
 80025fe:	bf00      	nop
 8002600:	bd80      	pop	{r7, pc}

08002602 <icm20948_wakeup>:

void icm20948_wakeup()
{
 8002602:	b580      	push	{r7, lr}
 8002604:	b082      	sub	sp, #8
 8002606:	af00      	add	r7, sp, #0
	uint8_t new_val = read_single_register(ub_0, B0_PWR_MGMT_1);
 8002608:	2106      	movs	r1, #6
 800260a:	2000      	movs	r0, #0
 800260c:	f7ff fe64 	bl	80022d8 <read_single_register>
 8002610:	4603      	mov	r3, r0
 8002612:	71fb      	strb	r3, [r7, #7]
	new_val &= 0xBF;
 8002614:	79fb      	ldrb	r3, [r7, #7]
 8002616:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800261a:	71fb      	strb	r3, [r7, #7]

	write_single_register(ub_0, B0_PWR_MGMT_1, new_val);
 800261c:	79fb      	ldrb	r3, [r7, #7]
 800261e:	461a      	mov	r2, r3
 8002620:	2106      	movs	r1, #6
 8002622:	2000      	movs	r0, #0
 8002624:	f7ff feb4 	bl	8002390 <write_single_register>
	HAL_Delay(100);
 8002628:	2064      	movs	r0, #100	; 0x64
 800262a:	f7fe f9bf 	bl	80009ac <HAL_Delay>
}
 800262e:	bf00      	nop
 8002630:	3708      	adds	r7, #8
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}

08002636 <icm20948_spi_slave_enable>:
	write_single_register(ub_0, B0_PWR_MGMT_1, new_val);
	HAL_Delay(100);
}

void icm20948_spi_slave_enable()
{
 8002636:	b580      	push	{r7, lr}
 8002638:	b082      	sub	sp, #8
 800263a:	af00      	add	r7, sp, #0
	uint8_t new_val = read_single_register(ub_0, B0_USER_CTRL);
 800263c:	2103      	movs	r1, #3
 800263e:	2000      	movs	r0, #0
 8002640:	f7ff fe4a 	bl	80022d8 <read_single_register>
 8002644:	4603      	mov	r3, r0
 8002646:	71fb      	strb	r3, [r7, #7]
	new_val |= 0x10;
 8002648:	79fb      	ldrb	r3, [r7, #7]
 800264a:	f043 0310 	orr.w	r3, r3, #16
 800264e:	71fb      	strb	r3, [r7, #7]

	write_single_register(ub_0, B0_USER_CTRL, new_val);
 8002650:	79fb      	ldrb	r3, [r7, #7]
 8002652:	461a      	mov	r2, r3
 8002654:	2103      	movs	r1, #3
 8002656:	2000      	movs	r0, #0
 8002658:	f7ff fe9a 	bl	8002390 <write_single_register>
}
 800265c:	bf00      	nop
 800265e:	3708      	adds	r7, #8
 8002660:	46bd      	mov	sp, r7
 8002662:	bd80      	pop	{r7, pc}

08002664 <icm20948_i2c_master_reset>:

void icm20948_i2c_master_reset()
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b082      	sub	sp, #8
 8002668:	af00      	add	r7, sp, #0
	uint8_t new_val = read_single_register(ub_0, B0_USER_CTRL);
 800266a:	2103      	movs	r1, #3
 800266c:	2000      	movs	r0, #0
 800266e:	f7ff fe33 	bl	80022d8 <read_single_register>
 8002672:	4603      	mov	r3, r0
 8002674:	71fb      	strb	r3, [r7, #7]
	new_val |= 0x02;
 8002676:	79fb      	ldrb	r3, [r7, #7]
 8002678:	f043 0302 	orr.w	r3, r3, #2
 800267c:	71fb      	strb	r3, [r7, #7]

	write_single_register(ub_0, B0_USER_CTRL, new_val);
 800267e:	79fb      	ldrb	r3, [r7, #7]
 8002680:	461a      	mov	r2, r3
 8002682:	2103      	movs	r1, #3
 8002684:	2000      	movs	r0, #0
 8002686:	f7ff fe83 	bl	8002390 <write_single_register>
}
 800268a:	bf00      	nop
 800268c:	3708      	adds	r7, #8
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}

08002692 <icm20948_i2c_master_enable>:

void icm20948_i2c_master_enable()
{
 8002692:	b580      	push	{r7, lr}
 8002694:	b082      	sub	sp, #8
 8002696:	af00      	add	r7, sp, #0
	uint8_t new_val = read_single_register(ub_0, B0_USER_CTRL);
 8002698:	2103      	movs	r1, #3
 800269a:	2000      	movs	r0, #0
 800269c:	f7ff fe1c 	bl	80022d8 <read_single_register>
 80026a0:	4603      	mov	r3, r0
 80026a2:	71fb      	strb	r3, [r7, #7]
	new_val |= 0x20;
 80026a4:	79fb      	ldrb	r3, [r7, #7]
 80026a6:	f043 0320 	orr.w	r3, r3, #32
 80026aa:	71fb      	strb	r3, [r7, #7]

	write_single_register(ub_0, B0_USER_CTRL, new_val);
 80026ac:	79fb      	ldrb	r3, [r7, #7]
 80026ae:	461a      	mov	r2, r3
 80026b0:	2103      	movs	r1, #3
 80026b2:	2000      	movs	r0, #0
 80026b4:	f7ff fe6c 	bl	8002390 <write_single_register>
	HAL_Delay(100);
 80026b8:	2064      	movs	r0, #100	; 0x64
 80026ba:	f7fe f977 	bl	80009ac <HAL_Delay>
}
 80026be:	bf00      	nop
 80026c0:	3708      	adds	r7, #8
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}

080026c6 <icm20948_i2c_master_clk_frq>:

void icm20948_i2c_master_clk_frq(uint8_t config)
{
 80026c6:	b580      	push	{r7, lr}
 80026c8:	b084      	sub	sp, #16
 80026ca:	af00      	add	r7, sp, #0
 80026cc:	4603      	mov	r3, r0
 80026ce:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_register(ub_3, B3_I2C_MST_CTRL);
 80026d0:	2101      	movs	r1, #1
 80026d2:	2030      	movs	r0, #48	; 0x30
 80026d4:	f7ff fe00 	bl	80022d8 <read_single_register>
 80026d8:	4603      	mov	r3, r0
 80026da:	73fb      	strb	r3, [r7, #15]
	new_val |= config;
 80026dc:	7bfa      	ldrb	r2, [r7, #15]
 80026de:	79fb      	ldrb	r3, [r7, #7]
 80026e0:	4313      	orrs	r3, r2
 80026e2:	73fb      	strb	r3, [r7, #15]

	write_single_register(ub_3, B3_I2C_MST_CTRL, new_val);	
 80026e4:	7bfb      	ldrb	r3, [r7, #15]
 80026e6:	461a      	mov	r2, r3
 80026e8:	2101      	movs	r1, #1
 80026ea:	2030      	movs	r0, #48	; 0x30
 80026ec:	f7ff fe50 	bl	8002390 <write_single_register>
}
 80026f0:	bf00      	nop
 80026f2:	3710      	adds	r7, #16
 80026f4:	46bd      	mov	sp, r7
 80026f6:	bd80      	pop	{r7, pc}

080026f8 <icm20948_clock_source>:

void icm20948_clock_source(uint8_t source)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b084      	sub	sp, #16
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	4603      	mov	r3, r0
 8002700:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_register(ub_0, B0_PWR_MGMT_1);
 8002702:	2106      	movs	r1, #6
 8002704:	2000      	movs	r0, #0
 8002706:	f7ff fde7 	bl	80022d8 <read_single_register>
 800270a:	4603      	mov	r3, r0
 800270c:	73fb      	strb	r3, [r7, #15]
	new_val |= source;
 800270e:	7bfa      	ldrb	r2, [r7, #15]
 8002710:	79fb      	ldrb	r3, [r7, #7]
 8002712:	4313      	orrs	r3, r2
 8002714:	73fb      	strb	r3, [r7, #15]

	write_single_register(ub_0, B0_PWR_MGMT_1, new_val);
 8002716:	7bfb      	ldrb	r3, [r7, #15]
 8002718:	461a      	mov	r2, r3
 800271a:	2106      	movs	r1, #6
 800271c:	2000      	movs	r0, #0
 800271e:	f7ff fe37 	bl	8002390 <write_single_register>
}
 8002722:	bf00      	nop
 8002724:	3710      	adds	r7, #16
 8002726:	46bd      	mov	sp, r7
 8002728:	bd80      	pop	{r7, pc}

0800272a <icm20948_odr_align_enable>:

void icm20948_odr_align_enable()
{
 800272a:	b580      	push	{r7, lr}
 800272c:	af00      	add	r7, sp, #0
	write_single_register(ub_2, B2_ODR_ALIGN_EN, 0x01);
 800272e:	2201      	movs	r2, #1
 8002730:	2109      	movs	r1, #9
 8002732:	2020      	movs	r0, #32
 8002734:	f7ff fe2c 	bl	8002390 <write_single_register>
}
 8002738:	bf00      	nop
 800273a:	bd80      	pop	{r7, pc}

0800273c <icm20948_gyro_low_pass_filter>:

void icm20948_gyro_low_pass_filter(uint8_t config)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b084      	sub	sp, #16
 8002740:	af00      	add	r7, sp, #0
 8002742:	4603      	mov	r3, r0
 8002744:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_register(ub_2, B2_GYRO_CONFIG_1);
 8002746:	2101      	movs	r1, #1
 8002748:	2020      	movs	r0, #32
 800274a:	f7ff fdc5 	bl	80022d8 <read_single_register>
 800274e:	4603      	mov	r3, r0
 8002750:	73fb      	strb	r3, [r7, #15]
	new_val |= config << 3;
 8002752:	79fb      	ldrb	r3, [r7, #7]
 8002754:	00db      	lsls	r3, r3, #3
 8002756:	b25a      	sxtb	r2, r3
 8002758:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800275c:	4313      	orrs	r3, r2
 800275e:	b25b      	sxtb	r3, r3
 8002760:	73fb      	strb	r3, [r7, #15]

	write_single_register(ub_2, B2_GYRO_CONFIG_1, new_val);
 8002762:	7bfb      	ldrb	r3, [r7, #15]
 8002764:	461a      	mov	r2, r3
 8002766:	2101      	movs	r1, #1
 8002768:	2020      	movs	r0, #32
 800276a:	f7ff fe11 	bl	8002390 <write_single_register>
}
 800276e:	bf00      	nop
 8002770:	3710      	adds	r7, #16
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}

08002776 <icm20948_accel_low_pass_filter>:

void icm20948_accel_low_pass_filter(uint8_t config)
{
 8002776:	b580      	push	{r7, lr}
 8002778:	b084      	sub	sp, #16
 800277a:	af00      	add	r7, sp, #0
 800277c:	4603      	mov	r3, r0
 800277e:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_register(ub_2, B2_ACCEL_CONFIG);
 8002780:	2114      	movs	r1, #20
 8002782:	2020      	movs	r0, #32
 8002784:	f7ff fda8 	bl	80022d8 <read_single_register>
 8002788:	4603      	mov	r3, r0
 800278a:	73fb      	strb	r3, [r7, #15]
	new_val |= config << 3;
 800278c:	79fb      	ldrb	r3, [r7, #7]
 800278e:	00db      	lsls	r3, r3, #3
 8002790:	b25a      	sxtb	r2, r3
 8002792:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002796:	4313      	orrs	r3, r2
 8002798:	b25b      	sxtb	r3, r3
 800279a:	73fb      	strb	r3, [r7, #15]

	write_single_register(ub_2, B2_GYRO_CONFIG_1, new_val);
 800279c:	7bfb      	ldrb	r3, [r7, #15]
 800279e:	461a      	mov	r2, r3
 80027a0:	2101      	movs	r1, #1
 80027a2:	2020      	movs	r0, #32
 80027a4:	f7ff fdf4 	bl	8002390 <write_single_register>
}
 80027a8:	bf00      	nop
 80027aa:	3710      	adds	r7, #16
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd80      	pop	{r7, pc}

080027b0 <icm20948_gyro_sample_rate_divider>:

void icm20948_gyro_sample_rate_divider(uint8_t divider)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b082      	sub	sp, #8
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	4603      	mov	r3, r0
 80027b8:	71fb      	strb	r3, [r7, #7]
	write_single_register(ub_2, B2_GYRO_SMPLRT_DIV, divider);
 80027ba:	79fb      	ldrb	r3, [r7, #7]
 80027bc:	461a      	mov	r2, r3
 80027be:	2100      	movs	r1, #0
 80027c0:	2020      	movs	r0, #32
 80027c2:	f7ff fde5 	bl	8002390 <write_single_register>
}
 80027c6:	bf00      	nop
 80027c8:	3708      	adds	r7, #8
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}

080027ce <icm20948_accel_sample_rate_divider>:

void icm20948_accel_sample_rate_divider(uint16_t divider)
{
 80027ce:	b580      	push	{r7, lr}
 80027d0:	b084      	sub	sp, #16
 80027d2:	af00      	add	r7, sp, #0
 80027d4:	4603      	mov	r3, r0
 80027d6:	80fb      	strh	r3, [r7, #6]
	uint8_t divider_1 = (uint8_t)(divider >> 8);
 80027d8:	88fb      	ldrh	r3, [r7, #6]
 80027da:	0a1b      	lsrs	r3, r3, #8
 80027dc:	b29b      	uxth	r3, r3
 80027de:	73fb      	strb	r3, [r7, #15]
	uint8_t divider_2 = (uint8_t)(0x0F & divider);
 80027e0:	88fb      	ldrh	r3, [r7, #6]
 80027e2:	b2db      	uxtb	r3, r3
 80027e4:	f003 030f 	and.w	r3, r3, #15
 80027e8:	73bb      	strb	r3, [r7, #14]

	write_single_register(ub_2, B2_ACCEL_SMPLRT_DIV_1, divider_1);
 80027ea:	7bfb      	ldrb	r3, [r7, #15]
 80027ec:	461a      	mov	r2, r3
 80027ee:	2110      	movs	r1, #16
 80027f0:	2020      	movs	r0, #32
 80027f2:	f7ff fdcd 	bl	8002390 <write_single_register>
	write_single_register(ub_2, B2_ACCEL_SMPLRT_DIV_2, divider_2);
 80027f6:	7bbb      	ldrb	r3, [r7, #14]
 80027f8:	461a      	mov	r2, r3
 80027fa:	2111      	movs	r1, #17
 80027fc:	2020      	movs	r0, #32
 80027fe:	f7ff fdc7 	bl	8002390 <write_single_register>
}
 8002802:	bf00      	nop
 8002804:	3710      	adds	r7, #16
 8002806:	46bd      	mov	sp, r7
 8002808:	bd80      	pop	{r7, pc}
	...

0800280c <icm20948_gyro_calibration>:

void icm20948_gyro_calibration()
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b08a      	sub	sp, #40	; 0x28
 8002810:	af00      	add	r7, sp, #0
	axises temp;
	int32_t gyro_bias[3] = {0};
 8002812:	f107 030c 	add.w	r3, r7, #12
 8002816:	2200      	movs	r2, #0
 8002818:	601a      	str	r2, [r3, #0]
 800281a:	605a      	str	r2, [r3, #4]
 800281c:	609a      	str	r2, [r3, #8]
	uint8_t gyro_offset[6] = {0};
 800281e:	2300      	movs	r3, #0
 8002820:	607b      	str	r3, [r7, #4]
 8002822:	2300      	movs	r3, #0
 8002824:	813b      	strh	r3, [r7, #8]

	for(int i = 0; i < 100; i++)
 8002826:	2300      	movs	r3, #0
 8002828:	627b      	str	r3, [r7, #36]	; 0x24
 800282a:	e031      	b.n	8002890 <icm20948_gyro_calibration+0x84>
	{
		icm20948_gyro_read(&temp);
 800282c:	f107 0318 	add.w	r3, r7, #24
 8002830:	4618      	mov	r0, r3
 8002832:	f7ff fe44 	bl	80024be <icm20948_gyro_read>
		gyro_bias[0] += temp.x;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	ee07 3a90 	vmov	s15, r3
 800283c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002840:	edd7 7a06 	vldr	s15, [r7, #24]
 8002844:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002848:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800284c:	ee17 3a90 	vmov	r3, s15
 8002850:	60fb      	str	r3, [r7, #12]
		gyro_bias[1] += temp.y;
 8002852:	693b      	ldr	r3, [r7, #16]
 8002854:	ee07 3a90 	vmov	s15, r3
 8002858:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800285c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002860:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002864:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002868:	ee17 3a90 	vmov	r3, s15
 800286c:	613b      	str	r3, [r7, #16]
		gyro_bias[2] += temp.z;
 800286e:	697b      	ldr	r3, [r7, #20]
 8002870:	ee07 3a90 	vmov	s15, r3
 8002874:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002878:	edd7 7a08 	vldr	s15, [r7, #32]
 800287c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002880:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002884:	ee17 3a90 	vmov	r3, s15
 8002888:	617b      	str	r3, [r7, #20]
	for(int i = 0; i < 100; i++)
 800288a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800288c:	3301      	adds	r3, #1
 800288e:	627b      	str	r3, [r7, #36]	; 0x24
 8002890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002892:	2b63      	cmp	r3, #99	; 0x63
 8002894:	ddca      	ble.n	800282c <icm20948_gyro_calibration+0x20>
	}

	gyro_bias[0] /= 100;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	4a29      	ldr	r2, [pc, #164]	; (8002940 <icm20948_gyro_calibration+0x134>)
 800289a:	fb82 1203 	smull	r1, r2, r2, r3
 800289e:	1152      	asrs	r2, r2, #5
 80028a0:	17db      	asrs	r3, r3, #31
 80028a2:	1ad3      	subs	r3, r2, r3
 80028a4:	60fb      	str	r3, [r7, #12]
	gyro_bias[1] /= 100;
 80028a6:	693b      	ldr	r3, [r7, #16]
 80028a8:	4a25      	ldr	r2, [pc, #148]	; (8002940 <icm20948_gyro_calibration+0x134>)
 80028aa:	fb82 1203 	smull	r1, r2, r2, r3
 80028ae:	1152      	asrs	r2, r2, #5
 80028b0:	17db      	asrs	r3, r3, #31
 80028b2:	1ad3      	subs	r3, r2, r3
 80028b4:	613b      	str	r3, [r7, #16]
	gyro_bias[2] /= 100;
 80028b6:	697b      	ldr	r3, [r7, #20]
 80028b8:	4a21      	ldr	r2, [pc, #132]	; (8002940 <icm20948_gyro_calibration+0x134>)
 80028ba:	fb82 1203 	smull	r1, r2, r2, r3
 80028be:	1152      	asrs	r2, r2, #5
 80028c0:	17db      	asrs	r3, r3, #31
 80028c2:	1ad3      	subs	r3, r2, r3
 80028c4:	617b      	str	r3, [r7, #20]

	// Construct the gyro biases for push to the hardware gyro bias registers,
	// which are reset to zero upon device startup.
	// Divide by 4 to get 32.9 LSB per deg/s to conform to expected bias input format.
	// Biases are additive, so change sign on calculated average gyro biases
	gyro_offset[0] = (-gyro_bias[0] / 4  >> 8) & 0xFF; 
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	425b      	negs	r3, r3
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	da00      	bge.n	80028d0 <icm20948_gyro_calibration+0xc4>
 80028ce:	3303      	adds	r3, #3
 80028d0:	109b      	asrs	r3, r3, #2
 80028d2:	121b      	asrs	r3, r3, #8
 80028d4:	b2db      	uxtb	r3, r3
 80028d6:	713b      	strb	r3, [r7, #4]
	gyro_offset[1] = (-gyro_bias[0] / 4)       & 0xFF; 
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	425b      	negs	r3, r3
 80028dc:	2b00      	cmp	r3, #0
 80028de:	da00      	bge.n	80028e2 <icm20948_gyro_calibration+0xd6>
 80028e0:	3303      	adds	r3, #3
 80028e2:	109b      	asrs	r3, r3, #2
 80028e4:	b2db      	uxtb	r3, r3
 80028e6:	717b      	strb	r3, [r7, #5]
	gyro_offset[2] = (-gyro_bias[1] / 4  >> 8) & 0xFF;
 80028e8:	693b      	ldr	r3, [r7, #16]
 80028ea:	425b      	negs	r3, r3
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	da00      	bge.n	80028f2 <icm20948_gyro_calibration+0xe6>
 80028f0:	3303      	adds	r3, #3
 80028f2:	109b      	asrs	r3, r3, #2
 80028f4:	121b      	asrs	r3, r3, #8
 80028f6:	b2db      	uxtb	r3, r3
 80028f8:	71bb      	strb	r3, [r7, #6]
	gyro_offset[3] = (-gyro_bias[1] / 4)       & 0xFF;
 80028fa:	693b      	ldr	r3, [r7, #16]
 80028fc:	425b      	negs	r3, r3
 80028fe:	2b00      	cmp	r3, #0
 8002900:	da00      	bge.n	8002904 <icm20948_gyro_calibration+0xf8>
 8002902:	3303      	adds	r3, #3
 8002904:	109b      	asrs	r3, r3, #2
 8002906:	b2db      	uxtb	r3, r3
 8002908:	71fb      	strb	r3, [r7, #7]
	gyro_offset[4] = (-gyro_bias[2] / 4  >> 8) & 0xFF;
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	425b      	negs	r3, r3
 800290e:	2b00      	cmp	r3, #0
 8002910:	da00      	bge.n	8002914 <icm20948_gyro_calibration+0x108>
 8002912:	3303      	adds	r3, #3
 8002914:	109b      	asrs	r3, r3, #2
 8002916:	121b      	asrs	r3, r3, #8
 8002918:	b2db      	uxtb	r3, r3
 800291a:	723b      	strb	r3, [r7, #8]
	gyro_offset[5] = (-gyro_bias[2] / 4)       & 0xFF;
 800291c:	697b      	ldr	r3, [r7, #20]
 800291e:	425b      	negs	r3, r3
 8002920:	2b00      	cmp	r3, #0
 8002922:	da00      	bge.n	8002926 <icm20948_gyro_calibration+0x11a>
 8002924:	3303      	adds	r3, #3
 8002926:	109b      	asrs	r3, r3, #2
 8002928:	b2db      	uxtb	r3, r3
 800292a:	727b      	strb	r3, [r7, #9]
	
	write_multiple_register(ub_2, B2_XG_OFFS_USRH, gyro_offset, 6);
 800292c:	1d3a      	adds	r2, r7, #4
 800292e:	2306      	movs	r3, #6
 8002930:	2103      	movs	r1, #3
 8002932:	2020      	movs	r0, #32
 8002934:	f7ff fd50 	bl	80023d8 <write_multiple_register>
}
 8002938:	bf00      	nop
 800293a:	3728      	adds	r7, #40	; 0x28
 800293c:	46bd      	mov	sp, r7
 800293e:	bd80      	pop	{r7, pc}
 8002940:	51eb851f 	.word	0x51eb851f

08002944 <icm20948_accel_calibration>:

void icm20948_accel_calibration()
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b090      	sub	sp, #64	; 0x40
 8002948:	af00      	add	r7, sp, #0
	axises temp;
	uint8_t* temp2;
	uint8_t* temp3;
	uint8_t* temp4;
	
	int32_t accel_bias[3] = {0};
 800294a:	f107 0318 	add.w	r3, r7, #24
 800294e:	2200      	movs	r2, #0
 8002950:	601a      	str	r2, [r3, #0]
 8002952:	605a      	str	r2, [r3, #4]
 8002954:	609a      	str	r2, [r3, #8]
	int32_t accel_bias_reg[3] = {0};
 8002956:	f107 030c 	add.w	r3, r7, #12
 800295a:	2200      	movs	r2, #0
 800295c:	601a      	str	r2, [r3, #0]
 800295e:	605a      	str	r2, [r3, #4]
 8002960:	609a      	str	r2, [r3, #8]
	uint8_t accel_offset[6] = {0};
 8002962:	2300      	movs	r3, #0
 8002964:	607b      	str	r3, [r7, #4]
 8002966:	2300      	movs	r3, #0
 8002968:	813b      	strh	r3, [r7, #8]

	for(int i = 0; i < 100; i++)
 800296a:	2300      	movs	r3, #0
 800296c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800296e:	e031      	b.n	80029d4 <icm20948_accel_calibration+0x90>
	{
		icm20948_accel_read(&temp);
 8002970:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002974:	4618      	mov	r0, r3
 8002976:	f7ff fde5 	bl	8002544 <icm20948_accel_read>
		accel_bias[0] += temp.x;
 800297a:	69bb      	ldr	r3, [r7, #24]
 800297c:	ee07 3a90 	vmov	s15, r3
 8002980:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002984:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002988:	ee77 7a27 	vadd.f32	s15, s14, s15
 800298c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002990:	ee17 3a90 	vmov	r3, s15
 8002994:	61bb      	str	r3, [r7, #24]
		accel_bias[1] += temp.y;
 8002996:	69fb      	ldr	r3, [r7, #28]
 8002998:	ee07 3a90 	vmov	s15, r3
 800299c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80029a0:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80029a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029a8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80029ac:	ee17 3a90 	vmov	r3, s15
 80029b0:	61fb      	str	r3, [r7, #28]
		accel_bias[2] += temp.z;
 80029b2:	6a3b      	ldr	r3, [r7, #32]
 80029b4:	ee07 3a90 	vmov	s15, r3
 80029b8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80029bc:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80029c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80029c8:	ee17 3a90 	vmov	r3, s15
 80029cc:	623b      	str	r3, [r7, #32]
	for(int i = 0; i < 100; i++)
 80029ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80029d0:	3301      	adds	r3, #1
 80029d2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80029d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80029d6:	2b63      	cmp	r3, #99	; 0x63
 80029d8:	ddca      	ble.n	8002970 <icm20948_accel_calibration+0x2c>
	}

	accel_bias[0] /= 100;
 80029da:	69bb      	ldr	r3, [r7, #24]
 80029dc:	4a5e      	ldr	r2, [pc, #376]	; (8002b58 <icm20948_accel_calibration+0x214>)
 80029de:	fb82 1203 	smull	r1, r2, r2, r3
 80029e2:	1152      	asrs	r2, r2, #5
 80029e4:	17db      	asrs	r3, r3, #31
 80029e6:	1ad3      	subs	r3, r2, r3
 80029e8:	61bb      	str	r3, [r7, #24]
	accel_bias[1] /= 100;
 80029ea:	69fb      	ldr	r3, [r7, #28]
 80029ec:	4a5a      	ldr	r2, [pc, #360]	; (8002b58 <icm20948_accel_calibration+0x214>)
 80029ee:	fb82 1203 	smull	r1, r2, r2, r3
 80029f2:	1152      	asrs	r2, r2, #5
 80029f4:	17db      	asrs	r3, r3, #31
 80029f6:	1ad3      	subs	r3, r2, r3
 80029f8:	61fb      	str	r3, [r7, #28]
	accel_bias[2] /= 100;
 80029fa:	6a3b      	ldr	r3, [r7, #32]
 80029fc:	4a56      	ldr	r2, [pc, #344]	; (8002b58 <icm20948_accel_calibration+0x214>)
 80029fe:	fb82 1203 	smull	r1, r2, r2, r3
 8002a02:	1152      	asrs	r2, r2, #5
 8002a04:	17db      	asrs	r3, r3, #31
 8002a06:	1ad3      	subs	r3, r2, r3
 8002a08:	623b      	str	r3, [r7, #32]

	uint8_t mask_bit[3] = {0, 0, 0};
 8002a0a:	4a54      	ldr	r2, [pc, #336]	; (8002b5c <icm20948_accel_calibration+0x218>)
 8002a0c:	463b      	mov	r3, r7
 8002a0e:	6812      	ldr	r2, [r2, #0]
 8002a10:	4611      	mov	r1, r2
 8002a12:	8019      	strh	r1, [r3, #0]
 8002a14:	3302      	adds	r3, #2
 8002a16:	0c12      	lsrs	r2, r2, #16
 8002a18:	701a      	strb	r2, [r3, #0]

	temp2 = read_multiple_register(ub_1, B1_XA_OFFS_H, 2);
 8002a1a:	2202      	movs	r2, #2
 8002a1c:	2114      	movs	r1, #20
 8002a1e:	2010      	movs	r0, #16
 8002a20:	f7ff fc86 	bl	8002330 <read_multiple_register>
 8002a24:	63b8      	str	r0, [r7, #56]	; 0x38
	accel_bias_reg[0] = (int32_t)(temp2[0] << 8 | temp2[1]);
 8002a26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a28:	781b      	ldrb	r3, [r3, #0]
 8002a2a:	021b      	lsls	r3, r3, #8
 8002a2c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002a2e:	3201      	adds	r2, #1
 8002a30:	7812      	ldrb	r2, [r2, #0]
 8002a32:	4313      	orrs	r3, r2
 8002a34:	60fb      	str	r3, [r7, #12]
	mask_bit[0] = temp2[1] & 0x01;
 8002a36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a38:	3301      	adds	r3, #1
 8002a3a:	781b      	ldrb	r3, [r3, #0]
 8002a3c:	f003 0301 	and.w	r3, r3, #1
 8002a40:	b2db      	uxtb	r3, r3
 8002a42:	703b      	strb	r3, [r7, #0]

	temp3 = read_multiple_register(ub_1, B1_YA_OFFS_H, 2);
 8002a44:	2202      	movs	r2, #2
 8002a46:	2117      	movs	r1, #23
 8002a48:	2010      	movs	r0, #16
 8002a4a:	f7ff fc71 	bl	8002330 <read_multiple_register>
 8002a4e:	6378      	str	r0, [r7, #52]	; 0x34
	accel_bias_reg[1] = (int32_t)(temp3[0] << 8 | temp3[1]);
 8002a50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a52:	781b      	ldrb	r3, [r3, #0]
 8002a54:	021b      	lsls	r3, r3, #8
 8002a56:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002a58:	3201      	adds	r2, #1
 8002a5a:	7812      	ldrb	r2, [r2, #0]
 8002a5c:	4313      	orrs	r3, r2
 8002a5e:	613b      	str	r3, [r7, #16]
	mask_bit[1] = temp3[1] & 0x01;
 8002a60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a62:	3301      	adds	r3, #1
 8002a64:	781b      	ldrb	r3, [r3, #0]
 8002a66:	f003 0301 	and.w	r3, r3, #1
 8002a6a:	b2db      	uxtb	r3, r3
 8002a6c:	707b      	strb	r3, [r7, #1]

	temp4 = read_multiple_register(ub_1, B1_ZA_OFFS_H, 2);
 8002a6e:	2202      	movs	r2, #2
 8002a70:	211a      	movs	r1, #26
 8002a72:	2010      	movs	r0, #16
 8002a74:	f7ff fc5c 	bl	8002330 <read_multiple_register>
 8002a78:	6338      	str	r0, [r7, #48]	; 0x30
	accel_bias_reg[2] = (int32_t)(temp4[0] << 8 | temp4[1]);
 8002a7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a7c:	781b      	ldrb	r3, [r3, #0]
 8002a7e:	021b      	lsls	r3, r3, #8
 8002a80:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002a82:	3201      	adds	r2, #1
 8002a84:	7812      	ldrb	r2, [r2, #0]
 8002a86:	4313      	orrs	r3, r2
 8002a88:	617b      	str	r3, [r7, #20]
	mask_bit[2] = temp4[1] & 0x01;
 8002a8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a8c:	3301      	adds	r3, #1
 8002a8e:	781b      	ldrb	r3, [r3, #0]
 8002a90:	f003 0301 	and.w	r3, r3, #1
 8002a94:	b2db      	uxtb	r3, r3
 8002a96:	70bb      	strb	r3, [r7, #2]

	accel_bias_reg[0] -= (accel_bias[0] / 8);
 8002a98:	68fa      	ldr	r2, [r7, #12]
 8002a9a:	69bb      	ldr	r3, [r7, #24]
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	da00      	bge.n	8002aa2 <icm20948_accel_calibration+0x15e>
 8002aa0:	3307      	adds	r3, #7
 8002aa2:	10db      	asrs	r3, r3, #3
 8002aa4:	425b      	negs	r3, r3
 8002aa6:	4413      	add	r3, r2
 8002aa8:	60fb      	str	r3, [r7, #12]
	accel_bias_reg[1] -= (accel_bias[1] / 8);
 8002aaa:	693a      	ldr	r2, [r7, #16]
 8002aac:	69fb      	ldr	r3, [r7, #28]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	da00      	bge.n	8002ab4 <icm20948_accel_calibration+0x170>
 8002ab2:	3307      	adds	r3, #7
 8002ab4:	10db      	asrs	r3, r3, #3
 8002ab6:	425b      	negs	r3, r3
 8002ab8:	4413      	add	r3, r2
 8002aba:	613b      	str	r3, [r7, #16]
	accel_bias_reg[2] -= (accel_bias[2] / 8);
 8002abc:	697a      	ldr	r2, [r7, #20]
 8002abe:	6a3b      	ldr	r3, [r7, #32]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	da00      	bge.n	8002ac6 <icm20948_accel_calibration+0x182>
 8002ac4:	3307      	adds	r3, #7
 8002ac6:	10db      	asrs	r3, r3, #3
 8002ac8:	425b      	negs	r3, r3
 8002aca:	4413      	add	r3, r2
 8002acc:	617b      	str	r3, [r7, #20]

	accel_offset[0] = (accel_bias_reg[0] >> 8) & 0xFF;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	121b      	asrs	r3, r3, #8
 8002ad2:	b2db      	uxtb	r3, r3
 8002ad4:	713b      	strb	r3, [r7, #4]
  	accel_offset[1] = (accel_bias_reg[0])      & 0xFE;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	b2db      	uxtb	r3, r3
 8002ada:	f023 0301 	bic.w	r3, r3, #1
 8002ade:	b2db      	uxtb	r3, r3
 8002ae0:	717b      	strb	r3, [r7, #5]
	accel_offset[1] = accel_offset[1] | mask_bit[0];
 8002ae2:	797a      	ldrb	r2, [r7, #5]
 8002ae4:	783b      	ldrb	r3, [r7, #0]
 8002ae6:	4313      	orrs	r3, r2
 8002ae8:	b2db      	uxtb	r3, r3
 8002aea:	717b      	strb	r3, [r7, #5]

	accel_offset[2] = (accel_bias_reg[1] >> 8) & 0xFF;
 8002aec:	693b      	ldr	r3, [r7, #16]
 8002aee:	121b      	asrs	r3, r3, #8
 8002af0:	b2db      	uxtb	r3, r3
 8002af2:	71bb      	strb	r3, [r7, #6]
  	accel_offset[3] = (accel_bias_reg[1])      & 0xFE;
 8002af4:	693b      	ldr	r3, [r7, #16]
 8002af6:	b2db      	uxtb	r3, r3
 8002af8:	f023 0301 	bic.w	r3, r3, #1
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	71fb      	strb	r3, [r7, #7]
	accel_offset[3] = accel_offset[3] | mask_bit[1];
 8002b00:	79fa      	ldrb	r2, [r7, #7]
 8002b02:	787b      	ldrb	r3, [r7, #1]
 8002b04:	4313      	orrs	r3, r2
 8002b06:	b2db      	uxtb	r3, r3
 8002b08:	71fb      	strb	r3, [r7, #7]

	accel_offset[4] = (accel_bias_reg[2] >> 8) & 0xFF;
 8002b0a:	697b      	ldr	r3, [r7, #20]
 8002b0c:	121b      	asrs	r3, r3, #8
 8002b0e:	b2db      	uxtb	r3, r3
 8002b10:	723b      	strb	r3, [r7, #8]
	accel_offset[5] = (accel_bias_reg[2])      & 0xFE;
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	b2db      	uxtb	r3, r3
 8002b16:	f023 0301 	bic.w	r3, r3, #1
 8002b1a:	b2db      	uxtb	r3, r3
 8002b1c:	727b      	strb	r3, [r7, #9]
	accel_offset[5] = accel_offset[5] | mask_bit[2];
 8002b1e:	7a7a      	ldrb	r2, [r7, #9]
 8002b20:	78bb      	ldrb	r3, [r7, #2]
 8002b22:	4313      	orrs	r3, r2
 8002b24:	b2db      	uxtb	r3, r3
 8002b26:	727b      	strb	r3, [r7, #9]
	
	write_multiple_register(ub_1, B1_XA_OFFS_H, &accel_offset[0], 2);
 8002b28:	1d3a      	adds	r2, r7, #4
 8002b2a:	2302      	movs	r3, #2
 8002b2c:	2114      	movs	r1, #20
 8002b2e:	2010      	movs	r0, #16
 8002b30:	f7ff fc52 	bl	80023d8 <write_multiple_register>
	write_multiple_register(ub_1, B1_YA_OFFS_H, &accel_offset[2], 2);
 8002b34:	1d3b      	adds	r3, r7, #4
 8002b36:	1c9a      	adds	r2, r3, #2
 8002b38:	2302      	movs	r3, #2
 8002b3a:	2117      	movs	r1, #23
 8002b3c:	2010      	movs	r0, #16
 8002b3e:	f7ff fc4b 	bl	80023d8 <write_multiple_register>
	write_multiple_register(ub_1, B1_ZA_OFFS_H, &accel_offset[4], 2);
 8002b42:	1d3b      	adds	r3, r7, #4
 8002b44:	1d1a      	adds	r2, r3, #4
 8002b46:	2302      	movs	r3, #2
 8002b48:	211a      	movs	r1, #26
 8002b4a:	2010      	movs	r0, #16
 8002b4c:	f7ff fc44 	bl	80023d8 <write_multiple_register>
}
 8002b50:	bf00      	nop
 8002b52:	3740      	adds	r7, #64	; 0x40
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bd80      	pop	{r7, pc}
 8002b58:	51eb851f 	.word	0x51eb851f
 8002b5c:	08002d28 	.word	0x08002d28

08002b60 <icm20948_gyro_full_scale_select>:

void icm20948_gyro_full_scale_select(gyro_full_scale full_scale)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b084      	sub	sp, #16
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	4603      	mov	r3, r0
 8002b68:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_register(ub_2, B2_GYRO_CONFIG_1);
 8002b6a:	2101      	movs	r1, #1
 8002b6c:	2020      	movs	r0, #32
 8002b6e:	f7ff fbb3 	bl	80022d8 <read_single_register>
 8002b72:	4603      	mov	r3, r0
 8002b74:	73fb      	strb	r3, [r7, #15]
	
	switch(full_scale)
 8002b76:	79fb      	ldrb	r3, [r7, #7]
 8002b78:	2b03      	cmp	r3, #3
 8002b7a:	d827      	bhi.n	8002bcc <icm20948_gyro_full_scale_select+0x6c>
 8002b7c:	a201      	add	r2, pc, #4	; (adr r2, 8002b84 <icm20948_gyro_full_scale_select+0x24>)
 8002b7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b82:	bf00      	nop
 8002b84:	08002b95 	.word	0x08002b95
 8002b88:	08002b9d 	.word	0x08002b9d
 8002b8c:	08002bad 	.word	0x08002bad
 8002b90:	08002bbd 	.word	0x08002bbd
	{
		case _250dps :
			new_val |= 0x00;
			gyro_scale_factor = 131.0;
 8002b94:	4b12      	ldr	r3, [pc, #72]	; (8002be0 <icm20948_gyro_full_scale_select+0x80>)
 8002b96:	4a13      	ldr	r2, [pc, #76]	; (8002be4 <icm20948_gyro_full_scale_select+0x84>)
 8002b98:	601a      	str	r2, [r3, #0]
			break;
 8002b9a:	e017      	b.n	8002bcc <icm20948_gyro_full_scale_select+0x6c>
		case _500dps :
			new_val |= 0x02;
 8002b9c:	7bfb      	ldrb	r3, [r7, #15]
 8002b9e:	f043 0302 	orr.w	r3, r3, #2
 8002ba2:	73fb      	strb	r3, [r7, #15]
			gyro_scale_factor = 65.5;
 8002ba4:	4b0e      	ldr	r3, [pc, #56]	; (8002be0 <icm20948_gyro_full_scale_select+0x80>)
 8002ba6:	4a10      	ldr	r2, [pc, #64]	; (8002be8 <icm20948_gyro_full_scale_select+0x88>)
 8002ba8:	601a      	str	r2, [r3, #0]
			break;
 8002baa:	e00f      	b.n	8002bcc <icm20948_gyro_full_scale_select+0x6c>
		case _1000dps :
			new_val |= 0x04;
 8002bac:	7bfb      	ldrb	r3, [r7, #15]
 8002bae:	f043 0304 	orr.w	r3, r3, #4
 8002bb2:	73fb      	strb	r3, [r7, #15]
			gyro_scale_factor = 32.8;
 8002bb4:	4b0a      	ldr	r3, [pc, #40]	; (8002be0 <icm20948_gyro_full_scale_select+0x80>)
 8002bb6:	4a0d      	ldr	r2, [pc, #52]	; (8002bec <icm20948_gyro_full_scale_select+0x8c>)
 8002bb8:	601a      	str	r2, [r3, #0]
			break;
 8002bba:	e007      	b.n	8002bcc <icm20948_gyro_full_scale_select+0x6c>
		case _2000dps :
			new_val |= 0x06;
 8002bbc:	7bfb      	ldrb	r3, [r7, #15]
 8002bbe:	f043 0306 	orr.w	r3, r3, #6
 8002bc2:	73fb      	strb	r3, [r7, #15]
			gyro_scale_factor = 16.4;
 8002bc4:	4b06      	ldr	r3, [pc, #24]	; (8002be0 <icm20948_gyro_full_scale_select+0x80>)
 8002bc6:	4a0a      	ldr	r2, [pc, #40]	; (8002bf0 <icm20948_gyro_full_scale_select+0x90>)
 8002bc8:	601a      	str	r2, [r3, #0]
			break;
 8002bca:	bf00      	nop
	}

	write_single_register(ub_2, B2_GYRO_CONFIG_1, new_val);
 8002bcc:	7bfb      	ldrb	r3, [r7, #15]
 8002bce:	461a      	mov	r2, r3
 8002bd0:	2101      	movs	r1, #1
 8002bd2:	2020      	movs	r0, #32
 8002bd4:	f7ff fbdc 	bl	8002390 <write_single_register>
}
 8002bd8:	bf00      	nop
 8002bda:	3710      	adds	r7, #16
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd80      	pop	{r7, pc}
 8002be0:	20000028 	.word	0x20000028
 8002be4:	43030000 	.word	0x43030000
 8002be8:	42830000 	.word	0x42830000
 8002bec:	42033333 	.word	0x42033333
 8002bf0:	41833333 	.word	0x41833333

08002bf4 <icm20948_accel_full_scale_select>:

void icm20948_accel_full_scale_select(accel_full_scale full_scale)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b084      	sub	sp, #16
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_register(ub_2, B2_ACCEL_CONFIG);
 8002bfe:	2114      	movs	r1, #20
 8002c00:	2020      	movs	r0, #32
 8002c02:	f7ff fb69 	bl	80022d8 <read_single_register>
 8002c06:	4603      	mov	r3, r0
 8002c08:	73fb      	strb	r3, [r7, #15]
	
	switch(full_scale)
 8002c0a:	79fb      	ldrb	r3, [r7, #7]
 8002c0c:	2b03      	cmp	r3, #3
 8002c0e:	d82b      	bhi.n	8002c68 <icm20948_accel_full_scale_select+0x74>
 8002c10:	a201      	add	r2, pc, #4	; (adr r2, 8002c18 <icm20948_accel_full_scale_select+0x24>)
 8002c12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c16:	bf00      	nop
 8002c18:	08002c29 	.word	0x08002c29
 8002c1c:	08002c33 	.word	0x08002c33
 8002c20:	08002c45 	.word	0x08002c45
 8002c24:	08002c57 	.word	0x08002c57
	{
		case _2g :
			new_val |= 0x00;
			accel_scale_factor = 16384;
 8002c28:	4b14      	ldr	r3, [pc, #80]	; (8002c7c <icm20948_accel_full_scale_select+0x88>)
 8002c2a:	f04f 428d 	mov.w	r2, #1182793728	; 0x46800000
 8002c2e:	601a      	str	r2, [r3, #0]
			break;
 8002c30:	e01a      	b.n	8002c68 <icm20948_accel_full_scale_select+0x74>
		case _4g :
			new_val |= 0x02;
 8002c32:	7bfb      	ldrb	r3, [r7, #15]
 8002c34:	f043 0302 	orr.w	r3, r3, #2
 8002c38:	73fb      	strb	r3, [r7, #15]
			accel_scale_factor = 8192;
 8002c3a:	4b10      	ldr	r3, [pc, #64]	; (8002c7c <icm20948_accel_full_scale_select+0x88>)
 8002c3c:	f04f 428c 	mov.w	r2, #1174405120	; 0x46000000
 8002c40:	601a      	str	r2, [r3, #0]
			break;
 8002c42:	e011      	b.n	8002c68 <icm20948_accel_full_scale_select+0x74>
		case _8g :
			new_val |= 0x04;
 8002c44:	7bfb      	ldrb	r3, [r7, #15]
 8002c46:	f043 0304 	orr.w	r3, r3, #4
 8002c4a:	73fb      	strb	r3, [r7, #15]
			accel_scale_factor = 4096;
 8002c4c:	4b0b      	ldr	r3, [pc, #44]	; (8002c7c <icm20948_accel_full_scale_select+0x88>)
 8002c4e:	f04f 428b 	mov.w	r2, #1166016512	; 0x45800000
 8002c52:	601a      	str	r2, [r3, #0]
			break;
 8002c54:	e008      	b.n	8002c68 <icm20948_accel_full_scale_select+0x74>
		case _16g :
			new_val |= 0x06;
 8002c56:	7bfb      	ldrb	r3, [r7, #15]
 8002c58:	f043 0306 	orr.w	r3, r3, #6
 8002c5c:	73fb      	strb	r3, [r7, #15]
			accel_scale_factor = 2048;
 8002c5e:	4b07      	ldr	r3, [pc, #28]	; (8002c7c <icm20948_accel_full_scale_select+0x88>)
 8002c60:	f04f 428a 	mov.w	r2, #1157627904	; 0x45000000
 8002c64:	601a      	str	r2, [r3, #0]
			break;
 8002c66:	bf00      	nop
	}

	write_single_register(ub_2, B2_ACCEL_CONFIG, new_val);
 8002c68:	7bfb      	ldrb	r3, [r7, #15]
 8002c6a:	461a      	mov	r2, r3
 8002c6c:	2114      	movs	r1, #20
 8002c6e:	2020      	movs	r0, #32
 8002c70:	f7ff fb8e 	bl	8002390 <write_single_register>
}
 8002c74:	bf00      	nop
 8002c76:	3710      	adds	r7, #16
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bd80      	pop	{r7, pc}
 8002c7c:	2000002c 	.word	0x2000002c

08002c80 <ak09916_soft_reset>:
	else
		return false;
}

void ak09916_soft_reset()
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	af00      	add	r7, sp, #0
	write_single_mag_register(MAG_CNTL3, 0x01);
 8002c84:	2101      	movs	r1, #1
 8002c86:	2032      	movs	r0, #50	; 0x32
 8002c88:	f7ff fbd2 	bl	8002430 <write_single_mag_register>
	HAL_Delay(100);
 8002c8c:	2064      	movs	r0, #100	; 0x64
 8002c8e:	f7fd fe8d 	bl	80009ac <HAL_Delay>
}
 8002c92:	bf00      	nop
 8002c94:	bd80      	pop	{r7, pc}

08002c96 <ak09916_operation_mode_setting>:

void ak09916_operation_mode_setting(operation_mode mode)
{
 8002c96:	b580      	push	{r7, lr}
 8002c98:	b082      	sub	sp, #8
 8002c9a:	af00      	add	r7, sp, #0
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	71fb      	strb	r3, [r7, #7]
	write_single_mag_register(MAG_CNTL2, mode);
 8002ca0:	79fb      	ldrb	r3, [r7, #7]
 8002ca2:	4619      	mov	r1, r3
 8002ca4:	2031      	movs	r0, #49	; 0x31
 8002ca6:	f7ff fbc3 	bl	8002430 <write_single_mag_register>
	HAL_Delay(100);
 8002caa:	2064      	movs	r0, #100	; 0x64
 8002cac:	f7fd fe7e 	bl	80009ac <HAL_Delay>
}
 8002cb0:	bf00      	nop
 8002cb2:	3708      	adds	r7, #8
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}

08002cb8 <__libc_init_array>:
 8002cb8:	b570      	push	{r4, r5, r6, lr}
 8002cba:	4d0d      	ldr	r5, [pc, #52]	; (8002cf0 <__libc_init_array+0x38>)
 8002cbc:	4c0d      	ldr	r4, [pc, #52]	; (8002cf4 <__libc_init_array+0x3c>)
 8002cbe:	1b64      	subs	r4, r4, r5
 8002cc0:	10a4      	asrs	r4, r4, #2
 8002cc2:	2600      	movs	r6, #0
 8002cc4:	42a6      	cmp	r6, r4
 8002cc6:	d109      	bne.n	8002cdc <__libc_init_array+0x24>
 8002cc8:	4d0b      	ldr	r5, [pc, #44]	; (8002cf8 <__libc_init_array+0x40>)
 8002cca:	4c0c      	ldr	r4, [pc, #48]	; (8002cfc <__libc_init_array+0x44>)
 8002ccc:	f000 f820 	bl	8002d10 <_init>
 8002cd0:	1b64      	subs	r4, r4, r5
 8002cd2:	10a4      	asrs	r4, r4, #2
 8002cd4:	2600      	movs	r6, #0
 8002cd6:	42a6      	cmp	r6, r4
 8002cd8:	d105      	bne.n	8002ce6 <__libc_init_array+0x2e>
 8002cda:	bd70      	pop	{r4, r5, r6, pc}
 8002cdc:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ce0:	4798      	blx	r3
 8002ce2:	3601      	adds	r6, #1
 8002ce4:	e7ee      	b.n	8002cc4 <__libc_init_array+0xc>
 8002ce6:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cea:	4798      	blx	r3
 8002cec:	3601      	adds	r6, #1
 8002cee:	e7f2      	b.n	8002cd6 <__libc_init_array+0x1e>
 8002cf0:	08002d44 	.word	0x08002d44
 8002cf4:	08002d44 	.word	0x08002d44
 8002cf8:	08002d44 	.word	0x08002d44
 8002cfc:	08002d48 	.word	0x08002d48

08002d00 <memset>:
 8002d00:	4402      	add	r2, r0
 8002d02:	4603      	mov	r3, r0
 8002d04:	4293      	cmp	r3, r2
 8002d06:	d100      	bne.n	8002d0a <memset+0xa>
 8002d08:	4770      	bx	lr
 8002d0a:	f803 1b01 	strb.w	r1, [r3], #1
 8002d0e:	e7f9      	b.n	8002d04 <memset+0x4>

08002d10 <_init>:
 8002d10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d12:	bf00      	nop
 8002d14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d16:	bc08      	pop	{r3}
 8002d18:	469e      	mov	lr, r3
 8002d1a:	4770      	bx	lr

08002d1c <_fini>:
 8002d1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d1e:	bf00      	nop
 8002d20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d22:	bc08      	pop	{r3}
 8002d24:	469e      	mov	lr, r3
 8002d26:	4770      	bx	lr
