<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>OpenWSN Smartgrid TSCH testbed: /home/lkn/offCloud/Smartgrid-code/GitHub/openwsn-fw/bsp/boards/OpenMote-CC2538/headers/hw_sys_ctrl.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OpenWSN Smartgrid TSCH testbed
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_3c5459f7c179b79c90e2565474bb2856.html">bsp</a></li><li class="navelem"><a class="el" href="dir_f726804c1fa01777ab9a86062ade5870.html">boards</a></li><li class="navelem"><a class="el" href="dir_bfc322bd0ac2c642e65618c9cc3a2b25.html">OpenMote-CC2538</a></li><li class="navelem"><a class="el" href="dir_4f9452142f8dcd52e51eee2c1456ebc5.html">headers</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_sys_ctrl.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__sys__ctrl_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">*  Filename:       hw_sys_ctrl.h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">*  Revised:        $Date: 2013-04-12 15:10:54 +0200 (Fri, 12 Apr 2013) $</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">*  Revision:       $Revision: 9735 $</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">*  Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">*  Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">*  modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">*  are met:</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">*    Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">*    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">*    Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">*    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">*    documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">*    Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">*    its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">*    from this software without specific prior written permission.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">*  &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">*  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">*  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">*  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">*  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">*  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">*  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">*  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">*  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">******************************************************************************/</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifndef __HW_SYS_CTRL_H__</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define __HW_SYS_CTRL_H__</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// The following are defines for the SYS_CTRL register offsets.</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#aec7e803249f9701e6ea5bc825ab1cb20">   46</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_CTRL     0x400D2000  // The clock control register </span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;                                            <span class="comment">// handels clock settings in the </span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                                            <span class="comment">// CC2538. The settings in </span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;                                            <span class="comment">// CLOCK_CTRL do not always reflect </span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;                                            <span class="comment">// the current chip status which is </span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;                                            <span class="comment">// found in CLOCK_STA register. </span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#abc09c8601139a2dbad037e04ae72d660">   52</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_STA      0x400D2004  // Clock status register This </span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;                                            <span class="comment">// register reflects the current </span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                                            <span class="comment">// chip status. </span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a91e039d4145b7c4228977efee4c58ed8">   55</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCGPT        0x400D2008  // This register defines the </span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                                            <span class="comment">// module clocks for GPT[3:0] when </span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                                            <span class="comment">// the CPU is in active (run) mode. </span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;                                            <span class="comment">// This register setting is don&#39;t </span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                                            <span class="comment">// care for PM1-3, because the </span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                                            <span class="comment">// system clock is powered down in </span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                                            <span class="comment">// these modes. </span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a87fb7d7b907086acb91af0151bb50e65">   62</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCGPT        0x400D200C  // This register defines the </span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                                            <span class="comment">// module clocks for GPT[3:0] when </span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                                            <span class="comment">// the CPU is in sleep mode. This </span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                                            <span class="comment">// register setting is don&#39;t care </span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                                            <span class="comment">// for PM1-3, because the system </span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                                            <span class="comment">// clock is powered down in these </span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                                            <span class="comment">// modes. </span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a414509ceee0f35d8874c89c3d28d8cc4">   69</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCGPT        0x400D2010  // This register defines the </span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                                            <span class="comment">// module clocks for GPT[3:0] when </span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                                            <span class="comment">// the CPU is in PM0. This register </span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                                            <span class="comment">// setting is don&#39;t care for PM1-3, </span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                                            <span class="comment">// because the system clock is </span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                                            <span class="comment">// powered down in these modes. </span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#ae3621e13d9d733dea912082fc417edb9">   75</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SRGPT          0x400D2014  // This register controls the </span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                                            <span class="comment">// reset for GPT[3:0]. </span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a12a08bc42bcc2fb49e2f7331e7aae309">   77</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCSSI        0x400D2018  // This register defines the </span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                                            <span class="comment">// module clocks for SSI[1:0] when </span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                                            <span class="comment">// the CPU is in active (run) mode. </span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                                            <span class="comment">// This register setting is don&#39;t </span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                                            <span class="comment">// care for PM1-3, because the </span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                                            <span class="comment">// system clock is powered down in </span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;                                            <span class="comment">// these modes. </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#ae89ebc6f8b6a2ae75c854c1c51de9f4a">   84</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCSSI        0x400D201C  // This register defines the </span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                                            <span class="comment">// module clocks for SSI[1:0] when </span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;                                            <span class="comment">// the CPU is insSleep mode. This </span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                                            <span class="comment">// register setting is don&#39;t care </span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                                            <span class="comment">// for PM1-3, because the system </span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                                            <span class="comment">// clock is powered down in these </span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;                                            <span class="comment">// modes. </span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a3bd74ed880b2cabf57655e2004175aba">   91</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCSSI        0x400D2020  // This register defines the </span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                                            <span class="comment">// module clocks for SSI[1:0] when </span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;                                            <span class="comment">// the CPU is in PM0. This register </span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;                                            <span class="comment">// setting is don&#39;t care for PM1-3, </span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                                            <span class="comment">// because the system clock is </span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                                            <span class="comment">// powered down in these modes. </span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#ad579fd0fc85798f56a3807105e836bde">   97</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SRSSI          0x400D2024  // This register controls the </span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;                                            <span class="comment">// reset for SSI[1:0]. </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a49888d552d8d92bc37bf67791a90c8c2">   99</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCUART       0x400D2028  // This register defines the </span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                                            <span class="comment">// module clocks for UART[1:0] when </span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                                            <span class="comment">// the CPU is in active (run) mode. </span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                                            <span class="comment">// This register setting is don&#39;t </span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                                            <span class="comment">// care for PM1-3, because the </span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                                            <span class="comment">// system clock is powered down in </span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                                            <span class="comment">// these modes. </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a6c51f3ab2a9f43014005864335da13f6">  106</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCUART       0x400D202C  // This register defines the </span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                                            <span class="comment">// module clocks for UART[1:0] when </span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                                            <span class="comment">// the CPU is in sleep mode. This </span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                                            <span class="comment">// register setting is don&#39;t care </span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                                            <span class="comment">// for PM1-3, because the system </span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                                            <span class="comment">// clock is powered down in these </span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                                            <span class="comment">// modes. </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a9b083019259a0e54808ee709d7abd8e7">  113</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCUART       0x400D2030  // This register defines the </span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                                            <span class="comment">// module clocks for UART[1:0] when </span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                                            <span class="comment">// the CPU is in PM0. This register </span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                                            <span class="comment">// setting is don&#39;t care for PM1-3, </span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                                            <span class="comment">// because the system clock is </span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                                            <span class="comment">// powered down in these modes. </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a590409462f239db0ea82e5af01f1844e">  119</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SRUART         0x400D2034  // This register controls the </span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                                            <span class="comment">// reset for UART[1:0]. </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a7899c85ff26a7e293e35edfd34f6171f">  121</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCI2C        0x400D2038  // This register defines the </span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                                            <span class="comment">// module clocks for I2C when the </span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                                            <span class="comment">// CPU is in active (run) mode. </span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                                            <span class="comment">// This register setting is don&#39;t </span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;                                            <span class="comment">// care for PM1-3, because the </span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;                                            <span class="comment">// system clock is powered down in </span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;                                            <span class="comment">// these modes. </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a414f8818ab3b41c03e842d3952413f71">  128</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCI2C        0x400D203C  // This register defines the </span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;                                            <span class="comment">// module clocks for I2C when the </span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                                            <span class="comment">// CPU is in sleep mode. This </span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;                                            <span class="comment">// register setting is don&#39;t care </span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                                            <span class="comment">// for PM1-3, because the system </span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                                            <span class="comment">// clock is powered down in these </span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;                                            <span class="comment">// modes. </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a0c266aa9b46f013714dca39928dbbfb6">  135</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCI2C        0x400D2040  // This register defines the </span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                                            <span class="comment">// module clocks for I2C when the </span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;                                            <span class="comment">// CPU is in PM0. This register </span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;                                            <span class="comment">// setting is don&#39;t care for PM1-3, </span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                                            <span class="comment">// because the system clock is </span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;                                            <span class="comment">// powered down in these modes. </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a19b9a3d6a4e8188ad70e8c09a1c1222f">  141</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SRI2C          0x400D2044  // This register controls the </span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                                            <span class="comment">// reset for I2C. </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a4003b529ddb450e56bcfeba428653e05">  143</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCSEC        0x400D2048  // This register defines the </span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                                            <span class="comment">// module clocks for the security </span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                                            <span class="comment">// module when the CPU is in active </span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                                            <span class="comment">// (run) mode. This register </span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;                                            <span class="comment">// setting is don&#39;t care for PM1-3, </span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;                                            <span class="comment">// because the system clock is </span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;                                            <span class="comment">// powered down in these modes. </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a7935d792e397ad4558a8197957f0058a">  150</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCSEC        0x400D204C  // This register defines the </span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;                                            <span class="comment">// module clocks for the security </span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                                            <span class="comment">// module when the CPU is in sleep </span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;                                            <span class="comment">// mode. This register setting is </span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;                                            <span class="comment">// don&#39;t care for PM1-3, because </span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;                                            <span class="comment">// the system clock is powered down </span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;                                            <span class="comment">// in these modes. </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#aa87920ba6ce2b5f46d39a3ff2b3ad51b">  157</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCSEC        0x400D2050  // This register defines the </span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                                            <span class="comment">// module clocks for the security </span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                                            <span class="comment">// module when the CPU is in PM0. </span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                                            <span class="comment">// This register setting is don&#39;t </span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;                                            <span class="comment">// care for PM1-3, because the </span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;                                            <span class="comment">// system clock is powered down in </span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                                            <span class="comment">// these modes. </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a1c042fd8cbdde872858499ddb8e4710b">  164</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SRSEC          0x400D2054  // This register controls the </span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;                                            <span class="comment">// reset for the security module. </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#ad5dc8e37206d5bcd4f14030401136453">  166</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_PMCTL          0x400D2058  // This register controls the </span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                                            <span class="comment">// power mode. Note: The </span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                                            <span class="comment">// Corresponding PM is not entered </span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                                            <span class="comment">// before the WFI instruction is </span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                                            <span class="comment">// asserted. To enter PM1-3 the </span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                                            <span class="comment">// DEEPSLEEP bit in SYSCTRL must be </span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;                                            <span class="comment">// 1. </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#ad48b6870784dfd6f35306a8d2860fb8c">  173</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SRCRC          0x400D205C  // This register controls CRC on </span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                                            <span class="comment">// state retention. </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a7b004cdff4297e0f137caa26824e9c79">  175</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_PWRDBG         0x400D2074  // Power debug register </span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a08159b026ae1af7d3b45ee0dcc216956">  176</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLD            0x400D2080  // This register controls the </span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                                            <span class="comment">// clock loss detection feature. </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a619e888d1ab591b40cece0405f19a7d0">  178</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_IWE            0x400D2094  // This register controls </span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                                            <span class="comment">// interrupt wake-up. </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a98d81285c35df70165104e2a66aed95f">  180</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_I_MAP          0x400D2098  // This register selects which </span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;                                            <span class="comment">// interrupt map to be used. </span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a51b515b51d8a3ad25410d0939b38b012">  182</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCRFC        0x400D20A8  // This register defines the </span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                                            <span class="comment">// module clocks for RF CORE when </span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                                            <span class="comment">// the CPU is in active (run) mode. </span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;                                            <span class="comment">// This register setting is don&#39;t </span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;                                            <span class="comment">// care for PM1-3, because the </span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;                                            <span class="comment">// system clock is powered down in </span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                                            <span class="comment">// these modes. </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#aca05562ddfeb77539b2a6c9532dcbdd6">  189</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCRFC        0x400D20AC  // This register defines the </span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                                            <span class="comment">// module clocks for RF CORE when </span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;                                            <span class="comment">// the CPU is in sleep mode. This </span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;                                            <span class="comment">// register setting is don&#39;t care </span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                                            <span class="comment">// for PM1-3, because the system </span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;                                            <span class="comment">// clock is powered down in these </span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;                                            <span class="comment">// modes. </span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a02dcb9c944d752d47fcd6fe81b6c489b">  196</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCRFC        0x400D20B0  // This register defines the </span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;                                            <span class="comment">// module clocks for RF CORE when </span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                                            <span class="comment">// the CPU is in PM0. This register </span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                                            <span class="comment">// setting is don&#39;t care for PM1-3, </span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                                            <span class="comment">// because the system clock is </span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                                            <span class="comment">// powered down in these modes. </span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a1adf4bbf8d1cf5137ab35c893b6eddf9">  202</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_EMUOVR         0x400D20B4  // This register defines the </span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                                            <span class="comment">// emulator override controls for </span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                                            <span class="comment">// power mode and peripheral clock </span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                                            <span class="comment">// gate. </span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">// SYS_CTRL_CLOCK_CTRL register.</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#abc2d6b39956bfec8e69196256fcea092">  214</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_CTRL_OSC32K_CALDIS \</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">                                0x02000000  // Disable calibration 32-kHz RC </span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;                                            <span class="comment">// oscillator. 0: Enable </span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;                                            <span class="comment">// calibration 1: Disable </span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;                                            <span class="comment">// calibration </span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a18e1547dbc9089bd3d2db7847c7ef113">  220</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_CTRL_OSC32K_CALDIS_M \</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">                                0x02000000</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#aff4fe671a2e65c1f4ec1aea3068a2b7a">  222</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_CTRL_OSC32K_CALDIS_S 25</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#af8a45551e26401ecafe663d43a50e9fe">  223</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_CTRL_OSC32K \</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">                                0x01000000  // 32-kHz clock oscillator </span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;                                            <span class="comment">// selection 0: 32-kHz crystal </span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;                                            <span class="comment">// oscillator 1: 32-kHz RC </span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;                                            <span class="comment">// oscillator </span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a74c487630bf672dd547834b9ad66b421">  229</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_CTRL_OSC32K_M \</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">                                0x01000000</span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#aa25c2699f1664b94b1d317e3e9e4f7f6">  231</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_CTRL_OSC32K_S 24</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a65fe1306ff5a47ac7fafc5aeffd6fb2f">  232</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_CTRL_AMP_DET \</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">                                0x00200000  // Amplitude detector of XOSC </span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                                            <span class="comment">// during power up 0: No action 1: </span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                                            <span class="comment">// Delay qualification of XOSC </span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                                            <span class="comment">// until amplitude is greater than </span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                                            <span class="comment">// the threshold. </span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#aebc7f6e148aa0754b118f703b6b0370e">  239</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_CTRL_AMP_DET_M \</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">                                0x00200000</span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#afedcc909e8b33d0a283c2edc8efc4ee7">  241</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_CTRL_AMP_DET_S 21</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a2180e14828ab3a2eecff12b52d212d3b">  242</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_CTRL_OSC_PD \</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">                                0x00020000  // 0: Power up both oscillators 1: </span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                                            <span class="comment">// Power down oscillator not </span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                                            <span class="comment">// selected by OSC bit </span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                                            <span class="comment">// (hardware-controlled when </span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                                            <span class="comment">// selected). </span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#ac8b25ffae7b8a485c27d4f01a60bc3e7">  249</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_CTRL_OSC_PD_M \</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">                                0x00020000</span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a84e21aa3256b9f5c37d225833a40dc96">  251</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_CTRL_OSC_PD_S 17</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#aee9326bde5fe9e037bad2fb5a3fff8f0">  252</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_CTRL_OSC 0x00010000  // System clock oscillator </span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                                            <span class="comment">// selection 0: 32-MHz crystal </span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;                                            <span class="comment">// oscillator 1: 16-MHz HF-RC </span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;                                            <span class="comment">// oscillator </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a153f401061f48921c6841d8ae3a8ec65">  256</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_CTRL_OSC_M \</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">                                0x00010000</span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a39f88c916971e88875651fc7cf74d0c0">  258</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_CTRL_OSC_S 16</span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a4d0e164b2ded969bbb7365e27a8405c2">  259</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_CTRL_IO_DIV_M \</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">                                0x00000700  // I/O clock rate setting Cannot </span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;                                            <span class="comment">// be higher than OSC setting 000: </span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;                                            <span class="comment">// 32 MHz 001: 16 MHz 010: 8 MHz </span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;                                            <span class="comment">// 011: 4 MHz 100: 2 MHz 101: 1 MHz </span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;                                            <span class="comment">// 110: 0.5 MHz 111: 0.25 MHz </span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a226f04b0853c408ae9229e81c9b8ef35">  266</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_CTRL_IO_DIV_S 8</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a2feadf7b4f546ebf701674ba71c0755f">  267</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_CTRL_SYS_DIV_M \</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">                                0x00000007  // System clock rate setting </span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;                                            <span class="comment">// Cannot be higher than OSC </span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;                                            <span class="comment">// setting 000: 32 MHz 001: 16 MHz </span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;                                            <span class="comment">// 010: 8 MHz 011: 4 MHz 100: 2 MHz </span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;                                            <span class="comment">// 101: 1 MHz 110: 0.5 MHz 111: </span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;                                            <span class="comment">// 0.25 MHz </span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a15629a635d00594a1183efd0a8ea10a2">  275</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_CTRL_SYS_DIV_S 0</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">// SYS_CTRL_CLOCK_STA register.</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a61a7d0f21fc5a78dcfd3146f84582ae2">  282</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_STA_SYNC_32K \</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">                                0x04000000  // 32-kHz clock source synced to </span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;                                            <span class="comment">// undivided system clock (16 or 32 </span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;                                            <span class="comment">// MHz). </span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a602e49b2f2cb19e02e9715b32282d354">  287</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_STA_SYNC_32K_M \</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">                                0x04000000</span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a0707a3d222bc46348acbb61105b57b5b">  289</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_STA_SYNC_32K_S 26</span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a729a62b11c637a9c9c0773df2ee42872">  290</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_STA_OSC32K_CALDIS \</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">                                0x02000000  // Disable calibration 32-kHz RC </span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;                                            <span class="comment">// oscillator. 0: Calibration </span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;                                            <span class="comment">// enabled 1: Calibration disabled </span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#acf6d791c6fa793e5a4c1379fd712486f">  295</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_STA_OSC32K_CALDIS_M \</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">                                0x02000000</span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#af8a0fff4edf900c09f725aac6605edeb">  297</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_STA_OSC32K_CALDIS_S 25</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a08162f64b280968de83d2a4aee0e3642">  298</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_STA_OSC32K \</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">                                0x01000000  // Current 32-kHz clock oscillator </span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;                                            <span class="comment">// selected. 0: 32-kHz crystal </span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;                                            <span class="comment">// oscillator 1: 32-kHz RC </span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;                                            <span class="comment">// oscillator </span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#aff0c37dfe3c5bb15004daf3383e0356e">  304</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_STA_OSC32K_M \</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">                                0x01000000</span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a9c65a101f84c6752b9041905cc68b2b1">  306</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_STA_OSC32K_S 24</span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a88e7d74c971b20eee38a2bf9d285b807">  307</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_STA_RST_M \</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">                                0x00C00000  // Returns last source of reset </span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;                                            <span class="comment">// 00: POR 01: External reset 10: </span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;                                            <span class="comment">// WDT 11: CLD or software reset </span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#ac5c388a55238e7e39b5d2f3fd2ebf98f">  312</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_STA_RST_S 22</span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a9fb5da6772ddd38ab6862702ca3d0476">  313</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_STA_SOURCE_CHANGE \</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">                                0x00100000  // 0: System clock is not </span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;                                            <span class="comment">// requested to change. 1: A change </span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;                                            <span class="comment">// of system clock source has been </span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;                                            <span class="comment">// initiated and is not finished. </span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;                                            <span class="comment">// Same as when OSC bit in </span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;                                            <span class="comment">// CLOCK_STA and CLOCK_CTRL </span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;                                            <span class="comment">// register are not equal </span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a38a04e11d4fb8dfe43c72e9c15058474">  322</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_STA_SOURCE_CHANGE_M \</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">                                0x00100000</span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a1943e580b7724097e59ec5799f0030bf">  324</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_STA_SOURCE_CHANGE_S 20</span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a66a7f8eb8f06007bf040361336dafe17">  325</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_STA_XOSC_STB \</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">                                0x00080000  // XOSC stable status 0: XOSC is </span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;                                            <span class="comment">// not powered up or not yet </span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;                                            <span class="comment">// stable. 1: XOSC is powered up </span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;                                            <span class="comment">// and stable. </span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#af1af8b7a6f87592c379c8113475ca85f">  331</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_STA_XOSC_STB_M \</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">                                0x00080000</span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a3b52de925767530703311c97fd022bd4">  333</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_STA_XOSC_STB_S 19</span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#acecc2ba5a0c2c421f758138c22eb2f7b">  334</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_STA_HSOSC_STB \</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">                                0x00040000  // HSOSC stable status 0: HSOSC is </span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;                                            <span class="comment">// not powered up or not yet </span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;                                            <span class="comment">// stable. 1: HSOSC is powered up </span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;                                            <span class="comment">// and stable. </span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#abc37cca58041c45728b73cf5a40e56a1">  340</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_STA_HSOSC_STB_M \</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">                                0x00040000</span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a73484756e2fdd80140743c54184183d7">  342</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_STA_HSOSC_STB_S 18</span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a9a6664e7c34634f4f6fdd7dd67e86f9c">  343</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_STA_OSC_PD \</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">                                0x00020000  // 0: Both oscillators powered up </span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;                                            <span class="comment">// and stable and OSC_PD_CMD = 0. </span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;                                            <span class="comment">// 1: Oscillator not selected by </span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;                                            <span class="comment">// CLOCK_CTRL.OSC bit is powered </span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;                                            <span class="comment">// down. </span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a542e7cf61eaddaa7541371411c9b36ec">  350</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_STA_OSC_PD_M \</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">                                0x00020000</span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a89b0daf9a820e0a6707a3973d87a13d1">  352</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_STA_OSC_PD_S 17</span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a669919b87cd42ece58c8abdb99be1115">  353</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_STA_OSC  0x00010000  // Current clock source selected </span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;                                            <span class="comment">// 0: 32-MHz crystal oscillator 1: </span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;                                            <span class="comment">// 16-MHz HF-RC oscillator </span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#ac21c455fe4563ed0e53e1ea63a2143a2">  356</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_STA_OSC_M \</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">                                0x00010000</span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#abd07b3d30f1f646a45850ed11df8b054">  358</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_STA_OSC_S 16</span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a88e51d80af4390432165fbdcff0c2ddc">  359</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_STA_IO_DIV_M \</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">                                0x00000700  // Returns current functional </span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;                                            <span class="comment">// frequency for IO_CLK (may differ </span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;                                            <span class="comment">// from setting in the CLOCK_CTRL </span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;                                            <span class="comment">// register) 000: 32 MHz 001: 16 </span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;                                            <span class="comment">// MHz 010: 8 MHz 011: 4 MHz 100: 2 </span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;                                            <span class="comment">// MHz 101: 1 MHz 110: 0.5 MHz 111: </span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;                                            <span class="comment">// 0.25 MHz </span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a3f96627b2d079e09ccd10a41c3a95f91">  368</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_STA_IO_DIV_S 8</span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#ad2424cb4fac284f4f6dc3a68ffa4e9a7">  369</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_STA_RTCLK_FREQ_M \</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">                                0x00000018  // Returns current functional </span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;                                            <span class="comment">// frequency for real-time clock. </span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;                                            <span class="comment">// (may differ from setting in the </span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;                                            <span class="comment">// CLOCK_CTRL register) 1x : 8 MHz </span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;                                            <span class="comment">// 01: 2 MHz 00: 62.5 kHz </span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a6d847248af3a28b2f9031763fcd96e78">  376</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_STA_RTCLK_FREQ_S 3</span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#ab9baa4344d1ffd88254f37149e7e6719">  377</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_STA_SYS_DIV_M \</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">                                0x00000007  // Returns current functional </span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;                                            <span class="comment">// frequency for system clock (may </span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;                                            <span class="comment">// differ from setting in the </span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;                                            <span class="comment">// CLOCK_CTRL register) 000: 32 MHz </span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;                                            <span class="comment">// 001: 16 MHz 010: 8 MHz 011: 4 </span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;                                            <span class="comment">// MHz 100: 2 MHz 101: 1 MHz 110: </span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;                                            <span class="comment">// 0.5 MHz 111: 0.25 MHz </span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a008b82255c8ad8fefbf697d9d4ee72f0">  386</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_STA_SYS_DIV_S 0</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">// SYS_CTRL_RCGCGPT register.</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#af775d9119d7a2f15bd0288ef3078b8c6">  393</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCGPT_GPT3   0x00000008  // 0: Clock for GPT3 is gated. 1: </span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;                                            <span class="comment">// Clock for GPT3 is enabled. </span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#ac8417ff77cf7a4dc122a0ed6cea08836">  395</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCGPT_GPT3_M 0x00000008</span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a613a94a24c92b9ab4b458d7faa32b765">  396</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCGPT_GPT3_S 3</span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a360805af6dd3e0b895e84b978600254d">  397</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCGPT_GPT2   0x00000004  // 0: Clock for GPT2 is gated. 1: </span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;                                            <span class="comment">// Clock for GPT2 is enabled. </span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a092f25d8214c99cc0c8203ec5a280773">  399</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCGPT_GPT2_M 0x00000004</span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a80234405d681068beaa8eca9bf91fb5d">  400</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCGPT_GPT2_S 2</span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a2de0b17fc51796be60b6623ba7ec6114">  401</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCGPT_GPT1   0x00000002  // 0: Clock for GPT1 is gated. 1: </span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;                                            <span class="comment">// Clock for GPT1 is enabled. </span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a51be98273920e7a86f1c3a0e765d2446">  403</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCGPT_GPT1_M 0x00000002</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a02a7de8dc91dcf849eaeeedd4a08b4ed">  404</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCGPT_GPT1_S 1</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a512092503bc3d5a1289af1d977527dbd">  405</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCGPT_GPT0   0x00000001  // 0: Clock for GPT0 is gated. 1: </span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;                                            <span class="comment">// Clock for GPT0 is enabled. </span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a958013ab269b9522694c6a4dcc360efe">  407</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCGPT_GPT0_M 0x00000001</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a603ee802917a468d84cecb9221bc3b99">  408</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCGPT_GPT0_S 0</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">// SYS_CTRL_SCGCGPT register.</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a7e0ed14de93bc2c6a292a61ddfdeb7a1">  415</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCGPT_GPT3   0x00000008  // 0: Clock for GPT3 is gated. 1: </span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;                                            <span class="comment">// Clock for GPT3 is enabled. </span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#acc1be2cb719c2a08394d13d44b993513">  417</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCGPT_GPT3_M 0x00000008</span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#af4a442b9c13829d39132165fd8db4e44">  418</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCGPT_GPT3_S 3</span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a9ef1451e8d76cef378c6c6e3a50cb205">  419</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCGPT_GPT2   0x00000004  // 0: Clock for GPT2 is gated. 1: </span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;                                            <span class="comment">// Clock for GPT2 is enabled. </span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#aed956de40cee264adc8a809aa15b265b">  421</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCGPT_GPT2_M 0x00000004</span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#aa57c0f8e94983ed902119ddd7938c4eb">  422</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCGPT_GPT2_S 2</span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#ae21e0130b497540861da89b9fd3f0392">  423</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCGPT_GPT1   0x00000002  // 0: Clock for GPT1 is gated. 1: </span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;                                            <span class="comment">// Clock for GPT1 is enabled. </span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a3a6c8850e01ad65bc2676f1b3c73f9a1">  425</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCGPT_GPT1_M 0x00000002</span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#ab3afda07d0cb7806479da310ca3216a1">  426</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCGPT_GPT1_S 1</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a976e0aee86ffbeb23b38a032b02b15fc">  427</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCGPT_GPT0   0x00000001  // 0: Clock for GPT0 is gated. 1: </span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;                                            <span class="comment">// Clock for GPT0 is enabled. </span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a72ac8b1351b9973cb6051b479ed03ae7">  429</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCGPT_GPT0_M 0x00000001</span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#afc71ec75935ed0baf4f7a67c39967627">  430</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCGPT_GPT0_S 0</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">// SYS_CTRL_DCGCGPT register.</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#aefc7f54f4b1f21b7cf4002969ec94db0">  437</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCGPT_GPT3   0x00000008  // 0: Clock for GPT3 is gated. 1: </span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;                                            <span class="comment">// Clock for GPT3 is enabled. </span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a1faebd8fdd39daee3eed3977f7750892">  439</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCGPT_GPT3_M 0x00000008</span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a23e98fb19c1fd78ebbbff7bb90a9944d">  440</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCGPT_GPT3_S 3</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a7aee4b3c4aa2e99daf20506ebe02be6a">  441</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCGPT_GPT2   0x00000004  // 0: Clock for GPT2 is gated. 1: </span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;                                            <span class="comment">// Clock for GPT2 is enabled. </span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a5a429ab382e8686e651307aa07b62bf0">  443</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCGPT_GPT2_M 0x00000004</span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a71ee26179308e9f13f1677edf4908c75">  444</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCGPT_GPT2_S 2</span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a141622b3fcbf3818eaa16f4fd9602450">  445</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCGPT_GPT1   0x00000002  // 0: Clock for GPT1 is gated. 1: </span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;                                            <span class="comment">// Clock for GPT1 is enabled. </span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#ab3034430d461bd1ad8502ed9ae6ae423">  447</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCGPT_GPT1_M 0x00000002</span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a3ef39f47379e1dc7804fef5ea5ba18d3">  448</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCGPT_GPT1_S 1</span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a6a96b1bd8ef2008a36447d1eea948e05">  449</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCGPT_GPT0   0x00000001  // 0: Clock for GPT0 is gated. 1: </span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;                                            <span class="comment">// Clock for GPT0 is enabled. </span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a39be1f74848823e03b335d1de7b648b8">  451</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCGPT_GPT0_M 0x00000001</span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#aea8d2ea6e708656b8be09608524f6964">  452</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCGPT_GPT0_S 0</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">// SYS_CTRL_SRGPT register.</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a5f8b328e93ab01cebf246b8662c465f9">  459</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SRGPT_GPT3     0x00000008  // 0: GPT3 module is not reset 1: </span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;                                            <span class="comment">// GPT3 module is reset </span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#add242ed40c9cc2c52207f786371a10b3">  461</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SRGPT_GPT3_M   0x00000008</span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#add13416abac49b3650f01b39f7b88596">  462</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SRGPT_GPT3_S   3</span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a47d6b6ac7036d7be26f7cb1969adab3e">  463</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SRGPT_GPT2     0x00000004  // 0: GPT2 module is not reset 1: </span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;                                            <span class="comment">// GPT2 module is reset </span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a9a3e81434295f1bfdb61258d42bf7a3a">  465</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SRGPT_GPT2_M   0x00000004</span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a097e1f51f45ffdec5c260cf42d89c41e">  466</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SRGPT_GPT2_S   2</span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#af88bfa61813248a66bf4f4658d558efc">  467</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SRGPT_GPT1     0x00000002  // 0: GPT1 module is not reset 1: </span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;                                            <span class="comment">// GPT1 module is reset </span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a40da77dc840d9d99d9519194c306b136">  469</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SRGPT_GPT1_M   0x00000002</span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#af4b0c6b2f76f5810bae8e1b6b8d602f3">  470</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SRGPT_GPT1_S   1</span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a71091b80e4748f6d51a471e47d5b09e5">  471</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SRGPT_GPT0     0x00000001  // 0: GPT0 module is not reset 1: </span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;                                            <span class="comment">// GPT0 module is reset </span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a84ad1046112a0ae5adb48d10ccd76cec">  473</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SRGPT_GPT0_M   0x00000001</span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a78037598f4ad7be24bb0979ef070f7b5">  474</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SRGPT_GPT0_S   0</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">// SYS_CTRL_RCGCSSI register.</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a6f105620b22719b4f0d808a7f774b86e">  481</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCSSI_SSI1   0x00000002  // 0: Clock for SSI1 is gated. 1: </span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;                                            <span class="comment">// Clock for SSI1 is enabled. </span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#aecc4e22b03d292273fabfecffb0f2aaf">  483</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCSSI_SSI1_M 0x00000002</span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a1a824150565016f7e0a8478bf650823c">  484</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCSSI_SSI1_S 1</span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a4b97d8701a8b414f6db722fb1e5ea429">  485</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCSSI_SSI0   0x00000001  // 0: Clock for SSI0 is gated. 1: </span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;                                            <span class="comment">// Clock for SSI0 is enabled. </span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#acbbded0875dbac0b74030fcee4857506">  487</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCSSI_SSI0_M 0x00000001</span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a33551c727700ed91ce653ca7c39d662b">  488</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCSSI_SSI0_S 0</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">// SYS_CTRL_SCGCSSI register.</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a6a42c729a4e4fe9c1e8c1f6f042e3d4a">  495</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCSSI_SSI1   0x00000002  // 0: Clock for SSI1 is gated. 1: </span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;                                            <span class="comment">// Clock for SSI1 is enabled. </span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#af88075f5ff813a791fbf7bbe347ae4e3">  497</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCSSI_SSI1_M 0x00000002</span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a98077473e4369e0c208b38d892f64d49">  498</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCSSI_SSI1_S 1</span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a5a539c96dcc178627c7d4ea90d8e7569">  499</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCSSI_SSI0   0x00000001  // 0: Clock for SSI0 is gated. 1: </span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                                            <span class="comment">// Clock for SSI0 is enabled. </span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a40248a5459d35b2fa17e6d58c022555b">  501</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCSSI_SSI0_M 0x00000001</span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a7fd52a0bdbd9ae0a89b1ac0649967e4d">  502</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCSSI_SSI0_S 0</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">// SYS_CTRL_DCGCSSI register.</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#aaa72c0ba8ff0f3e05e02cb7b5e753f61">  509</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCSSI_SSI1   0x00000002  // 0: Clock for SSI1 is gated. 1: </span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;                                            <span class="comment">// Clock for SSI1 is enabled. </span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a9e383c5bbf650e617fcf0ef617db832f">  511</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCSSI_SSI1_M 0x00000002</span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a0813755efc4f371cf658aa082d5b16a2">  512</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCSSI_SSI1_S 1</span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a4de7355136dba409de014dae1a81983e">  513</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCSSI_SSI0   0x00000001  // 0: Clock for SSI0 is gated. 1: </span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;                                            <span class="comment">// Clock for SSI0 is enabled. </span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#ab5f49c4a8aa9e6d4312d5fde5aeba17b">  515</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCSSI_SSI0_M 0x00000001</span></div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a05266606d1aa34b3c3338ec4c930feed">  516</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCSSI_SSI0_S 0</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">// SYS_CTRL_SRSSI register.</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a29ad13f545d7120b6a123cf6b6ed215a">  523</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SRSSI_SSI1     0x00000002  // 0: SSI1 module is not reset 1: </span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;                                            <span class="comment">// SSI1 module is reset </span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a2d596c48a7b658b4aa6e1b0627cfc8dc">  525</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SRSSI_SSI1_M   0x00000002</span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#afd0406a57d00b931d8c428a760873ce4">  526</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SRSSI_SSI1_S   1</span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#af6cd825eea6a97408242a24b18c89ec6">  527</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SRSSI_SSI0     0x00000001  // 0: SSI0 module is not reset 1: </span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;                                            <span class="comment">// SSI0 module is reset </span></div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#acb43b25f6be00a4082e688c3924690f0">  529</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SRSSI_SSI0_M   0x00000001</span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a6e0151da2d6bd3db7d6c00566f252a64">  530</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SRSSI_SSI0_S   0</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment">// SYS_CTRL_RCGCUART register.</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#af4e2d4686ca3806bccc2a143b29beec9">  537</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCUART_UART1 0x00000002  // 0: Clock for UART1 is gated. 1: </span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;                                            <span class="comment">// Clock for UART1 is enabled. </span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a0d5749997b2a09e288b7d218cc75858a">  539</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCUART_UART1_M \</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">                                0x00000002</span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a1c7bfcc8dc8035793cfd179c2ba1d12b">  541</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCUART_UART1_S 1</span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#af305be46e96c20b28cb5dcb47eba60ea">  542</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCUART_UART0 0x00000001  // 0: Clock for UART0 is gated. 1: </span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;                                            <span class="comment">// Clock for UART0 is enabled. </span></div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#ac055a51d31d0a5cd66f2b6d8c5bbcfed">  544</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCUART_UART0_M \</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">                                0x00000001</span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a31bb542dac964f62b5dc12a164b3978f">  546</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCUART_UART0_S 0</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment">// SYS_CTRL_SCGCUART register.</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a1f67f3b519268340d82d21f0d1a52a24">  553</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCUART_UART1 0x00000002  // 0: Clock for UART1 is gated. 1: </span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;                                            <span class="comment">// Clock for UART1 is enabled. </span></div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#acc003b3601653566a16c30be0d1af28f">  555</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCUART_UART1_M \</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">                                0x00000002</span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a2b149957f0d9b9ba66430da3cde0eb3b">  557</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCUART_UART1_S 1</span></div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a1f63b5406160356f2811edace8f3f35e">  558</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCUART_UART0 0x00000001  // 0: Clock for UART0 is gated. 1: </span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;                                            <span class="comment">// Clock for UART0 is enabled. </span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a64990c7a1f8337999c8ab93a68c0d309">  560</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCUART_UART0_M \</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">                                0x00000001</span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a93d760c87aac2b073ee90764cef041dd">  562</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCUART_UART0_S 0</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment">// SYS_CTRL_DCGCUART register.</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a0bb99c232443213505e8cbb2e57f0674">  569</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCUART_UART1 0x00000002  // 0: Clock for UART1 is gated. 1: </span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;                                            <span class="comment">// Clock for UART1 is enabled. </span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a2ee4aa34cc9dfb13ec69bd44a96987a4">  571</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCUART_UART1_M \</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor">                                0x00000002</span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a8cfc966d6aa753089ea816132f255f08">  573</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCUART_UART1_S 1</span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a52e62048da3d4779e4812046fb33e48f">  574</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCUART_UART0 0x00000001  // 0: Clock for UART0 is gated. 1: </span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;                                            <span class="comment">// Clock for UART0 is enabled. </span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a8b5a48786240da98da5b1332bcb43e09">  576</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCUART_UART0_M \</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">                                0x00000001</span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a83cb95141858c0609420c090ea73da61">  578</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCUART_UART0_S 0</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">// SYS_CTRL_SRUART register.</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a83a4ed633c9c83c549bd65b4cd899195">  585</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SRUART_UART1   0x00000002  // 0: UART1 module is not reset 1: </span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;                                            <span class="comment">// UART1 module is reset </span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a89b10deaca06d183189dadaf1de9e8f2">  587</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SRUART_UART1_M 0x00000002</span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#aa89e108f57a51e182d23a3437c0b1d29">  588</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SRUART_UART1_S 1</span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a7b987fe84debcf151e6e84ef482f8c7a">  589</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SRUART_UART0   0x00000001  // 0: UART0 module is not reset 1: </span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;                                            <span class="comment">// UART0 module is reset </span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a06cf50b8059d1ed6afe98e9a1156ab64">  591</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SRUART_UART0_M 0x00000001</span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#ac8091a08fc2b8f1f4d0141397ed02a6c">  592</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SRUART_UART0_S 0</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment">// SYS_CTRL_RCGCI2C register.</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#aaae15d9a8ef9ea5d49da742b1d33d252">  599</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCI2C_I2C0   0x00000001  // 0: Clock for I2C0 is gated. 1: </span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;                                            <span class="comment">// Clock for I2C0 is enabled. </span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a7b8defc3793d5ed80bd1de672a7dfe82">  601</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCI2C_I2C0_M 0x00000001</span></div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a2f517f7f6946aefcde61b3d527e5f443">  602</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCI2C_I2C0_S 0</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">// SYS_CTRL_SCGCI2C register.</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a47ee222e539174640dccc04b4e1ee8a4">  609</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCI2C_I2C0   0x00000001  // 0: Clock for I2C0 is gated. 1: </span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;                                            <span class="comment">// Clock for I2C0 is enabled. </span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a3bd01d4b7f5a90c345d8279e5ccd7943">  611</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCI2C_I2C0_M 0x00000001</span></div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a260b27839083e41d888c81c6c5e1c90f">  612</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCI2C_I2C0_S 0</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment">// SYS_CTRL_DCGCI2C register.</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a41bc014ec2160f9dd91dadf5d99395f5">  619</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCI2C_I2C0   0x00000001  // 0: Clock for I2C0 is gated. 1: </span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;                                            <span class="comment">// Clock for I2C0 is enabled. </span></div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a82cca4343c204c32d4e8e466050ba55c">  621</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCI2C_I2C0_M 0x00000001</span></div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a0c64254f48b367ed8a2730f9b5737b22">  622</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCI2C_I2C0_S 0</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment">// SYS_CTRL_SRI2C register.</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#ab7e9b8c9860da8ec79e71164091a33cc">  629</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SRI2C_I2C0     0x00000001  // 0: I2C0 module is not reset 1: </span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;                                            <span class="comment">// I2C0 module is reset </span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a31bae2850b2a0db2f510f22fd77fcd46">  631</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SRI2C_I2C0_M   0x00000001</span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#ac7722edd049864e1d68a6faec08900c5">  632</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SRI2C_I2C0_S   0</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment">// SYS_CTRL_RCGCSEC register.</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a232d6b0f8a2389567b0d4c66d2f2c217">  639</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCSEC_AES    0x00000002  // 0: Clock for AES is gated. 1: </span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;                                            <span class="comment">// Clock for AES is enabled. </span></div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#ae024aea00bff0d62bdc09ce305c21f41">  641</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCSEC_AES_M  0x00000002</span></div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#aea0c346cfee52385a7bef58f366a5b75">  642</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCSEC_AES_S  1</span></div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a8940568ce4f00e180b7821bff9f816d5">  643</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCSEC_PKA    0x00000001  // 0: Clock for PKA is gated. 1: </span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;                                            <span class="comment">// Clock for PKA is enabled. </span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#acf99c02c7ef415beacd5ee9e5d1920d2">  645</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCSEC_PKA_M  0x00000001</span></div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a1b045769976d5c9a9bc09121b8887b65">  646</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCSEC_PKA_S  0</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment">// SYS_CTRL_SCGCSEC register.</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a055c301f4c51966004d102a5685ef5de">  653</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCSEC_AES    0x00000002  // 0: Clock for AES is gated. 1: </span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;                                            <span class="comment">// Clock for AES is enabled. </span></div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a073797c2ea960f9acbcacc43913de23a">  655</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCSEC_AES_M  0x00000002</span></div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a6e0f47497301166b2eee1dc1541fb902">  656</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCSEC_AES_S  1</span></div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a65165c73e761546f9d385e86ae94d9d9">  657</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCSEC_PKA    0x00000001  // 0: Clock for PKA is gated. 1: </span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;                                            <span class="comment">// Clock for PKA is enabled. </span></div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#ac3a25353739139eacb005e417e30495e">  659</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCSEC_PKA_M  0x00000001</span></div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a6d89fe23e20c5d9cbed71c57891f80ac">  660</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCSEC_PKA_S  0</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment">// SYS_CTRL_DCGCSEC register.</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a200d60be04949ebfbf31ccc7d810ae15">  667</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCSEC_AES    0x00000002  // 0: Clock for AES is gated. 1: </span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;                                            <span class="comment">// Clock for AES is enabled. </span></div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a6db3c394e67bda62db18c36f98841e1b">  669</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCSEC_AES_M  0x00000002</span></div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a137fe8935bf05b8bf54a0f224a33f498">  670</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCSEC_AES_S  1</span></div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#aece2aee042e24c90b682198ba8918c94">  671</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCSEC_PKA    0x00000001  // 0: Clock for PKA is gated. 1: </span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;                                            <span class="comment">// Clock for PKA is enabled. </span></div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a5992025f5645436a04b1c2c2c92223d4">  673</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCSEC_PKA_M  0x00000001</span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a8e4437c5b823dc2e513e120ed5acfb20">  674</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCSEC_PKA_S  0</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment">// SYS_CTRL_SRSEC register.</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#aafe6d5c32e73a282a4c4bb8c085c9505">  681</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SRSEC_AES      0x00000002  // 0: AES module is not reset 1: </span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;                                            <span class="comment">// AES module is reset </span></div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a0c3a4520faae8352f7eded7c3faca517">  683</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SRSEC_AES_M    0x00000002</span></div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a63997bb14b54b7aa68814ee0e45c629e">  684</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SRSEC_AES_S    1</span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a2e28aed259ff1cbc3730f873659427f9">  685</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SRSEC_PKA      0x00000001  // 0: PKA module is not reset 1: </span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;                                            <span class="comment">// PKA module is reset </span></div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a4ae81ca57da3c6edddb8474a726b22e6">  687</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SRSEC_PKA_M    0x00000001</span></div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a8697bb3a86a4c1aff4a086023976eab1">  688</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SRSEC_PKA_S    0</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment">// SYS_CTRL_PMCTL register.</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#ac4cf9d1631c5e7c9e55efd657ddf1bac">  695</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_PMCTL_PM_M     0x00000003  // 00: No action 01: PM1 10: PM2 </span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;                                            <span class="comment">// 11: PM3 </span></div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a5a8c6a608b2ba61a58c4583a1c1af991">  697</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_PMCTL_PM_S     0</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment">// SYS_CTRL_SRCRC register.</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#ae53645507fade9648c6381aea8c25b31">  704</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SRCRC_CRC_REN_USB \</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">                                0x00000100  // 1: Enable reset of chip if CRC </span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;                                            <span class="comment">// fails. 0: Disable reset feature </span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;                                            <span class="comment">// of chip due to CRC. </span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;</div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a3017624f4f5188eb66bac201f10045f9">  709</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SRCRC_CRC_REN_USB_M \</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">                                0x00000100</span></div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#ac4cbf6fefe6d7bad50a5f596b7b12168">  711</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SRCRC_CRC_REN_USB_S 8</span></div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#aa35200e130da1bea33099db5a01d1810">  712</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SRCRC_CRC_REN_RF \</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">                                0x00000001  // 1: Enable reset of chip if CRC </span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;                                            <span class="comment">// fails. 0: Disable reset feature </span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;                                            <span class="comment">// of chip due to CRC. </span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;</div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a7043a3ddd9ba012443fd7a8b7954c852">  717</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SRCRC_CRC_REN_RF_M \</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">                                0x00000001</span></div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#aa179b9dfecaf746d442fec4e4ac8edcd">  719</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SRCRC_CRC_REN_RF_S 0</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment">// SYS_CTRL_PWRDBG register.</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a9ba638eebd2d3d14ed20cc1e61379d5c">  726</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_PWRDBG_FORCE_WARM_RESET \</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">                                0x00000008  // 0: No action 1: When written </span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                                            <span class="comment">// high, the chip is reset in the </span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;                                            <span class="comment">// same manner as a CLD event and </span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;                                            <span class="comment">// is readable from the RST field </span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;                                            <span class="comment">// in the CLOCK_STA register. </span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;</div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a74ab17639bb9f79cdc15d47448e732ea">  733</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_PWRDBG_FORCE_WARM_RESET_M \</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">                                0x00000008</span></div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#ad44fb8f658b460351660d901da62de2c">  735</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_PWRDBG_FORCE_WARM_RESET_S 3</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYS_CTRL_CLD register.</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a1ba5e25ca5d994805cf6d73ab9ae8202">  741</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLD_VALID      0x00000100  // 0: CLD status in always-on </span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;                                            <span class="comment">// domain is not equal to status in </span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;                                            <span class="comment">// the EN register. 1: CLD status </span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;                                            <span class="comment">// in always-on domain and EN </span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;                                            <span class="comment">// register are equal. </span></div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a3dae3a11f798012a553109b7ad7c0513">  746</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLD_VALID_M    0x00000100</span></div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a0f39b2021955c3eb052f3648db85d031">  747</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLD_VALID_S    8</span></div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#afd0ae5689a8faac40cb3515cea337b2b">  748</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLD_EN         0x00000001  // 0: CLD is disabled. 1: CLD is </span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;                                            <span class="comment">// enabled. Writing to this </span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;                                            <span class="comment">// register shall be ignored if </span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;                                            <span class="comment">// VALID = 0 </span></div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a3127bbd10ce94d2f785b713b62cb50e9">  752</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLD_EN_M       0x00000001</span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a863b99ae8f318ff90647a2cb124f8d0b">  753</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLD_EN_S       0</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYS_CTRL_IWE register.</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#aae2fc00056b5843e8e6b9677f749b830">  759</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_IWE_SM_TIMER_IWE \</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">                                0x00000020  // 1: Enable SM Timer wake-up </span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;                                            <span class="comment">// interrupt. 0: Disable SM Timer </span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;                                            <span class="comment">// wake-up interrupt. </span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;</div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a8675f69159f1a9929d607f10a8ddc9e7">  764</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_IWE_SM_TIMER_IWE_M \</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">                                0x00000020</span></div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a52074c52de27d0a3e6849f74c3f55698">  766</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_IWE_SM_TIMER_IWE_S 5</span></div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a8e028d681d5d6aabaca4a51754c35d6a">  767</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_IWE_USB_IWE    0x00000010  // 1: Enable USB wake-up </span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;                                            <span class="comment">// interrupt. 0: Disable USB </span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;                                            <span class="comment">// wake-up interrupt. </span></div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#af0b5386899cc52af7c4dcb695a64a200">  770</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_IWE_USB_IWE_M  0x00000010</span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#aca0fcba4e810a00c1e263fcd1d7152bf">  771</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_IWE_USB_IWE_S  4</span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a2b5aeff2dad8c8c6cf41dce0cfffc4f3">  772</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_IWE_PORT_D_IWE 0x00000008  // 1: Enable port D wake-up </span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;                                            <span class="comment">// interrupt. 0: Disable port D </span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;                                            <span class="comment">// wake-up interrupt. </span></div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a28cc25326b588d0942fc553839ca75a0">  775</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_IWE_PORT_D_IWE_M \</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">                                0x00000008</span></div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a1c19d27b81727e721a225fc97749dcb5">  777</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_IWE_PORT_D_IWE_S 3</span></div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a88103ea72f41c908e3d1142a343d56de">  778</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_IWE_PORT_C_IWE 0x00000004  // 1: Enable port C wake-up </span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;                                            <span class="comment">// interrupt. 0: Disable port C </span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;                                            <span class="comment">// wake-up interrupt. </span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a654c6758c65e17e13bbf3308c9dc01a7">  781</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_IWE_PORT_C_IWE_M \</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">                                0x00000004</span></div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#ae92fbb2468c3314ce32af5669c80b70a">  783</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_IWE_PORT_C_IWE_S 2</span></div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a94399199541538209c51a6a9141b4e69">  784</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_IWE_PORT_B_IWE 0x00000002  // 1: Enable port B wake-up </span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;                                            <span class="comment">// interrupt. 0: Disable port B </span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;                                            <span class="comment">// wake-up interrupt. </span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a50889d7baacf40ff26f66a9cf9866757">  787</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_IWE_PORT_B_IWE_M \</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">                                0x00000002</span></div><div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a1245233276e96dfdea294fbde45cb9db">  789</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_IWE_PORT_B_IWE_S 1</span></div><div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#ad72081ba80f0623e1fc084a223667615">  790</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_IWE_PORT_A_IWE 0x00000001  // 1: Enable port A wake-up </span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;                                            <span class="comment">// interrupt. 0: Disable port A </span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;                                            <span class="comment">// wake-up interrupt. </span></div><div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#ae21b29fe5a2e69198b935a4260d7b4bd">  793</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_IWE_PORT_A_IWE_M \</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">                                0x00000001</span></div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#aa2d355e405ec09851131509eec26ea37">  795</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_IWE_PORT_A_IWE_S 0</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="comment">// SYS_CTRL_I_MAP register.</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#abdafc0b0524a9fbc954111b3a099781b">  802</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_I_MAP_ALTMAP   0x00000001  // 1: Select alternate interrupt </span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;                                            <span class="comment">// map. 0: Select regular interrupt </span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;                                            <span class="comment">// map. (See the ASD document for </span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;                                            <span class="comment">// details.) </span></div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#ac501c271d3e2a591a500dd85a407ed89">  806</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_I_MAP_ALTMAP_M 0x00000001</span></div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a971563837bc9d6d1c8969c24445e6c02">  807</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_I_MAP_ALTMAP_S 0</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment">// SYS_CTRL_RCGCRFC register.</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a3ea687664bdabdb4a0a5282685f503f5">  814</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCRFC_RFC0   0x00000001  // 0: Clock for RF CORE is gated. </span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;                                            <span class="comment">// 1: Clock for RF CORE is enabled. </span></div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#aef61ccf20275874919b854d2d442df9b">  816</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCRFC_RFC0_M 0x00000001</span></div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#ada52d746a726061edf19b571bd3200db">  817</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCRFC_RFC0_S 0</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment">// SYS_CTRL_SCGCRFC register.</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#ab68db594994b7e5fd70b4cf51aacf406">  824</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCRFC_RFC0   0x00000001  // 0: Clock for RF CORE is gated. </span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;                                            <span class="comment">// 1: Clock for RF CORE is enabled. </span></div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#abac1f74ad51915f75eb0fc342e6caed1">  826</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCRFC_RFC0_M 0x00000001</span></div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a38b0f718d37302953d95ec4956cbfde5">  827</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCRFC_RFC0_S 0</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment">// SYS_CTRL_DCGCRFC register.</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a60d6cd69bd8253bff0de431236d54aee">  834</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCRFC_RFC0   0x00000001  // 0: Clock for RF CORE is gated. </span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;                                            <span class="comment">// 1: Clock for RF CORE is enabled. </span></div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a5352779c9c7d1557d69165d6cabf751f">  836</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCRFC_RFC0_M 0x00000001</span></div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#adddc3f83a6518b13eb4125c06220189b">  837</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCRFC_RFC0_S 0</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment">// SYS_CTRL_EMUOVR register.</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a09e4bda8eb508cb93f9596da904c1775">  844</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_EMUOVR_ICEPICK_FORCE_CLOCK_CG \</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor">                                0x00000080  // ICEPick &#39;Force Active&#39; clock </span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;                                            <span class="comment">// gate override bit. &#39;Force </span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;                                            <span class="comment">// Active&#39; is an ICEPick command. 1 </span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;                                            <span class="comment">// --&gt; In non-sleep power mode, </span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;                                            <span class="comment">// peripherals clocks are forced to </span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;                                            <span class="comment">// follow RCG* register settings. </span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;                                            <span class="comment">// It forces CM3 clocks on. 0 --&gt; </span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;                                            <span class="comment">// Does not affect the peripheral </span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;                                            <span class="comment">// clock settings. </span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;</div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#ab1ce0c91cac5704c61e2e52d328a9037">  855</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_EMUOVR_ICEPICK_FORCE_CLOCK_CG_M \</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">                                0x00000080</span></div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#af00c6a3fbc7fdf6baa1952d1b56248b9">  857</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_EMUOVR_ICEPICK_FORCE_CLOCK_CG_S 7</span></div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a7f11037a6e8920c072ddbc232ac597c9">  858</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_EMUOVR_ICEPICK_FORCE_POWER_CG \</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor">                                0x00000040  // ICEPick &#39;Force Power&#39; clock </span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;                                            <span class="comment">// gate override bit. &#39;Force Power&#39; </span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;                                            <span class="comment">// is an ICEPick command. 1 --&gt; In </span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;                                            <span class="comment">// non-sleep power mode, </span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;                                            <span class="comment">// peripherals clocks are forced to </span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;                                            <span class="comment">// follow RCG* register settings. </span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;                                            <span class="comment">// It forces CM3 clocks on. 0 --&gt; </span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;                                            <span class="comment">// Does not affect the peripheral </span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;                                            <span class="comment">// clock settings. </span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;</div><div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#af39a08aaa5274f36b84cc90905636207">  869</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_EMUOVR_ICEPICK_FORCE_POWER_CG_M \</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">                                0x00000040</span></div><div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#aa0a1cf44eea041b6f45defdeeaa83621">  871</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_EMUOVR_ICEPICK_FORCE_POWER_CG_S 6</span></div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#aa4e5bb430a4abb8ee1ea133c3e089684">  872</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_EMUOVR_ICEPICK_INHIBIT_SLEEP_CG \</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">                                0x00000020  // ICEPick &#39;Inhibit Sleep&#39; clock </span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;                                            <span class="comment">// gate override bit. &#39;Inhibit </span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;                                            <span class="comment">// Sleep&#39; is an ICEPick command. 1 </span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;                                            <span class="comment">// --&gt; In non-sleep power mode, </span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;                                            <span class="comment">// peripherals clocks are forced to </span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;                                            <span class="comment">// follow RCG* register settings. </span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;                                            <span class="comment">// It forces CM3 clocks on. 0 --&gt; </span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;                                            <span class="comment">// Does not affect the peripheral </span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;                                            <span class="comment">// clock settings. </span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;</div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a8a7a45f468a0f33517d79ab9500de977">  883</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_EMUOVR_ICEPICK_INHIBIT_SLEEP_CG_M \</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">                                0x00000020</span></div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#ab78744390c94e14b5bc61638941e81ac">  885</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_EMUOVR_ICEPICK_INHIBIT_SLEEP_CG_S 5</span></div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a5fc96f06a2e8ff2e70cad6434ab82af5">  886</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_EMUOVR_ICEMELTER_WKUP_CG \</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">                                0x00000010  // ICEMelter &#39;WAKEUPEMU&#39; clock </span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;                                            <span class="comment">// gate override bit. 1 --&gt; In </span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;                                            <span class="comment">// non-sleep power mode, </span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;                                            <span class="comment">// peripherals clocks are forced to </span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;                                            <span class="comment">// follow RCG* register settings. </span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;                                            <span class="comment">// It forces CM3 clocks on. 0 --&gt; </span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;                                            <span class="comment">// Does not affect the peripheral </span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;                                            <span class="comment">// clock settings </span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;</div><div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a5db9bcf9d3ab8e1d31aa42e77b2c0f94">  896</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_EMUOVR_ICEMELTER_WKUP_CG_M \</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">                                0x00000010</span></div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a1a2d06733046cc2307a95b3a09e18fa0">  898</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_EMUOVR_ICEMELTER_WKUP_CG_S 4</span></div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a9d9d847ce2132ca10d1e3abb31fb2334">  899</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_EMUOVR_ICEPICK_FORCE_CLOCK_PM \</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">                                0x00000008  // ICEPick &#39;Force Active&#39; power </span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;                                            <span class="comment">// mode override bit. &#39;Force </span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;                                            <span class="comment">// Active&#39; is an ICEPick command. 1 </span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;                                            <span class="comment">// --&gt; Prohibit the system to go </span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;                                            <span class="comment">// into any power down modes. Keeps </span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;                                            <span class="comment">// the emulator attached. 0 --&gt; </span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;                                            <span class="comment">// Does not override any power mode </span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;                                            <span class="comment">// settings from SYSREGS and does </span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;                                            <span class="comment">// not prohibit system to go into </span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;                                            <span class="comment">// any power down modes. </span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;</div><div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#ac0012e2d4a41f9458c56b6bf626b928a">  911</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_EMUOVR_ICEPICK_FORCE_CLOCK_PM_M \</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">                                0x00000008</span></div><div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#ad3ee316828d27731ef2358229e680e39">  913</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_EMUOVR_ICEPICK_FORCE_CLOCK_PM_S 3</span></div><div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a7bdfcf45e4125074637d700c52ec1d4f">  914</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_EMUOVR_ICEPICK_FORCE_POWER_PM \</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor">                                0x00000004  // ICEPick &#39;Force Power&#39; power </span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;                                            <span class="comment">// mode override bit. &#39;Force Power&#39; </span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;                                            <span class="comment">// is an ICEPick command. 1 --&gt; </span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;                                            <span class="comment">// Prohibit the system to go into </span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;                                            <span class="comment">// any power down modes. Keeps the </span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;                                            <span class="comment">// emulator attached. 0 --&gt; Does </span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;                                            <span class="comment">// not override any power mode </span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;                                            <span class="comment">// settings from SYSREGS and does </span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;                                            <span class="comment">// not prohibit system to go into </span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;                                            <span class="comment">// any power down modes. </span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;</div><div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a09a1b984a65adf2eadd2b0c0f1a8b237">  926</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_EMUOVR_ICEPICK_FORCE_POWER_PM_M \</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor">                                0x00000004</span></div><div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a0ff55da1db8ce2304daf647d3abb64f9">  928</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_EMUOVR_ICEPICK_FORCE_POWER_PM_S 2</span></div><div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a960439b69524589e3702b8c8aa6c3161">  929</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_EMUOVR_ICEPICK_INHIBIT_SLEEP_PM \</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor">                                0x00000002  // ICEPick &#39;Inhibit Sleep&#39; power </span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;                                            <span class="comment">// mode override bit. &#39;Inhibit </span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;                                            <span class="comment">// Sleep&#39; is an ICEPick command. 1 </span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;                                            <span class="comment">// --&gt; Prohibit the system to go </span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;                                            <span class="comment">// into any power down modes. Keeps </span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;                                            <span class="comment">// the emulator attached. 0 --&gt; </span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;                                            <span class="comment">// Does not override any power mode </span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;                                            <span class="comment">// settings from SYSREGS and does </span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;                                            <span class="comment">// not prohibit system to go into </span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;                                            <span class="comment">// any power down modes. </span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;</div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a560f71ef857477b8d565a6a6cb57e2ad">  941</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_EMUOVR_ICEPICK_INHIBIT_SLEEP_PM_M \</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">                                0x00000002</span></div><div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a0a495aca9bf9e0ae32da040a593a94b9">  943</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_EMUOVR_ICEPICK_INHIBIT_SLEEP_PM_S 1</span></div><div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a81d5a51b6f3835f2cdc49c3214986d52">  944</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_EMUOVR_ICEMELTER_WKUP_PM \</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor">                                0x00000001  // ICEMelter &#39;WAKEUPEMU&#39; power </span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;                                            <span class="comment">// mode override bit. 1 --&gt; </span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;                                            <span class="comment">// Prohibit the system to go into </span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;                                            <span class="comment">// any power down modes. Keeps the </span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;                                            <span class="comment">// emulator attached. 0 --&gt; Does </span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;                                            <span class="comment">// not override any power mode </span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;                                            <span class="comment">// settings from SYSREGS and does </span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;                                            <span class="comment">// not prohibit system to go into </span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;                                            <span class="comment">// any power down modes. </span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;</div><div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a3b3547dabb4b7eea4f456d59784d7e30">  955</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_EMUOVR_ICEMELTER_WKUP_PM_M \</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">                                0x00000001</span></div><div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="hw__sys__ctrl_8h.html#a00864198663a520a19dadebd9b42711c">  957</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_EMUOVR_ICEMELTER_WKUP_PM_S 0</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">#endif // __HW_SYS_CTRL_H__</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;</div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 23 2016 12:18:56 for OpenWSN Smartgrid TSCH testbed by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.12
</small></address>
</body>
</html>
