{
  "design": {
    "design_info": {
      "boundary_crc": "0x3E6661E9B17CF2FC",
      "device": "xc7z020clg400-1",
      "name": "ST_TEST",
      "synth_flow_mode": "None",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "processing_system7_0": "",
      "clk_wiz_0": "",
      "DATA0": "",
      "UTIL0": "",
      "ps7_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {}
      },
      "rst_ps7_0_100M": "",
      "DELAY0": "",
      "DELAY1": "",
      "DEBUG": "",
      "DUTIL": "",
      "xlconcat_0": "",
      "SDDR_ST_0": "",
      "clk_wiz_1": "",
      "clk_wiz_2": "",
      "xlconcat_1": "",
      "util_ds_buf_0": "",
      "selectio_wiz_0": "",
      "selectio_wiz_1": "",
      "selectio_wiz_2": "",
      "selectio_wiz_3": "",
      "util_vector_logic_0": "",
      "xlconstant_1": "",
      "xlconstant_2": "",
      "METAH_0": "",
      "METAH_1": "",
      "METAH_2": "",
      "METAH_3": "",
      "METAH_4": "",
      "SHUFFLYBOI_0": "",
      "xlconcat_2": "",
      "clock_splitter_0": "",
      "CLOCK_DELAY_0": "",
      "IDEL_CTRL_0": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "P0": {
        "direction": "I"
      },
      "P1": {
        "direction": "I"
      },
      "P2": {
        "direction": "I"
      },
      "P3": {
        "direction": "I"
      },
      "WAITING": {
        "direction": "O"
      },
      "ARMED": {
        "direction": "O"
      },
      "LOCKED": {
        "direction": "O",
        "left": "3",
        "right": "0",
        "parameters": {
          "PortWidth": {
            "value": "4",
            "value_src": "ip_prop"
          }
        }
      },
      "sys_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "ST_TEST_sys_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "ST_TEST_processing_system7_0_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "650.000000"
          },
          "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.096154"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_APU_CLK_RATIO_ENABLE": {
            "value": "6:2:1"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "650"
          },
          "PCW_CAN0_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN1_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_CAN_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_CLK0_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_CPU_CPU_6X4X_MAX_RANGE": {
            "value": "667"
          },
          "PCW_CPU_PERIPHERAL_CLKSRC": {
            "value": "ARM PLL"
          },
          "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_DCI_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.159"
          },
          "PCW_DDR_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DDR_RAM_BASEADDR": {
            "value": "0x00100000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_DM_WIDTH": {
            "value": "4"
          },
          "PCW_DQS_WIDTH": {
            "value": "4"
          },
          "PCW_DQ_WIDTH": {
            "value": "32"
          },
          "PCW_ENET0_BASEADDR": {
            "value": "0xE000B000"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "MIO 52 .. 53"
          },
          "PCW_ENET0_HIGHADDR": {
            "value": "0xE000BFFF"
          },
          "PCW_ENET0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_ENET0_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_RESET_IO": {
            "value": "MIO 9"
          },
          "PCW_ENET1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_ENET_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_EN_4K_TIMER": {
            "value": "0"
          },
          "PCW_EN_CAN0": {
            "value": "0"
          },
          "PCW_EN_CAN1": {
            "value": "0"
          },
          "PCW_EN_CLK0_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK3_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG0_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG3_PORT": {
            "value": "0"
          },
          "PCW_EN_DDR": {
            "value": "1"
          },
          "PCW_EN_EMIO_CAN0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CAN1": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET0": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET1": {
            "value": "0"
          },
          "PCW_EN_EMIO_GPIO": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C0": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C1": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_PJTAG": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SRAM_INT": {
            "value": "0"
          },
          "PCW_EN_EMIO_TRACE": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC1": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_WDT": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO1": {
            "value": "0"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_ENET1": {
            "value": "0"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_I2C0": {
            "value": "0"
          },
          "PCW_EN_I2C1": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_PJTAG": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET0": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET1": {
            "value": "0"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_RST0_PORT": {
            "value": "1"
          },
          "PCW_EN_RST1_PORT": {
            "value": "0"
          },
          "PCW_EN_RST2_PORT": {
            "value": "0"
          },
          "PCW_EN_RST3_PORT": {
            "value": "0"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_SDIO1": {
            "value": "0"
          },
          "PCW_EN_SMC": {
            "value": "0"
          },
          "PCW_EN_SPI0": {
            "value": "0"
          },
          "PCW_EN_SPI1": {
            "value": "0"
          },
          "PCW_EN_TRACE": {
            "value": "0"
          },
          "PCW_EN_TTC0": {
            "value": "0"
          },
          "PCW_EN_TTC1": {
            "value": "0"
          },
          "PCW_EN_UART0": {
            "value": "1"
          },
          "PCW_EN_UART1": {
            "value": "0"
          },
          "PCW_EN_USB0": {
            "value": "1"
          },
          "PCW_EN_USB1": {
            "value": "0"
          },
          "PCW_EN_WDT": {
            "value": "0"
          },
          "PCW_FCLK0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK2_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK3_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK_CLK0_BUF": {
            "value": "TRUE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_BASEADDR": {
            "value": "0xE000A000"
          },
          "PCW_GPIO_EMIO_GPIO_ENABLE": {
            "value": "0"
          },
          "PCW_GPIO_HIGHADDR": {
            "value": "0xE000AFFF"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_GPIO_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_I2C_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_IMPORT_BOARD_PRESET": {
            "value": "None"
          },
          "PCW_INCLUDE_ACP_TRANS_CHECK": {
            "value": "0"
          },
          "PCW_IRQ_F2P_MODE": {
            "value": "DIRECT"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_PRIMITIVE": {
            "value": "54"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#ENET Reset#GPIO#GPIO#GPIO#GPIO#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#SD 0#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#reset#gpio[10]#gpio[11]#gpio[12]#gpio[13]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#gpio[48]#gpio[49]#gpio[50]#gpio[51]#mdc#mdio"
          },
          "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_FREQMHZ": {
            "value": "10"
          },
          "PCW_M_AXI_GP0_ID_WIDTH": {
            "value": "12"
          },
          "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_THREAD_ID_WIDTH": {
            "value": "12"
          },
          "PCW_NAND_CYCLES_T_AR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_CLR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_REA": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_WC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_OVERRIDE_BASIC_CLOCK": {
            "value": "0"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY0": {
            "value": "0.223"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY1": {
            "value": "0.212"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY2": {
            "value": "0.085"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY3": {
            "value": "0.092"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.040"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.058"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "-0.009"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.033"
          },
          "PCW_PACKAGE_NAME": {
            "value": "clg400"
          },
          "PCW_PCAP_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_PERIPHERAL_BOARD_PRESET": {
            "value": "part0"
          },
          "PCW_PLL_BYPASSMODE_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_PS7_SI_REV": {
            "value": "PRODUCTION"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_FBCLK_IO": {
            "value": "MIO 8"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_SINGLE_SS_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_INTERNAL_HIGHADDRESS": {
            "value": "0xFCFFFFFF"
          },
          "PCW_QSPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_CD_IO": {
            "value": "MIO 47"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SD1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SDIO0_BASEADDR": {
            "value": "0xE0100000"
          },
          "PCW_SDIO0_HIGHADDR": {
            "value": "0xE0100FFF"
          },
          "PCW_SDIO_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SINGLE_QSPI_DATA_MODE": {
            "value": "x4"
          },
          "PCW_SMC_CYCLE_T0": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T1": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T2": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T3": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T4": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T5": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T6": {
            "value": "NA"
          },
          "PCW_SMC_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SMC_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_SPI0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SPI_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_S_AXI_HP0_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP1_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP2_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP3_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_TPIU_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_UART0_BASEADDR": {
            "value": "0xE0000000"
          },
          "PCW_UART0_BAUD_RATE": {
            "value": "115200"
          },
          "PCW_UART0_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_HIGHADDR": {
            "value": "0xE0000FFF"
          },
          "PCW_UART0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART0_UART0_IO": {
            "value": "MIO 14 .. 15"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "525.000000"
          },
          "PCW_UIPARAM_DDR_ADV_ENABLE": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_AL": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.223"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.212"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.085"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.092"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "16 Bit"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
            "value": "25.8"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
            "value": "25.8"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
            "value": "15.6"
          },
          "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
            "value": "105.056"
          },
          "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
            "value": "18.8"
          },
          "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
            "value": "66.904"
          },
          "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
            "value": "89.1715"
          },
          "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
            "value": "113.63"
          },
          "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.040"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.058"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "-0.009"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.033"
          },
          "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
            "value": "16.5"
          },
          "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
            "value": "98.503"
          },
          "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
            "value": "18"
          },
          "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
            "value": "68.5855"
          },
          "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
            "value": "90.295"
          },
          "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
            "value": "103.977"
          },
          "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_ECC": {
            "value": "Disabled"
          },
          "PCW_UIPARAM_DDR_ENABLE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "525"
          },
          "PCW_UIPARAM_DDR_HIGH_TEMP": {
            "value": "Normal (0-85)"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41J256M16 RE-125"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "0"
          },
          "PCW_UIPARAM_GENERATE_SUMMARY": {
            "value": "NA"
          },
          "PCW_USB0_BASEADDR": {
            "value": "0xE0102000"
          },
          "PCW_USB0_HIGHADDR": {
            "value": "0xE0102fff"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_IO": {
            "value": "MIO 46"
          },
          "PCW_USB0_USB0_IO": {
            "value": "MIO 28 .. 39"
          },
          "PCW_USB1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_USB_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_USE_AXI_FABRIC_IDLE": {
            "value": "0"
          },
          "PCW_USE_AXI_NONSECURE": {
            "value": "0"
          },
          "PCW_USE_CORESIGHT": {
            "value": "0"
          },
          "PCW_USE_CROSS_TRIGGER": {
            "value": "0"
          },
          "PCW_USE_CR_FABRIC": {
            "value": "1"
          },
          "PCW_USE_DDR_BYPASS": {
            "value": "0"
          },
          "PCW_USE_DEBUG": {
            "value": "0"
          },
          "PCW_USE_DMA0": {
            "value": "0"
          },
          "PCW_USE_DMA1": {
            "value": "0"
          },
          "PCW_USE_DMA2": {
            "value": "0"
          },
          "PCW_USE_DMA3": {
            "value": "0"
          },
          "PCW_USE_EXPANDED_IOP": {
            "value": "0"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "0"
          },
          "PCW_USE_HIGH_OCM": {
            "value": "0"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "1"
          },
          "PCW_USE_M_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_PROC_EVENT_BUS": {
            "value": "0"
          },
          "PCW_USE_PS_SLCR_REGISTERS": {
            "value": "0"
          },
          "PCW_USE_S_AXI_ACP": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP0": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP2": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP3": {
            "value": "0"
          },
          "PCW_USE_TRACE": {
            "value": "0"
          },
          "PCW_VALUE_SILVERSION": {
            "value": "3"
          },
          "PCW_WDT_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_WDT_PERIPHERAL_DIVISOR0": {
            "value": "1"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "ST_TEST_clk_wiz_0_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "80.0"
          },
          "CLKIN1_UI_JITTER": {
            "value": "0.01"
          },
          "CLKIN2_JITTER_PS": {
            "value": "100.0"
          },
          "CLKIN2_UI_JITTER": {
            "value": "0.010"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "109.241"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "200"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT2_JITTER": {
            "value": "143.688"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "50"
          },
          "CLKOUT2_REQUESTED_PHASE": {
            "value": "0.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT3_JITTER": {
            "value": "109.241"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "200"
          },
          "CLKOUT3_REQUESTED_PHASE": {
            "value": "45"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT4_JITTER": {
            "value": "143.688"
          },
          "CLKOUT4_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLKOUT4_REQUESTED_OUT_FREQ": {
            "value": "50"
          },
          "CLKOUT4_REQUESTED_PHASE": {
            "value": "11.25"
          },
          "CLKOUT4_USED": {
            "value": "true"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT5_JITTER": {
            "value": "143.688"
          },
          "CLKOUT5_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLKOUT5_REQUESTED_OUT_FREQ": {
            "value": "50"
          },
          "CLKOUT5_REQUESTED_PHASE": {
            "value": "180"
          },
          "CLKOUT5_USED": {
            "value": "true"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT6_JITTER": {
            "value": "144.719"
          },
          "CLKOUT6_PHASE_ERROR": {
            "value": "114.212"
          },
          "CLKOUT6_USED": {
            "value": "false"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT7_JITTER": {
            "value": "144.719"
          },
          "CLKOUT7_PHASE_ERROR": {
            "value": "114.212"
          },
          "CLKOUT7_USED": {
            "value": "false"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "JITTER_OPTIONS": {
            "value": "UI"
          },
          "JITTER_SEL": {
            "value": "Min_O_Jitter"
          },
          "MMCM_BANDWIDTH": {
            "value": "HIGH"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "8.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "8.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "5.000"
          },
          "MMCM_CLKOUT0_DUTY_CYCLE": {
            "value": "0.500"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "20"
          },
          "MMCM_CLKOUT1_DUTY_CYCLE": {
            "value": "0.500"
          },
          "MMCM_CLKOUT1_PHASE": {
            "value": "0.000"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "5"
          },
          "MMCM_CLKOUT2_PHASE": {
            "value": "45.000"
          },
          "MMCM_CLKOUT3_DIVIDE": {
            "value": "20"
          },
          "MMCM_CLKOUT3_PHASE": {
            "value": "11.250"
          },
          "MMCM_CLKOUT4_DIVIDE": {
            "value": "20"
          },
          "MMCM_CLKOUT4_PHASE": {
            "value": "180.000"
          },
          "MMCM_CLKOUT5_DIVIDE": {
            "value": "1"
          },
          "MMCM_CLKOUT6_DIVIDE": {
            "value": "1"
          },
          "MMCM_COMPENSATION": {
            "value": "ZHOLD"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "MMCM_REF_JITTER2": {
            "value": "0.010"
          },
          "NUM_OUT_CLKS": {
            "value": "5"
          },
          "PRIMITIVE": {
            "value": "MMCM"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "SECONDARY_IN_FREQ": {
            "value": "100.000"
          },
          "SECONDARY_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "USE_INCLK_SWITCHOVER": {
            "value": "false"
          },
          "USE_LOCKED": {
            "value": "true"
          },
          "USE_MIN_POWER": {
            "value": "false"
          },
          "USE_SPREAD_SPECTRUM": {
            "value": "false"
          }
        }
      },
      "DATA0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "ST_TEST_axi_gpio_0_0",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "16"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "UTIL0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "ST_TEST_axi_gpio_0_1",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "0"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "ps7_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "ST_TEST_ps7_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "6"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "ST_TEST_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "6"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "ST_TEST_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "m05_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m00_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "ps7_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "m03_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "ps7_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m05_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK"
            ]
          },
          "ps7_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m05_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN"
            ]
          }
        }
      },
      "rst_ps7_0_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "ST_TEST_rst_ps7_0_100M_0"
      },
      "DELAY0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "ST_TEST_axi_gpio_0_2",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_ALL_OUTPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "5"
          },
          "C_GPIO_WIDTH": {
            "value": "5"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "DELAY1": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "ST_TEST_DELAY0_0",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_ALL_OUTPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "5"
          },
          "C_GPIO_WIDTH": {
            "value": "5"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "DEBUG": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "ST_TEST_axi_gpio_0_3",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "DUTIL": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "ST_TEST_axi_gpio_0_4",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_ALL_OUTPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "ST_TEST_xlconcat_0_1"
      },
      "SDDR_ST_0": {
        "vlnv": "cri.nz:user:SDDR_ST:1.0",
        "xci_name": "ST_TEST_SDDR_ST_0_0",
        "parameters": {
          "SIG_WIDTH": {
            "value": "32"
          }
        }
      },
      "clk_wiz_1": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "ST_TEST_clk_wiz_1_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "122.522"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "132.063"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "300"
          },
          "CLKOUT2_JITTER": {
            "value": "132.221"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "132.063"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "200"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "6.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "2.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "3"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_LOCKED": {
            "value": "true"
          }
        }
      },
      "clk_wiz_2": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "ST_TEST_clk_wiz_2_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "142.107"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "164.985"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "200"
          },
          "CLKOUT1_REQUESTED_PHASE": {
            "value": "90"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT2_JITTER": {
            "value": "192.113"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "164.985"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "50"
          },
          "CLKOUT2_REQUESTED_PHASE": {
            "value": "22.5"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "142.107"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "164.985"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "200"
          },
          "CLKOUT3_REQUESTED_PHASE": {
            "value": "135"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT4_JITTER": {
            "value": "192.113"
          },
          "CLKOUT4_PHASE_ERROR": {
            "value": "164.985"
          },
          "CLKOUT4_REQUESTED_OUT_FREQ": {
            "value": "50"
          },
          "CLKOUT4_REQUESTED_PHASE": {
            "value": "33.75"
          },
          "CLKOUT4_USED": {
            "value": "true"
          },
          "JITTER_SEL": {
            "value": "Min_O_Jitter"
          },
          "MMCM_BANDWIDTH": {
            "value": "HIGH"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "20.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "5.000"
          },
          "MMCM_CLKOUT0_PHASE": {
            "value": "90.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "20"
          },
          "MMCM_CLKOUT1_PHASE": {
            "value": "22.500"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "5"
          },
          "MMCM_CLKOUT2_PHASE": {
            "value": "135.000"
          },
          "MMCM_CLKOUT3_DIVIDE": {
            "value": "20"
          },
          "MMCM_CLKOUT3_PHASE": {
            "value": "33.750"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "4"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_LOCKED": {
            "value": "true"
          }
        }
      },
      "xlconcat_1": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "ST_TEST_xlconcat_1_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "4"
          }
        }
      },
      "util_ds_buf_0": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
        "xci_name": "ST_TEST_util_ds_buf_0_0",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "BUFG"
          }
        }
      },
      "selectio_wiz_0": {
        "vlnv": "xilinx.com:ip:selectio_wiz:5.1",
        "xci_name": "ST_TEST_selectio_wiz_0_1",
        "parameters": {
          "BUS_IO_STD": {
            "value": "LVCMOS33"
          },
          "CLK_DELAY": {
            "value": "NONE"
          },
          "CLK_FWD_IO_STD": {
            "value": "LVCMOS33"
          },
          "CLK_TAP": {
            "value": "4"
          },
          "IDELAY_HIGH_PERF_MODE": {
            "value": "true"
          },
          "INCLUDE_IDELAYCTRL_BUFG": {
            "value": "false"
          },
          "SELIO_ACTIVE_EDGE": {
            "value": "DDR"
          },
          "SELIO_BUS_IN_DELAY": {
            "value": "VAR_LOADABLE"
          },
          "SELIO_CLK_BUF": {
            "value": "MMCM"
          },
          "SELIO_CLK_IO_STD": {
            "value": "LVCMOS33"
          },
          "SELIO_INTERFACE_TYPE": {
            "value": "NETWORKING"
          },
          "SERIALIZATION_FACTOR": {
            "value": "8"
          },
          "SYSTEM_DATA_WIDTH": {
            "value": "1"
          },
          "USE_SERIALIZATION": {
            "value": "true"
          }
        }
      },
      "selectio_wiz_1": {
        "vlnv": "xilinx.com:ip:selectio_wiz:5.1",
        "xci_name": "ST_TEST_selectio_wiz_0_2",
        "parameters": {
          "BUS_IO_STD": {
            "value": "LVCMOS33"
          },
          "CLK_DELAY": {
            "value": "NONE"
          },
          "CLK_FWD_IO_STD": {
            "value": "LVCMOS33"
          },
          "IDELAY_HIGH_PERF_MODE": {
            "value": "true"
          },
          "INCLUDE_IDELAYCTRL": {
            "value": "false"
          },
          "INCLUDE_IDELAYCTRL_BUFG": {
            "value": "false"
          },
          "SELIO_ACTIVE_EDGE": {
            "value": "DDR"
          },
          "SELIO_BUS_IN_DELAY": {
            "value": "VAR_LOADABLE"
          },
          "SELIO_CLK_BUF": {
            "value": "MMCM"
          },
          "SELIO_CLK_IO_STD": {
            "value": "LVCMOS33"
          },
          "SELIO_INTERFACE_TYPE": {
            "value": "NETWORKING"
          },
          "SERIALIZATION_FACTOR": {
            "value": "8"
          },
          "SYSTEM_DATA_WIDTH": {
            "value": "1"
          },
          "USE_SERIALIZATION": {
            "value": "true"
          }
        }
      },
      "selectio_wiz_2": {
        "vlnv": "xilinx.com:ip:selectio_wiz:5.1",
        "xci_name": "ST_TEST_selectio_wiz_1_0",
        "parameters": {
          "BUS_IO_STD": {
            "value": "LVCMOS33"
          },
          "CLK_DELAY": {
            "value": "NONE"
          },
          "CLK_FWD_IO_STD": {
            "value": "LVCMOS33"
          },
          "IDELAY_HIGH_PERF_MODE": {
            "value": "true"
          },
          "INCLUDE_IDELAYCTRL": {
            "value": "false"
          },
          "INCLUDE_IDELAYCTRL_BUFG": {
            "value": "false"
          },
          "SELIO_ACTIVE_EDGE": {
            "value": "DDR"
          },
          "SELIO_BUS_IN_DELAY": {
            "value": "VAR_LOADABLE"
          },
          "SELIO_CLK_BUF": {
            "value": "MMCM"
          },
          "SELIO_CLK_IO_STD": {
            "value": "LVCMOS33"
          },
          "SELIO_INTERFACE_TYPE": {
            "value": "NETWORKING"
          },
          "SERIALIZATION_FACTOR": {
            "value": "8"
          },
          "SYSTEM_DATA_WIDTH": {
            "value": "1"
          },
          "USE_SERIALIZATION": {
            "value": "true"
          }
        }
      },
      "selectio_wiz_3": {
        "vlnv": "xilinx.com:ip:selectio_wiz:5.1",
        "xci_name": "ST_TEST_selectio_wiz_2_0",
        "parameters": {
          "BUS_IO_STD": {
            "value": "LVCMOS33"
          },
          "CLK_DELAY": {
            "value": "NONE"
          },
          "CLK_FWD_IO_STD": {
            "value": "LVCMOS33"
          },
          "IDELAY_HIGH_PERF_MODE": {
            "value": "true"
          },
          "INCLUDE_IDELAYCTRL": {
            "value": "false"
          },
          "INCLUDE_IDELAYCTRL_BUFG": {
            "value": "false"
          },
          "SELIO_ACTIVE_EDGE": {
            "value": "DDR"
          },
          "SELIO_BUS_IN_DELAY": {
            "value": "VAR_LOADABLE"
          },
          "SELIO_CLK_BUF": {
            "value": "MMCM"
          },
          "SELIO_CLK_IO_STD": {
            "value": "LVCMOS33"
          },
          "SELIO_INTERFACE_TYPE": {
            "value": "NETWORKING"
          },
          "SERIALIZATION_FACTOR": {
            "value": "8"
          },
          "SYSTEM_DATA_WIDTH": {
            "value": "1"
          },
          "USE_SERIALIZATION": {
            "value": "true"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "ST_TEST_util_vector_logic_0_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "ST_TEST_xlconstant_1_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "xlconstant_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "ST_TEST_xlconstant_1_1",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "METAH_0": {
        "vlnv": "xilinx.com:module_ref:METAH:1.0",
        "xci_name": "ST_TEST_METAH_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "METAH",
          "boundary_crc": "0x0"
        },
        "ports": {
          "SYNC_CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "INP": {
            "direction": "I"
          },
          "OUTP": {
            "direction": "O"
          }
        }
      },
      "METAH_1": {
        "vlnv": "xilinx.com:module_ref:METAH:1.0",
        "xci_name": "ST_TEST_METAH_0_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "METAH",
          "boundary_crc": "0x0"
        },
        "ports": {
          "SYNC_CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "45.0",
                "value_src": "ip_prop"
              }
            }
          },
          "INP": {
            "direction": "I"
          },
          "OUTP": {
            "direction": "O"
          }
        }
      },
      "METAH_2": {
        "vlnv": "xilinx.com:module_ref:METAH:1.0",
        "xci_name": "ST_TEST_METAH_1_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "METAH",
          "boundary_crc": "0x0"
        },
        "ports": {
          "SYNC_CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_2_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "90.0",
                "value_src": "ip_prop"
              }
            }
          },
          "INP": {
            "direction": "I"
          },
          "OUTP": {
            "direction": "O"
          }
        }
      },
      "METAH_3": {
        "vlnv": "xilinx.com:module_ref:METAH:1.0",
        "xci_name": "ST_TEST_METAH_2_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "METAH",
          "boundary_crc": "0x0"
        },
        "ports": {
          "SYNC_CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_2_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "135.0",
                "value_src": "ip_prop"
              }
            }
          },
          "INP": {
            "direction": "I"
          },
          "OUTP": {
            "direction": "O"
          }
        }
      },
      "METAH_4": {
        "vlnv": "xilinx.com:module_ref:METAH:1.0",
        "xci_name": "ST_TEST_METAH_0_2",
        "parameters": {
          "output_polarity": {
            "value": "true"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "METAH",
          "boundary_crc": "0x0"
        },
        "ports": {
          "SYNC_CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "180.0",
                "value_src": "ip_prop"
              }
            }
          },
          "INP": {
            "direction": "I"
          },
          "OUTP": {
            "direction": "O"
          }
        }
      },
      "SHUFFLYBOI_0": {
        "vlnv": "xilinx.com:module_ref:SHUFFLYBOI:1.0",
        "xci_name": "ST_TEST_SHUFFLYBOI_0_0",
        "parameters": {
          "factor": {
            "value": "4"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "SHUFFLYBOI",
          "boundary_crc": "0x0"
        },
        "ports": {
          "IS0": {
            "direction": "I",
            "left": "7",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              }
            }
          },
          "IS1": {
            "direction": "I",
            "left": "7",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              }
            }
          },
          "IS2": {
            "direction": "I",
            "left": "7",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              }
            }
          },
          "IS3": {
            "direction": "I",
            "left": "7",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              }
            }
          },
          "DATA_OUT": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "xlconcat_2": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "ST_TEST_xlconcat_2_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "8"
          }
        }
      },
      "clock_splitter_0": {
        "vlnv": "xilinx.com:module_ref:clock_splitter:1.0",
        "xci_name": "ST_TEST_clock_splitter_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "clock_splitter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clocks_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "CLK0": {
            "direction": "O"
          },
          "CLK1": {
            "direction": "O",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "CLK2": {
            "direction": "O"
          },
          "CLK3": {
            "direction": "O",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "45.0",
                "value_src": "ip_prop"
              }
            }
          },
          "CLK4": {
            "direction": "O"
          },
          "CLK5": {
            "direction": "O",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_2_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "90.0",
                "value_src": "ip_prop"
              }
            }
          },
          "CLK6": {
            "direction": "O"
          },
          "CLK7": {
            "direction": "O",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_2_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "135.0",
                "value_src": "ip_prop"
              }
            }
          }
        }
      },
      "CLOCK_DELAY_0": {
        "vlnv": "xilinx.com:module_ref:CLOCK_DELAY:1.0",
        "xci_name": "ST_TEST_CLOCK_DELAY_0_0",
        "parameters": {
          "delay0": {
            "value": "24"
          },
          "delay1": {
            "value": "24"
          },
          "delay2": {
            "value": "23"
          },
          "delay3": {
            "value": "24"
          },
          "delay4": {
            "value": "1"
          },
          "delay5": {
            "value": "1"
          },
          "delay7": {
            "value": "2"
          },
          "delay_group": {
            "value": "CLK_DELAY"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "CLOCK_DELAY",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clks_in": {
            "direction": "I",
            "left": "7",
            "right": "0",
            "parameters": {
              "FREQ_HZ": {
                "value": "50000000:200000000:50000000:200000000:50000000:200000000:50000000:200000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "33.75:135.0:22.5:90.0:11.25:45.0:0.0:0.0",
                "value_src": "ip_prop"
              },
              "PortType": {
                "value": "clk",
                "value_src": "ip_prop"
              },
              "PortWidth": {
                "value": "8",
                "value_src": "ip_prop"
              }
            }
          },
          "clks_out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "IDEL_CTRL_0": {
        "vlnv": "xilinx.com:module_ref:IDEL_CTRL:1.0",
        "xci_name": "ST_TEST_IDEL_CTRL_0_0",
        "parameters": {
          "idelay_group": {
            "value": "CLK_DELAY"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "IDEL_CTRL",
          "boundary_crc": "0x0"
        },
        "ports": {
          "REF_CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "RSTN",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_1_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "200000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "RSTN": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "RDY": {
            "direction": "O"
          }
        }
      }
    },
    "interface_nets": {
      "ps7_0_axi_periph_M03_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M03_AXI",
          "DELAY1/S_AXI"
        ]
      },
      "ps7_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M00_AXI",
          "DATA0/S_AXI"
        ]
      },
      "ps7_0_axi_periph_M05_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M05_AXI",
          "DUTIL/S_AXI"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "processing_system7_0/M_AXI_GP0",
          "ps7_0_axi_periph/S00_AXI"
        ]
      },
      "ps7_0_axi_periph_M04_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M04_AXI",
          "DEBUG/S_AXI"
        ]
      },
      "ps7_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M02_AXI",
          "DELAY0/S_AXI"
        ]
      },
      "ps7_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M01_AXI",
          "UTIL0/S_AXI"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "rst_ps7_0_100M/ext_reset_in",
          "clk_wiz_2/resetn",
          "clk_wiz_1/resetn",
          "clk_wiz_0/resetn",
          "selectio_wiz_3/in_delay_reset",
          "util_vector_logic_0/Op1",
          "selectio_wiz_2/in_delay_reset",
          "selectio_wiz_1/in_delay_reset",
          "selectio_wiz_0/in_delay_reset",
          "IDEL_CTRL_0/RSTN"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "ps7_0_axi_periph/S00_ACLK",
          "rst_ps7_0_100M/slowest_sync_clk",
          "DATA0/s_axi_aclk",
          "ps7_0_axi_periph/M00_ACLK",
          "ps7_0_axi_periph/ACLK",
          "UTIL0/s_axi_aclk",
          "ps7_0_axi_periph/M01_ACLK",
          "DELAY0/s_axi_aclk",
          "ps7_0_axi_periph/M02_ACLK",
          "DELAY1/s_axi_aclk",
          "ps7_0_axi_periph/M03_ACLK",
          "DEBUG/s_axi_aclk",
          "ps7_0_axi_periph/M04_ACLK",
          "DUTIL/s_axi_aclk",
          "ps7_0_axi_periph/M05_ACLK",
          "clk_wiz_1/clk_in1"
        ]
      },
      "rst_ps7_0_100M_peripheral_aresetn": {
        "ports": [
          "rst_ps7_0_100M/peripheral_aresetn",
          "ps7_0_axi_periph/S00_ARESETN",
          "DATA0/s_axi_aresetn",
          "ps7_0_axi_periph/M00_ARESETN",
          "ps7_0_axi_periph/ARESETN",
          "UTIL0/s_axi_aresetn",
          "ps7_0_axi_periph/M01_ARESETN",
          "DELAY0/s_axi_aresetn",
          "ps7_0_axi_periph/M02_ARESETN",
          "DELAY1/s_axi_aresetn",
          "ps7_0_axi_periph/M03_ARESETN",
          "DEBUG/s_axi_aresetn",
          "ps7_0_axi_periph/M04_ARESETN",
          "DUTIL/s_axi_aresetn",
          "ps7_0_axi_periph/M05_ARESETN"
        ]
      },
      "clk_wiz_1_clk_out1": {
        "ports": [
          "clock_splitter_0/CLK1",
          "selectio_wiz_0/clk_div_in",
          "METAH_0/SYNC_CLK"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "selectio_wiz_0/in_delay_data_inc",
          "selectio_wiz_0/in_delay_data_ce",
          "selectio_wiz_1/in_delay_data_ce",
          "selectio_wiz_1/in_delay_data_inc",
          "selectio_wiz_2/in_delay_data_inc",
          "selectio_wiz_2/in_delay_data_ce",
          "selectio_wiz_3/in_delay_data_inc",
          "selectio_wiz_3/in_delay_data_ce"
        ]
      },
      "DELAY0_gpio_io_o": {
        "ports": [
          "DELAY0/gpio_io_o",
          "selectio_wiz_0/in_delay_tap_in"
        ]
      },
      "SDDR_ST_0_CTIME": {
        "ports": [
          "SDDR_ST_0/CTIME",
          "DATA0/gpio_io_i"
        ]
      },
      "UTIL0_gpio_io_o": {
        "ports": [
          "UTIL0/gpio_io_o",
          "SDDR_ST_0/RESETN"
        ]
      },
      "SDDR_ST_0_DRDY": {
        "ports": [
          "SDDR_ST_0/DRDY",
          "UTIL0/gpio2_io_i"
        ]
      },
      "SDDR_ST_0_waiting": {
        "ports": [
          "SDDR_ST_0/waiting",
          "WAITING"
        ]
      },
      "SDDR_ST_0_armed": {
        "ports": [
          "SDDR_ST_0/armed",
          "ARMED"
        ]
      },
      "SDDR_ST_0_DEBUG0": {
        "ports": [
          "SDDR_ST_0/DEBUG0",
          "DEBUG/gpio_io_i"
        ]
      },
      "SDDR_ST_0_DEBUG1": {
        "ports": [
          "SDDR_ST_0/DEBUG1",
          "DEBUG/gpio2_io_i"
        ]
      },
      "SDDR_ST_0_D0": {
        "ports": [
          "SDDR_ST_0/D0",
          "xlconcat_0/In0"
        ]
      },
      "SDDR_ST_0_D1": {
        "ports": [
          "SDDR_ST_0/D1",
          "xlconcat_0/In1"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "DATA0/gpio2_io_i"
        ]
      },
      "clk_wiz_0_clk_out4": {
        "ports": [
          "clock_splitter_0/CLK3",
          "selectio_wiz_1/clk_div_in",
          "METAH_1/SYNC_CLK"
        ]
      },
      "DELAY0_gpio2_io_o": {
        "ports": [
          "DELAY0/gpio2_io_o",
          "selectio_wiz_1/in_delay_tap_in"
        ]
      },
      "clk_wiz_0_clk_out5": {
        "ports": [
          "clk_wiz_0/clk_out5",
          "SDDR_ST_0/MCLK",
          "METAH_4/SYNC_CLK"
        ]
      },
      "clk_wiz_1_clk_out2": {
        "ports": [
          "clk_wiz_1/clk_out1",
          "selectio_wiz_0/ref_clock"
        ]
      },
      "DELAY1_gpio_io_o": {
        "ports": [
          "DELAY1/gpio_io_o",
          "selectio_wiz_2/in_delay_tap_in"
        ]
      },
      "clk_wiz_2_clk_out2": {
        "ports": [
          "clock_splitter_0/CLK5",
          "selectio_wiz_2/clk_div_in",
          "METAH_2/SYNC_CLK"
        ]
      },
      "clk_wiz_2_clk_out4": {
        "ports": [
          "clock_splitter_0/CLK7",
          "selectio_wiz_3/clk_div_in",
          "METAH_3/SYNC_CLK"
        ]
      },
      "DELAY1_gpio2_io_o": {
        "ports": [
          "DELAY1/gpio2_io_o",
          "selectio_wiz_3/in_delay_tap_in"
        ]
      },
      "xlconcat_1_dout": {
        "ports": [
          "xlconcat_1/dout",
          "LOCKED"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "xlconcat_1/In0"
        ]
      },
      "clk_wiz_1_locked": {
        "ports": [
          "clk_wiz_1/locked",
          "xlconcat_1/In1"
        ]
      },
      "clk_wiz_2_locked": {
        "ports": [
          "clk_wiz_2/locked",
          "xlconcat_1/In2"
        ]
      },
      "util_ds_buf_0_BUFG_O": {
        "ports": [
          "util_ds_buf_0/BUFG_O",
          "clk_wiz_0/clk_in1"
        ]
      },
      "sys_clk_1": {
        "ports": [
          "sys_clk",
          "util_ds_buf_0/BUFG_I"
        ]
      },
      "P0_1": {
        "ports": [
          "P0",
          "selectio_wiz_0/data_in_from_pins"
        ]
      },
      "P1_1": {
        "ports": [
          "P1",
          "selectio_wiz_1/data_in_from_pins"
        ]
      },
      "P2_1": {
        "ports": [
          "P2",
          "selectio_wiz_2/data_in_from_pins"
        ]
      },
      "P3_1": {
        "ports": [
          "P3",
          "selectio_wiz_3/data_in_from_pins"
        ]
      },
      "selectio_wiz_0_data_in_to_device": {
        "ports": [
          "selectio_wiz_0/data_in_to_device",
          "SHUFFLYBOI_0/IS0"
        ]
      },
      "selectio_wiz_1_data_in_to_device": {
        "ports": [
          "selectio_wiz_1/data_in_to_device",
          "SHUFFLYBOI_0/IS1"
        ]
      },
      "selectio_wiz_2_data_in_to_device": {
        "ports": [
          "selectio_wiz_2/data_in_to_device",
          "SHUFFLYBOI_0/IS2"
        ]
      },
      "selectio_wiz_3_data_in_to_device": {
        "ports": [
          "selectio_wiz_3/data_in_to_device",
          "SHUFFLYBOI_0/IS3"
        ]
      },
      "DUTIL_gpio_io_o": {
        "ports": [
          "METAH_4/OUTP",
          "METAH_0/INP",
          "METAH_1/INP",
          "METAH_2/INP",
          "METAH_3/INP"
        ]
      },
      "xlconstant_2_dout": {
        "ports": [
          "xlconstant_2/dout",
          "selectio_wiz_0/bitslip",
          "selectio_wiz_3/bitslip",
          "selectio_wiz_1/bitslip",
          "selectio_wiz_2/bitslip"
        ]
      },
      "METAH_0_OUTP": {
        "ports": [
          "METAH_0/OUTP",
          "selectio_wiz_0/io_reset"
        ]
      },
      "METAH_1_OUTP": {
        "ports": [
          "METAH_1/OUTP",
          "selectio_wiz_1/io_reset"
        ]
      },
      "METAH_2_OUTP": {
        "ports": [
          "METAH_2/OUTP",
          "selectio_wiz_2/io_reset"
        ]
      },
      "METAH_3_OUTP": {
        "ports": [
          "METAH_3/OUTP",
          "selectio_wiz_3/io_reset"
        ]
      },
      "DUTIL_gpio_io_o1": {
        "ports": [
          "DUTIL/gpio_io_o",
          "METAH_4/INP"
        ]
      },
      "SHUFFLYBOI_0_DATA_OUT": {
        "ports": [
          "SHUFFLYBOI_0/DATA_OUT",
          "SDDR_ST_0/T1"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "xlconcat_2/In0"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "xlconcat_2/In1",
          "clk_wiz_2/clk_in1"
        ]
      },
      "clk_wiz_0_clk_out3": {
        "ports": [
          "clk_wiz_0/clk_out3",
          "xlconcat_2/In2"
        ]
      },
      "clk_wiz_0_clk_out6": {
        "ports": [
          "clk_wiz_0/clk_out4",
          "xlconcat_2/In3"
        ]
      },
      "clk_wiz_2_clk_out1": {
        "ports": [
          "clk_wiz_2/clk_out1",
          "xlconcat_2/In4"
        ]
      },
      "clk_wiz_2_clk_out3": {
        "ports": [
          "clk_wiz_2/clk_out2",
          "xlconcat_2/In5"
        ]
      },
      "clk_wiz_2_clk_out5": {
        "ports": [
          "clk_wiz_2/clk_out3",
          "xlconcat_2/In6"
        ]
      },
      "clk_wiz_2_clk_out6": {
        "ports": [
          "clk_wiz_2/clk_out4",
          "xlconcat_2/In7"
        ]
      },
      "xlconcat_2_dout": {
        "ports": [
          "xlconcat_2/dout",
          "CLOCK_DELAY_0/clks_in"
        ]
      },
      "CLOCK_DELAY_0_clks_out": {
        "ports": [
          "CLOCK_DELAY_0/clks_out",
          "clock_splitter_0/clocks_in"
        ]
      },
      "clock_splitter_0_CLK0": {
        "ports": [
          "clock_splitter_0/CLK0",
          "selectio_wiz_0/clk_in"
        ]
      },
      "clock_splitter_0_CLK2": {
        "ports": [
          "clock_splitter_0/CLK2",
          "selectio_wiz_1/clk_in"
        ]
      },
      "clock_splitter_0_CLK4": {
        "ports": [
          "clock_splitter_0/CLK4",
          "selectio_wiz_2/clk_in"
        ]
      },
      "clock_splitter_0_CLK6": {
        "ports": [
          "clock_splitter_0/CLK6",
          "selectio_wiz_3/clk_in"
        ]
      },
      "clk_wiz_1_clk_out3": {
        "ports": [
          "clk_wiz_1/clk_out2",
          "IDEL_CTRL_0/REF_CLK"
        ]
      }
    },
    "addressing": {
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_DATA0_Reg": {
                "address_block": "/DATA0/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_DEBUG_Reg": {
                "address_block": "/DEBUG/S_AXI/Reg",
                "offset": "0x41240000",
                "range": "64K"
              },
              "SEG_DELAY0_Reg": {
                "address_block": "/DELAY0/S_AXI/Reg",
                "offset": "0x41220000",
                "range": "64K"
              },
              "SEG_DELAY1_Reg": {
                "address_block": "/DELAY1/S_AXI/Reg",
                "offset": "0x41230000",
                "range": "64K"
              },
              "SEG_UTIL0_Reg": {
                "address_block": "/UTIL0/S_AXI/Reg",
                "offset": "0x41210000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/DUTIL/S_AXI/Reg",
                "offset": "0x41250000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}