Things to do:

Adding test values using DecoderUnit00.tvs. 

Begin creating the register file in VHDL

Completed:

Finished adding R type instructions

Finsihed adding B instructions

Finished adding J instructions

Finished adding U instructions

Begin creating and testing I type instructions (Currently Added ADDI, XORI, ORI, ANDI, SLLI, SRLI, SRAI, SLTI, SLTIU, LB, SB, SH, SW, JALR)

Execution Unit has been completed