{
  "leaf_sv_files": [],
  "Assertion 1": {
    "clock signal condition": "@(posedge clk)",
    "disable condition": "",
    "logical expression": "s_eventually rst == 1 || scl_not_ena == 1 || stretch == 1",
    "Signals": [
      "rst",
      "scl_not_ena",
      "stretch"
    ],
    "Signal Explanations": {
      "rst": "reset signal",
      "scl_not_ena": "input signal indicating that scl is not enabled",
      "stretch": "internal signal that indicates if clock stretching is occurring"
    },
    "Logical Operators": [
      "s_eventually",
      "==",
      "||"
    ],
    "Logical Operators Explanation": {
      "s_eventually": "a temporal operator indicating that the contained condition is required to occur at some future clock cycle (eventually)",
      "==": "equal",
      "||": "or"
    },
    "Assertion Explaination": "eventually, reset signal equals 1 or input signal indicating that scl is not enabled equals 1 or internal signal that indicates if clock stretching is occurring equals 1"
  }
}