<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>stencil3d</ModuleName>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>stencil3d</Name>
<Loops>
<height_bound_col>
<height_bound_row></height_bound_row>
</height_bound_col>
<col_bound_height>
<col_bound_row></col_bound_row>
</col_bound_height>
<row_bound_height>
<row_bound_col></row_bound_col>
</row_bound_height>
<loop_height>
<loop_col>
<loop_row></loop_row>
</loop_col>
</loop_height>
</Loops>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>8.00</TargetClockPeriod>
<ClockUncertainty>2.16</ClockUncertainty>
<EstimatedClockPeriod>5.835</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>8569</Best-caseLatency>
<Average-caseLatency>8569</Average-caseLatency>
<Worst-caseLatency>8569</Worst-caseLatency>
<Best-caseRealTimeLatency>68.552 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>68.552 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>68.552 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>8570</PipelineInitiationInterval>
<PipelineType>no</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<height_bound_col>
<Name>height_bound_col</Name>
<Slack>5.84</Slack>
<TripCount>16</TripCount>
<Latency>416</Latency>
<AbsoluteTimeLatency>3.328 us</AbsoluteTimeLatency>
<IterationLatency>26</IterationLatency>
<PipelineDepth>26</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
</InstanceList>
<height_bound_row>
<Name>height_bound_row</Name>
<Slack>5.84</Slack>
<TripCount>8</TripCount>
<Latency>24</Latency>
<AbsoluteTimeLatency>0.192 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
</InstanceList>
</height_bound_row>
</height_bound_col>
<col_bound_height>
<Name>col_bound_height</Name>
<Slack>5.84</Slack>
<TripCount>14</TripCount>
<Latency>252</Latency>
<AbsoluteTimeLatency>2.016 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
</InstanceList>
<col_bound_row>
<Name>col_bound_row</Name>
<Slack>5.84</Slack>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>0.128 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
</InstanceList>
</col_bound_row>
</col_bound_height>
<row_bound_height>
<Name>row_bound_height</Name>
<Slack>5.84</Slack>
<TripCount>14</TripCount>
<Latency>420</Latency>
<AbsoluteTimeLatency>3.360 us</AbsoluteTimeLatency>
<IterationLatency>30</IterationLatency>
<PipelineDepth>30</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
</InstanceList>
<row_bound_col>
<Name>row_bound_col</Name>
<Slack>5.84</Slack>
<TripCount>14</TripCount>
<Latency>28</Latency>
<AbsoluteTimeLatency>0.224 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
</InstanceList>
</row_bound_col>
</row_bound_height>
<loop_height>
<Name>loop_height</Name>
<Slack>5.84</Slack>
<TripCount>14</TripCount>
<Latency>7476</Latency>
<AbsoluteTimeLatency>59.808 us</AbsoluteTimeLatency>
<IterationLatency>534</IterationLatency>
<PipelineDepth>534</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
</InstanceList>
<loop_col>
<Name>loop_col</Name>
<Slack>5.84</Slack>
<TripCount>14</TripCount>
<Latency>532</Latency>
<AbsoluteTimeLatency>4.256 us</AbsoluteTimeLatency>
<IterationLatency>38</IterationLatency>
<PipelineDepth>38</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
</InstanceList>
<loop_row>
<Name>loop_row</Name>
<Slack>5.84</Slack>
<TripCount>6</TripCount>
<Latency>36</Latency>
<AbsoluteTimeLatency>0.288 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
</InstanceList>
</loop_row>
</loop_col>
</loop_height>
</SummaryOfLoopLatency>
<SummaryOfViolations>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>data/benchmarks/stencil3d/stencil.c:11</SourceLocation>
<SummaryOfLoopViolations>
<height_bound_col>
<Name>height_bound_col</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>data/benchmarks/stencil3d/stencil.c:15</SourceLocation>
<height_bound_row>
<Name>height_bound_row</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>data/benchmarks/stencil3d/stencil.c:16</SourceLocation>
</height_bound_row>
</height_bound_col>
<col_bound_height>
<Name>col_bound_height</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>data/benchmarks/stencil3d/stencil.c:21</SourceLocation>
<col_bound_row>
<Name>col_bound_row</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>data/benchmarks/stencil3d/stencil.c:22</SourceLocation>
</col_bound_row>
</col_bound_height>
<row_bound_height>
<Name>row_bound_height</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>data/benchmarks/stencil3d/stencil.c:27</SourceLocation>
<row_bound_col>
<Name>row_bound_col</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>data/benchmarks/stencil3d/stencil.c:28</SourceLocation>
</row_bound_col>
</row_bound_height>
<loop_height>
<Name>loop_height</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>data/benchmarks/stencil3d/stencil.c:36</SourceLocation>
<loop_col>
<Name>loop_col</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>data/benchmarks/stencil3d/stencil.c:37</SourceLocation>
<loop_row>
<Name>loop_row</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>data/benchmarks/stencil3d/stencil.c:44</SourceLocation>
</loop_row>
</loop_col>
</loop_height>
</SummaryOfLoopViolations>
</SummaryOfViolations>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<DSP>3</DSP>
<AVAIL_DSP>5952</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>420</FF>
<AVAIL_FF>1743360</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>920</LUT>
<AVAIL_LUT>871680</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>2688</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<URAM>0</URAM>
<AVAIL_URAM>640</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>stencil3d</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>stencil3d</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>stencil3d</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>stencil3d</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>stencil3d</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>stencil3d</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_address0</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>C_ce0</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>C_q0</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>C_address1</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>C_ce1</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>C_q1</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>orig_address0</name>
<Object>orig</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>11</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>orig_ce0</name>
<Object>orig</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>orig_q0</name>
<Object>orig</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>orig_address1</name>
<Object>orig</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>11</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>orig_ce1</name>
<Object>orig</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>orig_q1</name>
<Object>orig</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>sol_address0</name>
<Object>sol</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>11</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>sol_ce0</name>
<Object>sol</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>sol_we0</name>
<Object>sol</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>sol_d0</name>
<Object>sol</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>sol_address1</name>
<Object>sol</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>11</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>sol_ce1</name>
<Object>sol</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>sol_we1</name>
<Object>sol</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>sol_d1</name>
<Object>sol</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

<FIFOInformation>
</FIFOInformation>

</profile>
