\subsection{rxtx\+\_\+top Entity Reference}
\label{classrxtx__top}\index{rxtx\+\_\+top@{rxtx\+\_\+top}}


Collaboration diagram for rxtx\+\_\+top\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=245pt]{df/d3b/classrxtx__top__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\item 
{\bf fpgacfg\+\_\+pkg}   
\item 
{\bf tstcfg\+\_\+pkg}   
\end{DoxyCompactItemize}
\subsubsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
{\bf D\+E\+V\+\_\+\+F\+A\+M\+I\+LY} {\bfseries {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} Cyclone I\+V E \char`\"{}}\textcolor{vhdlchar}{ }}}
\item 
{\bf T\+X\+\_\+\+I\+Q\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }}}
\item 
{\bf T\+X\+\_\+\+N\+\_\+\+B\+U\+FF} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }}}
\item 
{\bf T\+X\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+S\+I\+ZE} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4096} \textcolor{vhdlchar}{ }}}
\item 
{\bf T\+X\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+H\+D\+R\+\_\+\+S\+I\+ZE} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }}}
\item 
{\bf T\+X\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+D\+A\+T\+A\+\_\+W} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{128} \textcolor{vhdlchar}{ }}}
\item 
{\bf T\+X\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+R\+D\+U\+S\+E\+D\+W\+\_\+W} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }}}
\item 
{\bf T\+X\+\_\+\+O\+U\+T\+\_\+\+P\+C\+T\+\_\+\+D\+A\+T\+A\+\_\+W} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{64} \textcolor{vhdlchar}{ }}}
\item 
{\bf R\+X\+\_\+\+I\+Q\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }}}
\item 
{\bf R\+X\+\_\+\+I\+N\+V\+E\+R\+T\+\_\+\+I\+N\+P\+U\+T\+\_\+\+C\+L\+O\+C\+KS} {\bfseries {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} O\+F\+F \char`\"{}}\textcolor{vhdlchar}{ }}}
\item 
{\bf R\+X\+\_\+\+S\+M\+P\+L\+\_\+\+B\+U\+F\+F\+\_\+\+R\+D\+U\+S\+E\+D\+W\+\_\+W} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }}}
\item 
{\bf R\+X\+\_\+\+P\+C\+T\+\_\+\+B\+U\+F\+F\+\_\+\+W\+R\+U\+S\+E\+D\+W\+\_\+W} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }}}
\item 
{\bf W\+F\+M\+\_\+\+L\+I\+M\+IT} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4096} \textcolor{vhdlchar}{ }}}
\item 
{\bf W\+F\+M\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+D\+A\+T\+A\+\_\+W} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32} \textcolor{vhdlchar}{ }}}
\item 
{\bf W\+F\+M\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+R\+D\+U\+S\+E\+D\+W\+\_\+W} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }}}
\item 
{\bf W\+F\+M\+\_\+\+C\+N\+T\+R\+L\+\_\+\+R\+A\+TE} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }}}
\item 
{\bf W\+F\+M\+\_\+\+C\+N\+T\+R\+L\+\_\+\+B\+U\+S\+\_\+\+S\+I\+ZE} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }}}
\item 
{\bf W\+F\+M\+\_\+\+A\+D\+D\+R\+\_\+\+S\+I\+ZE} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{25} \textcolor{vhdlchar}{ }}}
\item 
{\bf W\+F\+M\+\_\+\+L\+C\+L\+\_\+\+B\+U\+S\+\_\+\+S\+I\+ZE} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }}}
\item 
{\bf W\+F\+M\+\_\+\+L\+C\+L\+\_\+\+B\+U\+R\+S\+T\+\_\+\+L\+E\+N\+G\+TH} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }}}
\item 
{\bf W\+F\+M\+\_\+\+W\+F\+M\+\_\+\+I\+N\+F\+I\+F\+O\+\_\+\+S\+I\+ZE} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }}}
\item 
{\bf W\+F\+M\+\_\+\+D\+A\+T\+A\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32} \textcolor{vhdlchar}{ }}}
\item 
{\bf W\+F\+M\+\_\+\+I\+Q\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }}}
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf from\+\_\+fpgacfg}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries {\bfseries {\bf t\+\_\+\+F\+R\+O\+M\+\_\+\+F\+P\+G\+A\+C\+FG}} \textcolor{vhdlchar}{ }} 
\item 
{\bf to\+\_\+tstcfg\+\_\+from\+\_\+rxtx}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries {\bfseries {\bf t\+\_\+\+T\+O\+\_\+\+T\+S\+T\+C\+F\+G\+\_\+\+F\+R\+O\+M\+\_\+\+R\+X\+TX}} \textcolor{vhdlchar}{ }} 
\item 
{\bf from\+\_\+tstcfg}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries {\bfseries {\bf t\+\_\+\+F\+R\+O\+M\+\_\+\+T\+S\+T\+C\+FG}} \textcolor{vhdlchar}{ }} 
\item 
{\bf tx\+\_\+clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf tx\+\_\+clk\+\_\+reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf tx\+\_\+pct\+\_\+loss\+\_\+flg}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf tx\+\_\+txant\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf tx\+\_\+\+D\+IQ}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf T\+X\+\_\+\+I\+Q\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf tx\+\_\+fsync}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf tx\+\_\+in\+\_\+pct\+\_\+reset\+\_\+n\+\_\+req}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf tx\+\_\+in\+\_\+pct\+\_\+rdreq}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf tx\+\_\+in\+\_\+pct\+\_\+data}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf T\+X\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+D\+A\+T\+A\+\_\+W}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf tx\+\_\+in\+\_\+pct\+\_\+rdempty}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf tx\+\_\+in\+\_\+pct\+\_\+rdusedw}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf T\+X\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+R\+D\+U\+S\+E\+D\+W\+\_\+W}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wfm\+\_\+pll\+\_\+ref\+\_\+clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf wfm\+\_\+pll\+\_\+ref\+\_\+clk\+\_\+reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf wfm\+\_\+phy\+\_\+clk}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf wfm\+\_\+in\+\_\+pct\+\_\+reset\+\_\+n\+\_\+req}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf wfm\+\_\+in\+\_\+pct\+\_\+rdreq}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf wfm\+\_\+in\+\_\+pct\+\_\+data}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf W\+F\+M\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+D\+A\+T\+A\+\_\+W}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wfm\+\_\+in\+\_\+pct\+\_\+rdempty}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf wfm\+\_\+in\+\_\+pct\+\_\+rdusedw}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf W\+F\+M\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+R\+D\+U\+S\+E\+D\+W\+\_\+W}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wfm\+\_\+mem\+\_\+odt}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wfm\+\_\+mem\+\_\+cs\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wfm\+\_\+mem\+\_\+cke}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wfm\+\_\+mem\+\_\+addr}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wfm\+\_\+mem\+\_\+ba}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wfm\+\_\+mem\+\_\+ras\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf wfm\+\_\+mem\+\_\+cas\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf wfm\+\_\+mem\+\_\+we\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf wfm\+\_\+mem\+\_\+dm}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wfm\+\_\+mem\+\_\+clk}  {\bfseries {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wfm\+\_\+mem\+\_\+clk\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wfm\+\_\+mem\+\_\+dq}  {\bfseries {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wfm\+\_\+mem\+\_\+dqs}  {\bfseries {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rx\+\_\+clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf rx\+\_\+clk\+\_\+reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf rx\+\_\+\+D\+IQ}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf R\+X\+\_\+\+I\+Q\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rx\+\_\+fsync}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf rx\+\_\+pct\+\_\+fifo\+\_\+aclrn\+\_\+req}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf rx\+\_\+pct\+\_\+fifo\+\_\+wusedw}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf R\+X\+\_\+\+P\+C\+T\+\_\+\+B\+U\+F\+F\+\_\+\+W\+R\+U\+S\+E\+D\+W\+\_\+W}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rx\+\_\+pct\+\_\+fifo\+\_\+wrreq}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf rx\+\_\+pct\+\_\+fifo\+\_\+wdata}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rx\+\_\+smpl\+\_\+cmp\+\_\+start}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf rx\+\_\+smpl\+\_\+cmp\+\_\+length}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rx\+\_\+smpl\+\_\+cmp\+\_\+done}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf rx\+\_\+smpl\+\_\+cmp\+\_\+err}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 22} of file {\bf rxtx\+\_\+top.\+vhd}.



\subsubsection{Member Data Documentation}
\index{rxtx\+\_\+top@{rxtx\+\_\+top}!D\+E\+V\+\_\+\+F\+A\+M\+I\+LY@{D\+E\+V\+\_\+\+F\+A\+M\+I\+LY}}
\index{D\+E\+V\+\_\+\+F\+A\+M\+I\+LY@{D\+E\+V\+\_\+\+F\+A\+M\+I\+LY}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{D\+E\+V\+\_\+\+F\+A\+M\+I\+LY}]{\setlength{\rightskip}{0pt plus 5cm}{\bf D\+E\+V\+\_\+\+F\+A\+M\+I\+LY} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} Cyclone I\+V E \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrxtx__top_aa9ff0041736124a7b98daf49462c5129}


Definition at line {\bf 24} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}}
\index{fpgacfg\+\_\+pkg@{fpgacfg\+\_\+pkg}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{fpgacfg\+\_\+pkg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fpgacfg\+\_\+pkg}\hspace{0.3cm}{\ttfamily [Package]}}\label{classrxtx__top_a7940d44b44e7f5768ec664c22b88f3aa}


Definition at line {\bf 16} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!from\+\_\+fpgacfg@{from\+\_\+fpgacfg}}
\index{from\+\_\+fpgacfg@{from\+\_\+fpgacfg}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{from\+\_\+fpgacfg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf from\+\_\+fpgacfg} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries {\bfseries {\bf t\+\_\+\+F\+R\+O\+M\+\_\+\+F\+P\+G\+A\+C\+FG}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_a6f0b9c3bc937bb6e39c7a6c02245d9c4}


Definition at line {\bf 57} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!from\+\_\+tstcfg@{from\+\_\+tstcfg}}
\index{from\+\_\+tstcfg@{from\+\_\+tstcfg}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{from\+\_\+tstcfg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf from\+\_\+tstcfg} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries {\bfseries {\bf t\+\_\+\+F\+R\+O\+M\+\_\+\+T\+S\+T\+C\+FG}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_a76d0540ac4621624c10d6ecc9d9451e6}


Definition at line {\bf 59} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!ieee@{ieee}}
\index{ieee@{ieee}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classrxtx__top_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 13} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classrxtx__top_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 15} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!rx\+\_\+clk@{rx\+\_\+clk}}
\index{rx\+\_\+clk@{rx\+\_\+clk}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{rx\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rx\+\_\+clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_afbb8d823b4ad1d6fb4eb007d423a9c86}


Definition at line {\bf 101} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!rx\+\_\+clk\+\_\+reset\+\_\+n@{rx\+\_\+clk\+\_\+reset\+\_\+n}}
\index{rx\+\_\+clk\+\_\+reset\+\_\+n@{rx\+\_\+clk\+\_\+reset\+\_\+n}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{rx\+\_\+clk\+\_\+reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rx\+\_\+clk\+\_\+reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_add894b76f10d47720feb8813838b65b2}


Definition at line {\bf 102} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!rx\+\_\+\+D\+IQ@{rx\+\_\+\+D\+IQ}}
\index{rx\+\_\+\+D\+IQ@{rx\+\_\+\+D\+IQ}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{rx\+\_\+\+D\+IQ}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rx\+\_\+\+D\+IQ} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf R\+X\+\_\+\+I\+Q\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_a80bff39ed361269e2a9916bf631007dd}


Definition at line {\bf 104} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!rx\+\_\+fsync@{rx\+\_\+fsync}}
\index{rx\+\_\+fsync@{rx\+\_\+fsync}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{rx\+\_\+fsync}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rx\+\_\+fsync} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_a557dbc2c4a99f68557b49d8393ffee65}


Definition at line {\bf 105} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!R\+X\+\_\+\+I\+N\+V\+E\+R\+T\+\_\+\+I\+N\+P\+U\+T\+\_\+\+C\+L\+O\+C\+KS@{R\+X\+\_\+\+I\+N\+V\+E\+R\+T\+\_\+\+I\+N\+P\+U\+T\+\_\+\+C\+L\+O\+C\+KS}}
\index{R\+X\+\_\+\+I\+N\+V\+E\+R\+T\+\_\+\+I\+N\+P\+U\+T\+\_\+\+C\+L\+O\+C\+KS@{R\+X\+\_\+\+I\+N\+V\+E\+R\+T\+\_\+\+I\+N\+P\+U\+T\+\_\+\+C\+L\+O\+C\+KS}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{R\+X\+\_\+\+I\+N\+V\+E\+R\+T\+\_\+\+I\+N\+P\+U\+T\+\_\+\+C\+L\+O\+C\+KS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf R\+X\+\_\+\+I\+N\+V\+E\+R\+T\+\_\+\+I\+N\+P\+U\+T\+\_\+\+C\+L\+O\+C\+KS} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} O\+F\+F \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrxtx__top_a2cabb104a34419da6039f83174fa5929}


Definition at line {\bf 36} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!R\+X\+\_\+\+I\+Q\+\_\+\+W\+I\+D\+TH@{R\+X\+\_\+\+I\+Q\+\_\+\+W\+I\+D\+TH}}
\index{R\+X\+\_\+\+I\+Q\+\_\+\+W\+I\+D\+TH@{R\+X\+\_\+\+I\+Q\+\_\+\+W\+I\+D\+TH}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{R\+X\+\_\+\+I\+Q\+\_\+\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf R\+X\+\_\+\+I\+Q\+\_\+\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrxtx__top_a02bf33273fcd9eb8c2c54e4363164574}


Definition at line {\bf 35} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!R\+X\+\_\+\+P\+C\+T\+\_\+\+B\+U\+F\+F\+\_\+\+W\+R\+U\+S\+E\+D\+W\+\_\+W@{R\+X\+\_\+\+P\+C\+T\+\_\+\+B\+U\+F\+F\+\_\+\+W\+R\+U\+S\+E\+D\+W\+\_\+W}}
\index{R\+X\+\_\+\+P\+C\+T\+\_\+\+B\+U\+F\+F\+\_\+\+W\+R\+U\+S\+E\+D\+W\+\_\+W@{R\+X\+\_\+\+P\+C\+T\+\_\+\+B\+U\+F\+F\+\_\+\+W\+R\+U\+S\+E\+D\+W\+\_\+W}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{R\+X\+\_\+\+P\+C\+T\+\_\+\+B\+U\+F\+F\+\_\+\+W\+R\+U\+S\+E\+D\+W\+\_\+W}]{\setlength{\rightskip}{0pt plus 5cm}{\bf R\+X\+\_\+\+P\+C\+T\+\_\+\+B\+U\+F\+F\+\_\+\+W\+R\+U\+S\+E\+D\+W\+\_\+W} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrxtx__top_ae038124c493e8ac5f85310e1dc148676}


Definition at line {\bf 38} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!rx\+\_\+pct\+\_\+fifo\+\_\+aclrn\+\_\+req@{rx\+\_\+pct\+\_\+fifo\+\_\+aclrn\+\_\+req}}
\index{rx\+\_\+pct\+\_\+fifo\+\_\+aclrn\+\_\+req@{rx\+\_\+pct\+\_\+fifo\+\_\+aclrn\+\_\+req}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{rx\+\_\+pct\+\_\+fifo\+\_\+aclrn\+\_\+req}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rx\+\_\+pct\+\_\+fifo\+\_\+aclrn\+\_\+req} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_a1cc4d00c966a2d1f5c67ad47482270c9}


Definition at line {\bf 107} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!rx\+\_\+pct\+\_\+fifo\+\_\+wdata@{rx\+\_\+pct\+\_\+fifo\+\_\+wdata}}
\index{rx\+\_\+pct\+\_\+fifo\+\_\+wdata@{rx\+\_\+pct\+\_\+fifo\+\_\+wdata}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{rx\+\_\+pct\+\_\+fifo\+\_\+wdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rx\+\_\+pct\+\_\+fifo\+\_\+wdata} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_ab9df6d81226b4909f70cc12b74949b6e}


Definition at line {\bf 110} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!rx\+\_\+pct\+\_\+fifo\+\_\+wrreq@{rx\+\_\+pct\+\_\+fifo\+\_\+wrreq}}
\index{rx\+\_\+pct\+\_\+fifo\+\_\+wrreq@{rx\+\_\+pct\+\_\+fifo\+\_\+wrreq}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{rx\+\_\+pct\+\_\+fifo\+\_\+wrreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rx\+\_\+pct\+\_\+fifo\+\_\+wrreq} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_af3ddecde1f0c2a3a6ce11c8bbe1d37e3}


Definition at line {\bf 109} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!rx\+\_\+pct\+\_\+fifo\+\_\+wusedw@{rx\+\_\+pct\+\_\+fifo\+\_\+wusedw}}
\index{rx\+\_\+pct\+\_\+fifo\+\_\+wusedw@{rx\+\_\+pct\+\_\+fifo\+\_\+wusedw}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{rx\+\_\+pct\+\_\+fifo\+\_\+wusedw}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rx\+\_\+pct\+\_\+fifo\+\_\+wusedw} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf R\+X\+\_\+\+P\+C\+T\+\_\+\+B\+U\+F\+F\+\_\+\+W\+R\+U\+S\+E\+D\+W\+\_\+W}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_af5993e444283c9982e48d747c619552d}


Definition at line {\bf 108} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!R\+X\+\_\+\+S\+M\+P\+L\+\_\+\+B\+U\+F\+F\+\_\+\+R\+D\+U\+S\+E\+D\+W\+\_\+W@{R\+X\+\_\+\+S\+M\+P\+L\+\_\+\+B\+U\+F\+F\+\_\+\+R\+D\+U\+S\+E\+D\+W\+\_\+W}}
\index{R\+X\+\_\+\+S\+M\+P\+L\+\_\+\+B\+U\+F\+F\+\_\+\+R\+D\+U\+S\+E\+D\+W\+\_\+W@{R\+X\+\_\+\+S\+M\+P\+L\+\_\+\+B\+U\+F\+F\+\_\+\+R\+D\+U\+S\+E\+D\+W\+\_\+W}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{R\+X\+\_\+\+S\+M\+P\+L\+\_\+\+B\+U\+F\+F\+\_\+\+R\+D\+U\+S\+E\+D\+W\+\_\+W}]{\setlength{\rightskip}{0pt plus 5cm}{\bf R\+X\+\_\+\+S\+M\+P\+L\+\_\+\+B\+U\+F\+F\+\_\+\+R\+D\+U\+S\+E\+D\+W\+\_\+W} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrxtx__top_a835943b9c585cee7e43a756c1ab62f09}


Definition at line {\bf 37} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!rx\+\_\+smpl\+\_\+cmp\+\_\+done@{rx\+\_\+smpl\+\_\+cmp\+\_\+done}}
\index{rx\+\_\+smpl\+\_\+cmp\+\_\+done@{rx\+\_\+smpl\+\_\+cmp\+\_\+done}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{rx\+\_\+smpl\+\_\+cmp\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rx\+\_\+smpl\+\_\+cmp\+\_\+done} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_a5cacfdc7e61f8ef7042b7ef836cb5812}


Definition at line {\bf 114} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!rx\+\_\+smpl\+\_\+cmp\+\_\+err@{rx\+\_\+smpl\+\_\+cmp\+\_\+err}}
\index{rx\+\_\+smpl\+\_\+cmp\+\_\+err@{rx\+\_\+smpl\+\_\+cmp\+\_\+err}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{rx\+\_\+smpl\+\_\+cmp\+\_\+err}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rx\+\_\+smpl\+\_\+cmp\+\_\+err} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_a938304912ee11b926dc76bb583b70a1a}


Definition at line {\bf 116} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!rx\+\_\+smpl\+\_\+cmp\+\_\+length@{rx\+\_\+smpl\+\_\+cmp\+\_\+length}}
\index{rx\+\_\+smpl\+\_\+cmp\+\_\+length@{rx\+\_\+smpl\+\_\+cmp\+\_\+length}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{rx\+\_\+smpl\+\_\+cmp\+\_\+length}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rx\+\_\+smpl\+\_\+cmp\+\_\+length} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_a26734297ffaa31791ac5f8e560ba7c60}


Definition at line {\bf 113} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!rx\+\_\+smpl\+\_\+cmp\+\_\+start@{rx\+\_\+smpl\+\_\+cmp\+\_\+start}}
\index{rx\+\_\+smpl\+\_\+cmp\+\_\+start@{rx\+\_\+smpl\+\_\+cmp\+\_\+start}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{rx\+\_\+smpl\+\_\+cmp\+\_\+start}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rx\+\_\+smpl\+\_\+cmp\+\_\+start} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_a374105a01d8f9bd4074bd5d0bc7b2ab9}


Definition at line {\bf 112} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classrxtx__top_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 14} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!to\+\_\+tstcfg\+\_\+from\+\_\+rxtx@{to\+\_\+tstcfg\+\_\+from\+\_\+rxtx}}
\index{to\+\_\+tstcfg\+\_\+from\+\_\+rxtx@{to\+\_\+tstcfg\+\_\+from\+\_\+rxtx}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{to\+\_\+tstcfg\+\_\+from\+\_\+rxtx}]{\setlength{\rightskip}{0pt plus 5cm}{\bf to\+\_\+tstcfg\+\_\+from\+\_\+rxtx} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries {\bfseries {\bf t\+\_\+\+T\+O\+\_\+\+T\+S\+T\+C\+F\+G\+\_\+\+F\+R\+O\+M\+\_\+\+R\+X\+TX}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_a3065cdd58a8df0849760e532fe5cbd93}


Definition at line {\bf 58} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!tstcfg\+\_\+pkg@{tstcfg\+\_\+pkg}}
\index{tstcfg\+\_\+pkg@{tstcfg\+\_\+pkg}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{tstcfg\+\_\+pkg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tstcfg\+\_\+pkg}\hspace{0.3cm}{\ttfamily [Package]}}\label{classrxtx__top_ac0229b586f5e4c9485042237877ae33c}


Definition at line {\bf 17} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!tx\+\_\+clk@{tx\+\_\+clk}}
\index{tx\+\_\+clk@{tx\+\_\+clk}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{tx\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tx\+\_\+clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_aba1515715dc9efeb4b6614aa0c83652d}


Definition at line {\bf 61} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!tx\+\_\+clk\+\_\+reset\+\_\+n@{tx\+\_\+clk\+\_\+reset\+\_\+n}}
\index{tx\+\_\+clk\+\_\+reset\+\_\+n@{tx\+\_\+clk\+\_\+reset\+\_\+n}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{tx\+\_\+clk\+\_\+reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tx\+\_\+clk\+\_\+reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_a7bfd1f19428fb3c33ee793b339f64f61}


Definition at line {\bf 62} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!tx\+\_\+\+D\+IQ@{tx\+\_\+\+D\+IQ}}
\index{tx\+\_\+\+D\+IQ@{tx\+\_\+\+D\+IQ}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{tx\+\_\+\+D\+IQ}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tx\+\_\+\+D\+IQ} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf T\+X\+\_\+\+I\+Q\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_ad350befe370ccbff1b89126b2df7e732}


Definition at line {\bf 66} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!tx\+\_\+fsync@{tx\+\_\+fsync}}
\index{tx\+\_\+fsync@{tx\+\_\+fsync}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{tx\+\_\+fsync}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tx\+\_\+fsync} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_a4b6b2560ca5c6bd7b789874d2fbd7122}


Definition at line {\bf 67} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!tx\+\_\+in\+\_\+pct\+\_\+data@{tx\+\_\+in\+\_\+pct\+\_\+data}}
\index{tx\+\_\+in\+\_\+pct\+\_\+data@{tx\+\_\+in\+\_\+pct\+\_\+data}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{tx\+\_\+in\+\_\+pct\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tx\+\_\+in\+\_\+pct\+\_\+data} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf T\+X\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+D\+A\+T\+A\+\_\+W}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_a59efb1357c1f7a998bd57b54be9a99ed}


Definition at line {\bf 71} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!T\+X\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+D\+A\+T\+A\+\_\+W@{T\+X\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+D\+A\+T\+A\+\_\+W}}
\index{T\+X\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+D\+A\+T\+A\+\_\+W@{T\+X\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+D\+A\+T\+A\+\_\+W}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{T\+X\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+D\+A\+T\+A\+\_\+W}]{\setlength{\rightskip}{0pt plus 5cm}{\bf T\+X\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+D\+A\+T\+A\+\_\+W} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{128} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrxtx__top_a9973a585ab86ac8e980fa04d7fc5a253}


Definition at line {\bf 30} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!T\+X\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+H\+D\+R\+\_\+\+S\+I\+ZE@{T\+X\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+H\+D\+R\+\_\+\+S\+I\+ZE}}
\index{T\+X\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+H\+D\+R\+\_\+\+S\+I\+ZE@{T\+X\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+H\+D\+R\+\_\+\+S\+I\+ZE}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{T\+X\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+H\+D\+R\+\_\+\+S\+I\+ZE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf T\+X\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+H\+D\+R\+\_\+\+S\+I\+ZE} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrxtx__top_a2095c3a906b12fea24c4c65cecfe54a4}


Definition at line {\bf 29} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!tx\+\_\+in\+\_\+pct\+\_\+rdempty@{tx\+\_\+in\+\_\+pct\+\_\+rdempty}}
\index{tx\+\_\+in\+\_\+pct\+\_\+rdempty@{tx\+\_\+in\+\_\+pct\+\_\+rdempty}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{tx\+\_\+in\+\_\+pct\+\_\+rdempty}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tx\+\_\+in\+\_\+pct\+\_\+rdempty} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_a0c3a66a0ab89522d854fb19664bfc887}


Definition at line {\bf 72} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!tx\+\_\+in\+\_\+pct\+\_\+rdreq@{tx\+\_\+in\+\_\+pct\+\_\+rdreq}}
\index{tx\+\_\+in\+\_\+pct\+\_\+rdreq@{tx\+\_\+in\+\_\+pct\+\_\+rdreq}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{tx\+\_\+in\+\_\+pct\+\_\+rdreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tx\+\_\+in\+\_\+pct\+\_\+rdreq} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_a8622a354cb56b88d60fa91f94e735aba}


Definition at line {\bf 70} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!tx\+\_\+in\+\_\+pct\+\_\+rdusedw@{tx\+\_\+in\+\_\+pct\+\_\+rdusedw}}
\index{tx\+\_\+in\+\_\+pct\+\_\+rdusedw@{tx\+\_\+in\+\_\+pct\+\_\+rdusedw}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{tx\+\_\+in\+\_\+pct\+\_\+rdusedw}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tx\+\_\+in\+\_\+pct\+\_\+rdusedw} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf T\+X\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+R\+D\+U\+S\+E\+D\+W\+\_\+W}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_a9fc15fe7f298bfcf58f756e698ac4332}


Definition at line {\bf 73} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!T\+X\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+R\+D\+U\+S\+E\+D\+W\+\_\+W@{T\+X\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+R\+D\+U\+S\+E\+D\+W\+\_\+W}}
\index{T\+X\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+R\+D\+U\+S\+E\+D\+W\+\_\+W@{T\+X\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+R\+D\+U\+S\+E\+D\+W\+\_\+W}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{T\+X\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+R\+D\+U\+S\+E\+D\+W\+\_\+W}]{\setlength{\rightskip}{0pt plus 5cm}{\bf T\+X\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+R\+D\+U\+S\+E\+D\+W\+\_\+W} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrxtx__top_acadd2ff45437567f3c352a01f84782dd}


Definition at line {\bf 31} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!tx\+\_\+in\+\_\+pct\+\_\+reset\+\_\+n\+\_\+req@{tx\+\_\+in\+\_\+pct\+\_\+reset\+\_\+n\+\_\+req}}
\index{tx\+\_\+in\+\_\+pct\+\_\+reset\+\_\+n\+\_\+req@{tx\+\_\+in\+\_\+pct\+\_\+reset\+\_\+n\+\_\+req}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{tx\+\_\+in\+\_\+pct\+\_\+reset\+\_\+n\+\_\+req}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tx\+\_\+in\+\_\+pct\+\_\+reset\+\_\+n\+\_\+req} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_a01fa59e529f1667fb2a320e581349970}


Definition at line {\bf 69} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!T\+X\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+S\+I\+ZE@{T\+X\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+S\+I\+ZE}}
\index{T\+X\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+S\+I\+ZE@{T\+X\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+S\+I\+ZE}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{T\+X\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+S\+I\+ZE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf T\+X\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+S\+I\+ZE} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4096} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrxtx__top_a997e0bd2e71a2086ca646569745f97a2}


Definition at line {\bf 28} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!T\+X\+\_\+\+I\+Q\+\_\+\+W\+I\+D\+TH@{T\+X\+\_\+\+I\+Q\+\_\+\+W\+I\+D\+TH}}
\index{T\+X\+\_\+\+I\+Q\+\_\+\+W\+I\+D\+TH@{T\+X\+\_\+\+I\+Q\+\_\+\+W\+I\+D\+TH}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{T\+X\+\_\+\+I\+Q\+\_\+\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf T\+X\+\_\+\+I\+Q\+\_\+\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrxtx__top_a1f99831797703648f60907f38d082e61}


Definition at line {\bf 26} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!T\+X\+\_\+\+N\+\_\+\+B\+U\+FF@{T\+X\+\_\+\+N\+\_\+\+B\+U\+FF}}
\index{T\+X\+\_\+\+N\+\_\+\+B\+U\+FF@{T\+X\+\_\+\+N\+\_\+\+B\+U\+FF}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{T\+X\+\_\+\+N\+\_\+\+B\+U\+FF}]{\setlength{\rightskip}{0pt plus 5cm}{\bf T\+X\+\_\+\+N\+\_\+\+B\+U\+FF} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrxtx__top_a5a4805a46016a132aff244ff1057f14a}


Definition at line {\bf 27} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!T\+X\+\_\+\+O\+U\+T\+\_\+\+P\+C\+T\+\_\+\+D\+A\+T\+A\+\_\+W@{T\+X\+\_\+\+O\+U\+T\+\_\+\+P\+C\+T\+\_\+\+D\+A\+T\+A\+\_\+W}}
\index{T\+X\+\_\+\+O\+U\+T\+\_\+\+P\+C\+T\+\_\+\+D\+A\+T\+A\+\_\+W@{T\+X\+\_\+\+O\+U\+T\+\_\+\+P\+C\+T\+\_\+\+D\+A\+T\+A\+\_\+W}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{T\+X\+\_\+\+O\+U\+T\+\_\+\+P\+C\+T\+\_\+\+D\+A\+T\+A\+\_\+W}]{\setlength{\rightskip}{0pt plus 5cm}{\bf T\+X\+\_\+\+O\+U\+T\+\_\+\+P\+C\+T\+\_\+\+D\+A\+T\+A\+\_\+W} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{64} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrxtx__top_a7cfd70affcb7520625902b81fa3c37bf}


Definition at line {\bf 32} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!tx\+\_\+pct\+\_\+loss\+\_\+flg@{tx\+\_\+pct\+\_\+loss\+\_\+flg}}
\index{tx\+\_\+pct\+\_\+loss\+\_\+flg@{tx\+\_\+pct\+\_\+loss\+\_\+flg}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{tx\+\_\+pct\+\_\+loss\+\_\+flg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tx\+\_\+pct\+\_\+loss\+\_\+flg} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_aa1950228f0cda06a5a1ccbe8a81d97ae}


Definition at line {\bf 63} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!tx\+\_\+txant\+\_\+en@{tx\+\_\+txant\+\_\+en}}
\index{tx\+\_\+txant\+\_\+en@{tx\+\_\+txant\+\_\+en}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{tx\+\_\+txant\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tx\+\_\+txant\+\_\+en} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_ac6a5c3c70b2e2026c06bd4d0a04ed8a5}


Definition at line {\bf 64} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!W\+F\+M\+\_\+\+A\+D\+D\+R\+\_\+\+S\+I\+ZE@{W\+F\+M\+\_\+\+A\+D\+D\+R\+\_\+\+S\+I\+ZE}}
\index{W\+F\+M\+\_\+\+A\+D\+D\+R\+\_\+\+S\+I\+ZE@{W\+F\+M\+\_\+\+A\+D\+D\+R\+\_\+\+S\+I\+ZE}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{W\+F\+M\+\_\+\+A\+D\+D\+R\+\_\+\+S\+I\+ZE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf W\+F\+M\+\_\+\+A\+D\+D\+R\+\_\+\+S\+I\+ZE} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{25} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrxtx__top_a56643ca3aea09b14c5ca92c8bf690127}


Definition at line {\bf 47} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!W\+F\+M\+\_\+\+C\+N\+T\+R\+L\+\_\+\+B\+U\+S\+\_\+\+S\+I\+ZE@{W\+F\+M\+\_\+\+C\+N\+T\+R\+L\+\_\+\+B\+U\+S\+\_\+\+S\+I\+ZE}}
\index{W\+F\+M\+\_\+\+C\+N\+T\+R\+L\+\_\+\+B\+U\+S\+\_\+\+S\+I\+ZE@{W\+F\+M\+\_\+\+C\+N\+T\+R\+L\+\_\+\+B\+U\+S\+\_\+\+S\+I\+ZE}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{W\+F\+M\+\_\+\+C\+N\+T\+R\+L\+\_\+\+B\+U\+S\+\_\+\+S\+I\+ZE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf W\+F\+M\+\_\+\+C\+N\+T\+R\+L\+\_\+\+B\+U\+S\+\_\+\+S\+I\+ZE} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrxtx__top_a40a61b3f9df216322899c9bb40f6b01b}


Definition at line {\bf 46} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!W\+F\+M\+\_\+\+C\+N\+T\+R\+L\+\_\+\+R\+A\+TE@{W\+F\+M\+\_\+\+C\+N\+T\+R\+L\+\_\+\+R\+A\+TE}}
\index{W\+F\+M\+\_\+\+C\+N\+T\+R\+L\+\_\+\+R\+A\+TE@{W\+F\+M\+\_\+\+C\+N\+T\+R\+L\+\_\+\+R\+A\+TE}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{W\+F\+M\+\_\+\+C\+N\+T\+R\+L\+\_\+\+R\+A\+TE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf W\+F\+M\+\_\+\+C\+N\+T\+R\+L\+\_\+\+R\+A\+TE} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrxtx__top_a024f313e6e5bd343b2b7df75862e3d5d}


Definition at line {\bf 45} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!W\+F\+M\+\_\+\+D\+A\+T\+A\+\_\+\+W\+I\+D\+TH@{W\+F\+M\+\_\+\+D\+A\+T\+A\+\_\+\+W\+I\+D\+TH}}
\index{W\+F\+M\+\_\+\+D\+A\+T\+A\+\_\+\+W\+I\+D\+TH@{W\+F\+M\+\_\+\+D\+A\+T\+A\+\_\+\+W\+I\+D\+TH}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{W\+F\+M\+\_\+\+D\+A\+T\+A\+\_\+\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf W\+F\+M\+\_\+\+D\+A\+T\+A\+\_\+\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrxtx__top_aad064533fc3ebefc83fb4bb4321c904a}


Definition at line {\bf 52} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!wfm\+\_\+in\+\_\+pct\+\_\+data@{wfm\+\_\+in\+\_\+pct\+\_\+data}}
\index{wfm\+\_\+in\+\_\+pct\+\_\+data@{wfm\+\_\+in\+\_\+pct\+\_\+data}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{wfm\+\_\+in\+\_\+pct\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wfm\+\_\+in\+\_\+pct\+\_\+data} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf W\+F\+M\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+D\+A\+T\+A\+\_\+W}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_a764ad11a1ff6b12dfdf0f7fe122a2954}


Definition at line {\bf 82} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!W\+F\+M\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+D\+A\+T\+A\+\_\+W@{W\+F\+M\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+D\+A\+T\+A\+\_\+W}}
\index{W\+F\+M\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+D\+A\+T\+A\+\_\+W@{W\+F\+M\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+D\+A\+T\+A\+\_\+W}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{W\+F\+M\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+D\+A\+T\+A\+\_\+W}]{\setlength{\rightskip}{0pt plus 5cm}{\bf W\+F\+M\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+D\+A\+T\+A\+\_\+W} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrxtx__top_a741afcc4561e35237810c3ea1e726f76}


Definition at line {\bf 42} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!wfm\+\_\+in\+\_\+pct\+\_\+rdempty@{wfm\+\_\+in\+\_\+pct\+\_\+rdempty}}
\index{wfm\+\_\+in\+\_\+pct\+\_\+rdempty@{wfm\+\_\+in\+\_\+pct\+\_\+rdempty}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{wfm\+\_\+in\+\_\+pct\+\_\+rdempty}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wfm\+\_\+in\+\_\+pct\+\_\+rdempty} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_a673c1991b7a883f9a9520273f6b94885}


Definition at line {\bf 83} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!wfm\+\_\+in\+\_\+pct\+\_\+rdreq@{wfm\+\_\+in\+\_\+pct\+\_\+rdreq}}
\index{wfm\+\_\+in\+\_\+pct\+\_\+rdreq@{wfm\+\_\+in\+\_\+pct\+\_\+rdreq}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{wfm\+\_\+in\+\_\+pct\+\_\+rdreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wfm\+\_\+in\+\_\+pct\+\_\+rdreq} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_a96ec361d0245832cf24fd427ec0525b1}


Definition at line {\bf 81} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!wfm\+\_\+in\+\_\+pct\+\_\+rdusedw@{wfm\+\_\+in\+\_\+pct\+\_\+rdusedw}}
\index{wfm\+\_\+in\+\_\+pct\+\_\+rdusedw@{wfm\+\_\+in\+\_\+pct\+\_\+rdusedw}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{wfm\+\_\+in\+\_\+pct\+\_\+rdusedw}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wfm\+\_\+in\+\_\+pct\+\_\+rdusedw} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf W\+F\+M\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+R\+D\+U\+S\+E\+D\+W\+\_\+W}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_a43c39c583692c2c68cb08c5a80a3a1e0}


Definition at line {\bf 84} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!W\+F\+M\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+R\+D\+U\+S\+E\+D\+W\+\_\+W@{W\+F\+M\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+R\+D\+U\+S\+E\+D\+W\+\_\+W}}
\index{W\+F\+M\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+R\+D\+U\+S\+E\+D\+W\+\_\+W@{W\+F\+M\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+R\+D\+U\+S\+E\+D\+W\+\_\+W}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{W\+F\+M\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+R\+D\+U\+S\+E\+D\+W\+\_\+W}]{\setlength{\rightskip}{0pt plus 5cm}{\bf W\+F\+M\+\_\+\+I\+N\+\_\+\+P\+C\+T\+\_\+\+R\+D\+U\+S\+E\+D\+W\+\_\+W} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrxtx__top_a2399340e33836fa5e3c1916018f9be25}


Definition at line {\bf 43} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!wfm\+\_\+in\+\_\+pct\+\_\+reset\+\_\+n\+\_\+req@{wfm\+\_\+in\+\_\+pct\+\_\+reset\+\_\+n\+\_\+req}}
\index{wfm\+\_\+in\+\_\+pct\+\_\+reset\+\_\+n\+\_\+req@{wfm\+\_\+in\+\_\+pct\+\_\+reset\+\_\+n\+\_\+req}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{wfm\+\_\+in\+\_\+pct\+\_\+reset\+\_\+n\+\_\+req}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wfm\+\_\+in\+\_\+pct\+\_\+reset\+\_\+n\+\_\+req} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_a3110497b8c92a847d0fdbea8055ee147}


Definition at line {\bf 80} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!W\+F\+M\+\_\+\+I\+Q\+\_\+\+W\+I\+D\+TH@{W\+F\+M\+\_\+\+I\+Q\+\_\+\+W\+I\+D\+TH}}
\index{W\+F\+M\+\_\+\+I\+Q\+\_\+\+W\+I\+D\+TH@{W\+F\+M\+\_\+\+I\+Q\+\_\+\+W\+I\+D\+TH}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{W\+F\+M\+\_\+\+I\+Q\+\_\+\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf W\+F\+M\+\_\+\+I\+Q\+\_\+\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrxtx__top_a8df7d3b43c9ab2a09dd0bbdcf6b80c35}


Definition at line {\bf 54} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!W\+F\+M\+\_\+\+L\+C\+L\+\_\+\+B\+U\+R\+S\+T\+\_\+\+L\+E\+N\+G\+TH@{W\+F\+M\+\_\+\+L\+C\+L\+\_\+\+B\+U\+R\+S\+T\+\_\+\+L\+E\+N\+G\+TH}}
\index{W\+F\+M\+\_\+\+L\+C\+L\+\_\+\+B\+U\+R\+S\+T\+\_\+\+L\+E\+N\+G\+TH@{W\+F\+M\+\_\+\+L\+C\+L\+\_\+\+B\+U\+R\+S\+T\+\_\+\+L\+E\+N\+G\+TH}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{W\+F\+M\+\_\+\+L\+C\+L\+\_\+\+B\+U\+R\+S\+T\+\_\+\+L\+E\+N\+G\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf W\+F\+M\+\_\+\+L\+C\+L\+\_\+\+B\+U\+R\+S\+T\+\_\+\+L\+E\+N\+G\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrxtx__top_a15cacc23975a9d1277080ea82d574aec}


Definition at line {\bf 49} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!W\+F\+M\+\_\+\+L\+C\+L\+\_\+\+B\+U\+S\+\_\+\+S\+I\+ZE@{W\+F\+M\+\_\+\+L\+C\+L\+\_\+\+B\+U\+S\+\_\+\+S\+I\+ZE}}
\index{W\+F\+M\+\_\+\+L\+C\+L\+\_\+\+B\+U\+S\+\_\+\+S\+I\+ZE@{W\+F\+M\+\_\+\+L\+C\+L\+\_\+\+B\+U\+S\+\_\+\+S\+I\+ZE}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{W\+F\+M\+\_\+\+L\+C\+L\+\_\+\+B\+U\+S\+\_\+\+S\+I\+ZE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf W\+F\+M\+\_\+\+L\+C\+L\+\_\+\+B\+U\+S\+\_\+\+S\+I\+ZE} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrxtx__top_a1d6dd78b4ec557b50af928b6c1876b46}


Definition at line {\bf 48} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!W\+F\+M\+\_\+\+L\+I\+M\+IT@{W\+F\+M\+\_\+\+L\+I\+M\+IT}}
\index{W\+F\+M\+\_\+\+L\+I\+M\+IT@{W\+F\+M\+\_\+\+L\+I\+M\+IT}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{W\+F\+M\+\_\+\+L\+I\+M\+IT}]{\setlength{\rightskip}{0pt plus 5cm}{\bf W\+F\+M\+\_\+\+L\+I\+M\+IT} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4096} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrxtx__top_a5e6877319133c02400032d1a24bb7064}


Definition at line {\bf 41} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!wfm\+\_\+mem\+\_\+addr@{wfm\+\_\+mem\+\_\+addr}}
\index{wfm\+\_\+mem\+\_\+addr@{wfm\+\_\+mem\+\_\+addr}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{wfm\+\_\+mem\+\_\+addr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wfm\+\_\+mem\+\_\+addr} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_a43b8bcf52449c9a10207fd00a59e2b26}


Definition at line {\bf 90} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!wfm\+\_\+mem\+\_\+ba@{wfm\+\_\+mem\+\_\+ba}}
\index{wfm\+\_\+mem\+\_\+ba@{wfm\+\_\+mem\+\_\+ba}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{wfm\+\_\+mem\+\_\+ba}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wfm\+\_\+mem\+\_\+ba} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_ab6b1589b55b87e254d4c9ea18a2a8f5c}


Definition at line {\bf 91} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!wfm\+\_\+mem\+\_\+cas\+\_\+n@{wfm\+\_\+mem\+\_\+cas\+\_\+n}}
\index{wfm\+\_\+mem\+\_\+cas\+\_\+n@{wfm\+\_\+mem\+\_\+cas\+\_\+n}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{wfm\+\_\+mem\+\_\+cas\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wfm\+\_\+mem\+\_\+cas\+\_\+n} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_aa9f8da45d753643b6da0859bcc0538ca}


Definition at line {\bf 93} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!wfm\+\_\+mem\+\_\+cke@{wfm\+\_\+mem\+\_\+cke}}
\index{wfm\+\_\+mem\+\_\+cke@{wfm\+\_\+mem\+\_\+cke}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{wfm\+\_\+mem\+\_\+cke}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wfm\+\_\+mem\+\_\+cke} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_a95b72019a0fb57c9c351b9eb2726b914}


Definition at line {\bf 89} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!wfm\+\_\+mem\+\_\+clk@{wfm\+\_\+mem\+\_\+clk}}
\index{wfm\+\_\+mem\+\_\+clk@{wfm\+\_\+mem\+\_\+clk}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{wfm\+\_\+mem\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wfm\+\_\+mem\+\_\+clk} {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_aa96306293be3b4dd17aa62983357a18a}


Definition at line {\bf 96} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!wfm\+\_\+mem\+\_\+clk\+\_\+n@{wfm\+\_\+mem\+\_\+clk\+\_\+n}}
\index{wfm\+\_\+mem\+\_\+clk\+\_\+n@{wfm\+\_\+mem\+\_\+clk\+\_\+n}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{wfm\+\_\+mem\+\_\+clk\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wfm\+\_\+mem\+\_\+clk\+\_\+n} {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_ae7c449575031765fceea620596318239}


Definition at line {\bf 97} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!wfm\+\_\+mem\+\_\+cs\+\_\+n@{wfm\+\_\+mem\+\_\+cs\+\_\+n}}
\index{wfm\+\_\+mem\+\_\+cs\+\_\+n@{wfm\+\_\+mem\+\_\+cs\+\_\+n}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{wfm\+\_\+mem\+\_\+cs\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wfm\+\_\+mem\+\_\+cs\+\_\+n} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_a3214d8548d1947f4aeae868372287ff2}


Definition at line {\bf 88} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!wfm\+\_\+mem\+\_\+dm@{wfm\+\_\+mem\+\_\+dm}}
\index{wfm\+\_\+mem\+\_\+dm@{wfm\+\_\+mem\+\_\+dm}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{wfm\+\_\+mem\+\_\+dm}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wfm\+\_\+mem\+\_\+dm} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_a543a7e3a2886ac20e3ee0013bf172a4d}


Definition at line {\bf 95} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!wfm\+\_\+mem\+\_\+dq@{wfm\+\_\+mem\+\_\+dq}}
\index{wfm\+\_\+mem\+\_\+dq@{wfm\+\_\+mem\+\_\+dq}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{wfm\+\_\+mem\+\_\+dq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wfm\+\_\+mem\+\_\+dq} {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_a53625f40198d6dfaef1a28682c1adbb7}


Definition at line {\bf 98} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!wfm\+\_\+mem\+\_\+dqs@{wfm\+\_\+mem\+\_\+dqs}}
\index{wfm\+\_\+mem\+\_\+dqs@{wfm\+\_\+mem\+\_\+dqs}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{wfm\+\_\+mem\+\_\+dqs}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wfm\+\_\+mem\+\_\+dqs} {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_ae83ef2dbc5c0d415aafcd1a4db7d95cb}


Definition at line {\bf 99} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!wfm\+\_\+mem\+\_\+odt@{wfm\+\_\+mem\+\_\+odt}}
\index{wfm\+\_\+mem\+\_\+odt@{wfm\+\_\+mem\+\_\+odt}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{wfm\+\_\+mem\+\_\+odt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wfm\+\_\+mem\+\_\+odt} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_a23aa4646881dea9efc19a16c4169a312}


Definition at line {\bf 87} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!wfm\+\_\+mem\+\_\+ras\+\_\+n@{wfm\+\_\+mem\+\_\+ras\+\_\+n}}
\index{wfm\+\_\+mem\+\_\+ras\+\_\+n@{wfm\+\_\+mem\+\_\+ras\+\_\+n}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{wfm\+\_\+mem\+\_\+ras\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wfm\+\_\+mem\+\_\+ras\+\_\+n} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_a000c91f0db53e8483d5055cd3d7edcdd}


Definition at line {\bf 92} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!wfm\+\_\+mem\+\_\+we\+\_\+n@{wfm\+\_\+mem\+\_\+we\+\_\+n}}
\index{wfm\+\_\+mem\+\_\+we\+\_\+n@{wfm\+\_\+mem\+\_\+we\+\_\+n}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{wfm\+\_\+mem\+\_\+we\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wfm\+\_\+mem\+\_\+we\+\_\+n} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_a0d26ddfc07de1714029d78e673d2805d}


Definition at line {\bf 94} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!wfm\+\_\+phy\+\_\+clk@{wfm\+\_\+phy\+\_\+clk}}
\index{wfm\+\_\+phy\+\_\+clk@{wfm\+\_\+phy\+\_\+clk}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{wfm\+\_\+phy\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wfm\+\_\+phy\+\_\+clk} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_ac2c6bf0f19c2dcbc0309af466acc50e7}


Definition at line {\bf 78} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!wfm\+\_\+pll\+\_\+ref\+\_\+clk@{wfm\+\_\+pll\+\_\+ref\+\_\+clk}}
\index{wfm\+\_\+pll\+\_\+ref\+\_\+clk@{wfm\+\_\+pll\+\_\+ref\+\_\+clk}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{wfm\+\_\+pll\+\_\+ref\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wfm\+\_\+pll\+\_\+ref\+\_\+clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_afc195aaf73e504e6afb058a0ff545d37}


Definition at line {\bf 76} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!wfm\+\_\+pll\+\_\+ref\+\_\+clk\+\_\+reset\+\_\+n@{wfm\+\_\+pll\+\_\+ref\+\_\+clk\+\_\+reset\+\_\+n}}
\index{wfm\+\_\+pll\+\_\+ref\+\_\+clk\+\_\+reset\+\_\+n@{wfm\+\_\+pll\+\_\+ref\+\_\+clk\+\_\+reset\+\_\+n}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{wfm\+\_\+pll\+\_\+ref\+\_\+clk\+\_\+reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wfm\+\_\+pll\+\_\+ref\+\_\+clk\+\_\+reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxtx__top_a55b75bc5c3a516c8b0fb29216c411b40}


Definition at line {\bf 77} of file {\bf rxtx\+\_\+top.\+vhd}.

\index{rxtx\+\_\+top@{rxtx\+\_\+top}!W\+F\+M\+\_\+\+W\+F\+M\+\_\+\+I\+N\+F\+I\+F\+O\+\_\+\+S\+I\+ZE@{W\+F\+M\+\_\+\+W\+F\+M\+\_\+\+I\+N\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}}
\index{W\+F\+M\+\_\+\+W\+F\+M\+\_\+\+I\+N\+F\+I\+F\+O\+\_\+\+S\+I\+ZE@{W\+F\+M\+\_\+\+W\+F\+M\+\_\+\+I\+N\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}!rxtx\+\_\+top@{rxtx\+\_\+top}}
\paragraph[{W\+F\+M\+\_\+\+W\+F\+M\+\_\+\+I\+N\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf W\+F\+M\+\_\+\+W\+F\+M\+\_\+\+I\+N\+F\+I\+F\+O\+\_\+\+S\+I\+ZE} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrxtx__top_a58ab2a53bd92a4d03e8736cdac639b44}


Definition at line {\bf 51} of file {\bf rxtx\+\_\+top.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/rxtx\+\_\+top/synth/{\bf rxtx\+\_\+top.\+vhd}\end{DoxyCompactItemize}
