// Seed: 2524367393
module module_0 (
    input  wor  id_0,
    output wand id_1,
    input  tri0 id_2,
    input  tri  id_3
    , id_6,
    output tri1 id_4
);
  wire id_7;
  wor  id_8;
  assign id_8 = id_8 - -1'd0 * id_0 - id_3;
  logic id_9;
  ;
  wire id_10;
  logic [7:0] id_11;
  initial begin : LABEL_0
    id_11[-1] = !id_7 == id_3 + id_10;
  end
  assign id_9 = id_6;
  assign module_1.id_9 = 0;
  assign id_9[1] = -1'b0 + id_0;
  initial $signed(17);
  ;
endmodule
module module_1 #(
    parameter id_10 = 32'd69
) (
    output wor id_0,
    output wor id_1,
    input supply0 id_2,
    input tri id_3,
    output tri0 id_4,
    output tri0 id_5
    , id_16,
    output uwire id_6,
    input wand id_7,
    input tri1 id_8,
    input supply1 id_9,
    input tri1 _id_10,
    output wire id_11,
    input wor id_12,
    output tri1 id_13,
    output wand id_14
);
  always if (1) deassign id_6[id_10 : 1];
  wire id_17;
  xor primCall (id_1, id_17, id_12, id_9, id_3, id_2, id_7, id_18, id_8, id_16);
  logic id_18;
  ;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_3,
      id_12,
      id_1
  );
endmodule
