onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -divider Sync_Signals
add wave -noupdate -label clk -radix hexadecimal /scverify_top/rtl/clk
add wave -noupdate -label Master_rst -radix hexadecimal /scverify_top/rst
add wave -noupdate -label cpp_testbench_active -radix hexadecimal /scverify_top/user_tb/cpp_testbench_active
add wave -noupdate -label rst -radix hexadecimal /scverify_top/rtl/rst
add wave -noupdate -divider DUT
add wave -noupdate -label layer_instruction_in_rsc_rdy -radix hexadecimal /scverify_top/rtl/layer_instruction_in_rsc_rdy
add wave -noupdate -label layer_instruction_in_rsc_vld -radix hexadecimal /scverify_top/rtl/layer_instruction_in_rsc_vld
add wave -noupdate -label layer_instruction_in_rsc_dat -radix hexadecimal /scverify_top/rtl/layer_instruction_in_rsc_dat
add wave -noupdate -label O_data_in_rsc_rdy -radix hexadecimal /scverify_top/rtl/O_data_in_rsc_rdy
add wave -noupdate -label O_data_in_rsc_vld -radix hexadecimal /scverify_top/rtl/O_data_in_rsc_vld
add wave -noupdate -label O_data_in_rsc_dat -radix hexadecimal /scverify_top/rtl/O_data_in_rsc_dat
add wave -noupdate -label O_data_out_rsc_rdy -radix hexadecimal /scverify_top/rtl/O_data_out_rsc_rdy
add wave -noupdate -label O_data_out_rsc_vld -radix hexadecimal /scverify_top/rtl/O_data_out_rsc_vld
add wave -noupdate -label O_data_out_rsc_dat -radix hexadecimal /scverify_top/rtl/O_data_out_rsc_dat
add wave -noupdate -label zero_guard_in_rsc_rdy -radix hexadecimal /scverify_top/rtl/zero_guard_in_rsc_rdy
add wave -noupdate -label zero_guard_in_rsc_vld -radix hexadecimal /scverify_top/rtl/zero_guard_in_rsc_vld
add wave -noupdate -label zero_guard_in_rsc_dat -radix hexadecimal /scverify_top/rtl/zero_guard_in_rsc_dat
add wave -noupdate -label I_data_in_rsc_rdy -radix hexadecimal /scverify_top/rtl/I_data_in_rsc_rdy
add wave -noupdate -label I_data_in_rsc_vld -radix hexadecimal /scverify_top/rtl/I_data_in_rsc_vld
add wave -noupdate -label I_data_in_rsc_dat -radix hexadecimal /scverify_top/rtl/I_data_in_rsc_dat
add wave -noupdate -label W_data_in_rsc_rdy -radix hexadecimal /scverify_top/rtl/W_data_in_rsc_rdy
add wave -noupdate -label W_data_in_rsc_vld -radix hexadecimal /scverify_top/rtl/W_data_in_rsc_vld
add wave -noupdate -label W_data_in_rsc_dat -radix hexadecimal /scverify_top/rtl/W_data_in_rsc_dat
add wave -noupdate -divider OutputCompare
add wave -noupdate -color blue -label O_data_out_data-TRANS# -radix hexadecimal /scverify_top/user_tb/O_data_out_data_comp/_compare_cnt_sig
add wave -noupdate -label O_data_out_data-GOLDEN -radix hexadecimal /scverify_top/user_tb/O_data_out_data_comp/_golden_sig
add wave -noupdate -label O_data_out_data-DUT -radix hexadecimal /scverify_top/user_tb/O_data_out_data_comp/_dut_sig
add wave -noupdate -color red -label O_data_out_data-ERR# -radix hexadecimal /scverify_top/user_tb/O_data_out_data_comp/_error_cnt_sig
add wave -noupdate -divider Active_Processes
add wave -noupdate -label top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000002/CCInst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst -radix hexadecimal /scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000002/CCInst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_staller_inst/run_wen
add wave -noupdate -label top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000002/O_BW_buffer_L1_L2/BW_buffer_up_O_partial_type_1_8_run_inst -radix hexadecimal /scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000002/O_BW_buffer_L1_L2/BW_buffer_up_O_partial_type_1_8_run_inst/BW_buffer_up_O_partial_type_1_8_run_staller_inst/run_wen
add wave -noupdate -label top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000002/O_L3/O_dp_sb_5_10368_8_8_O_partial_type_O_addr_type_L3_run_inst -radix hexadecimal /scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000002/O_L3/O_dp_sb_5_10368_8_8_O_partial_type_O_addr_type_L3_run_inst/O_dp_sb_5_10368_8_8_O_partial_type_O_addr_type_L3_run_staller_inst/run_wen
add wave -noupdate -label top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000002/O_L2/O_dp_sb_5_1728_8_8_O_partial_type_O_addr_type_L2_run_inst -radix hexadecimal /scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000002/O_L2/O_dp_sb_5_1728_8_8_O_partial_type_O_addr_type_L2_run_inst/O_dp_sb_5_1728_8_8_O_partial_type_O_addr_type_L2_run_staller_inst/run_wen
add wave -noupdate -label top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000002/PE/rf_5_32_64_64_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst -radix hexadecimal /scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000002/PE/rf_5_32_64_64_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/rf_5_32_64_64_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_staller_inst/run_wen
add wave -noupdate -label deadlock -radix hexadecimal /scverify_top/deadlocked
add wave -noupdate /scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000002/O_L3/mem_rsc_comp/mem
add wave -noupdate /scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000002/O_L2/mem_rsc_comp/mem
add wave -noupdate /scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000002/PE/rf_5_32_64_64_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/O_mem_0_sva
add wave -noupdate /scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000002/PE/rf_5_32_64_64_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/O_mem_1_sva
add wave -noupdate /scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000002/PE/rf_5_32_64_64_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/O_mem_2_sva
add wave -noupdate /scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000002/PE/rf_5_32_64_64_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/O_mem_3_sva
add wave -noupdate /scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000002/PE/rf_5_32_64_64_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/O_mem_4_sva
add wave -noupdate /scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000002/PE/rf_5_32_64_64_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/O_mem_5_sva
add wave -noupdate /scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000002/PE/rf_5_32_64_64_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/O_mem_6_sva
add wave -noupdate /scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000002/PE/rf_5_32_64_64_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/O_mem_7_sva
add wave -noupdate /scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000002/PE/rf_5_32_64_64_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/O_mem_8_sva
add wave -noupdate /scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000002/PE/rf_5_32_64_64_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/O_mem_9_sva
add wave -noupdate /scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000002/PE/rf_5_32_64_64_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/O_mem_10_sva
add wave -noupdate /scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000002/PE/rf_5_32_64_64_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/O_mem_11_sva
add wave -noupdate /scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000002/PE/rf_5_32_64_64_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/O_mem_12_sva
add wave -noupdate /scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000002/PE/rf_5_32_64_64_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/O_mem_13_sva
add wave -noupdate /scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000002/PE/rf_5_32_64_64_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/O_mem_14_sva
add wave -noupdate /scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000002/PE/rf_5_32_64_64_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/O_mem_15_sva
add wave -noupdate /scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000002/PE/rf_5_32_64_64_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/O_mem_16_sva
add wave -noupdate /scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000002/PE/rf_5_32_64_64_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/O_mem_17_sva
add wave -noupdate /scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000002/PE/rf_5_32_64_64_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/O_mem_18_sva
add wave -noupdate /scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000002/PE/rf_5_32_64_64_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/O_mem_19_sva
add wave -noupdate /scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000002/PE/rf_5_32_64_64_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/O_mem_20_sva
add wave -noupdate /scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000002/PE/rf_5_32_64_64_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/O_mem_21_sva
add wave -noupdate /scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000002/PE/rf_5_32_64_64_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/O_mem_22_sva
add wave -noupdate /scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000002/PE/rf_5_32_64_64_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/O_mem_23_sva
add wave -noupdate /scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000002/PE/rf_5_32_64_64_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/O_mem_24_sva
add wave -noupdate /scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000002/PE/rf_5_32_64_64_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/O_mem_25_sva
add wave -noupdate /scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000002/PE/rf_5_32_64_64_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/O_mem_26_sva
add wave -noupdate /scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000002/PE/rf_5_32_64_64_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/O_mem_27_sva
add wave -noupdate /scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000002/PE/rf_5_32_64_64_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/O_mem_28_sva
add wave -noupdate /scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000002/PE/rf_5_32_64_64_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/O_mem_29_sva
add wave -noupdate /scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000002/PE/rf_5_32_64_64_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/O_mem_30_sva
add wave -noupdate /scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000002/PE/rf_5_32_64_64_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/O_mem_31_sva
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {1966285000 ps} 0} {{Cursor 2} {25000 ps} 0}
quietly wave cursor active 2
configure wave -namecolwidth 214
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {0 ps} {178487296 ps}
