{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1687373050085 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.v soc_system.BAK.v " "Backing up file \"soc_system/synthesis/soc_system.v\" to \"soc_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1687373050085 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1687373050086 ""}
{ "Info" "" "" "2023.06.21.15:44:22 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2023.06.21.15:44:22 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1687373062014 ""}
{ "Info" "" "" "2023.06.21.15:44:22 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2023.06.21.15:44:22 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1687373062046 ""}
{ "Info" "soc_system_generation.rpt" "" "2023.06.21.15:44:32 Info: Saving generation log to /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system" {  } {  } 0 0 "2023.06.21.15:44:32 Info: Saving generation log to /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system" 0 0 "Shell" 0 -1 1687373072482 ""}
{ "Info" "" "" "2023.06.21.15:44:32 Info: Starting: Create simulation model" {  } {  } 0 0 "2023.06.21.15:44:32 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1687373072482 ""}
{ "Info" "simulation --family="Cyclone V" --part=5CSEBA6U23I7" "" "2023.06.21.15:44:32 Info: qsys-generate /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system" {  } {  } 0 0 "2023.06.21.15:44:32 Info: qsys-generate /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system" 0 0 "Shell" 0 -1 1687373072485 ""}
{ "Info" "soc_system.qsys" "" "2023.06.21.15:44:32 Info: Loading DE10_NANO_SoC_GHRD" {  } {  } 0 0 "2023.06.21.15:44:32 Info: Loading DE10_NANO_SoC_GHRD" 0 0 "Shell" 0 -1 1687373072527 ""}
{ "Info" "" "" "2023.06.21.15:44:32 Info: Reading input file" {  } {  } 0 0 "2023.06.21.15:44:32 Info: Reading input file" 0 0 "Shell" 0 -1 1687373072538 ""}
{ "Info" "" "" "2023.06.21.15:44:32 Info: Adding ILC \[interrupt_latency_counter 20.1\]" {  } {  } 0 0 "2023.06.21.15:44:32 Info: Adding ILC \[interrupt_latency_counter 20.1\]" 0 0 "Shell" 0 -1 1687373072540 ""}
{ "Info" "" "" "2023.06.21.15:44:32 Info: Parameterizing module ILC" {  } {  } 0 0 "2023.06.21.15:44:32 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1687373072540 ""}
{ "Info" "" "" "2023.06.21.15:44:32 Info: Adding button_pio \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2023.06.21.15:44:32 Info: Adding button_pio \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1687373072540 ""}
{ "Info" "" "" "2023.06.21.15:44:32 Info: Parameterizing module button_pio" {  } {  } 0 0 "2023.06.21.15:44:32 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1687373072540 ""}
{ "Info" "" "" "2023.06.21.15:44:32 Info: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 0 "2023.06.21.15:44:32 Info: Adding clk_0 \[clock_source 20.1\]" 0 0 "Shell" 0 -1 1687373072541 ""}
{ "Info" "" "" "2023.06.21.15:44:32 Info: Parameterizing module clk_0" {  } {  } 0 0 "2023.06.21.15:44:32 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1687373072541 ""}
{ "Info" "" "" "2023.06.21.15:44:32 Info: Adding dipsw_pio \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2023.06.21.15:44:32 Info: Adding dipsw_pio \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1687373072542 ""}
{ "Info" "" "" "2023.06.21.15:44:32 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2023.06.21.15:44:32 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1687373072542 ""}
{ "Info" "" "" "2023.06.21.15:44:32 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 20.1\]" {  } {  } 0 0 "2023.06.21.15:44:32 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 20.1\]" 0 0 "Shell" 0 -1 1687373072542 ""}
{ "Info" "" "" "2023.06.21.15:44:32 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2023.06.21.15:44:32 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1687373072543 ""}
{ "Info" "" "" "2023.06.21.15:44:32 Info: Adding fpga_only_master \[altera_jtag_avalon_master 20.1\]" {  } {  } 0 0 "2023.06.21.15:44:32 Info: Adding fpga_only_master \[altera_jtag_avalon_master 20.1\]" 0 0 "Shell" 0 -1 1687373072543 ""}
{ "Info" "" "" "2023.06.21.15:44:32 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2023.06.21.15:44:32 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1687373072543 ""}
{ "Info" "" "" "2023.06.21.15:44:32 Info: Adding hps_0 \[altera_hps 20.1\]" {  } {  } 0 0 "2023.06.21.15:44:32 Info: Adding hps_0 \[altera_hps 20.1\]" 0 0 "Shell" 0 -1 1687373072544 ""}
{ "Info" "" "" "2023.06.21.15:44:32 Info: Parameterizing module hps_0" {  } {  } 0 0 "2023.06.21.15:44:32 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1687373072545 ""}
{ "Info" "" "" "2023.06.21.15:44:32 Info: Adding hps_only_master \[altera_jtag_avalon_master 20.1\]" {  } {  } 0 0 "2023.06.21.15:44:32 Info: Adding hps_only_master \[altera_jtag_avalon_master 20.1\]" 0 0 "Shell" 0 -1 1687373072549 ""}
{ "Info" "" "" "2023.06.21.15:44:32 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2023.06.21.15:44:32 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1687373072549 ""}
{ "Info" "" "" "2023.06.21.15:44:32 Info: Adding jtag_uart \[altera_avalon_jtag_uart 20.1\]" {  } {  } 0 0 "2023.06.21.15:44:32 Info: Adding jtag_uart \[altera_avalon_jtag_uart 20.1\]" 0 0 "Shell" 0 -1 1687373072549 ""}
{ "Info" "" "" "2023.06.21.15:44:32 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2023.06.21.15:44:32 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1687373072549 ""}
{ "Info" "" "" "2023.06.21.15:44:32 Info: Adding led_pio \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2023.06.21.15:44:32 Info: Adding led_pio \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1687373072550 ""}
{ "Info" "" "" "2023.06.21.15:44:32 Info: Parameterizing module led_pio" {  } {  } 0 0 "2023.06.21.15:44:32 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1687373072550 ""}
{ "Info" "" "" "2023.06.21.15:44:32 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 20.1\]" {  } {  } 0 0 "2023.06.21.15:44:32 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 20.1\]" 0 0 "Shell" 0 -1 1687373072550 ""}
{ "Info" "" "" "2023.06.21.15:44:32 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2023.06.21.15:44:32 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1687373072551 ""}
{ "Info" "" "" "2023.06.21.15:44:32 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 20.1\]" {  } {  } 0 0 "2023.06.21.15:44:32 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 20.1\]" 0 0 "Shell" 0 -1 1687373072551 ""}
{ "Info" "" "" "2023.06.21.15:44:32 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2023.06.21.15:44:32 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1687373072551 ""}
{ "Info" "" "" "2023.06.21.15:44:32 Info: Building connections" {  } {  } 0 0 "2023.06.21.15:44:32 Info: Building connections" 0 0 "Shell" 0 -1 1687373072552 ""}
{ "Info" "" "" "2023.06.21.15:44:32 Info: Parameterizing connections" {  } {  } 0 0 "2023.06.21.15:44:32 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1687373072553 ""}
{ "Info" "" "" "2023.06.21.15:44:32 Info: Validating" {  } {  } 0 0 "2023.06.21.15:44:32 Info: Validating" 0 0 "Shell" 0 -1 1687373072554 ""}
{ "Info" "" "" "2023.06.21.15:44:36 Info: Done reading input file" {  } {  } 0 0 "2023.06.21.15:44:36 Info: Done reading input file" 0 0 "Shell" 0 -1 1687373076400 ""}
{ "Info" "" "" "2023.06.21.15:44:37 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.06.21.15:44:37 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1687373077675 ""}
{ "Info" "" "" "2023.06.21.15:44:37 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.06.21.15:44:37 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1687373077675 ""}
{ "Info" "" "" "2023.06.21.15:44:37 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2023.06.21.15:44:37 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1687373077675 ""}
{ "Info" "" "" "2023.06.21.15:44:37 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2023.06.21.15:44:37 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1687373077675 ""}
{ "Info" "" "" "2023.06.21.15:44:37 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2023.06.21.15:44:37 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1687373077678 ""}
{ "Info" "" "" "2023.06.21.15:44:37 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2023.06.21.15:44:37 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1687373077678 ""}
{ "Info" "" "" "2023.06.21.15:44:37 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2023.06.21.15:44:37 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1687373077678 ""}
{ "Info" "" "" "2023.06.21.15:44:38 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" {  } {  } 0 0 "2023.06.21.15:44:38 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1687373078956 ""}
{ "Info" "" "" "2023.06.21.15:44:41 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2023.06.21.15:44:41 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1687373081183 ""}
{ "Info" "" "" "2023.06.21.15:44:42 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2023.06.21.15:44:42 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1687373082257 ""}
{ "Info" "" "" "2023.06.21.15:44:42 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 0 "2023.06.21.15:44:42 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." 0 0 "Shell" 0 -1 1687373082457 ""}
{ "Info" "" "" "2023.06.21.15:44:42 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2023.06.21.15:44:42 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1687373082457 ""}
{ "Info" "" "" "2023.06.21.15:44:42 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2023.06.21.15:44:42 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1687373082457 ""}
{ "Info" "" "" "2023.06.21.15:44:42 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2023.06.21.15:44:42 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1687373082457 ""}
{ "Warning" "" "" "2023.06.21.15:44:42 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2023.06.21.15:44:42 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1687373082631 ""}
{ "Warning" "" "" "2023.06.21.15:44:42 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2023.06.21.15:44:42 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1687373082631 ""}
{ "Warning" "" "" "2023.06.21.15:44:42 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2023.06.21.15:44:42 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1687373082632 ""}
{ "Warning" "" "" "2023.06.21.15:44:42 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2023.06.21.15:44:42 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1687373082632 ""}
{ "Info" "" "" "2023.06.21.15:44:44 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2023.06.21.15:44:44 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1687373084779 ""}
{ "Info" "" "" "2023.06.21.15:44:44 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2023.06.21.15:44:44 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1687373084837 ""}
{ "Info" "  ]" "" "2023.06.21.15:44:44 Info: button_pio:   Generation command is \[exec /home/laptel/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/laptel/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/laptel/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/laptel/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt9529_4202806167876010096.dir/0003_button_pio_gen/ --quartus_dir=/home/laptel/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9529_4202806167876010096.dir/0003_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9529_4202806167876010096.dir/0003_button_pio_gen" {  } {  } 0 0 "2023.06.21.15:44:44 Info: button_pio:   Generation command is \[exec /home/laptel/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/laptel/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/laptel/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/laptel/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt9529_4202806167876010096.dir/0003_button_pio_gen/ --quartus_dir=/home/laptel/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9529_4202806167876010096.dir/0003_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9529_4202806167876010096.dir/0003_button_pio_gen" 0 0 "Shell" 0 -1 1687373084837 ""}
{ "Info" "" "" "2023.06.21.15:44:45 Info: button_pio: perl: warning: Setting locale failed." {  } {  } 0 0 "2023.06.21.15:44:45 Info: button_pio: perl: warning: Setting locale failed." 0 0 "Shell" 0 -1 1687373085181 ""}
{ "Info" "" "" "2023.06.21.15:44:45 Info: button_pio: perl: warning: Please check that your locale settings:" {  } {  } 0 0 "2023.06.21.15:44:45 Info: button_pio: perl: warning: Please check that your locale settings:" 0 0 "Shell" 0 -1 1687373085181 ""}
{ "Info" "" "" "2023.06.21.15:44:45 Info: button_pio:     LANGUAGE = \"pt_BR:pt:en\"," {  } {  } 0 0 "2023.06.21.15:44:45 Info: button_pio:     LANGUAGE = \"pt_BR:pt:en\"," 0 0 "Shell" 0 -1 1687373085181 ""}
{ "Info" "" "" "2023.06.21.15:44:45 Info: button_pio:     LC_ALL = (unset)," {  } {  } 0 0 "2023.06.21.15:44:45 Info: button_pio:     LC_ALL = (unset)," 0 0 "Shell" 0 -1 1687373085181 ""}
{ "Info" "" "" "2023.06.21.15:44:45 Info: button_pio:     LC_CTYPE = \"en_US.UTF-8\"," {  } {  } 0 0 "2023.06.21.15:44:45 Info: button_pio:     LC_CTYPE = \"en_US.UTF-8\"," 0 0 "Shell" 0 -1 1687373085181 ""}
{ "Info" "" "" "2023.06.21.15:44:45 Info: button_pio:     LANG = \"C\"" {  } {  } 0 0 "2023.06.21.15:44:45 Info: button_pio:     LANG = \"C\"" 0 0 "Shell" 0 -1 1687373085181 ""}
{ "Info" "" "" "2023.06.21.15:44:45 Info: button_pio:     are supported and installed on your system." {  } {  } 0 0 "2023.06.21.15:44:45 Info: button_pio:     are supported and installed on your system." 0 0 "Shell" 0 -1 1687373085181 ""}
{ "Info" "" "" "2023.06.21.15:44:45 Info: button_pio: perl: warning: Falling back to the standard locale (\"C\")." {  } {  } 0 0 "2023.06.21.15:44:45 Info: button_pio: perl: warning: Falling back to the standard locale (\"C\")." 0 0 "Shell" 0 -1 1687373085182 ""}
{ "Info" "" "" "2023.06.21.15:44:45 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2023.06.21.15:44:45 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1687373085182 ""}
{ "Info" "" "" "2023.06.21.15:44:45 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2023.06.21.15:44:45 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1687373085183 ""}
{ "Info" "" "" "2023.06.21.15:44:45 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2023.06.21.15:44:45 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1687373085234 ""}
{ "Info" "  ]" "" "2023.06.21.15:44:45 Info: dipsw_pio:   Generation command is \[exec /home/laptel/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/laptel/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/laptel/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/laptel/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt9529_4202806167876010096.dir/0004_dipsw_pio_gen/ --quartus_dir=/home/laptel/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9529_4202806167876010096.dir/0004_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9529_4202806167876010096.dir/0004_dipsw_pio_gen" {  } {  } 0 0 "2023.06.21.15:44:45 Info: dipsw_pio:   Generation command is \[exec /home/laptel/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/laptel/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/laptel/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/laptel/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt9529_4202806167876010096.dir/0004_dipsw_pio_gen/ --quartus_dir=/home/laptel/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9529_4202806167876010096.dir/0004_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9529_4202806167876010096.dir/0004_dipsw_pio_gen" 0 0 "Shell" 0 -1 1687373085235 ""}
{ "Info" "" "" "2023.06.21.15:44:45 Info: dipsw_pio: perl: warning: Setting locale failed." {  } {  } 0 0 "2023.06.21.15:44:45 Info: dipsw_pio: perl: warning: Setting locale failed." 0 0 "Shell" 0 -1 1687373085369 ""}
{ "Info" "" "" "2023.06.21.15:44:45 Info: dipsw_pio: perl: warning: Please check that your locale settings:" {  } {  } 0 0 "2023.06.21.15:44:45 Info: dipsw_pio: perl: warning: Please check that your locale settings:" 0 0 "Shell" 0 -1 1687373085369 ""}
{ "Info" "" "" "2023.06.21.15:44:45 Info: dipsw_pio:     LANGUAGE = \"pt_BR:pt:en\"," {  } {  } 0 0 "2023.06.21.15:44:45 Info: dipsw_pio:     LANGUAGE = \"pt_BR:pt:en\"," 0 0 "Shell" 0 -1 1687373085369 ""}
{ "Info" "" "" "2023.06.21.15:44:45 Info: dipsw_pio:     LC_ALL = (unset)," {  } {  } 0 0 "2023.06.21.15:44:45 Info: dipsw_pio:     LC_ALL = (unset)," 0 0 "Shell" 0 -1 1687373085369 ""}
{ "Info" "" "" "2023.06.21.15:44:45 Info: dipsw_pio:     LC_CTYPE = \"en_US.UTF-8\"," {  } {  } 0 0 "2023.06.21.15:44:45 Info: dipsw_pio:     LC_CTYPE = \"en_US.UTF-8\"," 0 0 "Shell" 0 -1 1687373085369 ""}
{ "Info" "" "" "2023.06.21.15:44:45 Info: dipsw_pio:     LANG = \"C\"" {  } {  } 0 0 "2023.06.21.15:44:45 Info: dipsw_pio:     LANG = \"C\"" 0 0 "Shell" 0 -1 1687373085369 ""}
{ "Info" "" "" "2023.06.21.15:44:45 Info: dipsw_pio:     are supported and installed on your system." {  } {  } 0 0 "2023.06.21.15:44:45 Info: dipsw_pio:     are supported and installed on your system." 0 0 "Shell" 0 -1 1687373085369 ""}
{ "Info" "" "" "2023.06.21.15:44:45 Info: dipsw_pio: perl: warning: Falling back to the standard locale (\"C\")." {  } {  } 0 0 "2023.06.21.15:44:45 Info: dipsw_pio: perl: warning: Falling back to the standard locale (\"C\")." 0 0 "Shell" 0 -1 1687373085369 ""}
{ "Info" "" "" "2023.06.21.15:44:45 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2023.06.21.15:44:45 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1687373085370 ""}
{ "Info" "" "" "2023.06.21.15:44:45 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2023.06.21.15:44:45 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1687373085370 ""}
{ "Info" "" "" "2023.06.21.15:44:45 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 0 "2023.06.21.15:44:45 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" 0 0 "Shell" 0 -1 1687373085431 ""}
{ "Info" "" "" "2023.06.21.15:44:45 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2023.06.21.15:44:45 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1687373085433 ""}
{ "Info" "" "" "2023.06.21.15:44:45 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2023.06.21.15:44:45 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1687373085858 ""}
{ "Info" "" "" "2023.06.21.15:44:46 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2023.06.21.15:44:46 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1687373086161 ""}
{ "Info" "" "" "2023.06.21.15:44:46 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2023.06.21.15:44:46 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1687373086878 ""}
{ "Info" "" "" "2023.06.21.15:44:46 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2023.06.21.15:44:46 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1687373086910 ""}
{ "Info" "  ]" "" "2023.06.21.15:44:46 Info: jtag_uart:   Generation command is \[exec /home/laptel/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/laptel/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/laptel/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/laptel/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt9529_4202806167876010096.dir/0005_jtag_uart_gen/ --quartus_dir=/home/laptel/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9529_4202806167876010096.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9529_4202806167876010096.dir/0005_jtag_uart_gen" {  } {  } 0 0 "2023.06.21.15:44:46 Info: jtag_uart:   Generation command is \[exec /home/laptel/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/laptel/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/laptel/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/laptel/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt9529_4202806167876010096.dir/0005_jtag_uart_gen/ --quartus_dir=/home/laptel/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9529_4202806167876010096.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9529_4202806167876010096.dir/0005_jtag_uart_gen" 0 0 "Shell" 0 -1 1687373086910 ""}
{ "Info" "" "" "2023.06.21.15:44:47 Info: jtag_uart: perl: warning: Setting locale failed." {  } {  } 0 0 "2023.06.21.15:44:47 Info: jtag_uart: perl: warning: Setting locale failed." 0 0 "Shell" 0 -1 1687373087049 ""}
{ "Info" "" "" "2023.06.21.15:44:47 Info: jtag_uart: perl: warning: Please check that your locale settings:" {  } {  } 0 0 "2023.06.21.15:44:47 Info: jtag_uart: perl: warning: Please check that your locale settings:" 0 0 "Shell" 0 -1 1687373087049 ""}
{ "Info" "" "" "2023.06.21.15:44:47 Info: jtag_uart:     LANGUAGE = \"pt_BR:pt:en\"," {  } {  } 0 0 "2023.06.21.15:44:47 Info: jtag_uart:     LANGUAGE = \"pt_BR:pt:en\"," 0 0 "Shell" 0 -1 1687373087050 ""}
{ "Info" "" "" "2023.06.21.15:44:47 Info: jtag_uart:     LC_ALL = (unset)," {  } {  } 0 0 "2023.06.21.15:44:47 Info: jtag_uart:     LC_ALL = (unset)," 0 0 "Shell" 0 -1 1687373087050 ""}
{ "Info" "" "" "2023.06.21.15:44:47 Info: jtag_uart:     LC_CTYPE = \"en_US.UTF-8\"," {  } {  } 0 0 "2023.06.21.15:44:47 Info: jtag_uart:     LC_CTYPE = \"en_US.UTF-8\"," 0 0 "Shell" 0 -1 1687373087050 ""}
{ "Info" "" "" "2023.06.21.15:44:47 Info: jtag_uart:     LANG = \"C\"" {  } {  } 0 0 "2023.06.21.15:44:47 Info: jtag_uart:     LANG = \"C\"" 0 0 "Shell" 0 -1 1687373087050 ""}
{ "Info" "" "" "2023.06.21.15:44:47 Info: jtag_uart:     are supported and installed on your system." {  } {  } 0 0 "2023.06.21.15:44:47 Info: jtag_uart:     are supported and installed on your system." 0 0 "Shell" 0 -1 1687373087050 ""}
{ "Info" "" "" "2023.06.21.15:44:47 Info: jtag_uart: perl: warning: Falling back to the standard locale (\"C\")." {  } {  } 0 0 "2023.06.21.15:44:47 Info: jtag_uart: perl: warning: Falling back to the standard locale (\"C\")." 0 0 "Shell" 0 -1 1687373087050 ""}
{ "Info" "" "" "2023.06.21.15:44:47 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2023.06.21.15:44:47 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1687373087051 ""}
{ "Info" "" "" "2023.06.21.15:44:47 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2023.06.21.15:44:47 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1687373087051 ""}
{ "Info" "" "" "2023.06.21.15:44:47 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2023.06.21.15:44:47 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1687373087085 ""}
{ "Info" "  ]" "" "2023.06.21.15:44:47 Info: led_pio:   Generation command is \[exec /home/laptel/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/laptel/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/laptel/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/laptel/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt9529_4202806167876010096.dir/0006_led_pio_gen/ --quartus_dir=/home/laptel/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9529_4202806167876010096.dir/0006_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9529_4202806167876010096.dir/0006_led_pio_gen" {  } {  } 0 0 "2023.06.21.15:44:47 Info: led_pio:   Generation command is \[exec /home/laptel/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/laptel/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/laptel/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/laptel/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt9529_4202806167876010096.dir/0006_led_pio_gen/ --quartus_dir=/home/laptel/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9529_4202806167876010096.dir/0006_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9529_4202806167876010096.dir/0006_led_pio_gen" 0 0 "Shell" 0 -1 1687373087085 ""}
{ "Info" "" "" "2023.06.21.15:44:47 Info: led_pio: perl: warning: Setting locale failed." {  } {  } 0 0 "2023.06.21.15:44:47 Info: led_pio: perl: warning: Setting locale failed." 0 0 "Shell" 0 -1 1687373087182 ""}
{ "Info" "" "" "2023.06.21.15:44:47 Info: led_pio: perl: warning: Please check that your locale settings:" {  } {  } 0 0 "2023.06.21.15:44:47 Info: led_pio: perl: warning: Please check that your locale settings:" 0 0 "Shell" 0 -1 1687373087182 ""}
{ "Info" "" "" "2023.06.21.15:44:47 Info: led_pio:     LANGUAGE = \"pt_BR:pt:en\"," {  } {  } 0 0 "2023.06.21.15:44:47 Info: led_pio:     LANGUAGE = \"pt_BR:pt:en\"," 0 0 "Shell" 0 -1 1687373087182 ""}
{ "Info" "" "" "2023.06.21.15:44:47 Info: led_pio:     LC_ALL = (unset)," {  } {  } 0 0 "2023.06.21.15:44:47 Info: led_pio:     LC_ALL = (unset)," 0 0 "Shell" 0 -1 1687373087183 ""}
{ "Info" "" "" "2023.06.21.15:44:47 Info: led_pio:     LC_CTYPE = \"en_US.UTF-8\"," {  } {  } 0 0 "2023.06.21.15:44:47 Info: led_pio:     LC_CTYPE = \"en_US.UTF-8\"," 0 0 "Shell" 0 -1 1687373087183 ""}
{ "Info" "" "" "2023.06.21.15:44:47 Info: led_pio:     LANG = \"C\"" {  } {  } 0 0 "2023.06.21.15:44:47 Info: led_pio:     LANG = \"C\"" 0 0 "Shell" 0 -1 1687373087183 ""}
{ "Info" "" "" "2023.06.21.15:44:47 Info: led_pio:     are supported and installed on your system." {  } {  } 0 0 "2023.06.21.15:44:47 Info: led_pio:     are supported and installed on your system." 0 0 "Shell" 0 -1 1687373087183 ""}
{ "Info" "" "" "2023.06.21.15:44:47 Info: led_pio: perl: warning: Falling back to the standard locale (\"C\")." {  } {  } 0 0 "2023.06.21.15:44:47 Info: led_pio: perl: warning: Falling back to the standard locale (\"C\")." 0 0 "Shell" 0 -1 1687373087183 ""}
{ "Info" "" "" "2023.06.21.15:44:47 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2023.06.21.15:44:47 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1687373087183 ""}
{ "Info" "" "" "2023.06.21.15:44:47 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2023.06.21.15:44:47 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1687373087184 ""}
{ "Info" "" "" "2023.06.21.15:44:47 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2023.06.21.15:44:47 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1687373087186 ""}
{ "Info" "" "" "2023.06.21.15:44:47 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2023.06.21.15:44:47 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1687373087215 ""}
{ "Info" "" "" "2023.06.21.15:44:47 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.21.15:44:47 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687373087369 ""}
{ "Info" "" "" "2023.06.21.15:44:47 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2023.06.21.15:44:47 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1687373087449 ""}
{ "Info" "" "" "2023.06.21.15:44:47 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.21.15:44:47 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687373087838 ""}
{ "Info" "" "" "2023.06.21.15:44:47 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.21.15:44:47 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687373087899 ""}
{ "Info" "" "" "2023.06.21.15:44:47 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.21.15:44:47 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687373087936 ""}
{ "Info" "" "" "2023.06.21.15:44:47 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.21.15:44:47 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687373087974 ""}
{ "Info" "" "" "2023.06.21.15:44:48 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.21.15:44:48 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687373088008 ""}
{ "Info" "" "" "2023.06.21.15:44:48 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.21.15:44:48 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687373088037 ""}
{ "Info" "" "" "2023.06.21.15:44:48 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2023.06.21.15:44:48 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1687373088310 ""}
{ "Info" "" "" "2023.06.21.15:44:48 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2023.06.21.15:44:48 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1687373088408 ""}
{ "Info" "" "" "2023.06.21.15:44:48 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.21.15:44:48 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687373088520 ""}
{ "Info" "" "" "2023.06.21.15:44:48 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2023.06.21.15:44:48 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1687373088578 ""}
{ "Info" "" "" "2023.06.21.15:44:48 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2023.06.21.15:44:48 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1687373088581 ""}
{ "Info" "" "" "2023.06.21.15:44:48 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2023.06.21.15:44:48 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1687373088583 ""}
{ "Info" "" "" "2023.06.21.15:44:48 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2023.06.21.15:44:48 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1687373088585 ""}
{ "Info" "" "" "2023.06.21.15:44:48 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2023.06.21.15:44:48 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1687373088601 ""}
{ "Info" "" "" "2023.06.21.15:44:48 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2023.06.21.15:44:48 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1687373088616 ""}
{ "Info" "" "" "2023.06.21.15:44:48 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2023.06.21.15:44:48 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1687373088620 ""}
{ "Info" "" "" "2023.06.21.15:44:48 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2023.06.21.15:44:48 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1687373088621 ""}
{ "Info" "" "" "2023.06.21.15:44:48 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2023.06.21.15:44:48 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1687373088640 ""}
{ "Info" "" "" "2023.06.21.15:44:48 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2023.06.21.15:44:48 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1687373088663 ""}
{ "Info" "" "" "2023.06.21.15:44:48 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2023.06.21.15:44:48 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1687373088689 ""}
{ "Info" "" "" "2023.06.21.15:44:48 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2023.06.21.15:44:48 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1687373088692 ""}
{ "Info" "" "" "2023.06.21.15:44:48 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2023.06.21.15:44:48 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1687373088694 ""}
{ "Error" "nios2_command_shell.sh make all 2>> stderr.txt":  error: unrecognized command-line option '-mno-hw-div'" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Error during execution of \"/home/laptel/intelFPGA_lite/20.1/quartus/../nios2eds" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Error during execution of \"/home/laptel/intelFPGA_lite/20.1/quartus/../nios2eds" 0 0 "Shell" 0 -1 1687373108525 ""}
{ "Error" "nios2_command_shell.sh make all 2>> stderr.txt":  error: unrecognized command-line option '-mno-hw-mul'" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Error during execution of \"/home/laptel/intelFPGA_lite/20.1/quartus/../nios2eds" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Error during execution of \"/home/laptel/intelFPGA_lite/20.1/quartus/../nios2eds" 0 0 "Shell" 0 -1 1687373108526 ""}
{ "Error" "nios2_command_shell.sh make all 2>> stderr.txt":  error: unrecognized command-line option '-mno-hw-mulx'" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Error during execution of \"/home/laptel/intelFPGA_lite/20.1/quartus/../nios2eds" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Error during execution of \"/home/laptel/intelFPGA_lite/20.1/quartus/../nios2eds" 0 0 "Shell" 0 -1 1687373108526 ""}
{ "Error" "nios2_command_shell.sh make all 2>> stderr.txt":  error: unrecognized command-line option '-mgpopt=global'" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Error during execution of \"/home/laptel/intelFPGA_lite/20.1/quartus/../nios2eds" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Error during execution of \"/home/laptel/intelFPGA_lite/20.1/quartus/../nios2eds" 0 0 "Shell" 0 -1 1687373108526 ""}
{ "Error" "nios2_command_shell.sh make all 2>> stderr.txt" failed" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Execution of command \"/home/laptel/intelFPGA_lite/20.1/quartus/../nios2eds" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Execution of command \"/home/laptel/intelFPGA_lite/20.1/quartus/../nios2eds" 0 0 "Shell" 0 -1 1687373108527 ""}
{ "Error" "sequencer_auto_inst_init.c -DAC_ROM_USER_ADD_0=0_0000_0000_0000 -DAC_ROM_USER_ADD_1=0_0000_0000_1000 -DAC_ROM_MR0=0010000110001 -DAC_ROM_MR0_CALIB= -DAC_ROM_MR0_DLL_RESET=0010100110000 -DAC_ROM_MR1=0000001000100 -DAC_ROM_MR1_OCD_ENABLE= -DAC_ROM_MR2=0000000010000 -DAC_ROM_MR3=0000000000000 -DAC_ROM_MR0_MIRR=0010001001001 -DAC_ROM_MR0_DLL_RESET_MIRR=0010011001000 -DAC_ROM_MR1_MIRR=0000000100100 -DAC_ROM_MR2_MIRR=0000000001000 -DAC_ROM_MR3_MIRR=0000000000000 -DQUARTER_RATE=0 -DHALF_RATE=0 -DFULL_RATE=1 -DNON_DES_CAL=0 -DAP_MODE=0 -DGUARANTEED_READ_BRINGUP_TEST=0 -DMEM_ADDR_WIDTH=13 -DHARD_PHY=1" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: /home/laptel/intelFPGA_lite/20.1/quartus/bin/uniphy_mcc -ac_code sequencer_mc/ac_rom.s -inst_code sequencer_mc/inst_rom.s -ac_rom ../hps_AC_ROM.hex -inst_rom ../hps_inst_ROM.hex -header sequencer/sequencer_auto.h -vheader ../sequencer_auto_h.sv -ac_rom_init sequencer/sequencer_auto_ac_init.c -inst_rom_init sequencer" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: /home/laptel/intelFPGA_lite/20.1/quartus/bin/uniphy_mcc -ac_code sequencer_mc/ac_rom.s -inst_code sequencer_mc/inst_rom.s -ac_rom ../hps_AC_ROM.hex -inst_rom ../hps_inst_ROM.hex -header sequencer/sequencer_auto.h -vheader ../sequencer_auto_h.sv -ac_rom_init sequencer/sequencer_auto_ac_init.c -inst_rom_init sequencer" 0 0 "Shell" 0 -1 1687373108527 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: UniPHY Sequencer Microcode Compiler" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: UniPHY Sequencer Microcode Compiler" 0 0 "Shell" 0 -1 1687373108528 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Copyright (C) 2020  Intel Corporation. All rights reserved." 0 0 "Shell" 0 -1 1687373108528 ""}
{ "Error" "ac_rom.s ..." "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Reading sequencer_mc" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Reading sequencer_mc" 0 0 "Shell" 0 -1 1687373108528 ""}
{ "Error" "inst_rom.s ..." "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Reading sequencer_mc" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Reading sequencer_mc" 0 0 "Shell" 0 -1 1687373108529 ""}
{ "Error" "hps_AC_ROM.hex ..." "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing .." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing .." 0 0 "Shell" 0 -1 1687373108529 ""}
{ "Error" "hps_inst_ROM.hex ..." "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing .." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing .." 0 0 "Shell" 0 -1 1687373108530 ""}
{ "Error" "sequencer_auto_ac_init.c ..." "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1687373108530 ""}
{ "Error" "sequencer_auto_inst_init.c ..." "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1687373108530 ""}
{ "Error" "sequencer_auto.h ..." "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1687373108531 ""}
{ "Error" "sequencer_auto.h ..." "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1687373108531 ""}
{ "Error" "sequencer_auto_h.sv ..." "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing .." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing .." 0 0 "Shell" 0 -1 1687373108531 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Microcode compilation successful" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Microcode compilation successful" 0 0 "Shell" 0 -1 1687373108532 ""}
{ "Error" "nios2-bsp hal sequencer_bsp .. --default_sections_mapping sequencer_mem --use_bootloader DONT_CHANGE" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: /home/laptel/intelFPGA_lite/20.1/quartus/../nios2eds/sdk2/bin" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: /home/laptel/intelFPGA_lite/20.1/quartus/../nios2eds/sdk2/bin" 0 0 "Shell" 0 -1 1687373108532 ""}
{ "Error" "bsp-set-defaults.tcl to set system-dependent settings." "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-bsp: Using /home/laptel/intelFPGA_lite/20.1/nios2eds/sdk2/bin" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-bsp: Using /home/laptel/intelFPGA_lite/20.1/nios2eds/sdk2/bin" 0 0 "Shell" 0 -1 1687373108533 ""}
{ "Error" "settings.bsp exists." "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-bsp: Updating existing BSP because sequencer_bsp" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-bsp: Updating existing BSP because sequencer_bsp" 0 0 "Shell" 0 -1 1687373108533 ""}
{ "Error" "hps.sopcinfo found in .." "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-bsp: Using SOPC design file .." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-bsp: Using SOPC design file .." 0 0 "Shell" 0 -1 1687373108533 ""}
{ "Error" "bsp-set-defaults.tcl default_sections_mapping sequencer_mem use_bootloader DONT_CHANGE "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-bsp: Running \"nios2-bsp-update-settings --settings sequencer_bsp/settings.bsp --bsp-dir sequencer_bsp --sopc ../hps.sopcinfo --script /home/laptel/intelFPGA_lite/20.1/nios2eds/sdk2/bin" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-bsp: Running \"nios2-bsp-update-settings --settings sequencer_bsp/settings.bsp --bsp-dir sequencer_bsp --sopc ../hps.sopcinfo --script /home/laptel/intelFPGA_lite/20.1/nios2eds/sdk2/bin" 0 0 "Shell" 0 -1 1687373108534 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Updating BSP settings..." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Updating BSP settings..." 0 0 "Shell" 0 -1 1687373108534 ""}
{ "Error" "bsp-set-defaults.tcl default_sections_mapping sequencer_mem use_bootloader DONT_CHANGE" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: nios2-bsp-update-settings --settings sequencer_bsp/settings.bsp --bsp-dir sequencer_bsp --sopc ../hps.sopcinfo --script /home/laptel/intelFPGA_lite/20.1/nios2eds/sdk2/bin" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: nios2-bsp-update-settings --settings sequencer_bsp/settings.bsp --bsp-dir sequencer_bsp --sopc ../hps.sopcinfo --script /home/laptel/intelFPGA_lite/20.1/nios2eds/sdk2/bin" 0 0 "Shell" 0 -1 1687373108534 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Initializing BSP components..." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Initializing BSP components..." 0 0 "Shell" 0 -1 1687373108535 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Finished initializing BSP components. Total time taken = 2 seconds" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Finished initializing BSP components. Total time taken = 2 seconds" 0 0 "Shell" 0 -1 1687373108547 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Searching for BSP components with category: os_software_element" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Searching for BSP components with category: os_software_element" 0 0 "Shell" 0 -1 1687373108548 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Initializing SOPC project local software IP" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Initializing SOPC project local software IP" 0 0 "Shell" 0 -1 1687373108548 ""}
{ "Error" "* matched 5 files in 0.00 seconds" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: \[Info\] /tmp/alt9529_4379772991985570745.dir/0006_s0_gen" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: \[Info\] /tmp/alt9529_4379772991985570745.dir/0006_s0_gen" 0 0 "Shell" 0 -1 1687373108548 ""}
{ "Error" "*_sw.tcl matched 0 files in 0.00 seconds" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: \[Info\] /tmp/alt9529_4379772991985570745.dir/0006_s0_gen/*" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: \[Info\] /tmp/alt9529_4379772991985570745.dir/0006_s0_gen/*" 0 0 "Shell" 0 -1 1687373108549 ""}
{ "Error" "*_sw.tcl matched 0 files in 0.00 seconds" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: \[Info\] /tmp/alt9529_4379772991985570745.dir/0006_s0_gen/ip/**" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: \[Info\] /tmp/alt9529_4379772991985570745.dir/0006_s0_gen/ip/**" 0 0 "Shell" 0 -1 1687373108549 ""}
{ "Error" "*_sw.tcl matched 0 files in 0.00 seconds" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: \[Info\] /tmp/alt9529_4379772991985570745.dir/ip/**" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: \[Info\] /tmp/alt9529_4379772991985570745.dir/ip/**" 0 0 "Shell" 0 -1 1687373108550 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Finished initializing SOPC project local software IP. Total time taken = 2 seconds" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Finished initializing SOPC project local software IP. Total time taken = 2 seconds" 0 0 "Shell" 0 -1 1687373108550 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Searching for BSP components with category: driver_element" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Searching for BSP components with category: driver_element" 0 0 "Shell" 0 -1 1687373108550 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Searching for BSP components with category: software_package_element" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Searching for BSP components with category: software_package_element" 0 0 "Shell" 0 -1 1687373108551 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Loading drivers from ensemble report." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Loading drivers from ensemble report." 0 0 "Shell" 0 -1 1687373108551 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Finished loading drivers from ensemble report." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Finished loading drivers from ensemble report." 0 0 "Shell" 0 -1 1687373108551 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Tcl message: \"No STDIO character device\"" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Tcl message: \"No STDIO character device\"" 0 0 "Shell" 0 -1 1687373108552 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Tcl message: \"No system timer device\"" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Tcl message: \"No system timer device\"" 0 0 "Shell" 0 -1 1687373108552 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Tcl message: \"Default linker sections mapped to sequencer_mem\"" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Tcl message: \"Default linker sections mapped to sequencer_mem\"" 0 0 "Shell" 0 -1 1687373108552 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Default memory regions will not be persisted in BSP Settings File." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Default memory regions will not be persisted in BSP Settings File." 0 0 "Shell" 0 -1 1687373108553 ""}
{ "Error" "settings.bsp"" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer_bsp" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer_bsp" 0 0 "Shell" 0 -1 1687373108553 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: BSP settings updated" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: BSP settings updated" 0 0 "Shell" 0 -1 1687373108553 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generating BSP files..." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generating BSP files..." 0 0 "Shell" 0 -1 1687373108554 ""}
{ "Error" "sequencer_bsp"" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generating BSP files in \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generating BSP files in \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software" 0 0 "Shell" 0 -1 1687373108554 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Default memory regions will not be persisted in BSP Settings File." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Default memory regions will not be persisted in BSP Settings File." 0 0 "Shell" 0 -1 1687373108554 ""}
{ "Error" "settings.bsp"" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer_bsp" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer_bsp" 0 0 "Shell" 0 -1 1687373108554 ""}
{ "Error" "summary.html"" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer_bsp" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer_bsp" 0 0 "Shell" 0 -1 1687373108555 ""}
{ "Error" "system.h"" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer_bsp" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer_bsp" 0 0 "Shell" 0 -1 1687373108555 ""}
{ "Error" "alt_sys_init.c"" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer_bsp" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer_bsp" 0 0 "Shell" 0 -1 1687373108555 ""}
{ "Error" "public.mk"" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer_bsp" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer_bsp" 0 0 "Shell" 0 -1 1687373108556 ""}
{ "Error" "mem_init.mk"" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer_bsp" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer_bsp" 0 0 "Shell" 0 -1 1687373108556 ""}
{ "Error" "linker.x"" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer_bsp" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer_bsp" 0 0 "Shell" 0 -1 1687373108556 ""}
{ "Error" "linker.h"" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer_bsp" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer_bsp" 0 0 "Shell" 0 -1 1687373108557 ""}
{ "Error" "memory.gdb"" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer_bsp" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer_bsp" 0 0 "Shell" 0 -1 1687373108557 ""}
{ "Error" "Makefile"" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer_bsp" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer_bsp" 0 0 "Shell" 0 -1 1687373108557 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Finished generating BSP files. Total time taken = 2 seconds" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Finished generating BSP files. Total time taken = 2 seconds" 0 0 "Shell" 0 -1 1687373108557 ""}
{ "Error" "sequencer_bsp"" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: BSP files generated in \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: BSP files generated in \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software" 0 0 "Shell" 0 -1 1687373108558 ""}
{ "Error" "nios2-app-generate-makefile --bsp-dir sequencer_bsp --app-dir sequencer --elf-name sequencer.elf --set OBJDUMP_INCLUDE_SOURCE 1 --set APP_CFLAGS_DEFINED_SYMBOLS -DSTACK_POINTER=0x17ff0 --set APP_CFLAGS_OPTIMIZATION "-Os --param max-inline-insns-single=1000  -fno-partial-inlining -fno-zero-initialized-in-bss" --set APP_CFLAGS_WARNINGS "-Winline -Wall" --src-files sequencer.c sequencer.h tclrpt.c tclrpt.h sequencer_auto_ac_init.c sequencer_auto_inst_init.c" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: /home/laptel/intelFPGA_lite/20.1/quartus/../nios2eds/sdk2/bin" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: /home/laptel/intelFPGA_lite/20.1/quartus/../nios2eds/sdk2/bin" 0 0 "Shell" 0 -1 1687373108558 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: nios2-app-generate-makefile --bsp-dir sequencer_bsp --app-dir sequencer --elf-name sequencer.elf --set OBJDUMP_INCLUDE_SOURCE 1 --set APP_CFLAGS_DEFINED_SYMBOLS -DSTACK_POINTER=0x17ff0 --set APP_CFLAGS_OPTIMIZATION -Os --param max-inline-insns-single=1000  -fno-partial-inlining -fno-zero-initialized-in-bss --set APP_CFLAGS_WARNINGS -Winline -Wall --src-files sequencer.c sequencer.h tclrpt.c tclrpt.h sequencer_auto_ac_init.c sequencer_auto_inst_init.c" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: nios2-app-generate-makefile --bsp-dir sequencer_bsp --app-dir sequencer --elf-name sequencer.elf --set OBJDUMP_INCLUDE_SOURCE 1 --set APP_CFLAGS_DEFINED_SYMBOLS -DSTACK_POINTER=0x17ff0 --set APP_CFLAGS_OPTIMIZATION -Os --param max-inline-insns-single=1000  -fno-partial-inlining -fno-zero-initialized-in-bss --set APP_CFLAGS_WARNINGS -Winline -Wall --src-files sequencer.c sequencer.h tclrpt.c tclrpt.h sequencer_auto_ac_init.c sequencer_auto_inst_init.c" 0 0 "Shell" 0 -1 1687373108558 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generating application makefile" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generating application makefile" 0 0 "Shell" 0 -1 1687373108559 ""}
{ "Error" "Makefile"" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer" 0 0 "Shell" 0 -1 1687373108559 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Application makefile generated" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: INFO: Application makefile generated" 0 0 "Shell" 0 -1 1687373108559 ""}
{ "Error" "alt_dcache_flush_all.c" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: make -C sequencer_bsp clean altera_nios2_qsys_hal_driver_ASM_LIB_SRCS=HAL/src/crt0.S  hal_C_LIB_SRCS=HAL/src/alt_main.c hal_C_LIB_SRCS+=HAL/src/alt_load.c  altera_nios2_qsys_hal_driver_C_LIB_SRCS=HAL/src/altera_nios2_qsys_irq.c altera_nios2_qsys_hal_driver_C_LIB_SRCS+=HAL/src/alt_icache_flush_all.c altera_nios2_qsys_hal_driver_C_LIB_SRCS+=HAL/src" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: make -C sequencer_bsp clean altera_nios2_qsys_hal_driver_ASM_LIB_SRCS=HAL/src/crt0.S  hal_C_LIB_SRCS=HAL/src/alt_main.c hal_C_LIB_SRCS+=HAL/src/alt_load.c  altera_nios2_qsys_hal_driver_C_LIB_SRCS=HAL/src/altera_nios2_qsys_irq.c altera_nios2_qsys_hal_driver_C_LIB_SRCS+=HAL/src/alt_icache_flush_all.c altera_nios2_qsys_hal_driver_C_LIB_SRCS+=HAL/src" 0 0 "Shell" 0 -1 1687373108559 ""}
{ "Error" "sequencer_bsp'" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: make\[1\]: Entering directory '/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: make\[1\]: Entering directory '/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software" 0 0 "Shell" 0 -1 1687373108560 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: \[BSP clean complete\]" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: \[BSP clean complete\]" 0 0 "Shell" 0 -1 1687373108560 ""}
{ "Error" "sequencer_bsp'" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: make\[1\]: Leaving directory '/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: make\[1\]: Leaving directory '/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software" 0 0 "Shell" 0 -1 1687373108560 ""}
{ "Error" "alt_dcache_flush_all.c" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: make -C sequencer clean all altera_nios2_qsys_hal_driver_ASM_LIB_SRCS=HAL/src/crt0.S  hal_C_LIB_SRCS=HAL/src/alt_main.c hal_C_LIB_SRCS+=HAL/src/alt_load.c  altera_nios2_qsys_hal_driver_C_LIB_SRCS=HAL/src/altera_nios2_qsys_irq.c altera_nios2_qsys_hal_driver_C_LIB_SRCS+=HAL/src/alt_icache_flush_all.c altera_nios2_qsys_hal_driver_C_LIB_SRCS+=HAL/src" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: make -C sequencer clean all altera_nios2_qsys_hal_driver_ASM_LIB_SRCS=HAL/src/crt0.S  hal_C_LIB_SRCS=HAL/src/alt_main.c hal_C_LIB_SRCS+=HAL/src/alt_load.c  altera_nios2_qsys_hal_driver_C_LIB_SRCS=HAL/src/altera_nios2_qsys_irq.c altera_nios2_qsys_hal_driver_C_LIB_SRCS+=HAL/src/alt_icache_flush_all.c altera_nios2_qsys_hal_driver_C_LIB_SRCS+=HAL/src" 0 0 "Shell" 0 -1 1687373108561 ""}
{ "Error" "sequencer'" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: make\[1\]: Entering directory '/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: make\[1\]: Entering directory '/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software" 0 0 "Shell" 0 -1 1687373108561 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: \[sequencer clean complete\]" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: \[sequencer clean complete\]" 0 0 "Shell" 0 -1 1687373108561 ""}
{ "Error" "sequencer_bsp" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Building .." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Building .." 0 0 "Shell" 0 -1 1687373108561 ""}
{ "Error" "sequencer_bsp" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: make --no-print-directory -C .." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: make --no-print-directory -C .." 0 0 "Shell" 0 -1 1687373108562 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Compiling alt_dcache_flush_all.c..." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Compiling alt_dcache_flush_all.c..." 0 0 "Shell" 0 -1 1687373108562 ""}
{ "Error" "alt_dcache_flush_all.c" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_dcache_flush_all.o HAL/src" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_dcache_flush_all.o HAL/src" 0 0 "Shell" 0 -1 1687373108562 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Compiling alt_icache_flush_all.c..." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Compiling alt_icache_flush_all.c..." 0 0 "Shell" 0 -1 1687373108562 ""}
{ "Error" "alt_icache_flush_all.c" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_icache_flush_all.o HAL/src" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_icache_flush_all.o HAL/src" 0 0 "Shell" 0 -1 1687373108563 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Compiling alt_load.c..." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Compiling alt_load.c..." 0 0 "Shell" 0 -1 1687373108563 ""}
{ "Error" "alt_load.c" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_load.o HAL/src" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_load.o HAL/src" 0 0 "Shell" 0 -1 1687373108563 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Compiling alt_main.c..." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Compiling alt_main.c..." 0 0 "Shell" 0 -1 1687373108563 ""}
{ "Error" "alt_main.c" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_main.o HAL/src" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_main.o HAL/src" 0 0 "Shell" 0 -1 1687373108564 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Compiling altera_nios2_qsys_irq.c..." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Compiling altera_nios2_qsys_irq.c..." 0 0 "Shell" 0 -1 1687373108564 ""}
{ "Error" "altera_nios2_qsys_irq.c" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/altera_nios2_qsys_irq.o HAL/src" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/altera_nios2_qsys_irq.o HAL/src" 0 0 "Shell" 0 -1 1687373108564 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Compiling crt0.S..." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Compiling crt0.S..." 0 0 "Shell" 0 -1 1687373108565 ""}
{ "Error" "crt0.S" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-elf-gcc -MP -MMD -c   -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global    -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED  -Wa,-gdwarf2  -o obj/HAL/src/crt0.o HAL/src" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-elf-gcc -MP -MMD -c   -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global    -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED  -Wa,-gdwarf2  -o obj/HAL/src/crt0.o HAL/src" 0 0 "Shell" 0 -1 1687373108565 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Compiling alt_sys_init.c..." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Compiling alt_sys_init.c..." 0 0 "Shell" 0 -1 1687373108565 ""}
{ "Error" "alt_sys_init.o alt_sys_init.c" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj" 0 0 "Shell" 0 -1 1687373108565 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Creating libhal_bsp.a..." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Creating libhal_bsp.a..." 0 0 "Shell" 0 -1 1687373108566 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: rm -f -f libhal_bsp.a" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: rm -f -f libhal_bsp.a" 0 0 "Shell" 0 -1 1687373108566 ""}
{ "Error" "alt_sys_init.o" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-elf-ar -src libhal_bsp.a obj/HAL/src/alt_dcache_flush_all.o obj/HAL/src/alt_icache_flush_all.o obj/HAL/src/alt_load.o obj/HAL/src/alt_main.o obj/HAL/src/altera_nios2_qsys_irq.o obj/HAL/src/crt0.o obj" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: nios2-elf-ar -src libhal_bsp.a obj/HAL/src/alt_dcache_flush_all.o obj/HAL/src/alt_icache_flush_all.o obj/HAL/src/alt_load.o obj/HAL/src/alt_main.o obj/HAL/src/altera_nios2_qsys_irq.o obj/HAL/src/crt0.o obj" 0 0 "Shell" 0 -1 1687373108566 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: \[BSP build complete\]" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: \[BSP build complete\]" 0 0 "Shell" 0 -1 1687373108566 ""}
{ "Error" "sequencer.o" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Compiling sequencer.c to obj/default" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Compiling sequencer.c to obj/default" 0 0 "Shell" 0 -1 1687373108566 ""}
{ "Error" "sequencer.o sequencer.c" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: /home/laptel/de10nano-wd/gcc-arm-10.3-2021.07-x86_64-arm-none-linux-gnueabihf/bin/arm-none-linux-gnueabihf-gcc -xc -MP -MMD -c -I../sequencer_bsp/HAL/inc -I../sequencer_bsp -I../sequencer_bsp/drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED  -DSTACK_POINTER=0x17ff0  -Os --param max-inline-insns-single=1000  -fno-partial-inlining -fno-zero-initialized-in-bss -g -Winline -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global  -o obj/default" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: /home/laptel/de10nano-wd/gcc-arm-10.3-2021.07-x86_64-arm-none-linux-gnueabihf/bin/arm-none-linux-gnueabihf-gcc -xc -MP -MMD -c -I../sequencer_bsp/HAL/inc -I../sequencer_bsp -I../sequencer_bsp/drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED  -DSTACK_POINTER=0x17ff0  -Os --param max-inline-insns-single=1000  -fno-partial-inlining -fno-zero-initialized-in-bss -g -Winline -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global  -o obj/default" 0 0 "Shell" 0 -1 1687373108567 ""}
{ "Error" "sequencer'" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: make\[1\]: Leaving directory '/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: make\[1\]: Leaving directory '/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software" 0 0 "Shell" 0 -1 1687373108567 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: WARNING: The BSP persisted OS version \"9.1\" is not available. The default latest BSP version will be used instead." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: WARNING: The BSP persisted OS version \"9.1\" is not available. The default latest BSP version will be used instead." 0 0 "Shell" 0 -1 1687373108567 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: WARNING: The BSP being loaded used OS version \"9.1\". The BSP version \"20.1\" will be used instead." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: WARNING: The BSP being loaded used OS version \"9.1\". The BSP version \"20.1\" will be used instead." 0 0 "Shell" 0 -1 1687373108568 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: arm-none-linux-gnueabihf-gcc: error: unrecognized command-line option '-mno-hw-div'" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: arm-none-linux-gnueabihf-gcc: error: unrecognized command-line option '-mno-hw-div'" 0 0 "Shell" 0 -1 1687373108568 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: arm-none-linux-gnueabihf-gcc: error: unrecognized command-line option '-mno-hw-mul'" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: arm-none-linux-gnueabihf-gcc: error: unrecognized command-line option '-mno-hw-mul'" 0 0 "Shell" 0 -1 1687373108568 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: arm-none-linux-gnueabihf-gcc: error: unrecognized command-line option '-mno-hw-mulx'" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: arm-none-linux-gnueabihf-gcc: error: unrecognized command-line option '-mno-hw-mulx'" 0 0 "Shell" 0 -1 1687373108568 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: arm-none-linux-gnueabihf-gcc: error: unrecognized command-line option '-mgpopt=global'" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: arm-none-linux-gnueabihf-gcc: error: unrecognized command-line option '-mgpopt=global'" 0 0 "Shell" 0 -1 1687373108568 ""}
{ "Error" "sequencer.o] Error 1" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: make\[1\]: *** \[Makefile:727: obj/default" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: make\[1\]: *** \[Makefile:727: obj/default" 0 0 "Shell" 0 -1 1687373108569 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: make: *** \[Makefile:13: elf\] Error 2" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: make: *** \[Makefile:13: elf\] Error 2" 0 0 "Shell" 0 -1 1687373108569 ""}
{ "Error" "hps_sequencer_mem.hex" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: add_fileset_file: No such file /tmp/alt9529_4379772991985570745.dir/0006_s0_gen" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: add_fileset_file: No such file /tmp/alt9529_4379772991985570745.dir/0006_s0_gen" 0 0 "Shell" 0 -1 1687373108569 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: Generation stopped, 10 or more modules remaining" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: Generation stopped, 10 or more modules remaining" 0 0 "Shell" 0 -1 1687373108570 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Execution of script generate_hps_sdram.tcl failed" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Execution of script generate_hps_sdram.tcl failed" 0 0 "Shell" 0 -1 1687373108570 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:49 Info:" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:49 Info:" 0 0 "Shell" 0 -1 1687373108570 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: ********************************************************************************************************************" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: ********************************************************************************************************************" 0 0 "Shell" 0 -1 1687373108570 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces:" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces:" 0 0 "Shell" 0 -1 1687373108571 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Use qsys-generate for a simpler command-line interface for generating IP." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Use qsys-generate for a simpler command-line interface for generating IP." 0 0 "Shell" 0 -1 1687373108571 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces:" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces:" 0 0 "Shell" 0 -1 1687373108571 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs." 0 0 "Shell" 0 -1 1687373108571 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces:" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces:" 0 0 "Shell" 0 -1 1687373108571 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: ********************************************************************************************************************" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: ********************************************************************************************************************" 0 0 "Shell" 0 -1 1687373108572 ""}
{ "Warning" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:51 Warning: Ignored parameter assignment device=5CSEBA6U23I7" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:51 Warning: Ignored parameter assignment device=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1687373108572 ""}
{ "Warning" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:51 Warning: Ignored parameter assignment extended_family_support=true" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:51 Warning: Ignored parameter assignment extended_family_support=true" 0 0 "Shell" 0 -1 1687373108572 ""}
{ "Warning" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:55 Warning: hps_sdram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:55 Warning: hps_sdram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors" 0 0 "Shell" 0 -1 1687373108572 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:55 Info: hps_sdram.pll_ref_clk: Elaborate: altera_clock_source" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:55 Info: hps_sdram.pll_ref_clk: Elaborate: altera_clock_source" 0 0 "Shell" 0 -1 1687373108572 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:55 Info: hps_sdram.pll_ref_clk:            \$Revision: #1 \$" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:55 Info: hps_sdram.pll_ref_clk:            \$Revision: #1 \$" 0 0 "Shell" 0 -1 1687373108573 ""}
{ "Error" "06 $" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:55 Info: hps_sdram.pll_ref_clk:            \$Date: 2019/10" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:55 Info: hps_sdram.pll_ref_clk:            \$Date: 2019/10" 0 0 "Shell" 0 -1 1687373108573 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:55 Info: hps_sdram.global_reset: Elaborate: altera_reset_source" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:55 Info: hps_sdram.global_reset: Elaborate: altera_reset_source" 0 0 "Shell" 0 -1 1687373108573 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:55 Info: hps_sdram.global_reset:            \$Revision: #1 \$" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:55 Info: hps_sdram.global_reset:            \$Revision: #1 \$" 0 0 "Shell" 0 -1 1687373108573 ""}
{ "Error" "06 $" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:55 Info: hps_sdram.global_reset:            \$Date: 2019/10" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:55 Info: hps_sdram.global_reset:            \$Date: 2019/10" 0 0 "Shell" 0 -1 1687373108574 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:55 Info: hps_sdram.global_reset: Reset is negatively asserted." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:55 Info: hps_sdram.global_reset: Reset is negatively asserted." 0 0 "Shell" 0 -1 1687373108574 ""}
{ "Warning" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:55 Warning: hps_sdram.p0: p0.oct_sharing must be exported, or connected to a matching conduit." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:55 Warning: hps_sdram.p0: p0.oct_sharing must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1687373108574 ""}
{ "Warning" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:55 Warning: hps_sdram.p0: p0.io_int must be exported, or connected to a matching conduit." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:55 Warning: hps_sdram.p0: p0.io_int must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1687373108574 ""}
{ "Warning" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:55 Warning: hps_sdram.sequencer_mem: sequencer_mem.clken1 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:55 Warning: hps_sdram.sequencer_mem: sequencer_mem.clken1 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1687373108575 ""}
{ "Warning" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:55 Warning: hps_sdram.oct: oct.oct must be exported, or connected to a matching conduit." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:55 Warning: hps_sdram.oct: oct.oct must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1687373108575 ""}
{ "Warning" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:55 Warning: hps_sdram.oct: oct.oct_sharing must be exported, or connected to a matching conduit." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:55 Warning: hps_sdram.oct: oct.oct_sharing must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1687373108575 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:55 Info: hps_sdram: Generating altera_mem_if_hps_emif \"hps_sdram\" for SIM_VERILOG" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:55 Info: hps_sdram: Generating altera_mem_if_hps_emif \"hps_sdram\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1687373108575 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:56 Info: Interconnect is inserted between master s0.mmr_avl and slave c0.csr because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:56 Info: Interconnect is inserted between master s0.mmr_avl and slave c0.csr because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1687373108575 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:57 Info: pll_ref_clk: \"hps_sdram\" instantiated altera_avalon_clock_source \"pll_ref_clk\"" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:57 Info: pll_ref_clk: \"hps_sdram\" instantiated altera_avalon_clock_source \"pll_ref_clk\"" 0 0 "Shell" 0 -1 1687373108575 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:57 Info: global_reset: \"hps_sdram\" instantiated altera_avalon_reset_source \"global_reset\"" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:57 Info: global_reset: \"hps_sdram\" instantiated altera_avalon_reset_source \"global_reset\"" 0 0 "Shell" 0 -1 1687373108576 ""}
{ "Error" "verbosity_pkg.sv" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:57 Info: Reusing file /tmp/alt9529_4202806167876010096.dir/0021_fpga_interfaces_gen/submodules" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:57 Info: Reusing file /tmp/alt9529_4202806167876010096.dir/0021_fpga_interfaces_gen/submodules" 0 0 "Shell" 0 -1 1687373108576 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:57 Info: pll: \"hps_sdram\" instantiated altera_mem_if_hps_pll \"pll\"" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:57 Info: pll: \"hps_sdram\" instantiated altera_mem_if_hps_pll \"pll\"" 0 0 "Shell" 0 -1 1687373108576 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:57 Info: p0: Generating clock pair generator" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:57 Info: p0: Generating clock pair generator" 0 0 "Shell" 0 -1 1687373108576 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:59 Info: p0: Generating hps_sdram_p0_altdqdqs" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:44:59 Info: p0: Generating hps_sdram_p0_altdqdqs" 0 0 "Shell" 0 -1 1687373108576 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:02 Info: p0: \"hps_sdram\" instantiated altera_mem_if_ddr3_hard_phy_core \"p0\"" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:02 Info: p0: \"hps_sdram\" instantiated altera_mem_if_ddr3_hard_phy_core \"p0\"" 0 0 "Shell" 0 -1 1687373108576 ""}
{ "Error" "nios2_command_shell.sh make all 2>> stderr.txt":  error: unrecognized command-line option '-mno-hw-div'" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Error during execution of \"/home/laptel/intelFPGA_lite/20.1/quartus/../nios2eds" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Error during execution of \"/home/laptel/intelFPGA_lite/20.1/quartus/../nios2eds" 0 0 "Shell" 0 -1 1687373108577 ""}
{ "Error" "nios2_command_shell.sh make all 2>> stderr.txt":  error: unrecognized command-line option '-mno-hw-mul'" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Error during execution of \"/home/laptel/intelFPGA_lite/20.1/quartus/../nios2eds" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Error during execution of \"/home/laptel/intelFPGA_lite/20.1/quartus/../nios2eds" 0 0 "Shell" 0 -1 1687373108577 ""}
{ "Error" "nios2_command_shell.sh make all 2>> stderr.txt":  error: unrecognized command-line option '-mno-hw-mulx'" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Error during execution of \"/home/laptel/intelFPGA_lite/20.1/quartus/../nios2eds" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Error during execution of \"/home/laptel/intelFPGA_lite/20.1/quartus/../nios2eds" 0 0 "Shell" 0 -1 1687373108577 ""}
{ "Error" "nios2_command_shell.sh make all 2>> stderr.txt":  error: unrecognized command-line option '-mgpopt=global'" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Error during execution of \"/home/laptel/intelFPGA_lite/20.1/quartus/../nios2eds" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Error during execution of \"/home/laptel/intelFPGA_lite/20.1/quartus/../nios2eds" 0 0 "Shell" 0 -1 1687373108577 ""}
{ "Error" "nios2_command_shell.sh make all 2>> stderr.txt" failed" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Execution of command \"/home/laptel/intelFPGA_lite/20.1/quartus/../nios2eds" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Execution of command \"/home/laptel/intelFPGA_lite/20.1/quartus/../nios2eds" 0 0 "Shell" 0 -1 1687373108577 ""}
{ "Error" "sequencer_auto_inst_init.c -DAC_ROM_USER_ADD_0=0_0000_0000_0000 -DAC_ROM_USER_ADD_1=0_0000_0000_1000 -DAC_ROM_MR0=0010000110001 -DAC_ROM_MR0_CALIB= -DAC_ROM_MR0_DLL_RESET=0010100110000 -DAC_ROM_MR1=0000001000100 -DAC_ROM_MR1_OCD_ENABLE= -DAC_ROM_MR2=0000000010000 -DAC_ROM_MR3=0000000000000 -DAC_ROM_MR0_MIRR=0010001001001 -DAC_ROM_MR0_DLL_RESET_MIRR=0010011001000 -DAC_ROM_MR1_MIRR=0000000100100 -DAC_ROM_MR2_MIRR=0000000001000 -DAC_ROM_MR3_MIRR=0000000000000 -DQUARTER_RATE=0 -DHALF_RATE=0 -DFULL_RATE=1 -DNON_DES_CAL=0 -DAP_MODE=0 -DGUARANTEED_READ_BRINGUP_TEST=0 -DMEM_ADDR_WIDTH=13 -DHARD_PHY=1" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: /home/laptel/intelFPGA_lite/20.1/quartus/bin/uniphy_mcc -ac_code sequencer_mc/ac_rom.s -inst_code sequencer_mc/inst_rom.s -ac_rom ../hps_AC_ROM.hex -inst_rom ../hps_inst_ROM.hex -header sequencer/sequencer_auto.h -vheader ../sequencer_auto_h.sv -ac_rom_init sequencer/sequencer_auto_ac_init.c -inst_rom_init sequencer" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: /home/laptel/intelFPGA_lite/20.1/quartus/bin/uniphy_mcc -ac_code sequencer_mc/ac_rom.s -inst_code sequencer_mc/inst_rom.s -ac_rom ../hps_AC_ROM.hex -inst_rom ../hps_inst_ROM.hex -header sequencer/sequencer_auto.h -vheader ../sequencer_auto_h.sv -ac_rom_init sequencer/sequencer_auto_ac_init.c -inst_rom_init sequencer" 0 0 "Shell" 0 -1 1687373108578 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: UniPHY Sequencer Microcode Compiler" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: UniPHY Sequencer Microcode Compiler" 0 0 "Shell" 0 -1 1687373108578 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Copyright (C) 2020  Intel Corporation. All rights reserved." 0 0 "Shell" 0 -1 1687373108578 ""}
{ "Error" "ac_rom.s ..." "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Info: Reading sequencer_mc" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Info: Reading sequencer_mc" 0 0 "Shell" 0 -1 1687373108578 ""}
{ "Error" "inst_rom.s ..." "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Info: Reading sequencer_mc" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Info: Reading sequencer_mc" 0 0 "Shell" 0 -1 1687373108578 ""}
{ "Error" "hps_AC_ROM.hex ..." "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Info: Writing .." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Info: Writing .." 0 0 "Shell" 0 -1 1687373108578 ""}
{ "Error" "hps_inst_ROM.hex ..." "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Info: Writing .." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Info: Writing .." 0 0 "Shell" 0 -1 1687373108579 ""}
{ "Error" "sequencer_auto_ac_init.c ..." "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Info: Writing sequencer" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1687373108579 ""}
{ "Error" "sequencer_auto_inst_init.c ..." "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Info: Writing sequencer" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1687373108579 ""}
{ "Error" "sequencer_auto.h ..." "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Info: Writing sequencer" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1687373108579 ""}
{ "Error" "sequencer_auto.h ..." "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Info: Writing sequencer" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1687373108579 ""}
{ "Error" "sequencer_auto_h.sv ..." "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Info: Writing .." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Info: Writing .." 0 0 "Shell" 0 -1 1687373108579 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Info: Microcode compilation successful" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Info: Microcode compilation successful" 0 0 "Shell" 0 -1 1687373108580 ""}
{ "Error" "nios2-bsp hal sequencer_bsp .. --default_sections_mapping sequencer_mem --use_bootloader DONT_CHANGE" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: /home/laptel/intelFPGA_lite/20.1/quartus/../nios2eds/sdk2/bin" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: /home/laptel/intelFPGA_lite/20.1/quartus/../nios2eds/sdk2/bin" 0 0 "Shell" 0 -1 1687373108580 ""}
{ "Error" "bsp-set-defaults.tcl to set system-dependent settings." "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: nios2-bsp: Using /home/laptel/intelFPGA_lite/20.1/nios2eds/sdk2/bin" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: nios2-bsp: Using /home/laptel/intelFPGA_lite/20.1/nios2eds/sdk2/bin" 0 0 "Shell" 0 -1 1687373108580 ""}
{ "Error" "settings.bsp exists." "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: nios2-bsp: Updating existing BSP because sequencer_bsp" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: nios2-bsp: Updating existing BSP because sequencer_bsp" 0 0 "Shell" 0 -1 1687373108580 ""}
{ "Error" "hps.sopcinfo found in .." "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: nios2-bsp: Using SOPC design file .." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: nios2-bsp: Using SOPC design file .." 0 0 "Shell" 0 -1 1687373108580 ""}
{ "Error" "bsp-set-defaults.tcl default_sections_mapping sequencer_mem use_bootloader DONT_CHANGE "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: nios2-bsp: Running \"nios2-bsp-update-settings --settings sequencer_bsp/settings.bsp --bsp-dir sequencer_bsp --sopc ../hps.sopcinfo --script /home/laptel/intelFPGA_lite/20.1/nios2eds/sdk2/bin" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: nios2-bsp: Running \"nios2-bsp-update-settings --settings sequencer_bsp/settings.bsp --bsp-dir sequencer_bsp --sopc ../hps.sopcinfo --script /home/laptel/intelFPGA_lite/20.1/nios2eds/sdk2/bin" 0 0 "Shell" 0 -1 1687373108581 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Updating BSP settings..." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Updating BSP settings..." 0 0 "Shell" 0 -1 1687373108581 ""}
{ "Error" "bsp-set-defaults.tcl default_sections_mapping sequencer_mem use_bootloader DONT_CHANGE" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: nios2-bsp-update-settings --settings sequencer_bsp/settings.bsp --bsp-dir sequencer_bsp --sopc ../hps.sopcinfo --script /home/laptel/intelFPGA_lite/20.1/nios2eds/sdk2/bin" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: nios2-bsp-update-settings --settings sequencer_bsp/settings.bsp --bsp-dir sequencer_bsp --sopc ../hps.sopcinfo --script /home/laptel/intelFPGA_lite/20.1/nios2eds/sdk2/bin" 0 0 "Shell" 0 -1 1687373108581 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Initializing BSP components..." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Initializing BSP components..." 0 0 "Shell" 0 -1 1687373108581 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Finished initializing BSP components. Total time taken = 2 seconds" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Finished initializing BSP components. Total time taken = 2 seconds" 0 0 "Shell" 0 -1 1687373108581 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Searching for BSP components with category: os_software_element" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Searching for BSP components with category: os_software_element" 0 0 "Shell" 0 -1 1687373108581 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Initializing SOPC project local software IP" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Initializing SOPC project local software IP" 0 0 "Shell" 0 -1 1687373108582 ""}
{ "Error" "* matched 5 files in 0.00 seconds" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: \[Info\] /tmp/alt9529_4379772991985570745.dir/0006_s0_gen" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: \[Info\] /tmp/alt9529_4379772991985570745.dir/0006_s0_gen" 0 0 "Shell" 0 -1 1687373108582 ""}
{ "Error" "*_sw.tcl matched 0 files in 0.00 seconds" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: \[Info\] /tmp/alt9529_4379772991985570745.dir/0006_s0_gen/*" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: \[Info\] /tmp/alt9529_4379772991985570745.dir/0006_s0_gen/*" 0 0 "Shell" 0 -1 1687373108582 ""}
{ "Error" "*_sw.tcl matched 0 files in 0.00 seconds" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: \[Info\] /tmp/alt9529_4379772991985570745.dir/0006_s0_gen/ip/**" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: \[Info\] /tmp/alt9529_4379772991985570745.dir/0006_s0_gen/ip/**" 0 0 "Shell" 0 -1 1687373108587 ""}
{ "Error" "*_sw.tcl matched 0 files in 0.00 seconds" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: \[Info\] /tmp/alt9529_4379772991985570745.dir/ip/**" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: \[Info\] /tmp/alt9529_4379772991985570745.dir/ip/**" 0 0 "Shell" 0 -1 1687373108588 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Finished initializing SOPC project local software IP. Total time taken = 2 seconds" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Finished initializing SOPC project local software IP. Total time taken = 2 seconds" 0 0 "Shell" 0 -1 1687373108588 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Searching for BSP components with category: driver_element" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Searching for BSP components with category: driver_element" 0 0 "Shell" 0 -1 1687373108588 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Searching for BSP components with category: software_package_element" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Searching for BSP components with category: software_package_element" 0 0 "Shell" 0 -1 1687373108588 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Loading drivers from ensemble report." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Loading drivers from ensemble report." 0 0 "Shell" 0 -1 1687373108588 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Finished loading drivers from ensemble report." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Finished loading drivers from ensemble report." 0 0 "Shell" 0 -1 1687373108589 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Tcl message: \"No STDIO character device\"" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Tcl message: \"No STDIO character device\"" 0 0 "Shell" 0 -1 1687373108589 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Tcl message: \"No system timer device\"" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Tcl message: \"No system timer device\"" 0 0 "Shell" 0 -1 1687373108589 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Tcl message: \"Default linker sections mapped to sequencer_mem\"" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Tcl message: \"Default linker sections mapped to sequencer_mem\"" 0 0 "Shell" 0 -1 1687373108590 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Default memory regions will not be persisted in BSP Settings File." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Default memory regions will not be persisted in BSP Settings File." 0 0 "Shell" 0 -1 1687373108590 ""}
{ "Error" "settings.bsp"" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer_bsp" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer_bsp" 0 0 "Shell" 0 -1 1687373108590 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: BSP settings updated" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: BSP settings updated" 0 0 "Shell" 0 -1 1687373108590 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Generating BSP files..." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Generating BSP files..." 0 0 "Shell" 0 -1 1687373108590 ""}
{ "Error" "sequencer_bsp"" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Generating BSP files in \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Generating BSP files in \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software" 0 0 "Shell" 0 -1 1687373108591 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Default memory regions will not be persisted in BSP Settings File." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Default memory regions will not be persisted in BSP Settings File." 0 0 "Shell" 0 -1 1687373108591 ""}
{ "Error" "settings.bsp"" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer_bsp" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer_bsp" 0 0 "Shell" 0 -1 1687373108591 ""}
{ "Error" "summary.html"" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer_bsp" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer_bsp" 0 0 "Shell" 0 -1 1687373108591 ""}
{ "Error" "system.h"" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer_bsp" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer_bsp" 0 0 "Shell" 0 -1 1687373108591 ""}
{ "Error" "alt_sys_init.c"" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer_bsp" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer_bsp" 0 0 "Shell" 0 -1 1687373108591 ""}
{ "Error" "public.mk"" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer_bsp" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer_bsp" 0 0 "Shell" 0 -1 1687373108592 ""}
{ "Error" "mem_init.mk"" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer_bsp" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer_bsp" 0 0 "Shell" 0 -1 1687373108592 ""}
{ "Error" "linker.x"" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer_bsp" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer_bsp" 0 0 "Shell" 0 -1 1687373108592 ""}
{ "Error" "linker.h"" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer_bsp" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer_bsp" 0 0 "Shell" 0 -1 1687373108592 ""}
{ "Error" "memory.gdb"" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer_bsp" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer_bsp" 0 0 "Shell" 0 -1 1687373108592 ""}
{ "Error" "Makefile"" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer_bsp" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer_bsp" 0 0 "Shell" 0 -1 1687373108593 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Finished generating BSP files. Total time taken = 2 seconds" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Finished generating BSP files. Total time taken = 2 seconds" 0 0 "Shell" 0 -1 1687373108593 ""}
{ "Error" "sequencer_bsp"" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: BSP files generated in \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: BSP files generated in \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software" 0 0 "Shell" 0 -1 1687373108593 ""}
{ "Error" "nios2-app-generate-makefile --bsp-dir sequencer_bsp --app-dir sequencer --elf-name sequencer.elf --set OBJDUMP_INCLUDE_SOURCE 1 --set APP_CFLAGS_DEFINED_SYMBOLS -DSTACK_POINTER=0x17ff0 --set APP_CFLAGS_OPTIMIZATION "-Os --param max-inline-insns-single=1000  -fno-partial-inlining -fno-zero-initialized-in-bss" --set APP_CFLAGS_WARNINGS "-Winline -Wall" --src-files sequencer.c sequencer.h tclrpt.c tclrpt.h sequencer_auto_ac_init.c sequencer_auto_inst_init.c" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: /home/laptel/intelFPGA_lite/20.1/quartus/../nios2eds/sdk2/bin" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: /home/laptel/intelFPGA_lite/20.1/quartus/../nios2eds/sdk2/bin" 0 0 "Shell" 0 -1 1687373108593 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: nios2-app-generate-makefile --bsp-dir sequencer_bsp --app-dir sequencer --elf-name sequencer.elf --set OBJDUMP_INCLUDE_SOURCE 1 --set APP_CFLAGS_DEFINED_SYMBOLS -DSTACK_POINTER=0x17ff0 --set APP_CFLAGS_OPTIMIZATION -Os --param max-inline-insns-single=1000  -fno-partial-inlining -fno-zero-initialized-in-bss --set APP_CFLAGS_WARNINGS -Winline -Wall --src-files sequencer.c sequencer.h tclrpt.c tclrpt.h sequencer_auto_ac_init.c sequencer_auto_inst_init.c" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: nios2-app-generate-makefile --bsp-dir sequencer_bsp --app-dir sequencer --elf-name sequencer.elf --set OBJDUMP_INCLUDE_SOURCE 1 --set APP_CFLAGS_DEFINED_SYMBOLS -DSTACK_POINTER=0x17ff0 --set APP_CFLAGS_OPTIMIZATION -Os --param max-inline-insns-single=1000  -fno-partial-inlining -fno-zero-initialized-in-bss --set APP_CFLAGS_WARNINGS -Winline -Wall --src-files sequencer.c sequencer.h tclrpt.c tclrpt.h sequencer_auto_ac_init.c sequencer_auto_inst_init.c" 0 0 "Shell" 0 -1 1687373108593 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Generating application makefile" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Generating application makefile" 0 0 "Shell" 0 -1 1687373108594 ""}
{ "Error" "Makefile"" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Generated file \"/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software/sequencer" 0 0 "Shell" 0 -1 1687373108594 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Application makefile generated" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: INFO: Application makefile generated" 0 0 "Shell" 0 -1 1687373108594 ""}
{ "Error" "alt_dcache_flush_all.c" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: make -C sequencer_bsp clean altera_nios2_qsys_hal_driver_ASM_LIB_SRCS=HAL/src/crt0.S  hal_C_LIB_SRCS=HAL/src/alt_main.c hal_C_LIB_SRCS+=HAL/src/alt_load.c  altera_nios2_qsys_hal_driver_C_LIB_SRCS=HAL/src/altera_nios2_qsys_irq.c altera_nios2_qsys_hal_driver_C_LIB_SRCS+=HAL/src/alt_icache_flush_all.c altera_nios2_qsys_hal_driver_C_LIB_SRCS+=HAL/src" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: make -C sequencer_bsp clean altera_nios2_qsys_hal_driver_ASM_LIB_SRCS=HAL/src/crt0.S  hal_C_LIB_SRCS=HAL/src/alt_main.c hal_C_LIB_SRCS+=HAL/src/alt_load.c  altera_nios2_qsys_hal_driver_C_LIB_SRCS=HAL/src/altera_nios2_qsys_irq.c altera_nios2_qsys_hal_driver_C_LIB_SRCS+=HAL/src/alt_icache_flush_all.c altera_nios2_qsys_hal_driver_C_LIB_SRCS+=HAL/src" 0 0 "Shell" 0 -1 1687373108594 ""}
{ "Error" "sequencer_bsp'" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: make\[1\]: Entering directory '/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: make\[1\]: Entering directory '/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software" 0 0 "Shell" 0 -1 1687373108594 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: \[BSP clean complete\]" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: \[BSP clean complete\]" 0 0 "Shell" 0 -1 1687373108594 ""}
{ "Error" "sequencer_bsp'" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: make\[1\]: Leaving directory '/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: make\[1\]: Leaving directory '/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software" 0 0 "Shell" 0 -1 1687373108595 ""}
{ "Error" "alt_dcache_flush_all.c" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: make -C sequencer clean all altera_nios2_qsys_hal_driver_ASM_LIB_SRCS=HAL/src/crt0.S  hal_C_LIB_SRCS=HAL/src/alt_main.c hal_C_LIB_SRCS+=HAL/src/alt_load.c  altera_nios2_qsys_hal_driver_C_LIB_SRCS=HAL/src/altera_nios2_qsys_irq.c altera_nios2_qsys_hal_driver_C_LIB_SRCS+=HAL/src/alt_icache_flush_all.c altera_nios2_qsys_hal_driver_C_LIB_SRCS+=HAL/src" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: make -C sequencer clean all altera_nios2_qsys_hal_driver_ASM_LIB_SRCS=HAL/src/crt0.S  hal_C_LIB_SRCS=HAL/src/alt_main.c hal_C_LIB_SRCS+=HAL/src/alt_load.c  altera_nios2_qsys_hal_driver_C_LIB_SRCS=HAL/src/altera_nios2_qsys_irq.c altera_nios2_qsys_hal_driver_C_LIB_SRCS+=HAL/src/alt_icache_flush_all.c altera_nios2_qsys_hal_driver_C_LIB_SRCS+=HAL/src" 0 0 "Shell" 0 -1 1687373108595 ""}
{ "Error" "sequencer'" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: make\[1\]: Entering directory '/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: make\[1\]: Entering directory '/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software" 0 0 "Shell" 0 -1 1687373108595 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: \[sequencer clean complete\]" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: \[sequencer clean complete\]" 0 0 "Shell" 0 -1 1687373108595 ""}
{ "Error" "sequencer_bsp" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Info: Building .." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Info: Building .." 0 0 "Shell" 0 -1 1687373108595 ""}
{ "Error" "sequencer_bsp" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: make --no-print-directory -C .." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: make --no-print-directory -C .." 0 0 "Shell" 0 -1 1687373108595 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Compiling alt_dcache_flush_all.c..." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Compiling alt_dcache_flush_all.c..." 0 0 "Shell" 0 -1 1687373108596 ""}
{ "Error" "alt_dcache_flush_all.c" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_dcache_flush_all.o HAL/src" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_dcache_flush_all.o HAL/src" 0 0 "Shell" 0 -1 1687373108596 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Compiling alt_icache_flush_all.c..." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Compiling alt_icache_flush_all.c..." 0 0 "Shell" 0 -1 1687373108596 ""}
{ "Error" "alt_icache_flush_all.c" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_icache_flush_all.o HAL/src" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_icache_flush_all.o HAL/src" 0 0 "Shell" 0 -1 1687373108596 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Compiling alt_load.c..." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Compiling alt_load.c..." 0 0 "Shell" 0 -1 1687373108596 ""}
{ "Error" "alt_load.c" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_load.o HAL/src" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_load.o HAL/src" 0 0 "Shell" 0 -1 1687373108597 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Compiling alt_main.c..." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Compiling alt_main.c..." 0 0 "Shell" 0 -1 1687373108597 ""}
{ "Error" "alt_main.c" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_main.o HAL/src" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/alt_main.o HAL/src" 0 0 "Shell" 0 -1 1687373108597 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Compiling altera_nios2_qsys_irq.c..." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Compiling altera_nios2_qsys_irq.c..." 0 0 "Shell" 0 -1 1687373108597 ""}
{ "Error" "altera_nios2_qsys_irq.c" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/altera_nios2_qsys_irq.o HAL/src" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj/HAL/src/altera_nios2_qsys_irq.o HAL/src" 0 0 "Shell" 0 -1 1687373108597 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Compiling crt0.S..." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Compiling crt0.S..." 0 0 "Shell" 0 -1 1687373108598 ""}
{ "Error" "crt0.S" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: nios2-elf-gcc -MP -MMD -c   -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global    -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED  -Wa,-gdwarf2  -o obj/HAL/src/crt0.o HAL/src" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: nios2-elf-gcc -MP -MMD -c   -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global    -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED  -Wa,-gdwarf2  -o obj/HAL/src/crt0.o HAL/src" 0 0 "Shell" 0 -1 1687373108598 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Compiling alt_sys_init.c..." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Compiling alt_sys_init.c..." 0 0 "Shell" 0 -1 1687373108598 ""}
{ "Error" "alt_sys_init.o alt_sys_init.c" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: nios2-elf-gcc -xc -MP -MMD -c  -I./HAL/inc -I. -I./drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -Os -g -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global   -o obj" 0 0 "Shell" 0 -1 1687373108598 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Creating libhal_bsp.a..." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Creating libhal_bsp.a..." 0 0 "Shell" 0 -1 1687373108598 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: rm -f -f libhal_bsp.a" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: rm -f -f libhal_bsp.a" 0 0 "Shell" 0 -1 1687373108599 ""}
{ "Error" "alt_sys_init.o" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: nios2-elf-ar -src libhal_bsp.a obj/HAL/src/alt_dcache_flush_all.o obj/HAL/src/alt_icache_flush_all.o obj/HAL/src/alt_load.o obj/HAL/src/alt_main.o obj/HAL/src/altera_nios2_qsys_irq.o obj/HAL/src/crt0.o obj" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: nios2-elf-ar -src libhal_bsp.a obj/HAL/src/alt_dcache_flush_all.o obj/HAL/src/alt_icache_flush_all.o obj/HAL/src/alt_load.o obj/HAL/src/alt_main.o obj/HAL/src/altera_nios2_qsys_irq.o obj/HAL/src/crt0.o obj" 0 0 "Shell" 0 -1 1687373108599 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: \[BSP build complete\]" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: \[BSP build complete\]" 0 0 "Shell" 0 -1 1687373108599 ""}
{ "Error" "sequencer.o" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Info: Compiling sequencer.c to obj/default" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: Info: Compiling sequencer.c to obj/default" 0 0 "Shell" 0 -1 1687373108599 ""}
{ "Error" "sequencer.o sequencer.c" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: /home/laptel/de10nano-wd/gcc-arm-10.3-2021.07-x86_64-arm-none-linux-gnueabihf/bin/arm-none-linux-gnueabihf-gcc -xc -MP -MMD -c -I../sequencer_bsp/HAL/inc -I../sequencer_bsp -I../sequencer_bsp/drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED  -DSTACK_POINTER=0x17ff0  -Os --param max-inline-insns-single=1000  -fno-partial-inlining -fno-zero-initialized-in-bss -g -Winline -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global  -o obj/default" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: /home/laptel/de10nano-wd/gcc-arm-10.3-2021.07-x86_64-arm-none-linux-gnueabihf/bin/arm-none-linux-gnueabihf-gcc -xc -MP -MMD -c -I../sequencer_bsp/HAL/inc -I../sequencer_bsp -I../sequencer_bsp/drivers/inc -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_CLEAN_EXIT -D'exit(a)=_exit(a)' -DALT_NO_EXIT -DALT_USE_DIRECT_DRIVERS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED  -DSTACK_POINTER=0x17ff0  -Os --param max-inline-insns-single=1000  -fno-partial-inlining -fno-zero-initialized-in-bss -g -Winline -Wall  -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global  -o obj/default" 0 0 "Shell" 0 -1 1687373108599 ""}
{ "Error" "sequencer'" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: make\[1\]: Leaving directory '/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: make\[1\]: Leaving directory '/tmp/alt9529_4379772991985570745.dir/0006_s0_gen/hps_software" 0 0 "Shell" 0 -1 1687373108600 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: WARNING: The BSP persisted OS version \"9.1\" is not available. The default latest BSP version will be used instead." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: WARNING: The BSP persisted OS version \"9.1\" is not available. The default latest BSP version will be used instead." 0 0 "Shell" 0 -1 1687373108600 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: WARNING: The BSP being loaded used OS version \"9.1\". The BSP version \"20.1\" will be used instead." {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: WARNING: The BSP being loaded used OS version \"9.1\". The BSP version \"20.1\" will be used instead." 0 0 "Shell" 0 -1 1687373108600 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: arm-none-linux-gnueabihf-gcc: error: unrecognized command-line option '-mno-hw-div'" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: arm-none-linux-gnueabihf-gcc: error: unrecognized command-line option '-mno-hw-div'" 0 0 "Shell" 0 -1 1687373108600 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: arm-none-linux-gnueabihf-gcc: error: unrecognized command-line option '-mno-hw-mul'" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: arm-none-linux-gnueabihf-gcc: error: unrecognized command-line option '-mno-hw-mul'" 0 0 "Shell" 0 -1 1687373108600 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: arm-none-linux-gnueabihf-gcc: error: unrecognized command-line option '-mno-hw-mulx'" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: arm-none-linux-gnueabihf-gcc: error: unrecognized command-line option '-mno-hw-mulx'" 0 0 "Shell" 0 -1 1687373108601 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: arm-none-linux-gnueabihf-gcc: error: unrecognized command-line option '-mgpopt=global'" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: arm-none-linux-gnueabihf-gcc: error: unrecognized command-line option '-mgpopt=global'" 0 0 "Shell" 0 -1 1687373108601 ""}
{ "Error" "sequencer.o] Error 1" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: make\[1\]: *** \[Makefile:727: obj/default" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: make\[1\]: *** \[Makefile:727: obj/default" 0 0 "Shell" 0 -1 1687373108601 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: make: *** \[Makefile:13: elf\] Error 2" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: make: *** \[Makefile:13: elf\] Error 2" 0 0 "Shell" 0 -1 1687373108601 ""}
{ "Error" "hps_sequencer_mem.hex" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: add_fileset_file: No such file /tmp/alt9529_4379772991985570745.dir/0006_s0_gen" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: s0: add_fileset_file: No such file /tmp/alt9529_4379772991985570745.dir/0006_s0_gen" 0 0 "Shell" 0 -1 1687373108601 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: while executing" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: while executing" 0 0 "Shell" 0 -1 1687373108602 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: \"add_fileset_file \$file_name \[::alt_mem_if::util::hwtcl_utils::get_file_type \$file_name 0\] PATH \$file_pathname\"" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: \"add_fileset_file \$file_name \[::alt_mem_if::util::hwtcl_utils::get_file_type \$file_name 0\] PATH \$file_pathname\"" 0 0 "Shell" 0 -1 1687373108602 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: (\"foreach\" body line 4)" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: (\"foreach\" body line 4)" 0 0 "Shell" 0 -1 1687373108602 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: invoked from within" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: invoked from within" 0 0 "Shell" 0 -1 1687373108602 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: \"foreach file_pathname \$return_files_sw \{" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: \"foreach file_pathname \$return_files_sw \{" 0 0 "Shell" 0 -1 1687373108602 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces:         _dprint 1 \"Preparing to add \$file_pathname\"" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces:         _dprint 1 \"Preparing to add \$file_pathname\"" 0 0 "Shell" 0 -1 1687373108602 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces:         set file_name \[file tail \$file_pathname\]" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces:         set file_name \[file tail \$file_pathname\]" 0 0 "Shell" 0 -1 1687373108603 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces:         add_fileset_file \$...\"" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces:         add_fileset_file \$...\"" 0 0 "Shell" 0 -1 1687373108603 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: (procedure \"generate_sw\" line 18)" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: (procedure \"generate_sw\" line 18)" 0 0 "Shell" 0 -1 1687373108603 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: invoked from within" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: invoked from within" 0 0 "Shell" 0 -1 1687373108603 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: \"generate_sw \$name \$fileset\"" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: \"generate_sw \$name \$fileset\"" 0 0 "Shell" 0 -1 1687373108603 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: (procedure \"generate_files\" line 37)" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: (procedure \"generate_files\" line 37)" 0 0 "Shell" 0 -1 1687373108604 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: invoked from within" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: invoked from within" 0 0 "Shell" 0 -1 1687373108604 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: \"generate_files \$name SIM_VERILOG\"" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: \"generate_files \$name SIM_VERILOG\"" 0 0 "Shell" 0 -1 1687373108609 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: (procedure \"generate_verilog_sim\" line 3)" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: (procedure \"generate_verilog_sim\" line 3)" 0 0 "Shell" 0 -1 1687373108609 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: invoked from within" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: invoked from within" 0 0 "Shell" 0 -1 1687373108610 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: \"generate_verilog_sim altera_mem_if_hhp_qseq_top\"" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: \"generate_verilog_sim altera_mem_if_hhp_qseq_top\"" 0 0 "Shell" 0 -1 1687373108610 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Info: s0: \"hps_sdram\" instantiated altera_mem_if_hhp_ddr3_qseq \"s0\"" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Info: s0: \"hps_sdram\" instantiated altera_mem_if_hhp_ddr3_qseq \"s0\"" 0 0 "Shell" 0 -1 1687373108610 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: Generation stopped, 10 or more modules remaining" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Error: Generation stopped, 10 or more modules remaining" 0 0 "Shell" 0 -1 1687373108610 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Info: hps_sdram: Done \"hps_sdram\" with 16 modules, 61 files" {  } {  } 0 0 "2023.06.21.15:45:08 Error: fpga_interfaces: 2023.06.21.15:45:08 Info: hps_sdram: Done \"hps_sdram\" with 16 modules, 61 files" 0 0 "Shell" 0 -1 1687373108610 ""}
{ "Info" "" "" "2023.06.21.15:45:08 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2023.06.21.15:45:08 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1687373108833 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: Generation stopped, 102 or more modules remaining" {  } {  } 0 0 "2023.06.21.15:45:08 Error: Generation stopped, 102 or more modules remaining" 0 0 "Shell" 0 -1 1687373108838 ""}
{ "Info" "" "" "2023.06.21.15:45:08 Info: soc_system: Done \"soc_system\" with 62 modules, 114 files" {  } {  } 0 0 "2023.06.21.15:45:08 Info: soc_system: Done \"soc_system\" with 62 modules, 114 files" 0 0 "Shell" 0 -1 1687373108839 ""}
{ "Error" "" "" "2023.06.21.15:45:08 Error: qsys-generate failed with exit code 1: 261 Errors, 4 Warnings" {  } {  } 0 0 "2023.06.21.15:45:08 Error: qsys-generate failed with exit code 1: 261 Errors, 4 Warnings" 0 0 "Shell" 0 -1 1687373108887 ""}
{ "Info" "" "" "2023.06.21.15:45:08 Info: Finished: Create simulation model" {  } {  } 0 0 "2023.06.21.15:45:08 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1687373108887 ""}
{ "Info" "" "" "2023.06.21.15:45:08 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2023.06.21.15:45:08 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1687373108887 ""}
{ "Info" " --use-relative-paths=true" "" "2023.06.21.15:45:08 Info: sim-script-gen --spd=/home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/soc_system.spd --output-directory=/home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2023.06.21.15:45:08 Info: sim-script-gen --spd=/home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/soc_system.spd --output-directory=/home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1687373108887 ""}
{ "Info" " --use-relative-paths=true" "" "2023.06.21.15:45:08 Info: Doing: ip-make-simscript --spd=/home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/soc_system.spd --output-directory=/home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2023.06.21.15:45:08 Info: Doing: ip-make-simscript --spd=/home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/soc_system.spd --output-directory=/home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1687373108890 ""}
{ "Info" " directory:" "" "2023.06.21.15:45:09 Info: Generating the following file(s) for MODELSIM simulator in /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2023.06.21.15:45:09 Info: Generating the following file(s) for MODELSIM simulator in /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1687373109728 ""}
{ "Info" "msim_setup.tcl" "" "2023.06.21.15:45:09 Info:     mentor" {  } {  } 0 0 "2023.06.21.15:45:09 Info:     mentor" 0 0 "Shell" 0 -1 1687373109728 ""}
{ "Info" " directory:" "" "2023.06.21.15:45:09 Info: Generating the following file(s) for VCS simulator in /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2023.06.21.15:45:09 Info: Generating the following file(s) for VCS simulator in /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1687373109732 ""}
{ "Info" "vcs_setup.sh" "" "2023.06.21.15:45:09 Info:     synopsys/vcs" {  } {  } 0 0 "2023.06.21.15:45:09 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1687373109733 ""}
{ "Info" " directory:" "" "2023.06.21.15:45:09 Info: Generating the following file(s) for VCSMX simulator in /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2023.06.21.15:45:09 Info: Generating the following file(s) for VCSMX simulator in /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1687373109737 ""}
{ "Info" "synopsys_sim.setup" "" "2023.06.21.15:45:09 Info:     synopsys/vcsmx" {  } {  } 0 0 "2023.06.21.15:45:09 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1687373109737 ""}
{ "Info" "vcsmx_setup.sh" "" "2023.06.21.15:45:09 Info:     synopsys/vcsmx" {  } {  } 0 0 "2023.06.21.15:45:09 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1687373109738 ""}
{ "Info" " directory:" "" "2023.06.21.15:45:09 Info: Generating the following file(s) for NCSIM simulator in /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2023.06.21.15:45:09 Info: Generating the following file(s) for NCSIM simulator in /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1687373109751 ""}
{ "Info" "cds.lib" "" "2023.06.21.15:45:09 Info:     cadence" {  } {  } 0 0 "2023.06.21.15:45:09 Info:     cadence" 0 0 "Shell" 0 -1 1687373109751 ""}
{ "Info" "hdl.var" "" "2023.06.21.15:45:09 Info:     cadence" {  } {  } 0 0 "2023.06.21.15:45:09 Info:     cadence" 0 0 "Shell" 0 -1 1687373109753 ""}
{ "Info" "ncsim_setup.sh" "" "2023.06.21.15:45:09 Info:     cadence" {  } {  } 0 0 "2023.06.21.15:45:09 Info:     cadence" 0 0 "Shell" 0 -1 1687373109753 ""}
{ "Info" " directory" "" "2023.06.21.15:45:09 Info:     27 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2023.06.21.15:45:09 Info:     27 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1687373109753 ""}
{ "Info" " directory:" "" "2023.06.21.15:45:09 Info: Generating the following file(s) for RIVIERA simulator in /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2023.06.21.15:45:09 Info: Generating the following file(s) for RIVIERA simulator in /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1687373109756 ""}
{ "Info" "rivierapro_setup.tcl" "" "2023.06.21.15:45:09 Info:     aldec" {  } {  } 0 0 "2023.06.21.15:45:09 Info:     aldec" 0 0 "Shell" 0 -1 1687373109756 ""}
{ "Info" "." "" "2023.06.21.15:45:09 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2023.06.21.15:45:09 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1687373109756 ""}
{ "Info" "" "" "2023.06.21.15:45:09 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.\n2023.06.21.15:45:09 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2023.06.21.15:45:09 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.\n2023.06.21.15:45:09 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1687373109756 ""}
{ "Info" "" "" "2023.06.21.15:45:09 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2023.06.21.15:45:09 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1687373109756 ""}
{ "Info" "soc_system --family="Cyclone V" --part=5CSEBA6U23I7" "" "2023.06.21.15:45:09 Info: qsys-generate /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system.qsys --block-symbol-file --output-directory=/home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD" {  } {  } 0 0 "2023.06.21.15:45:09 Info: qsys-generate /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system.qsys --block-symbol-file --output-directory=/home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD" 0 0 "Shell" 0 -1 1687373109757 ""}
{ "Info" "soc_system.qsys" "" "2023.06.21.15:45:09 Info: Loading DE10_NANO_SoC_GHRD" {  } {  } 0 0 "2023.06.21.15:45:09 Info: Loading DE10_NANO_SoC_GHRD" 0 0 "Shell" 0 -1 1687373109758 ""}
{ "Info" "" "" "2023.06.21.15:45:09 Info: Reading input file" {  } {  } 0 0 "2023.06.21.15:45:09 Info: Reading input file" 0 0 "Shell" 0 -1 1687373109767 ""}
{ "Info" "" "" "2023.06.21.15:45:09 Info: Adding ILC \[interrupt_latency_counter 20.1\]" {  } {  } 0 0 "2023.06.21.15:45:09 Info: Adding ILC \[interrupt_latency_counter 20.1\]" 0 0 "Shell" 0 -1 1687373109768 ""}
{ "Info" "" "" "2023.06.21.15:45:09 Info: Parameterizing module ILC" {  } {  } 0 0 "2023.06.21.15:45:09 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1687373109769 ""}
{ "Info" "" "" "2023.06.21.15:45:09 Info: Adding button_pio \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2023.06.21.15:45:09 Info: Adding button_pio \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1687373109769 ""}
{ "Info" "" "" "2023.06.21.15:45:09 Info: Parameterizing module button_pio" {  } {  } 0 0 "2023.06.21.15:45:09 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1687373109769 ""}
{ "Info" "" "" "2023.06.21.15:45:09 Info: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 0 "2023.06.21.15:45:09 Info: Adding clk_0 \[clock_source 20.1\]" 0 0 "Shell" 0 -1 1687373109769 ""}
{ "Info" "" "" "2023.06.21.15:45:09 Info: Parameterizing module clk_0" {  } {  } 0 0 "2023.06.21.15:45:09 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1687373109769 ""}
{ "Info" "" "" "2023.06.21.15:45:09 Info: Adding dipsw_pio \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2023.06.21.15:45:09 Info: Adding dipsw_pio \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1687373109769 ""}
{ "Info" "" "" "2023.06.21.15:45:09 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2023.06.21.15:45:09 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1687373109769 ""}
{ "Info" "" "" "2023.06.21.15:45:09 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 20.1\]" {  } {  } 0 0 "2023.06.21.15:45:09 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 20.1\]" 0 0 "Shell" 0 -1 1687373109770 ""}
{ "Info" "" "" "2023.06.21.15:45:09 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2023.06.21.15:45:09 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1687373109770 ""}
{ "Info" "" "" "2023.06.21.15:45:09 Info: Adding fpga_only_master \[altera_jtag_avalon_master 20.1\]" {  } {  } 0 0 "2023.06.21.15:45:09 Info: Adding fpga_only_master \[altera_jtag_avalon_master 20.1\]" 0 0 "Shell" 0 -1 1687373109770 ""}
{ "Info" "" "" "2023.06.21.15:45:09 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2023.06.21.15:45:09 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1687373109770 ""}
{ "Info" "" "" "2023.06.21.15:45:09 Info: Adding hps_0 \[altera_hps 20.1\]" {  } {  } 0 0 "2023.06.21.15:45:09 Info: Adding hps_0 \[altera_hps 20.1\]" 0 0 "Shell" 0 -1 1687373109770 ""}
{ "Info" "" "" "2023.06.21.15:45:09 Info: Parameterizing module hps_0" {  } {  } 0 0 "2023.06.21.15:45:09 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1687373109771 ""}
{ "Info" "" "" "2023.06.21.15:45:09 Info: Adding hps_only_master \[altera_jtag_avalon_master 20.1\]" {  } {  } 0 0 "2023.06.21.15:45:09 Info: Adding hps_only_master \[altera_jtag_avalon_master 20.1\]" 0 0 "Shell" 0 -1 1687373109774 ""}
{ "Info" "" "" "2023.06.21.15:45:09 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2023.06.21.15:45:09 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1687373109774 ""}
{ "Info" "" "" "2023.06.21.15:45:09 Info: Adding jtag_uart \[altera_avalon_jtag_uart 20.1\]" {  } {  } 0 0 "2023.06.21.15:45:09 Info: Adding jtag_uart \[altera_avalon_jtag_uart 20.1\]" 0 0 "Shell" 0 -1 1687373109774 ""}
{ "Info" "" "" "2023.06.21.15:45:09 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2023.06.21.15:45:09 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1687373109774 ""}
{ "Info" "" "" "2023.06.21.15:45:09 Info: Adding led_pio \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2023.06.21.15:45:09 Info: Adding led_pio \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1687373109774 ""}
{ "Info" "" "" "2023.06.21.15:45:09 Info: Parameterizing module led_pio" {  } {  } 0 0 "2023.06.21.15:45:09 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1687373109774 ""}
{ "Info" "" "" "2023.06.21.15:45:09 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 20.1\]" {  } {  } 0 0 "2023.06.21.15:45:09 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 20.1\]" 0 0 "Shell" 0 -1 1687373109775 ""}
{ "Info" "" "" "2023.06.21.15:45:09 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2023.06.21.15:45:09 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1687373109775 ""}
{ "Info" "" "" "2023.06.21.15:45:09 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 20.1\]" {  } {  } 0 0 "2023.06.21.15:45:09 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 20.1\]" 0 0 "Shell" 0 -1 1687373109775 ""}
{ "Info" "" "" "2023.06.21.15:45:09 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2023.06.21.15:45:09 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1687373109775 ""}
{ "Info" "" "" "2023.06.21.15:45:09 Info: Building connections" {  } {  } 0 0 "2023.06.21.15:45:09 Info: Building connections" 0 0 "Shell" 0 -1 1687373109775 ""}
{ "Info" "" "" "2023.06.21.15:45:09 Info: Parameterizing connections" {  } {  } 0 0 "2023.06.21.15:45:09 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1687373109776 ""}
{ "Info" "" "" "2023.06.21.15:45:09 Info: Validating" {  } {  } 0 0 "2023.06.21.15:45:09 Info: Validating" 0 0 "Shell" 0 -1 1687373109777 ""}
{ "Info" "" "" "2023.06.21.15:45:13 Info: Done reading input file" {  } {  } 0 0 "2023.06.21.15:45:13 Info: Done reading input file" 0 0 "Shell" 0 -1 1687373113561 ""}
{ "Info" "" "" "2023.06.21.15:45:14 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.06.21.15:45:14 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1687373114610 ""}
{ "Info" "" "" "2023.06.21.15:45:14 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.06.21.15:45:14 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1687373114610 ""}
{ "Info" "" "" "2023.06.21.15:45:14 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2023.06.21.15:45:14 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1687373114610 ""}
{ "Info" "" "" "2023.06.21.15:45:14 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2023.06.21.15:45:14 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1687373114610 ""}
{ "Info" "" "" "2023.06.21.15:45:14 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2023.06.21.15:45:14 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1687373114611 ""}
{ "Info" "" "" "2023.06.21.15:45:14 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2023.06.21.15:45:14 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1687373114611 ""}
{ "Info" "" "" "2023.06.21.15:45:14 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2023.06.21.15:45:14 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1687373114611 ""}
{ "Info" "" "" "2023.06.21.15:45:15 Info: qsys-generate succeeded." {  } {  } 0 0 "2023.06.21.15:45:15 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1687373115001 ""}
{ "Info" "" "" "2023.06.21.15:45:15 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2023.06.21.15:45:15 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1687373115001 ""}
{ "Info" "" "" "2023.06.21.15:45:15 Info:" {  } {  } 0 0 "2023.06.21.15:45:15 Info:" 0 0 "Shell" 0 -1 1687373115001 ""}
{ "Info" "" "" "2023.06.21.15:45:15 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2023.06.21.15:45:15 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1687373115002 ""}
{ "Info" "synthesis --family="Cyclone V" --part=5CSEBA6U23I7" "" "2023.06.21.15:45:15 Info: qsys-generate /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system.qsys --synthesis=VERILOG --output-directory=/home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system" {  } {  } 0 0 "2023.06.21.15:45:15 Info: qsys-generate /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system.qsys --synthesis=VERILOG --output-directory=/home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system" 0 0 "Shell" 0 -1 1687373115003 ""}
{ "Info" "soc_system.qsys" "" "2023.06.21.15:45:15 Info: Loading DE10_NANO_SoC_GHRD" {  } {  } 0 0 "2023.06.21.15:45:15 Info: Loading DE10_NANO_SoC_GHRD" 0 0 "Shell" 0 -1 1687373115007 ""}
{ "Info" "" "" "2023.06.21.15:45:15 Info: Reading input file" {  } {  } 0 0 "2023.06.21.15:45:15 Info: Reading input file" 0 0 "Shell" 0 -1 1687373115013 ""}
{ "Info" "" "" "2023.06.21.15:45:15 Info: Adding ILC \[interrupt_latency_counter 20.1\]" {  } {  } 0 0 "2023.06.21.15:45:15 Info: Adding ILC \[interrupt_latency_counter 20.1\]" 0 0 "Shell" 0 -1 1687373115013 ""}
{ "Info" "" "" "2023.06.21.15:45:15 Info: Parameterizing module ILC" {  } {  } 0 0 "2023.06.21.15:45:15 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1687373115014 ""}
{ "Info" "" "" "2023.06.21.15:45:15 Info: Adding button_pio \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2023.06.21.15:45:15 Info: Adding button_pio \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1687373115014 ""}
{ "Info" "" "" "2023.06.21.15:45:15 Info: Parameterizing module button_pio" {  } {  } 0 0 "2023.06.21.15:45:15 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1687373115014 ""}
{ "Info" "" "" "2023.06.21.15:45:15 Info: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 0 "2023.06.21.15:45:15 Info: Adding clk_0 \[clock_source 20.1\]" 0 0 "Shell" 0 -1 1687373115014 ""}
{ "Info" "" "" "2023.06.21.15:45:15 Info: Parameterizing module clk_0" {  } {  } 0 0 "2023.06.21.15:45:15 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1687373115014 ""}
{ "Info" "" "" "2023.06.21.15:45:15 Info: Adding dipsw_pio \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2023.06.21.15:45:15 Info: Adding dipsw_pio \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1687373115014 ""}
{ "Info" "" "" "2023.06.21.15:45:15 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2023.06.21.15:45:15 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1687373115014 ""}
{ "Info" "" "" "2023.06.21.15:45:15 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 20.1\]" {  } {  } 0 0 "2023.06.21.15:45:15 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 20.1\]" 0 0 "Shell" 0 -1 1687373115014 ""}
{ "Info" "" "" "2023.06.21.15:45:15 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2023.06.21.15:45:15 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1687373115014 ""}
{ "Info" "" "" "2023.06.21.15:45:15 Info: Adding fpga_only_master \[altera_jtag_avalon_master 20.1\]" {  } {  } 0 0 "2023.06.21.15:45:15 Info: Adding fpga_only_master \[altera_jtag_avalon_master 20.1\]" 0 0 "Shell" 0 -1 1687373115014 ""}
{ "Info" "" "" "2023.06.21.15:45:15 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2023.06.21.15:45:15 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1687373115014 ""}
{ "Info" "" "" "2023.06.21.15:45:15 Info: Adding hps_0 \[altera_hps 20.1\]" {  } {  } 0 0 "2023.06.21.15:45:15 Info: Adding hps_0 \[altera_hps 20.1\]" 0 0 "Shell" 0 -1 1687373115014 ""}
{ "Info" "" "" "2023.06.21.15:45:15 Info: Parameterizing module hps_0" {  } {  } 0 0 "2023.06.21.15:45:15 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1687373115016 ""}
{ "Info" "" "" "2023.06.21.15:45:15 Info: Adding hps_only_master \[altera_jtag_avalon_master 20.1\]" {  } {  } 0 0 "2023.06.21.15:45:15 Info: Adding hps_only_master \[altera_jtag_avalon_master 20.1\]" 0 0 "Shell" 0 -1 1687373115018 ""}
{ "Info" "" "" "2023.06.21.15:45:15 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2023.06.21.15:45:15 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1687373115018 ""}
{ "Info" "" "" "2023.06.21.15:45:15 Info: Adding jtag_uart \[altera_avalon_jtag_uart 20.1\]" {  } {  } 0 0 "2023.06.21.15:45:15 Info: Adding jtag_uart \[altera_avalon_jtag_uart 20.1\]" 0 0 "Shell" 0 -1 1687373115018 ""}
{ "Info" "" "" "2023.06.21.15:45:15 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2023.06.21.15:45:15 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1687373115018 ""}
{ "Info" "" "" "2023.06.21.15:45:15 Info: Adding led_pio \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2023.06.21.15:45:15 Info: Adding led_pio \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1687373115018 ""}
{ "Info" "" "" "2023.06.21.15:45:15 Info: Parameterizing module led_pio" {  } {  } 0 0 "2023.06.21.15:45:15 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1687373115018 ""}
{ "Info" "" "" "2023.06.21.15:45:15 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 20.1\]" {  } {  } 0 0 "2023.06.21.15:45:15 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 20.1\]" 0 0 "Shell" 0 -1 1687373115018 ""}
{ "Info" "" "" "2023.06.21.15:45:15 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2023.06.21.15:45:15 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1687373115018 ""}
{ "Info" "" "" "2023.06.21.15:45:15 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 20.1\]" {  } {  } 0 0 "2023.06.21.15:45:15 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 20.1\]" 0 0 "Shell" 0 -1 1687373115018 ""}
{ "Info" "" "" "2023.06.21.15:45:15 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2023.06.21.15:45:15 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1687373115019 ""}
{ "Info" "" "" "2023.06.21.15:45:15 Info: Building connections" {  } {  } 0 0 "2023.06.21.15:45:15 Info: Building connections" 0 0 "Shell" 0 -1 1687373115019 ""}
{ "Info" "" "" "2023.06.21.15:45:15 Info: Parameterizing connections" {  } {  } 0 0 "2023.06.21.15:45:15 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1687373115020 ""}
{ "Info" "" "" "2023.06.21.15:45:15 Info: Validating" {  } {  } 0 0 "2023.06.21.15:45:15 Info: Validating" 0 0 "Shell" 0 -1 1687373115020 ""}
{ "Info" "" "" "2023.06.21.15:45:18 Info: Done reading input file" {  } {  } 0 0 "2023.06.21.15:45:18 Info: Done reading input file" 0 0 "Shell" 0 -1 1687373118751 ""}
{ "Info" "" "" "2023.06.21.15:45:19 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.06.21.15:45:19 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1687373119784 ""}
{ "Info" "" "" "2023.06.21.15:45:19 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2023.06.21.15:45:19 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2023.06.21.15:45:19 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2023.06.21.15:45:19 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1687373119784 ""}
{ "Info" "" "" "2023.06.21.15:45:19 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2023.06.21.15:45:19 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1687373119784 ""}
{ "Info" "" "" "2023.06.21.15:45:19 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2023.06.21.15:45:19 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1687373119785 ""}
{ "Info" "" "" "2023.06.21.15:45:19 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID\n2023.06.21.15:45:19 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2023.06.21.15:45:19 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID\n2023.06.21.15:45:19 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1687373119785 ""}
{ "Info" "" "" "2023.06.21.15:45:21 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2023.06.21.15:45:21 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1687373121200 ""}
{ "Info" "" "" "2023.06.21.15:45:22 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2023.06.21.15:45:22 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1687373122472 ""}
{ "Info" "" "" "2023.06.21.15:45:22 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2023.06.21.15:45:22 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1687373122995 ""}
{ "Info" "" "" "2023.06.21.15:45:23 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 0 "2023.06.21.15:45:23 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." 0 0 "Shell" 0 -1 1687373123111 ""}
{ "Info" "" "" "2023.06.21.15:45:23 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide.\n2023.06.21.15:45:23 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2023.06.21.15:45:23 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide.\n2023.06.21.15:45:23 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1687373123111 ""}
{ "Info" "" "" "2023.06.21.15:45:23 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2023.06.21.15:45:23 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1687373123111 ""}
{ "Warning" "" "" "2023.06.21.15:45:23 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2023.06.21.15:45:23 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1687373123225 ""}
{ "Warning" "" "" "2023.06.21.15:45:23 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2023.06.21.15:45:23 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1687373123225 ""}
{ "Warning" "" "" "2023.06.21.15:45:23 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2023.06.21.15:45:23 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1687373123226 ""}
{ "Warning" "" "" "2023.06.21.15:45:23 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2023.06.21.15:45:23 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1687373123226 ""}
{ "Info" "" "" "2023.06.21.15:45:25 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2023.06.21.15:45:25 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1687373125017 ""}
{ "Info" "" "" "2023.06.21.15:45:25 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2023.06.21.15:45:25 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1687373125045 ""}
{ "Info" "soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2023.06.21.15:45:25 Info: button_pio:   Generation command is \[exec /home/laptel/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/laptel/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/laptel/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/laptel/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt9529_4202806167876010096.dir/0024_button_pio_gen/ --quartus_dir=/home/laptel/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9529_4202806167876010096.dir/0024_button_pio_gen/" {  } {  } 0 0 "2023.06.21.15:45:25 Info: button_pio:   Generation command is \[exec /home/laptel/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/laptel/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/laptel/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/laptel/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt9529_4202806167876010096.dir/0024_button_pio_gen/ --quartus_dir=/home/laptel/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9529_4202806167876010096.dir/0024_button_pio_gen/" 0 0 "Shell" 0 -1 1687373125045 ""}
{ "Info" "" "" "2023.06.21.15:45:25 Info: button_pio: perl: warning: Setting locale failed." {  } {  } 0 0 "2023.06.21.15:45:25 Info: button_pio: perl: warning: Setting locale failed." 0 0 "Shell" 0 -1 1687373125130 ""}
{ "Info" "" "" "2023.06.21.15:45:25 Info: button_pio: perl: warning: Please check that your locale settings:" {  } {  } 0 0 "2023.06.21.15:45:25 Info: button_pio: perl: warning: Please check that your locale settings:" 0 0 "Shell" 0 -1 1687373125130 ""}
{ "Info" "" "" "2023.06.21.15:45:25 Info: button_pio:     LANGUAGE = \"pt_BR:pt:en\"," {  } {  } 0 0 "2023.06.21.15:45:25 Info: button_pio:     LANGUAGE = \"pt_BR:pt:en\"," 0 0 "Shell" 0 -1 1687373125131 ""}
{ "Info" "" "" "2023.06.21.15:45:25 Info: button_pio:     LC_ALL = (unset)," {  } {  } 0 0 "2023.06.21.15:45:25 Info: button_pio:     LC_ALL = (unset)," 0 0 "Shell" 0 -1 1687373125131 ""}
{ "Info" "" "" "2023.06.21.15:45:25 Info: button_pio:     LC_CTYPE = \"en_US.UTF-8\"," {  } {  } 0 0 "2023.06.21.15:45:25 Info: button_pio:     LC_CTYPE = \"en_US.UTF-8\"," 0 0 "Shell" 0 -1 1687373125131 ""}
{ "Info" "" "" "2023.06.21.15:45:25 Info: button_pio:     LANG = \"C\"\n2023.06.21.15:45:25 Info: button_pio:     are supported and installed on your system." {  } {  } 0 0 "2023.06.21.15:45:25 Info: button_pio:     LANG = \"C\"\n2023.06.21.15:45:25 Info: button_pio:     are supported and installed on your system." 0 0 "Shell" 0 -1 1687373125131 ""}
{ "Info" "" "" "2023.06.21.15:45:25 Info: button_pio: perl: warning: Falling back to the standard locale (\"C\")." {  } {  } 0 0 "2023.06.21.15:45:25 Info: button_pio: perl: warning: Falling back to the standard locale (\"C\")." 0 0 "Shell" 0 -1 1687373125131 ""}
{ "Info" "" "" "2023.06.21.15:45:25 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2023.06.21.15:45:25 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1687373125131 ""}
{ "Info" "" "" "2023.06.21.15:45:25 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2023.06.21.15:45:25 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1687373125131 ""}
{ "Info" "" "" "2023.06.21.15:45:25 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2023.06.21.15:45:25 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1687373125180 ""}
{ "Info" "soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2023.06.21.15:45:25 Info: dipsw_pio:   Generation command is \[exec /home/laptel/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/laptel/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/laptel/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/laptel/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt9529_4202806167876010096.dir/0025_dipsw_pio_gen/ --quartus_dir=/home/laptel/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9529_4202806167876010096.dir/0025_dipsw_pio_gen/" {  } {  } 0 0 "2023.06.21.15:45:25 Info: dipsw_pio:   Generation command is \[exec /home/laptel/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/laptel/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/laptel/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/laptel/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt9529_4202806167876010096.dir/0025_dipsw_pio_gen/ --quartus_dir=/home/laptel/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9529_4202806167876010096.dir/0025_dipsw_pio_gen/" 0 0 "Shell" 0 -1 1687373125180 ""}
{ "Info" "" "" "2023.06.21.15:45:25 Info: dipsw_pio: perl: warning: Setting locale failed." {  } {  } 0 0 "2023.06.21.15:45:25 Info: dipsw_pio: perl: warning: Setting locale failed." 0 0 "Shell" 0 -1 1687373125313 ""}
{ "Info" "" "" "2023.06.21.15:45:25 Info: dipsw_pio: perl: warning: Please check that your locale settings:\n2023.06.21.15:45:25 Info: dipsw_pio:     LANGUAGE = \"pt_BR:pt:en\"," {  } {  } 0 0 "2023.06.21.15:45:25 Info: dipsw_pio: perl: warning: Please check that your locale settings:\n2023.06.21.15:45:25 Info: dipsw_pio:     LANGUAGE = \"pt_BR:pt:en\"," 0 0 "Shell" 0 -1 1687373125313 ""}
{ "Info" "" "" "2023.06.21.15:45:25 Info: dipsw_pio:     LC_ALL = (unset)," {  } {  } 0 0 "2023.06.21.15:45:25 Info: dipsw_pio:     LC_ALL = (unset)," 0 0 "Shell" 0 -1 1687373125313 ""}
{ "Info" "" "" "2023.06.21.15:45:25 Info: dipsw_pio:     LC_CTYPE = \"en_US.UTF-8\",\n2023.06.21.15:45:25 Info: dipsw_pio:     LANG = \"C\"" {  } {  } 0 0 "2023.06.21.15:45:25 Info: dipsw_pio:     LC_CTYPE = \"en_US.UTF-8\",\n2023.06.21.15:45:25 Info: dipsw_pio:     LANG = \"C\"" 0 0 "Shell" 0 -1 1687373125313 ""}
{ "Info" "" "" "2023.06.21.15:45:25 Info: dipsw_pio:     are supported and installed on your system." {  } {  } 0 0 "2023.06.21.15:45:25 Info: dipsw_pio:     are supported and installed on your system." 0 0 "Shell" 0 -1 1687373125313 ""}
{ "Info" "" "" "2023.06.21.15:45:25 Info: dipsw_pio: perl: warning: Falling back to the standard locale (\"C\")." {  } {  } 0 0 "2023.06.21.15:45:25 Info: dipsw_pio: perl: warning: Falling back to the standard locale (\"C\")." 0 0 "Shell" 0 -1 1687373125313 ""}
{ "Info" "" "" "2023.06.21.15:45:25 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2023.06.21.15:45:25 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1687373125313 ""}
{ "Info" "" "" "2023.06.21.15:45:25 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2023.06.21.15:45:25 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1687373125314 ""}
{ "Info" "" "" "2023.06.21.15:45:25 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 0 "2023.06.21.15:45:25 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" 0 0 "Shell" 0 -1 1687373125356 ""}
{ "Info" "" "" "2023.06.21.15:45:25 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2023.06.21.15:45:25 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1687373125356 ""}
{ "Info" "" "" "2023.06.21.15:45:25 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2023.06.21.15:45:25 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1687373125798 ""}
{ "Info" "" "" "2023.06.21.15:45:26 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2023.06.21.15:45:26 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1687373126078 ""}
{ "Info" "" "" "2023.06.21.15:45:26 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2023.06.21.15:45:26 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1687373126374 ""}
{ "Info" "" "" "2023.06.21.15:45:26 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2023.06.21.15:45:26 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1687373126405 ""}
{ "Info" "soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2023.06.21.15:45:26 Info: jtag_uart:   Generation command is \[exec /home/laptel/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/laptel/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/laptel/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/laptel/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt9529_4202806167876010096.dir/0026_jtag_uart_gen/ --quartus_dir=/home/laptel/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9529_4202806167876010096.dir/0026_jtag_uart_gen/" {  } {  } 0 0 "2023.06.21.15:45:26 Info: jtag_uart:   Generation command is \[exec /home/laptel/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/laptel/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/laptel/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/laptel/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt9529_4202806167876010096.dir/0026_jtag_uart_gen/ --quartus_dir=/home/laptel/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9529_4202806167876010096.dir/0026_jtag_uart_gen/" 0 0 "Shell" 0 -1 1687373126405 ""}
{ "Info" "" "" "2023.06.21.15:45:26 Info: jtag_uart: perl: warning: Setting locale failed." {  } {  } 0 0 "2023.06.21.15:45:26 Info: jtag_uart: perl: warning: Setting locale failed." 0 0 "Shell" 0 -1 1687373126509 ""}
{ "Info" "" "" "2023.06.21.15:45:26 Info: jtag_uart: perl: warning: Please check that your locale settings:" {  } {  } 0 0 "2023.06.21.15:45:26 Info: jtag_uart: perl: warning: Please check that your locale settings:" 0 0 "Shell" 0 -1 1687373126509 ""}
{ "Info" "" "" "2023.06.21.15:45:26 Info: jtag_uart:     LANGUAGE = \"pt_BR:pt:en\"," {  } {  } 0 0 "2023.06.21.15:45:26 Info: jtag_uart:     LANGUAGE = \"pt_BR:pt:en\"," 0 0 "Shell" 0 -1 1687373126509 ""}
{ "Info" "" "" "2023.06.21.15:45:26 Info: jtag_uart:     LC_ALL = (unset)," {  } {  } 0 0 "2023.06.21.15:45:26 Info: jtag_uart:     LC_ALL = (unset)," 0 0 "Shell" 0 -1 1687373126509 ""}
{ "Info" "" "" "2023.06.21.15:45:26 Info: jtag_uart:     LC_CTYPE = \"en_US.UTF-8\"," {  } {  } 0 0 "2023.06.21.15:45:26 Info: jtag_uart:     LC_CTYPE = \"en_US.UTF-8\"," 0 0 "Shell" 0 -1 1687373126509 ""}
{ "Info" "" "" "2023.06.21.15:45:26 Info: jtag_uart:     LANG = \"C\"" {  } {  } 0 0 "2023.06.21.15:45:26 Info: jtag_uart:     LANG = \"C\"" 0 0 "Shell" 0 -1 1687373126509 ""}
{ "Info" "" "" "2023.06.21.15:45:26 Info: jtag_uart:     are supported and installed on your system." {  } {  } 0 0 "2023.06.21.15:45:26 Info: jtag_uart:     are supported and installed on your system." 0 0 "Shell" 0 -1 1687373126509 ""}
{ "Info" "" "" "2023.06.21.15:45:26 Info: jtag_uart: perl: warning: Falling back to the standard locale (\"C\")." {  } {  } 0 0 "2023.06.21.15:45:26 Info: jtag_uart: perl: warning: Falling back to the standard locale (\"C\")." 0 0 "Shell" 0 -1 1687373126509 ""}
{ "Info" "" "" "2023.06.21.15:45:26 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2023.06.21.15:45:26 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1687373126509 ""}
{ "Info" "" "" "2023.06.21.15:45:26 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2023.06.21.15:45:26 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1687373126510 ""}
{ "Info" "" "" "2023.06.21.15:45:26 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2023.06.21.15:45:26 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1687373126539 ""}
{ "Info" "soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2023.06.21.15:45:26 Info: led_pio:   Generation command is \[exec /home/laptel/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/laptel/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/laptel/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/laptel/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt9529_4202806167876010096.dir/0027_led_pio_gen/ --quartus_dir=/home/laptel/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9529_4202806167876010096.dir/0027_led_pio_gen/" {  } {  } 0 0 "2023.06.21.15:45:26 Info: led_pio:   Generation command is \[exec /home/laptel/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/laptel/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/laptel/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/laptel/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/laptel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt9529_4202806167876010096.dir/0027_led_pio_gen/ --quartus_dir=/home/laptel/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9529_4202806167876010096.dir/0027_led_pio_gen/" 0 0 "Shell" 0 -1 1687373126540 ""}
{ "Info" "" "" "2023.06.21.15:45:26 Info: led_pio: perl: warning: Setting locale failed." {  } {  } 0 0 "2023.06.21.15:45:26 Info: led_pio: perl: warning: Setting locale failed." 0 0 "Shell" 0 -1 1687373126618 ""}
{ "Info" "" "" "2023.06.21.15:45:26 Info: led_pio: perl: warning: Please check that your locale settings:\n2023.06.21.15:45:26 Info: led_pio:     LANGUAGE = \"pt_BR:pt:en\"," {  } {  } 0 0 "2023.06.21.15:45:26 Info: led_pio: perl: warning: Please check that your locale settings:\n2023.06.21.15:45:26 Info: led_pio:     LANGUAGE = \"pt_BR:pt:en\"," 0 0 "Shell" 0 -1 1687373126618 ""}
{ "Info" "" "" "2023.06.21.15:45:26 Info: led_pio:     LC_ALL = (unset)," {  } {  } 0 0 "2023.06.21.15:45:26 Info: led_pio:     LC_ALL = (unset)," 0 0 "Shell" 0 -1 1687373126618 ""}
{ "Info" "" "" "2023.06.21.15:45:26 Info: led_pio:     LC_CTYPE = \"en_US.UTF-8\"," {  } {  } 0 0 "2023.06.21.15:45:26 Info: led_pio:     LC_CTYPE = \"en_US.UTF-8\"," 0 0 "Shell" 0 -1 1687373126618 ""}
{ "Info" "" "" "2023.06.21.15:45:26 Info: led_pio:     LANG = \"C\"" {  } {  } 0 0 "2023.06.21.15:45:26 Info: led_pio:     LANG = \"C\"" 0 0 "Shell" 0 -1 1687373126618 ""}
{ "Info" "" "" "2023.06.21.15:45:26 Info: led_pio:     are supported and installed on your system." {  } {  } 0 0 "2023.06.21.15:45:26 Info: led_pio:     are supported and installed on your system." 0 0 "Shell" 0 -1 1687373126618 ""}
{ "Info" "" "" "2023.06.21.15:45:26 Info: led_pio: perl: warning: Falling back to the standard locale (\"C\")." {  } {  } 0 0 "2023.06.21.15:45:26 Info: led_pio: perl: warning: Falling back to the standard locale (\"C\")." 0 0 "Shell" 0 -1 1687373126618 ""}
{ "Info" "" "" "2023.06.21.15:45:26 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2023.06.21.15:45:26 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1687373126618 ""}
{ "Info" "" "" "2023.06.21.15:45:26 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2023.06.21.15:45:26 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1687373126618 ""}
{ "Info" "" "" "2023.06.21.15:45:26 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2023.06.21.15:45:26 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1687373126619 ""}
{ "Info" "" "" "2023.06.21.15:45:26 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2023.06.21.15:45:26 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1687373126620 ""}
{ "Info" "" "" "2023.06.21.15:45:26 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.21.15:45:26 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687373126681 ""}
{ "Info" "" "" "2023.06.21.15:45:26 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2023.06.21.15:45:26 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1687373126732 ""}
{ "Info" "" "" "2023.06.21.15:45:27 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.21.15:45:27 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687373127064 ""}
{ "Info" "" "" "2023.06.21.15:45:27 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.21.15:45:27 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687373127082 ""}
{ "Info" "" "" "2023.06.21.15:45:27 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.21.15:45:27 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687373127099 ""}
{ "Info" "" "" "2023.06.21.15:45:27 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.21.15:45:27 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687373127116 ""}
{ "Info" "" "" "2023.06.21.15:45:27 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.21.15:45:27 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687373127133 ""}
{ "Info" "" "" "2023.06.21.15:45:27 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.21.15:45:27 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687373127150 ""}
{ "Info" "" "" "2023.06.21.15:45:27 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2023.06.21.15:45:27 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1687373127324 ""}
{ "Info" "" "" "2023.06.21.15:45:27 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2023.06.21.15:45:27 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1687373127521 ""}
{ "Info" "" "" "2023.06.21.15:45:27 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.21.15:45:27 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687373127656 ""}
{ "Info" "" "" "2023.06.21.15:45:27 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2023.06.21.15:45:27 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1687373127720 ""}
{ "Info" "" "" "2023.06.21.15:45:27 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2023.06.21.15:45:27 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1687373127721 ""}
{ "Info" "" "" "2023.06.21.15:45:27 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2023.06.21.15:45:27 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1687373127722 ""}
{ "Info" "" "" "2023.06.21.15:45:27 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2023.06.21.15:45:27 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1687373127723 ""}
{ "Info" "" "" "2023.06.21.15:45:27 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2023.06.21.15:45:27 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1687373127724 ""}
{ "Info" "" "" "2023.06.21.15:45:27 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2023.06.21.15:45:27 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1687373127725 ""}
{ "Info" "" "" "2023.06.21.15:45:27 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2023.06.21.15:45:27 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1687373127727 ""}
{ "Info" "" "" "2023.06.21.15:45:27 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2023.06.21.15:45:27 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1687373127728 ""}
{ "Info" "" "" "2023.06.21.15:45:27 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2023.06.21.15:45:27 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1687373127728 ""}
{ "Info" "" "" "2023.06.21.15:45:27 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2023.06.21.15:45:27 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1687373127728 ""}
{ "Info" "" "" "2023.06.21.15:45:27 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2023.06.21.15:45:27 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1687373127728 ""}
{ "Info" "" "" "2023.06.21.15:45:27 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2023.06.21.15:45:27 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1687373127730 ""}
{ "Info" "" "" "2023.06.21.15:45:27 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2023.06.21.15:45:27 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1687373127731 ""}
{ "Info" "" "" "2023.06.21.15:45:27 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2023.06.21.15:45:27 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1687373127789 ""}
{ "Info" "" "" "2023.06.21.15:45:27 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2023.06.21.15:45:27 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1687373127856 ""}
{ "Info" "" "" "2023.06.21.15:45:27 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" {  } {  } 0 0 "2023.06.21.15:45:27 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" 0 0 "Shell" 0 -1 1687373127872 ""}
{ "Info" "" "" "2023.06.21.15:45:27 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 0 "2023.06.21.15:45:27 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" 0 0 "Shell" 0 -1 1687373127879 ""}
{ "Info" "" "" "2023.06.21.15:45:27 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" {  } {  } 0 0 "2023.06.21.15:45:27 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" 0 0 "Shell" 0 -1 1687373127887 ""}
{ "Info" "" "" "2023.06.21.15:45:27 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2023.06.21.15:45:27 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1687373127912 ""}
{ "Info" "" "" "2023.06.21.15:45:27 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2023.06.21.15:45:27 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1687373127930 ""}
{ "Info" "" "" "2023.06.21.15:45:27 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" {  } {  } 0 0 "2023.06.21.15:45:27 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" 0 0 "Shell" 0 -1 1687373127991 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2023.06.21.15:45:27 Info: Reusing file /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.06.21.15:45:27 Info: Reusing file /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1687373127992 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2023.06.21.15:45:27 Info: Reusing file /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.06.21.15:45:27 Info: Reusing file /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1687373127993 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2023.06.21.15:45:27 Info: Reusing file /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.06.21.15:45:27 Info: Reusing file /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1687373127993 ""}
{ "Info" "" "" "2023.06.21.15:45:27 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2023.06.21.15:45:27 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1687373127996 ""}
{ "Info" "" "" "2023.06.21.15:45:28 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2023.06.21.15:45:28 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1687373128007 ""}
{ "Info" "" "" "2023.06.21.15:45:28 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2023.06.21.15:45:28 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1687373128009 ""}
{ "Info" "" "" "2023.06.21.15:45:28 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2023.06.21.15:45:28 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1687373128016 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.06.21.15:45:28 Info: Reusing file /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.06.21.15:45:28 Info: Reusing file /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1687373128016 ""}
{ "Info" "" "" "2023.06.21.15:45:28 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2023.06.21.15:45:28 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1687373128033 ""}
{ "Info" "" "" "2023.06.21.15:45:28 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" {  } {  } 0 0 "2023.06.21.15:45:28 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" 0 0 "Shell" 0 -1 1687373128050 ""}
{ "Info" "" "" "2023.06.21.15:45:28 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" {  } {  } 0 0 "2023.06.21.15:45:28 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" 0 0 "Shell" 0 -1 1687373128051 ""}
{ "Info" "" "" "2023.06.21.15:45:28 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2023.06.21.15:45:28 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1687373128056 ""}
{ "Info" "" "" "2023.06.21.15:45:28 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2023.06.21.15:45:28 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1687373128060 ""}
{ "Info" "" "" "2023.06.21.15:45:28 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" {  } {  } 0 0 "2023.06.21.15:45:28 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" 0 0 "Shell" 0 -1 1687373128061 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2023.06.21.15:45:28 Info: Reusing file /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.06.21.15:45:28 Info: Reusing file /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1687373128062 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2023.06.21.15:45:28 Info: Reusing file /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.06.21.15:45:28 Info: Reusing file /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1687373128062 ""}
{ "Info" "" "" "2023.06.21.15:45:28 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2023.06.21.15:45:28 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1687373128064 ""}
{ "Info" "" "" "2023.06.21.15:45:28 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2023.06.21.15:45:28 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1687373128074 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.06.21.15:45:28 Info: Reusing file /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.06.21.15:45:28 Info: Reusing file /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1687373128075 ""}
{ "Info" "" "" "2023.06.21.15:45:28 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2023.06.21.15:45:28 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1687373128076 ""}
{ "Info" "" "" "2023.06.21.15:45:28 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2023.06.21.15:45:28 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1687373128083 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.06.21.15:45:28 Info: Reusing file /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.06.21.15:45:28 Info: Reusing file /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1687373128083 ""}
{ "Info" "" "" "2023.06.21.15:45:28 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2023.06.21.15:45:28 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1687373128084 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2023.06.21.15:45:28 Info: Reusing file /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.06.21.15:45:28 Info: Reusing file /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1687373128084 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2023.06.21.15:45:28 Info: Reusing file /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.06.21.15:45:28 Info: Reusing file /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1687373128084 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2023.06.21.15:45:28 Info: Reusing file /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.06.21.15:45:28 Info: Reusing file /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1687373128085 ""}
{ "Info" "" "" "2023.06.21.15:45:28 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2023.06.21.15:45:28 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1687373128088 ""}
{ "Info" "" "" "2023.06.21.15:45:28 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2023.06.21.15:45:28 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1687373128092 ""}
{ "Info" "" "" "2023.06.21.15:45:28 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2023.06.21.15:45:28 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1687373128093 ""}
{ "Info" "" "" "2023.06.21.15:45:28 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2023.06.21.15:45:28 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1687373128099 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.06.21.15:45:28 Info: Reusing file /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.06.21.15:45:28 Info: Reusing file /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1687373128099 ""}
{ "Info" "" "" "2023.06.21.15:45:28 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2023.06.21.15:45:28 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1687373128101 ""}
{ "Info" "" "" "2023.06.21.15:45:28 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2023.06.21.15:45:28 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1687373128107 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.06.21.15:45:28 Info: Reusing file /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.06.21.15:45:28 Info: Reusing file /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1687373128107 ""}
{ "Info" "" "" "2023.06.21.15:45:28 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } {  } 0 0 "2023.06.21.15:45:28 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1687373128109 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2023.06.21.15:45:28 Info: Reusing file /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.06.21.15:45:28 Info: Reusing file /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1687373128109 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2023.06.21.15:45:28 Info: Reusing file /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.06.21.15:45:28 Info: Reusing file /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1687373128109 ""}
{ "Info" "" "" "2023.06.21.15:45:28 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2023.06.21.15:45:28 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1687373128113 ""}
{ "Info" "" "" "2023.06.21.15:45:28 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2023.06.21.15:45:28 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1687373128116 ""}
{ "Info" "" "" "2023.06.21.15:45:28 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2023.06.21.15:45:28 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1687373128118 ""}
{ "Info" "" "" "2023.06.21.15:45:28 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2023.06.21.15:45:28 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1687373128124 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.06.21.15:45:28 Info: Reusing file /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.06.21.15:45:28 Info: Reusing file /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1687373128124 ""}
{ "Info" "" "" "2023.06.21.15:45:28 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2023.06.21.15:45:28 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1687373128129 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.06.21.15:45:28 Info: Reusing file /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.06.21.15:45:28 Info: Reusing file /home/laptel/de10nano-wd/cdrom/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1687373128129 ""}
{ "Info" "" "" "2023.06.21.15:45:28 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2023.06.21.15:45:28 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1687373128161 ""}
{ "Info" "" "" "2023.06.21.15:45:44 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2023.06.21.15:45:44 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1687373144640 ""}
{ "Info" "" "" "2023.06.21.15:45:44 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2023.06.21.15:45:44 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1687373144698 ""}
{ "Info" "" "" "2023.06.21.15:45:44 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2023.06.21.15:45:44 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1687373144700 ""}
{ "Info" "" "" "2023.06.21.15:45:44 Info: soc_system: Done \"soc_system\" with 65 modules, 133 files" {  } {  } 0 0 "2023.06.21.15:45:44 Info: soc_system: Done \"soc_system\" with 65 modules, 133 files" 0 0 "Shell" 0 -1 1687373144700 ""}
{ "Info" "" "" "2023.06.21.15:45:45 Info: qsys-generate succeeded." {  } {  } 0 0 "2023.06.21.15:45:45 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1687373145191 ""}
{ "Info" "" "" "2023.06.21.15:45:45 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2023.06.21.15:45:45 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1687373145191 ""}
{ "Info" "IIPMAN_IPRGEN_RESTORE_FILE" "soc_system.BAK.qsys soc_system.qsys " "Restoring file \"soc_system.BAK.qsys\" to \"soc_system.qsys\"" {  } {  } 0 11904 "Restoring file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1687373149717 ""}
{ "Error" "EIPMAN_IPRGEN_QSYS_UPGRADE_IP_CORES_FAILED" "soc_system.qsys " "Error upgrading Platform Designer file \"soc_system.qsys\"" {  } {  } 0 14923 "Error upgrading Platform Designer file \"%1!s!\"" 0 0 "Shell" 0 -1 1687373149717 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ip/altsource_probe/hps_reset.v ip/altsource_probe/hps_reset.BAK.v " "Backing up file \"ip/altsource_probe/hps_reset.v\" to \"ip/altsource_probe/hps_reset.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1687373149717 ""}
{ "Info" "IIPMAN_IPRGEN_START" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Started upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1687373149717 ""}
{ "Error" "EIPMAN_IPRGEN_MANUAL_REGEN_QSYS_SYSTEM" "soc_system.qsys " "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"soc_system.qsys\" in Platform Designer" {  } {  } 0 11890 "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"%1!s!\" in Platform Designer" 0 0 "Shell" 0 -1 1687373150533 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Completed upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1687373150537 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "/home/laptel/intelFPGA_lite/20.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script /home/laptel/intelFPGA_lite/20.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1687373154933 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 257 s 16 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 257 errors, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "601 " "Peak virtual memory: 601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687373154933 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 21 15:45:54 2023 " "Processing ended: Wed Jun 21 15:45:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687373154933 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:52 " "Elapsed time: 00:01:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687373154933 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:03:42 " "Total CPU time (on all processors): 00:03:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687373154933 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1687373154933 ""}
