##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_CT_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_CT_IntClock:R)
		5.2::Critical Path Report for (UART_CT_IntClock:R vs. UART_CT_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: CyBUS_CLK         | Frequency: 58.54 MHz  | Target: 24.00 MHz  | 
Clock: CyILO             | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO             | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK      | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT         | N/A                   | Target: 24.00 MHz  | 
Clock: UART_CT_IntClock  | Frequency: 52.06 MHz  | Target: 0.46 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock      Capture Clock     Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------  ----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK         UART_CT_IntClock  41666.7          24584       N/A              N/A         N/A              N/A         N/A              N/A         
UART_CT_IntClock  UART_CT_IntClock  2.16667e+006     2147459     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name     Clock to Out  Clock Name:Phase    
------------  ------------  ------------------  
Tx_CT(0)_PAD  32623         UART_CT_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 58.54 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CT(0)/fb
Path End       : \UART_CT:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_CT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24584p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_CT_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13613
-------------------------------------   ----- 
End-of-path arrival time (ps)           13613
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CT(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_CT(0)/fb                                iocell1         2009   2009  24584  RISE       1
\UART_CT:BUART:rx_postpoll\/main_1         macrocell6      5963   7972  24584  RISE       1
\UART_CT:BUART:rx_postpoll\/q              macrocell6      3350  11322  24584  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2291  13613  24584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_CT_IntClock
**********************************************
Clock: UART_CT_IntClock
Frequency: 52.06 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_0\/q
Path End       : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2147459p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -6190
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13018
-------------------------------------   ----- 
End-of-path arrival time (ps)           13018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_0\/q                      macrocell11     1250   1250  2147459  RISE       1
\UART_CT:BUART:counter_load_not\/main_1           macrocell2      6125   7375  2147459  RISE       1
\UART_CT:BUART:counter_load_not\/q                macrocell2      3350  10725  2147459  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2293  13018  2147459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_CT_IntClock:R)
******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CT(0)/fb
Path End       : \UART_CT:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_CT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24584p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_CT_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13613
-------------------------------------   ----- 
End-of-path arrival time (ps)           13613
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CT(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_CT(0)/fb                                iocell1         2009   2009  24584  RISE       1
\UART_CT:BUART:rx_postpoll\/main_1         macrocell6      5963   7972  24584  RISE       1
\UART_CT:BUART:rx_postpoll\/q              macrocell6      3350  11322  24584  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2291  13613  24584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (UART_CT_IntClock:R vs. UART_CT_IntClock:R)
*************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_0\/q
Path End       : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2147459p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -6190
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13018
-------------------------------------   ----- 
End-of-path arrival time (ps)           13018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_0\/q                      macrocell11     1250   1250  2147459  RISE       1
\UART_CT:BUART:counter_load_not\/main_1           macrocell2      6125   7375  2147459  RISE       1
\UART_CT:BUART:counter_load_not\/q                macrocell2      3350  10725  2147459  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2293  13018  2147459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CT(0)/fb
Path End       : \UART_CT:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_CT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24584p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_CT_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13613
-------------------------------------   ----- 
End-of-path arrival time (ps)           13613
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CT(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_CT(0)/fb                                iocell1         2009   2009  24584  RISE       1
\UART_CT:BUART:rx_postpoll\/main_1         macrocell6      5963   7972  24584  RISE       1
\UART_CT:BUART:rx_postpoll\/q              macrocell6      3350  11322  24584  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2291  13613  24584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CT(0)/fb
Path End       : \UART_CT:BUART:pollcount_1\/main_3
Capture Clock  : \UART_CT:BUART:pollcount_1\/clock_0
Path slack     : 30184p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_CT_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7972
-------------------------------------   ---- 
End-of-path arrival time (ps)           7972
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CT(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_CT(0)/fb                         iocell1       2009   2009  24584  RISE       1
\UART_CT:BUART:pollcount_1\/main_3  macrocell21   5963   7972  30184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_1\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CT(0)/fb
Path End       : \UART_CT:BUART:pollcount_0\/main_2
Capture Clock  : \UART_CT:BUART:pollcount_0\/clock_0
Path slack     : 30184p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_CT_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7972
-------------------------------------   ---- 
End-of-path arrival time (ps)           7972
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CT(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_CT(0)/fb                         iocell1       2009   2009  24584  RISE       1
\UART_CT:BUART:pollcount_0\/main_2  macrocell22   5963   7972  30184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_0\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CT(0)/fb
Path End       : \UART_CT:BUART:rx_state_2\/main_8
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 31008p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_CT_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7149
-------------------------------------   ---- 
End-of-path arrival time (ps)           7149
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CT(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_CT(0)/fb                        iocell1       2009   2009  24584  RISE       1
\UART_CT:BUART:rx_state_2\/main_8  macrocell18   5140   7149  31008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CT(0)/fb
Path End       : \UART_CT:BUART:rx_last\/main_0
Capture Clock  : \UART_CT:BUART:rx_last\/clock_0
Path slack     : 31008p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_CT_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7149
-------------------------------------   ---- 
End-of-path arrival time (ps)           7149
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CT(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_CT(0)/fb                     iocell1       2009   2009  24584  RISE       1
\UART_CT:BUART:rx_last\/main_0  macrocell24   5140   7149  31008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_last\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CT(0)/fb
Path End       : \UART_CT:BUART:rx_state_0\/main_9
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 31026p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_CT_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7130
-------------------------------------   ---- 
End-of-path arrival time (ps)           7130
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CT(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_CT(0)/fb                        iocell1       2009   2009  24584  RISE       1
\UART_CT:BUART:rx_state_0\/main_9  macrocell15   5121   7130  31026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CT(0)/fb
Path End       : \UART_CT:BUART:rx_status_3\/main_6
Capture Clock  : \UART_CT:BUART:rx_status_3\/clock_0
Path slack     : 31026p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_CT_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7130
-------------------------------------   ---- 
End-of-path arrival time (ps)           7130
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CT(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_CT(0)/fb                         iocell1       2009   2009  24584  RISE       1
\UART_CT:BUART:rx_status_3\/main_6  macrocell23   5121   7130  31026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_status_3\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_0\/q
Path End       : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2147459p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -6190
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13018
-------------------------------------   ----- 
End-of-path arrival time (ps)           13018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_0\/q                      macrocell11     1250   1250  2147459  RISE       1
\UART_CT:BUART:counter_load_not\/main_1           macrocell2      6125   7375  2147459  RISE       1
\UART_CT:BUART:counter_load_not\/q                macrocell2      3350  10725  2147459  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2293  13018  2147459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_3\/q
Path End       : \UART_CT:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_CT:BUART:sRX:RxBitCounter\/clock
Path slack     : 2148918p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -5360
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12389
-------------------------------------   ----- 
End-of-path arrival time (ps)           12389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_3\/q            macrocell17   1250   1250  2148918  RISE       1
\UART_CT:BUART:rx_counter_load\/main_2  macrocell5    4920   6170  2148918  RISE       1
\UART_CT:BUART:rx_counter_load\/q       macrocell5    3350   9520  2148918  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/load   count7cell    2869  12389  2148918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_CT:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_CT:BUART:sRX:RxSts\/clock
Path slack     : 2151019p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15147
-------------------------------------   ----- 
End-of-path arrival time (ps)           15147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  2151019  RISE       1
\UART_CT:BUART:rx_status_4\/main_1                 macrocell7      2294   5874  2151019  RISE       1
\UART_CT:BUART:rx_status_4\/q                      macrocell7      3350   9224  2151019  RISE       1
\UART_CT:BUART:sRX:RxSts\/status_4                 statusicell2    5923  15147  2151019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxSts\/clock                            statusicell2        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_0\/q
Path End       : \UART_CT:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_CT:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2152699p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7957
-------------------------------------   ---- 
End-of-path arrival time (ps)           7957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_0\/q                macrocell11     1250   1250  2147459  RISE       1
\UART_CT:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   6707   7957  2152699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_CT:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_CT:BUART:sTX:TxSts\/clock
Path slack     : 2153338p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12829
-------------------------------------   ----- 
End-of-path arrival time (ps)           12829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2153338  RISE       1
\UART_CT:BUART:tx_status_0\/main_3                 macrocell3      3603   7183  2153338  RISE       1
\UART_CT:BUART:tx_status_0\/q                      macrocell3      3350  10533  2153338  RISE       1
\UART_CT:BUART:sTX:TxSts\/status_0                 statusicell1    2296  12829  2153338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:TxSts\/clock                            statusicell1        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_1\/q
Path End       : \UART_CT:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_CT:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2153903p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6754
-------------------------------------   ---- 
End-of-path arrival time (ps)           6754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_1\/q                macrocell10     1250   1250  2148761  RISE       1
\UART_CT:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   5504   6754  2153903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_0\/q
Path End       : \UART_CT:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_CT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154707p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5950
-------------------------------------   ---- 
End-of-path arrival time (ps)           5950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_0\/q                macrocell15     1250   1250  2149434  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4700   5950  2154707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_0\/q
Path End       : \UART_CT:BUART:txn\/main_2
Capture Clock  : \UART_CT:BUART:txn\/clock_0
Path slack     : 2155052p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8105
-------------------------------------   ---- 
End-of-path arrival time (ps)           8105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_0\/q  macrocell11   1250   1250  2147459  RISE       1
\UART_CT:BUART:txn\/main_2    macrocell9    6855   8105  2155052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:txn\/clock_0                                macrocell9          0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_0\/q
Path End       : \UART_CT:BUART:tx_state_2\/main_1
Capture Clock  : \UART_CT:BUART:tx_state_2\/clock_0
Path slack     : 2155066p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8090
-------------------------------------   ---- 
End-of-path arrival time (ps)           8090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_0\/q       macrocell11   1250   1250  2147459  RISE       1
\UART_CT:BUART:tx_state_2\/main_1  macrocell12   6840   8090  2155066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_1\/q
Path End       : \UART_CT:BUART:tx_state_0\/main_0
Capture Clock  : \UART_CT:BUART:tx_state_0\/clock_0
Path slack     : 2155467p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7689
-------------------------------------   ---- 
End-of-path arrival time (ps)           7689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_1\/q       macrocell10   1250   1250  2148761  RISE       1
\UART_CT:BUART:tx_state_0\/main_0  macrocell11   6439   7689  2155467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CT:BUART:rx_state_3\/main_0
Capture Clock  : \UART_CT:BUART:rx_state_3\/clock_0
Path slack     : 2155521p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7636
-------------------------------------   ---- 
End-of-path arrival time (ps)           7636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  2150152  RISE       1
\UART_CT:BUART:rx_state_3\/main_0    macrocell17   6386   7636  2155521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CT:BUART:rx_state_2\/main_0
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 2155521p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7636
-------------------------------------   ---- 
End-of-path arrival time (ps)           7636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  2150152  RISE       1
\UART_CT:BUART:rx_state_2\/main_0    macrocell18   6386   7636  2155521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_CT:BUART:tx_state_0\/main_3
Capture Clock  : \UART_CT:BUART:tx_state_0\/clock_0
Path slack     : 2155527p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7629
-------------------------------------   ---- 
End-of-path arrival time (ps)           7629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2153338  RISE       1
\UART_CT:BUART:tx_state_0\/main_3                  macrocell11     4049   7629  2155527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_2\/q
Path End       : \UART_CT:BUART:tx_state_0\/main_4
Capture Clock  : \UART_CT:BUART:tx_state_0\/clock_0
Path slack     : 2155670p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7487
-------------------------------------   ---- 
End-of-path arrival time (ps)           7487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_2\/q       macrocell12   1250   1250  2150213  RISE       1
\UART_CT:BUART:tx_state_0\/main_4  macrocell11   6237   7487  2155670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_3\/q
Path End       : \UART_CT:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_CT:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2155676p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7480
-------------------------------------   ---- 
End-of-path arrival time (ps)           7480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_3\/q               macrocell17   1250   1250  2148918  RISE       1
\UART_CT:BUART:rx_state_stop1_reg\/main_2  macrocell20   6230   7480  2155676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_stop1_reg\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_2\/q
Path End       : \UART_CT:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_CT:BUART:tx_bitclk\/clock_0
Path slack     : 2155680p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7477
-------------------------------------   ---- 
End-of-path arrival time (ps)           7477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_2\/q      macrocell12   1250   1250  2150213  RISE       1
\UART_CT:BUART:tx_bitclk\/main_3  macrocell13   6227   7477  2155680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_bitclk\/clock_0                          macrocell13         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_bitclk_enable\/q
Path End       : \UART_CT:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_CT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155777p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4880
-------------------------------------   ---- 
End-of-path arrival time (ps)           4880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_bitclk_enable\/q          macrocell19     1250   1250  2155777  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3630   4880  2155777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_0\/q
Path End       : \UART_CT:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_CT:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2155894p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7262
-------------------------------------   ---- 
End-of-path arrival time (ps)           7262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_0\/q               macrocell15   1250   1250  2149434  RISE       1
\UART_CT:BUART:rx_state_stop1_reg\/main_1  macrocell20   6012   7262  2155894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_stop1_reg\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CT:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_CT:BUART:rx_load_fifo\/clock_0
Path slack     : 2156046p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7111
-------------------------------------   ---- 
End-of-path arrival time (ps)           7111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  2150152  RISE       1
\UART_CT:BUART:rx_load_fifo\/main_0  macrocell16   5861   7111  2156046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CT:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_CT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156267p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4390
-------------------------------------   ---- 
End-of-path arrival time (ps)           4390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_ctrl_mark_last\/q         macrocell14     1250   1250  2150152  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   3140   4390  2156267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_1\/q
Path End       : \UART_CT:BUART:tx_state_1\/main_0
Capture Clock  : \UART_CT:BUART:tx_state_1\/clock_0
Path slack     : 2156392p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6765
-------------------------------------   ---- 
End-of-path arrival time (ps)           6765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_1\/q       macrocell10   1250   1250  2148761  RISE       1
\UART_CT:BUART:tx_state_1\/main_0  macrocell10   5515   6765  2156392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_2\/q
Path End       : \UART_CT:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_CT:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156442p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6715
-------------------------------------   ---- 
End-of-path arrival time (ps)           6715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_2\/q               macrocell18   1250   1250  2149264  RISE       1
\UART_CT:BUART:rx_state_stop1_reg\/main_3  macrocell20   5465   6715  2156442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_stop1_reg\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_CT:BUART:txn\/main_3
Capture Clock  : \UART_CT:BUART:txn\/clock_0
Path slack     : 2156464p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6693
-------------------------------------   ---- 
End-of-path arrival time (ps)           6693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  2156464  RISE       1
\UART_CT:BUART:txn\/main_3                macrocell9      2323   6693  2156464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:txn\/clock_0                                macrocell9          0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_1\/q
Path End       : \UART_CT:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_CT:BUART:tx_bitclk\/clock_0
Path slack     : 2156578p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6579
-------------------------------------   ---- 
End-of-path arrival time (ps)           6579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_1\/q      macrocell10   1250   1250  2148761  RISE       1
\UART_CT:BUART:tx_bitclk\/main_0  macrocell13   5329   6579  2156578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_bitclk\/clock_0                          macrocell13         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_CT:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_CT:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156706p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3951
-------------------------------------   ---- 
End-of-path arrival time (ps)           3951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2150916  RISE       1
\UART_CT:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3761   3951  2156706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_0\/q
Path End       : \UART_CT:BUART:tx_state_1\/main_1
Capture Clock  : \UART_CT:BUART:tx_state_1\/clock_0
Path slack     : 2156805p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_0\/q       macrocell11   1250   1250  2147459  RISE       1
\UART_CT:BUART:tx_state_1\/main_1  macrocell10   5101   6351  2156805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CT:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_CT:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156901p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6256
-------------------------------------   ---- 
End-of-path arrival time (ps)           6256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_ctrl_mark_last\/q        macrocell14   1250   1250  2150152  RISE       1
\UART_CT:BUART:rx_state_stop1_reg\/main_0  macrocell20   5006   6256  2156901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_stop1_reg\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_2\/q
Path End       : \UART_CT:BUART:rx_state_0\/main_4
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2157323p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5833
-------------------------------------   ---- 
End-of-path arrival time (ps)           5833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_2\/q       macrocell18   1250   1250  2149264  RISE       1
\UART_CT:BUART:rx_state_0\/main_4  macrocell15   4583   5833  2157323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_2\/q
Path End       : \UART_CT:BUART:rx_status_3\/main_4
Capture Clock  : \UART_CT:BUART:rx_status_3\/clock_0
Path slack     : 2157323p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5833
-------------------------------------   ---- 
End-of-path arrival time (ps)           5833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_2\/q        macrocell18   1250   1250  2149264  RISE       1
\UART_CT:BUART:rx_status_3\/main_4  macrocell23   4583   5833  2157323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_status_3\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_3\/q
Path End       : \UART_CT:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_CT:BUART:rx_load_fifo\/clock_0
Path slack     : 2157620p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5537
-------------------------------------   ---- 
End-of-path arrival time (ps)           5537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_3\/q         macrocell17   1250   1250  2148918  RISE       1
\UART_CT:BUART:rx_load_fifo\/main_3  macrocell16   4287   5537  2157620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_1\/q
Path End       : \UART_CT:BUART:txn\/main_1
Capture Clock  : \UART_CT:BUART:txn\/clock_0
Path slack     : 2157663p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5493
-------------------------------------   ---- 
End-of-path arrival time (ps)           5493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_1\/q  macrocell10   1250   1250  2148761  RISE       1
\UART_CT:BUART:txn\/main_1    macrocell9    4243   5493  2157663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:txn\/clock_0                                macrocell9          0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CT:BUART:rx_state_0\/main_0
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2157891p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5266
-------------------------------------   ---- 
End-of-path arrival time (ps)           5266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  2150152  RISE       1
\UART_CT:BUART:rx_state_0\/main_0    macrocell15   4016   5266  2157891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CT:BUART:rx_status_3\/main_0
Capture Clock  : \UART_CT:BUART:rx_status_3\/clock_0
Path slack     : 2157891p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5266
-------------------------------------   ---- 
End-of-path arrival time (ps)           5266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  2150152  RISE       1
\UART_CT:BUART:rx_status_3\/main_0   macrocell23   4016   5266  2157891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_status_3\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_CT:BUART:pollcount_1\/main_0
Capture Clock  : \UART_CT:BUART:pollcount_1\/clock_0
Path slack     : 2157943p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5214
-------------------------------------   ---- 
End-of-path arrival time (ps)           5214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157943  RISE       1
\UART_CT:BUART:pollcount_1\/main_0        macrocell21   3274   5214  2157943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_1\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_CT:BUART:pollcount_0\/main_0
Capture Clock  : \UART_CT:BUART:pollcount_0\/clock_0
Path slack     : 2157943p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5214
-------------------------------------   ---- 
End-of-path arrival time (ps)           5214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157943  RISE       1
\UART_CT:BUART:pollcount_0\/main_0        macrocell22   3274   5214  2157943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_0\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_load_fifo\/q
Path End       : \UART_CT:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_CT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2157953p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3130
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5584
-------------------------------------   ---- 
End-of-path arrival time (ps)           5584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_load_fifo\/q            macrocell16     1250   1250  2151855  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4334   5584  2157953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_CT:BUART:pollcount_1\/main_1
Capture Clock  : \UART_CT:BUART:pollcount_1\/clock_0
Path slack     : 2158085p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5072
-------------------------------------   ---- 
End-of-path arrival time (ps)           5072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158085  RISE       1
\UART_CT:BUART:pollcount_1\/main_1        macrocell21   3132   5072  2158085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_1\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_CT:BUART:pollcount_0\/main_1
Capture Clock  : \UART_CT:BUART:pollcount_0\/clock_0
Path slack     : 2158085p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5072
-------------------------------------   ---- 
End-of-path arrival time (ps)           5072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158085  RISE       1
\UART_CT:BUART:pollcount_0\/main_1        macrocell22   3132   5072  2158085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_0\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_CT:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_CT:BUART:tx_bitclk\/clock_0
Path slack     : 2158108p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5049
-------------------------------------   ---- 
End-of-path arrival time (ps)           5049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2150916  RISE       1
\UART_CT:BUART:tx_bitclk\/main_2                macrocell13     4859   5049  2158108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_bitclk\/clock_0                          macrocell13         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_3\/q
Path End       : \UART_CT:BUART:rx_state_3\/main_3
Capture Clock  : \UART_CT:BUART:rx_state_3\/clock_0
Path slack     : 2158153p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5004
-------------------------------------   ---- 
End-of-path arrival time (ps)           5004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_3\/q       macrocell17   1250   1250  2148918  RISE       1
\UART_CT:BUART:rx_state_3\/main_3  macrocell17   3754   5004  2158153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_3\/q
Path End       : \UART_CT:BUART:rx_state_2\/main_3
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 2158153p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5004
-------------------------------------   ---- 
End-of-path arrival time (ps)           5004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_3\/q       macrocell17   1250   1250  2148918  RISE       1
\UART_CT:BUART:rx_state_2\/main_3  macrocell18   3754   5004  2158153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_CT:BUART:rx_state_0\/main_6
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2158183p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4974
-------------------------------------   ---- 
End-of-path arrival time (ps)           4974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158183  RISE       1
\UART_CT:BUART:rx_state_0\/main_6         macrocell15   3034   4974  2158183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_CT:BUART:rx_state_3\/main_6
Capture Clock  : \UART_CT:BUART:rx_state_3\/clock_0
Path slack     : 2158197p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4960
-------------------------------------   ---- 
End-of-path arrival time (ps)           4960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158183  RISE       1
\UART_CT:BUART:rx_state_3\/main_6         macrocell17   3020   4960  2158197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_CT:BUART:rx_state_2\/main_6
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 2158197p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4960
-------------------------------------   ---- 
End-of-path arrival time (ps)           4960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158183  RISE       1
\UART_CT:BUART:rx_state_2\/main_6         macrocell18   3020   4960  2158197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_CT:BUART:rx_state_0\/main_5
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2158212p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4945
-------------------------------------   ---- 
End-of-path arrival time (ps)           4945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158212  RISE       1
\UART_CT:BUART:rx_state_0\/main_5         macrocell15   3005   4945  2158212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_CT:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_CT:BUART:rx_load_fifo\/clock_0
Path slack     : 2158220p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4937
-------------------------------------   ---- 
End-of-path arrival time (ps)           4937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158212  RISE       1
\UART_CT:BUART:rx_load_fifo\/main_5       macrocell16   2997   4937  2158220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_2\/q
Path End       : \UART_CT:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_CT:BUART:rx_load_fifo\/clock_0
Path slack     : 2158258p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_2\/q         macrocell18   1250   1250  2149264  RISE       1
\UART_CT:BUART:rx_load_fifo\/main_4  macrocell16   3648   4898  2158258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_2\/q
Path End       : \UART_CT:BUART:rx_state_3\/main_4
Capture Clock  : \UART_CT:BUART:rx_state_3\/clock_0
Path slack     : 2158261p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4895
-------------------------------------   ---- 
End-of-path arrival time (ps)           4895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_2\/q       macrocell18   1250   1250  2149264  RISE       1
\UART_CT:BUART:rx_state_3\/main_4  macrocell17   3645   4895  2158261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_2\/q
Path End       : \UART_CT:BUART:rx_state_2\/main_4
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 2158261p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4895
-------------------------------------   ---- 
End-of-path arrival time (ps)           4895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_2\/q       macrocell18   1250   1250  2149264  RISE       1
\UART_CT:BUART:rx_state_2\/main_4  macrocell18   3645   4895  2158261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_CT:BUART:tx_state_0\/main_2
Capture Clock  : \UART_CT:BUART:tx_state_0\/clock_0
Path slack     : 2158302p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4855
-------------------------------------   ---- 
End-of-path arrival time (ps)           4855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2150916  RISE       1
\UART_CT:BUART:tx_state_0\/main_2               macrocell11     4665   4855  2158302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_CT:BUART:rx_state_0\/main_7
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2158328p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4829
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158328  RISE       1
\UART_CT:BUART:rx_state_0\/main_7         macrocell15   2889   4829  2158328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_1\/q
Path End       : \UART_CT:BUART:tx_state_2\/main_0
Capture Clock  : \UART_CT:BUART:tx_state_2\/clock_0
Path slack     : 2158329p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4827
-------------------------------------   ---- 
End-of-path arrival time (ps)           4827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_1\/q       macrocell10   1250   1250  2148761  RISE       1
\UART_CT:BUART:tx_state_2\/main_0  macrocell12   3577   4827  2158329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_CT:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_CT:BUART:rx_load_fifo\/clock_0
Path slack     : 2158339p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4817
-------------------------------------   ---- 
End-of-path arrival time (ps)           4817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158328  RISE       1
\UART_CT:BUART:rx_load_fifo\/main_7       macrocell16   2877   4817  2158339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_CT:BUART:rx_state_3\/main_5
Capture Clock  : \UART_CT:BUART:rx_state_3\/clock_0
Path slack     : 2158342p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4815
-------------------------------------   ---- 
End-of-path arrival time (ps)           4815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158212  RISE       1
\UART_CT:BUART:rx_state_3\/main_5         macrocell17   2875   4815  2158342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_CT:BUART:rx_state_2\/main_5
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 2158342p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4815
-------------------------------------   ---- 
End-of-path arrival time (ps)           4815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158212  RISE       1
\UART_CT:BUART:rx_state_2\/main_5         macrocell18   2875   4815  2158342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_CT:BUART:rx_state_3\/main_7
Capture Clock  : \UART_CT:BUART:rx_state_3\/clock_0
Path slack     : 2158342p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4815
-------------------------------------   ---- 
End-of-path arrival time (ps)           4815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158328  RISE       1
\UART_CT:BUART:rx_state_3\/main_7         macrocell17   2875   4815  2158342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_CT:BUART:rx_state_2\/main_7
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 2158342p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4815
-------------------------------------   ---- 
End-of-path arrival time (ps)           4815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158328  RISE       1
\UART_CT:BUART:rx_state_2\/main_7         macrocell18   2875   4815  2158342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_bitclk\/q
Path End       : \UART_CT:BUART:tx_state_2\/main_5
Capture Clock  : \UART_CT:BUART:tx_state_2\/clock_0
Path slack     : 2158355p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4802
-------------------------------------   ---- 
End-of-path arrival time (ps)           4802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_bitclk\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_bitclk\/q        macrocell13   1250   1250  2158355  RISE       1
\UART_CT:BUART:tx_state_2\/main_5  macrocell12   3552   4802  2158355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_CT:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_CT:BUART:rx_load_fifo\/clock_0
Path slack     : 2158365p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4791
-------------------------------------   ---- 
End-of-path arrival time (ps)           4791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158183  RISE       1
\UART_CT:BUART:rx_load_fifo\/main_6       macrocell16   2851   4791  2158365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_bitclk\/q
Path End       : \UART_CT:BUART:txn\/main_6
Capture Clock  : \UART_CT:BUART:txn\/clock_0
Path slack     : 2158372p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4785
-------------------------------------   ---- 
End-of-path arrival time (ps)           4785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_bitclk\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_bitclk\/q  macrocell13   1250   1250  2158355  RISE       1
\UART_CT:BUART:txn\/main_6   macrocell9    3535   4785  2158372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:txn\/clock_0                                macrocell9          0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_bitclk\/q
Path End       : \UART_CT:BUART:tx_state_1\/main_5
Capture Clock  : \UART_CT:BUART:tx_state_1\/clock_0
Path slack     : 2158374p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4783
-------------------------------------   ---- 
End-of-path arrival time (ps)           4783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_bitclk\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_bitclk\/q        macrocell13   1250   1250  2158355  RISE       1
\UART_CT:BUART:tx_state_1\/main_5  macrocell10   3533   4783  2158374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_2\/q
Path End       : \UART_CT:BUART:txn\/main_4
Capture Clock  : \UART_CT:BUART:txn\/clock_0
Path slack     : 2158536p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4620
-------------------------------------   ---- 
End-of-path arrival time (ps)           4620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_2\/q  macrocell12   1250   1250  2150213  RISE       1
\UART_CT:BUART:txn\/main_4    macrocell9    3370   4620  2158536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:txn\/clock_0                                macrocell9          0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_2\/q
Path End       : \UART_CT:BUART:tx_state_2\/main_3
Capture Clock  : \UART_CT:BUART:tx_state_2\/clock_0
Path slack     : 2158538p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_2\/q       macrocell12   1250   1250  2150213  RISE       1
\UART_CT:BUART:tx_state_2\/main_3  macrocell12   3369   4619  2158538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_3\/q
Path End       : \UART_CT:BUART:rx_state_0\/main_3
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2158545p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4612
-------------------------------------   ---- 
End-of-path arrival time (ps)           4612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_3\/q       macrocell17   1250   1250  2148918  RISE       1
\UART_CT:BUART:rx_state_0\/main_3  macrocell15   3362   4612  2158545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_3\/q
Path End       : \UART_CT:BUART:rx_status_3\/main_3
Capture Clock  : \UART_CT:BUART:rx_status_3\/clock_0
Path slack     : 2158545p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4612
-------------------------------------   ---- 
End-of-path arrival time (ps)           4612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_3\/q        macrocell17   1250   1250  2148918  RISE       1
\UART_CT:BUART:rx_status_3\/main_3  macrocell23   3362   4612  2158545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_status_3\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_CT:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_CT:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158680p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4476
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157943  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/main_0   macrocell19   2536   4476  2158680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:pollcount_1\/q
Path End       : \UART_CT:BUART:rx_state_0\/main_8
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2158710p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4447
-------------------------------------   ---- 
End-of-path arrival time (ps)           4447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_1\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:pollcount_1\/q      macrocell21   1250   1250  2154000  RISE       1
\UART_CT:BUART:rx_state_0\/main_8  macrocell15   3197   4447  2158710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:pollcount_1\/q
Path End       : \UART_CT:BUART:rx_status_3\/main_5
Capture Clock  : \UART_CT:BUART:rx_status_3\/clock_0
Path slack     : 2158710p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4447
-------------------------------------   ---- 
End-of-path arrival time (ps)           4447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_1\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:pollcount_1\/q       macrocell21   1250   1250  2154000  RISE       1
\UART_CT:BUART:rx_status_3\/main_5  macrocell23   3197   4447  2158710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_status_3\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:pollcount_0\/q
Path End       : \UART_CT:BUART:rx_state_0\/main_10
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2158715p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4442
-------------------------------------   ---- 
End-of-path arrival time (ps)           4442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_0\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:pollcount_0\/q       macrocell22   1250   1250  2154004  RISE       1
\UART_CT:BUART:rx_state_0\/main_10  macrocell15   3192   4442  2158715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:pollcount_0\/q
Path End       : \UART_CT:BUART:rx_status_3\/main_7
Capture Clock  : \UART_CT:BUART:rx_status_3\/clock_0
Path slack     : 2158715p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4442
-------------------------------------   ---- 
End-of-path arrival time (ps)           4442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_0\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:pollcount_0\/q       macrocell22   1250   1250  2154004  RISE       1
\UART_CT:BUART:rx_status_3\/main_7  macrocell23   3192   4442  2158715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_status_3\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_bitclk_enable\/q
Path End       : \UART_CT:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_CT:BUART:rx_load_fifo\/clock_0
Path slack     : 2158752p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4404
-------------------------------------   ---- 
End-of-path arrival time (ps)           4404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_bitclk_enable\/q   macrocell19   1250   1250  2155777  RISE       1
\UART_CT:BUART:rx_load_fifo\/main_2  macrocell16   3154   4404  2158752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_bitclk_enable\/q
Path End       : \UART_CT:BUART:rx_state_3\/main_2
Capture Clock  : \UART_CT:BUART:rx_state_3\/clock_0
Path slack     : 2158756p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4401
-------------------------------------   ---- 
End-of-path arrival time (ps)           4401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  2155777  RISE       1
\UART_CT:BUART:rx_state_3\/main_2   macrocell17   3151   4401  2158756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_bitclk_enable\/q
Path End       : \UART_CT:BUART:rx_state_2\/main_2
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 2158756p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4401
-------------------------------------   ---- 
End-of-path arrival time (ps)           4401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  2155777  RISE       1
\UART_CT:BUART:rx_state_2\/main_2   macrocell18   3151   4401  2158756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_bitclk_enable\/q
Path End       : \UART_CT:BUART:rx_state_0\/main_2
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2158758p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4398
-------------------------------------   ---- 
End-of-path arrival time (ps)           4398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  2155777  RISE       1
\UART_CT:BUART:rx_state_0\/main_2   macrocell15   3148   4398  2158758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_bitclk_enable\/q
Path End       : \UART_CT:BUART:rx_status_3\/main_2
Capture Clock  : \UART_CT:BUART:rx_status_3\/clock_0
Path slack     : 2158758p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4398
-------------------------------------   ---- 
End-of-path arrival time (ps)           4398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  2155777  RISE       1
\UART_CT:BUART:rx_status_3\/main_2  macrocell23   3148   4398  2158758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_status_3\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_2\/q
Path End       : \UART_CT:BUART:tx_state_1\/main_3
Capture Clock  : \UART_CT:BUART:tx_state_1\/clock_0
Path slack     : 2158814p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_2\/q       macrocell12   1250   1250  2150213  RISE       1
\UART_CT:BUART:tx_state_1\/main_3  macrocell10   3093   4343  2158814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_0\/q
Path End       : \UART_CT:BUART:rx_state_3\/main_1
Capture Clock  : \UART_CT:BUART:rx_state_3\/clock_0
Path slack     : 2158922p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4235
-------------------------------------   ---- 
End-of-path arrival time (ps)           4235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_0\/q       macrocell15   1250   1250  2149434  RISE       1
\UART_CT:BUART:rx_state_3\/main_1  macrocell17   2985   4235  2158922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_0\/q
Path End       : \UART_CT:BUART:rx_state_2\/main_1
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 2158922p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4235
-------------------------------------   ---- 
End-of-path arrival time (ps)           4235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_0\/q       macrocell15   1250   1250  2149434  RISE       1
\UART_CT:BUART:rx_state_2\/main_1  macrocell18   2985   4235  2158922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_0\/q
Path End       : \UART_CT:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_CT:BUART:rx_load_fifo\/clock_0
Path slack     : 2158923p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4233
-------------------------------------   ---- 
End-of-path arrival time (ps)           4233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_0\/q         macrocell15   1250   1250  2149434  RISE       1
\UART_CT:BUART:rx_load_fifo\/main_1  macrocell16   2983   4233  2158923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_CT:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_CT:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158957p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4200
-------------------------------------   ---- 
End-of-path arrival time (ps)           4200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158085  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/main_1   macrocell19   2260   4200  2158957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_CT:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_CT:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158979p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4177
-------------------------------------   ---- 
End-of-path arrival time (ps)           4177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158979  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/main_2   macrocell19   2237   4177  2158979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_0\/q
Path End       : \UART_CT:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_CT:BUART:tx_bitclk\/clock_0
Path slack     : 2159000p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4157
-------------------------------------   ---- 
End-of-path arrival time (ps)           4157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_0\/q      macrocell11   1250   1250  2147459  RISE       1
\UART_CT:BUART:tx_bitclk\/main_1  macrocell13   2907   4157  2159000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_bitclk\/clock_0                          macrocell13         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_0\/q
Path End       : \UART_CT:BUART:tx_state_0\/main_1
Capture Clock  : \UART_CT:BUART:tx_state_0\/clock_0
Path slack     : 2159005p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_0\/q       macrocell11   1250   1250  2147459  RISE       1
\UART_CT:BUART:tx_state_0\/main_1  macrocell11   2902   4152  2159005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_0\/q
Path End       : \UART_CT:BUART:rx_state_0\/main_1
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2159076p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_0\/q       macrocell15   1250   1250  2149434  RISE       1
\UART_CT:BUART:rx_state_0\/main_1  macrocell15   2830   4080  2159076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_0\/q
Path End       : \UART_CT:BUART:rx_status_3\/main_1
Capture Clock  : \UART_CT:BUART:rx_status_3\/clock_0
Path slack     : 2159076p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_0\/q        macrocell15   1250   1250  2149434  RISE       1
\UART_CT:BUART:rx_status_3\/main_1  macrocell23   2830   4080  2159076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_status_3\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_CT:BUART:tx_state_2\/main_2
Capture Clock  : \UART_CT:BUART:tx_state_2\/clock_0
Path slack     : 2159189p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3968
-------------------------------------   ---- 
End-of-path arrival time (ps)           3968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2150916  RISE       1
\UART_CT:BUART:tx_state_2\/main_2               macrocell12     3778   3968  2159189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_CT:BUART:tx_state_1\/main_2
Capture Clock  : \UART_CT:BUART:tx_state_1\/clock_0
Path slack     : 2159203p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3953
-------------------------------------   ---- 
End-of-path arrival time (ps)           3953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2150916  RISE       1
\UART_CT:BUART:tx_state_1\/main_2               macrocell10     3763   3953  2159203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:txn\/q
Path End       : \UART_CT:BUART:txn\/main_0
Capture Clock  : \UART_CT:BUART:txn\/clock_0
Path slack     : 2159298p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:txn\/clock_0                                macrocell9          0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:txn\/q       macrocell9    1250   1250  2159298  RISE       1
\UART_CT:BUART:txn\/main_0  macrocell9    2609   3859  2159298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:txn\/clock_0                                macrocell9          0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_bitclk\/q
Path End       : \UART_CT:BUART:tx_state_0\/main_5
Capture Clock  : \UART_CT:BUART:tx_state_0\/clock_0
Path slack     : 2159597p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_bitclk\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_bitclk\/q        macrocell13   1250   1250  2158355  RISE       1
\UART_CT:BUART:tx_state_0\/main_5  macrocell11   2310   3560  2159597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:pollcount_1\/q
Path End       : \UART_CT:BUART:pollcount_1\/main_2
Capture Clock  : \UART_CT:BUART:pollcount_1\/clock_0
Path slack     : 2159600p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_1\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:pollcount_1\/q       macrocell21   1250   1250  2154000  RISE       1
\UART_CT:BUART:pollcount_1\/main_2  macrocell21   2307   3557  2159600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_1\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:pollcount_0\/q
Path End       : \UART_CT:BUART:pollcount_1\/main_4
Capture Clock  : \UART_CT:BUART:pollcount_1\/clock_0
Path slack     : 2159605p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_0\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:pollcount_0\/q       macrocell22   1250   1250  2154004  RISE       1
\UART_CT:BUART:pollcount_1\/main_4  macrocell21   2302   3552  2159605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_1\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:pollcount_0\/q
Path End       : \UART_CT:BUART:pollcount_0\/main_3
Capture Clock  : \UART_CT:BUART:pollcount_0\/clock_0
Path slack     : 2159605p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_0\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:pollcount_0\/q       macrocell22   1250   1250  2154004  RISE       1
\UART_CT:BUART:pollcount_0\/main_3  macrocell22   2302   3552  2159605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_0\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_last\/q
Path End       : \UART_CT:BUART:rx_state_2\/main_9
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 2159650p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3507
-------------------------------------   ---- 
End-of-path arrival time (ps)           3507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_last\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_last\/q          macrocell24   1250   1250  2159650  RISE       1
\UART_CT:BUART:rx_state_2\/main_9  macrocell18   2257   3507  2159650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_CT:BUART:tx_state_1\/main_4
Capture Clock  : \UART_CT:BUART:tx_state_1\/clock_0
Path slack     : 2160052p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3104
-------------------------------------   ---- 
End-of-path arrival time (ps)           3104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2160052  RISE       1
\UART_CT:BUART:tx_state_1\/main_4               macrocell10     2914   3104  2160052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_CT:BUART:txn\/main_5
Capture Clock  : \UART_CT:BUART:txn\/clock_0
Path slack     : 2160055p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3102
-------------------------------------   ---- 
End-of-path arrival time (ps)           3102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2160052  RISE       1
\UART_CT:BUART:txn\/main_5                      macrocell9      2912   3102  2160055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:txn\/clock_0                                macrocell9          0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_CT:BUART:tx_state_2\/main_4
Capture Clock  : \UART_CT:BUART:tx_state_2\/clock_0
Path slack     : 2160066p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3090
-------------------------------------   ---- 
End-of-path arrival time (ps)           3090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2160052  RISE       1
\UART_CT:BUART:tx_state_2\/main_4               macrocell12     2900   3090  2160066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_status_3\/q
Path End       : \UART_CT:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_CT:BUART:sRX:RxSts\/clock
Path slack     : 2161302p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4865
-------------------------------------   ---- 
End-of-path arrival time (ps)           4865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_status_3\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_status_3\/q       macrocell23    1250   1250  2161302  RISE       1
\UART_CT:BUART:sRX:RxSts\/status_3  statusicell2   3615   4865  2161302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxSts\/clock                            statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

