AArch64 MP+rel+rmw-lrs-acq
{
 0:X1=x; 0:X3=y;
 1:X1=x; 1:X3=y;
}
 P0           | P1                  ;
 MOV W0,#1    | MOV W6,#2           ;
 STR W0,[X1]  | SWP W6,W2,[X3]      ;
 MOV W2,#1    | LDAR W7,[X3]        ;
 STLR W2,[X3] | EOR W8,W7,W7        ;
              | LDR W0,[X1]         ;
exists (1:X2=1 /\ 1:X0=0)
