Source Block: hdl/library/axi_ad9361/axi_ad9361_dev_if_alt.v@181:191@HdlIdDef
  wire    [ 3:0]  rx_frame_s;
  wire    [ 5:0]  rx_data_0_s;
  wire    [ 5:0]  rx_data_1_s;
  wire    [ 5:0]  rx_data_2_s;
  wire    [ 5:0]  rx_data_3_s;
  wire            rx_locked_s;

  // defaults

  assign delay_locked = 1'd1;


Diff Content:
+ 186   assign enable = up_enable;
+ 186   assign txnrx = up_txnrx;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_ad9361/axi_ad9361_dev_if_alt.v@178:188

  wire    [ 3:0]  rx_frame_inv_s;
  wire            tx_locked_s;
  wire    [ 3:0]  rx_frame_s;
  wire    [ 5:0]  rx_data_0_s;
  wire    [ 5:0]  rx_data_1_s;
  wire    [ 5:0]  rx_data_2_s;
  wire    [ 5:0]  rx_data_3_s;
  wire            rx_locked_s;

  // defaults

Clone Blocks 2:
hdl/library/axi_ad9361/axi_ad9361_dev_if_alt.v@180:190
  wire            tx_locked_s;
  wire    [ 3:0]  rx_frame_s;
  wire    [ 5:0]  rx_data_0_s;
  wire    [ 5:0]  rx_data_1_s;
  wire    [ 5:0]  rx_data_2_s;
  wire    [ 5:0]  rx_data_3_s;
  wire            rx_locked_s;

  // defaults

  assign delay_locked = 1'd1;

Clone Blocks 3:
hdl/library/axi_ad9361/axi_ad9361_dev_if_alt.v@179:189
  wire    [ 3:0]  rx_frame_inv_s;
  wire            tx_locked_s;
  wire    [ 3:0]  rx_frame_s;
  wire    [ 5:0]  rx_data_0_s;
  wire    [ 5:0]  rx_data_1_s;
  wire    [ 5:0]  rx_data_2_s;
  wire    [ 5:0]  rx_data_3_s;
  wire            rx_locked_s;

  // defaults


Clone Blocks 4:
hdl/library/axi_ad9361/axi_ad9361_dev_if_alt.v@175:185
  reg     [ 5:0]  tx_data_3 = 'd0;

  // internal signals

  wire    [ 3:0]  rx_frame_inv_s;
  wire            tx_locked_s;
  wire    [ 3:0]  rx_frame_s;
  wire    [ 5:0]  rx_data_0_s;
  wire    [ 5:0]  rx_data_1_s;
  wire    [ 5:0]  rx_data_2_s;
  wire    [ 5:0]  rx_data_3_s;

Clone Blocks 5:
hdl/library/axi_ad9361/axi_ad9361_dev_if_alt.v@177:187
  // internal signals

  wire    [ 3:0]  rx_frame_inv_s;
  wire            tx_locked_s;
  wire    [ 3:0]  rx_frame_s;
  wire    [ 5:0]  rx_data_0_s;
  wire    [ 5:0]  rx_data_1_s;
  wire    [ 5:0]  rx_data_2_s;
  wire    [ 5:0]  rx_data_3_s;
  wire            rx_locked_s;


Clone Blocks 6:
hdl/library/axi_ad9361/axi_ad9361_dev_if_alt.v@176:186

  // internal signals

  wire    [ 3:0]  rx_frame_inv_s;
  wire            tx_locked_s;
  wire    [ 3:0]  rx_frame_s;
  wire    [ 5:0]  rx_data_0_s;
  wire    [ 5:0]  rx_data_1_s;
  wire    [ 5:0]  rx_data_2_s;
  wire    [ 5:0]  rx_data_3_s;
  wire            rx_locked_s;

