Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 31 17:29:08 2020
| Host         : DESKTOP-R9SK49T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab_11_2_timing_summary_routed.rpt -pb Lab_11_2_timing_summary_routed.pb -rpx Lab_11_2_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab_11_2
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/inst/FSM_sequential_c_state_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/inst/FSM_sequential_c_state_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/inst/FSM_sequential_c_state_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/inst/FSM_sequential_c_state_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/inst/scl_cnt_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/inst/scl_cnt_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/inst/scl_cnt_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/inst/scl_cnt_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/inst/scl_cnt_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/inst/scl_cnt_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/inst/scl_cnt_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/inst/scl_cnt_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/inst/scl_cnt_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/inst/scl_cnt_reg[9]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: RGB_light_1/Clk_Division0/inst/Clk_reg/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: RGB_light_1/Clk_Division1/inst/Clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 175 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -15.693     -451.677                     40                 1464        0.016        0.000                      0                 1464        0.264        0.000                       0                   829  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_10/inst/clk_in1     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0    {0.000 2.500}        5.000           200.000         
  clk_out3_clk_wiz_0    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
clk_4/inst/clk_in1      {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1    {0.000 1.250}        2.500           400.000         
  clkfbout_clk_wiz_1    {0.000 5.000}        10.000          100.000         
dphy_hs_clock_p         {0.000 2.380}        4.761           210.040         
  pclk_1                {0.000 9.522}        19.044          52.510          
pclk                    {0.000 6.734}        13.468          74.250          
  rgb2dvi/U0/SerialClk  {0.000 1.347}        2.694           371.250         
sys_clk_pin             {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_10/inst/clk_in1                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          3.855        0.000                      0                   22        0.167        0.000                      0                   22        4.500        0.000                       0                    25  
  clk_out2_clk_wiz_0          0.204        0.000                      0                  236        0.145        0.000                      0                  236        0.264        0.000                       0                   110  
  clk_out3_clk_wiz_0         97.590        0.000                      0                   13        0.258        0.000                      0                   13       49.500        0.000                       0                     7  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
clk_4/inst/clk_in1                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                                                                                                                                                      0.345        0.000                       0                     2  
  clkfbout_clk_wiz_1                                                                                                                                                      7.845        0.000                       0                     3  
dphy_hs_clock_p                                                                                                                                                           2.606        0.000                       0                     9  
  pclk_1                      8.056        0.000                      0                  848        0.016        0.000                      0                  848        8.542        0.000                       0                   452  
pclk                          8.803        0.000                      0                  174        0.122        0.000                      0                  174        6.234        0.000                       0                   142  
  rgb2dvi/U0/SerialClk                                                                                                                                                    1.027        0.000                       0                     8  
sys_clk_pin                   5.546        0.000                      0                  130        0.207        0.000                      0                  130        4.500        0.000                       0                    66  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_clk_wiz_0  clk_out1_clk_wiz_0        7.298        0.000                      0                    1        0.219        0.000                      0                    1  
pclk_1              clk_out2_clk_wiz_0      -15.693      -15.693                      1                    1        4.162        0.000                      0                    1  
clk_out1_clk_wiz_0  clk_out3_clk_wiz_0        4.282        0.000                      0                    9        0.390        0.000                      0                    9  
pclk_1              pclk                    -12.856     -435.984                     39                   39        3.069        0.000                      0                   39  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_10/inst/clk_in1
  To Clock:  clk_10/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.855ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.855ns  (required time - arrival time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/inst/SDA_Out_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.061ns  (logic 1.950ns (32.173%)  route 4.111ns (67.827%))
  Logic Levels:           7  (LUT2=1 LUT5=4 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.285ns = ( 6.715 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.735ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.253     1.253    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -7.132 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -5.453    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.357 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.622    -3.735    Driver_IIC0/inst/clk
    SLICE_X25Y7          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDCE (Prop_fdce_C_Q)         0.419    -3.316 f  Driver_IIC0/inst/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.714    -2.602    Driver_IIC0/inst/scl_cnt[6]
    SLICE_X24Y7          LUT2 (Prop_lut2_I0_O)        0.296    -2.306 r  Driver_IIC0/inst/IIC_Busy_INST_0_i_2/O
                         net (fo=2, routed)           0.810    -1.496    Driver_IIC0/inst/IIC_Busy_INST_0_i_2_n_0
    SLICE_X25Y6          LUT6 (Prop_lut6_I4_O)        0.124    -1.372 f  Driver_IIC0/inst/IIC_Busy_INST_0_i_1/O
                         net (fo=21, routed)          0.942    -0.430    Driver_IIC0/inst/IIC_Busy_INST_0_i_1_n_0
    SLICE_X29Y5          LUT5 (Prop_lut5_I0_O)        0.150    -0.280 r  Driver_IIC0/inst/SDA_Dir_i_8/O
                         net (fo=1, routed)           0.580     0.300    Driver_IIC0/inst/SDA_Dir_i_8_n_0
    SLICE_X29Y5          LUT5 (Prop_lut5_I2_O)        0.326     0.626 r  Driver_IIC0/inst/SDA_Dir_i_5/O
                         net (fo=8, routed)           0.340     0.966    Driver_IIC0/inst/n_state[0]
    SLICE_X31Y5          LUT5 (Prop_lut5_I2_O)        0.124     1.090 r  Driver_IIC0/inst/SDA_Out_i_5/O
                         net (fo=1, routed)           0.000     1.090    Driver_IIC0/inst/SDA_Out_i_5_n_0
    SLICE_X31Y5          MUXF7 (Prop_muxf7_I0_O)      0.212     1.302 r  Driver_IIC0/inst/SDA_Out_reg_i_2/O
                         net (fo=1, routed)           0.725     2.027    Driver_IIC0/inst/SDA_Out_reg_i_2_n_0
    SLICE_X29Y6          LUT5 (Prop_lut5_I0_O)        0.299     2.326 r  Driver_IIC0/inst/SDA_Out_i_1/O
                         net (fo=1, routed)           0.000     2.326    Driver_IIC0/inst/SDA_Out_i_1_n_0
    SLICE_X29Y6          FDPE                                         r  Driver_IIC0/inst/SDA_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                   IBUF                         0.000    10.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.181    11.181    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     3.520 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     5.121    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.212 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.503     6.715    Driver_IIC0/inst/clk
    SLICE_X29Y6          FDPE                                         r  Driver_IIC0/inst/SDA_Out_reg/C
                         clock pessimism             -0.489     6.226    
                         clock uncertainty           -0.074     6.152    
    SLICE_X29Y6          FDPE (Setup_fdpe_C_D)        0.029     6.181    Driver_IIC0/inst/SDA_Out_reg
  -------------------------------------------------------------------
                         required time                          6.181    
                         arrival time                          -2.326    
  -------------------------------------------------------------------
                         slack                                  3.855    

Slack (MET) :             4.374ns  (required time - arrival time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/inst/SDA_Dir_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 1.435ns (27.111%)  route 3.858ns (72.889%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.286ns = ( 6.714 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.735ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.253     1.253    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -7.132 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -5.453    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.357 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.622    -3.735    Driver_IIC0/inst/clk
    SLICE_X25Y7          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDCE (Prop_fdce_C_Q)         0.419    -3.316 f  Driver_IIC0/inst/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.714    -2.602    Driver_IIC0/inst/scl_cnt[6]
    SLICE_X24Y7          LUT2 (Prop_lut2_I0_O)        0.296    -2.306 r  Driver_IIC0/inst/IIC_Busy_INST_0_i_2/O
                         net (fo=2, routed)           0.810    -1.496    Driver_IIC0/inst/IIC_Busy_INST_0_i_2_n_0
    SLICE_X25Y6          LUT6 (Prop_lut6_I4_O)        0.124    -1.372 f  Driver_IIC0/inst/IIC_Busy_INST_0_i_1/O
                         net (fo=21, routed)          0.942    -0.430    Driver_IIC0/inst/IIC_Busy_INST_0_i_1_n_0
    SLICE_X29Y5          LUT5 (Prop_lut5_I0_O)        0.150    -0.280 r  Driver_IIC0/inst/SDA_Dir_i_8/O
                         net (fo=1, routed)           0.580     0.300    Driver_IIC0/inst/SDA_Dir_i_8_n_0
    SLICE_X29Y5          LUT5 (Prop_lut5_I2_O)        0.326     0.626 r  Driver_IIC0/inst/SDA_Dir_i_5/O
                         net (fo=8, routed)           0.450     1.076    Driver_IIC0/inst/n_state[0]
    SLICE_X29Y7          LUT4 (Prop_lut4_I3_O)        0.120     1.196 r  Driver_IIC0/inst/SDA_Dir_i_1/O
                         net (fo=1, routed)           0.362     1.558    Driver_IIC0/inst/SDA_Dir_i_1_n_0
    SLICE_X26Y7          FDPE                                         r  Driver_IIC0/inst/SDA_Dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                   IBUF                         0.000    10.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.181    11.181    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     3.520 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     5.121    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.212 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.502     6.714    Driver_IIC0/inst/clk
    SLICE_X26Y7          FDPE                                         r  Driver_IIC0/inst/SDA_Dir_reg/C
                         clock pessimism             -0.474     6.240    
                         clock uncertainty           -0.074     6.166    
    SLICE_X26Y7          FDPE (Setup_fdpe_C_D)       -0.234     5.932    Driver_IIC0/inst/SDA_Dir_reg
  -------------------------------------------------------------------
                         required time                          5.932    
                         arrival time                          -1.558    
  -------------------------------------------------------------------
                         slack                                  4.374    

Slack (MET) :             4.446ns  (required time - arrival time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/inst/bcnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 1.563ns (28.580%)  route 3.906ns (71.420%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.286ns = ( 6.714 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.735ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.253     1.253    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -7.132 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -5.453    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.357 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.622    -3.735    Driver_IIC0/inst/clk
    SLICE_X25Y7          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDCE (Prop_fdce_C_Q)         0.419    -3.316 f  Driver_IIC0/inst/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.714    -2.602    Driver_IIC0/inst/scl_cnt[6]
    SLICE_X24Y7          LUT2 (Prop_lut2_I0_O)        0.296    -2.306 r  Driver_IIC0/inst/IIC_Busy_INST_0_i_2/O
                         net (fo=2, routed)           0.810    -1.496    Driver_IIC0/inst/IIC_Busy_INST_0_i_2_n_0
    SLICE_X25Y6          LUT6 (Prop_lut6_I4_O)        0.124    -1.372 f  Driver_IIC0/inst/IIC_Busy_INST_0_i_1/O
                         net (fo=21, routed)          0.942    -0.430    Driver_IIC0/inst/IIC_Busy_INST_0_i_1_n_0
    SLICE_X29Y5          LUT5 (Prop_lut5_I0_O)        0.150    -0.280 r  Driver_IIC0/inst/SDA_Dir_i_8/O
                         net (fo=1, routed)           0.580     0.300    Driver_IIC0/inst/SDA_Dir_i_8_n_0
    SLICE_X29Y5          LUT5 (Prop_lut5_I2_O)        0.326     0.626 r  Driver_IIC0/inst/SDA_Dir_i_5/O
                         net (fo=8, routed)           0.402     1.028    Driver_IIC0/inst/n_state[0]
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.124     1.152 r  Driver_IIC0/inst/bcnt[2]_i_3/O
                         net (fo=3, routed)           0.458     1.610    Driver_IIC0/inst/bcnt[2]_i_3_n_0
    SLICE_X29Y7          LUT6 (Prop_lut6_I4_O)        0.124     1.734 r  Driver_IIC0/inst/bcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.734    Driver_IIC0/inst/bcnt[1]_i_1_n_0
    SLICE_X29Y7          FDCE                                         r  Driver_IIC0/inst/bcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                   IBUF                         0.000    10.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.181    11.181    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     3.520 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     5.121    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.212 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.502     6.714    Driver_IIC0/inst/clk
    SLICE_X29Y7          FDCE                                         r  Driver_IIC0/inst/bcnt_reg[1]/C
                         clock pessimism             -0.489     6.225    
                         clock uncertainty           -0.074     6.151    
    SLICE_X29Y7          FDCE (Setup_fdce_C_D)        0.029     6.180    Driver_IIC0/inst/bcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.180    
                         arrival time                          -1.734    
  -------------------------------------------------------------------
                         slack                                  4.446    

Slack (MET) :             4.451ns  (required time - arrival time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/inst/bcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 1.563ns (28.596%)  route 3.903ns (71.404%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.286ns = ( 6.714 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.735ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.253     1.253    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -7.132 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -5.453    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.357 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.622    -3.735    Driver_IIC0/inst/clk
    SLICE_X25Y7          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDCE (Prop_fdce_C_Q)         0.419    -3.316 f  Driver_IIC0/inst/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.714    -2.602    Driver_IIC0/inst/scl_cnt[6]
    SLICE_X24Y7          LUT2 (Prop_lut2_I0_O)        0.296    -2.306 r  Driver_IIC0/inst/IIC_Busy_INST_0_i_2/O
                         net (fo=2, routed)           0.810    -1.496    Driver_IIC0/inst/IIC_Busy_INST_0_i_2_n_0
    SLICE_X25Y6          LUT6 (Prop_lut6_I4_O)        0.124    -1.372 f  Driver_IIC0/inst/IIC_Busy_INST_0_i_1/O
                         net (fo=21, routed)          0.942    -0.430    Driver_IIC0/inst/IIC_Busy_INST_0_i_1_n_0
    SLICE_X29Y5          LUT5 (Prop_lut5_I0_O)        0.150    -0.280 r  Driver_IIC0/inst/SDA_Dir_i_8/O
                         net (fo=1, routed)           0.580     0.300    Driver_IIC0/inst/SDA_Dir_i_8_n_0
    SLICE_X29Y5          LUT5 (Prop_lut5_I2_O)        0.326     0.626 r  Driver_IIC0/inst/SDA_Dir_i_5/O
                         net (fo=8, routed)           0.402     1.028    Driver_IIC0/inst/n_state[0]
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.124     1.152 r  Driver_IIC0/inst/bcnt[2]_i_3/O
                         net (fo=3, routed)           0.455     1.607    Driver_IIC0/inst/bcnt[2]_i_3_n_0
    SLICE_X29Y7          LUT6 (Prop_lut6_I4_O)        0.124     1.731 r  Driver_IIC0/inst/bcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.731    Driver_IIC0/inst/bcnt[2]_i_1_n_0
    SLICE_X29Y7          FDCE                                         r  Driver_IIC0/inst/bcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                   IBUF                         0.000    10.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.181    11.181    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     3.520 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     5.121    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.212 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.502     6.714    Driver_IIC0/inst/clk
    SLICE_X29Y7          FDCE                                         r  Driver_IIC0/inst/bcnt_reg[2]/C
                         clock pessimism             -0.489     6.225    
                         clock uncertainty           -0.074     6.151    
    SLICE_X29Y7          FDCE (Setup_fdce_C_D)        0.031     6.182    Driver_IIC0/inst/bcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.182    
                         arrival time                          -1.731    
  -------------------------------------------------------------------
                         slack                                  4.451    

Slack (MET) :             4.488ns  (required time - arrival time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/inst/bcnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.430ns  (logic 1.563ns (28.786%)  route 3.867ns (71.214%))
  Logic Levels:           6  (LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.285ns = ( 6.715 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.735ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.253     1.253    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -7.132 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -5.453    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.357 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.622    -3.735    Driver_IIC0/inst/clk
    SLICE_X25Y7          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDCE (Prop_fdce_C_Q)         0.419    -3.316 f  Driver_IIC0/inst/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.714    -2.602    Driver_IIC0/inst/scl_cnt[6]
    SLICE_X24Y7          LUT2 (Prop_lut2_I0_O)        0.296    -2.306 r  Driver_IIC0/inst/IIC_Busy_INST_0_i_2/O
                         net (fo=2, routed)           0.810    -1.496    Driver_IIC0/inst/IIC_Busy_INST_0_i_2_n_0
    SLICE_X25Y6          LUT6 (Prop_lut6_I4_O)        0.124    -1.372 f  Driver_IIC0/inst/IIC_Busy_INST_0_i_1/O
                         net (fo=21, routed)          0.942    -0.430    Driver_IIC0/inst/IIC_Busy_INST_0_i_1_n_0
    SLICE_X29Y5          LUT5 (Prop_lut5_I0_O)        0.150    -0.280 r  Driver_IIC0/inst/SDA_Dir_i_8/O
                         net (fo=1, routed)           0.580     0.300    Driver_IIC0/inst/SDA_Dir_i_8_n_0
    SLICE_X29Y5          LUT5 (Prop_lut5_I2_O)        0.326     0.626 r  Driver_IIC0/inst/SDA_Dir_i_5/O
                         net (fo=8, routed)           0.402     1.028    Driver_IIC0/inst/n_state[0]
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.124     1.152 r  Driver_IIC0/inst/bcnt[2]_i_3/O
                         net (fo=3, routed)           0.419     1.571    Driver_IIC0/inst/bcnt[2]_i_3_n_0
    SLICE_X29Y6          LUT5 (Prop_lut5_I3_O)        0.124     1.695 r  Driver_IIC0/inst/bcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.695    Driver_IIC0/inst/bcnt[0]_i_1_n_0
    SLICE_X29Y6          FDCE                                         r  Driver_IIC0/inst/bcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                   IBUF                         0.000    10.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.181    11.181    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     3.520 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     5.121    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.212 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.503     6.715    Driver_IIC0/inst/clk
    SLICE_X29Y6          FDCE                                         r  Driver_IIC0/inst/bcnt_reg[0]/C
                         clock pessimism             -0.489     6.226    
                         clock uncertainty           -0.074     6.152    
    SLICE_X29Y6          FDCE (Setup_fdce_C_D)        0.031     6.183    Driver_IIC0/inst/bcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -1.695    
  -------------------------------------------------------------------
                         slack                                  4.488    

Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/inst/FSM_sequential_c_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 1.283ns (27.166%)  route 3.440ns (72.834%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.282ns = ( 6.718 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.735ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.253     1.253    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -7.132 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -5.453    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.357 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.622    -3.735    Driver_IIC0/inst/clk
    SLICE_X25Y7          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDCE (Prop_fdce_C_Q)         0.419    -3.316 r  Driver_IIC0/inst/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.714    -2.602    Driver_IIC0/inst/scl_cnt[6]
    SLICE_X24Y7          LUT2 (Prop_lut2_I0_O)        0.296    -2.306 f  Driver_IIC0/inst/IIC_Busy_INST_0_i_2/O
                         net (fo=2, routed)           0.810    -1.496    Driver_IIC0/inst/IIC_Busy_INST_0_i_2_n_0
    SLICE_X25Y6          LUT6 (Prop_lut6_I4_O)        0.124    -1.372 r  Driver_IIC0/inst/IIC_Busy_INST_0_i_1/O
                         net (fo=21, routed)          1.050    -0.322    Driver_IIC0/inst/IIC_Busy_INST_0_i_1_n_0
    SLICE_X30Y5          LUT5 (Prop_lut5_I2_O)        0.116    -0.206 f  Driver_IIC0/inst/FSM_sequential_c_state[2]_i_2/O
                         net (fo=2, routed)           0.866     0.660    Driver_IIC0/inst/FSM_sequential_c_state[2]_i_2_n_0
    SLICE_X30Y6          LUT6 (Prop_lut6_I0_O)        0.328     0.988 r  Driver_IIC0/inst/FSM_sequential_c_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.988    Driver_IIC0/inst/n_state__0[2]
    SLICE_X30Y6          FDCE                                         r  Driver_IIC0/inst/FSM_sequential_c_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                   IBUF                         0.000    10.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.181    11.181    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     3.520 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     5.121    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.212 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.506     6.718    Driver_IIC0/inst/clk
    SLICE_X30Y6          FDCE                                         r  Driver_IIC0/inst/FSM_sequential_c_state_reg[2]/C
                         clock pessimism             -0.489     6.229    
                         clock uncertainty           -0.074     6.155    
    SLICE_X30Y6          FDCE (Setup_fdce_C_D)        0.077     6.232    Driver_IIC0/inst/FSM_sequential_c_state_reg[2]
  -------------------------------------------------------------------
                         required time                          6.232    
                         arrival time                          -0.988    
  -------------------------------------------------------------------
                         slack                                  5.244    

Slack (MET) :             5.282ns  (required time - arrival time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/inst/FSM_sequential_c_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.688ns  (logic 1.441ns (30.735%)  route 3.247ns (69.265%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.282ns = ( 6.718 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.735ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.253     1.253    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -7.132 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -5.453    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.357 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.622    -3.735    Driver_IIC0/inst/clk
    SLICE_X25Y7          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDCE (Prop_fdce_C_Q)         0.419    -3.316 r  Driver_IIC0/inst/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.714    -2.602    Driver_IIC0/inst/scl_cnt[6]
    SLICE_X24Y7          LUT2 (Prop_lut2_I0_O)        0.296    -2.306 f  Driver_IIC0/inst/IIC_Busy_INST_0_i_2/O
                         net (fo=2, routed)           0.810    -1.496    Driver_IIC0/inst/IIC_Busy_INST_0_i_2_n_0
    SLICE_X25Y6          LUT6 (Prop_lut6_I4_O)        0.124    -1.372 r  Driver_IIC0/inst/IIC_Busy_INST_0_i_1/O
                         net (fo=21, routed)          0.794    -0.578    Driver_IIC0/inst/IIC_Busy_INST_0_i_1_n_0
    SLICE_X28Y6          LUT5 (Prop_lut5_I4_O)        0.150    -0.428 r  Driver_IIC0/inst/FSM_sequential_c_state[1]_i_3/O
                         net (fo=1, routed)           0.436     0.008    Driver_IIC0/inst/FSM_sequential_c_state[1]_i_3_n_0
    SLICE_X30Y6          LUT5 (Prop_lut5_I0_O)        0.328     0.336 r  Driver_IIC0/inst/FSM_sequential_c_state[1]_i_2/O
                         net (fo=1, routed)           0.493     0.829    Driver_IIC0/inst/FSM_sequential_c_state[1]_i_2_n_0
    SLICE_X30Y6          LUT6 (Prop_lut6_I5_O)        0.124     0.953 r  Driver_IIC0/inst/FSM_sequential_c_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.953    Driver_IIC0/inst/n_state__0[1]
    SLICE_X30Y6          FDCE                                         r  Driver_IIC0/inst/FSM_sequential_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                   IBUF                         0.000    10.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.181    11.181    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     3.520 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     5.121    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.212 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.506     6.718    Driver_IIC0/inst/clk
    SLICE_X30Y6          FDCE                                         r  Driver_IIC0/inst/FSM_sequential_c_state_reg[1]/C
                         clock pessimism             -0.489     6.229    
                         clock uncertainty           -0.074     6.155    
    SLICE_X30Y6          FDCE (Setup_fdce_C_D)        0.081     6.236    Driver_IIC0/inst/FSM_sequential_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                          6.236    
                         arrival time                          -0.953    
  -------------------------------------------------------------------
                         slack                                  5.282    

Slack (MET) :             5.676ns  (required time - arrival time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/inst/FSM_sequential_c_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 1.087ns (25.628%)  route 3.154ns (74.372%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.285ns = ( 6.715 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.735ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.253     1.253    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -7.132 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -5.453    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.357 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.622    -3.735    Driver_IIC0/inst/clk
    SLICE_X25Y7          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDCE (Prop_fdce_C_Q)         0.419    -3.316 r  Driver_IIC0/inst/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.714    -2.602    Driver_IIC0/inst/scl_cnt[6]
    SLICE_X24Y7          LUT2 (Prop_lut2_I0_O)        0.296    -2.306 f  Driver_IIC0/inst/IIC_Busy_INST_0_i_2/O
                         net (fo=2, routed)           0.810    -1.496    Driver_IIC0/inst/IIC_Busy_INST_0_i_2_n_0
    SLICE_X25Y6          LUT6 (Prop_lut6_I4_O)        0.124    -1.372 r  Driver_IIC0/inst/IIC_Busy_INST_0_i_1/O
                         net (fo=21, routed)          1.050    -0.322    Driver_IIC0/inst/IIC_Busy_INST_0_i_1_n_0
    SLICE_X30Y5          LUT5 (Prop_lut5_I3_O)        0.124    -0.198 r  Driver_IIC0/inst/FSM_sequential_c_state[0]_i_3/O
                         net (fo=1, routed)           0.581     0.383    Driver_IIC0/inst/FSM_sequential_c_state[0]_i_3_n_0
    SLICE_X29Y5          LUT5 (Prop_lut5_I2_O)        0.124     0.507 r  Driver_IIC0/inst/FSM_sequential_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.507    Driver_IIC0/inst/n_state__0[0]
    SLICE_X29Y5          FDCE                                         r  Driver_IIC0/inst/FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                   IBUF                         0.000    10.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.181    11.181    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     3.520 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     5.121    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.212 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.503     6.715    Driver_IIC0/inst/clk
    SLICE_X29Y5          FDCE                                         r  Driver_IIC0/inst/FSM_sequential_c_state_reg[0]/C
                         clock pessimism             -0.489     6.226    
                         clock uncertainty           -0.074     6.152    
    SLICE_X29Y5          FDCE (Setup_fdce_C_D)        0.031     6.183    Driver_IIC0/inst/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -0.507    
  -------------------------------------------------------------------
                         slack                                  5.676    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/inst/scl_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 1.257ns (31.641%)  route 2.716ns (68.359%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.286ns = ( 6.714 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.735ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.253     1.253    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -7.132 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -5.453    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.357 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.622    -3.735    Driver_IIC0/inst/clk
    SLICE_X24Y7          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y7          FDCE (Prop_fdce_C_Q)         0.478    -3.257 f  Driver_IIC0/inst/scl_cnt_reg[8]/Q
                         net (fo=7, routed)           0.926    -2.331    Driver_IIC0/inst/scl_cnt[8]
    SLICE_X25Y7          LUT5 (Prop_lut5_I1_O)        0.329    -2.002 f  Driver_IIC0/inst/scl_cnt[9]_i_4/O
                         net (fo=1, routed)           0.433    -1.569    Driver_IIC0/inst/scl_cnt[9]_i_4_n_0
    SLICE_X25Y7          LUT6 (Prop_lut6_I5_O)        0.326    -1.243 r  Driver_IIC0/inst/scl_cnt[9]_i_2/O
                         net (fo=10, routed)          0.836    -0.407    Driver_IIC0/inst/scl_cnt1
    SLICE_X26Y7          LUT3 (Prop_lut3_I0_O)        0.124    -0.283 r  Driver_IIC0/inst/scl_cnt[1]_i_1/O
                         net (fo=1, routed)           0.521     0.238    Driver_IIC0/inst/scl_cnt[1]_i_1_n_0
    SLICE_X26Y7          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                   IBUF                         0.000    10.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.181    11.181    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     3.520 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     5.121    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.212 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.502     6.714    Driver_IIC0/inst/clk
    SLICE_X26Y7          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[1]/C
                         clock pessimism             -0.474     6.240    
                         clock uncertainty           -0.074     6.166    
    SLICE_X26Y7          FDCE (Setup_fdce_C_D)       -0.045     6.121    Driver_IIC0/inst/scl_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.121    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.887ns  (required time - arrival time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/inst/iicrd_req_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 1.087ns (27.395%)  route 2.881ns (72.605%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.285ns = ( 6.715 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.734ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.253     1.253    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -7.132 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -5.453    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.357 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.623    -3.734    Driver_IIC0/inst/clk
    SLICE_X25Y6          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y6          FDCE (Prop_fdce_C_Q)         0.419    -3.315 f  Driver_IIC0/inst/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.699    -2.616    Driver_IIC0/inst/scl_cnt[3]
    SLICE_X25Y6          LUT4 (Prop_lut4_I0_O)        0.296    -2.320 f  Driver_IIC0/inst/IIC_Read_Data[7]_i_7/O
                         net (fo=1, routed)           0.573    -1.747    Driver_IIC0/inst/IIC_Read_Data[7]_i_7_n_0
    SLICE_X25Y6          LUT6 (Prop_lut6_I5_O)        0.124    -1.623 f  Driver_IIC0/inst/IIC_Read_Data[7]_i_5/O
                         net (fo=5, routed)           0.782    -0.841    Driver_IIC0/inst/IIC_Read_Data[7]_i_5_n_0
    SLICE_X28Y6          LUT5 (Prop_lut5_I4_O)        0.124    -0.717 f  Driver_IIC0/inst/iicrd_req_i_2/O
                         net (fo=2, routed)           0.448    -0.269    Driver_IIC0/inst/iic_ack__0
    SLICE_X28Y6          LUT2 (Prop_lut2_I0_O)        0.124    -0.145 r  Driver_IIC0/inst/iicrd_req_i_1/O
                         net (fo=1, routed)           0.379     0.234    Driver_IIC0/inst/iicrd_req_i_1_n_0
    SLICE_X28Y6          FDCE                                         r  Driver_IIC0/inst/iicrd_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                   IBUF                         0.000    10.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.181    11.181    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     3.520 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     5.121    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.212 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.503     6.715    Driver_IIC0/inst/clk
    SLICE_X28Y6          FDCE                                         r  Driver_IIC0/inst/iicrd_req_reg/C
                         clock pessimism             -0.489     6.226    
                         clock uncertainty           -0.074     6.152    
    SLICE_X28Y6          FDCE (Setup_fdce_C_D)       -0.031     6.121    Driver_IIC0/inst/iicrd_req_reg
  -------------------------------------------------------------------
                         required time                          6.121    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  5.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Driver_IIC0/inst/iic_wr_en_r0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/inst/iic_wr_en_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.661ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.440     0.440    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.799 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.299    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.566    -0.708    Driver_IIC0/inst/clk
    SLICE_X29Y5          FDCE                                         r  Driver_IIC0/inst/iic_wr_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.567 r  Driver_IIC0/inst/iic_wr_en_r0_reg/Q
                         net (fo=2, routed)           0.116    -0.451    Driver_IIC0/inst/iic_wr_en_r0
    SLICE_X29Y7          FDCE                                         r  Driver_IIC0/inst/iic_wr_en_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.481     0.481    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -2.068 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.523    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.494 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.834    -0.661    Driver_IIC0/inst/clk
    SLICE_X29Y7          FDCE                                         r  Driver_IIC0/inst/iic_wr_en_r1_reg/C
                         clock pessimism             -0.032    -0.693    
    SLICE_X29Y7          FDCE (Hold_fdce_C_D)         0.075    -0.618    Driver_IIC0/inst/iic_wr_en_r1_reg
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/inst/scl_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.795%)  route 0.166ns (47.205%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.661ns
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.440     0.440    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.799 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.299    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.565    -0.709    Driver_IIC0/inst/clk
    SLICE_X25Y6          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.568 r  Driver_IIC0/inst/scl_cnt_reg[2]/Q
                         net (fo=9, routed)           0.166    -0.401    Driver_IIC0/inst/scl_cnt[2]
    SLICE_X26Y6          LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  Driver_IIC0/inst/scl_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.356    Driver_IIC0/inst/scl_cnt[4]_i_1_n_0
    SLICE_X26Y6          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.481     0.481    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -2.068 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.523    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.494 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.834    -0.661    Driver_IIC0/inst/clk
    SLICE_X26Y6          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[4]/C
                         clock pessimism             -0.032    -0.693    
    SLICE_X26Y6          FDCE (Hold_fdce_C_D)         0.120    -0.573    Driver_IIC0/inst/scl_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/inst/scl_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.257%)  route 0.150ns (41.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.662ns
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.440     0.440    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.799 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.299    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.564    -0.710    Driver_IIC0/inst/clk
    SLICE_X24Y7          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y7          FDCE (Prop_fdce_C_Q)         0.164    -0.546 r  Driver_IIC0/inst/scl_cnt_reg[9]/Q
                         net (fo=6, routed)           0.150    -0.396    Driver_IIC0/inst/scl_cnt[9]
    SLICE_X24Y7          LUT6 (Prop_lut6_I1_O)        0.045    -0.351 r  Driver_IIC0/inst/scl_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.351    Driver_IIC0/inst/scl_cnt[9]_i_1_n_0
    SLICE_X24Y7          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.481     0.481    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -2.068 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.523    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.494 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.833    -0.662    Driver_IIC0/inst/clk
    SLICE_X24Y7          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[9]/C
                         clock pessimism             -0.048    -0.710    
    SLICE_X24Y7          FDCE (Hold_fdce_C_D)         0.121    -0.589    Driver_IIC0/inst/scl_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Driver_IIC0/inst/FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/inst/FSM_sequential_c_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.231ns (59.449%)  route 0.158ns (40.551%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.440     0.440    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.799 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.299    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.566    -0.708    Driver_IIC0/inst/clk
    SLICE_X29Y5          FDCE                                         r  Driver_IIC0/inst/FSM_sequential_c_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.567 r  Driver_IIC0/inst/FSM_sequential_c_state_reg[0]/Q
                         net (fo=19, routed)          0.102    -0.465    Driver_IIC0/inst/c_state[0]
    SLICE_X28Y5          LUT6 (Prop_lut6_I4_O)        0.045    -0.420 r  Driver_IIC0/inst/FSM_sequential_c_state[3]_i_2/O
                         net (fo=1, routed)           0.056    -0.364    Driver_IIC0/inst/FSM_sequential_c_state[3]_i_2_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I5_O)        0.045    -0.319 r  Driver_IIC0/inst/FSM_sequential_c_state[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    Driver_IIC0/inst/n_state__0[3]
    SLICE_X28Y5          FDCE                                         r  Driver_IIC0/inst/FSM_sequential_c_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.481     0.481    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -2.068 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.523    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.494 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.835    -0.660    Driver_IIC0/inst/clk
    SLICE_X28Y5          FDCE                                         r  Driver_IIC0/inst/FSM_sequential_c_state_reg[3]/C
                         clock pessimism             -0.035    -0.695    
    SLICE_X28Y5          FDCE (Hold_fdce_C_D)         0.120    -0.575    Driver_IIC0/inst/FSM_sequential_c_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Driver_IIC0/inst/SDA_Out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/inst/SDA_Out_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.440     0.440    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.799 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.299    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.566    -0.708    Driver_IIC0/inst/clk
    SLICE_X29Y6          FDPE                                         r  Driver_IIC0/inst/SDA_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.567 r  Driver_IIC0/inst/SDA_Out_reg/Q
                         net (fo=2, routed)           0.170    -0.397    Driver_IIC0/inst/SDA_Out
    SLICE_X29Y6          LUT5 (Prop_lut5_I4_O)        0.045    -0.352 r  Driver_IIC0/inst/SDA_Out_i_1/O
                         net (fo=1, routed)           0.000    -0.352    Driver_IIC0/inst/SDA_Out_i_1_n_0
    SLICE_X29Y6          FDPE                                         r  Driver_IIC0/inst/SDA_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.481     0.481    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -2.068 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.523    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.494 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.835    -0.660    Driver_IIC0/inst/clk
    SLICE_X29Y6          FDPE                                         r  Driver_IIC0/inst/SDA_Out_reg/C
                         clock pessimism             -0.048    -0.708    
    SLICE_X29Y6          FDPE (Hold_fdpe_C_D)         0.091    -0.617    Driver_IIC0/inst/SDA_Out_reg
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/inst/scl_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.212ns (53.341%)  route 0.185ns (46.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.662ns
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.440     0.440    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.799 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.299    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.564    -0.710    Driver_IIC0/inst/clk
    SLICE_X24Y7          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y7          FDCE (Prop_fdce_C_Q)         0.164    -0.546 r  Driver_IIC0/inst/scl_cnt_reg[7]/Q
                         net (fo=7, routed)           0.185    -0.360    Driver_IIC0/inst/scl_cnt[7]
    SLICE_X24Y7          LUT5 (Prop_lut5_I2_O)        0.048    -0.312 r  Driver_IIC0/inst/scl_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    Driver_IIC0/inst/scl_cnt[8]_i_1_n_0
    SLICE_X24Y7          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.481     0.481    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -2.068 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.523    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.494 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.833    -0.662    Driver_IIC0/inst/clk
    SLICE_X24Y7          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[8]/C
                         clock pessimism             -0.048    -0.710    
    SLICE_X24Y7          FDCE (Hold_fdce_C_D)         0.131    -0.579    Driver_IIC0/inst/scl_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/inst/scl_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.190ns (49.969%)  route 0.190ns (50.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.661ns
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.440     0.440    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.799 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.299    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.565    -0.709    Driver_IIC0/inst/clk
    SLICE_X25Y6          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.568 r  Driver_IIC0/inst/scl_cnt_reg[2]/Q
                         net (fo=9, routed)           0.190    -0.378    Driver_IIC0/inst/scl_cnt[2]
    SLICE_X25Y6          LUT5 (Prop_lut5_I2_O)        0.049    -0.329 r  Driver_IIC0/inst/scl_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    Driver_IIC0/inst/scl_cnt[3]_i_1_n_0
    SLICE_X25Y6          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.481     0.481    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -2.068 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.523    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.494 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.834    -0.661    Driver_IIC0/inst/clk
    SLICE_X25Y6          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[3]/C
                         clock pessimism             -0.048    -0.709    
    SLICE_X25Y6          FDCE (Hold_fdce_C_D)         0.107    -0.602    Driver_IIC0/inst/scl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/inst/scl_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (52.986%)  route 0.185ns (47.014%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.662ns
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.440     0.440    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.799 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.299    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.564    -0.710    Driver_IIC0/inst/clk
    SLICE_X24Y7          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y7          FDCE (Prop_fdce_C_Q)         0.164    -0.546 r  Driver_IIC0/inst/scl_cnt_reg[7]/Q
                         net (fo=7, routed)           0.185    -0.360    Driver_IIC0/inst/scl_cnt[7]
    SLICE_X24Y7          LUT4 (Prop_lut4_I1_O)        0.045    -0.315 r  Driver_IIC0/inst/scl_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    Driver_IIC0/inst/scl_cnt[7]_i_1_n_0
    SLICE_X24Y7          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.481     0.481    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -2.068 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.523    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.494 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.833    -0.662    Driver_IIC0/inst/clk
    SLICE_X24Y7          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[7]/C
                         clock pessimism             -0.048    -0.710    
    SLICE_X24Y7          FDCE (Hold_fdce_C_D)         0.121    -0.589    Driver_IIC0/inst/scl_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Driver_IIC0/inst/iic_wr_en_r1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/inst/iicwr_req_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.227ns (61.784%)  route 0.140ns (38.216%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.661ns
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.440     0.440    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.799 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.299    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.565    -0.709    Driver_IIC0/inst/clk
    SLICE_X29Y7          FDCE                                         r  Driver_IIC0/inst/iic_wr_en_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDCE (Prop_fdce_C_Q)         0.128    -0.581 f  Driver_IIC0/inst/iic_wr_en_r1_reg/Q
                         net (fo=1, routed)           0.140    -0.440    Driver_IIC0/inst/iic_wr_en_r1
    SLICE_X29Y7          LUT4 (Prop_lut4_I0_O)        0.099    -0.341 r  Driver_IIC0/inst/iicwr_req_i_1/O
                         net (fo=1, routed)           0.000    -0.341    Driver_IIC0/inst/iicwr_req_i_1_n_0
    SLICE_X29Y7          FDCE                                         r  Driver_IIC0/inst/iicwr_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.481     0.481    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -2.068 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.523    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.494 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.834    -0.661    Driver_IIC0/inst/clk
    SLICE_X29Y7          FDCE                                         r  Driver_IIC0/inst/iicwr_req_reg/C
                         clock pessimism             -0.048    -0.709    
    SLICE_X29Y7          FDCE (Hold_fdce_C_D)         0.092    -0.617    Driver_IIC0/inst/iicwr_req_reg
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/inst/scl_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.437%)  route 0.190ns (50.563%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.661ns
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.440     0.440    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.799 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.299    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.565    -0.709    Driver_IIC0/inst/clk
    SLICE_X25Y6          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.568 r  Driver_IIC0/inst/scl_cnt_reg[2]/Q
                         net (fo=9, routed)           0.190    -0.378    Driver_IIC0/inst/scl_cnt[2]
    SLICE_X25Y6          LUT4 (Prop_lut4_I1_O)        0.045    -0.333 r  Driver_IIC0/inst/scl_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    Driver_IIC0/inst/scl_cnt[2]_i_1_n_0
    SLICE_X25Y6          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.481     0.481    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -2.068 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.523    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.494 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.834    -0.661    Driver_IIC0/inst/clk
    SLICE_X25Y6          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[2]/C
                         clock pessimism             -0.048    -0.709    
    SLICE_X25Y6          FDCE (Hold_fdce_C_D)         0.092    -0.617    Driver_IIC0/inst/scl_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.284    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3   clk_10/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X29Y5     Driver_IIC0/inst/FSM_sequential_c_state_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X30Y6     Driver_IIC0/inst/FSM_sequential_c_state_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X30Y6     Driver_IIC0/inst/FSM_sequential_c_state_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X28Y5     Driver_IIC0/inst/FSM_sequential_c_state_reg[3]/C
Min Period        n/a     FDPE/C             n/a            1.000         10.000      9.000      SLICE_X26Y7     Driver_IIC0/inst/SDA_Dir_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         10.000      9.000      SLICE_X29Y6     Driver_IIC0/inst/SDA_Out_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X29Y6     Driver_IIC0/inst/bcnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X29Y7     Driver_IIC0/inst/bcnt_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X29Y5     Driver_IIC0/inst/FSM_sequential_c_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X30Y6     Driver_IIC0/inst/FSM_sequential_c_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X30Y6     Driver_IIC0/inst/FSM_sequential_c_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X28Y5     Driver_IIC0/inst/FSM_sequential_c_state_reg[3]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         5.000       4.500      SLICE_X26Y7     Driver_IIC0/inst/SDA_Dir_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         5.000       4.500      SLICE_X26Y7     Driver_IIC0/inst/SDA_Dir_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         5.000       4.500      SLICE_X29Y6     Driver_IIC0/inst/SDA_Out_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X29Y6     Driver_IIC0/inst/bcnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X29Y7     Driver_IIC0/inst/bcnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X29Y7     Driver_IIC0/inst/bcnt_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X29Y5     Driver_IIC0/inst/FSM_sequential_c_state_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X30Y6     Driver_IIC0/inst/FSM_sequential_c_state_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X30Y6     Driver_IIC0/inst/FSM_sequential_c_state_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X28Y5     Driver_IIC0/inst/FSM_sequential_c_state_reg[3]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         5.000       4.500      SLICE_X26Y7     Driver_IIC0/inst/SDA_Dir_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         5.000       4.500      SLICE_X29Y6     Driver_IIC0/inst/SDA_Out_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X29Y6     Driver_IIC0/inst/bcnt_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X29Y7     Driver_IIC0/inst/bcnt_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X29Y7     Driver_IIC0/inst/bcnt_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X29Y5     Driver_IIC0/inst/iic_wr_en_r0_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.258ns  (logic 0.828ns (19.446%)  route 3.430ns (80.554%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.288ns = ( 1.712 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.735ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.253     1.253    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -7.132 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -5.453    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -5.357 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.622    -3.735    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y22          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456    -3.279 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812    -2.467    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X1Y23          LUT4 (Prop_lut4_I1_O)        0.124    -2.343 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.633    -1.709    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I4_O)        0.124    -1.585 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.796    -0.789    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I5_O)        0.124    -0.665 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=59, routed)          1.188     0.523    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                   IBUF                         0.000     5.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.181     6.181    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    -1.480 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     0.121    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.212 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     1.712    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y24          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/C
                         clock pessimism             -0.489     1.223    
                         clock uncertainty           -0.067     1.156    
    SLICE_X4Y24          FDRE (Setup_fdre_C_R)       -0.429     0.727    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]
  -------------------------------------------------------------------
                         required time                          0.727    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.258ns  (logic 0.828ns (19.446%)  route 3.430ns (80.554%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.288ns = ( 1.712 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.735ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.253     1.253    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -7.132 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -5.453    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -5.357 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.622    -3.735    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y22          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456    -3.279 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812    -2.467    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X1Y23          LUT4 (Prop_lut4_I1_O)        0.124    -2.343 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.633    -1.709    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I4_O)        0.124    -1.585 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.796    -0.789    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I5_O)        0.124    -0.665 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=59, routed)          1.188     0.523    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                   IBUF                         0.000     5.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.181     6.181    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    -1.480 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     0.121    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.212 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     1.712    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y24          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
                         clock pessimism             -0.489     1.223    
                         clock uncertainty           -0.067     1.156    
    SLICE_X4Y24          FDRE (Setup_fdre_C_R)       -0.429     0.727    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]
  -------------------------------------------------------------------
                         required time                          0.727    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.258ns  (logic 0.828ns (19.446%)  route 3.430ns (80.554%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.288ns = ( 1.712 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.735ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.253     1.253    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -7.132 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -5.453    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -5.357 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.622    -3.735    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y22          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456    -3.279 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812    -2.467    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X1Y23          LUT4 (Prop_lut4_I1_O)        0.124    -2.343 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.633    -1.709    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I4_O)        0.124    -1.585 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.796    -0.789    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I5_O)        0.124    -0.665 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=59, routed)          1.188     0.523    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                   IBUF                         0.000     5.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.181     6.181    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    -1.480 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     0.121    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.212 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     1.712    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y24          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/C
                         clock pessimism             -0.489     1.223    
                         clock uncertainty           -0.067     1.156    
    SLICE_X4Y24          FDRE (Setup_fdre_C_R)       -0.429     0.727    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]
  -------------------------------------------------------------------
                         required time                          0.727    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.258ns  (logic 0.828ns (19.446%)  route 3.430ns (80.554%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.288ns = ( 1.712 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.735ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.253     1.253    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -7.132 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -5.453    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -5.357 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.622    -3.735    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y22          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456    -3.279 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812    -2.467    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X1Y23          LUT4 (Prop_lut4_I1_O)        0.124    -2.343 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.633    -1.709    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I4_O)        0.124    -1.585 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.796    -0.789    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I5_O)        0.124    -0.665 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=59, routed)          1.188     0.523    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                   IBUF                         0.000     5.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.181     6.181    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    -1.480 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     0.121    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.212 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     1.712    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y24          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
                         clock pessimism             -0.489     1.223    
                         clock uncertainty           -0.067     1.156    
    SLICE_X4Y24          FDRE (Setup_fdre_C_R)       -0.429     0.727    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]
  -------------------------------------------------------------------
                         required time                          0.727    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 0.828ns (19.728%)  route 3.369ns (80.272%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.288ns = ( 1.712 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.735ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.253     1.253    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -7.132 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -5.453    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -5.357 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.622    -3.735    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y22          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456    -3.279 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812    -2.467    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X1Y23          LUT4 (Prop_lut4_I1_O)        0.124    -2.343 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.633    -1.709    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I4_O)        0.124    -1.585 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.796    -0.789    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I5_O)        0.124    -0.665 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=59, routed)          1.127     0.462    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                   IBUF                         0.000     5.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.181     6.181    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    -1.480 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     0.121    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.212 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     1.712    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/C
                         clock pessimism             -0.489     1.223    
                         clock uncertainty           -0.067     1.156    
    SLICE_X4Y25          FDRE (Setup_fdre_C_R)       -0.429     0.727    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]
  -------------------------------------------------------------------
                         required time                          0.727    
                         arrival time                          -0.462    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 0.828ns (19.728%)  route 3.369ns (80.272%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.288ns = ( 1.712 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.735ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.253     1.253    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -7.132 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -5.453    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -5.357 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.622    -3.735    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y22          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456    -3.279 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812    -2.467    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X1Y23          LUT4 (Prop_lut4_I1_O)        0.124    -2.343 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.633    -1.709    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I4_O)        0.124    -1.585 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.796    -0.789    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I5_O)        0.124    -0.665 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=59, routed)          1.127     0.462    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                   IBUF                         0.000     5.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.181     6.181    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    -1.480 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     0.121    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.212 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     1.712    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/C
                         clock pessimism             -0.489     1.223    
                         clock uncertainty           -0.067     1.156    
    SLICE_X4Y25          FDRE (Setup_fdre_C_R)       -0.429     0.727    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]
  -------------------------------------------------------------------
                         required time                          0.727    
                         arrival time                          -0.462    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 0.828ns (19.728%)  route 3.369ns (80.272%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.288ns = ( 1.712 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.735ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.253     1.253    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -7.132 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -5.453    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -5.357 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.622    -3.735    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y22          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456    -3.279 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812    -2.467    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X1Y23          LUT4 (Prop_lut4_I1_O)        0.124    -2.343 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.633    -1.709    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I4_O)        0.124    -1.585 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.796    -0.789    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I5_O)        0.124    -0.665 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=59, routed)          1.127     0.462    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                   IBUF                         0.000     5.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.181     6.181    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    -1.480 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     0.121    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.212 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     1.712    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/C
                         clock pessimism             -0.489     1.223    
                         clock uncertainty           -0.067     1.156    
    SLICE_X4Y25          FDRE (Setup_fdre_C_R)       -0.429     0.727    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]
  -------------------------------------------------------------------
                         required time                          0.727    
                         arrival time                          -0.462    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 0.828ns (19.728%)  route 3.369ns (80.272%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.288ns = ( 1.712 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.735ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.253     1.253    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -7.132 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -5.453    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -5.357 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.622    -3.735    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y22          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456    -3.279 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812    -2.467    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X1Y23          LUT4 (Prop_lut4_I1_O)        0.124    -2.343 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.633    -1.709    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I4_O)        0.124    -1.585 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.796    -0.789    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I5_O)        0.124    -0.665 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=59, routed)          1.127     0.462    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                   IBUF                         0.000     5.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.181     6.181    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    -1.480 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     0.121    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.212 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     1.712    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
                         clock pessimism             -0.489     1.223    
                         clock uncertainty           -0.067     1.156    
    SLICE_X4Y25          FDRE (Setup_fdre_C_R)       -0.429     0.727    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]
  -------------------------------------------------------------------
                         required time                          0.727    
                         arrival time                          -0.462    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 1.781ns (43.585%)  route 2.305ns (56.415%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.286ns = ( 1.714 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.738ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.253     1.253    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -7.132 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -5.453    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -5.357 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -3.738    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y23          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.518    -3.220 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.795    -2.425    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X6Y23          LUT2 (Prop_lut2_I1_O)        0.124    -2.301 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000    -2.301    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -1.768 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000    -1.768    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -1.651 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009    -1.642    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    -1.485 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.636    -0.848    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X6Y26          LUT5 (Prop_lut5_I4_O)        0.332    -0.516 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.865     0.348    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y26          FDSE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                   IBUF                         0.000     5.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.181     6.181    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    -1.480 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     0.121    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.212 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     1.714    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y26          FDSE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/C
                         clock pessimism             -0.489     1.225    
                         clock uncertainty           -0.067     1.158    
    SLICE_X4Y26          FDSE (Setup_fdse_C_S)       -0.429     0.729    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.729    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 1.781ns (43.585%)  route 2.305ns (56.415%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.286ns = ( 1.714 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.738ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.253     1.253    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -7.132 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -5.453    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -5.357 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -3.738    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y23          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.518    -3.220 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.795    -2.425    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X6Y23          LUT2 (Prop_lut2_I1_O)        0.124    -2.301 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000    -2.301    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -1.768 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000    -1.768    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -1.651 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009    -1.642    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    -1.485 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.636    -0.848    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X6Y26          LUT5 (Prop_lut5_I4_O)        0.332    -0.516 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.865     0.348    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y26          FDSE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                   IBUF                         0.000     5.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.181     6.181    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    -1.480 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600     0.121    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.212 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     1.714    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y26          FDSE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/C
                         clock pessimism             -0.489     1.225    
                         clock uncertainty           -0.067     1.158    
    SLICE_X4Y26          FDSE (Setup_fdse_C_S)       -0.429     0.729    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.729    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.380    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.383%)  route 0.064ns (25.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.440     0.440    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.799 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.299    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.714    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y27          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.573 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/Q
                         net (fo=2, routed)           0.064    -0.509    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/end_dly[2]
    SLICE_X1Y27          LUT6 (Prop_lut6_I4_O)        0.045    -0.464 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.464    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.481     0.481    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -2.068 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.523    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.494 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.669    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y27          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                         clock pessimism             -0.032    -0.701    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.092    -0.609    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                          -0.464    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.496%)  route 0.065ns (31.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.672ns
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.440     0.440    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.799 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.299    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.556    -0.718    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.577 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/Q
                         net (fo=2, routed)           0.065    -0.512    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]
    SLICE_X5Y23          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.481     0.481    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -2.068 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.523    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.494 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.672    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y23          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/C
                         clock pessimism             -0.033    -0.705    
    SLICE_X5Y23          FDRE (Hold_fdre_C_D)         0.046    -0.659    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.878%)  route 0.121ns (46.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.672ns
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.440     0.440    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.799 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.299    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.556    -0.718    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.577 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]/Q
                         net (fo=2, routed)           0.121    -0.456    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]
    SLICE_X5Y23          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.481     0.481    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -2.068 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.523    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.494 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.672    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y23          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                         clock pessimism             -0.033    -0.705    
    SLICE_X5Y23          FDRE (Hold_fdre_C_D)         0.078    -0.627    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.795%)  route 0.099ns (41.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.673ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.440     0.440    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.799 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.299    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.555    -0.719    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.578 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/Q
                         net (fo=2, routed)           0.099    -0.479    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]
    SLICE_X5Y25          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.481     0.481    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -2.068 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.523    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.494 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.822    -0.673    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[16]/C
                         clock pessimism             -0.033    -0.706    
    SLICE_X5Y25          FDRE (Hold_fdre_C_D)         0.055    -0.651    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[16]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.req_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.440     0.440    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.799 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.299    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.714    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y22          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.req_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.573 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.req_i_reg/Q
                         net (fo=10, routed)          0.122    -0.451    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/req_i
    SLICE_X3Y23          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.481     0.481    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -2.068 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.523    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.494 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.671    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y23          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[0]/C
                         clock pessimism             -0.032    -0.703    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.070    -0.633    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.131%)  route 0.115ns (44.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.673ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.440     0.440    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.799 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.299    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.555    -0.719    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.578 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/Q
                         net (fo=2, routed)           0.115    -0.463    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]
    SLICE_X6Y25          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.481     0.481    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -2.068 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.523    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.494 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.822    -0.673    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y25          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]/C
                         clock pessimism             -0.033    -0.706    
    SLICE_X6Y25          FDRE (Hold_fdre_C_D)         0.059    -0.647    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.001%)  route 0.125ns (46.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.672ns
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.440     0.440    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.799 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.299    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.716    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y22          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.575 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/Q
                         net (fo=2, routed)           0.125    -0.450    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]
    SLICE_X5Y23          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.481     0.481    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -2.068 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.523    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.494 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.672    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y23          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/C
                         clock pessimism             -0.033    -0.705    
    SLICE_X5Y23          FDRE (Hold_fdre_C_D)         0.071    -0.634    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.440     0.440    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.799 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.299    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.714    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y27          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.573 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/Q
                         net (fo=3, routed)           0.109    -0.464    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/end_dly[0]
    SLICE_X1Y27          LUT4 (Prop_lut4_I1_O)        0.045    -0.419 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.419    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.481     0.481    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -2.068 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.523    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.494 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.669    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y27          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/C
                         clock pessimism             -0.032    -0.701    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.091    -0.610    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.055%)  route 0.119ns (38.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.440     0.440    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.799 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.299    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.714    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y28          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.573 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/Q
                         net (fo=1, routed)           0.119    -0.454    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/p_1_in[2]
    SLICE_X0Y26          LUT6 (Prop_lut6_I1_O)        0.045    -0.409 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.409    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[2]_i_1_n_0
    SLICE_X0Y26          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.481     0.481    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -2.068 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.523    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.494 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.671    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y26          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                         clock pessimism             -0.032    -0.703    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.092    -0.611    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.838%)  route 0.121ns (46.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.672ns
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.440     0.440    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.799 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.299    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.716    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y22          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.575 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[5]/Q
                         net (fo=2, routed)           0.121    -0.454    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[5]
    SLICE_X5Y23          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.481     0.481    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -2.068 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.523    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.494 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.672    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y23          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[5]/C
                         clock pessimism             -0.033    -0.705    
    SLICE_X5Y23          FDRE (Hold_fdre_C_D)         0.047    -0.658    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[5]
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                          -0.454    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_10/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  Driver_MIPI0/inst/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Min Period        n/a     IDELAYE2/C         n/a            2.360         5.000       2.640      IDELAY_X0Y26     Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/C
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    clk_10/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0   clk_10/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X10Y31     Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/direct_clk_c_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X10Y31     Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/direct_clk_s_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X6Y26      Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X4Y27      Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X4Y27      Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X4Y27      Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  Driver_MIPI0/inst/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0   clk_10/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X6Y26      Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X4Y27      Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X4Y27      Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X4Y27      Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X4Y26      Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X4Y26      Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X6Y26      Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X4Y26      Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X4Y26      Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X6Y26      Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X4Y21      Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X11Y13     Driver_MIPI0/inst/Data_Read/U0/clock_upd_req_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X4Y21      Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X4Y21      Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X4Y21      Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X10Y31     Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/direct_clk_c_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X10Y31     Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/direct_clk_s_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X6Y26      Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X4Y27      Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X4Y27      Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       97.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.590ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/inst/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.779ns (36.568%)  route 1.351ns (63.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.282ns = ( 96.718 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.733ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.253     1.253    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -7.132 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -5.453    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -5.357 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.624    -3.733    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDRE (Prop_fdre_C_Q)         0.478    -3.255 f  Diver_OV5647_Init/inst/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           1.162    -2.093    Diver_OV5647_Init/inst/Req_Cnt_reg_n_0_[3]
    SLICE_X30Y3          LUT6 (Prop_lut6_I5_O)        0.301    -1.792 r  Diver_OV5647_Init/inst/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.190    -1.603    Diver_OV5647_Init/inst/Req_Cnt
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                   IBUF                         0.000   100.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.181   101.181    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    93.520 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    95.120    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    95.212 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.506    96.718    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[0]/C
                         clock pessimism             -0.451    96.267    
                         clock uncertainty           -0.111    96.157    
    SLICE_X30Y3          FDRE (Setup_fdre_C_CE)      -0.169    95.988    Diver_OV5647_Init/inst/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         95.987    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                 97.590    

Slack (MET) :             97.590ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/inst/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.779ns (36.568%)  route 1.351ns (63.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.282ns = ( 96.718 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.733ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.253     1.253    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -7.132 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -5.453    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -5.357 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.624    -3.733    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDRE (Prop_fdre_C_Q)         0.478    -3.255 f  Diver_OV5647_Init/inst/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           1.162    -2.093    Diver_OV5647_Init/inst/Req_Cnt_reg_n_0_[3]
    SLICE_X30Y3          LUT6 (Prop_lut6_I5_O)        0.301    -1.792 r  Diver_OV5647_Init/inst/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.190    -1.603    Diver_OV5647_Init/inst/Req_Cnt
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                   IBUF                         0.000   100.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.181   101.181    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    93.520 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    95.120    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    95.212 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.506    96.718    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[1]/C
                         clock pessimism             -0.451    96.267    
                         clock uncertainty           -0.111    96.157    
    SLICE_X30Y3          FDRE (Setup_fdre_C_CE)      -0.169    95.988    Diver_OV5647_Init/inst/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         95.987    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                 97.590    

Slack (MET) :             97.590ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/inst/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.779ns (36.568%)  route 1.351ns (63.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.282ns = ( 96.718 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.733ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.253     1.253    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -7.132 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -5.453    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -5.357 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.624    -3.733    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDRE (Prop_fdre_C_Q)         0.478    -3.255 f  Diver_OV5647_Init/inst/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           1.162    -2.093    Diver_OV5647_Init/inst/Req_Cnt_reg_n_0_[3]
    SLICE_X30Y3          LUT6 (Prop_lut6_I5_O)        0.301    -1.792 r  Diver_OV5647_Init/inst/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.190    -1.603    Diver_OV5647_Init/inst/Req_Cnt
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                   IBUF                         0.000   100.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.181   101.181    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    93.520 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    95.120    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    95.212 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.506    96.718    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[2]/C
                         clock pessimism             -0.451    96.267    
                         clock uncertainty           -0.111    96.157    
    SLICE_X30Y3          FDRE (Setup_fdre_C_CE)      -0.169    95.988    Diver_OV5647_Init/inst/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         95.987    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                 97.590    

Slack (MET) :             97.590ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/inst/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.779ns (36.568%)  route 1.351ns (63.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.282ns = ( 96.718 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.733ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.253     1.253    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -7.132 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -5.453    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -5.357 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.624    -3.733    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDRE (Prop_fdre_C_Q)         0.478    -3.255 f  Diver_OV5647_Init/inst/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           1.162    -2.093    Diver_OV5647_Init/inst/Req_Cnt_reg_n_0_[3]
    SLICE_X30Y3          LUT6 (Prop_lut6_I5_O)        0.301    -1.792 r  Diver_OV5647_Init/inst/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.190    -1.603    Diver_OV5647_Init/inst/Req_Cnt
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                   IBUF                         0.000   100.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.181   101.181    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    93.520 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    95.120    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    95.212 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.506    96.718    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[3]/C
                         clock pessimism             -0.451    96.267    
                         clock uncertainty           -0.111    96.157    
    SLICE_X30Y3          FDRE (Setup_fdre_C_CE)      -0.169    95.988    Diver_OV5647_Init/inst/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         95.987    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                 97.590    

Slack (MET) :             97.815ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/inst/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.512ns  (logic 0.580ns (38.360%)  route 0.932ns (61.640%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.282ns = ( 96.718 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.733ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.253     1.253    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -7.132 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -5.453    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -5.357 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.624    -3.733    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X29Y3          FDRE                                         r  Diver_OV5647_Init/inst/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3          FDRE (Prop_fdre_C_Q)         0.456    -3.277 f  Diver_OV5647_Init/inst/Write_Flag_reg/Q
                         net (fo=4, routed)           0.355    -2.921    Diver_OV5647_Init/inst/Write_Flag_reg_0
    SLICE_X30Y3          LUT3 (Prop_lut3_I2_O)        0.124    -2.797 r  Diver_OV5647_Init/inst/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.577    -2.221    Diver_OV5647_Init/inst/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                   IBUF                         0.000   100.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.181   101.181    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    93.520 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    95.120    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    95.212 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.506    96.718    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[0]/C
                         clock pessimism             -0.489    96.229    
                         clock uncertainty           -0.111    96.119    
    SLICE_X30Y3          FDRE (Setup_fdre_C_R)       -0.524    95.595    Diver_OV5647_Init/inst/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         95.594    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                 97.815    

Slack (MET) :             97.815ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/inst/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.512ns  (logic 0.580ns (38.360%)  route 0.932ns (61.640%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.282ns = ( 96.718 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.733ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.253     1.253    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -7.132 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -5.453    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -5.357 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.624    -3.733    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X29Y3          FDRE                                         r  Diver_OV5647_Init/inst/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3          FDRE (Prop_fdre_C_Q)         0.456    -3.277 f  Diver_OV5647_Init/inst/Write_Flag_reg/Q
                         net (fo=4, routed)           0.355    -2.921    Diver_OV5647_Init/inst/Write_Flag_reg_0
    SLICE_X30Y3          LUT3 (Prop_lut3_I2_O)        0.124    -2.797 r  Diver_OV5647_Init/inst/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.577    -2.221    Diver_OV5647_Init/inst/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                   IBUF                         0.000   100.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.181   101.181    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    93.520 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    95.120    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    95.212 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.506    96.718    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[1]/C
                         clock pessimism             -0.489    96.229    
                         clock uncertainty           -0.111    96.119    
    SLICE_X30Y3          FDRE (Setup_fdre_C_R)       -0.524    95.595    Diver_OV5647_Init/inst/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         95.594    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                 97.815    

Slack (MET) :             97.815ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/inst/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.512ns  (logic 0.580ns (38.360%)  route 0.932ns (61.640%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.282ns = ( 96.718 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.733ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.253     1.253    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -7.132 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -5.453    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -5.357 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.624    -3.733    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X29Y3          FDRE                                         r  Diver_OV5647_Init/inst/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3          FDRE (Prop_fdre_C_Q)         0.456    -3.277 f  Diver_OV5647_Init/inst/Write_Flag_reg/Q
                         net (fo=4, routed)           0.355    -2.921    Diver_OV5647_Init/inst/Write_Flag_reg_0
    SLICE_X30Y3          LUT3 (Prop_lut3_I2_O)        0.124    -2.797 r  Diver_OV5647_Init/inst/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.577    -2.221    Diver_OV5647_Init/inst/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                   IBUF                         0.000   100.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.181   101.181    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    93.520 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    95.120    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    95.212 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.506    96.718    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[2]/C
                         clock pessimism             -0.489    96.229    
                         clock uncertainty           -0.111    96.119    
    SLICE_X30Y3          FDRE (Setup_fdre_C_R)       -0.524    95.595    Diver_OV5647_Init/inst/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         95.594    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                 97.815    

Slack (MET) :             97.815ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/inst/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.512ns  (logic 0.580ns (38.360%)  route 0.932ns (61.640%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.282ns = ( 96.718 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.733ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.253     1.253    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -7.132 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -5.453    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -5.357 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.624    -3.733    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X29Y3          FDRE                                         r  Diver_OV5647_Init/inst/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3          FDRE (Prop_fdre_C_Q)         0.456    -3.277 f  Diver_OV5647_Init/inst/Write_Flag_reg/Q
                         net (fo=4, routed)           0.355    -2.921    Diver_OV5647_Init/inst/Write_Flag_reg_0
    SLICE_X30Y3          LUT3 (Prop_lut3_I2_O)        0.124    -2.797 r  Diver_OV5647_Init/inst/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.577    -2.221    Diver_OV5647_Init/inst/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                   IBUF                         0.000   100.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.181   101.181    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    93.520 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    95.120    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    95.212 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.506    96.718    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[3]/C
                         clock pessimism             -0.489    96.229    
                         clock uncertainty           -0.111    96.119    
    SLICE_X30Y3          FDRE (Setup_fdre_C_R)       -0.524    95.595    Diver_OV5647_Init/inst/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         95.594    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                 97.815    

Slack (MET) :             98.050ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/inst/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.642ns (33.503%)  route 1.274ns (66.497%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.282ns = ( 96.718 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.733ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.253     1.253    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -7.132 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -5.453    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -5.357 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.624    -3.733    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDRE (Prop_fdre_C_Q)         0.518    -3.215 f  Diver_OV5647_Init/inst/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           1.274    -1.941    Diver_OV5647_Init/inst/Req_Cnt_reg_n_0_[0]
    SLICE_X30Y3          LUT4 (Prop_lut4_I3_O)        0.124    -1.817 r  Diver_OV5647_Init/inst/Req_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.817    Diver_OV5647_Init/inst/Req_Cnt[0]_i_1_n_0
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                   IBUF                         0.000   100.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.181   101.181    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    93.520 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    95.120    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    95.212 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.506    96.718    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[0]/C
                         clock pessimism             -0.451    96.267    
                         clock uncertainty           -0.111    96.157    
    SLICE_X30Y3          FDRE (Setup_fdre_C_D)        0.077    96.234    Diver_OV5647_Init/inst/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         96.233    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                 98.050    

Slack (MET) :             98.057ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/inst/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.913ns  (logic 0.642ns (33.556%)  route 1.271ns (66.444%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.282ns = ( 96.718 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.733ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.253     1.253    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -7.132 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -5.453    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -5.357 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.624    -3.733    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDRE (Prop_fdre_C_Q)         0.518    -3.215 r  Diver_OV5647_Init/inst/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           1.271    -1.944    Diver_OV5647_Init/inst/Req_Cnt_reg_n_0_[0]
    SLICE_X30Y3          LUT4 (Prop_lut4_I3_O)        0.124    -1.820 r  Diver_OV5647_Init/inst/Req_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -1.820    Diver_OV5647_Init/inst/Req_Cnt[2]_i_1_n_0
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                   IBUF                         0.000   100.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.181   101.181    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    93.520 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    95.120    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    95.212 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.506    96.718    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[2]/C
                         clock pessimism             -0.451    96.267    
                         clock uncertainty           -0.111    96.157    
    SLICE_X30Y3          FDRE (Setup_fdre_C_D)        0.081    96.238    Diver_OV5647_Init/inst/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         96.238    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                 98.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/inst/Req_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/inst/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.454%)  route 0.175ns (45.546%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.440     0.440    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.799 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.299    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.566    -0.708    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.544 f  Diver_OV5647_Init/inst/Req_Cnt_reg[2]/Q
                         net (fo=6, routed)           0.175    -0.369    Diver_OV5647_Init/inst/Req_Cnt_reg_n_0_[2]
    SLICE_X29Y3          LUT6 (Prop_lut6_I2_O)        0.045    -0.324 r  Diver_OV5647_Init/inst/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000    -0.324    Diver_OV5647_Init/inst/Write_Flag_i_1_n_0
    SLICE_X29Y3          FDRE                                         r  Diver_OV5647_Init/inst/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.481     0.481    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -2.068 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.523    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.494 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.835    -0.660    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X29Y3          FDRE                                         r  Diver_OV5647_Init/inst/Write_Flag_reg/C
                         clock pessimism             -0.013    -0.673    
    SLICE_X29Y3          FDRE (Hold_fdre_C_D)         0.091    -0.582    Diver_OV5647_Init/inst/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/inst/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.929%)  route 0.181ns (42.071%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.440     0.440    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.799 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.299    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.566    -0.708    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDRE (Prop_fdre_C_Q)         0.148    -0.560 r  Diver_OV5647_Init/inst/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.181    -0.379    Diver_OV5647_Init/inst/Req_Cnt_reg_n_0_[1]
    SLICE_X30Y3          LUT4 (Prop_lut4_I2_O)        0.101    -0.278 r  Diver_OV5647_Init/inst/Req_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    Diver_OV5647_Init/inst/Req_Cnt[1]_i_1_n_0
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.481     0.481    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -2.068 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.523    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.494 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.835    -0.660    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[1]/C
                         clock pessimism             -0.048    -0.708    
    SLICE_X30Y3          FDRE (Hold_fdre_C_D)         0.131    -0.577    Diver_OV5647_Init/inst/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/inst/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.395%)  route 0.185ns (42.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.440     0.440    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.799 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.299    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.566    -0.708    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDRE (Prop_fdre_C_Q)         0.148    -0.560 r  Diver_OV5647_Init/inst/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.185    -0.375    Diver_OV5647_Init/inst/Req_Cnt_reg_n_0_[1]
    SLICE_X30Y3          LUT4 (Prop_lut4_I3_O)        0.101    -0.274 r  Diver_OV5647_Init/inst/Req_Cnt[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.274    Diver_OV5647_Init/inst/Req_Cnt[3]_i_3_n_0
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.481     0.481    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -2.068 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.523    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.494 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.835    -0.660    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[3]/C
                         clock pessimism             -0.048    -0.708    
    SLICE_X30Y3          FDRE (Hold_fdre_C_D)         0.131    -0.577    Diver_OV5647_Init/inst/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/inst/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.246ns (57.633%)  route 0.181ns (42.367%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.440     0.440    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.799 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.299    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.566    -0.708    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDRE (Prop_fdre_C_Q)         0.148    -0.560 f  Diver_OV5647_Init/inst/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.181    -0.379    Diver_OV5647_Init/inst/Req_Cnt_reg_n_0_[1]
    SLICE_X30Y3          LUT4 (Prop_lut4_I2_O)        0.098    -0.281 r  Diver_OV5647_Init/inst/Req_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    Diver_OV5647_Init/inst/Req_Cnt[0]_i_1_n_0
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.481     0.481    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -2.068 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.523    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.494 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.835    -0.660    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[0]/C
                         clock pessimism             -0.048    -0.708    
    SLICE_X30Y3          FDRE (Hold_fdre_C_D)         0.120    -0.588    Diver_OV5647_Init/inst/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/inst/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.246ns (57.098%)  route 0.185ns (42.902%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.440     0.440    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.799 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.299    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.566    -0.708    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDRE (Prop_fdre_C_Q)         0.148    -0.560 r  Diver_OV5647_Init/inst/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.185    -0.375    Diver_OV5647_Init/inst/Req_Cnt_reg_n_0_[1]
    SLICE_X30Y3          LUT4 (Prop_lut4_I2_O)        0.098    -0.277 r  Diver_OV5647_Init/inst/Req_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    Diver_OV5647_Init/inst/Req_Cnt[2]_i_1_n_0
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.481     0.481    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -2.068 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.523    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.494 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.835    -0.660    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[2]/C
                         clock pessimism             -0.048    -0.708    
    SLICE_X30Y3          FDRE (Hold_fdre_C_D)         0.121    -0.587    Diver_OV5647_Init/inst/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/inst/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.426%)  route 0.206ns (52.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.440     0.440    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.799 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.299    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.566    -0.708    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X29Y3          FDRE                                         r  Diver_OV5647_Init/inst/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.567 r  Diver_OV5647_Init/inst/Write_Flag_reg/Q
                         net (fo=4, routed)           0.150    -0.416    Diver_OV5647_Init/inst/Write_Flag_reg_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I2_O)        0.045    -0.371 r  Diver_OV5647_Init/inst/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.056    -0.316    Diver_OV5647_Init/inst/Req_Cnt
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.481     0.481    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -2.068 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.523    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.494 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.835    -0.660    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[0]/C
                         clock pessimism             -0.013    -0.673    
    SLICE_X30Y3          FDRE (Hold_fdre_C_CE)       -0.016    -0.689    Diver_OV5647_Init/inst/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/inst/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.426%)  route 0.206ns (52.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.440     0.440    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.799 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.299    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.566    -0.708    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X29Y3          FDRE                                         r  Diver_OV5647_Init/inst/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.567 r  Diver_OV5647_Init/inst/Write_Flag_reg/Q
                         net (fo=4, routed)           0.150    -0.416    Diver_OV5647_Init/inst/Write_Flag_reg_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I2_O)        0.045    -0.371 r  Diver_OV5647_Init/inst/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.056    -0.316    Diver_OV5647_Init/inst/Req_Cnt
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.481     0.481    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -2.068 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.523    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.494 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.835    -0.660    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[1]/C
                         clock pessimism             -0.013    -0.673    
    SLICE_X30Y3          FDRE (Hold_fdre_C_CE)       -0.016    -0.689    Diver_OV5647_Init/inst/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/inst/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.426%)  route 0.206ns (52.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.440     0.440    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.799 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.299    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.566    -0.708    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X29Y3          FDRE                                         r  Diver_OV5647_Init/inst/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.567 r  Diver_OV5647_Init/inst/Write_Flag_reg/Q
                         net (fo=4, routed)           0.150    -0.416    Diver_OV5647_Init/inst/Write_Flag_reg_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I2_O)        0.045    -0.371 r  Diver_OV5647_Init/inst/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.056    -0.316    Diver_OV5647_Init/inst/Req_Cnt
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.481     0.481    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -2.068 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.523    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.494 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.835    -0.660    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[2]/C
                         clock pessimism             -0.013    -0.673    
    SLICE_X30Y3          FDRE (Hold_fdre_C_CE)       -0.016    -0.689    Diver_OV5647_Init/inst/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/inst/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.426%)  route 0.206ns (52.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.440     0.440    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.799 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.299    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.566    -0.708    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X29Y3          FDRE                                         r  Diver_OV5647_Init/inst/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.567 r  Diver_OV5647_Init/inst/Write_Flag_reg/Q
                         net (fo=4, routed)           0.150    -0.416    Diver_OV5647_Init/inst/Write_Flag_reg_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I2_O)        0.045    -0.371 r  Diver_OV5647_Init/inst/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.056    -0.316    Diver_OV5647_Init/inst/Req_Cnt
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.481     0.481    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -2.068 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.523    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.494 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.835    -0.660    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[3]/C
                         clock pessimism             -0.013    -0.673    
    SLICE_X30Y3          FDRE (Hold_fdre_C_CE)       -0.016    -0.689    Diver_OV5647_Init/inst/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/inst/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.187%)  route 0.328ns (63.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.440     0.440    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.799 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.299    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.566    -0.708    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X29Y3          FDRE                                         r  Diver_OV5647_Init/inst/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.567 f  Diver_OV5647_Init/inst/Write_Flag_reg/Q
                         net (fo=4, routed)           0.148    -0.418    Diver_OV5647_Init/inst/Write_Flag_reg_0
    SLICE_X30Y3          LUT3 (Prop_lut3_I2_O)        0.045    -0.373 r  Diver_OV5647_Init/inst/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.180    -0.194    Diver_OV5647_Init/inst/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.481     0.481    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -2.068 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.523    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.494 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.835    -0.660    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[0]/C
                         clock pessimism             -0.013    -0.673    
    SLICE_X30Y3          FDRE (Hold_fdre_C_R)         0.009    -0.664    Diver_OV5647_Init/inst/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.470    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_10/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y4   clk_10/inst/clkout3_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X30Y3     Diver_OV5647_Init/inst/Req_Cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X30Y3     Diver_OV5647_Init/inst/Req_Cnt_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X30Y3     Diver_OV5647_Init/inst/Req_Cnt_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X30Y3     Diver_OV5647_Init/inst/Req_Cnt_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X29Y3     Diver_OV5647_Init/inst/Write_Flag_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X30Y3     Diver_OV5647_Init/inst/Req_Cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X30Y3     Diver_OV5647_Init/inst/Req_Cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X30Y3     Diver_OV5647_Init/inst/Req_Cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X30Y3     Diver_OV5647_Init/inst/Req_Cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X29Y3     Diver_OV5647_Init/inst/Write_Flag_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X30Y3     Diver_OV5647_Init/inst/Req_Cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X30Y3     Diver_OV5647_Init/inst/Req_Cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X30Y3     Diver_OV5647_Init/inst/Req_Cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X30Y3     Diver_OV5647_Init/inst/Req_Cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X29Y3     Diver_OV5647_Init/inst/Write_Flag_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X30Y3     Diver_OV5647_Init/inst/Req_Cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X30Y3     Diver_OV5647_Init/inst/Req_Cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X30Y3     Diver_OV5647_Init/inst/Req_Cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X30Y3     Diver_OV5647_Init/inst/Req_Cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X29Y3     Diver_OV5647_Init/inst/Write_Flag_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X30Y3     Diver_OV5647_Init/inst/Req_Cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X30Y3     Diver_OV5647_Init/inst/Req_Cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X30Y3     Diver_OV5647_Init/inst/Req_Cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X30Y3     Diver_OV5647_Init/inst/Req_Cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X29Y3     Diver_OV5647_Init/inst/Write_Flag_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6   clk_10/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_4/inst/clk_in1
  To Clock:  clk_4/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_4/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_4/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clk_4/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.500       0.345      BUFGCTRL_X0Y2    clk_4/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.500       1.251      MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.500       210.860    MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_4/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7    clk_4/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dphy_hs_clock_p
  To Clock:  dphy_hs_clock_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.606ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dphy_hs_clock_p
Waveform(ns):       { 0.000 2.380 }
Period(ns):         4.761
Sources:            { Clk_Rx_Data_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCTRL/I0     n/a            2.155         4.761       2.606      BUFGCTRL_X0Y5  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/I0
Min Period  n/a     BUFGCTRL/I1     n/a            2.155         4.761       2.606      BUFGCTRL_X0Y5  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/I1
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X0Y16   Driver_MIPI0/inst/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X0Y16   Driver_MIPI0/inst/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X0Y2    Driver_MIPI0/inst/Data_Read/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X0Y2    Driver_MIPI0/inst/Data_Read/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLKB
Min Period  n/a     BUFMRCE/I       n/a            1.666         4.761       3.095      BUFMRCE_X0Y1   Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/I
Min Period  n/a     BUFIO/I         n/a            1.666         4.761       3.095      BUFIO_X0Y1     Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFIO_inst/I
Min Period  n/a     BUFR/I          n/a            1.666         4.761       3.095      BUFR_X0Y1      Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  pclk_1
  To Clock:  pclk_1

Setup :            0  Failing Endpoints,  Worst Slack        8.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.542ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.056ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/dl0_datahs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk_1 rise@19.044ns - pclk_1 fall@9.522ns)
  Data Path Delay:        1.193ns  (logic 0.422ns (35.384%)  route 0.771ns (64.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.058ns = ( 29.102 - 19.044 ) 
    Source Clock Delay      (SCD):    11.438ns = ( 20.960 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_1 fall edge)     9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698    13.857    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.953 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    16.095    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.198 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.537    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.519 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.232    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    19.328 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.631    20.960    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y16          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.422    21.382 r  Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[6]/Q
                         net (fo=1, routed)           0.771    22.152    Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg_n_0_[6]
    SLICE_X1Y16          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/dl0_datahs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_1 rise edge)    19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.512    29.102    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y16          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/dl0_datahs_reg[6]/C
                         clock pessimism              1.358    30.460    
                         clock uncertainty           -0.035    30.424    
    SLICE_X1Y16          FDRE (Setup_fdre_C_D)       -0.216    30.208    Driver_MIPI0/inst/Data_Read/U0/dl0_datahs_reg[6]
  -------------------------------------------------------------------
                         required time                         30.208    
                         arrival time                         -22.152    
  -------------------------------------------------------------------
                         slack                                  8.056    

Slack (MET) :             8.138ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk_1 rise@19.044ns - pclk_1 fall@9.522ns)
  Data Path Delay:        1.243ns  (logic 0.459ns (36.932%)  route 0.784ns (63.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.446ns = ( 20.968 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_1 fall edge)     9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698    13.857    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.953 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    16.095    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.198 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.537    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.519 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.232    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    19.328 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.639    20.968    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y3           FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.459    21.427 r  Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[9]/Q
                         net (fo=1, routed)           0.784    22.211    Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg_n_0_[9]
    SLICE_X1Y5           FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_1 rise edge)    19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.519    29.109    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y5           FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]/C
                         clock pessimism              1.356    30.465    
                         clock uncertainty           -0.035    30.429    
    SLICE_X1Y5           FDRE (Setup_fdre_C_D)       -0.081    30.348    Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]
  -------------------------------------------------------------------
                         required time                         30.348    
                         arrival time                         -22.211    
  -------------------------------------------------------------------
                         slack                                  8.138    

Slack (MET) :             8.172ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/dl0_datahs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk_1 rise@19.044ns - pclk_1 fall@9.522ns)
  Data Path Delay:        1.200ns  (logic 0.459ns (38.248%)  route 0.741ns (61.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.058ns = ( 29.102 - 19.044 ) 
    Source Clock Delay      (SCD):    11.438ns = ( 20.960 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_1 fall edge)     9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698    13.857    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.953 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    16.095    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.198 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.537    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.519 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.232    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    19.328 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.631    20.960    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y16          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.459    21.419 r  Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[2]/Q
                         net (fo=1, routed)           0.741    22.160    Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg_n_0_[2]
    SLICE_X1Y16          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/dl0_datahs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_1 rise edge)    19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.512    29.102    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y16          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/dl0_datahs_reg[2]/C
                         clock pessimism              1.358    30.460    
                         clock uncertainty           -0.035    30.424    
    SLICE_X1Y16          FDRE (Setup_fdre_C_D)       -0.093    30.331    Driver_MIPI0/inst/Data_Read/U0/dl0_datahs_reg[2]
  -------------------------------------------------------------------
                         required time                         30.331    
                         arrival time                         -22.160    
  -------------------------------------------------------------------
                         slack                                  8.172    

Slack (MET) :             8.284ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk_1 rise@19.044ns - pclk_1 fall@9.522ns)
  Data Path Delay:        1.120ns  (logic 0.459ns (40.979%)  route 0.661ns (59.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.446ns = ( 20.968 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_1 fall edge)     9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698    13.857    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.953 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    16.095    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.198 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.537    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.519 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.232    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    19.328 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.639    20.968    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y3           FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.459    21.427 r  Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[15]/Q
                         net (fo=1, routed)           0.661    22.088    Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg_n_0_[15]
    SLICE_X0Y5           FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_1 rise edge)    19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.519    29.109    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y5           FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]/C
                         clock pessimism              1.356    30.465    
                         clock uncertainty           -0.035    30.429    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)       -0.058    30.371    Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]
  -------------------------------------------------------------------
                         required time                         30.371    
                         arrival time                         -22.088    
  -------------------------------------------------------------------
                         slack                                  8.284    

Slack (MET) :             8.326ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/dl0_datahs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk_1 rise@19.044ns - pclk_1 fall@9.522ns)
  Data Path Delay:        1.046ns  (logic 0.459ns (43.881%)  route 0.587ns (56.119%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.058ns = ( 29.102 - 19.044 ) 
    Source Clock Delay      (SCD):    11.438ns = ( 20.960 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_1 fall edge)     9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698    13.857    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.953 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    16.095    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.198 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.537    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.519 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.232    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    19.328 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.631    20.960    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y16          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.459    21.419 r  Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[1]/Q
                         net (fo=1, routed)           0.587    22.006    Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg_n_0_[1]
    SLICE_X1Y16          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/dl0_datahs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_1 rise edge)    19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.512    29.102    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y16          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/dl0_datahs_reg[1]/C
                         clock pessimism              1.358    30.460    
                         clock uncertainty           -0.035    30.424    
    SLICE_X1Y16          FDRE (Setup_fdre_C_D)       -0.093    30.331    Driver_MIPI0/inst/Data_Read/U0/dl0_datahs_reg[1]
  -------------------------------------------------------------------
                         required time                         30.331    
                         arrival time                         -22.006    
  -------------------------------------------------------------------
                         slack                                  8.326    

Slack (MET) :             8.328ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk_1 rise@19.044ns - pclk_1 fall@9.522ns)
  Data Path Delay:        1.073ns  (logic 0.459ns (42.787%)  route 0.614ns (57.213%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.446ns = ( 20.968 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_1 fall edge)     9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698    13.857    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.953 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    16.095    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.198 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.537    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.519 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.232    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    19.328 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.639    20.968    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y3           FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.459    21.427 r  Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[10]/Q
                         net (fo=1, routed)           0.614    22.040    Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg_n_0_[10]
    SLICE_X1Y5           FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_1 rise edge)    19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.519    29.109    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y5           FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/C
                         clock pessimism              1.356    30.465    
                         clock uncertainty           -0.035    30.429    
    SLICE_X1Y5           FDRE (Setup_fdre_C_D)       -0.061    30.368    Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]
  -------------------------------------------------------------------
                         required time                         30.368    
                         arrival time                         -22.040    
  -------------------------------------------------------------------
                         slack                                  8.328    

Slack (MET) :             8.399ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk_1 rise@19.044ns - pclk_1 fall@9.522ns)
  Data Path Delay:        0.982ns  (logic 0.459ns (46.765%)  route 0.523ns (53.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.446ns = ( 20.968 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_1 fall edge)     9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698    13.857    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.953 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    16.095    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.198 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.537    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.519 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.232    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    19.328 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.639    20.968    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y3           FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.459    21.427 r  Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[13]/Q
                         net (fo=1, routed)           0.523    21.949    Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg_n_0_[13]
    SLICE_X0Y5           FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_1 rise edge)    19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.519    29.109    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y5           FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/C
                         clock pessimism              1.356    30.465    
                         clock uncertainty           -0.035    30.429    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)       -0.081    30.348    Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]
  -------------------------------------------------------------------
                         required time                         30.348    
                         arrival time                         -21.949    
  -------------------------------------------------------------------
                         slack                                  8.399    

Slack (MET) :             8.422ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/dl0_datahs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk_1 rise@19.044ns - pclk_1 fall@9.522ns)
  Data Path Delay:        0.809ns  (logic 0.422ns (52.157%)  route 0.387ns (47.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.058ns = ( 29.102 - 19.044 ) 
    Source Clock Delay      (SCD):    11.438ns = ( 20.960 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_1 fall edge)     9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698    13.857    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.953 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    16.095    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.198 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.537    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.519 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.232    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    19.328 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.631    20.960    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y16          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.422    21.382 r  Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[5]/Q
                         net (fo=1, routed)           0.387    21.769    Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg_n_0_[5]
    SLICE_X1Y16          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/dl0_datahs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_1 rise edge)    19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.512    29.102    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y16          FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/dl0_datahs_reg[5]/C
                         clock pessimism              1.358    30.460    
                         clock uncertainty           -0.035    30.424    
    SLICE_X1Y16          FDRE (Setup_fdre_C_D)       -0.234    30.190    Driver_MIPI0/inst/Data_Read/U0/dl0_datahs_reg[5]
  -------------------------------------------------------------------
                         required time                         30.190    
                         arrival time                         -21.769    
  -------------------------------------------------------------------
                         slack                                  8.422    

Slack (MET) :             8.459ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk_1 rise@19.044ns - pclk_1 fall@9.522ns)
  Data Path Delay:        0.936ns  (logic 0.459ns (49.052%)  route 0.477ns (50.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.446ns = ( 20.968 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_1 fall edge)     9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698    13.857    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.953 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    16.095    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.198 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.537    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.519 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.232    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    19.328 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.639    20.968    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y3           FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.459    21.427 r  Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[12]/Q
                         net (fo=1, routed)           0.477    21.903    Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg_n_0_[12]
    SLICE_X0Y5           FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_1 rise edge)    19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.519    29.109    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y5           FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]/C
                         clock pessimism              1.356    30.465    
                         clock uncertainty           -0.035    30.429    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)       -0.067    30.362    Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]
  -------------------------------------------------------------------
                         required time                         30.362    
                         arrival time                         -21.903    
  -------------------------------------------------------------------
                         slack                                  8.459    

Slack (MET) :             8.463ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk_1 rise@19.044ns - pclk_1 fall@9.522ns)
  Data Path Delay:        0.932ns  (logic 0.459ns (49.263%)  route 0.473ns (50.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.446ns = ( 20.968 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_1 fall edge)     9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698    13.857    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.953 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    16.095    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.198 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.537    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.519 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.232    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    19.328 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.639    20.968    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y3           FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.459    21.427 r  Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg[8]/Q
                         net (fo=1, routed)           0.473    21.899    Driver_MIPI0/inst/Data_Read/U0/raw_fe_data_reg_n_0_[8]
    SLICE_X1Y5           FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_1 rise edge)    19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.519    29.109    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y5           FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]/C
                         clock pessimism              1.356    30.465    
                         clock uncertainty           -0.035    30.429    
    SLICE_X1Y5           FDRE (Setup_fdre_C_D)       -0.067    30.362    Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]
  -------------------------------------------------------------------
                         required time                         30.362    
                         arrival time                         -21.899    
  -------------------------------------------------------------------
                         slack                                  8.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_1 rise@0.000ns - pclk_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.335%)  route 0.247ns (63.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.032ns
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    1.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_1 rise edge)     0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.562     3.497    Driver_MIPI0/inst/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X25Y12         FDRE                                         r  Driver_MIPI0/inst/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDRE (Prop_fdre_C_Q)         0.141     3.638 r  Driver_MIPI0/inst/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[15]/Q
                         net (fo=1, routed)           0.247     3.885    Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[15]
    RAMB18_X0Y4          RAMB18E1                                     r  Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock pclk_1 rise edge)     0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.294     1.865    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.894 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.900    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.445    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.876 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.131    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.160 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.872     5.032    Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.459     3.573    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[15])
                                                      0.296     3.869    Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.869    
                         arrival time                           3.885    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Data_To_Csi/U0/lane_merge_inst/data_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/inst/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_1 rise@0.000ns - pclk_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.824%)  route 0.202ns (61.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.989ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    1.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_1 rise edge)     0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.564     3.499    Driver_MIPI0/inst/Data_To_Csi/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X11Y11         FDRE                                         r  Driver_MIPI0/inst/Data_To_Csi/U0/lane_merge_inst/data_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.128     3.627 r  Driver_MIPI0/inst/Data_To_Csi/U0/lane_merge_inst/data_out_reg[13]/Q
                         net (fo=4, routed)           0.202     3.829    Driver_MIPI0/inst/Data_To_Csi/U0/parser_inst/D[13]
    SLICE_X18Y11         FDRE                                         r  Driver_MIPI0/inst/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_1 rise edge)     0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.294     1.865    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.894 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.900    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.445    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.876 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.131    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.160 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.829     4.989    Driver_MIPI0/inst/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X18Y11         FDRE                                         r  Driver_MIPI0/inst/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[13]/C
                         clock pessimism             -1.230     3.759    
    SLICE_X18Y11         FDRE (Hold_fdre_C_D)         0.005     3.764    Driver_MIPI0/inst/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.764    
                         arrival time                           3.829    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_1 rise@0.000ns - pclk_1 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.204ns (44.844%)  route 0.251ns (55.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.032ns
    Source Clock Delay      (SCD):    3.535ns
    Clock Pessimism Removal (CPR):    1.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_1 rise edge)     0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.600     3.535    Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.204     3.739 r  Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=4, routed)           0.251     3.990    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X0Y5          RAMB18E1                                     r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock pclk_1 rise edge)     0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.294     1.865    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.894 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.900    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.445    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.876 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.131    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.160 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.872     5.032    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y5          RAMB18E1                                     r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.478     3.554    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     3.850    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.850    
                         arrival time                           3.990    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Driver_Csi_To_Dvp0/vdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/inst/Driver_Csi_To_Dvp0/vdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_1 rise@0.000ns - pclk_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.208%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.990ns
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    1.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_1 rise edge)     0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.562     3.497    Driver_MIPI0/inst/Driver_Csi_To_Dvp0/CLK
    SLICE_X29Y13         FDRE                                         r  Driver_MIPI0/inst/Driver_Csi_To_Dvp0/vdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.141     3.638 r  Driver_MIPI0/inst/Driver_Csi_To_Dvp0/vdata_reg[1]/Q
                         net (fo=13, routed)          0.099     3.737    Driver_MIPI0/inst/Driver_Csi_To_Dvp0/DVP_VData[1]
    SLICE_X28Y13         LUT6 (Prop_lut6_I4_O)        0.045     3.782 r  Driver_MIPI0/inst/Driver_Csi_To_Dvp0/vdata[4]_i_1/O
                         net (fo=1, routed)           0.000     3.782    Driver_MIPI0/inst/Driver_Csi_To_Dvp0/vdata[4]_i_1_n_0
    SLICE_X28Y13         FDRE                                         r  Driver_MIPI0/inst/Driver_Csi_To_Dvp0/vdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_1 rise edge)     0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.294     1.865    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.894 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.900    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.445    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.876 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.131    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.160 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.830     4.990    Driver_MIPI0/inst/Driver_Csi_To_Dvp0/CLK
    SLICE_X28Y13         FDRE                                         r  Driver_MIPI0/inst/Driver_Csi_To_Dvp0/vdata_reg[4]/C
                         clock pessimism             -1.480     3.510    
    SLICE_X28Y13         FDRE (Hold_fdre_C_D)         0.120     3.630    Driver_MIPI0/inst/Driver_Csi_To_Dvp0/vdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.630    
                         arrival time                           3.782    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][19]/D
                            (rising edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_1 rise@0.000ns - pclk_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.999ns
    Source Clock Delay      (SCD):    3.505ns
    Clock Pessimism Removal (CPR):    1.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_1 rise edge)     0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.570     3.505    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y5           FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     3.646 r  Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[3]/Q
                         net (fo=1, routed)           0.102     3.748    Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/dl1_datahs[3]
    SLICE_X3Y6           FDRE                                         r  Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_1 rise edge)     0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.294     1.865    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.894 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.900    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.445    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.876 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.131    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.160 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.839     4.999    Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X3Y6           FDRE                                         r  Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][19]/C
                         clock pessimism             -1.478     3.521    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.070     3.591    Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][19]
  -------------------------------------------------------------------
                         required time                         -3.591    
                         arrival time                           3.748    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Data_To_Csi/U0/lane_merge_inst/data_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/inst/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_1 rise@0.000ns - pclk_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.906%)  route 0.347ns (71.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.989ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    1.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_1 rise edge)     0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.564     3.499    Driver_MIPI0/inst/Data_To_Csi/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X11Y11         FDRE                                         r  Driver_MIPI0/inst/Data_To_Csi/U0/lane_merge_inst/data_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.141     3.640 r  Driver_MIPI0/inst/Data_To_Csi/U0/lane_merge_inst/data_out_reg[11]/Q
                         net (fo=4, routed)           0.347     3.987    Driver_MIPI0/inst/Data_To_Csi/U0/parser_inst/D[11]
    SLICE_X19Y11         FDRE                                         r  Driver_MIPI0/inst/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_1 rise edge)     0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.294     1.865    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.894 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.900    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.445    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.876 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.131    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.160 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.829     4.989    Driver_MIPI0/inst/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X19Y11         FDRE                                         r  Driver_MIPI0/inst/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[11]/C
                         clock pessimism             -1.230     3.759    
    SLICE_X19Y11         FDRE (Hold_fdre_C_D)         0.070     3.829    Driver_MIPI0/inst/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.829    
                         arrival time                           3.987    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_1 rise@0.000ns - pclk_1 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.204ns (43.044%)  route 0.270ns (56.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.032ns
    Source Clock Delay      (SCD):    3.535ns
    Clock Pessimism Removal (CPR):    1.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_1 rise edge)     0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.600     3.535    Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      0.204     3.739 r  Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[6]
                         net (fo=4, routed)           0.270     4.009    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X0Y5          RAMB18E1                                     r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock pclk_1 rise edge)     0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.294     1.865    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.894 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.900    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.445    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.876 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.131    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.160 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.872     5.032    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y5          RAMB18E1                                     r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.478     3.554    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.296     3.850    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.850    
                         arrival time                           4.009    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_1 rise@0.000ns - pclk_1 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.204ns (43.038%)  route 0.270ns (56.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.032ns
    Source Clock Delay      (SCD):    3.535ns
    Clock Pessimism Removal (CPR):    1.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_1 rise edge)     0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.600     3.535    Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      0.204     3.739 r  Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[7]
                         net (fo=4, routed)           0.270     4.009    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X0Y5          RAMB18E1                                     r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock pclk_1 rise edge)     0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.294     1.865    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.894 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.900    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.445    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.876 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.131    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.160 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.872     5.032    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y5          RAMB18E1                                     r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.478     3.554    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296     3.850    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.850    
                         arrival time                           4.009    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][23]/D
                            (rising edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_1 rise@0.000ns - pclk_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.999ns
    Source Clock Delay      (SCD):    3.505ns
    Clock Pessimism Removal (CPR):    1.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_1 rise edge)     0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.570     3.505    Driver_MIPI0/inst/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y5           FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     3.646 r  Driver_MIPI0/inst/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]/Q
                         net (fo=1, routed)           0.103     3.749    Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/dl1_datahs[7]
    SLICE_X2Y6           FDRE                                         r  Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_1 rise edge)     0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.294     1.865    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.894 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.900    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.445    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.876 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.131    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.160 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.839     4.999    Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X2Y6           FDRE                                         r  Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][23]/C
                         clock pessimism             -1.478     3.521    
    SLICE_X2Y6           FDRE (Hold_fdre_C_D)         0.063     3.584    Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][23]
  -------------------------------------------------------------------
                         required time                         -3.584    
                         arrival time                           3.749    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Driver_Csi_To_Dvp0/addrb_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_1 rise@0.000ns - pclk_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.316%)  route 0.258ns (64.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.035ns
    Source Clock Delay      (SCD):    3.526ns
    Clock Pessimism Removal (CPR):    1.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_1 rise edge)     0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.591     3.526    Driver_MIPI0/inst/Driver_Csi_To_Dvp0/CLK
    SLICE_X32Y10         FDRE                                         r  Driver_MIPI0/inst/Driver_Csi_To_Dvp0/addrb_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141     3.667 r  Driver_MIPI0/inst/Driver_Csi_To_Dvp0/addrb_r_reg[7]/Q
                         net (fo=2, routed)           0.258     3.925    Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB18_X0Y4          RAMB18E1                                     r  Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock pclk_1 rise edge)     0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.294     1.865    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.894 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.900    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.445    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.876 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.131    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.160 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.875     5.035    Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -1.459     3.576    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     3.759    Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.759    
                         arrival time                           3.925    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pclk_1
Waveform(ns):       { 0.000 9.522 }
Period(ns):         19.044
Sources:            { Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         19.044      16.468     RAMB18_X0Y5    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         19.044      16.468     RAMB18_X0Y5    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         19.044      16.468     RAMB18_X0Y6    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         19.044      16.468     RAMB18_X0Y6    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         19.044      16.468     RAMB18_X0Y7    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         19.044      16.468     RAMB18_X0Y7    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         19.044      16.468     RAMB18_X0Y4    Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         19.044      16.468     RAMB18_X0Y4    Driver_MIPI0/inst/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         19.044      16.889     BUFGCTRL_X0Y0  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         19.044      17.377     ILOGIC_X0Y16   Driver_MIPI0/inst/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLKDIV
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X26Y18   Driver_MIPI0/inst/Driver_Bayer_To_RGB0/de_pos_r1_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X26Y18   Driver_MIPI0/inst/Driver_Bayer_To_RGB0/hsync_delay_r_reg[4]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X30Y16   Driver_MIPI0/inst/Driver_Bayer_To_RGB0/vsync_delay_r_reg[4]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y16   Driver_MIPI0/inst/Driver_Bayer_To_RGB0/data_in_r2_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y16   Driver_MIPI0/inst/Driver_Bayer_To_RGB0/data_in_r2_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y16   Driver_MIPI0/inst/Driver_Bayer_To_RGB0/data_in_r2_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y16   Driver_MIPI0/inst/Driver_Bayer_To_RGB0/data_in_r2_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y16   Driver_MIPI0/inst/Driver_Bayer_To_RGB0/data_in_r2_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y16   Driver_MIPI0/inst/Driver_Bayer_To_RGB0/data_in_r2_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y16   Driver_MIPI0/inst/Driver_Bayer_To_RGB0/data_in_r2_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X30Y16   Driver_MIPI0/inst/Driver_Bayer_To_RGB0/vsync_delay_r_reg[4]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X30Y16   Driver_MIPI0/inst/Driver_Bayer_To_RGB0/de_delay_r_reg[4]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X30Y16   Driver_MIPI0/inst/Driver_Bayer_To_RGB0/vsync_delay_r_reg[4]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y16   Driver_MIPI0/inst/Driver_Bayer_To_RGB0/data_in_r2_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y16   Driver_MIPI0/inst/Driver_Bayer_To_RGB0/data_in_r2_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y16   Driver_MIPI0/inst/Driver_Bayer_To_RGB0/data_in_r2_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y16   Driver_MIPI0/inst/Driver_Bayer_To_RGB0/data_in_r2_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y16   Driver_MIPI0/inst/Driver_Bayer_To_RGB0/data_in_r2_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y16   Driver_MIPI0/inst/Driver_Bayer_To_RGB0/data_in_r2_reg[5]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X34Y16   Driver_MIPI0/inst/Driver_Bayer_To_RGB0/data_in_r2_reg[6]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  pclk

Setup :            0  Failing Endpoints,  Worst Slack        8.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.803ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pclk rise@13.468ns - pclk rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 1.202ns (25.985%)  route 3.424ns (74.015%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 15.036 - 13.468 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.681     1.681    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.419     2.100 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/Q
                         net (fo=2, routed)           0.999     3.099    rgb2dvi/U0/DataEncoders[1].DataEncoder/p_0_in4_in
    SLICE_X34Y24         LUT5 (Prop_lut5_I0_O)        0.328     3.427 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0/O
                         net (fo=6, routed)           0.919     4.346    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0_n_0
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.331     4.677 f  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_3__0/O
                         net (fo=6, routed)           1.506     6.183    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_3__0_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I4_O)        0.124     6.307 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n0q_m_2[3]_i_1__0/O
                         net (fo=1, routed)           0.000     6.307    rgb2dvi/U0/DataEncoders[1].DataEncoder/n0q_m_2[3]_i_1__0_n_0
    SLICE_X36Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      13.468    13.468 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.468 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.568    15.036    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]/C
                         clock pessimism              0.080    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X36Y28         FDRE (Setup_fdre_C_D)        0.029    15.110    rgb2dvi/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                          -6.307    
  -------------------------------------------------------------------
                         slack                                  8.803    

Slack (MET) :             8.812ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pclk rise@13.468ns - pclk rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 1.202ns (26.025%)  route 3.417ns (73.975%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 15.036 - 13.468 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.681     1.681    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.419     2.100 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/Q
                         net (fo=2, routed)           0.999     3.099    rgb2dvi/U0/DataEncoders[1].DataEncoder/p_0_in4_in
    SLICE_X34Y24         LUT5 (Prop_lut5_I0_O)        0.328     3.427 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0/O
                         net (fo=6, routed)           0.919     4.346    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0_n_0
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.331     4.677 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_3__0/O
                         net (fo=6, routed)           1.499     6.176    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_3__0_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.300 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2[1]_i_1__0/O
                         net (fo=1, routed)           0.000     6.300    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2[1]_i_1__0_n_0
    SLICE_X36Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      13.468    13.468 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.468 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.568    15.036    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[1]/C
                         clock pessimism              0.080    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X36Y28         FDRE (Setup_fdre_C_D)        0.031    15.112    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  8.812    

Slack (MET) :             8.818ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pclk rise@13.468ns - pclk rise@0.000ns)
  Data Path Delay:        4.605ns  (logic 1.202ns (26.102%)  route 3.403ns (73.898%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 15.031 - 13.468 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.684     1.684    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X36Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.419     2.103 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/Q
                         net (fo=5, routed)           1.466     3.569    rgb2dvi/U0/DataEncoders[2].DataEncoder/p_0_in2_in
    SLICE_X38Y24         LUT5 (Prop_lut5_I4_O)        0.328     3.897 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1/O
                         net (fo=7, routed)           0.883     4.780    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1_n_0
    SLICE_X38Y25         LUT5 (Prop_lut5_I2_O)        0.331     5.111 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_6/O
                         net (fo=7, routed)           1.054     6.165    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_6_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I5_O)        0.124     6.289 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2[3]_i_1__1/O
                         net (fo=1, routed)           0.000     6.289    rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2[3]_i_1__1_n_0
    SLICE_X37Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      13.468    13.468 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.468 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.563    15.031    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[3]/C
                         clock pessimism              0.080    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X37Y25         FDRE (Setup_fdre_C_D)        0.031    15.107    rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                  8.818    

Slack (MET) :             8.837ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pclk rise@13.468ns - pclk rise@0.000ns)
  Data Path Delay:        4.495ns  (logic 1.202ns (26.742%)  route 3.293ns (73.258%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 15.035 - 13.468 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.681     1.681    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.419     2.100 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/Q
                         net (fo=5, routed)           1.167     3.267    rgb2dvi/U0/DataEncoders[0].DataEncoder/p_0_in0_in
    SLICE_X33Y24         LUT5 (Prop_lut5_I1_O)        0.327     3.594 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=6, routed)           0.870     4.464    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X33Y26         LUT3 (Prop_lut3_I0_O)        0.332     4.796 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_4__0/O
                         net (fo=7, routed)           0.634     5.430    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_4__0_n_0
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124     5.554 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__0/O
                         net (fo=1, routed)           0.622     6.176    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__0_n_0
    SLICE_X33Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      13.468    13.468 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.468 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.567    15.035    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X33Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.080    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X33Y28         FDRE (Setup_fdre_C_D)       -0.067    15.013    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                          -6.176    
  -------------------------------------------------------------------
                         slack                                  8.837    

Slack (MET) :             8.919ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pclk rise@13.468ns - pclk rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 1.202ns (26.699%)  route 3.300ns (73.301%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 15.031 - 13.468 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.684     1.684    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X36Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.419     2.103 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/Q
                         net (fo=5, routed)           1.466     3.569    rgb2dvi/U0/DataEncoders[2].DataEncoder/p_0_in2_in
    SLICE_X38Y24         LUT5 (Prop_lut5_I4_O)        0.328     3.897 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1/O
                         net (fo=7, routed)           0.992     4.889    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1_n_0
    SLICE_X36Y25         LUT4 (Prop_lut4_I0_O)        0.331     5.220 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_3__1/O
                         net (fo=6, routed)           0.842     6.062    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_3__1_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.186 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2[1]_i_1__1/O
                         net (fo=1, routed)           0.000     6.186    rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2[1]_i_1__1_n_0
    SLICE_X37Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      13.468    13.468 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.468 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.563    15.031    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/C
                         clock pessimism              0.080    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X37Y25         FDRE (Setup_fdre_C_D)        0.029    15.105    rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                          -6.186    
  -------------------------------------------------------------------
                         slack                                  8.919    

Slack (MET) :             8.984ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pclk rise@13.468ns - pclk rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 0.828ns (18.445%)  route 3.661ns (81.555%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 15.031 - 13.468 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.684     1.684    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDRE (Prop_fdre_C_Q)         0.456     2.140 f  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/Q
                         net (fo=2, routed)           1.118     3.259    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[1]
    SLICE_X39Y21         LUT5 (Prop_lut5_I1_O)        0.124     3.383 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[8]_i_1__1/O
                         net (fo=9, routed)           1.731     5.114    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[8]_i_1__1_n_0
    SLICE_X36Y25         LUT3 (Prop_lut3_I1_O)        0.124     5.238 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_4/O
                         net (fo=6, routed)           0.812     6.049    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_4_n_0
    SLICE_X38Y25         LUT6 (Prop_lut6_I0_O)        0.124     6.173 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2[1]_i_1__1/O
                         net (fo=1, routed)           0.000     6.173    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2[1]_i_1__1_n_0
    SLICE_X38Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      13.468    13.468 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.468 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.563    15.031    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[1]/C
                         clock pessimism              0.080    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X38Y25         FDRE (Setup_fdre_C_D)        0.081    15.157    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -6.173    
  -------------------------------------------------------------------
                         slack                                  8.984    

Slack (MET) :             9.017ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pclk rise@13.468ns - pclk rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 0.828ns (18.790%)  route 3.579ns (81.210%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 15.031 - 13.468 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.684     1.684    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDRE (Prop_fdre_C_Q)         0.456     2.140 f  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/Q
                         net (fo=2, routed)           1.118     3.259    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[1]
    SLICE_X39Y21         LUT5 (Prop_lut5_I1_O)        0.124     3.383 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[8]_i_1__1/O
                         net (fo=9, routed)           1.731     5.114    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[8]_i_1__1_n_0
    SLICE_X36Y25         LUT3 (Prop_lut3_I1_O)        0.124     5.238 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_4/O
                         net (fo=6, routed)           0.729     5.967    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_4_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.091 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_1__1/O
                         net (fo=1, routed)           0.000     6.091    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_1__1_n_0
    SLICE_X37Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      13.468    13.468 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.468 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.563    15.031    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]/C
                         clock pessimism              0.080    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X37Y25         FDRE (Setup_fdre_C_D)        0.032    15.108    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                          -6.091    
  -------------------------------------------------------------------
                         slack                                  9.017    

Slack (MET) :             9.051ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pclk rise@13.468ns - pclk rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 1.202ns (27.450%)  route 3.177ns (72.550%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 15.035 - 13.468 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.681     1.681    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.419     2.100 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/Q
                         net (fo=2, routed)           0.999     3.099    rgb2dvi/U0/DataEncoders[1].DataEncoder/p_0_in4_in
    SLICE_X34Y24         LUT5 (Prop_lut5_I0_O)        0.328     3.427 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0/O
                         net (fo=6, routed)           0.536     3.963    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0_n_0
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.331     4.294 f  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_4__1/O
                         net (fo=7, routed)           1.642     5.936    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_4__1_n_0
    SLICE_X35Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.060 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_1__0/O
                         net (fo=1, routed)           0.000     6.060    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_1__0_n_0
    SLICE_X35Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      13.468    13.468 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.468 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.567    15.035    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[3]/C
                         clock pessimism              0.080    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X35Y28         FDRE (Setup_fdre_C_D)        0.031    15.111    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  9.051    

Slack (MET) :             9.057ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pclk rise@13.468ns - pclk rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.828ns (18.966%)  route 3.538ns (81.034%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 15.031 - 13.468 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.684     1.684    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDRE (Prop_fdre_C_Q)         0.456     2.140 f  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/Q
                         net (fo=2, routed)           1.118     3.259    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[1]
    SLICE_X39Y21         LUT5 (Prop_lut5_I1_O)        0.124     3.383 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[8]_i_1__1/O
                         net (fo=9, routed)           1.731     5.114    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[8]_i_1__1_n_0
    SLICE_X36Y25         LUT3 (Prop_lut3_I1_O)        0.124     5.238 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_4/O
                         net (fo=6, routed)           0.689     5.926    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_4_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.050 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2[2]_i_1/O
                         net (fo=1, routed)           0.000     6.050    rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2[2]_i_1_n_0
    SLICE_X37Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      13.468    13.468 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.468 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.563    15.031    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]/C
                         clock pessimism              0.080    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X37Y25         FDRE (Setup_fdre_C_D)        0.031    15.107    rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -6.050    
  -------------------------------------------------------------------
                         slack                                  9.057    

Slack (MET) :             9.059ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pclk rise@13.468ns - pclk rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 1.202ns (27.513%)  route 3.167ns (72.487%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 15.035 - 13.468 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.681     1.681    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.419     2.100 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/Q
                         net (fo=2, routed)           0.999     3.099    rgb2dvi/U0/DataEncoders[1].DataEncoder/p_0_in4_in
    SLICE_X34Y24         LUT5 (Prop_lut5_I0_O)        0.328     3.427 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0/O
                         net (fo=6, routed)           0.536     3.963    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0_n_0
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.331     4.294 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_4__1/O
                         net (fo=7, routed)           1.632     5.926    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_4__1_n_0
    SLICE_X35Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.050 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n0q_m_2[2]_i_1__1/O
                         net (fo=1, routed)           0.000     6.050    rgb2dvi/U0/DataEncoders[1].DataEncoder/n0q_m_2[2]_i_1__1_n_0
    SLICE_X35Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      13.468    13.468 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.468 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.567    15.035    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/C
                         clock pessimism              0.080    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X35Y28         FDRE (Setup_fdre_C_D)        0.029    15.109    rgb2dvi/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -6.050    
  -------------------------------------------------------------------
                         slack                                  9.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.586     0.586    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y31         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDPE (Prop_fdpe_C_Q)         0.141     0.727 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.782    rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X39Y31         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.855     0.855    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y31         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.269     0.586    
    SLICE_X39Y31         FDPE (Hold_fdpe_C_D)         0.075     0.661    rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.584     0.584    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X33Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[7]/Q
                         net (fo=1, routed)           0.100     0.825    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[7]
    SLICE_X34Y29         LUT5 (Prop_lut5_I3_O)        0.045     0.870 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1/O
                         net (fo=1, routed)           0.000     0.870    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1_n_0
    SLICE_X34Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.852     0.852    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism             -0.254     0.598    
    SLICE_X34Y29         FDRE (Hold_fdre_C_D)         0.121     0.719    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.548%)  route 0.126ns (40.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.581     0.581    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y23         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/Q
                         net (fo=2, routed)           0.126     0.848    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[3]
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.045     0.893 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.893    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1_n_0
    SLICE_X34Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.847     0.847    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X34Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism             -0.234     0.613    
    SLICE_X34Y24         FDRE (Hold_fdre_C_D)         0.121     0.734    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.913%)  route 0.135ns (42.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.583     0.583    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/Q
                         net (fo=1, routed)           0.135     0.859    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[3]
    SLICE_X38Y28         LUT2 (Prop_lut2_I1_O)        0.045     0.904 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.904    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[3]_i_1__0_n_0
    SLICE_X38Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.852     0.852    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism             -0.255     0.597    
    SLICE_X38Y28         FDRE (Hold_fdre_C_D)         0.121     0.718    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.414%)  route 0.107ns (36.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.583     0.583    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y21         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/Q
                         net (fo=2, routed)           0.107     0.831    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[2]
    SLICE_X37Y22         LUT6 (Prop_lut6_I2_O)        0.045     0.876 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1/O
                         net (fo=1, routed)           0.000     0.876    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1_n_0
    SLICE_X37Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.851     0.851    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism             -0.255     0.596    
    SLICE_X37Y22         FDRE (Hold_fdre_C_D)         0.091     0.687    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.380%)  route 0.128ns (47.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.584     0.584    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.128     0.853    rgb2dvi/U0/DataEncoders[1].DataEncoder/p_0_in
    SLICE_X38Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.853     0.853    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism             -0.255     0.598    
    SLICE_X38Y29         FDSE (Hold_fdse_C_D)         0.052     0.650    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.590%)  route 0.115ns (47.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.561     0.561    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X31Y16         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.128     0.689 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/Q
                         net (fo=1, routed)           0.115     0.804    rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1
    SLICE_X31Y17         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.827     0.827    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X31Y17         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                         clock pessimism             -0.253     0.574    
    SLICE_X31Y17         FDRE (Hold_fdre_C_D)         0.017     0.591    rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg
  -------------------------------------------------------------------
                         required time                         -0.591    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.446%)  route 0.176ns (48.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.556     0.556    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X31Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y28         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=10, routed)          0.176     0.872    rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3[1]
    SLICE_X30Y28         LUT6 (Prop_lut6_I2_O)        0.045     0.917 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_1/O
                         net (fo=1, routed)           0.000     0.917    rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_2[2]
    SLICE_X30Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.823     0.823    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X30Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism             -0.254     0.569    
    SLICE_X30Y28         FDRE (Hold_fdre_C_D)         0.120     0.689    rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.187ns (49.635%)  route 0.190ns (50.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.584     0.584    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[5]/Q
                         net (fo=1, routed)           0.190     0.914    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[5]
    SLICE_X38Y29         LUT2 (Prop_lut2_I1_O)        0.046     0.960 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw[5]_i_1/O
                         net (fo=1, routed)           0.000     0.960    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw[5]_i_1_n_0
    SLICE_X38Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.853     0.853    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism             -0.255     0.598    
    SLICE_X38Y29         FDRE (Hold_fdre_C_D)         0.131     0.729    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.479%)  route 0.190ns (50.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.581     0.581    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X33Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.190     0.912    rgb2dvi/U0/DataEncoders[0].DataEncoder/p_0_in
    SLICE_X34Y29         LUT4 (Prop_lut4_I3_O)        0.045     0.957 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[8]_i_1/O
                         net (fo=1, routed)           0.000     0.957    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[8]
    SLICE_X34Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.852     0.852    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism             -0.254     0.598    
    SLICE_X34Y29         FDSE (Hold_fdse_C_D)         0.121     0.719    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pclk
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { Driver_MIPI0/clk_100MHz_out }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         13.468      11.801     OLOGIC_X1Y32  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         13.468      11.801     OLOGIC_X1Y31  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         13.468      11.801     OLOGIC_X1Y28  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         13.468      11.801     OLOGIC_X1Y27  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         13.468      11.801     OLOGIC_X1Y26  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         13.468      11.801     OLOGIC_X1Y25  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         13.468      11.801     OLOGIC_X1Y30  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         13.468      11.801     OLOGIC_X1Y29  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     FDRE/C            n/a            1.000         13.468      12.468     SLICE_X31Y17  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
Min Period        n/a     FDRE/C            n/a            1.000         13.468      12.468     SLICE_X33Y27  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         6.734       6.234      SLICE_X31Y17  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         6.734       6.234      SLICE_X33Y27  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         6.734       6.234      SLICE_X36Y31  rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/C
Low Pulse Width   Slow    FDPE/C            n/a            0.500         6.734       6.234      SLICE_X39Y31  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Slow    FDPE/C            n/a            0.500         6.734       6.234      SLICE_X39Y31  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         6.734       6.234      SLICE_X32Y27  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         6.734       6.234      SLICE_X33Y27  rgb2dvi/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[1]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         6.734       6.234      SLICE_X33Y22  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         6.734       6.234      SLICE_X35Y22  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         6.734       6.234      SLICE_X33Y27  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[2]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         6.734       6.234      SLICE_X32Y25  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         6.734       6.234      SLICE_X33Y25  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         6.734       6.234      SLICE_X32Y25  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         6.734       6.234      SLICE_X38Y28  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         6.734       6.234      SLICE_X38Y28  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         6.734       6.234      SLICE_X38Y27  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
High Pulse Width  Slow    FDSE/C            n/a            0.500         6.734       6.234      SLICE_X38Y28  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
High Pulse Width  Fast    FDSE/C            n/a            0.500         6.734       6.234      SLICE_X38Y28  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         6.734       6.234      SLICE_X38Y28  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         6.734       6.234      SLICE_X38Y28  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  rgb2dvi/U0/SerialClk
  To Clock:  rgb2dvi/U0/SerialClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.027ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgb2dvi/U0/SerialClk
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { rgb2dvi/U0/SerialClk }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.694       1.027      OLOGIC_X1Y32  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.694       1.027      OLOGIC_X1Y31  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.694       1.027      OLOGIC_X1Y28  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.694       1.027      OLOGIC_X1Y27  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.694       1.027      OLOGIC_X1Y26  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.694       1.027      OLOGIC_X1Y25  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.694       1.027      OLOGIC_X1Y30  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.694       1.027      OLOGIC_X1Y29  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.546ns  (required time - arrival time)
  Source:                 RGB_light_1/Clk_Division0/inst/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_light_1/Clk_Division0/inst/Count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 1.459ns (40.420%)  route 2.151ns (59.580%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.621     3.052    RGB_light_1/Clk_Division0/inst/clk_100MHz
    SLICE_X25Y21         FDRE                                         r  RGB_light_1/Clk_Division0/inst/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y21         FDRE (Prop_fdre_C_Q)         0.456     3.508 f  RGB_light_1/Clk_Division0/inst/Count_reg[3]/Q
                         net (fo=2, routed)           0.826     4.333    RGB_light_1/Clk_Division0/inst/Count_reg[3]
    SLICE_X24Y23         LUT3 (Prop_lut3_I0_O)        0.124     4.457 r  RGB_light_1/Clk_Division0/inst/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.457    RGB_light_1/Clk_Division0/inst/Count0_carry_i_3_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.990 r  RGB_light_1/Clk_Division0/inst/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.990    RGB_light_1/Clk_Division0/inst/Count0_carry_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.107 r  RGB_light_1/Clk_Division0/inst/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     5.116    RGB_light_1/Clk_Division0/inst/Count0_carry__0_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.345 r  RGB_light_1/Clk_Division0/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          1.316     6.661    RGB_light_1/Clk_Division0/inst/Count[0]_i_1_n_0
    SLICE_X25Y28         FDRE                                         r  RGB_light_1/Clk_Division0/inst/Count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.375    12.736    RGB_light_1/Clk_Division0/inst/clk_100MHz
    SLICE_X25Y28         FDRE                                         r  RGB_light_1/Clk_Division0/inst/Count_reg[28]/C
                         clock pessimism              0.122    12.858    
                         clock uncertainty           -0.035    12.823    
    SLICE_X25Y28         FDRE (Setup_fdre_C_R)       -0.615    12.208    RGB_light_1/Clk_Division0/inst/Count_reg[28]
  -------------------------------------------------------------------
                         required time                         12.208    
                         arrival time                          -6.661    
  -------------------------------------------------------------------
                         slack                                  5.546    

Slack (MET) :             5.546ns  (required time - arrival time)
  Source:                 RGB_light_1/Clk_Division0/inst/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_light_1/Clk_Division0/inst/Count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 1.459ns (40.420%)  route 2.151ns (59.580%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.621     3.052    RGB_light_1/Clk_Division0/inst/clk_100MHz
    SLICE_X25Y21         FDRE                                         r  RGB_light_1/Clk_Division0/inst/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y21         FDRE (Prop_fdre_C_Q)         0.456     3.508 f  RGB_light_1/Clk_Division0/inst/Count_reg[3]/Q
                         net (fo=2, routed)           0.826     4.333    RGB_light_1/Clk_Division0/inst/Count_reg[3]
    SLICE_X24Y23         LUT3 (Prop_lut3_I0_O)        0.124     4.457 r  RGB_light_1/Clk_Division0/inst/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.457    RGB_light_1/Clk_Division0/inst/Count0_carry_i_3_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.990 r  RGB_light_1/Clk_Division0/inst/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.990    RGB_light_1/Clk_Division0/inst/Count0_carry_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.107 r  RGB_light_1/Clk_Division0/inst/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     5.116    RGB_light_1/Clk_Division0/inst/Count0_carry__0_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.345 r  RGB_light_1/Clk_Division0/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          1.316     6.661    RGB_light_1/Clk_Division0/inst/Count[0]_i_1_n_0
    SLICE_X25Y28         FDRE                                         r  RGB_light_1/Clk_Division0/inst/Count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.375    12.736    RGB_light_1/Clk_Division0/inst/clk_100MHz
    SLICE_X25Y28         FDRE                                         r  RGB_light_1/Clk_Division0/inst/Count_reg[29]/C
                         clock pessimism              0.122    12.858    
                         clock uncertainty           -0.035    12.823    
    SLICE_X25Y28         FDRE (Setup_fdre_C_R)       -0.615    12.208    RGB_light_1/Clk_Division0/inst/Count_reg[29]
  -------------------------------------------------------------------
                         required time                         12.208    
                         arrival time                          -6.661    
  -------------------------------------------------------------------
                         slack                                  5.546    

Slack (MET) :             5.546ns  (required time - arrival time)
  Source:                 RGB_light_1/Clk_Division0/inst/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_light_1/Clk_Division0/inst/Count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 1.459ns (40.420%)  route 2.151ns (59.580%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.621     3.052    RGB_light_1/Clk_Division0/inst/clk_100MHz
    SLICE_X25Y21         FDRE                                         r  RGB_light_1/Clk_Division0/inst/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y21         FDRE (Prop_fdre_C_Q)         0.456     3.508 f  RGB_light_1/Clk_Division0/inst/Count_reg[3]/Q
                         net (fo=2, routed)           0.826     4.333    RGB_light_1/Clk_Division0/inst/Count_reg[3]
    SLICE_X24Y23         LUT3 (Prop_lut3_I0_O)        0.124     4.457 r  RGB_light_1/Clk_Division0/inst/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.457    RGB_light_1/Clk_Division0/inst/Count0_carry_i_3_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.990 r  RGB_light_1/Clk_Division0/inst/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.990    RGB_light_1/Clk_Division0/inst/Count0_carry_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.107 r  RGB_light_1/Clk_Division0/inst/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     5.116    RGB_light_1/Clk_Division0/inst/Count0_carry__0_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.345 r  RGB_light_1/Clk_Division0/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          1.316     6.661    RGB_light_1/Clk_Division0/inst/Count[0]_i_1_n_0
    SLICE_X25Y28         FDRE                                         r  RGB_light_1/Clk_Division0/inst/Count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.375    12.736    RGB_light_1/Clk_Division0/inst/clk_100MHz
    SLICE_X25Y28         FDRE                                         r  RGB_light_1/Clk_Division0/inst/Count_reg[30]/C
                         clock pessimism              0.122    12.858    
                         clock uncertainty           -0.035    12.823    
    SLICE_X25Y28         FDRE (Setup_fdre_C_R)       -0.615    12.208    RGB_light_1/Clk_Division0/inst/Count_reg[30]
  -------------------------------------------------------------------
                         required time                         12.208    
                         arrival time                          -6.661    
  -------------------------------------------------------------------
                         slack                                  5.546    

Slack (MET) :             5.546ns  (required time - arrival time)
  Source:                 RGB_light_1/Clk_Division0/inst/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_light_1/Clk_Division0/inst/Count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 1.459ns (40.420%)  route 2.151ns (59.580%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.621     3.052    RGB_light_1/Clk_Division0/inst/clk_100MHz
    SLICE_X25Y21         FDRE                                         r  RGB_light_1/Clk_Division0/inst/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y21         FDRE (Prop_fdre_C_Q)         0.456     3.508 f  RGB_light_1/Clk_Division0/inst/Count_reg[3]/Q
                         net (fo=2, routed)           0.826     4.333    RGB_light_1/Clk_Division0/inst/Count_reg[3]
    SLICE_X24Y23         LUT3 (Prop_lut3_I0_O)        0.124     4.457 r  RGB_light_1/Clk_Division0/inst/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.457    RGB_light_1/Clk_Division0/inst/Count0_carry_i_3_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.990 r  RGB_light_1/Clk_Division0/inst/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.990    RGB_light_1/Clk_Division0/inst/Count0_carry_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.107 r  RGB_light_1/Clk_Division0/inst/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     5.116    RGB_light_1/Clk_Division0/inst/Count0_carry__0_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.345 r  RGB_light_1/Clk_Division0/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          1.316     6.661    RGB_light_1/Clk_Division0/inst/Count[0]_i_1_n_0
    SLICE_X25Y28         FDRE                                         r  RGB_light_1/Clk_Division0/inst/Count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.375    12.736    RGB_light_1/Clk_Division0/inst/clk_100MHz
    SLICE_X25Y28         FDRE                                         r  RGB_light_1/Clk_Division0/inst/Count_reg[31]/C
                         clock pessimism              0.122    12.858    
                         clock uncertainty           -0.035    12.823    
    SLICE_X25Y28         FDRE (Setup_fdre_C_R)       -0.615    12.208    RGB_light_1/Clk_Division0/inst/Count_reg[31]
  -------------------------------------------------------------------
                         required time                         12.208    
                         arrival time                          -6.661    
  -------------------------------------------------------------------
                         slack                                  5.546    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 RGB_light_1/Clk_Division1/inst/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_light_1/Clk_Division1/inst/Count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 1.439ns (40.818%)  route 2.086ns (59.182%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.422     2.853    RGB_light_1/Clk_Division1/inst/clk_100MHz
    SLICE_X29Y22         FDRE                                         r  RGB_light_1/Clk_Division1/inst/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.456     3.309 r  RGB_light_1/Clk_Division1/inst/Count_reg[2]/Q
                         net (fo=2, routed)           0.865     4.174    RGB_light_1/Clk_Division1/inst/Count_reg[2]
    SLICE_X28Y24         LUT3 (Prop_lut3_I1_O)        0.124     4.298 r  RGB_light_1/Clk_Division1/inst/Count0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.298    RGB_light_1/Clk_Division1/inst/Count0_carry_i_4_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.811 r  RGB_light_1/Clk_Division1/inst/Count0_carry/CO[3]
                         net (fo=1, routed)           0.009     4.820    RGB_light_1/Clk_Division1/inst/Count0_carry_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.937 r  RGB_light_1/Clk_Division1/inst/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.937    RGB_light_1/Clk_Division1/inst/Count0_carry__0_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.166 r  RGB_light_1/Clk_Division1/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          1.213     6.378    RGB_light_1/Clk_Division1/inst/Count[0]_i_1_n_0
    SLICE_X29Y29         FDRE                                         r  RGB_light_1/Clk_Division1/inst/Count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.339    12.700    RGB_light_1/Clk_Division1/inst/clk_100MHz
    SLICE_X29Y29         FDRE                                         r  RGB_light_1/Clk_Division1/inst/Count_reg[28]/C
                         clock pessimism              0.122    12.822    
                         clock uncertainty           -0.035    12.786    
    SLICE_X29Y29         FDRE (Setup_fdre_C_R)       -0.615    12.171    RGB_light_1/Clk_Division1/inst/Count_reg[28]
  -------------------------------------------------------------------
                         required time                         12.171    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 RGB_light_1/Clk_Division1/inst/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_light_1/Clk_Division1/inst/Count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 1.439ns (40.818%)  route 2.086ns (59.182%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.422     2.853    RGB_light_1/Clk_Division1/inst/clk_100MHz
    SLICE_X29Y22         FDRE                                         r  RGB_light_1/Clk_Division1/inst/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.456     3.309 r  RGB_light_1/Clk_Division1/inst/Count_reg[2]/Q
                         net (fo=2, routed)           0.865     4.174    RGB_light_1/Clk_Division1/inst/Count_reg[2]
    SLICE_X28Y24         LUT3 (Prop_lut3_I1_O)        0.124     4.298 r  RGB_light_1/Clk_Division1/inst/Count0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.298    RGB_light_1/Clk_Division1/inst/Count0_carry_i_4_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.811 r  RGB_light_1/Clk_Division1/inst/Count0_carry/CO[3]
                         net (fo=1, routed)           0.009     4.820    RGB_light_1/Clk_Division1/inst/Count0_carry_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.937 r  RGB_light_1/Clk_Division1/inst/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.937    RGB_light_1/Clk_Division1/inst/Count0_carry__0_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.166 r  RGB_light_1/Clk_Division1/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          1.213     6.378    RGB_light_1/Clk_Division1/inst/Count[0]_i_1_n_0
    SLICE_X29Y29         FDRE                                         r  RGB_light_1/Clk_Division1/inst/Count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.339    12.700    RGB_light_1/Clk_Division1/inst/clk_100MHz
    SLICE_X29Y29         FDRE                                         r  RGB_light_1/Clk_Division1/inst/Count_reg[29]/C
                         clock pessimism              0.122    12.822    
                         clock uncertainty           -0.035    12.786    
    SLICE_X29Y29         FDRE (Setup_fdre_C_R)       -0.615    12.171    RGB_light_1/Clk_Division1/inst/Count_reg[29]
  -------------------------------------------------------------------
                         required time                         12.171    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 RGB_light_1/Clk_Division1/inst/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_light_1/Clk_Division1/inst/Count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 1.439ns (40.818%)  route 2.086ns (59.182%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.422     2.853    RGB_light_1/Clk_Division1/inst/clk_100MHz
    SLICE_X29Y22         FDRE                                         r  RGB_light_1/Clk_Division1/inst/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.456     3.309 r  RGB_light_1/Clk_Division1/inst/Count_reg[2]/Q
                         net (fo=2, routed)           0.865     4.174    RGB_light_1/Clk_Division1/inst/Count_reg[2]
    SLICE_X28Y24         LUT3 (Prop_lut3_I1_O)        0.124     4.298 r  RGB_light_1/Clk_Division1/inst/Count0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.298    RGB_light_1/Clk_Division1/inst/Count0_carry_i_4_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.811 r  RGB_light_1/Clk_Division1/inst/Count0_carry/CO[3]
                         net (fo=1, routed)           0.009     4.820    RGB_light_1/Clk_Division1/inst/Count0_carry_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.937 r  RGB_light_1/Clk_Division1/inst/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.937    RGB_light_1/Clk_Division1/inst/Count0_carry__0_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.166 r  RGB_light_1/Clk_Division1/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          1.213     6.378    RGB_light_1/Clk_Division1/inst/Count[0]_i_1_n_0
    SLICE_X29Y29         FDRE                                         r  RGB_light_1/Clk_Division1/inst/Count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.339    12.700    RGB_light_1/Clk_Division1/inst/clk_100MHz
    SLICE_X29Y29         FDRE                                         r  RGB_light_1/Clk_Division1/inst/Count_reg[30]/C
                         clock pessimism              0.122    12.822    
                         clock uncertainty           -0.035    12.786    
    SLICE_X29Y29         FDRE (Setup_fdre_C_R)       -0.615    12.171    RGB_light_1/Clk_Division1/inst/Count_reg[30]
  -------------------------------------------------------------------
                         required time                         12.171    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 RGB_light_1/Clk_Division1/inst/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_light_1/Clk_Division1/inst/Count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 1.439ns (40.818%)  route 2.086ns (59.182%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.422     2.853    RGB_light_1/Clk_Division1/inst/clk_100MHz
    SLICE_X29Y22         FDRE                                         r  RGB_light_1/Clk_Division1/inst/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.456     3.309 r  RGB_light_1/Clk_Division1/inst/Count_reg[2]/Q
                         net (fo=2, routed)           0.865     4.174    RGB_light_1/Clk_Division1/inst/Count_reg[2]
    SLICE_X28Y24         LUT3 (Prop_lut3_I1_O)        0.124     4.298 r  RGB_light_1/Clk_Division1/inst/Count0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.298    RGB_light_1/Clk_Division1/inst/Count0_carry_i_4_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.811 r  RGB_light_1/Clk_Division1/inst/Count0_carry/CO[3]
                         net (fo=1, routed)           0.009     4.820    RGB_light_1/Clk_Division1/inst/Count0_carry_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.937 r  RGB_light_1/Clk_Division1/inst/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.937    RGB_light_1/Clk_Division1/inst/Count0_carry__0_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.166 r  RGB_light_1/Clk_Division1/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          1.213     6.378    RGB_light_1/Clk_Division1/inst/Count[0]_i_1_n_0
    SLICE_X29Y29         FDRE                                         r  RGB_light_1/Clk_Division1/inst/Count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.339    12.700    RGB_light_1/Clk_Division1/inst/clk_100MHz
    SLICE_X29Y29         FDRE                                         r  RGB_light_1/Clk_Division1/inst/Count_reg[31]/C
                         clock pessimism              0.122    12.822    
                         clock uncertainty           -0.035    12.786    
    SLICE_X29Y29         FDRE (Setup_fdre_C_R)       -0.615    12.171    RGB_light_1/Clk_Division1/inst/Count_reg[31]
  -------------------------------------------------------------------
                         required time                         12.171    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.812ns  (required time - arrival time)
  Source:                 RGB_light_1/Clk_Division0/inst/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_light_1/Clk_Division0/inst/Count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.459ns (42.031%)  route 2.012ns (57.969%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 12.863 - 10.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.621     3.052    RGB_light_1/Clk_Division0/inst/clk_100MHz
    SLICE_X25Y21         FDRE                                         r  RGB_light_1/Clk_Division0/inst/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y21         FDRE (Prop_fdre_C_Q)         0.456     3.508 f  RGB_light_1/Clk_Division0/inst/Count_reg[3]/Q
                         net (fo=2, routed)           0.826     4.333    RGB_light_1/Clk_Division0/inst/Count_reg[3]
    SLICE_X24Y23         LUT3 (Prop_lut3_I0_O)        0.124     4.457 r  RGB_light_1/Clk_Division0/inst/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.457    RGB_light_1/Clk_Division0/inst/Count0_carry_i_3_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.990 r  RGB_light_1/Clk_Division0/inst/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.990    RGB_light_1/Clk_Division0/inst/Count0_carry_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.107 r  RGB_light_1/Clk_Division0/inst/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     5.116    RGB_light_1/Clk_Division0/inst/Count0_carry__0_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.345 r  RGB_light_1/Clk_Division0/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          1.178     6.523    RGB_light_1/Clk_Division0/inst/Count[0]_i_1_n_0
    SLICE_X25Y27         FDRE                                         r  RGB_light_1/Clk_Division0/inst/Count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.502    12.863    RGB_light_1/Clk_Division0/inst/clk_100MHz
    SLICE_X25Y27         FDRE                                         r  RGB_light_1/Clk_Division0/inst/Count_reg[24]/C
                         clock pessimism              0.122    12.985    
                         clock uncertainty           -0.035    12.950    
    SLICE_X25Y27         FDRE (Setup_fdre_C_R)       -0.615    12.335    RGB_light_1/Clk_Division0/inst/Count_reg[24]
  -------------------------------------------------------------------
                         required time                         12.335    
                         arrival time                          -6.523    
  -------------------------------------------------------------------
                         slack                                  5.812    

Slack (MET) :             5.812ns  (required time - arrival time)
  Source:                 RGB_light_1/Clk_Division0/inst/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_light_1/Clk_Division0/inst/Count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.459ns (42.031%)  route 2.012ns (57.969%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 12.863 - 10.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.621     3.052    RGB_light_1/Clk_Division0/inst/clk_100MHz
    SLICE_X25Y21         FDRE                                         r  RGB_light_1/Clk_Division0/inst/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y21         FDRE (Prop_fdre_C_Q)         0.456     3.508 f  RGB_light_1/Clk_Division0/inst/Count_reg[3]/Q
                         net (fo=2, routed)           0.826     4.333    RGB_light_1/Clk_Division0/inst/Count_reg[3]
    SLICE_X24Y23         LUT3 (Prop_lut3_I0_O)        0.124     4.457 r  RGB_light_1/Clk_Division0/inst/Count0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.457    RGB_light_1/Clk_Division0/inst/Count0_carry_i_3_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.990 r  RGB_light_1/Clk_Division0/inst/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.990    RGB_light_1/Clk_Division0/inst/Count0_carry_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.107 r  RGB_light_1/Clk_Division0/inst/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     5.116    RGB_light_1/Clk_Division0/inst/Count0_carry__0_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.345 r  RGB_light_1/Clk_Division0/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          1.178     6.523    RGB_light_1/Clk_Division0/inst/Count[0]_i_1_n_0
    SLICE_X25Y27         FDRE                                         r  RGB_light_1/Clk_Division0/inst/Count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.502    12.863    RGB_light_1/Clk_Division0/inst/clk_100MHz
    SLICE_X25Y27         FDRE                                         r  RGB_light_1/Clk_Division0/inst/Count_reg[25]/C
                         clock pessimism              0.122    12.985    
                         clock uncertainty           -0.035    12.950    
    SLICE_X25Y27         FDRE (Setup_fdre_C_R)       -0.615    12.335    RGB_light_1/Clk_Division0/inst/Count_reg[25]
  -------------------------------------------------------------------
                         required time                         12.335    
                         arrival time                          -6.523    
  -------------------------------------------------------------------
                         slack                                  5.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 RGB_light_1/Clk_Division0/inst/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_light_1/Clk_Division0/inst/Count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.355ns (73.771%)  route 0.126ns (26.229%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.717     0.916    RGB_light_1/Clk_Division0/inst/clk_100MHz
    SLICE_X25Y24         FDRE                                         r  RGB_light_1/Clk_Division0/inst/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  RGB_light_1/Clk_Division0/inst/Count_reg[15]/Q
                         net (fo=2, routed)           0.117     1.174    RGB_light_1/Clk_Division0/inst/Count_reg[15]
    SLICE_X25Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.334 r  RGB_light_1/Clk_Division0/inst/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.343    RGB_light_1/Clk_Division0/inst/Count_reg[12]_i_1_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.397 r  RGB_light_1/Clk_Division0/inst/Count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.397    RGB_light_1/Clk_Division0/inst/Count_reg[16]_i_1_n_7
    SLICE_X25Y25         FDRE                                         r  RGB_light_1/Clk_Division0/inst/Count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.917     1.304    RGB_light_1/Clk_Division0/inst/clk_100MHz
    SLICE_X25Y25         FDRE                                         r  RGB_light_1/Clk_Division0/inst/Count_reg[16]/C
                         clock pessimism             -0.218     1.086    
    SLICE_X25Y25         FDRE (Hold_fdre_C_D)         0.105     1.191    RGB_light_1/Clk_Division0/inst/Count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 RGB_light_1/Clk_Division0/inst/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_light_1/Clk_Division0/inst/Count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.366ns (74.357%)  route 0.126ns (25.643%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.717     0.916    RGB_light_1/Clk_Division0/inst/clk_100MHz
    SLICE_X25Y24         FDRE                                         r  RGB_light_1/Clk_Division0/inst/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  RGB_light_1/Clk_Division0/inst/Count_reg[15]/Q
                         net (fo=2, routed)           0.117     1.174    RGB_light_1/Clk_Division0/inst/Count_reg[15]
    SLICE_X25Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.334 r  RGB_light_1/Clk_Division0/inst/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.343    RGB_light_1/Clk_Division0/inst/Count_reg[12]_i_1_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.408 r  RGB_light_1/Clk_Division0/inst/Count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.408    RGB_light_1/Clk_Division0/inst/Count_reg[16]_i_1_n_5
    SLICE_X25Y25         FDRE                                         r  RGB_light_1/Clk_Division0/inst/Count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.917     1.304    RGB_light_1/Clk_Division0/inst/clk_100MHz
    SLICE_X25Y25         FDRE                                         r  RGB_light_1/Clk_Division0/inst/Count_reg[18]/C
                         clock pessimism             -0.218     1.086    
    SLICE_X25Y25         FDRE (Hold_fdre_C_D)         0.105     1.191    RGB_light_1/Clk_Division0/inst/Count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 RGB_light_1/Clk_Division1/inst/Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_light_1/Clk_Division1/inst/Count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.355ns (73.455%)  route 0.128ns (26.545%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.683     0.882    RGB_light_1/Clk_Division1/inst/clk_100MHz
    SLICE_X29Y24         FDRE                                         r  RGB_light_1/Clk_Division1/inst/Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  RGB_light_1/Clk_Division1/inst/Count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.143    RGB_light_1/Clk_Division1/inst/Count_reg[11]
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.303 r  RGB_light_1/Clk_Division1/inst/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.312    RGB_light_1/Clk_Division1/inst/Count_reg[8]_i_1_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.366 r  RGB_light_1/Clk_Division1/inst/Count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.366    RGB_light_1/Clk_Division1/inst/Count_reg[12]_i_1_n_7
    SLICE_X29Y25         FDRE                                         r  RGB_light_1/Clk_Division1/inst/Count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.864     1.251    RGB_light_1/Clk_Division1/inst/clk_100MHz
    SLICE_X29Y25         FDRE                                         r  RGB_light_1/Clk_Division1/inst/Count_reg[12]/C
                         clock pessimism             -0.218     1.033    
    SLICE_X29Y25         FDRE (Hold_fdre_C_D)         0.105     1.138    RGB_light_1/Clk_Division1/inst/Count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 RGB_light_1/Clk_Division1/inst/Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_light_1/Clk_Division1/inst/Count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.366ns (74.046%)  route 0.128ns (25.954%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.683     0.882    RGB_light_1/Clk_Division1/inst/clk_100MHz
    SLICE_X29Y24         FDRE                                         r  RGB_light_1/Clk_Division1/inst/Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  RGB_light_1/Clk_Division1/inst/Count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.143    RGB_light_1/Clk_Division1/inst/Count_reg[11]
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.303 r  RGB_light_1/Clk_Division1/inst/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.312    RGB_light_1/Clk_Division1/inst/Count_reg[8]_i_1_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.377 r  RGB_light_1/Clk_Division1/inst/Count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.377    RGB_light_1/Clk_Division1/inst/Count_reg[12]_i_1_n_5
    SLICE_X29Y25         FDRE                                         r  RGB_light_1/Clk_Division1/inst/Count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.864     1.251    RGB_light_1/Clk_Division1/inst/clk_100MHz
    SLICE_X29Y25         FDRE                                         r  RGB_light_1/Clk_Division1/inst/Count_reg[14]/C
                         clock pessimism             -0.218     1.033    
    SLICE_X29Y25         FDRE (Hold_fdre_C_D)         0.105     1.138    RGB_light_1/Clk_Division1/inst/Count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 RGB_light_1/Clk_Division0/inst/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_light_1/Clk_Division0/inst/Count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.391ns (75.596%)  route 0.126ns (24.404%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.717     0.916    RGB_light_1/Clk_Division0/inst/clk_100MHz
    SLICE_X25Y24         FDRE                                         r  RGB_light_1/Clk_Division0/inst/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  RGB_light_1/Clk_Division0/inst/Count_reg[15]/Q
                         net (fo=2, routed)           0.117     1.174    RGB_light_1/Clk_Division0/inst/Count_reg[15]
    SLICE_X25Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.334 r  RGB_light_1/Clk_Division0/inst/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.343    RGB_light_1/Clk_Division0/inst/Count_reg[12]_i_1_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.433 r  RGB_light_1/Clk_Division0/inst/Count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.433    RGB_light_1/Clk_Division0/inst/Count_reg[16]_i_1_n_6
    SLICE_X25Y25         FDRE                                         r  RGB_light_1/Clk_Division0/inst/Count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.917     1.304    RGB_light_1/Clk_Division0/inst/clk_100MHz
    SLICE_X25Y25         FDRE                                         r  RGB_light_1/Clk_Division0/inst/Count_reg[17]/C
                         clock pessimism             -0.218     1.086    
    SLICE_X25Y25         FDRE (Hold_fdre_C_D)         0.105     1.191    RGB_light_1/Clk_Division0/inst/Count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 RGB_light_1/Clk_Division0/inst/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_light_1/Clk_Division0/inst/Count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.391ns (75.596%)  route 0.126ns (24.404%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.717     0.916    RGB_light_1/Clk_Division0/inst/clk_100MHz
    SLICE_X25Y24         FDRE                                         r  RGB_light_1/Clk_Division0/inst/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  RGB_light_1/Clk_Division0/inst/Count_reg[15]/Q
                         net (fo=2, routed)           0.117     1.174    RGB_light_1/Clk_Division0/inst/Count_reg[15]
    SLICE_X25Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.334 r  RGB_light_1/Clk_Division0/inst/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.343    RGB_light_1/Clk_Division0/inst/Count_reg[12]_i_1_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.433 r  RGB_light_1/Clk_Division0/inst/Count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.433    RGB_light_1/Clk_Division0/inst/Count_reg[16]_i_1_n_4
    SLICE_X25Y25         FDRE                                         r  RGB_light_1/Clk_Division0/inst/Count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.917     1.304    RGB_light_1/Clk_Division0/inst/clk_100MHz
    SLICE_X25Y25         FDRE                                         r  RGB_light_1/Clk_Division0/inst/Count_reg[19]/C
                         clock pessimism             -0.218     1.086    
    SLICE_X25Y25         FDRE (Hold_fdre_C_D)         0.105     1.191    RGB_light_1/Clk_Division0/inst/Count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 RGB_light_1/Clk_Division0/inst/Count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_light_1/Clk_Division0/inst/Count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.679%)  route 0.120ns (25.321%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.337ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.800     0.999    RGB_light_1/Clk_Division0/inst/clk_100MHz
    SLICE_X25Y26         FDRE                                         r  RGB_light_1/Clk_Division0/inst/Count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y26         FDRE (Prop_fdre_C_Q)         0.141     1.140 r  RGB_light_1/Clk_Division0/inst/Count_reg[23]/Q
                         net (fo=2, routed)           0.120     1.261    RGB_light_1/Clk_Division0/inst/Count_reg[23]
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.421 r  RGB_light_1/Clk_Division0/inst/Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    RGB_light_1/Clk_Division0/inst/Count_reg[20]_i_1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.475 r  RGB_light_1/Clk_Division0/inst/Count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.475    RGB_light_1/Clk_Division0/inst/Count_reg[24]_i_1_n_7
    SLICE_X25Y27         FDRE                                         r  RGB_light_1/Clk_Division0/inst/Count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.950     1.337    RGB_light_1/Clk_Division0/inst/clk_100MHz
    SLICE_X25Y27         FDRE                                         r  RGB_light_1/Clk_Division0/inst/Count_reg[24]/C
                         clock pessimism             -0.218     1.118    
    SLICE_X25Y27         FDRE (Hold_fdre_C_D)         0.105     1.223    RGB_light_1/Clk_Division0/inst/Count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 RGB_light_1/Clk_Division0/inst/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_light_1/Clk_Division0/inst/Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.717     0.916    RGB_light_1/Clk_Division0/inst/clk_100MHz
    SLICE_X25Y24         FDRE                                         r  RGB_light_1/Clk_Division0/inst/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  RGB_light_1/Clk_Division0/inst/Count_reg[15]/Q
                         net (fo=2, routed)           0.117     1.174    RGB_light_1/Clk_Division0/inst/Count_reg[15]
    SLICE_X25Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.282 r  RGB_light_1/Clk_Division0/inst/Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.282    RGB_light_1/Clk_Division0/inst/Count_reg[12]_i_1_n_4
    SLICE_X25Y24         FDRE                                         r  RGB_light_1/Clk_Division0/inst/Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.806     1.193    RGB_light_1/Clk_Division0/inst/clk_100MHz
    SLICE_X25Y24         FDRE                                         r  RGB_light_1/Clk_Division0/inst/Count_reg[15]/C
                         clock pessimism             -0.276     0.916    
    SLICE_X25Y24         FDRE (Hold_fdre_C_D)         0.105     1.021    RGB_light_1/Clk_Division0/inst/Count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 RGB_light_1/Clk_Division1/inst/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_light_1/Clk_Division1/inst/Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.780     0.980    RGB_light_1/Clk_Division1/inst/clk_100MHz
    SLICE_X29Y25         FDRE                                         r  RGB_light_1/Clk_Division1/inst/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.141     1.121 r  RGB_light_1/Clk_Division1/inst/Count_reg[15]/Q
                         net (fo=2, routed)           0.117     1.238    RGB_light_1/Clk_Division1/inst/Count_reg[15]
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.346 r  RGB_light_1/Clk_Division1/inst/Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.346    RGB_light_1/Clk_Division1/inst/Count_reg[12]_i_1_n_4
    SLICE_X29Y25         FDRE                                         r  RGB_light_1/Clk_Division1/inst/Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.864     1.251    RGB_light_1/Clk_Division1/inst/clk_100MHz
    SLICE_X29Y25         FDRE                                         r  RGB_light_1/Clk_Division1/inst/Count_reg[15]/C
                         clock pessimism             -0.271     0.980    
    SLICE_X29Y25         FDRE (Hold_fdre_C_D)         0.105     1.085    RGB_light_1/Clk_Division1/inst/Count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 RGB_light_1/Clk_Division0/inst/Count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_light_1/Clk_Division0/inst/Count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.251%)  route 0.120ns (24.749%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.337ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.800     0.999    RGB_light_1/Clk_Division0/inst/clk_100MHz
    SLICE_X25Y26         FDRE                                         r  RGB_light_1/Clk_Division0/inst/Count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y26         FDRE (Prop_fdre_C_Q)         0.141     1.140 r  RGB_light_1/Clk_Division0/inst/Count_reg[23]/Q
                         net (fo=2, routed)           0.120     1.261    RGB_light_1/Clk_Division0/inst/Count_reg[23]
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.421 r  RGB_light_1/Clk_Division0/inst/Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    RGB_light_1/Clk_Division0/inst/Count_reg[20]_i_1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.486 r  RGB_light_1/Clk_Division0/inst/Count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.486    RGB_light_1/Clk_Division0/inst/Count_reg[24]_i_1_n_5
    SLICE_X25Y27         FDRE                                         r  RGB_light_1/Clk_Division0/inst/Count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.950     1.337    RGB_light_1/Clk_Division0/inst/clk_100MHz
    SLICE_X25Y27         FDRE                                         r  RGB_light_1/Clk_Division0/inst/Count_reg[26]/C
                         clock pessimism             -0.218     1.118    
    SLICE_X25Y27         FDRE (Hold_fdre_C_D)         0.105     1.223    RGB_light_1/Clk_Division0/inst/Count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X25Y28  RGB_light_1/Clk_Division0/inst/Count_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X25Y21  RGB_light_1/Clk_Division0/inst/Count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X25Y28  RGB_light_1/Clk_Division0/inst/Count_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X25Y28  RGB_light_1/Clk_Division0/inst/Count_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X25Y21  RGB_light_1/Clk_Division0/inst/Count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X25Y22  RGB_light_1/Clk_Division0/inst/Count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X25Y22  RGB_light_1/Clk_Division0/inst/Count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X25Y22  RGB_light_1/Clk_Division0/inst/Count_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X25Y22  RGB_light_1/Clk_Division0/inst/Count_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X25Y23  RGB_light_1/Clk_Division0/inst/Count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X25Y28  RGB_light_1/Clk_Division0/inst/Count_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X25Y21  RGB_light_1/Clk_Division0/inst/Count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X25Y28  RGB_light_1/Clk_Division0/inst/Count_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X25Y28  RGB_light_1/Clk_Division0/inst/Count_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X25Y21  RGB_light_1/Clk_Division0/inst/Count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X25Y23  RGB_light_1/Clk_Division0/inst/Count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X25Y23  RGB_light_1/Clk_Division0/inst/Count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y21  RGB_light_1/Clk_Division1/inst/Clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y24  RGB_light_1/Clk_Division1/inst/Count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y24  RGB_light_1/Clk_Division1/inst/Count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X25Y28  RGB_light_1/Clk_Division0/inst/Count_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X25Y21  RGB_light_1/Clk_Division0/inst/Count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X25Y28  RGB_light_1/Clk_Division0/inst/Count_reg[30]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X25Y28  RGB_light_1/Clk_Division0/inst/Count_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X25Y21  RGB_light_1/Clk_Division0/inst/Count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X25Y22  RGB_light_1/Clk_Division0/inst/Count_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X25Y22  RGB_light_1/Clk_Division0/inst/Count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X25Y22  RGB_light_1/Clk_Division0/inst/Count_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X25Y22  RGB_light_1/Clk_Division0/inst/Count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X25Y22  RGB_light_1/Clk_Division0/inst/Count_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.298ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.298ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/inst/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_IIC0/inst/iic_wr_en_r0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.456ns (20.722%)  route 1.745ns (79.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.285ns = ( 6.715 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.733ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.253     1.253    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.385    -7.132 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.678    -5.453    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -5.357 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.624    -3.733    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X29Y3          FDRE                                         r  Diver_OV5647_Init/inst/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3          FDRE (Prop_fdre_C_Q)         0.456    -3.277 r  Diver_OV5647_Init/inst/Write_Flag_reg/Q
                         net (fo=4, routed)           1.745    -1.532    Driver_IIC0/inst/IIC_Write
    SLICE_X29Y5          FDCE                                         r  Driver_IIC0/inst/iic_wr_en_r0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                   IBUF                         0.000    10.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.181    11.181    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     3.520 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     5.121    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.212 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.503     6.715    Driver_IIC0/inst/clk
    SLICE_X29Y5          FDCE                                         r  Driver_IIC0/inst/iic_wr_en_r0_reg/C
                         clock pessimism             -0.652     6.063    
                         clock uncertainty           -0.231     5.832    
    SLICE_X29Y5          FDCE (Setup_fdce_C_D)       -0.067     5.765    Driver_IIC0/inst/iic_wr_en_r0_reg
  -------------------------------------------------------------------
                         required time                          5.765    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  7.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/inst/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_IIC0/inst/iic_wr_en_r0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.141ns (16.854%)  route 0.696ns (83.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.440     0.440    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.239    -1.799 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.500    -1.299    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.566    -0.708    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X29Y3          FDRE                                         r  Diver_OV5647_Init/inst/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.567 r  Diver_OV5647_Init/inst/Write_Flag_reg/Q
                         net (fo=4, routed)           0.696     0.129    Driver_IIC0/inst/IIC_Write
    SLICE_X29Y5          FDCE                                         r  Driver_IIC0/inst/iic_wr_en_r0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.481     0.481    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -2.068 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.523    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.494 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.835    -0.660    Driver_IIC0/inst/clk
    SLICE_X29Y5          FDCE                                         r  Driver_IIC0/inst/iic_wr_en_r0_reg/C
                         clock pessimism              0.269    -0.391    
                         clock uncertainty            0.231    -0.161    
    SLICE_X29Y5          FDCE (Hold_fdce_C_D)         0.070    -0.091    Driver_IIC0/inst/iic_wr_en_r0_reg
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.219    





---------------------------------------------------------------------------------------------------
From Clock:  pclk_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack      -15.693ns,  Total Violation      -15.693ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -15.693ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/clock_upd_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out2_clk_wiz_0 rise@1295.000ns - pclk_1 rise@1294.992ns)
  Data Path Delay:        0.778ns  (logic 0.456ns (58.611%)  route 0.322ns (41.389%))
  Logic Levels:           0  
  Clock Path Skew:        -14.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.277ns = ( 1291.723 - 1295.000 ) 
    Source Clock Delay      (SCD):    11.437ns = ( 1306.429 - 1294.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_1 rise edge)  1294.992  1294.992 r  
    G11                                               0.000  1294.992 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000  1294.992    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901  1295.893 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000  1295.893    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816  1296.709 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796  1298.505    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124  1298.629 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698  1299.327    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096  1299.423 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142  1301.565    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103  1301.668 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339  1303.007    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982  1303.990 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713  1304.703    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1304.798 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.630  1306.429    Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X9Y13          FDRE                                         r  Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.456  1306.885 r  Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/err_req_reg/Q
                         net (fo=1, routed)           0.322  1307.207    Driver_MIPI0/inst/Data_Read/U0/trig_req
    SLICE_X11Y13         FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_upd_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   1295.000  1295.000 r  
    H4                   IBUF                         0.000  1295.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.181  1296.181    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660  1288.520 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600  1290.120    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1290.211 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.511  1291.723    Driver_MIPI0/inst/Data_Read/U0/in_delay_clk
    SLICE_X11Y13         FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_upd_req_reg/C
                         clock pessimism              0.000  1291.723    
                         clock uncertainty           -0.166  1291.557    
    SLICE_X11Y13         FDRE (Setup_fdre_C_D)       -0.043  1291.514    Driver_MIPI0/inst/Data_Read/U0/clock_upd_req_reg
  -------------------------------------------------------------------
                         required time                       1291.514    
                         arrival time                       -1307.207    
  -------------------------------------------------------------------
                         slack                                -15.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.162ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/inst/Data_Read/U0/clock_upd_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - pclk_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        -4.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.664ns
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_1 rise edge)     0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.562     3.497    Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X9Y13          FDRE                                         r  Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.141     3.638 r  Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/err_req_reg/Q
                         net (fo=1, routed)           0.102     3.740    Driver_MIPI0/inst/Data_Read/U0/trig_req
    SLICE_X11Y13         FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_upd_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.481     0.481    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -2.068 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.523    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.494 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.831    -0.664    Driver_MIPI0/inst/Data_Read/U0/in_delay_clk
    SLICE_X11Y13         FDRE                                         r  Driver_MIPI0/inst/Data_Read/U0/clock_upd_req_reg/C
                         clock pessimism              0.000    -0.664    
                         clock uncertainty            0.166    -0.498    
    SLICE_X11Y13         FDRE (Hold_fdre_C_D)         0.076    -0.422    Driver_MIPI0/inst/Data_Read/U0/clock_upd_req_reg
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           3.740    
  -------------------------------------------------------------------
                         slack                                  4.162    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.390ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.282ns  (required time - arrival time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.764ns  (logic 1.087ns (22.815%)  route 3.677ns (77.185%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.282ns = ( 96.718 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.735ns = ( 86.265 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                   IBUF                         0.000    90.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.253    91.253    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    82.868 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    84.547    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    84.643 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.622    86.265    Driver_IIC0/inst/clk
    SLICE_X25Y7          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDCE (Prop_fdce_C_Q)         0.419    86.684 r  Driver_IIC0/inst/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.714    87.398    Driver_IIC0/inst/scl_cnt[6]
    SLICE_X24Y7          LUT2 (Prop_lut2_I0_O)        0.296    87.694 f  Driver_IIC0/inst/IIC_Busy_INST_0_i_2/O
                         net (fo=2, routed)           0.810    88.504    Driver_IIC0/inst/IIC_Busy_INST_0_i_2_n_0
    SLICE_X25Y6          LUT6 (Prop_lut6_I4_O)        0.124    88.628 r  Driver_IIC0/inst/IIC_Busy_INST_0_i_1/O
                         net (fo=21, routed)          0.947    89.575    Driver_IIC0/inst/IIC_Busy_INST_0_i_1_n_0
    SLICE_X30Y6          LUT5 (Prop_lut5_I4_O)        0.124    89.699 f  Driver_IIC0/inst/IIC_Busy_INST_0/O
                         net (fo=13, routed)          0.630    90.329    Diver_OV5647_Init/inst/IIC_Busy
    SLICE_X30Y3          LUT3 (Prop_lut3_I0_O)        0.124    90.453 r  Diver_OV5647_Init/inst/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.577    91.029    Diver_OV5647_Init/inst/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                   IBUF                         0.000   100.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.181   101.181    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    93.520 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    95.120    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    95.212 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.506    96.718    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[0]/C
                         clock pessimism             -0.652    96.066    
                         clock uncertainty           -0.231    95.835    
    SLICE_X30Y3          FDRE (Setup_fdre_C_R)       -0.524    95.311    Diver_OV5647_Init/inst/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         95.311    
                         arrival time                         -91.029    
  -------------------------------------------------------------------
                         slack                                  4.282    

Slack (MET) :             4.282ns  (required time - arrival time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.764ns  (logic 1.087ns (22.815%)  route 3.677ns (77.185%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.282ns = ( 96.718 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.735ns = ( 86.265 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                   IBUF                         0.000    90.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.253    91.253    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    82.868 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    84.547    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    84.643 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.622    86.265    Driver_IIC0/inst/clk
    SLICE_X25Y7          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDCE (Prop_fdce_C_Q)         0.419    86.684 r  Driver_IIC0/inst/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.714    87.398    Driver_IIC0/inst/scl_cnt[6]
    SLICE_X24Y7          LUT2 (Prop_lut2_I0_O)        0.296    87.694 f  Driver_IIC0/inst/IIC_Busy_INST_0_i_2/O
                         net (fo=2, routed)           0.810    88.504    Driver_IIC0/inst/IIC_Busy_INST_0_i_2_n_0
    SLICE_X25Y6          LUT6 (Prop_lut6_I4_O)        0.124    88.628 r  Driver_IIC0/inst/IIC_Busy_INST_0_i_1/O
                         net (fo=21, routed)          0.947    89.575    Driver_IIC0/inst/IIC_Busy_INST_0_i_1_n_0
    SLICE_X30Y6          LUT5 (Prop_lut5_I4_O)        0.124    89.699 f  Driver_IIC0/inst/IIC_Busy_INST_0/O
                         net (fo=13, routed)          0.630    90.329    Diver_OV5647_Init/inst/IIC_Busy
    SLICE_X30Y3          LUT3 (Prop_lut3_I0_O)        0.124    90.453 r  Diver_OV5647_Init/inst/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.577    91.029    Diver_OV5647_Init/inst/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                   IBUF                         0.000   100.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.181   101.181    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    93.520 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    95.120    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    95.212 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.506    96.718    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[1]/C
                         clock pessimism             -0.652    96.066    
                         clock uncertainty           -0.231    95.835    
    SLICE_X30Y3          FDRE (Setup_fdre_C_R)       -0.524    95.311    Diver_OV5647_Init/inst/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         95.311    
                         arrival time                         -91.029    
  -------------------------------------------------------------------
                         slack                                  4.282    

Slack (MET) :             4.282ns  (required time - arrival time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.764ns  (logic 1.087ns (22.815%)  route 3.677ns (77.185%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.282ns = ( 96.718 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.735ns = ( 86.265 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                   IBUF                         0.000    90.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.253    91.253    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    82.868 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    84.547    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    84.643 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.622    86.265    Driver_IIC0/inst/clk
    SLICE_X25Y7          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDCE (Prop_fdce_C_Q)         0.419    86.684 r  Driver_IIC0/inst/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.714    87.398    Driver_IIC0/inst/scl_cnt[6]
    SLICE_X24Y7          LUT2 (Prop_lut2_I0_O)        0.296    87.694 f  Driver_IIC0/inst/IIC_Busy_INST_0_i_2/O
                         net (fo=2, routed)           0.810    88.504    Driver_IIC0/inst/IIC_Busy_INST_0_i_2_n_0
    SLICE_X25Y6          LUT6 (Prop_lut6_I4_O)        0.124    88.628 r  Driver_IIC0/inst/IIC_Busy_INST_0_i_1/O
                         net (fo=21, routed)          0.947    89.575    Driver_IIC0/inst/IIC_Busy_INST_0_i_1_n_0
    SLICE_X30Y6          LUT5 (Prop_lut5_I4_O)        0.124    89.699 f  Driver_IIC0/inst/IIC_Busy_INST_0/O
                         net (fo=13, routed)          0.630    90.329    Diver_OV5647_Init/inst/IIC_Busy
    SLICE_X30Y3          LUT3 (Prop_lut3_I0_O)        0.124    90.453 r  Diver_OV5647_Init/inst/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.577    91.029    Diver_OV5647_Init/inst/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                   IBUF                         0.000   100.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.181   101.181    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    93.520 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    95.120    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    95.212 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.506    96.718    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[2]/C
                         clock pessimism             -0.652    96.066    
                         clock uncertainty           -0.231    95.835    
    SLICE_X30Y3          FDRE (Setup_fdre_C_R)       -0.524    95.311    Diver_OV5647_Init/inst/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         95.311    
                         arrival time                         -91.029    
  -------------------------------------------------------------------
                         slack                                  4.282    

Slack (MET) :             4.282ns  (required time - arrival time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.764ns  (logic 1.087ns (22.815%)  route 3.677ns (77.185%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.282ns = ( 96.718 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.735ns = ( 86.265 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                   IBUF                         0.000    90.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.253    91.253    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    82.868 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    84.547    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    84.643 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.622    86.265    Driver_IIC0/inst/clk
    SLICE_X25Y7          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDCE (Prop_fdce_C_Q)         0.419    86.684 r  Driver_IIC0/inst/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.714    87.398    Driver_IIC0/inst/scl_cnt[6]
    SLICE_X24Y7          LUT2 (Prop_lut2_I0_O)        0.296    87.694 f  Driver_IIC0/inst/IIC_Busy_INST_0_i_2/O
                         net (fo=2, routed)           0.810    88.504    Driver_IIC0/inst/IIC_Busy_INST_0_i_2_n_0
    SLICE_X25Y6          LUT6 (Prop_lut6_I4_O)        0.124    88.628 r  Driver_IIC0/inst/IIC_Busy_INST_0_i_1/O
                         net (fo=21, routed)          0.947    89.575    Driver_IIC0/inst/IIC_Busy_INST_0_i_1_n_0
    SLICE_X30Y6          LUT5 (Prop_lut5_I4_O)        0.124    89.699 f  Driver_IIC0/inst/IIC_Busy_INST_0/O
                         net (fo=13, routed)          0.630    90.329    Diver_OV5647_Init/inst/IIC_Busy
    SLICE_X30Y3          LUT3 (Prop_lut3_I0_O)        0.124    90.453 r  Diver_OV5647_Init/inst/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.577    91.029    Diver_OV5647_Init/inst/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                   IBUF                         0.000   100.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.181   101.181    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    93.520 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    95.120    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    95.212 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.506    96.718    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[3]/C
                         clock pessimism             -0.652    96.066    
                         clock uncertainty           -0.231    95.835    
    SLICE_X30Y3          FDRE (Setup_fdre_C_R)       -0.524    95.311    Diver_OV5647_Init/inst/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         95.311    
                         arrival time                         -91.029    
  -------------------------------------------------------------------
                         slack                                  4.282    

Slack (MET) :             5.028ns  (required time - arrival time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.374ns  (logic 1.087ns (24.854%)  route 3.287ns (75.146%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.282ns = ( 96.718 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.735ns = ( 86.265 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                   IBUF                         0.000    90.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.253    91.253    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    82.868 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    84.547    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    84.643 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.622    86.265    Driver_IIC0/inst/clk
    SLICE_X25Y7          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDCE (Prop_fdce_C_Q)         0.419    86.684 r  Driver_IIC0/inst/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.714    87.398    Driver_IIC0/inst/scl_cnt[6]
    SLICE_X24Y7          LUT2 (Prop_lut2_I0_O)        0.296    87.694 f  Driver_IIC0/inst/IIC_Busy_INST_0_i_2/O
                         net (fo=2, routed)           0.810    88.504    Driver_IIC0/inst/IIC_Busy_INST_0_i_2_n_0
    SLICE_X25Y6          LUT6 (Prop_lut6_I4_O)        0.124    88.628 r  Driver_IIC0/inst/IIC_Busy_INST_0_i_1/O
                         net (fo=21, routed)          0.947    89.575    Driver_IIC0/inst/IIC_Busy_INST_0_i_1_n_0
    SLICE_X30Y6          LUT5 (Prop_lut5_I4_O)        0.124    89.699 f  Driver_IIC0/inst/IIC_Busy_INST_0/O
                         net (fo=13, routed)          0.626    90.325    Diver_OV5647_Init/inst/IIC_Busy
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    90.449 r  Diver_OV5647_Init/inst/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.190    90.639    Diver_OV5647_Init/inst/Req_Cnt
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                   IBUF                         0.000   100.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.181   101.181    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    93.520 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    95.120    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    95.212 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.506    96.718    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[0]/C
                         clock pessimism             -0.652    96.066    
                         clock uncertainty           -0.231    95.835    
    SLICE_X30Y3          FDRE (Setup_fdre_C_CE)      -0.169    95.666    Diver_OV5647_Init/inst/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         95.666    
                         arrival time                         -90.639    
  -------------------------------------------------------------------
                         slack                                  5.028    

Slack (MET) :             5.028ns  (required time - arrival time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.374ns  (logic 1.087ns (24.854%)  route 3.287ns (75.146%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.282ns = ( 96.718 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.735ns = ( 86.265 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                   IBUF                         0.000    90.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.253    91.253    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    82.868 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    84.547    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    84.643 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.622    86.265    Driver_IIC0/inst/clk
    SLICE_X25Y7          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDCE (Prop_fdce_C_Q)         0.419    86.684 r  Driver_IIC0/inst/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.714    87.398    Driver_IIC0/inst/scl_cnt[6]
    SLICE_X24Y7          LUT2 (Prop_lut2_I0_O)        0.296    87.694 f  Driver_IIC0/inst/IIC_Busy_INST_0_i_2/O
                         net (fo=2, routed)           0.810    88.504    Driver_IIC0/inst/IIC_Busy_INST_0_i_2_n_0
    SLICE_X25Y6          LUT6 (Prop_lut6_I4_O)        0.124    88.628 r  Driver_IIC0/inst/IIC_Busy_INST_0_i_1/O
                         net (fo=21, routed)          0.947    89.575    Driver_IIC0/inst/IIC_Busy_INST_0_i_1_n_0
    SLICE_X30Y6          LUT5 (Prop_lut5_I4_O)        0.124    89.699 f  Driver_IIC0/inst/IIC_Busy_INST_0/O
                         net (fo=13, routed)          0.626    90.325    Diver_OV5647_Init/inst/IIC_Busy
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    90.449 r  Diver_OV5647_Init/inst/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.190    90.639    Diver_OV5647_Init/inst/Req_Cnt
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                   IBUF                         0.000   100.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.181   101.181    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    93.520 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    95.120    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    95.212 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.506    96.718    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[1]/C
                         clock pessimism             -0.652    96.066    
                         clock uncertainty           -0.231    95.835    
    SLICE_X30Y3          FDRE (Setup_fdre_C_CE)      -0.169    95.666    Diver_OV5647_Init/inst/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         95.666    
                         arrival time                         -90.639    
  -------------------------------------------------------------------
                         slack                                  5.028    

Slack (MET) :             5.028ns  (required time - arrival time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.374ns  (logic 1.087ns (24.854%)  route 3.287ns (75.146%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.282ns = ( 96.718 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.735ns = ( 86.265 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                   IBUF                         0.000    90.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.253    91.253    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    82.868 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    84.547    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    84.643 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.622    86.265    Driver_IIC0/inst/clk
    SLICE_X25Y7          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDCE (Prop_fdce_C_Q)         0.419    86.684 r  Driver_IIC0/inst/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.714    87.398    Driver_IIC0/inst/scl_cnt[6]
    SLICE_X24Y7          LUT2 (Prop_lut2_I0_O)        0.296    87.694 f  Driver_IIC0/inst/IIC_Busy_INST_0_i_2/O
                         net (fo=2, routed)           0.810    88.504    Driver_IIC0/inst/IIC_Busy_INST_0_i_2_n_0
    SLICE_X25Y6          LUT6 (Prop_lut6_I4_O)        0.124    88.628 r  Driver_IIC0/inst/IIC_Busy_INST_0_i_1/O
                         net (fo=21, routed)          0.947    89.575    Driver_IIC0/inst/IIC_Busy_INST_0_i_1_n_0
    SLICE_X30Y6          LUT5 (Prop_lut5_I4_O)        0.124    89.699 f  Driver_IIC0/inst/IIC_Busy_INST_0/O
                         net (fo=13, routed)          0.626    90.325    Diver_OV5647_Init/inst/IIC_Busy
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    90.449 r  Diver_OV5647_Init/inst/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.190    90.639    Diver_OV5647_Init/inst/Req_Cnt
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                   IBUF                         0.000   100.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.181   101.181    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    93.520 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    95.120    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    95.212 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.506    96.718    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[2]/C
                         clock pessimism             -0.652    96.066    
                         clock uncertainty           -0.231    95.835    
    SLICE_X30Y3          FDRE (Setup_fdre_C_CE)      -0.169    95.666    Diver_OV5647_Init/inst/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         95.666    
                         arrival time                         -90.639    
  -------------------------------------------------------------------
                         slack                                  5.028    

Slack (MET) :             5.028ns  (required time - arrival time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.374ns  (logic 1.087ns (24.854%)  route 3.287ns (75.146%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.282ns = ( 96.718 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.735ns = ( 86.265 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                   IBUF                         0.000    90.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.253    91.253    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    82.868 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    84.547    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    84.643 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.622    86.265    Driver_IIC0/inst/clk
    SLICE_X25Y7          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDCE (Prop_fdce_C_Q)         0.419    86.684 r  Driver_IIC0/inst/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.714    87.398    Driver_IIC0/inst/scl_cnt[6]
    SLICE_X24Y7          LUT2 (Prop_lut2_I0_O)        0.296    87.694 f  Driver_IIC0/inst/IIC_Busy_INST_0_i_2/O
                         net (fo=2, routed)           0.810    88.504    Driver_IIC0/inst/IIC_Busy_INST_0_i_2_n_0
    SLICE_X25Y6          LUT6 (Prop_lut6_I4_O)        0.124    88.628 r  Driver_IIC0/inst/IIC_Busy_INST_0_i_1/O
                         net (fo=21, routed)          0.947    89.575    Driver_IIC0/inst/IIC_Busy_INST_0_i_1_n_0
    SLICE_X30Y6          LUT5 (Prop_lut5_I4_O)        0.124    89.699 f  Driver_IIC0/inst/IIC_Busy_INST_0/O
                         net (fo=13, routed)          0.626    90.325    Diver_OV5647_Init/inst/IIC_Busy
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    90.449 r  Diver_OV5647_Init/inst/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.190    90.639    Diver_OV5647_Init/inst/Req_Cnt
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                   IBUF                         0.000   100.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.181   101.181    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    93.520 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    95.120    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    95.212 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.506    96.718    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[3]/C
                         clock pessimism             -0.652    96.066    
                         clock uncertainty           -0.231    95.835    
    SLICE_X30Y3          FDRE (Setup_fdre_C_CE)      -0.169    95.666    Diver_OV5647_Init/inst/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         95.666    
                         arrival time                         -90.639    
  -------------------------------------------------------------------
                         slack                                  5.028    

Slack (MET) :             5.237ns  (required time - arrival time)
  Source:                 Driver_IIC0/inst/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/inst/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.359ns  (logic 1.087ns (24.937%)  route 3.272ns (75.063%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.285ns = ( 96.715 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.735ns = ( 86.265 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                   IBUF                         0.000    90.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.253    91.253    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    82.868 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    84.547    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    84.643 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          1.622    86.265    Driver_IIC0/inst/clk
    SLICE_X25Y7          FDCE                                         r  Driver_IIC0/inst/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDCE (Prop_fdce_C_Q)         0.419    86.684 r  Driver_IIC0/inst/scl_cnt_reg[6]/Q
                         net (fo=8, routed)           0.714    87.398    Driver_IIC0/inst/scl_cnt[6]
    SLICE_X24Y7          LUT2 (Prop_lut2_I0_O)        0.296    87.694 f  Driver_IIC0/inst/IIC_Busy_INST_0_i_2/O
                         net (fo=2, routed)           0.810    88.504    Driver_IIC0/inst/IIC_Busy_INST_0_i_2_n_0
    SLICE_X25Y6          LUT6 (Prop_lut6_I4_O)        0.124    88.628 r  Driver_IIC0/inst/IIC_Busy_INST_0_i_1/O
                         net (fo=21, routed)          0.947    89.575    Driver_IIC0/inst/IIC_Busy_INST_0_i_1_n_0
    SLICE_X30Y6          LUT5 (Prop_lut5_I4_O)        0.124    89.699 f  Driver_IIC0/inst/IIC_Busy_INST_0/O
                         net (fo=13, routed)          0.801    90.500    Diver_OV5647_Init/inst/IIC_Busy
    SLICE_X29Y3          LUT6 (Prop_lut6_I4_O)        0.124    90.624 r  Diver_OV5647_Init/inst/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000    90.624    Diver_OV5647_Init/inst/Write_Flag_i_1_n_0
    SLICE_X29Y3          FDRE                                         r  Diver_OV5647_Init/inst/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                   IBUF                         0.000   100.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          1.181   101.181    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.660    93.520 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.600    95.120    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    95.212 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.503    96.715    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X29Y3          FDRE                                         r  Diver_OV5647_Init/inst/Write_Flag_reg/C
                         clock pessimism             -0.652    96.063    
                         clock uncertainty           -0.231    95.832    
    SLICE_X29Y3          FDRE (Setup_fdre_C_D)        0.029    95.861    Diver_OV5647_Init/inst/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         95.861    
                         arrival time                         -90.624    
  -------------------------------------------------------------------
                         slack                                  5.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 Driver_IIC0/inst/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/inst/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.254ns (24.698%)  route 0.774ns (75.302%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.440     0.440    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.799 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.299    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.566    -0.708    Driver_IIC0/inst/clk
    SLICE_X28Y5          FDCE                                         r  Driver_IIC0/inst/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.544 f  Driver_IIC0/inst/FSM_sequential_c_state_reg[3]/Q
                         net (fo=10, routed)          0.442    -0.102    Driver_IIC0/inst/c_state[3]
    SLICE_X30Y6          LUT5 (Prop_lut5_I3_O)        0.045    -0.057 f  Driver_IIC0/inst/IIC_Busy_INST_0/O
                         net (fo=13, routed)          0.332     0.276    Diver_OV5647_Init/inst/IIC_Busy
    SLICE_X29Y3          LUT6 (Prop_lut6_I4_O)        0.045     0.321 r  Diver_OV5647_Init/inst/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000     0.321    Diver_OV5647_Init/inst/Write_Flag_i_1_n_0
    SLICE_X29Y3          FDRE                                         r  Diver_OV5647_Init/inst/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.481     0.481    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -2.068 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.523    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.494 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.835    -0.660    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X29Y3          FDRE                                         r  Diver_OV5647_Init/inst/Write_Flag_reg/C
                         clock pessimism              0.269    -0.391    
                         clock uncertainty            0.231    -0.161    
    SLICE_X29Y3          FDRE (Hold_fdre_C_D)         0.091    -0.070    Diver_OV5647_Init/inst/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 Driver_IIC0/inst/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.254ns (25.149%)  route 0.756ns (74.851%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.440     0.440    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.799 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.299    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.566    -0.708    Driver_IIC0/inst/clk
    SLICE_X28Y5          FDCE                                         r  Driver_IIC0/inst/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.544 f  Driver_IIC0/inst/FSM_sequential_c_state_reg[3]/Q
                         net (fo=10, routed)          0.442    -0.102    Driver_IIC0/inst/c_state[3]
    SLICE_X30Y6          LUT5 (Prop_lut5_I3_O)        0.045    -0.057 f  Driver_IIC0/inst/IIC_Busy_INST_0/O
                         net (fo=13, routed)          0.258     0.201    Diver_OV5647_Init/inst/IIC_Busy
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.045     0.246 r  Diver_OV5647_Init/inst/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.056     0.302    Diver_OV5647_Init/inst/Req_Cnt
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.481     0.481    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -2.068 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.523    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.494 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.835    -0.660    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[0]/C
                         clock pessimism              0.269    -0.391    
                         clock uncertainty            0.231    -0.161    
    SLICE_X30Y3          FDRE (Hold_fdre_C_CE)       -0.016    -0.177    Diver_OV5647_Init/inst/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 Driver_IIC0/inst/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.254ns (25.149%)  route 0.756ns (74.851%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.440     0.440    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.799 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.299    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.566    -0.708    Driver_IIC0/inst/clk
    SLICE_X28Y5          FDCE                                         r  Driver_IIC0/inst/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.544 f  Driver_IIC0/inst/FSM_sequential_c_state_reg[3]/Q
                         net (fo=10, routed)          0.442    -0.102    Driver_IIC0/inst/c_state[3]
    SLICE_X30Y6          LUT5 (Prop_lut5_I3_O)        0.045    -0.057 f  Driver_IIC0/inst/IIC_Busy_INST_0/O
                         net (fo=13, routed)          0.258     0.201    Diver_OV5647_Init/inst/IIC_Busy
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.045     0.246 r  Diver_OV5647_Init/inst/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.056     0.302    Diver_OV5647_Init/inst/Req_Cnt
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.481     0.481    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -2.068 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.523    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.494 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.835    -0.660    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[1]/C
                         clock pessimism              0.269    -0.391    
                         clock uncertainty            0.231    -0.161    
    SLICE_X30Y3          FDRE (Hold_fdre_C_CE)       -0.016    -0.177    Diver_OV5647_Init/inst/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 Driver_IIC0/inst/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.254ns (25.149%)  route 0.756ns (74.851%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.440     0.440    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.799 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.299    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.566    -0.708    Driver_IIC0/inst/clk
    SLICE_X28Y5          FDCE                                         r  Driver_IIC0/inst/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.544 f  Driver_IIC0/inst/FSM_sequential_c_state_reg[3]/Q
                         net (fo=10, routed)          0.442    -0.102    Driver_IIC0/inst/c_state[3]
    SLICE_X30Y6          LUT5 (Prop_lut5_I3_O)        0.045    -0.057 f  Driver_IIC0/inst/IIC_Busy_INST_0/O
                         net (fo=13, routed)          0.258     0.201    Diver_OV5647_Init/inst/IIC_Busy
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.045     0.246 r  Diver_OV5647_Init/inst/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.056     0.302    Diver_OV5647_Init/inst/Req_Cnt
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.481     0.481    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -2.068 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.523    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.494 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.835    -0.660    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[2]/C
                         clock pessimism              0.269    -0.391    
                         clock uncertainty            0.231    -0.161    
    SLICE_X30Y3          FDRE (Hold_fdre_C_CE)       -0.016    -0.177    Diver_OV5647_Init/inst/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 Driver_IIC0/inst/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.254ns (25.149%)  route 0.756ns (74.851%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.440     0.440    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.799 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.299    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.566    -0.708    Driver_IIC0/inst/clk
    SLICE_X28Y5          FDCE                                         r  Driver_IIC0/inst/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.544 f  Driver_IIC0/inst/FSM_sequential_c_state_reg[3]/Q
                         net (fo=10, routed)          0.442    -0.102    Driver_IIC0/inst/c_state[3]
    SLICE_X30Y6          LUT5 (Prop_lut5_I3_O)        0.045    -0.057 f  Driver_IIC0/inst/IIC_Busy_INST_0/O
                         net (fo=13, routed)          0.258     0.201    Diver_OV5647_Init/inst/IIC_Busy
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.045     0.246 r  Diver_OV5647_Init/inst/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.056     0.302    Diver_OV5647_Init/inst/Req_Cnt
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.481     0.481    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -2.068 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.523    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.494 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.835    -0.660    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[3]/C
                         clock pessimism              0.269    -0.391    
                         clock uncertainty            0.231    -0.161    
    SLICE_X30Y3          FDRE (Hold_fdre_C_CE)       -0.016    -0.177    Diver_OV5647_Init/inst/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 Driver_IIC0/inst/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.254ns (22.582%)  route 0.871ns (77.418%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.440     0.440    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.799 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.299    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.566    -0.708    Driver_IIC0/inst/clk
    SLICE_X28Y5          FDCE                                         r  Driver_IIC0/inst/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.544 f  Driver_IIC0/inst/FSM_sequential_c_state_reg[3]/Q
                         net (fo=10, routed)          0.442    -0.102    Driver_IIC0/inst/c_state[3]
    SLICE_X30Y6          LUT5 (Prop_lut5_I3_O)        0.045    -0.057 f  Driver_IIC0/inst/IIC_Busy_INST_0/O
                         net (fo=13, routed)          0.249     0.192    Diver_OV5647_Init/inst/IIC_Busy
    SLICE_X30Y3          LUT3 (Prop_lut3_I0_O)        0.045     0.237 r  Diver_OV5647_Init/inst/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.180     0.417    Diver_OV5647_Init/inst/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.481     0.481    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -2.068 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.523    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.494 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.835    -0.660    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[0]/C
                         clock pessimism              0.269    -0.391    
                         clock uncertainty            0.231    -0.161    
    SLICE_X30Y3          FDRE (Hold_fdre_C_R)         0.009    -0.152    Diver_OV5647_Init/inst/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 Driver_IIC0/inst/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.254ns (22.582%)  route 0.871ns (77.418%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.440     0.440    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.799 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.299    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.566    -0.708    Driver_IIC0/inst/clk
    SLICE_X28Y5          FDCE                                         r  Driver_IIC0/inst/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.544 f  Driver_IIC0/inst/FSM_sequential_c_state_reg[3]/Q
                         net (fo=10, routed)          0.442    -0.102    Driver_IIC0/inst/c_state[3]
    SLICE_X30Y6          LUT5 (Prop_lut5_I3_O)        0.045    -0.057 f  Driver_IIC0/inst/IIC_Busy_INST_0/O
                         net (fo=13, routed)          0.249     0.192    Diver_OV5647_Init/inst/IIC_Busy
    SLICE_X30Y3          LUT3 (Prop_lut3_I0_O)        0.045     0.237 r  Diver_OV5647_Init/inst/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.180     0.417    Diver_OV5647_Init/inst/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.481     0.481    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -2.068 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.523    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.494 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.835    -0.660    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[1]/C
                         clock pessimism              0.269    -0.391    
                         clock uncertainty            0.231    -0.161    
    SLICE_X30Y3          FDRE (Hold_fdre_C_R)         0.009    -0.152    Diver_OV5647_Init/inst/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 Driver_IIC0/inst/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.254ns (22.582%)  route 0.871ns (77.418%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.440     0.440    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.799 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.299    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.566    -0.708    Driver_IIC0/inst/clk
    SLICE_X28Y5          FDCE                                         r  Driver_IIC0/inst/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.544 f  Driver_IIC0/inst/FSM_sequential_c_state_reg[3]/Q
                         net (fo=10, routed)          0.442    -0.102    Driver_IIC0/inst/c_state[3]
    SLICE_X30Y6          LUT5 (Prop_lut5_I3_O)        0.045    -0.057 f  Driver_IIC0/inst/IIC_Busy_INST_0/O
                         net (fo=13, routed)          0.249     0.192    Diver_OV5647_Init/inst/IIC_Busy
    SLICE_X30Y3          LUT3 (Prop_lut3_I0_O)        0.045     0.237 r  Diver_OV5647_Init/inst/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.180     0.417    Diver_OV5647_Init/inst/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.481     0.481    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -2.068 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.523    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.494 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.835    -0.660    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[2]/C
                         clock pessimism              0.269    -0.391    
                         clock uncertainty            0.231    -0.161    
    SLICE_X30Y3          FDRE (Hold_fdre_C_R)         0.009    -0.152    Diver_OV5647_Init/inst/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 Driver_IIC0/inst/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/inst/Req_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.254ns (22.582%)  route 0.871ns (77.418%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.440     0.440    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.799 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.299    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  clk_10/inst/clkout1_buf/O
                         net (fo=23, routed)          0.566    -0.708    Driver_IIC0/inst/clk
    SLICE_X28Y5          FDCE                                         r  Driver_IIC0/inst/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.544 f  Driver_IIC0/inst/FSM_sequential_c_state_reg[3]/Q
                         net (fo=10, routed)          0.442    -0.102    Driver_IIC0/inst/c_state[3]
    SLICE_X30Y6          LUT5 (Prop_lut5_I3_O)        0.045    -0.057 f  Driver_IIC0/inst/IIC_Busy_INST_0/O
                         net (fo=13, routed)          0.249     0.192    Diver_OV5647_Init/inst/IIC_Busy
    SLICE_X30Y3          LUT3 (Prop_lut3_I0_O)        0.045     0.237 r  Diver_OV5647_Init/inst/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.180     0.417    Diver_OV5647_Init/inst/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=67, routed)          0.481     0.481    clk_10/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.549    -2.068 r  clk_10/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.523    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.494 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.835    -0.660    Diver_OV5647_Init/inst/clk_10MHz
    SLICE_X30Y3          FDRE                                         r  Diver_OV5647_Init/inst/Req_Cnt_reg[3]/C
                         clock pessimism              0.269    -0.391    
                         clock uncertainty            0.231    -0.161    
    SLICE_X30Y3          FDRE (Hold_fdre_C_R)         0.009    -0.152    Diver_OV5647_Init/inst/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.568    





---------------------------------------------------------------------------------------------------
From Clock:  pclk_1
  To Clock:  pclk

Setup :           39  Failing Endpoints,  Worst Slack      -12.856ns,  Total Violation     -435.984ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.856ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.040ns  (pclk rise@11407.396ns - pclk_1 rise@11407.356ns)
  Data Path Delay:        3.063ns  (logic 0.828ns (27.031%)  route 2.235ns (72.969%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -9.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 11408.965 - 11407.396 ) 
    Source Clock Delay      (SCD):    11.494ns = ( 11418.851 - 11407.356 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_1 rise edge) 11407.356 11407.356 r  
    G11                                               0.000 11407.356 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000 11407.356    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901 11408.258 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000 11408.258    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816 11409.074 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796 11410.870    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124 11410.994 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698 11411.692    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096 11411.788 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142 11413.931    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103 11414.033 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339 11415.372    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982 11416.354 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713 11417.067    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 11417.163 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.687 11418.851    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/CLK
    SLICE_X36Y21         FDRE                                         r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDRE (Prop_fdre_C_Q)         0.456 11419.307 r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_r_reg[5]/Q
                         net (fo=7, routed)           0.596 11419.902    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[3]
    SLICE_X39Y22         LUT3 (Prop_lut3_I1_O)        0.124 11420.026 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.809 11420.835    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I5_O)        0.124 11420.959 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.830 11421.789    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I0_O)        0.124 11421.913 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000 11421.913    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1_n_0
    SLICE_X39Y21         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)   11407.396 11407.396 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 11407.396 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.568 11408.965    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y21         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.096 11409.061    
                         clock uncertainty           -0.035 11409.025    
    SLICE_X39Y21         FDRE (Setup_fdre_C_D)        0.032 11409.058    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                      11409.058    
                         arrival time                       -11421.913    
  -------------------------------------------------------------------
                         slack                                -12.856    

Slack (VIOLATED) :        -12.767ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_b_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.040ns  (pclk rise@11407.396ns - pclk_1 rise@11407.356ns)
  Data Path Delay:        2.975ns  (logic 0.890ns (29.920%)  route 2.085ns (70.080%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -9.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 11408.962 - 11407.396 ) 
    Source Clock Delay      (SCD):    11.488ns = ( 11418.844 - 11407.356 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_1 rise edge) 11407.356 11407.356 r  
    G11                                               0.000 11407.356 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000 11407.356    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901 11408.258 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000 11408.258    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816 11409.074 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796 11410.870    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124 11410.994 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698 11411.692    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096 11411.788 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142 11413.931    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103 11414.033 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339 11415.372    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982 11416.354 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713 11417.067    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 11417.163 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.681 11418.845    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/CLK
    SLICE_X34Y22         FDRE                                         r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_b_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.518 11419.362 r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_b_reg[5]/Q
                         net (fo=7, routed)           0.466 11419.828    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[3]
    SLICE_X33Y22         LUT3 (Prop_lut3_I1_O)        0.124 11419.952 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.652 11420.604    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I5_O)        0.124 11420.729 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.967 11421.695    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.124 11421.819 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000 11421.819    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[3]
    SLICE_X35Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)   11407.396 11407.396 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 11407.396 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.565 11408.962    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.094 11409.056    
                         clock uncertainty           -0.035 11409.021    
    SLICE_X35Y22         FDRE (Setup_fdre_C_D)        0.031 11409.052    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                      11409.052    
                         arrival time                       -11421.818    
  -------------------------------------------------------------------
                         slack                                -12.767    

Slack (VIOLATED) :        -12.633ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.040ns  (pclk rise@11407.396ns - pclk_1 rise@11407.356ns)
  Data Path Delay:        2.837ns  (logic 0.828ns (29.182%)  route 2.009ns (70.818%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -9.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 11408.963 - 11407.396 ) 
    Source Clock Delay      (SCD):    11.494ns = ( 11418.851 - 11407.356 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_1 rise edge) 11407.356 11407.356 r  
    G11                                               0.000 11407.356 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000 11407.356    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901 11408.258 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000 11408.258    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816 11409.074 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796 11410.870    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124 11410.994 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698 11411.692    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096 11411.788 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142 11413.931    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103 11414.033 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339 11415.372    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982 11416.354 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713 11417.067    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 11417.163 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.687 11418.851    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/CLK
    SLICE_X36Y21         FDRE                                         r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDRE (Prop_fdre_C_Q)         0.456 11419.307 r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_r_reg[5]/Q
                         net (fo=7, routed)           0.596 11419.902    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[3]
    SLICE_X39Y22         LUT3 (Prop_lut3_I1_O)        0.124 11420.026 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.809 11420.835    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I5_O)        0.124 11420.959 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.604 11421.563    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.124 11421.688 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000 11421.688    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1_n_0
    SLICE_X39Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)   11407.396 11407.396 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 11407.396 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.566 11408.963    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.096 11409.059    
                         clock uncertainty           -0.035 11409.023    
    SLICE_X39Y22         FDRE (Setup_fdre_C_D)        0.031 11409.055    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                      11409.055    
                         arrival time                       -11421.688    
  -------------------------------------------------------------------
                         slack                                -12.633    

Slack (VIOLATED) :        -12.343ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.040ns  (pclk rise@11407.396ns - pclk_1 rise@11407.356ns)
  Data Path Delay:        2.547ns  (logic 0.828ns (32.507%)  route 1.719ns (67.493%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -9.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 11408.963 - 11407.396 ) 
    Source Clock Delay      (SCD):    11.494ns = ( 11418.851 - 11407.356 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_1 rise edge) 11407.356 11407.356 r  
    G11                                               0.000 11407.356 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000 11407.356    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901 11408.258 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000 11408.258    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816 11409.074 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796 11410.870    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124 11410.994 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698 11411.692    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096 11411.788 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142 11413.931    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103 11414.033 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339 11415.372    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982 11416.354 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713 11417.067    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 11417.163 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.687 11418.851    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/CLK
    SLICE_X36Y21         FDRE                                         r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDRE (Prop_fdre_C_Q)         0.456 11419.307 r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_r_reg[5]/Q
                         net (fo=7, routed)           0.596 11419.902    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[3]
    SLICE_X39Y22         LUT3 (Prop_lut3_I1_O)        0.124 11420.026 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.809 11420.835    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I5_O)        0.124 11420.959 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.314 11421.273    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I0_O)        0.124 11421.397 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000 11421.397    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1_n_0
    SLICE_X37Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)   11407.396 11407.396 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 11407.396 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.566 11408.963    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.096 11409.059    
                         clock uncertainty           -0.035 11409.023    
    SLICE_X37Y22         FDRE (Setup_fdre_C_D)        0.031 11409.055    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                      11409.055    
                         arrival time                       -11421.397    
  -------------------------------------------------------------------
                         slack                                -12.343    

Slack (VIOLATED) :        -12.265ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_b_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.040ns  (pclk rise@11407.396ns - pclk_1 rise@11407.356ns)
  Data Path Delay:        2.471ns  (logic 0.890ns (36.022%)  route 1.581ns (63.978%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -9.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 11408.962 - 11407.396 ) 
    Source Clock Delay      (SCD):    11.488ns = ( 11418.844 - 11407.356 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_1 rise edge) 11407.356 11407.356 r  
    G11                                               0.000 11407.356 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000 11407.356    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901 11408.258 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000 11408.258    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816 11409.074 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796 11410.870    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124 11410.994 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698 11411.692    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096 11411.788 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142 11413.931    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103 11414.033 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339 11415.372    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982 11416.354 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713 11417.067    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 11417.163 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.681 11418.845    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/CLK
    SLICE_X34Y22         FDRE                                         r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_b_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.518 11419.362 r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_b_reg[5]/Q
                         net (fo=7, routed)           0.466 11419.828    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[3]
    SLICE_X33Y22         LUT3 (Prop_lut3_I1_O)        0.124 11419.952 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.652 11420.604    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I5_O)        0.124 11420.729 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.463 11421.191    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.124 11421.315 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000 11421.315    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[2]
    SLICE_X33Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)   11407.396 11407.396 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 11407.396 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.565 11408.962    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X33Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.094 11409.056    
                         clock uncertainty           -0.035 11409.021    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.029 11409.050    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                      11409.050    
                         arrival time                       -11421.314    
  -------------------------------------------------------------------
                         slack                                -12.265    

Slack (VIOLATED) :        -12.217ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.040ns  (pclk rise@11407.396ns - pclk_1 rise@11407.356ns)
  Data Path Delay:        2.424ns  (logic 0.766ns (31.596%)  route 1.658ns (68.404%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -9.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 11408.962 - 11407.396 ) 
    Source Clock Delay      (SCD):    11.490ns = ( 11418.846 - 11407.356 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_1 rise edge) 11407.356 11407.356 r  
    G11                                               0.000 11407.356 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000 11407.356    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901 11408.258 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000 11408.258    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816 11409.074 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796 11410.870    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124 11410.994 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698 11411.692    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096 11411.788 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142 11413.931    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103 11414.033 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339 11415.372    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982 11416.354 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713 11417.067    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 11417.163 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.683 11418.847    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/CLK
    SLICE_X38Y23         FDRE                                         r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.518 11419.364 r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[2]/Q
                         net (fo=5, routed)           0.693 11420.058    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[0]
    SLICE_X38Y23         LUT5 (Prop_lut5_I0_O)        0.124 11420.182 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.965 11421.146    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X37Y23         LUT6 (Prop_lut6_I1_O)        0.124 11421.271 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000 11421.271    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1_n_0
    SLICE_X37Y23         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)   11407.396 11407.396 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 11407.396 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.565 11408.962    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y23         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.096 11409.058    
                         clock uncertainty           -0.035 11409.022    
    SLICE_X37Y23         FDRE (Setup_fdre_C_D)        0.031 11409.054    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                      11409.054    
                         arrival time                       -11421.271    
  -------------------------------------------------------------------
                         slack                                -12.217    

Slack (VIOLATED) :        -12.200ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.040ns  (pclk rise@11407.396ns - pclk_1 rise@11407.356ns)
  Data Path Delay:        2.407ns  (logic 0.828ns (34.402%)  route 1.579ns (65.598%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -9.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 11408.962 - 11407.396 ) 
    Source Clock Delay      (SCD):    11.490ns = ( 11418.846 - 11407.356 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_1 rise edge) 11407.356 11407.356 r  
    G11                                               0.000 11407.356 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000 11407.356    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901 11408.258 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000 11408.258    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816 11409.074 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796 11410.870    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124 11410.994 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698 11411.692    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096 11411.788 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142 11413.931    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103 11414.033 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339 11415.372    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982 11416.354 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713 11417.067    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 11417.163 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.683 11418.847    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/CLK
    SLICE_X36Y23         FDRE                                         r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.456 11419.303 r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[4]/Q
                         net (fo=7, routed)           0.608 11419.911    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[2]
    SLICE_X39Y23         LUT3 (Prop_lut3_I2_O)        0.124 11420.035 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.408 11420.443    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X37Y23         LUT6 (Prop_lut6_I5_O)        0.124 11420.567 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.563 11421.130    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.124 11421.254 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000 11421.254    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1_n_0
    SLICE_X39Y23         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)   11407.396 11407.396 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 11407.396 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.565 11408.962    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y23         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.096 11409.058    
                         clock uncertainty           -0.035 11409.022    
    SLICE_X39Y23         FDRE (Setup_fdre_C_D)        0.031 11409.054    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                      11409.054    
                         arrival time                       -11421.253    
  -------------------------------------------------------------------
                         slack                                -12.200    

Slack (VIOLATED) :        -12.128ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_b_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.040ns  (pclk rise@11407.396ns - pclk_1 rise@11407.356ns)
  Data Path Delay:        2.333ns  (logic 0.890ns (38.156%)  route 1.443ns (61.844%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -9.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 11408.961 - 11407.396 ) 
    Source Clock Delay      (SCD):    11.488ns = ( 11418.844 - 11407.356 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_1 rise edge) 11407.356 11407.356 r  
    G11                                               0.000 11407.356 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000 11407.356    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901 11408.258 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000 11408.258    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816 11409.074 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796 11410.870    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124 11410.994 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698 11411.692    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096 11411.788 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142 11413.931    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103 11414.033 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339 11415.372    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982 11416.354 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713 11417.067    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 11417.163 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.681 11418.845    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/CLK
    SLICE_X34Y22         FDRE                                         r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_b_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.518 11419.362 r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_b_reg[5]/Q
                         net (fo=7, routed)           0.466 11419.828    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[3]
    SLICE_X33Y22         LUT3 (Prop_lut3_I1_O)        0.124 11419.952 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.652 11420.604    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I5_O)        0.124 11420.729 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.325 11421.054    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X35Y23         LUT3 (Prop_lut3_I0_O)        0.124 11421.178 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000 11421.178    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[1]
    SLICE_X35Y23         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)   11407.396 11407.396 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 11407.396 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.564 11408.961    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y23         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.094 11409.055    
                         clock uncertainty           -0.035 11409.020    
    SLICE_X35Y23         FDRE (Setup_fdre_C_D)        0.029 11409.049    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                      11409.048    
                         arrival time                       -11421.177    
  -------------------------------------------------------------------
                         slack                                -12.128    

Slack (VIOLATED) :        -11.996ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.040ns  (pclk rise@11407.396ns - pclk_1 rise@11407.356ns)
  Data Path Delay:        2.184ns  (logic 0.828ns (37.913%)  route 1.356ns (62.087%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -9.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 11408.959 - 11407.396 ) 
    Source Clock Delay      (SCD):    11.490ns = ( 11418.846 - 11407.356 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_1 rise edge) 11407.356 11407.356 r  
    G11                                               0.000 11407.356 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000 11407.356    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901 11408.258 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000 11408.258    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816 11409.074 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796 11410.870    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124 11410.994 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698 11411.692    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096 11411.788 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142 11413.931    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103 11414.033 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339 11415.372    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982 11416.354 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713 11417.067    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 11417.163 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.683 11418.847    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/CLK
    SLICE_X36Y23         FDRE                                         r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.456 11419.303 r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[4]/Q
                         net (fo=7, routed)           0.608 11419.911    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[2]
    SLICE_X39Y23         LUT3 (Prop_lut3_I2_O)        0.124 11420.035 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.408 11420.443    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X37Y23         LUT6 (Prop_lut6_I5_O)        0.124 11420.567 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.340 11420.907    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.124 11421.031 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000 11421.031    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1_n_0
    SLICE_X35Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)   11407.396 11407.396 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 11407.396 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.562 11408.959    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.080 11409.039    
                         clock uncertainty           -0.035 11409.004    
    SLICE_X35Y24         FDRE (Setup_fdre_C_D)        0.031 11409.035    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                      11409.034    
                         arrival time                       -11421.029    
  -------------------------------------------------------------------
                         slack                                -11.996    

Slack (VIOLATED) :        -11.954ns  (required time - arrival time)
  Source:                 Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.040ns  (pclk rise@11407.396ns - pclk_1 rise@11407.356ns)
  Data Path Delay:        2.159ns  (logic 0.704ns (32.603%)  route 1.455ns (67.396%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -9.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 11408.963 - 11407.396 ) 
    Source Clock Delay      (SCD):    11.494ns = ( 11418.851 - 11407.356 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_1 rise edge) 11407.356 11407.356 r  
    G11                                               0.000 11407.356 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000 11407.356    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901 11408.258 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000 11408.258    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816 11409.074 f  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796 11410.870    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124 11410.994 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698 11411.692    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096 11411.788 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142 11413.931    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103 11414.033 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339 11415.372    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982 11416.354 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713 11417.067    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 11417.163 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.687 11418.851    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/CLK
    SLICE_X36Y21         FDRE                                         r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDRE (Prop_fdre_C_Q)         0.456 11419.307 r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_r_reg[5]/Q
                         net (fo=7, routed)           0.596 11419.902    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[3]
    SLICE_X39Y22         LUT3 (Prop_lut3_I1_O)        0.124 11420.026 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.859 11420.886    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I2_O)        0.124 11421.010 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_1/O
                         net (fo=1, routed)           0.000 11421.010    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_1_n_0
    SLICE_X39Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)   11407.396 11407.396 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 11407.396 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         1.566 11408.963    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/C
                         clock pessimism              0.096 11409.059    
                         clock uncertainty           -0.035 11409.023    
    SLICE_X39Y22         FDRE (Setup_fdre_C_D)        0.032 11409.056    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]
  -------------------------------------------------------------------
                         required time                      11409.056    
                         arrival time                       -11421.010    
  -------------------------------------------------------------------
                         slack                                -11.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.069ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk_1 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.141ns (61.484%)  route 0.088ns (38.516%))
  Logic Levels:           0  
  Clock Path Skew:        -2.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_1 rise edge)     0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.581     3.516    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/CLK
    SLICE_X36Y23         FDRE                                         r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141     3.657 r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[9]/Q
                         net (fo=5, routed)           0.088     3.745    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[7]
    SLICE_X37Y23         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.849     0.849    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y23         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[7]/C
                         clock pessimism             -0.255     0.594    
                         clock uncertainty            0.035     0.629    
    SLICE_X37Y23         FDRE (Hold_fdre_C_D)         0.047     0.676    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           3.745    
  -------------------------------------------------------------------
                         slack                                  3.069    

Slack (MET) :             3.070ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Driver_Bayer_To_RGB0/hsync_delay_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.328%)  route 0.059ns (28.672%))
  Logic Levels:           0  
  Clock Path Skew:        -2.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_1 rise edge)     0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.558     3.493    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/CLK
    SLICE_X26Y18         FDRE                                         r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/hsync_delay_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y18         FDRE (Prop_fdre_C_Q)         0.148     3.641 r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/hsync_delay_r_reg[5]/Q
                         net (fo=1, routed)           0.059     3.700    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pHSync
    SLICE_X27Y18         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.825     0.825    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X27Y18         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
                         clock pessimism             -0.254     0.571    
                         clock uncertainty            0.035     0.606    
    SLICE_X27Y18         FDRE (Hold_fdre_C_D)         0.024     0.630    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           3.700    
  -------------------------------------------------------------------
                         slack                                  3.070    

Slack (MET) :             3.070ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Driver_Bayer_To_RGB0/vsync_delay_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.328%)  route 0.059ns (28.672%))
  Logic Levels:           0  
  Clock Path Skew:        -2.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_1 rise edge)     0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.561     3.496    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/CLK
    SLICE_X30Y16         FDRE                                         r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/vsync_delay_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.148     3.644 r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/vsync_delay_r_reg[5]/Q
                         net (fo=1, routed)           0.059     3.703    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pVSync
    SLICE_X31Y16         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.828     0.828    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X31Y16         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg/C
                         clock pessimism             -0.254     0.574    
                         clock uncertainty            0.035     0.609    
    SLICE_X31Y16         FDRE (Hold_fdre_C_D)         0.024     0.633    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           3.703    
  -------------------------------------------------------------------
                         slack                                  3.070    

Slack (MET) :             3.071ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Driver_Bayer_To_RGB0/de_delay_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Path Skew:        -2.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_1 rise edge)     0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.561     3.496    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/CLK
    SLICE_X30Y16         FDRE                                         r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/de_delay_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.148     3.644 r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/de_delay_r_reg[5]/Q
                         net (fo=1, routed)           0.059     3.703    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pVDE
    SLICE_X31Y16         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.828     0.828    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X31Y16         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                         clock pessimism             -0.254     0.574    
                         clock uncertainty            0.035     0.609    
    SLICE_X31Y16         FDRE (Hold_fdre_C_D)         0.023     0.632    rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           3.703    
  -------------------------------------------------------------------
                         slack                                  3.071    

Slack (MET) :             3.087ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.038%)  route 0.135ns (48.962%))
  Logic Levels:           0  
  Clock Path Skew:        -2.921ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_1 rise edge)     0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.583     3.518    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/CLK
    SLICE_X37Y21         FDRE                                         r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.141     3.659 r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_r_reg[2]/Q
                         net (fo=5, routed)           0.135     3.794    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[0]
    SLICE_X39Y21         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.852     0.852    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y21         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism             -0.255     0.597    
                         clock uncertainty            0.035     0.632    
    SLICE_X39Y21         FDRE (Hold_fdre_C_D)         0.075     0.707    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           3.794    
  -------------------------------------------------------------------
                         slack                                  3.087    

Slack (MET) :             3.097ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.236%)  route 0.145ns (50.764%))
  Logic Levels:           0  
  Clock Path Skew:        -2.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_1 rise edge)     0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.583     3.518    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/CLK
    SLICE_X35Y21         FDRE                                         r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141     3.659 r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_b_reg[2]/Q
                         net (fo=5, routed)           0.145     3.804    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[0]
    SLICE_X35Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.850     0.850    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism             -0.254     0.596    
                         clock uncertainty            0.035     0.631    
    SLICE_X35Y22         FDRE (Hold_fdre_C_D)         0.076     0.707    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           3.804    
  -------------------------------------------------------------------
                         slack                                  3.097    

Slack (MET) :             3.098ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.632%)  route 0.149ns (51.368%))
  Logic Levels:           0  
  Clock Path Skew:        -2.921ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_1 rise edge)     0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.583     3.518    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/CLK
    SLICE_X36Y21         FDRE                                         r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDRE (Prop_fdre_C_Q)         0.141     3.659 r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_r_reg[9]/Q
                         net (fo=5, routed)           0.149     3.808    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[7]
    SLICE_X39Y21         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.852     0.852    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y21         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/C
                         clock pessimism             -0.255     0.597    
                         clock uncertainty            0.035     0.632    
    SLICE_X39Y21         FDRE (Hold_fdre_C_D)         0.078     0.710    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           3.808    
  -------------------------------------------------------------------
                         slack                                  3.098    

Slack (MET) :             3.098ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.099%)  route 0.146ns (50.901%))
  Logic Levels:           0  
  Clock Path Skew:        -2.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_1 rise edge)     0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.581     3.516    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/CLK
    SLICE_X36Y23         FDRE                                         r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141     3.657 r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[4]/Q
                         net (fo=7, routed)           0.146     3.803    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[2]
    SLICE_X39Y23         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.849     0.849    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y23         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/C
                         clock pessimism             -0.255     0.594    
                         clock uncertainty            0.035     0.629    
    SLICE_X39Y23         FDRE (Hold_fdre_C_D)         0.076     0.705    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           3.803    
  -------------------------------------------------------------------
                         slack                                  3.098    

Slack (MET) :             3.101ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.847%)  route 0.120ns (39.153%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_1 rise edge)     0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.583     3.518    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/CLK
    SLICE_X37Y21         FDRE                                         r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.141     3.659 r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_r_reg[2]/Q
                         net (fo=5, routed)           0.120     3.779    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[0]
    SLICE_X39Y22         LUT6 (Prop_lut6_I1_O)        0.045     3.824 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_1/O
                         net (fo=1, routed)           0.000     3.824    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_1_n_0
    SLICE_X39Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.851     0.851    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/C
                         clock pessimism             -0.255     0.596    
                         clock uncertainty            0.035     0.631    
    SLICE_X39Y22         FDRE (Hold_fdre_C_D)         0.092     0.723    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           3.824    
  -------------------------------------------------------------------
                         slack                                  3.101    

Slack (MET) :             3.101ns  (arrival time - required time)
  Source:                 Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk_1  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.644%)  route 0.143ns (50.356%))
  Logic Levels:           0  
  Clock Path Skew:        -2.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    3.515ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_1 rise edge)     0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.580     3.515    Driver_MIPI0/inst/Driver_Bayer_To_RGB0/CLK
    SLICE_X39Y24         FDRE                                         r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.141     3.656 r  Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_g_reg[5]/Q
                         net (fo=7, routed)           0.143     3.799    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[3]
    SLICE_X36Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=591, routed)         0.848     0.848    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/C
                         clock pessimism             -0.255     0.593    
                         clock uncertainty            0.035     0.628    
    SLICE_X36Y24         FDRE (Hold_fdre_C_D)         0.070     0.698    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           3.799    
  -------------------------------------------------------------------
                         slack                                  3.101    





