{
    "code": "```verilog\nmodule TopModule (\n    input logic clk,\n    input logic reset,\n    input logic [7:0] in,\n    output logic [23:0] out_bytes,\n    output logic done\n);\n\n    typedef enum logic [1:0] {\n        WAIT_FOR_START = 2'b00,\n        BYTE1_RECEIVED = 2'b01,\n        BYTE2_RECEIVED = 2'b10,\n        MESSAGE_COMPLETE = 2'b11\n    } state_t;\n\n    state_t state, next_state;\n    logic [23:0] message_buffer;\n\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            state <= WAIT_FOR_START;\n            done <= 1'b0;\n            out_bytes <= 24'b0;\n        end else begin\n            state <= next_state;\n            if (state == MESSAGE_COMPLETE) begin\n                done <= 1'b1;\n                out_bytes <= message_buffer;\n            end else begin\n                done <= 1'b0;\n            end\n        end\n    end\n\n    always_ff @(posedge clk) begin\n        if (!reset) begin\n            case (state)\n                WAIT_FOR_START: begin\n                    if (in[3] == 1'b1) begin\n                        message_buffer[23:16] <= in;\n                        next_state <= BYTE1_RECEIVED;\n                    end else begin\n                        next_state <= WAIT_FOR_START;\n                    end\n                end\n                BYTE1_RECEIVED: begin\n                    message_buffer[15:8] <= in;\n                    next_state <= BYTE2_RECEIVED;\n                end\n                BYTE2_RECEIVED: begin\n                    message_buffer[7:0] <= in;\n                    next_state <= MESSAGE_COMPLETE;\n                end\n                MESSAGE_COMPLETE: begin\n                    next_state <= WAIT_FOR_START;\n                end\n                default: next_state <= WAIT_FOR_START;\n            endcase\n        end\n    end\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}