Classic Timing Analyzer report for ADD_4BIT
Thu Feb 27 09:10:07 2014
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 24.000 ns   ; CIN  ; COUT ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM7128SLC84-15    ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 24.000 ns       ; A0   ; OVR  ;
; N/A   ; None              ; 24.000 ns       ; CIN  ; OVR  ;
; N/A   ; None              ; 24.000 ns       ; A0   ; COUT ;
; N/A   ; None              ; 24.000 ns       ; CIN  ; COUT ;
; N/A   ; None              ; 23.000 ns       ; B1   ; OVR  ;
; N/A   ; None              ; 23.000 ns       ; A1   ; OVR  ;
; N/A   ; None              ; 23.000 ns       ; B2   ; OVR  ;
; N/A   ; None              ; 23.000 ns       ; A2   ; OVR  ;
; N/A   ; None              ; 23.000 ns       ; B1   ; COUT ;
; N/A   ; None              ; 23.000 ns       ; A1   ; COUT ;
; N/A   ; None              ; 23.000 ns       ; B2   ; COUT ;
; N/A   ; None              ; 23.000 ns       ; A2   ; COUT ;
; N/A   ; None              ; 23.000 ns       ; A3   ; COUT ;
; N/A   ; None              ; 23.000 ns       ; B3   ; COUT ;
; N/A   ; None              ; 23.000 ns       ; A3   ; SUM3 ;
; N/A   ; None              ; 23.000 ns       ; B3   ; SUM3 ;
; N/A   ; None              ; 18.000 ns       ; A0   ; SUM3 ;
; N/A   ; None              ; 18.000 ns       ; B0   ; SUM3 ;
; N/A   ; None              ; 18.000 ns       ; B1   ; SUM3 ;
; N/A   ; None              ; 18.000 ns       ; B2   ; SUM3 ;
; N/A   ; None              ; 17.000 ns       ; CIN  ; SUM3 ;
; N/A   ; None              ; 17.000 ns       ; A1   ; SUM3 ;
; N/A   ; None              ; 17.000 ns       ; A2   ; SUM3 ;
; N/A   ; None              ; 17.000 ns       ; A0   ; SUM2 ;
; N/A   ; None              ; 17.000 ns       ; B0   ; SUM2 ;
; N/A   ; None              ; 17.000 ns       ; CIN  ; SUM2 ;
; N/A   ; None              ; 17.000 ns       ; B1   ; SUM2 ;
; N/A   ; None              ; 17.000 ns       ; A1   ; SUM2 ;
; N/A   ; None              ; 17.000 ns       ; B2   ; SUM2 ;
; N/A   ; None              ; 16.000 ns       ; A3   ; OVR  ;
; N/A   ; None              ; 16.000 ns       ; B3   ; OVR  ;
; N/A   ; None              ; 16.000 ns       ; A0   ; SUM1 ;
; N/A   ; None              ; 16.000 ns       ; B0   ; SUM1 ;
; N/A   ; None              ; 16.000 ns       ; CIN  ; SUM1 ;
; N/A   ; None              ; 16.000 ns       ; B1   ; SUM1 ;
; N/A   ; None              ; 15.000 ns       ; B0   ; OVR  ;
; N/A   ; None              ; 15.000 ns       ; B0   ; COUT ;
; N/A   ; None              ; 15.000 ns       ; A2   ; SUM2 ;
; N/A   ; None              ; 15.000 ns       ; A1   ; SUM1 ;
; N/A   ; None              ; 15.000 ns       ; A0   ; SUM0 ;
; N/A   ; None              ; 15.000 ns       ; B0   ; SUM0 ;
; N/A   ; None              ; 15.000 ns       ; CIN  ; SUM0 ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu Feb 27 09:10:07 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ADD_4BIT -c ADD_4BIT
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family
Info: Longest tpd from source pin "A0" to destination pin "OVR" is 24.000 ns
    Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_15; Fanout = 26; PIN Node = 'A0'
    Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC1; Fanout = 2; COMB Node = 'ADD_1BIT:inst20|SUM~0bal'
    Info: 3: + IC(2.000 ns) + CELL(7.000 ns) = 20.000 ns; Loc. = LC8; Fanout = 1; COMB Node = 'inst17~11'
    Info: 4: + IC(0.000 ns) + CELL(4.000 ns) = 24.000 ns; Loc. = PIN_9; Fanout = 0; PIN Node = 'OVR'
    Info: Total cell delay = 20.000 ns ( 83.33 % )
    Info: Total interconnect delay = 4.000 ns ( 16.67 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 146 megabytes
    Info: Processing ended: Thu Feb 27 09:10:08 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


