// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_121_5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        empty,
        i_1,
        A_1_address0,
        A_1_ce0,
        A_1_q0,
        A_2_address0,
        A_2_ce0,
        A_2_q0,
        A_3_address0,
        A_3_ce0,
        A_3_q0,
        A_4_address0,
        A_4_ce0,
        A_4_q0,
        A_5_address0,
        A_5_ce0,
        A_5_q0,
        A_6_address0,
        A_6_ce0,
        A_6_q0,
        A_7_address0,
        A_7_ce0,
        A_7_q0,
        A_8_address0,
        A_8_ce0,
        A_8_q0,
        A_9_address0,
        A_9_ce0,
        A_9_q0,
        A_10_address0,
        A_10_ce0,
        A_10_q0,
        A_11_address0,
        A_11_ce0,
        A_11_q0,
        A_12_address0,
        A_12_ce0,
        A_12_q0,
        A_13_address0,
        A_13_ce0,
        A_13_q0,
        A_14_address0,
        A_14_ce0,
        A_14_q0,
        A_15_address0,
        A_15_ce0,
        A_15_q0,
        A_16_address0,
        A_16_ce0,
        A_16_q0,
        A_33_address0,
        A_33_ce0,
        A_33_q0,
        A_34_address0,
        A_34_ce0,
        A_34_q0,
        A_35_address0,
        A_35_ce0,
        A_35_q0,
        A_36_address0,
        A_36_ce0,
        A_36_q0,
        A_37_address0,
        A_37_ce0,
        A_37_q0,
        A_38_address0,
        A_38_ce0,
        A_38_q0,
        A_39_address0,
        A_39_ce0,
        A_39_q0,
        A_40_address0,
        A_40_ce0,
        A_40_q0,
        A_41_address0,
        A_41_ce0,
        A_41_q0,
        A_42_address0,
        A_42_ce0,
        A_42_q0,
        A_43_address0,
        A_43_ce0,
        A_43_q0,
        A_44_address0,
        A_44_ce0,
        A_44_q0,
        A_45_address0,
        A_45_ce0,
        A_45_q0,
        A_46_address0,
        A_46_ce0,
        A_46_q0,
        A_47_address0,
        A_47_ce0,
        A_47_q0,
        A_48_address0,
        A_48_ce0,
        A_48_q0,
        p_out,
        p_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [1:0] empty;
input  [7:0] i_1;
output  [7:0] A_1_address0;
output   A_1_ce0;
input  [23:0] A_1_q0;
output  [7:0] A_2_address0;
output   A_2_ce0;
input  [23:0] A_2_q0;
output  [7:0] A_3_address0;
output   A_3_ce0;
input  [23:0] A_3_q0;
output  [7:0] A_4_address0;
output   A_4_ce0;
input  [23:0] A_4_q0;
output  [7:0] A_5_address0;
output   A_5_ce0;
input  [23:0] A_5_q0;
output  [7:0] A_6_address0;
output   A_6_ce0;
input  [23:0] A_6_q0;
output  [7:0] A_7_address0;
output   A_7_ce0;
input  [23:0] A_7_q0;
output  [7:0] A_8_address0;
output   A_8_ce0;
input  [23:0] A_8_q0;
output  [7:0] A_9_address0;
output   A_9_ce0;
input  [23:0] A_9_q0;
output  [7:0] A_10_address0;
output   A_10_ce0;
input  [23:0] A_10_q0;
output  [7:0] A_11_address0;
output   A_11_ce0;
input  [23:0] A_11_q0;
output  [7:0] A_12_address0;
output   A_12_ce0;
input  [23:0] A_12_q0;
output  [7:0] A_13_address0;
output   A_13_ce0;
input  [23:0] A_13_q0;
output  [7:0] A_14_address0;
output   A_14_ce0;
input  [23:0] A_14_q0;
output  [7:0] A_15_address0;
output   A_15_ce0;
input  [23:0] A_15_q0;
output  [7:0] A_16_address0;
output   A_16_ce0;
input  [23:0] A_16_q0;
output  [7:0] A_33_address0;
output   A_33_ce0;
input  [23:0] A_33_q0;
output  [7:0] A_34_address0;
output   A_34_ce0;
input  [23:0] A_34_q0;
output  [7:0] A_35_address0;
output   A_35_ce0;
input  [23:0] A_35_q0;
output  [7:0] A_36_address0;
output   A_36_ce0;
input  [23:0] A_36_q0;
output  [7:0] A_37_address0;
output   A_37_ce0;
input  [23:0] A_37_q0;
output  [7:0] A_38_address0;
output   A_38_ce0;
input  [23:0] A_38_q0;
output  [7:0] A_39_address0;
output   A_39_ce0;
input  [23:0] A_39_q0;
output  [7:0] A_40_address0;
output   A_40_ce0;
input  [23:0] A_40_q0;
output  [7:0] A_41_address0;
output   A_41_ce0;
input  [23:0] A_41_q0;
output  [7:0] A_42_address0;
output   A_42_ce0;
input  [23:0] A_42_q0;
output  [7:0] A_43_address0;
output   A_43_ce0;
input  [23:0] A_43_q0;
output  [7:0] A_44_address0;
output   A_44_ce0;
input  [23:0] A_44_q0;
output  [7:0] A_45_address0;
output   A_45_ce0;
input  [23:0] A_45_q0;
output  [7:0] A_46_address0;
output   A_46_ce0;
input  [23:0] A_46_q0;
output  [7:0] A_47_address0;
output   A_47_ce0;
input  [23:0] A_47_q0;
output  [7:0] A_48_address0;
output   A_48_ce0;
input  [23:0] A_48_q0;
output  [23:0] p_out;
output   p_out_ap_vld;

reg ap_idle;
reg p_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] tmp_661_fu_596_p3;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln124_fu_577_p2;
reg   [0:0] icmp_ln124_reg_1906;
reg   [0:0] tmp_661_reg_1926;
wire   [63:0] zext_ln124_fu_632_p1;
reg   [63:0] zext_ln124_reg_1930;
wire  signed [23:0] select_ln124_1_fu_651_p3;
reg  signed [23:0] select_ln124_1_reg_2122;
wire  signed [23:0] select_ln124_4_fu_658_p3;
reg  signed [23:0] select_ln124_4_reg_2128;
wire    ap_block_pp0_stage0;
reg   [23:0] empty_35_fu_134;
wire   [23:0] select_ln124_48_fu_1874_p3;
wire    ap_loop_init;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [6:0] j_2_fu_138;
wire   [6:0] add_ln121_fu_640_p2;
reg   [6:0] ap_sig_allocacmp_j;
wire    ap_block_pp0_stage0_01001;
reg    A_1_ce0_local;
reg    A_33_ce0_local;
reg    A_2_ce0_local;
reg    A_34_ce0_local;
reg    A_3_ce0_local;
reg    A_35_ce0_local;
reg    A_4_ce0_local;
reg    A_36_ce0_local;
reg    A_5_ce0_local;
reg    A_37_ce0_local;
reg    A_6_ce0_local;
reg    A_38_ce0_local;
reg    A_7_ce0_local;
reg    A_39_ce0_local;
reg    A_8_ce0_local;
reg    A_40_ce0_local;
reg    A_9_ce0_local;
reg    A_41_ce0_local;
reg    A_10_ce0_local;
reg    A_42_ce0_local;
reg    A_11_ce0_local;
reg    A_43_ce0_local;
reg    A_12_ce0_local;
reg    A_44_ce0_local;
reg    A_13_ce0_local;
reg    A_45_ce0_local;
reg    A_14_ce0_local;
reg    A_46_ce0_local;
reg    A_15_ce0_local;
reg    A_47_ce0_local;
reg    A_16_ce0_local;
reg    A_48_ce0_local;
wire   [5:0] tmp_662_fu_614_p4;
wire   [1:0] lshr_ln3_fu_604_p4;
wire   [7:0] tmp_361_fu_624_p3;
wire  signed [23:0] sext_ln124_fu_668_p0;
wire  signed [23:0] add_ln124_fu_675_p1;
wire  signed [24:0] sext_ln124_1_fu_672_p1;
wire  signed [24:0] sext_ln124_fu_668_p1;
wire   [24:0] add_ln124_1_fu_680_p2;
wire   [23:0] add_ln124_fu_675_p2;
wire   [0:0] tmp_663_fu_686_p3;
wire   [0:0] tmp_664_fu_694_p3;
wire   [0:0] xor_ln124_fu_702_p2;
wire   [0:0] and_ln124_fu_708_p2;
wire   [0:0] xor_ln124_1_fu_714_p2;
wire   [23:0] select_ln124_fu_720_p3;
wire  signed [23:0] select_ln124_2_fu_728_p3;
wire  signed [24:0] sext_ln124_2_fu_736_p1;
wire  signed [24:0] sext_ln124_3_fu_740_p1;
wire   [24:0] add_ln124_3_fu_748_p2;
wire   [23:0] add_ln124_2_fu_743_p2;
wire   [0:0] tmp_665_fu_754_p3;
wire   [0:0] tmp_666_fu_762_p3;
wire   [0:0] xor_ln124_2_fu_770_p2;
wire   [0:0] and_ln124_1_fu_776_p2;
wire   [0:0] xor_ln124_3_fu_782_p2;
wire   [23:0] select_ln124_3_fu_788_p3;
wire  signed [23:0] select_ln124_5_fu_796_p3;
wire  signed [23:0] select_ln124_7_fu_808_p3;
wire  signed [24:0] sext_ln124_4_fu_804_p1;
wire  signed [24:0] sext_ln124_5_fu_815_p1;
wire   [24:0] add_ln124_5_fu_825_p2;
wire   [23:0] add_ln124_4_fu_819_p2;
wire   [0:0] tmp_667_fu_831_p3;
wire   [0:0] tmp_668_fu_839_p3;
wire   [0:0] xor_ln124_4_fu_847_p2;
wire   [0:0] and_ln124_2_fu_853_p2;
wire   [0:0] xor_ln124_5_fu_859_p2;
wire   [23:0] select_ln124_6_fu_865_p3;
wire  signed [23:0] select_ln124_8_fu_873_p3;
wire  signed [23:0] select_ln124_10_fu_885_p3;
wire  signed [24:0] sext_ln124_6_fu_881_p1;
wire  signed [24:0] sext_ln124_7_fu_892_p1;
wire   [24:0] add_ln124_7_fu_902_p2;
wire   [23:0] add_ln124_6_fu_896_p2;
wire   [0:0] tmp_669_fu_908_p3;
wire   [0:0] tmp_670_fu_916_p3;
wire   [0:0] xor_ln124_6_fu_924_p2;
wire   [0:0] and_ln124_3_fu_930_p2;
wire   [0:0] xor_ln124_7_fu_936_p2;
wire   [23:0] select_ln124_9_fu_942_p3;
wire  signed [23:0] select_ln124_11_fu_950_p3;
wire  signed [23:0] select_ln124_13_fu_962_p3;
wire  signed [24:0] sext_ln124_8_fu_958_p1;
wire  signed [24:0] sext_ln124_9_fu_969_p1;
wire   [24:0] add_ln124_9_fu_979_p2;
wire   [23:0] add_ln124_8_fu_973_p2;
wire   [0:0] tmp_671_fu_985_p3;
wire   [0:0] tmp_672_fu_993_p3;
wire   [0:0] xor_ln124_8_fu_1001_p2;
wire   [0:0] and_ln124_4_fu_1007_p2;
wire   [0:0] xor_ln124_9_fu_1013_p2;
wire   [23:0] select_ln124_12_fu_1019_p3;
wire  signed [23:0] select_ln124_14_fu_1027_p3;
wire  signed [23:0] select_ln124_16_fu_1039_p3;
wire  signed [24:0] sext_ln124_10_fu_1035_p1;
wire  signed [24:0] sext_ln124_11_fu_1046_p1;
wire   [24:0] add_ln124_11_fu_1056_p2;
wire   [23:0] add_ln124_10_fu_1050_p2;
wire   [0:0] tmp_673_fu_1062_p3;
wire   [0:0] tmp_674_fu_1070_p3;
wire   [0:0] xor_ln124_10_fu_1078_p2;
wire   [0:0] and_ln124_5_fu_1084_p2;
wire   [0:0] xor_ln124_11_fu_1090_p2;
wire   [23:0] select_ln124_15_fu_1096_p3;
wire  signed [23:0] select_ln124_17_fu_1104_p3;
wire  signed [23:0] select_ln124_19_fu_1116_p3;
wire  signed [24:0] sext_ln124_12_fu_1112_p1;
wire  signed [24:0] sext_ln124_13_fu_1123_p1;
wire   [24:0] add_ln124_13_fu_1133_p2;
wire   [23:0] add_ln124_12_fu_1127_p2;
wire   [0:0] tmp_675_fu_1139_p3;
wire   [0:0] tmp_676_fu_1147_p3;
wire   [0:0] xor_ln124_12_fu_1155_p2;
wire   [0:0] and_ln124_6_fu_1161_p2;
wire   [0:0] xor_ln124_13_fu_1167_p2;
wire   [23:0] select_ln124_18_fu_1173_p3;
wire  signed [23:0] select_ln124_20_fu_1181_p3;
wire  signed [23:0] select_ln124_22_fu_1193_p3;
wire  signed [24:0] sext_ln124_14_fu_1189_p1;
wire  signed [24:0] sext_ln124_15_fu_1200_p1;
wire   [24:0] add_ln124_15_fu_1210_p2;
wire   [23:0] add_ln124_14_fu_1204_p2;
wire   [0:0] tmp_677_fu_1216_p3;
wire   [0:0] tmp_678_fu_1224_p3;
wire   [0:0] xor_ln124_14_fu_1232_p2;
wire   [0:0] and_ln124_7_fu_1238_p2;
wire   [0:0] xor_ln124_15_fu_1244_p2;
wire   [23:0] select_ln124_21_fu_1250_p3;
wire  signed [23:0] select_ln124_23_fu_1258_p3;
wire  signed [23:0] select_ln124_25_fu_1270_p3;
wire  signed [24:0] sext_ln124_16_fu_1266_p1;
wire  signed [24:0] sext_ln124_17_fu_1277_p1;
wire   [24:0] add_ln124_17_fu_1287_p2;
wire   [23:0] add_ln124_16_fu_1281_p2;
wire   [0:0] tmp_679_fu_1293_p3;
wire   [0:0] tmp_680_fu_1301_p3;
wire   [0:0] xor_ln124_16_fu_1309_p2;
wire   [0:0] and_ln124_8_fu_1315_p2;
wire   [0:0] xor_ln124_17_fu_1321_p2;
wire   [23:0] select_ln124_24_fu_1327_p3;
wire  signed [23:0] select_ln124_26_fu_1335_p3;
wire  signed [23:0] select_ln124_28_fu_1347_p3;
wire  signed [24:0] sext_ln124_18_fu_1343_p1;
wire  signed [24:0] sext_ln124_19_fu_1354_p1;
wire   [24:0] add_ln124_19_fu_1364_p2;
wire   [23:0] add_ln124_18_fu_1358_p2;
wire   [0:0] tmp_681_fu_1370_p3;
wire   [0:0] tmp_682_fu_1378_p3;
wire   [0:0] xor_ln124_18_fu_1386_p2;
wire   [0:0] and_ln124_9_fu_1392_p2;
wire   [0:0] xor_ln124_19_fu_1398_p2;
wire   [23:0] select_ln124_27_fu_1404_p3;
wire  signed [23:0] select_ln124_29_fu_1412_p3;
wire  signed [23:0] select_ln124_31_fu_1424_p3;
wire  signed [24:0] sext_ln124_20_fu_1420_p1;
wire  signed [24:0] sext_ln124_21_fu_1431_p1;
wire   [24:0] add_ln124_21_fu_1441_p2;
wire   [23:0] add_ln124_20_fu_1435_p2;
wire   [0:0] tmp_683_fu_1447_p3;
wire   [0:0] tmp_684_fu_1455_p3;
wire   [0:0] xor_ln124_20_fu_1463_p2;
wire   [0:0] and_ln124_10_fu_1469_p2;
wire   [0:0] xor_ln124_21_fu_1475_p2;
wire   [23:0] select_ln124_30_fu_1481_p3;
wire  signed [23:0] select_ln124_32_fu_1489_p3;
wire  signed [23:0] select_ln124_34_fu_1501_p3;
wire  signed [24:0] sext_ln124_22_fu_1497_p1;
wire  signed [24:0] sext_ln124_23_fu_1508_p1;
wire   [24:0] add_ln124_23_fu_1518_p2;
wire   [23:0] add_ln124_22_fu_1512_p2;
wire   [0:0] tmp_685_fu_1524_p3;
wire   [0:0] tmp_686_fu_1532_p3;
wire   [0:0] xor_ln124_22_fu_1540_p2;
wire   [0:0] and_ln124_11_fu_1546_p2;
wire   [0:0] xor_ln124_23_fu_1552_p2;
wire   [23:0] select_ln124_33_fu_1558_p3;
wire  signed [23:0] select_ln124_35_fu_1566_p3;
wire  signed [23:0] select_ln124_37_fu_1578_p3;
wire  signed [24:0] sext_ln124_24_fu_1574_p1;
wire  signed [24:0] sext_ln124_25_fu_1585_p1;
wire   [24:0] add_ln124_25_fu_1595_p2;
wire   [23:0] add_ln124_24_fu_1589_p2;
wire   [0:0] tmp_687_fu_1601_p3;
wire   [0:0] tmp_688_fu_1609_p3;
wire   [0:0] xor_ln124_24_fu_1617_p2;
wire   [0:0] and_ln124_12_fu_1623_p2;
wire   [0:0] xor_ln124_25_fu_1629_p2;
wire   [23:0] select_ln124_36_fu_1635_p3;
wire  signed [23:0] select_ln124_38_fu_1643_p3;
wire  signed [23:0] select_ln124_40_fu_1655_p3;
wire  signed [24:0] sext_ln124_26_fu_1651_p1;
wire  signed [24:0] sext_ln124_27_fu_1662_p1;
wire   [24:0] add_ln124_27_fu_1672_p2;
wire   [23:0] add_ln124_26_fu_1666_p2;
wire   [0:0] tmp_689_fu_1678_p3;
wire   [0:0] tmp_690_fu_1686_p3;
wire   [0:0] xor_ln124_26_fu_1694_p2;
wire   [0:0] and_ln124_13_fu_1700_p2;
wire   [0:0] xor_ln124_27_fu_1706_p2;
wire   [23:0] select_ln124_39_fu_1712_p3;
wire  signed [23:0] select_ln124_41_fu_1720_p3;
wire  signed [23:0] select_ln124_43_fu_1732_p3;
wire  signed [24:0] sext_ln124_28_fu_1728_p1;
wire  signed [24:0] sext_ln124_29_fu_1739_p1;
wire   [24:0] add_ln124_29_fu_1749_p2;
wire   [23:0] add_ln124_28_fu_1743_p2;
wire   [0:0] tmp_691_fu_1755_p3;
wire   [0:0] tmp_692_fu_1763_p3;
wire   [0:0] xor_ln124_28_fu_1771_p2;
wire   [0:0] and_ln124_14_fu_1777_p2;
wire   [0:0] xor_ln124_29_fu_1783_p2;
wire   [23:0] select_ln124_42_fu_1789_p3;
wire  signed [23:0] select_ln124_44_fu_1797_p3;
wire  signed [23:0] select_ln124_46_fu_1809_p3;
wire  signed [24:0] sext_ln124_30_fu_1805_p1;
wire  signed [24:0] sext_ln124_31_fu_1816_p1;
wire   [24:0] add_ln124_31_fu_1826_p2;
wire   [23:0] add_ln124_30_fu_1820_p2;
wire   [0:0] tmp_693_fu_1832_p3;
wire   [0:0] tmp_694_fu_1840_p3;
wire   [0:0] xor_ln124_30_fu_1848_p2;
wire   [0:0] and_ln124_15_fu_1854_p2;
wire   [0:0] xor_ln124_31_fu_1860_p2;
wire   [23:0] select_ln124_45_fu_1866_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 empty_35_fu_134 = 24'd0;
#0 j_2_fu_138 = 7'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_35_fu_134 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            empty_35_fu_134 <= select_ln124_48_fu_1874_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((tmp_661_fu_596_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_2_fu_138 <= add_ln121_fu_640_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_2_fu_138 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln124_reg_1906 <= icmp_ln124_fu_577_p2;
        select_ln124_1_reg_2122 <= select_ln124_1_fu_651_p3;
        select_ln124_4_reg_2128 <= select_ln124_4_fu_658_p3;
        tmp_661_reg_1926 <= ap_sig_allocacmp_j[32'd6];
        zext_ln124_reg_1930[7 : 0] <= zext_ln124_fu_632_p1[7 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_10_ce0_local = 1'b1;
    end else begin
        A_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_11_ce0_local = 1'b1;
    end else begin
        A_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_12_ce0_local = 1'b1;
    end else begin
        A_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_13_ce0_local = 1'b1;
    end else begin
        A_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_14_ce0_local = 1'b1;
    end else begin
        A_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_15_ce0_local = 1'b1;
    end else begin
        A_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_16_ce0_local = 1'b1;
    end else begin
        A_16_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_1_ce0_local = 1'b1;
    end else begin
        A_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_2_ce0_local = 1'b1;
    end else begin
        A_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_33_ce0_local = 1'b1;
    end else begin
        A_33_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_34_ce0_local = 1'b1;
    end else begin
        A_34_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_35_ce0_local = 1'b1;
    end else begin
        A_35_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_36_ce0_local = 1'b1;
    end else begin
        A_36_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_37_ce0_local = 1'b1;
    end else begin
        A_37_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_38_ce0_local = 1'b1;
    end else begin
        A_38_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_39_ce0_local = 1'b1;
    end else begin
        A_39_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_3_ce0_local = 1'b1;
    end else begin
        A_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_40_ce0_local = 1'b1;
    end else begin
        A_40_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_41_ce0_local = 1'b1;
    end else begin
        A_41_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_42_ce0_local = 1'b1;
    end else begin
        A_42_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_43_ce0_local = 1'b1;
    end else begin
        A_43_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_44_ce0_local = 1'b1;
    end else begin
        A_44_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_45_ce0_local = 1'b1;
    end else begin
        A_45_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_46_ce0_local = 1'b1;
    end else begin
        A_46_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_47_ce0_local = 1'b1;
    end else begin
        A_47_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_48_ce0_local = 1'b1;
    end else begin
        A_48_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_4_ce0_local = 1'b1;
    end else begin
        A_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_5_ce0_local = 1'b1;
    end else begin
        A_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_6_ce0_local = 1'b1;
    end else begin
        A_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_7_ce0_local = 1'b1;
    end else begin
        A_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_8_ce0_local = 1'b1;
    end else begin
        A_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_9_ce0_local = 1'b1;
    end else begin
        A_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_661_fu_596_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j = 7'd0;
    end else begin
        ap_sig_allocacmp_j = j_2_fu_138;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_661_reg_1926 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out_ap_vld = 1'b1;
    end else begin
        p_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_10_address0 = zext_ln124_reg_1930;

assign A_10_ce0 = A_10_ce0_local;

assign A_11_address0 = zext_ln124_reg_1930;

assign A_11_ce0 = A_11_ce0_local;

assign A_12_address0 = zext_ln124_reg_1930;

assign A_12_ce0 = A_12_ce0_local;

assign A_13_address0 = zext_ln124_reg_1930;

assign A_13_ce0 = A_13_ce0_local;

assign A_14_address0 = zext_ln124_reg_1930;

assign A_14_ce0 = A_14_ce0_local;

assign A_15_address0 = zext_ln124_reg_1930;

assign A_15_ce0 = A_15_ce0_local;

assign A_16_address0 = zext_ln124_reg_1930;

assign A_16_ce0 = A_16_ce0_local;

assign A_1_address0 = zext_ln124_fu_632_p1;

assign A_1_ce0 = A_1_ce0_local;

assign A_2_address0 = zext_ln124_fu_632_p1;

assign A_2_ce0 = A_2_ce0_local;

assign A_33_address0 = zext_ln124_fu_632_p1;

assign A_33_ce0 = A_33_ce0_local;

assign A_34_address0 = zext_ln124_fu_632_p1;

assign A_34_ce0 = A_34_ce0_local;

assign A_35_address0 = zext_ln124_reg_1930;

assign A_35_ce0 = A_35_ce0_local;

assign A_36_address0 = zext_ln124_reg_1930;

assign A_36_ce0 = A_36_ce0_local;

assign A_37_address0 = zext_ln124_reg_1930;

assign A_37_ce0 = A_37_ce0_local;

assign A_38_address0 = zext_ln124_reg_1930;

assign A_38_ce0 = A_38_ce0_local;

assign A_39_address0 = zext_ln124_reg_1930;

assign A_39_ce0 = A_39_ce0_local;

assign A_3_address0 = zext_ln124_reg_1930;

assign A_3_ce0 = A_3_ce0_local;

assign A_40_address0 = zext_ln124_reg_1930;

assign A_40_ce0 = A_40_ce0_local;

assign A_41_address0 = zext_ln124_reg_1930;

assign A_41_ce0 = A_41_ce0_local;

assign A_42_address0 = zext_ln124_reg_1930;

assign A_42_ce0 = A_42_ce0_local;

assign A_43_address0 = zext_ln124_reg_1930;

assign A_43_ce0 = A_43_ce0_local;

assign A_44_address0 = zext_ln124_reg_1930;

assign A_44_ce0 = A_44_ce0_local;

assign A_45_address0 = zext_ln124_reg_1930;

assign A_45_ce0 = A_45_ce0_local;

assign A_46_address0 = zext_ln124_reg_1930;

assign A_46_ce0 = A_46_ce0_local;

assign A_47_address0 = zext_ln124_reg_1930;

assign A_47_ce0 = A_47_ce0_local;

assign A_48_address0 = zext_ln124_reg_1930;

assign A_48_ce0 = A_48_ce0_local;

assign A_4_address0 = zext_ln124_reg_1930;

assign A_4_ce0 = A_4_ce0_local;

assign A_5_address0 = zext_ln124_reg_1930;

assign A_5_ce0 = A_5_ce0_local;

assign A_6_address0 = zext_ln124_reg_1930;

assign A_6_ce0 = A_6_ce0_local;

assign A_7_address0 = zext_ln124_reg_1930;

assign A_7_ce0 = A_7_ce0_local;

assign A_8_address0 = zext_ln124_reg_1930;

assign A_8_ce0 = A_8_ce0_local;

assign A_9_address0 = zext_ln124_reg_1930;

assign A_9_ce0 = A_9_ce0_local;

assign add_ln121_fu_640_p2 = (ap_sig_allocacmp_j + 7'd16);

assign add_ln124_10_fu_1050_p2 = ($signed(select_ln124_14_fu_1027_p3) + $signed(select_ln124_16_fu_1039_p3));

assign add_ln124_11_fu_1056_p2 = ($signed(sext_ln124_10_fu_1035_p1) + $signed(sext_ln124_11_fu_1046_p1));

assign add_ln124_12_fu_1127_p2 = ($signed(select_ln124_17_fu_1104_p3) + $signed(select_ln124_19_fu_1116_p3));

assign add_ln124_13_fu_1133_p2 = ($signed(sext_ln124_12_fu_1112_p1) + $signed(sext_ln124_13_fu_1123_p1));

assign add_ln124_14_fu_1204_p2 = ($signed(select_ln124_20_fu_1181_p3) + $signed(select_ln124_22_fu_1193_p3));

assign add_ln124_15_fu_1210_p2 = ($signed(sext_ln124_14_fu_1189_p1) + $signed(sext_ln124_15_fu_1200_p1));

assign add_ln124_16_fu_1281_p2 = ($signed(select_ln124_23_fu_1258_p3) + $signed(select_ln124_25_fu_1270_p3));

assign add_ln124_17_fu_1287_p2 = ($signed(sext_ln124_16_fu_1266_p1) + $signed(sext_ln124_17_fu_1277_p1));

assign add_ln124_18_fu_1358_p2 = ($signed(select_ln124_26_fu_1335_p3) + $signed(select_ln124_28_fu_1347_p3));

assign add_ln124_19_fu_1364_p2 = ($signed(sext_ln124_18_fu_1343_p1) + $signed(sext_ln124_19_fu_1354_p1));

assign add_ln124_1_fu_680_p2 = ($signed(sext_ln124_1_fu_672_p1) + $signed(sext_ln124_fu_668_p1));

assign add_ln124_20_fu_1435_p2 = ($signed(select_ln124_29_fu_1412_p3) + $signed(select_ln124_31_fu_1424_p3));

assign add_ln124_21_fu_1441_p2 = ($signed(sext_ln124_20_fu_1420_p1) + $signed(sext_ln124_21_fu_1431_p1));

assign add_ln124_22_fu_1512_p2 = ($signed(select_ln124_32_fu_1489_p3) + $signed(select_ln124_34_fu_1501_p3));

assign add_ln124_23_fu_1518_p2 = ($signed(sext_ln124_22_fu_1497_p1) + $signed(sext_ln124_23_fu_1508_p1));

assign add_ln124_24_fu_1589_p2 = ($signed(select_ln124_35_fu_1566_p3) + $signed(select_ln124_37_fu_1578_p3));

assign add_ln124_25_fu_1595_p2 = ($signed(sext_ln124_24_fu_1574_p1) + $signed(sext_ln124_25_fu_1585_p1));

assign add_ln124_26_fu_1666_p2 = ($signed(select_ln124_38_fu_1643_p3) + $signed(select_ln124_40_fu_1655_p3));

assign add_ln124_27_fu_1672_p2 = ($signed(sext_ln124_26_fu_1651_p1) + $signed(sext_ln124_27_fu_1662_p1));

assign add_ln124_28_fu_1743_p2 = ($signed(select_ln124_41_fu_1720_p3) + $signed(select_ln124_43_fu_1732_p3));

assign add_ln124_29_fu_1749_p2 = ($signed(sext_ln124_28_fu_1728_p1) + $signed(sext_ln124_29_fu_1739_p1));

assign add_ln124_2_fu_743_p2 = ($signed(select_ln124_2_fu_728_p3) + $signed(select_ln124_4_reg_2128));

assign add_ln124_30_fu_1820_p2 = ($signed(select_ln124_44_fu_1797_p3) + $signed(select_ln124_46_fu_1809_p3));

assign add_ln124_31_fu_1826_p2 = ($signed(sext_ln124_30_fu_1805_p1) + $signed(sext_ln124_31_fu_1816_p1));

assign add_ln124_3_fu_748_p2 = ($signed(sext_ln124_2_fu_736_p1) + $signed(sext_ln124_3_fu_740_p1));

assign add_ln124_4_fu_819_p2 = ($signed(select_ln124_5_fu_796_p3) + $signed(select_ln124_7_fu_808_p3));

assign add_ln124_5_fu_825_p2 = ($signed(sext_ln124_4_fu_804_p1) + $signed(sext_ln124_5_fu_815_p1));

assign add_ln124_6_fu_896_p2 = ($signed(select_ln124_8_fu_873_p3) + $signed(select_ln124_10_fu_885_p3));

assign add_ln124_7_fu_902_p2 = ($signed(sext_ln124_6_fu_881_p1) + $signed(sext_ln124_7_fu_892_p1));

assign add_ln124_8_fu_973_p2 = ($signed(select_ln124_11_fu_950_p3) + $signed(select_ln124_13_fu_962_p3));

assign add_ln124_9_fu_979_p2 = ($signed(sext_ln124_8_fu_958_p1) + $signed(sext_ln124_9_fu_969_p1));

assign add_ln124_fu_675_p1 = empty_35_fu_134;

assign add_ln124_fu_675_p2 = ($signed(select_ln124_1_reg_2122) + $signed(add_ln124_fu_675_p1));

assign and_ln124_10_fu_1469_p2 = (xor_ln124_20_fu_1463_p2 & tmp_684_fu_1455_p3);

assign and_ln124_11_fu_1546_p2 = (xor_ln124_22_fu_1540_p2 & tmp_686_fu_1532_p3);

assign and_ln124_12_fu_1623_p2 = (xor_ln124_24_fu_1617_p2 & tmp_688_fu_1609_p3);

assign and_ln124_13_fu_1700_p2 = (xor_ln124_26_fu_1694_p2 & tmp_690_fu_1686_p3);

assign and_ln124_14_fu_1777_p2 = (xor_ln124_28_fu_1771_p2 & tmp_692_fu_1763_p3);

assign and_ln124_15_fu_1854_p2 = (xor_ln124_30_fu_1848_p2 & tmp_694_fu_1840_p3);

assign and_ln124_1_fu_776_p2 = (xor_ln124_2_fu_770_p2 & tmp_666_fu_762_p3);

assign and_ln124_2_fu_853_p2 = (xor_ln124_4_fu_847_p2 & tmp_668_fu_839_p3);

assign and_ln124_3_fu_930_p2 = (xor_ln124_6_fu_924_p2 & tmp_670_fu_916_p3);

assign and_ln124_4_fu_1007_p2 = (xor_ln124_8_fu_1001_p2 & tmp_672_fu_993_p3);

assign and_ln124_5_fu_1084_p2 = (xor_ln124_10_fu_1078_p2 & tmp_674_fu_1070_p3);

assign and_ln124_6_fu_1161_p2 = (xor_ln124_12_fu_1155_p2 & tmp_676_fu_1147_p3);

assign and_ln124_7_fu_1238_p2 = (xor_ln124_14_fu_1232_p2 & tmp_678_fu_1224_p3);

assign and_ln124_8_fu_1315_p2 = (xor_ln124_16_fu_1309_p2 & tmp_680_fu_1301_p3);

assign and_ln124_9_fu_1392_p2 = (xor_ln124_18_fu_1386_p2 & tmp_682_fu_1378_p3);

assign and_ln124_fu_708_p2 = (xor_ln124_fu_702_p2 & tmp_664_fu_694_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign icmp_ln124_fu_577_p2 = ((empty != 2'd0) ? 1'b1 : 1'b0);

assign lshr_ln3_fu_604_p4 = {{ap_sig_allocacmp_j[5:4]}};

assign p_out = empty_35_fu_134;

assign select_ln124_10_fu_885_p3 = ((icmp_ln124_reg_1906[0:0] == 1'b1) ? A_36_q0 : A_4_q0);

assign select_ln124_11_fu_950_p3 = ((xor_ln124_7_fu_936_p2[0:0] == 1'b1) ? select_ln124_9_fu_942_p3 : add_ln124_6_fu_896_p2);

assign select_ln124_12_fu_1019_p3 = ((and_ln124_4_fu_1007_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_13_fu_962_p3 = ((icmp_ln124_reg_1906[0:0] == 1'b1) ? A_37_q0 : A_5_q0);

assign select_ln124_14_fu_1027_p3 = ((xor_ln124_9_fu_1013_p2[0:0] == 1'b1) ? select_ln124_12_fu_1019_p3 : add_ln124_8_fu_973_p2);

assign select_ln124_15_fu_1096_p3 = ((and_ln124_5_fu_1084_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_16_fu_1039_p3 = ((icmp_ln124_reg_1906[0:0] == 1'b1) ? A_38_q0 : A_6_q0);

assign select_ln124_17_fu_1104_p3 = ((xor_ln124_11_fu_1090_p2[0:0] == 1'b1) ? select_ln124_15_fu_1096_p3 : add_ln124_10_fu_1050_p2);

assign select_ln124_18_fu_1173_p3 = ((and_ln124_6_fu_1161_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_19_fu_1116_p3 = ((icmp_ln124_reg_1906[0:0] == 1'b1) ? A_39_q0 : A_7_q0);

assign select_ln124_1_fu_651_p3 = ((icmp_ln124_reg_1906[0:0] == 1'b1) ? A_33_q0 : A_1_q0);

assign select_ln124_20_fu_1181_p3 = ((xor_ln124_13_fu_1167_p2[0:0] == 1'b1) ? select_ln124_18_fu_1173_p3 : add_ln124_12_fu_1127_p2);

assign select_ln124_21_fu_1250_p3 = ((and_ln124_7_fu_1238_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_22_fu_1193_p3 = ((icmp_ln124_reg_1906[0:0] == 1'b1) ? A_40_q0 : A_8_q0);

assign select_ln124_23_fu_1258_p3 = ((xor_ln124_15_fu_1244_p2[0:0] == 1'b1) ? select_ln124_21_fu_1250_p3 : add_ln124_14_fu_1204_p2);

assign select_ln124_24_fu_1327_p3 = ((and_ln124_8_fu_1315_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_25_fu_1270_p3 = ((icmp_ln124_reg_1906[0:0] == 1'b1) ? A_41_q0 : A_9_q0);

assign select_ln124_26_fu_1335_p3 = ((xor_ln124_17_fu_1321_p2[0:0] == 1'b1) ? select_ln124_24_fu_1327_p3 : add_ln124_16_fu_1281_p2);

assign select_ln124_27_fu_1404_p3 = ((and_ln124_9_fu_1392_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_28_fu_1347_p3 = ((icmp_ln124_reg_1906[0:0] == 1'b1) ? A_42_q0 : A_10_q0);

assign select_ln124_29_fu_1412_p3 = ((xor_ln124_19_fu_1398_p2[0:0] == 1'b1) ? select_ln124_27_fu_1404_p3 : add_ln124_18_fu_1358_p2);

assign select_ln124_2_fu_728_p3 = ((xor_ln124_1_fu_714_p2[0:0] == 1'b1) ? select_ln124_fu_720_p3 : add_ln124_fu_675_p2);

assign select_ln124_30_fu_1481_p3 = ((and_ln124_10_fu_1469_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_31_fu_1424_p3 = ((icmp_ln124_reg_1906[0:0] == 1'b1) ? A_43_q0 : A_11_q0);

assign select_ln124_32_fu_1489_p3 = ((xor_ln124_21_fu_1475_p2[0:0] == 1'b1) ? select_ln124_30_fu_1481_p3 : add_ln124_20_fu_1435_p2);

assign select_ln124_33_fu_1558_p3 = ((and_ln124_11_fu_1546_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_34_fu_1501_p3 = ((icmp_ln124_reg_1906[0:0] == 1'b1) ? A_44_q0 : A_12_q0);

assign select_ln124_35_fu_1566_p3 = ((xor_ln124_23_fu_1552_p2[0:0] == 1'b1) ? select_ln124_33_fu_1558_p3 : add_ln124_22_fu_1512_p2);

assign select_ln124_36_fu_1635_p3 = ((and_ln124_12_fu_1623_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_37_fu_1578_p3 = ((icmp_ln124_reg_1906[0:0] == 1'b1) ? A_45_q0 : A_13_q0);

assign select_ln124_38_fu_1643_p3 = ((xor_ln124_25_fu_1629_p2[0:0] == 1'b1) ? select_ln124_36_fu_1635_p3 : add_ln124_24_fu_1589_p2);

assign select_ln124_39_fu_1712_p3 = ((and_ln124_13_fu_1700_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_3_fu_788_p3 = ((and_ln124_1_fu_776_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_40_fu_1655_p3 = ((icmp_ln124_reg_1906[0:0] == 1'b1) ? A_46_q0 : A_14_q0);

assign select_ln124_41_fu_1720_p3 = ((xor_ln124_27_fu_1706_p2[0:0] == 1'b1) ? select_ln124_39_fu_1712_p3 : add_ln124_26_fu_1666_p2);

assign select_ln124_42_fu_1789_p3 = ((and_ln124_14_fu_1777_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_43_fu_1732_p3 = ((icmp_ln124_reg_1906[0:0] == 1'b1) ? A_47_q0 : A_15_q0);

assign select_ln124_44_fu_1797_p3 = ((xor_ln124_29_fu_1783_p2[0:0] == 1'b1) ? select_ln124_42_fu_1789_p3 : add_ln124_28_fu_1743_p2);

assign select_ln124_45_fu_1866_p3 = ((and_ln124_15_fu_1854_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_46_fu_1809_p3 = ((icmp_ln124_reg_1906[0:0] == 1'b1) ? A_48_q0 : A_16_q0);

assign select_ln124_48_fu_1874_p3 = ((xor_ln124_31_fu_1860_p2[0:0] == 1'b1) ? select_ln124_45_fu_1866_p3 : add_ln124_30_fu_1820_p2);

assign select_ln124_4_fu_658_p3 = ((icmp_ln124_reg_1906[0:0] == 1'b1) ? A_34_q0 : A_2_q0);

assign select_ln124_5_fu_796_p3 = ((xor_ln124_3_fu_782_p2[0:0] == 1'b1) ? select_ln124_3_fu_788_p3 : add_ln124_2_fu_743_p2);

assign select_ln124_6_fu_865_p3 = ((and_ln124_2_fu_853_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_7_fu_808_p3 = ((icmp_ln124_reg_1906[0:0] == 1'b1) ? A_35_q0 : A_3_q0);

assign select_ln124_8_fu_873_p3 = ((xor_ln124_5_fu_859_p2[0:0] == 1'b1) ? select_ln124_6_fu_865_p3 : add_ln124_4_fu_819_p2);

assign select_ln124_9_fu_942_p3 = ((and_ln124_3_fu_930_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_fu_720_p3 = ((and_ln124_fu_708_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign sext_ln124_10_fu_1035_p1 = select_ln124_14_fu_1027_p3;

assign sext_ln124_11_fu_1046_p1 = select_ln124_16_fu_1039_p3;

assign sext_ln124_12_fu_1112_p1 = select_ln124_17_fu_1104_p3;

assign sext_ln124_13_fu_1123_p1 = select_ln124_19_fu_1116_p3;

assign sext_ln124_14_fu_1189_p1 = select_ln124_20_fu_1181_p3;

assign sext_ln124_15_fu_1200_p1 = select_ln124_22_fu_1193_p3;

assign sext_ln124_16_fu_1266_p1 = select_ln124_23_fu_1258_p3;

assign sext_ln124_17_fu_1277_p1 = select_ln124_25_fu_1270_p3;

assign sext_ln124_18_fu_1343_p1 = select_ln124_26_fu_1335_p3;

assign sext_ln124_19_fu_1354_p1 = select_ln124_28_fu_1347_p3;

assign sext_ln124_1_fu_672_p1 = select_ln124_1_reg_2122;

assign sext_ln124_20_fu_1420_p1 = select_ln124_29_fu_1412_p3;

assign sext_ln124_21_fu_1431_p1 = select_ln124_31_fu_1424_p3;

assign sext_ln124_22_fu_1497_p1 = select_ln124_32_fu_1489_p3;

assign sext_ln124_23_fu_1508_p1 = select_ln124_34_fu_1501_p3;

assign sext_ln124_24_fu_1574_p1 = select_ln124_35_fu_1566_p3;

assign sext_ln124_25_fu_1585_p1 = select_ln124_37_fu_1578_p3;

assign sext_ln124_26_fu_1651_p1 = select_ln124_38_fu_1643_p3;

assign sext_ln124_27_fu_1662_p1 = select_ln124_40_fu_1655_p3;

assign sext_ln124_28_fu_1728_p1 = select_ln124_41_fu_1720_p3;

assign sext_ln124_29_fu_1739_p1 = select_ln124_43_fu_1732_p3;

assign sext_ln124_2_fu_736_p1 = select_ln124_2_fu_728_p3;

assign sext_ln124_30_fu_1805_p1 = select_ln124_44_fu_1797_p3;

assign sext_ln124_31_fu_1816_p1 = select_ln124_46_fu_1809_p3;

assign sext_ln124_3_fu_740_p1 = select_ln124_4_reg_2128;

assign sext_ln124_4_fu_804_p1 = select_ln124_5_fu_796_p3;

assign sext_ln124_5_fu_815_p1 = select_ln124_7_fu_808_p3;

assign sext_ln124_6_fu_881_p1 = select_ln124_8_fu_873_p3;

assign sext_ln124_7_fu_892_p1 = select_ln124_10_fu_885_p3;

assign sext_ln124_8_fu_958_p1 = select_ln124_11_fu_950_p3;

assign sext_ln124_9_fu_969_p1 = select_ln124_13_fu_962_p3;

assign sext_ln124_fu_668_p0 = empty_35_fu_134;

assign sext_ln124_fu_668_p1 = sext_ln124_fu_668_p0;

assign tmp_361_fu_624_p3 = {{tmp_662_fu_614_p4}, {lshr_ln3_fu_604_p4}};

assign tmp_661_fu_596_p3 = ap_sig_allocacmp_j[32'd6];

assign tmp_662_fu_614_p4 = {{i_1[7:2]}};

assign tmp_663_fu_686_p3 = add_ln124_1_fu_680_p2[32'd24];

assign tmp_664_fu_694_p3 = add_ln124_fu_675_p2[32'd23];

assign tmp_665_fu_754_p3 = add_ln124_3_fu_748_p2[32'd24];

assign tmp_666_fu_762_p3 = add_ln124_2_fu_743_p2[32'd23];

assign tmp_667_fu_831_p3 = add_ln124_5_fu_825_p2[32'd24];

assign tmp_668_fu_839_p3 = add_ln124_4_fu_819_p2[32'd23];

assign tmp_669_fu_908_p3 = add_ln124_7_fu_902_p2[32'd24];

assign tmp_670_fu_916_p3 = add_ln124_6_fu_896_p2[32'd23];

assign tmp_671_fu_985_p3 = add_ln124_9_fu_979_p2[32'd24];

assign tmp_672_fu_993_p3 = add_ln124_8_fu_973_p2[32'd23];

assign tmp_673_fu_1062_p3 = add_ln124_11_fu_1056_p2[32'd24];

assign tmp_674_fu_1070_p3 = add_ln124_10_fu_1050_p2[32'd23];

assign tmp_675_fu_1139_p3 = add_ln124_13_fu_1133_p2[32'd24];

assign tmp_676_fu_1147_p3 = add_ln124_12_fu_1127_p2[32'd23];

assign tmp_677_fu_1216_p3 = add_ln124_15_fu_1210_p2[32'd24];

assign tmp_678_fu_1224_p3 = add_ln124_14_fu_1204_p2[32'd23];

assign tmp_679_fu_1293_p3 = add_ln124_17_fu_1287_p2[32'd24];

assign tmp_680_fu_1301_p3 = add_ln124_16_fu_1281_p2[32'd23];

assign tmp_681_fu_1370_p3 = add_ln124_19_fu_1364_p2[32'd24];

assign tmp_682_fu_1378_p3 = add_ln124_18_fu_1358_p2[32'd23];

assign tmp_683_fu_1447_p3 = add_ln124_21_fu_1441_p2[32'd24];

assign tmp_684_fu_1455_p3 = add_ln124_20_fu_1435_p2[32'd23];

assign tmp_685_fu_1524_p3 = add_ln124_23_fu_1518_p2[32'd24];

assign tmp_686_fu_1532_p3 = add_ln124_22_fu_1512_p2[32'd23];

assign tmp_687_fu_1601_p3 = add_ln124_25_fu_1595_p2[32'd24];

assign tmp_688_fu_1609_p3 = add_ln124_24_fu_1589_p2[32'd23];

assign tmp_689_fu_1678_p3 = add_ln124_27_fu_1672_p2[32'd24];

assign tmp_690_fu_1686_p3 = add_ln124_26_fu_1666_p2[32'd23];

assign tmp_691_fu_1755_p3 = add_ln124_29_fu_1749_p2[32'd24];

assign tmp_692_fu_1763_p3 = add_ln124_28_fu_1743_p2[32'd23];

assign tmp_693_fu_1832_p3 = add_ln124_31_fu_1826_p2[32'd24];

assign tmp_694_fu_1840_p3 = add_ln124_30_fu_1820_p2[32'd23];

assign xor_ln124_10_fu_1078_p2 = (tmp_673_fu_1062_p3 ^ 1'd1);

assign xor_ln124_11_fu_1090_p2 = (tmp_674_fu_1070_p3 ^ tmp_673_fu_1062_p3);

assign xor_ln124_12_fu_1155_p2 = (tmp_675_fu_1139_p3 ^ 1'd1);

assign xor_ln124_13_fu_1167_p2 = (tmp_676_fu_1147_p3 ^ tmp_675_fu_1139_p3);

assign xor_ln124_14_fu_1232_p2 = (tmp_677_fu_1216_p3 ^ 1'd1);

assign xor_ln124_15_fu_1244_p2 = (tmp_678_fu_1224_p3 ^ tmp_677_fu_1216_p3);

assign xor_ln124_16_fu_1309_p2 = (tmp_679_fu_1293_p3 ^ 1'd1);

assign xor_ln124_17_fu_1321_p2 = (tmp_680_fu_1301_p3 ^ tmp_679_fu_1293_p3);

assign xor_ln124_18_fu_1386_p2 = (tmp_681_fu_1370_p3 ^ 1'd1);

assign xor_ln124_19_fu_1398_p2 = (tmp_682_fu_1378_p3 ^ tmp_681_fu_1370_p3);

assign xor_ln124_1_fu_714_p2 = (tmp_664_fu_694_p3 ^ tmp_663_fu_686_p3);

assign xor_ln124_20_fu_1463_p2 = (tmp_683_fu_1447_p3 ^ 1'd1);

assign xor_ln124_21_fu_1475_p2 = (tmp_684_fu_1455_p3 ^ tmp_683_fu_1447_p3);

assign xor_ln124_22_fu_1540_p2 = (tmp_685_fu_1524_p3 ^ 1'd1);

assign xor_ln124_23_fu_1552_p2 = (tmp_686_fu_1532_p3 ^ tmp_685_fu_1524_p3);

assign xor_ln124_24_fu_1617_p2 = (tmp_687_fu_1601_p3 ^ 1'd1);

assign xor_ln124_25_fu_1629_p2 = (tmp_688_fu_1609_p3 ^ tmp_687_fu_1601_p3);

assign xor_ln124_26_fu_1694_p2 = (tmp_689_fu_1678_p3 ^ 1'd1);

assign xor_ln124_27_fu_1706_p2 = (tmp_690_fu_1686_p3 ^ tmp_689_fu_1678_p3);

assign xor_ln124_28_fu_1771_p2 = (tmp_691_fu_1755_p3 ^ 1'd1);

assign xor_ln124_29_fu_1783_p2 = (tmp_692_fu_1763_p3 ^ tmp_691_fu_1755_p3);

assign xor_ln124_2_fu_770_p2 = (tmp_665_fu_754_p3 ^ 1'd1);

assign xor_ln124_30_fu_1848_p2 = (tmp_693_fu_1832_p3 ^ 1'd1);

assign xor_ln124_31_fu_1860_p2 = (tmp_694_fu_1840_p3 ^ tmp_693_fu_1832_p3);

assign xor_ln124_3_fu_782_p2 = (tmp_666_fu_762_p3 ^ tmp_665_fu_754_p3);

assign xor_ln124_4_fu_847_p2 = (tmp_667_fu_831_p3 ^ 1'd1);

assign xor_ln124_5_fu_859_p2 = (tmp_668_fu_839_p3 ^ tmp_667_fu_831_p3);

assign xor_ln124_6_fu_924_p2 = (tmp_669_fu_908_p3 ^ 1'd1);

assign xor_ln124_7_fu_936_p2 = (tmp_670_fu_916_p3 ^ tmp_669_fu_908_p3);

assign xor_ln124_8_fu_1001_p2 = (tmp_671_fu_985_p3 ^ 1'd1);

assign xor_ln124_9_fu_1013_p2 = (tmp_672_fu_993_p3 ^ tmp_671_fu_985_p3);

assign xor_ln124_fu_702_p2 = (tmp_663_fu_686_p3 ^ 1'd1);

assign zext_ln124_fu_632_p1 = tmp_361_fu_624_p3;

always @ (posedge ap_clk) begin
    zext_ln124_reg_1930[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
end

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_121_5
