<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam0_common/include/cmsis/saml21/include/component/mclk_100.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_8a5890fbb7b122a90f356d448a51e7c5.html">sam0_common</a></li><li class="navelem"><a class="el" href="dir_88fcb9d0f54a094aff6c26b28e4b4de0.html">include</a></li><li class="navelem"><a class="el" href="dir_d70cd3d7f2d394ee3dc5252ded1ef40b.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_ae49d243095018e016cf1af9d42af9ba.html">saml21</a></li><li class="navelem"><a class="el" href="dir_009dcca423445cc190b3fe85209c64a3.html">include</a></li><li class="navelem"><a class="el" href="dir_02754a7d39a85d31b84a30b2c1ec4a8f.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">mclk_100.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="component_2mclk__100_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#ifndef _SAML21_MCLK_COMPONENT_</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define _SAML21_MCLK_COMPONENT_</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga5e52a9862cf025deca5d1a6ca3549955">   53</a></span>&#160;<span class="preprocessor">#define MCLK_U2234</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga33a5fe449cc0952da1f6a4c4479bdb61">   54</a></span>&#160;<span class="preprocessor">#define REV_MCLK                    0x100</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/* -------- MCLK_CTRLA : (MCLK Offset: 0x00) (R/W  8) Control A -------- */</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="union_m_c_l_k___c_t_r_l_a___type.html">   58</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="union_m_c_l_k___c_t_r_l_a___type.html#a8b4eebe79ded0459acec2f4950102ba3">   60</a></span>&#160;    uint8_t  :2;               </div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="union_m_c_l_k___c_t_r_l_a___type.html#abc2f829547a702b3b5ab9cab89e2bfe5">   61</a></span>&#160;    uint8_t  <a class="code" href="union_m_c_l_k___c_t_r_l_a___type.html#abc2f829547a702b3b5ab9cab89e2bfe5">CFDEN</a>:1;          </div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="union_m_c_l_k___c_t_r_l_a___type.html#a77f12d2e278bd5c07712648ac0df5e08">   62</a></span>&#160;    uint8_t  :1;               </div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="union_m_c_l_k___c_t_r_l_a___type.html#a76ac21e3a9bf7ec2065b45b7e6863bb8">   63</a></span>&#160;    uint8_t  <a class="code" href="union_m_c_l_k___c_t_r_l_a___type.html#a76ac21e3a9bf7ec2065b45b7e6863bb8">EMCLK</a>:1;          </div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="union_m_c_l_k___c_t_r_l_a___type.html#a699d59ec18c35380ea34fd3ffd0fb839">   64</a></span>&#160;    uint8_t  :3;               </div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  } bit;                       </div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="union_m_c_l_k___c_t_r_l_a___type.html#a9428adc9af4653a2050e2536b55dec8d">   66</a></span>&#160;  uint8_t <a class="code" href="union_m_c_l_k___c_t_r_l_a___type.html#a9428adc9af4653a2050e2536b55dec8d">reg</a>;                 </div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;} <a class="code" href="union_m_c_l_k___c_t_r_l_a___type.html">MCLK_CTRLA_Type</a>;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga8b444ecb081c2c293fb934c6a50eb8d7">   70</a></span>&#160;<span class="preprocessor">#define MCLK_CTRLA_OFFSET           0x00         </span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaa689c46b5cf92061710a29001d45239a">   71</a></span>&#160;<span class="preprocessor">#define MCLK_CTRLA_RESETVALUE       0x00ul       </span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga47050fcd57be7e07aac0902498452817">   73</a></span>&#160;<span class="preprocessor">#define MCLK_CTRLA_CFDEN_Pos        2            </span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gab33c4474532dc2a466adf7c9220ab980">   74</a></span>&#160;<span class="preprocessor">#define MCLK_CTRLA_CFDEN            (0x1ul &lt;&lt; MCLK_CTRLA_CFDEN_Pos)</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga0cb8f036eb99a36847c7a9bd19d92dcd">   75</a></span>&#160;<span class="preprocessor">#define MCLK_CTRLA_EMCLK_Pos        4            </span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga7e6bf9f673c9ea7dd905f38b2aa3c8a3">   76</a></span>&#160;<span class="preprocessor">#define MCLK_CTRLA_EMCLK            (0x1ul &lt;&lt; MCLK_CTRLA_EMCLK_Pos)</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaf37c133548e9d6a6ec49db11b80587dc">   77</a></span>&#160;<span class="preprocessor">#define MCLK_CTRLA_MASK             0x14ul       </span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- MCLK_INTENCLR : (MCLK Offset: 0x01) (R/W  8) Interrupt Enable Clear -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="union_m_c_l_k___i_n_t_e_n_c_l_r___type.html">   81</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="union_m_c_l_k___i_n_t_e_n_c_l_r___type.html#adbe5f3203d63c6431c43561e9fed6517">   83</a></span>&#160;    uint8_t  <a class="code" href="union_m_c_l_k___i_n_t_e_n_c_l_r___type.html#adbe5f3203d63c6431c43561e9fed6517">CKRDY</a>:1;          </div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="union_m_c_l_k___i_n_t_e_n_c_l_r___type.html#a6fa2e64d50a6757365855602630ae32e">   84</a></span>&#160;    uint8_t  <a class="code" href="union_m_c_l_k___i_n_t_e_n_c_l_r___type.html#a6fa2e64d50a6757365855602630ae32e">CFD</a>:1;            </div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="union_m_c_l_k___i_n_t_e_n_c_l_r___type.html#a8b4eebe79ded0459acec2f4950102ba3">   85</a></span>&#160;    uint8_t  :6;               </div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  } bit;                       </div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="union_m_c_l_k___i_n_t_e_n_c_l_r___type.html#a9428adc9af4653a2050e2536b55dec8d">   87</a></span>&#160;  uint8_t <a class="code" href="union_m_c_l_k___i_n_t_e_n_c_l_r___type.html#a9428adc9af4653a2050e2536b55dec8d">reg</a>;                 </div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;} <a class="code" href="union_m_c_l_k___i_n_t_e_n_c_l_r___type.html">MCLK_INTENCLR_Type</a>;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga68637b3f1fed0ccd3ae371c53992e406">   91</a></span>&#160;<span class="preprocessor">#define MCLK_INTENCLR_OFFSET        0x01         </span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gad173bb9dba9e1522a644dbde879829d4">   92</a></span>&#160;<span class="preprocessor">#define MCLK_INTENCLR_RESETVALUE    0x00ul       </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaebdcc599e953e54697b2e40b5397496b">   94</a></span>&#160;<span class="preprocessor">#define MCLK_INTENCLR_CKRDY_Pos     0            </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga949276193ac8d97d0202ec75f9e84e8f">   95</a></span>&#160;<span class="preprocessor">#define MCLK_INTENCLR_CKRDY         (0x1ul &lt;&lt; MCLK_INTENCLR_CKRDY_Pos)</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gabe9f1c5b598246291d4cb19527ea3ef4">   96</a></span>&#160;<span class="preprocessor">#define MCLK_INTENCLR_CFD_Pos       1            </span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga9b2b66665b06ed25e598789c4a9f5b7b">   97</a></span>&#160;<span class="preprocessor">#define MCLK_INTENCLR_CFD           (0x1ul &lt;&lt; MCLK_INTENCLR_CFD_Pos)</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga6389053110a48b3e28a1856e9379af38">   98</a></span>&#160;<span class="preprocessor">#define MCLK_INTENCLR_MASK          0x03ul       </span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- MCLK_INTENSET : (MCLK Offset: 0x02) (R/W  8) Interrupt Enable Set -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="union_m_c_l_k___i_n_t_e_n_s_e_t___type.html">  102</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="union_m_c_l_k___i_n_t_e_n_s_e_t___type.html#adbe5f3203d63c6431c43561e9fed6517">  104</a></span>&#160;    uint8_t  <a class="code" href="union_m_c_l_k___i_n_t_e_n_s_e_t___type.html#adbe5f3203d63c6431c43561e9fed6517">CKRDY</a>:1;          </div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="union_m_c_l_k___i_n_t_e_n_s_e_t___type.html#a6fa2e64d50a6757365855602630ae32e">  105</a></span>&#160;    uint8_t  <a class="code" href="union_m_c_l_k___i_n_t_e_n_s_e_t___type.html#a6fa2e64d50a6757365855602630ae32e">CFD</a>:1;            </div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="union_m_c_l_k___i_n_t_e_n_s_e_t___type.html#a8b4eebe79ded0459acec2f4950102ba3">  106</a></span>&#160;    uint8_t  :6;               </div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  } bit;                       </div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="union_m_c_l_k___i_n_t_e_n_s_e_t___type.html#a9428adc9af4653a2050e2536b55dec8d">  108</a></span>&#160;  uint8_t <a class="code" href="union_m_c_l_k___i_n_t_e_n_s_e_t___type.html#a9428adc9af4653a2050e2536b55dec8d">reg</a>;                 </div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;} <a class="code" href="union_m_c_l_k___i_n_t_e_n_s_e_t___type.html">MCLK_INTENSET_Type</a>;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gab0258927c23f68d0f403a91f68fdc1a8">  112</a></span>&#160;<span class="preprocessor">#define MCLK_INTENSET_OFFSET        0x02         </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga1a1d204e6b63e6fb14793fad6be480b3">  113</a></span>&#160;<span class="preprocessor">#define MCLK_INTENSET_RESETVALUE    0x00ul       </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gab9fefb6acd254d502c9ea81d010831ff">  115</a></span>&#160;<span class="preprocessor">#define MCLK_INTENSET_CKRDY_Pos     0            </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga23e45552d797bdc0fea7ff5e8e7ffab0">  116</a></span>&#160;<span class="preprocessor">#define MCLK_INTENSET_CKRDY         (0x1ul &lt;&lt; MCLK_INTENSET_CKRDY_Pos)</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gad24fe2d7974fdcfcde7c1785b78fc8d9">  117</a></span>&#160;<span class="preprocessor">#define MCLK_INTENSET_CFD_Pos       1            </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga5ab0ffbb565548e969b535ff30f72eda">  118</a></span>&#160;<span class="preprocessor">#define MCLK_INTENSET_CFD           (0x1ul &lt;&lt; MCLK_INTENSET_CFD_Pos)</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaa5b62ad35b9bc2c164fea2457115e2b8">  119</a></span>&#160;<span class="preprocessor">#define MCLK_INTENSET_MASK          0x03ul       </span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- MCLK_INTFLAG : (MCLK Offset: 0x03) (R/W  8) Interrupt Flag Status and Clear -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="union_m_c_l_k___i_n_t_f_l_a_g___type.html">  123</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{ <span class="comment">// __I to avoid read-modify-write on write-to-clear register</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="union_m_c_l_k___i_n_t_f_l_a_g___type.html#a65802f74418a208c4e0d108d6e884c95">  125</a></span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t  <a class="code" href="union_m_c_l_k___i_n_t_f_l_a_g___type.html#a65802f74418a208c4e0d108d6e884c95">CKRDY</a>:1;          </div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="union_m_c_l_k___i_n_t_f_l_a_g___type.html#a54e316d63799aae8503412053ff1b359">  126</a></span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t  <a class="code" href="union_m_c_l_k___i_n_t_f_l_a_g___type.html#a54e316d63799aae8503412053ff1b359">CFD</a>:1;            </div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="union_m_c_l_k___i_n_t_f_l_a_g___type.html#a5b4208c6f4c4a4290c4f2804d1eb1d5b">  127</a></span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union_m_c_l_k___i_n_t_f_l_a_g___type.html#a5b4208c6f4c4a4290c4f2804d1eb1d5b">uint8_t</a>  :6;               </div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  } bit;                       </div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="union_m_c_l_k___i_n_t_f_l_a_g___type.html#a9428adc9af4653a2050e2536b55dec8d">  129</a></span>&#160;  uint8_t <a class="code" href="union_m_c_l_k___i_n_t_f_l_a_g___type.html#a9428adc9af4653a2050e2536b55dec8d">reg</a>;                 </div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;} <a class="code" href="union_m_c_l_k___i_n_t_f_l_a_g___type.html">MCLK_INTFLAG_Type</a>;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaf56eeb6ada43fe94d261d6d04336635b">  133</a></span>&#160;<span class="preprocessor">#define MCLK_INTFLAG_OFFSET         0x03         </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga8e5308a9ba8280b0e4f121e9d65a36a4">  134</a></span>&#160;<span class="preprocessor">#define MCLK_INTFLAG_RESETVALUE     0x01ul       </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gabef328de34a9da476fa9a626643999e5">  136</a></span>&#160;<span class="preprocessor">#define MCLK_INTFLAG_CKRDY_Pos      0            </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga4d627a8eb324eb7142abf6c035aef208">  137</a></span>&#160;<span class="preprocessor">#define MCLK_INTFLAG_CKRDY          (0x1ul &lt;&lt; MCLK_INTFLAG_CKRDY_Pos)</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga4b06d212efd9ce783ea96f0abb35c011">  138</a></span>&#160;<span class="preprocessor">#define MCLK_INTFLAG_CFD_Pos        1            </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga237cf3fd32ee65594472ae55d0f57b7e">  139</a></span>&#160;<span class="preprocessor">#define MCLK_INTFLAG_CFD            (0x1ul &lt;&lt; MCLK_INTFLAG_CFD_Pos)</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga4d2f239e68ff5fba4b25397d91bed74a">  140</a></span>&#160;<span class="preprocessor">#define MCLK_INTFLAG_MASK           0x03ul       </span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- MCLK_CPUDIV : (MCLK Offset: 0x04) (R/W  8) CPU Clock Division -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="union_m_c_l_k___c_p_u_d_i_v___type.html">  144</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="union_m_c_l_k___c_p_u_d_i_v___type.html#a285712acd136d7f8257dece3a78fbb51">  146</a></span>&#160;    uint8_t  <a class="code" href="union_m_c_l_k___c_p_u_d_i_v___type.html#a285712acd136d7f8257dece3a78fbb51">CPUDIV</a>:8;         </div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  } bit;                       </div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="union_m_c_l_k___c_p_u_d_i_v___type.html#a9428adc9af4653a2050e2536b55dec8d">  148</a></span>&#160;  uint8_t <a class="code" href="union_m_c_l_k___c_p_u_d_i_v___type.html#a9428adc9af4653a2050e2536b55dec8d">reg</a>;                 </div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;} <a class="code" href="union_m_c_l_k___c_p_u_d_i_v___type.html">MCLK_CPUDIV_Type</a>;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga6b856556e549869e608b1c9d9ca335ff">  152</a></span>&#160;<span class="preprocessor">#define MCLK_CPUDIV_OFFSET          0x04         </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gad5b446415ed860f94d2368945fa4b698">  153</a></span>&#160;<span class="preprocessor">#define MCLK_CPUDIV_RESETVALUE      0x01ul       </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gae6faf0af5e1e22725e3c3080e2b94af7">  155</a></span>&#160;<span class="preprocessor">#define MCLK_CPUDIV_CPUDIV_Pos      0            </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gac4c71bf8b27ccc014cad4e42a0ffcc34">  156</a></span>&#160;<span class="preprocessor">#define MCLK_CPUDIV_CPUDIV_Msk      (0xFFul &lt;&lt; MCLK_CPUDIV_CPUDIV_Pos)</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga12595592ea99f05db67f87b18bfad62b">  157</a></span>&#160;<span class="preprocessor">#define MCLK_CPUDIV_CPUDIV(value)   (MCLK_CPUDIV_CPUDIV_Msk &amp; ((value) &lt;&lt; MCLK_CPUDIV_CPUDIV_Pos))</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaaae3ea7bacfd57d32b6f68c9de98152e">  158</a></span>&#160;<span class="preprocessor">#define   MCLK_CPUDIV_CPUDIV_DIV1_Val     0x1ul  </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga15f305d7ac6e3dec87c96ef1636d1708">  159</a></span>&#160;<span class="preprocessor">#define   MCLK_CPUDIV_CPUDIV_DIV2_Val     0x2ul  </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaaaddab15620e9b154890594aef095ae3">  160</a></span>&#160;<span class="preprocessor">#define   MCLK_CPUDIV_CPUDIV_DIV4_Val     0x4ul  </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga7b62ecc83e4fa31634f6e69d8a32c8b5">  161</a></span>&#160;<span class="preprocessor">#define   MCLK_CPUDIV_CPUDIV_DIV8_Val     0x8ul  </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga0cfaa19877c910fea42fc0ac0f5aad9f">  162</a></span>&#160;<span class="preprocessor">#define   MCLK_CPUDIV_CPUDIV_DIV16_Val    0x10ul  </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga448a4c4d751ee50c5d4b5ba090e1b59a">  163</a></span>&#160;<span class="preprocessor">#define   MCLK_CPUDIV_CPUDIV_DIV32_Val    0x20ul  </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaac6c3fe67fb4444a6514401b65749a0e">  164</a></span>&#160;<span class="preprocessor">#define   MCLK_CPUDIV_CPUDIV_DIV64_Val    0x40ul  </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga1823f80244b12bdfd6a2c0b2b5aad95c">  165</a></span>&#160;<span class="preprocessor">#define   MCLK_CPUDIV_CPUDIV_DIV128_Val   0x80ul  </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga7d988d86c47f82a9d8ffc47c4ff5dd56">  166</a></span>&#160;<span class="preprocessor">#define MCLK_CPUDIV_CPUDIV_DIV1     (MCLK_CPUDIV_CPUDIV_DIV1_Val   &lt;&lt; MCLK_CPUDIV_CPUDIV_Pos)</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga467cc69309bf25c7896a848784ce2e9a">  167</a></span>&#160;<span class="preprocessor">#define MCLK_CPUDIV_CPUDIV_DIV2     (MCLK_CPUDIV_CPUDIV_DIV2_Val   &lt;&lt; MCLK_CPUDIV_CPUDIV_Pos)</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gab1f0cc1e1a3778b5a239c9cff1c5223f">  168</a></span>&#160;<span class="preprocessor">#define MCLK_CPUDIV_CPUDIV_DIV4     (MCLK_CPUDIV_CPUDIV_DIV4_Val   &lt;&lt; MCLK_CPUDIV_CPUDIV_Pos)</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga5c62ac1166efd68988989b2a17aa5bfc">  169</a></span>&#160;<span class="preprocessor">#define MCLK_CPUDIV_CPUDIV_DIV8     (MCLK_CPUDIV_CPUDIV_DIV8_Val   &lt;&lt; MCLK_CPUDIV_CPUDIV_Pos)</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga81c373371d475d9edc93bda1067fa18b">  170</a></span>&#160;<span class="preprocessor">#define MCLK_CPUDIV_CPUDIV_DIV16    (MCLK_CPUDIV_CPUDIV_DIV16_Val  &lt;&lt; MCLK_CPUDIV_CPUDIV_Pos)</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga0c8e9c97c478acc4f8f38cfebfc5a7ff">  171</a></span>&#160;<span class="preprocessor">#define MCLK_CPUDIV_CPUDIV_DIV32    (MCLK_CPUDIV_CPUDIV_DIV32_Val  &lt;&lt; MCLK_CPUDIV_CPUDIV_Pos)</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga5717b327de2a33a70201490cc80b7b54">  172</a></span>&#160;<span class="preprocessor">#define MCLK_CPUDIV_CPUDIV_DIV64    (MCLK_CPUDIV_CPUDIV_DIV64_Val  &lt;&lt; MCLK_CPUDIV_CPUDIV_Pos)</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gab2eb2e14c7741ad1675bf06eed171ae5">  173</a></span>&#160;<span class="preprocessor">#define MCLK_CPUDIV_CPUDIV_DIV128   (MCLK_CPUDIV_CPUDIV_DIV128_Val &lt;&lt; MCLK_CPUDIV_CPUDIV_Pos)</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gab671f30e14e4976663447bcdf727ea01">  174</a></span>&#160;<span class="preprocessor">#define MCLK_CPUDIV_MASK            0xFFul       </span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- MCLK_LPDIV : (MCLK Offset: 0x05) (R/W  8) Low-Power Clock Division -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="union_m_c_l_k___l_p_d_i_v___type.html">  178</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="union_m_c_l_k___l_p_d_i_v___type.html#ab256af10533cdb9accec2a69484c0045">  180</a></span>&#160;    uint8_t  <a class="code" href="union_m_c_l_k___l_p_d_i_v___type.html#ab256af10533cdb9accec2a69484c0045">LPDIV</a>:8;          </div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  } bit;                       </div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="union_m_c_l_k___l_p_d_i_v___type.html#a9428adc9af4653a2050e2536b55dec8d">  182</a></span>&#160;  uint8_t <a class="code" href="union_m_c_l_k___l_p_d_i_v___type.html#a9428adc9af4653a2050e2536b55dec8d">reg</a>;                 </div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;} <a class="code" href="union_m_c_l_k___l_p_d_i_v___type.html">MCLK_LPDIV_Type</a>;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gae217da001f7399f8c4785842de7ac30a">  186</a></span>&#160;<span class="preprocessor">#define MCLK_LPDIV_OFFSET           0x05         </span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga1e1b0d70e59a1295aee353dbbb59d4e7">  187</a></span>&#160;<span class="preprocessor">#define MCLK_LPDIV_RESETVALUE       0x01ul       </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gad9275e73d38bc33c74fe1d10e17e0023">  189</a></span>&#160;<span class="preprocessor">#define MCLK_LPDIV_LPDIV_Pos        0            </span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gae69bcc4ce96b750eb890f742276ba127">  190</a></span>&#160;<span class="preprocessor">#define MCLK_LPDIV_LPDIV_Msk        (0xFFul &lt;&lt; MCLK_LPDIV_LPDIV_Pos)</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga162afa860299e19823eff8ca539a2fe9">  191</a></span>&#160;<span class="preprocessor">#define MCLK_LPDIV_LPDIV(value)     (MCLK_LPDIV_LPDIV_Msk &amp; ((value) &lt;&lt; MCLK_LPDIV_LPDIV_Pos))</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gab7ad1f7299520f4cc271641d3c1d45af">  192</a></span>&#160;<span class="preprocessor">#define   MCLK_LPDIV_LPDIV_DIV1_Val       0x1ul  </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gac227ee23da578cc1218555697aceb4b8">  193</a></span>&#160;<span class="preprocessor">#define   MCLK_LPDIV_LPDIV_DIV2_Val       0x2ul  </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga5e716c7a9dbe745b4da5fc7921452a6a">  194</a></span>&#160;<span class="preprocessor">#define   MCLK_LPDIV_LPDIV_DIV4_Val       0x4ul  </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga03b73cc67f8190dd558d476a0bffca16">  195</a></span>&#160;<span class="preprocessor">#define   MCLK_LPDIV_LPDIV_DIV8_Val       0x8ul  </span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gae8321fe2a5533dd1a11004517f41e489">  196</a></span>&#160;<span class="preprocessor">#define   MCLK_LPDIV_LPDIV_DIV16_Val      0x10ul  </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga8e43281ced7f337fcb3969549fc20758">  197</a></span>&#160;<span class="preprocessor">#define   MCLK_LPDIV_LPDIV_DIV32_Val      0x20ul  </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gac4fb37777ca79177c4978c771ee1aa5c">  198</a></span>&#160;<span class="preprocessor">#define   MCLK_LPDIV_LPDIV_DIV64_Val      0x40ul  </span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga64472f172aa67a75e94939e0792f6f6e">  199</a></span>&#160;<span class="preprocessor">#define   MCLK_LPDIV_LPDIV_DIV128_Val     0x80ul  </span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gac6c7e231ac115931e8979609dc00d561">  200</a></span>&#160;<span class="preprocessor">#define MCLK_LPDIV_LPDIV_DIV1       (MCLK_LPDIV_LPDIV_DIV1_Val     &lt;&lt; MCLK_LPDIV_LPDIV_Pos)</span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gadb426cd1e3f677a470acdb0f086206c6">  201</a></span>&#160;<span class="preprocessor">#define MCLK_LPDIV_LPDIV_DIV2       (MCLK_LPDIV_LPDIV_DIV2_Val     &lt;&lt; MCLK_LPDIV_LPDIV_Pos)</span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga33c81c235eaff5b9d807aded67a1b669">  202</a></span>&#160;<span class="preprocessor">#define MCLK_LPDIV_LPDIV_DIV4       (MCLK_LPDIV_LPDIV_DIV4_Val     &lt;&lt; MCLK_LPDIV_LPDIV_Pos)</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga0d6a94f7f18e9e421febb1e427f9b830">  203</a></span>&#160;<span class="preprocessor">#define MCLK_LPDIV_LPDIV_DIV8       (MCLK_LPDIV_LPDIV_DIV8_Val     &lt;&lt; MCLK_LPDIV_LPDIV_Pos)</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga4e890af8896b8c1d13be12c5333948f5">  204</a></span>&#160;<span class="preprocessor">#define MCLK_LPDIV_LPDIV_DIV16      (MCLK_LPDIV_LPDIV_DIV16_Val    &lt;&lt; MCLK_LPDIV_LPDIV_Pos)</span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga84e01334c1e689a7850144327aba471e">  205</a></span>&#160;<span class="preprocessor">#define MCLK_LPDIV_LPDIV_DIV32      (MCLK_LPDIV_LPDIV_DIV32_Val    &lt;&lt; MCLK_LPDIV_LPDIV_Pos)</span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gad8294dc01ed3bfcb136d6f4436bbf2ea">  206</a></span>&#160;<span class="preprocessor">#define MCLK_LPDIV_LPDIV_DIV64      (MCLK_LPDIV_LPDIV_DIV64_Val    &lt;&lt; MCLK_LPDIV_LPDIV_Pos)</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga56e4e157c6968e1885c44c6e7d0e9799">  207</a></span>&#160;<span class="preprocessor">#define MCLK_LPDIV_LPDIV_DIV128     (MCLK_LPDIV_LPDIV_DIV128_Val   &lt;&lt; MCLK_LPDIV_LPDIV_Pos)</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gade56d2279c16b5b2e8be666b0a8649d7">  208</a></span>&#160;<span class="preprocessor">#define MCLK_LPDIV_MASK             0xFFul       </span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- MCLK_BUPDIV : (MCLK Offset: 0x06) (R/W  8) Backup Clock Division -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="union_m_c_l_k___b_u_p_d_i_v___type.html">  212</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="union_m_c_l_k___b_u_p_d_i_v___type.html#aadb1690f336aafd107e8305e46bba3cc">  214</a></span>&#160;    uint8_t  <a class="code" href="union_m_c_l_k___b_u_p_d_i_v___type.html#aadb1690f336aafd107e8305e46bba3cc">BUPDIV</a>:8;         </div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  } bit;                       </div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="union_m_c_l_k___b_u_p_d_i_v___type.html#a9428adc9af4653a2050e2536b55dec8d">  216</a></span>&#160;  uint8_t <a class="code" href="union_m_c_l_k___b_u_p_d_i_v___type.html#a9428adc9af4653a2050e2536b55dec8d">reg</a>;                 </div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;} <a class="code" href="union_m_c_l_k___b_u_p_d_i_v___type.html">MCLK_BUPDIV_Type</a>;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gac49ff4b000bc9c634c103d0bc6acd7b5">  220</a></span>&#160;<span class="preprocessor">#define MCLK_BUPDIV_OFFSET          0x06         </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaf59a347fd28a738ba216458c47fc4972">  221</a></span>&#160;<span class="preprocessor">#define MCLK_BUPDIV_RESETVALUE      0x01ul       </span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga990b49fd5adb7bbd8a9acf12cd483ae2">  223</a></span>&#160;<span class="preprocessor">#define MCLK_BUPDIV_BUPDIV_Pos      0            </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaaf5ec276b248b1db35df2d8d0cd43a63">  224</a></span>&#160;<span class="preprocessor">#define MCLK_BUPDIV_BUPDIV_Msk      (0xFFul &lt;&lt; MCLK_BUPDIV_BUPDIV_Pos)</span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga42610a33dd470ab15cbcec8bf88a1bd1">  225</a></span>&#160;<span class="preprocessor">#define MCLK_BUPDIV_BUPDIV(value)   (MCLK_BUPDIV_BUPDIV_Msk &amp; ((value) &lt;&lt; MCLK_BUPDIV_BUPDIV_Pos))</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga671158df20fbfdcde67f602985780d65">  226</a></span>&#160;<span class="preprocessor">#define   MCLK_BUPDIV_BUPDIV_DIV1_Val     0x1ul  </span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gada1d955fec255a2fbcadeba457ae7adc">  227</a></span>&#160;<span class="preprocessor">#define   MCLK_BUPDIV_BUPDIV_DIV2_Val     0x2ul  </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga8d24e01f4620f7ee40ef3082ae7c0124">  228</a></span>&#160;<span class="preprocessor">#define   MCLK_BUPDIV_BUPDIV_DIV4_Val     0x4ul  </span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaf66206caec0cf262aede3e55dec93ec7">  229</a></span>&#160;<span class="preprocessor">#define   MCLK_BUPDIV_BUPDIV_DIV8_Val     0x8ul  </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga279f3f80490b7b0270a14b9ffb710a28">  230</a></span>&#160;<span class="preprocessor">#define   MCLK_BUPDIV_BUPDIV_DIV16_Val    0x10ul  </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gad1c5a99f229c470b78e648faed733586">  231</a></span>&#160;<span class="preprocessor">#define   MCLK_BUPDIV_BUPDIV_DIV32_Val    0x20ul  </span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gab7bf2544525ba0a186073d360323d96f">  232</a></span>&#160;<span class="preprocessor">#define   MCLK_BUPDIV_BUPDIV_DIV64_Val    0x40ul  </span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga5535fc6657d52b803831d35ac47a03e5">  233</a></span>&#160;<span class="preprocessor">#define   MCLK_BUPDIV_BUPDIV_DIV128_Val   0x80ul  </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga4dd1bacc8eca76626ef8e592d1ac464b">  234</a></span>&#160;<span class="preprocessor">#define MCLK_BUPDIV_BUPDIV_DIV1     (MCLK_BUPDIV_BUPDIV_DIV1_Val   &lt;&lt; MCLK_BUPDIV_BUPDIV_Pos)</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga36a6bf67b2b1595f3bcf53fc54bceea8">  235</a></span>&#160;<span class="preprocessor">#define MCLK_BUPDIV_BUPDIV_DIV2     (MCLK_BUPDIV_BUPDIV_DIV2_Val   &lt;&lt; MCLK_BUPDIV_BUPDIV_Pos)</span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gae68c22231296a92c6e7aef7549c7d8fd">  236</a></span>&#160;<span class="preprocessor">#define MCLK_BUPDIV_BUPDIV_DIV4     (MCLK_BUPDIV_BUPDIV_DIV4_Val   &lt;&lt; MCLK_BUPDIV_BUPDIV_Pos)</span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga0ec289ec135dca5ee500d3306ff2dc0e">  237</a></span>&#160;<span class="preprocessor">#define MCLK_BUPDIV_BUPDIV_DIV8     (MCLK_BUPDIV_BUPDIV_DIV8_Val   &lt;&lt; MCLK_BUPDIV_BUPDIV_Pos)</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga5e6c89fac09e41e6353db9dd809242c8">  238</a></span>&#160;<span class="preprocessor">#define MCLK_BUPDIV_BUPDIV_DIV16    (MCLK_BUPDIV_BUPDIV_DIV16_Val  &lt;&lt; MCLK_BUPDIV_BUPDIV_Pos)</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga24a3d2b7f467f0ce055c5af0e564224a">  239</a></span>&#160;<span class="preprocessor">#define MCLK_BUPDIV_BUPDIV_DIV32    (MCLK_BUPDIV_BUPDIV_DIV32_Val  &lt;&lt; MCLK_BUPDIV_BUPDIV_Pos)</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gad85392a9bdc99ead9e74afcaec6cff38">  240</a></span>&#160;<span class="preprocessor">#define MCLK_BUPDIV_BUPDIV_DIV64    (MCLK_BUPDIV_BUPDIV_DIV64_Val  &lt;&lt; MCLK_BUPDIV_BUPDIV_Pos)</span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga584edc0fc37f85132a13749053338e65">  241</a></span>&#160;<span class="preprocessor">#define MCLK_BUPDIV_BUPDIV_DIV128   (MCLK_BUPDIV_BUPDIV_DIV128_Val &lt;&lt; MCLK_BUPDIV_BUPDIV_Pos)</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga739dd9b874d39d68e895360d192b61cb">  242</a></span>&#160;<span class="preprocessor">#define MCLK_BUPDIV_MASK            0xFFul       </span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- MCLK_AHBMASK : (MCLK Offset: 0x10) (R/W 32) AHB Mask -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_h_b_m_a_s_k___type.html">  246</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#ab7953569f906b8b07f42963855e519dc">  248</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#ab7953569f906b8b07f42963855e519dc">HPB0_</a>:1;          </div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#a65c9248450d46a24abd35984c4e34850">  249</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#a65c9248450d46a24abd35984c4e34850">HPB1_</a>:1;          </div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#af0d15072b1bd2ce25c815c84b4ebdcb8">  250</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#af0d15072b1bd2ce25c815c84b4ebdcb8">HPB2_</a>:1;          </div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#aee87f44e597e1296ef053e40bb1f3314">  251</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#aee87f44e597e1296ef053e40bb1f3314">HPB3_</a>:1;          </div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#a962c4e9026279870070b5e79c6f47ce3">  252</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#a962c4e9026279870070b5e79c6f47ce3">HPB4_</a>:1;          </div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#a724689d6c4fa35b29f257a0c6f3ceb80">  253</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#a724689d6c4fa35b29f257a0c6f3ceb80">DSU_</a>:1;           </div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#a3e57c2ef1c3ffb36722f000cc1156824">  254</a></span>&#160;    uint32_t :2;               </div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#a6de823b7e07b83ea17b7629575f4173f">  255</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#a6de823b7e07b83ea17b7629575f4173f">NVMCTRL_</a>:1;       </div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#acb372373872b1e6bed69c98add6257a5">  256</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#acb372373872b1e6bed69c98add6257a5">HMCRAMCHS_</a>:1;     </div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#a1d03e6dd4e102df23c698382a30de1bc">  257</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#a1d03e6dd4e102df23c698382a30de1bc">HMCRAMCLP_</a>:1;     </div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#a470993eafd2b62b3b45d6ac402d4bb40">  258</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#a470993eafd2b62b3b45d6ac402d4bb40">DMAC_</a>:1;          </div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#ae77ce6f59c35c88ea05ef92a25090acc">  259</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#ae77ce6f59c35c88ea05ef92a25090acc">USB_</a>:1;           </div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">  260</a></span>&#160;    uint32_t :1;               </div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#a95a5e431feaf9d0ba22b8dee765aaef5">  261</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#a95a5e431feaf9d0ba22b8dee765aaef5">PAC_</a>:1;           </div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#a957986a4bb24cfae188458cf16e01e2d">  262</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#a957986a4bb24cfae188458cf16e01e2d">NVMCTRL_PICACHU_</a>:1; </div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#a69fe9a7d6aadcd69892786d179c13f95">  263</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#a69fe9a7d6aadcd69892786d179c13f95">L2HBRIDGES_H_</a>:1;  </div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#ada67521c96f7b467d5c6ccbd2fdd7d4d">  264</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#ada67521c96f7b467d5c6ccbd2fdd7d4d">H2LBRIDGES_H_</a>:1;  </div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#a4fd6d2ce1797fec7104d1b52524c6eb6">  265</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#a4fd6d2ce1797fec7104d1b52524c6eb6">HMCRAMCHS_AHBSETUPKEEPER_</a>:1; </div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#aeee96d5de59938f2bfcf5b6c4b9427bf">  266</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#aeee96d5de59938f2bfcf5b6c4b9427bf">HMCRAMCHS_HMATRIXLP2HMCRAMCHSBRIDGE_</a>:1; </div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#a9ce12a63de64ef64ae2d59d128251cae">  267</a></span>&#160;    uint32_t :12;              </div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  } bit;                       </div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#a6b91636401516a477989a336376d7b40">  269</a></span>&#160;  uint32_t <a class="code" href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#a6b91636401516a477989a336376d7b40">reg</a>;                </div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;} <a class="code" href="union_m_c_l_k___a_h_b_m_a_s_k___type.html">MCLK_AHBMASK_Type</a>;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaf60da772fd92f5ac2d24529a4edd5bcf">  273</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_OFFSET         0x10         </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga7416e817fc3532e446cfae94a314c2c1">  274</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_RESETVALUE     0x000FFFFFul </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaab73df1970914c738e069aa3f44343f7">  276</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HPB0_Pos       0            </span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gadfdec284630c9c471fd1d731464252a2">  277</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HPB0           (0x1ul &lt;&lt; MCLK_AHBMASK_HPB0_Pos)</span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gad500245362fc27f25dbd1cd872403db5">  278</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HPB1_Pos       1            </span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaba05d82d3b9053c8634f5644410059fe">  279</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HPB1           (0x1ul &lt;&lt; MCLK_AHBMASK_HPB1_Pos)</span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gad85e221b80ccea1b2fb40ccd57361831">  280</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HPB2_Pos       2            </span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga4195e6c352a7882bd03c3a0e41a711be">  281</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HPB2           (0x1ul &lt;&lt; MCLK_AHBMASK_HPB2_Pos)</span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga0fde493e6b6f196f2f5097f561c77fa3">  282</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HPB3_Pos       3            </span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga98288687816bc464a0a8372ad889dd3e">  283</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HPB3           (0x1ul &lt;&lt; MCLK_AHBMASK_HPB3_Pos)</span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gab9b11305713c203d9dfee2cbcb51feb9">  284</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HPB4_Pos       4            </span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga684a9680af528e496524af474154a138">  285</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HPB4           (0x1ul &lt;&lt; MCLK_AHBMASK_HPB4_Pos)</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaf25c239a7914145d262614e4cea537b3">  286</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_DSU_Pos        5            </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga65924af4e0fa2107ba83b9a2e6f58049">  287</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_DSU            (0x1ul &lt;&lt; MCLK_AHBMASK_DSU_Pos)</span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga81becb828c915d5aac7686148213cb7a">  288</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_NVMCTRL_Pos    8            </span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga59eafea8fd7c2b1338f9d8c459dc9e1e">  289</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_NVMCTRL        (0x1ul &lt;&lt; MCLK_AHBMASK_NVMCTRL_Pos)</span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga9de749365f52d084fd08c0aaa9fcb467">  290</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HMCRAMCHS_Pos  9            </span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga52a0ac082cc2b3571d54c78a16df5972">  291</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HMCRAMCHS      (0x1ul &lt;&lt; MCLK_AHBMASK_HMCRAMCHS_Pos)</span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga8c2786acd24ae163abbe7b6db31524ca">  292</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HMCRAMCLP_Pos  10           </span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga6996ee47d34b0119f0de51f638bb8ba5">  293</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HMCRAMCLP      (0x1ul &lt;&lt; MCLK_AHBMASK_HMCRAMCLP_Pos)</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga9777b9f4e5c6f15597d5d0f3c284a638">  294</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_DMAC_Pos       11           </span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga528ff2fc41ed495daa5426a00d005543">  295</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_DMAC           (0x1ul &lt;&lt; MCLK_AHBMASK_DMAC_Pos)</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga58c4b1c4ee77bdcf758d0e74ec5b5abc">  296</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_USB_Pos        12           </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gac0f4944f37bde2fe7e8d7fe87ca957fb">  297</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_USB            (0x1ul &lt;&lt; MCLK_AHBMASK_USB_Pos)</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga25f30a1fcd43fb869b5594496df8d1f1">  298</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_PAC_Pos        14           </span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaffaabbf8d69adeb59ff3f1a1e4b428dc">  299</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_PAC            (0x1ul &lt;&lt; MCLK_AHBMASK_PAC_Pos)</span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gad05fb017381480b1f5c4925fe5b2a148">  300</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_NVMCTRL_PICACHU_Pos 15           </span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga2ae9f1568e029c3a1a067700c0a4723c">  301</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_NVMCTRL_PICACHU (0x1ul &lt;&lt; MCLK_AHBMASK_NVMCTRL_PICACHU_Pos)</span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga4ad5d3c40a3540f607c1333ccdae30d7">  302</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_L2HBRIDGES_H_Pos 16           </span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga2e55c46acf876369f5bef73b05ad7013">  303</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_L2HBRIDGES_H   (0x1ul &lt;&lt; MCLK_AHBMASK_L2HBRIDGES_H_Pos)</span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga7f5250546b91de5659df9b3a7898133b">  304</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_H2LBRIDGES_H_Pos 17           </span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga1e7429edbe94123e06ef2f71da8ce8d3">  305</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_H2LBRIDGES_H   (0x1ul &lt;&lt; MCLK_AHBMASK_H2LBRIDGES_H_Pos)</span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga374b03eac7955927d847a8a2f63fb6ac">  306</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HMCRAMCHS_AHBSETUPKEEPER_Pos 18           </span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga0302adcf72766aec4850cc6f28f31df0">  307</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HMCRAMCHS_AHBSETUPKEEPER (0x1ul &lt;&lt; MCLK_AHBMASK_HMCRAMCHS_AHBSETUPKEEPER_Pos)</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga388647ec385ad699dc05f41e7dbfeb09">  308</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HMCRAMCHS_HMATRIXLP2HMCRAMCHSBRIDGE_Pos 19           </span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga3310a4a2949edeae1b9f052c77e5da61">  309</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HMCRAMCHS_HMATRIXLP2HMCRAMCHSBRIDGE (0x1ul &lt;&lt; MCLK_AHBMASK_HMCRAMCHS_HMATRIXLP2HMCRAMCHSBRIDGE_Pos)</span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga4ff9567101bdb1ceefebec27f64d817f">  310</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_MASK           0x000FDF3Ful </span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- MCLK_APBAMASK : (MCLK Offset: 0x14) (R/W 32) APBA Mask -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html">  314</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html#a5fa77c1db97fe0df27405877ad32cbe0">  316</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html#a5fa77c1db97fe0df27405877ad32cbe0">PM_</a>:1;            </div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html#abeeebdff189290052a597f992bbbdb63">  317</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html#abeeebdff189290052a597f992bbbdb63">MCLK_</a>:1;          </div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html#a07694f427f3aca3a59a50ebe9f8482c5">  318</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html#a07694f427f3aca3a59a50ebe9f8482c5">RSTC_</a>:1;          </div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html#a8b90b26e155f8e9255d70e622696b003">  319</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html#a8b90b26e155f8e9255d70e622696b003">OSCCTRL_</a>:1;       </div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html#a4c0762b7a3a3b30f9174bc6e1f418319">  320</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html#a4c0762b7a3a3b30f9174bc6e1f418319">OSC32KCTRL_</a>:1;    </div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html#acf85c9bf13c3d8f5645d9de66798cf39">  321</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html#acf85c9bf13c3d8f5645d9de66798cf39">SUPC_</a>:1;          </div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html#a11e26091ee645673dbb659d81cf3b0ad">  322</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html#a11e26091ee645673dbb659d81cf3b0ad">GCLK_</a>:1;          </div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html#a840c4ea01d6cdd40e18fc857d82b8db1">  323</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html#a840c4ea01d6cdd40e18fc857d82b8db1">WDT_</a>:1;           </div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html#a8ade88d2d592f4d181ed0639b82b8199">  324</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html#a8ade88d2d592f4d181ed0639b82b8199">RTC_</a>:1;           </div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html#a1018e7269a2e0ff9da32670da3f8d21a">  325</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html#a1018e7269a2e0ff9da32670da3f8d21a">EIC_</a>:1;           </div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html#ac43e1bcb4bcc76d98a8baa833e1d66b2">  326</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html#ac43e1bcb4bcc76d98a8baa833e1d66b2">PORT_</a>:1;          </div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html#a0e3bd06a8211c50118383fa66dd002b5">  327</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html#a0e3bd06a8211c50118383fa66dd002b5">TAL_</a>:1;           </div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html#a3e57c2ef1c3ffb36722f000cc1156824">  328</a></span>&#160;    uint32_t :20;              </div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  } bit;                       </div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html#a6b91636401516a477989a336376d7b40">  330</a></span>&#160;  uint32_t <a class="code" href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html#a6b91636401516a477989a336376d7b40">reg</a>;                </div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;} <a class="code" href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html">MCLK_APBAMASK_Type</a>;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga0c6c90fc226352932e5d81fb51efebc0">  334</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_OFFSET        0x14         </span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga3d96d2b490df3f3164791e72baeabe60">  335</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_RESETVALUE    0x00001FFFul </span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga04293b17854c4a2862117cb1e92e90d9">  337</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_PM_Pos        0            </span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga7941e06780c125fd16a2d5ae4d1f8e1e">  338</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_PM            (0x1ul &lt;&lt; MCLK_APBAMASK_PM_Pos)</span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga0db8d768734ebf5b9b0c4b32fff4ad02">  339</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_MCLK_Pos      1            </span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gae1adde513e3034e9af1d3b83675bbfee">  340</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_MCLK          (0x1ul &lt;&lt; MCLK_APBAMASK_MCLK_Pos)</span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga23015f90db0192052e8d0a971684fa6e">  341</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_RSTC_Pos      2            </span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga6336e4028597b8188dc6d9408d8bc80d">  342</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_RSTC          (0x1ul &lt;&lt; MCLK_APBAMASK_RSTC_Pos)</span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gac3c888b7b8de3be9e61afcf2aff6dff2">  343</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_OSCCTRL_Pos   3            </span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga14f0797fb3f869e7dae0d1f669c1baef">  344</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_OSCCTRL       (0x1ul &lt;&lt; MCLK_APBAMASK_OSCCTRL_Pos)</span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gac13c0587fd456465accd0efc6e769413">  345</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_OSC32KCTRL_Pos 4            </span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gab35f8bfe9dfac960c39e117b13c0c775">  346</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_OSC32KCTRL    (0x1ul &lt;&lt; MCLK_APBAMASK_OSC32KCTRL_Pos)</span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga9482e51359fc581f7c605977eb3685c5">  347</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_SUPC_Pos      5            </span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaa034a3017bc25f04ecd48ed91b75c101">  348</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_SUPC          (0x1ul &lt;&lt; MCLK_APBAMASK_SUPC_Pos)</span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga5fb09fb3c0885c6bf234d8021344b40b">  349</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_GCLK_Pos      6            </span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga71a56d5e1f337ebd9fdc1c2e7dd9c033">  350</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_GCLK          (0x1ul &lt;&lt; MCLK_APBAMASK_GCLK_Pos)</span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga65b51937fbcdf1a5d7418bbfd0cb3a4e">  351</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_WDT_Pos       7            </span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga7840b89731ff3eb4be62d16784fa2bc2">  352</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_WDT           (0x1ul &lt;&lt; MCLK_APBAMASK_WDT_Pos)</span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga29bcfd311e7858237139c52fa164728d">  353</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_RTC_Pos       8            </span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gafe14ec8c85deabba0ae8f43d80415b39">  354</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_RTC           (0x1ul &lt;&lt; MCLK_APBAMASK_RTC_Pos)</span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga5071841327f5691fad5aaa64928723b4">  355</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_EIC_Pos       9            </span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga6d055e2f0b11b2e2892aa84f9d2d28a3">  356</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_EIC           (0x1ul &lt;&lt; MCLK_APBAMASK_EIC_Pos)</span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga30ff98490972c5a9bbcc79575ea7faa8">  357</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_PORT_Pos      10           </span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga98f63a040a2d8bc584bf533d95242515">  358</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_PORT          (0x1ul &lt;&lt; MCLK_APBAMASK_PORT_Pos)</span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaa8ca7fab582590a43369763a5183fb4e">  359</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_TAL_Pos       11           </span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga498e85b5425f9308dea0ac83ec8be49c">  360</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_TAL           (0x1ul &lt;&lt; MCLK_APBAMASK_TAL_Pos)</span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga85274982e658543846410257d8741368">  361</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_MASK          0x00000FFFul </span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- MCLK_APBBMASK : (MCLK Offset: 0x18) (R/W 32) APBB Mask -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_b_m_a_s_k___type.html">  365</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_b_m_a_s_k___type.html#ae77ce6f59c35c88ea05ef92a25090acc">  367</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_p_b_b_m_a_s_k___type.html#ae77ce6f59c35c88ea05ef92a25090acc">USB_</a>:1;           </div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_b_m_a_s_k___type.html#a724689d6c4fa35b29f257a0c6f3ceb80">  368</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_p_b_b_m_a_s_k___type.html#a724689d6c4fa35b29f257a0c6f3ceb80">DSU_</a>:1;           </div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_b_m_a_s_k___type.html#a6de823b7e07b83ea17b7629575f4173f">  369</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_p_b_b_m_a_s_k___type.html#a6de823b7e07b83ea17b7629575f4173f">NVMCTRL_</a>:1;       </div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_b_m_a_s_k___type.html#a3e57c2ef1c3ffb36722f000cc1156824">  370</a></span>&#160;    uint32_t :29;              </div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;  } bit;                       </div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_b_m_a_s_k___type.html#a6b91636401516a477989a336376d7b40">  372</a></span>&#160;  uint32_t <a class="code" href="union_m_c_l_k___a_p_b_b_m_a_s_k___type.html#a6b91636401516a477989a336376d7b40">reg</a>;                </div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;} <a class="code" href="union_m_c_l_k___a_p_b_b_m_a_s_k___type.html">MCLK_APBBMASK_Type</a>;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga8c35b6e1cf5ad6b7de3361646bc0510f">  376</a></span>&#160;<span class="preprocessor">#define MCLK_APBBMASK_OFFSET        0x18         </span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga7784f1cdd1314b91b3004070e1fc4b8b">  377</a></span>&#160;<span class="preprocessor">#define MCLK_APBBMASK_RESETVALUE    0x00000007ul </span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaf21d2c3cd0e5edba8c2ad9db99d97a37">  379</a></span>&#160;<span class="preprocessor">#define MCLK_APBBMASK_USB_Pos       0            </span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaaf842d3fb3e5253ed4f5aa5022143020">  380</a></span>&#160;<span class="preprocessor">#define MCLK_APBBMASK_USB           (0x1ul &lt;&lt; MCLK_APBBMASK_USB_Pos)</span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga04d6d13ad8ea21c5493c88e22b64900b">  381</a></span>&#160;<span class="preprocessor">#define MCLK_APBBMASK_DSU_Pos       1            </span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gab5389d85bf558511dcf954f5e2eb47a2">  382</a></span>&#160;<span class="preprocessor">#define MCLK_APBBMASK_DSU           (0x1ul &lt;&lt; MCLK_APBBMASK_DSU_Pos)</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga00e3c7c7c317a8a1a2e828ed35e38993">  383</a></span>&#160;<span class="preprocessor">#define MCLK_APBBMASK_NVMCTRL_Pos   2            </span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga859d088ecae69a31dab834572749a8c3">  384</a></span>&#160;<span class="preprocessor">#define MCLK_APBBMASK_NVMCTRL       (0x1ul &lt;&lt; MCLK_APBBMASK_NVMCTRL_Pos)</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga17175a488d06a4b52abab2d654660456">  385</a></span>&#160;<span class="preprocessor">#define MCLK_APBBMASK_MASK          0x00000007ul </span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- MCLK_APBCMASK : (MCLK Offset: 0x1C) (R/W 32) APBC Mask -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html">  389</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#a7f752e2a4aea341fc1c4527dec0331c8">  391</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#a7f752e2a4aea341fc1c4527dec0331c8">SERCOM0_</a>:1;       </div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#a35d4d200a2fca19dafb79e160cb9cfe4">  392</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#a35d4d200a2fca19dafb79e160cb9cfe4">SERCOM1_</a>:1;       </div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#a9f690b6ba4218c30e75df7da4b973a4c">  393</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#a9f690b6ba4218c30e75df7da4b973a4c">SERCOM2_</a>:1;       </div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#ac1a45a02b28ed73cf4c26f7e65c051ba">  394</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#ac1a45a02b28ed73cf4c26f7e65c051ba">SERCOM3_</a>:1;       </div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#ad871ba6ef8c9fff3341a68764dcd8ba4">  395</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#ad871ba6ef8c9fff3341a68764dcd8ba4">SERCOM4_</a>:1;       </div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#a5d772bb5f5feb51aa287bbe308964404">  396</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#a5d772bb5f5feb51aa287bbe308964404">TCC0_</a>:1;          </div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#aaf23cacf1ec80847e7cfb6e6e7c28fe8">  397</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#aaf23cacf1ec80847e7cfb6e6e7c28fe8">TCC1_</a>:1;          </div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#a78a459cadc229c32542b9b9f096a29e8">  398</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#a78a459cadc229c32542b9b9f096a29e8">TCC2_</a>:1;          </div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#a49f4298f147ec256ceb0ac8cf4ccccbb">  399</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#a49f4298f147ec256ceb0ac8cf4ccccbb">TC0_</a>:1;           </div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#a24b09391ab0098dbc3a9451ea14f3451">  400</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#a24b09391ab0098dbc3a9451ea14f3451">TC1_</a>:1;           </div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#a43da0001d2cb4722c607360c463810cf">  401</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#a43da0001d2cb4722c607360c463810cf">TC2_</a>:1;           </div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#a83f891cea5394d213968ba3850ab3241">  402</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#a83f891cea5394d213968ba3850ab3241">TC3_</a>:1;           </div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#a52351e765d73b0f5b9f06b5887e451af">  403</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#a52351e765d73b0f5b9f06b5887e451af">DAC_</a>:1;           </div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#a927133b12220223eb50ea63c7fac78dc">  404</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#a927133b12220223eb50ea63c7fac78dc">AES_</a>:1;           </div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#ac29f8056d72b521267ef8976579c7d16">  405</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#ac29f8056d72b521267ef8976579c7d16">TRNG_</a>:1;          </div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#a3e57c2ef1c3ffb36722f000cc1156824">  406</a></span>&#160;    uint32_t :17;              </div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  } bit;                       </div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#a6b91636401516a477989a336376d7b40">  408</a></span>&#160;  uint32_t <a class="code" href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#a6b91636401516a477989a336376d7b40">reg</a>;                </div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;} <a class="code" href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html">MCLK_APBCMASK_Type</a>;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga9adc77e1bade5beba117c02998b80574">  412</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_OFFSET        0x1C         </span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gad844382addaec4552ab75518ff2d7e74">  413</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_RESETVALUE    0x00007FFFul </span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga374f42f8901b252860e3cc1d2624caf4">  415</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_SERCOM0_Pos   0            </span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga670e465e481f03a5589fc4ad7ae7a70f">  416</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_SERCOM0       (0x1ul &lt;&lt; MCLK_APBCMASK_SERCOM0_Pos)</span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga5b44931d7ee6f6e9db11c722308df358">  417</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_SERCOM1_Pos   1            </span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga98ec28736c0b1f9428ee9dfc1884eeff">  418</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_SERCOM1       (0x1ul &lt;&lt; MCLK_APBCMASK_SERCOM1_Pos)</span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga51332d6c4ece3ae0b4039bce69b8a7f7">  419</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_SERCOM2_Pos   2            </span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga36476aeaf42717c6869f54390f38c029">  420</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_SERCOM2       (0x1ul &lt;&lt; MCLK_APBCMASK_SERCOM2_Pos)</span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga883809e62bbb619e191cb3308acc7c75">  421</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_SERCOM3_Pos   3            </span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga2cc259b90f507ebd23fd2c8e8a27047d">  422</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_SERCOM3       (0x1ul &lt;&lt; MCLK_APBCMASK_SERCOM3_Pos)</span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga3ee8b25a7f394c894926c0912805650e">  423</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_SERCOM4_Pos   4            </span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga98799b3c9d94cc6222398c9452a74907">  424</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_SERCOM4       (0x1ul &lt;&lt; MCLK_APBCMASK_SERCOM4_Pos)</span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaa3256a05915a7aa02553f9661d4e15fa">  425</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TCC0_Pos      5            </span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gab312835922e01e936961833fbd6692c7">  426</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TCC0          (0x1ul &lt;&lt; MCLK_APBCMASK_TCC0_Pos)</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gac5b9251c80361f67ac79d6e263f17cd7">  427</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TCC1_Pos      6            </span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga3c4f3ae83b54444e0a1cc32ff8beb6bd">  428</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TCC1          (0x1ul &lt;&lt; MCLK_APBCMASK_TCC1_Pos)</span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga4f871f80238ad9bbb73e2f8656a9e59d">  429</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TCC2_Pos      7            </span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga19eb46ff025f9b876d0bb25038a441c9">  430</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TCC2          (0x1ul &lt;&lt; MCLK_APBCMASK_TCC2_Pos)</span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga30976456f5f57cca14ea304b64fbb220">  431</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TC0_Pos       8            </span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga8b882c1f33ac77c836a097fde5af2750">  432</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TC0           (0x1ul &lt;&lt; MCLK_APBCMASK_TC0_Pos)</span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga12bd13f669204099d5d88f711d740364">  433</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TC1_Pos       9            </span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gab0af8b41a1a97060adc66a720ee3f962">  434</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TC1           (0x1ul &lt;&lt; MCLK_APBCMASK_TC1_Pos)</span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga0e802290cbae7f31b5402ede4c2f5eef">  435</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TC2_Pos       10           </span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga485c02ada631ef44890736e3ee932ac9">  436</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TC2           (0x1ul &lt;&lt; MCLK_APBCMASK_TC2_Pos)</span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga1802cf9fe564bf6d91ed88729fb9ae78">  437</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TC3_Pos       11           </span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gabf583e8c4680e3fd537f73e3aad520b5">  438</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TC3           (0x1ul &lt;&lt; MCLK_APBCMASK_TC3_Pos)</span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gabadc45c03b50f2e6ace929a858401219">  439</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_DAC_Pos       12           </span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaa21b35aa90994641cd5d7f356b1186f8">  440</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_DAC           (0x1ul &lt;&lt; MCLK_APBCMASK_DAC_Pos)</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gafe03bc583599946038f7e2de91be340c">  441</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_AES_Pos       13           </span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga2ba4d5128ce2cd738d9019fa127815e0">  442</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_AES           (0x1ul &lt;&lt; MCLK_APBCMASK_AES_Pos)</span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga398240eb1bf125624011e74222087b4f">  443</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TRNG_Pos      14           </span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga1a40fe05d77739123054498e7b303d3b">  444</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TRNG          (0x1ul &lt;&lt; MCLK_APBCMASK_TRNG_Pos)</span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaecd8f6d7a986889c2f43a65a506bd42e">  445</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_MASK          0x00007FFFul </span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- MCLK_APBDMASK : (MCLK Offset: 0x20) (R/W 32) APBD Mask -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_d_m_a_s_k___type.html">  449</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_d_m_a_s_k___type.html#a986c1b4829e0f41b25a30a9eb0b97646">  451</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_p_b_d_m_a_s_k___type.html#a986c1b4829e0f41b25a30a9eb0b97646">EVSYS_</a>:1;         </div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_d_m_a_s_k___type.html#a19cb7399f5a37ca19f59c1c61957ed6f">  452</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_p_b_d_m_a_s_k___type.html#a19cb7399f5a37ca19f59c1c61957ed6f">SERCOM5_</a>:1;       </div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_d_m_a_s_k___type.html#a6b5b1d2d731fafc45f9396cb41b8c4f5">  453</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_p_b_d_m_a_s_k___type.html#a6b5b1d2d731fafc45f9396cb41b8c4f5">TC4_</a>:1;           </div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_d_m_a_s_k___type.html#a33c36a1eeac0f6b9f241851937e55073">  454</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_p_b_d_m_a_s_k___type.html#a33c36a1eeac0f6b9f241851937e55073">ADC_</a>:1;           </div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_d_m_a_s_k___type.html#a199d422c0272cd97381a6a4d29c48d5c">  455</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_p_b_d_m_a_s_k___type.html#a199d422c0272cd97381a6a4d29c48d5c">AC_</a>:1;            </div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_d_m_a_s_k___type.html#a73bc38d2352e61cf3cf0222b88fab621">  456</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_p_b_d_m_a_s_k___type.html#a73bc38d2352e61cf3cf0222b88fab621">PTC_</a>:1;           </div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_d_m_a_s_k___type.html#a411fcaa81b56d7d99742ef4438c5f6b2">  457</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_p_b_d_m_a_s_k___type.html#a411fcaa81b56d7d99742ef4438c5f6b2">OPAMP_</a>:1;         </div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_d_m_a_s_k___type.html#a5e52e67217232b456e68193c90d8ff93">  458</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_p_b_d_m_a_s_k___type.html#a5e52e67217232b456e68193c90d8ff93">CCL_</a>:1;           </div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_d_m_a_s_k___type.html#a3e57c2ef1c3ffb36722f000cc1156824">  459</a></span>&#160;    uint32_t :24;              </div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  } bit;                       </div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_d_m_a_s_k___type.html#a6b91636401516a477989a336376d7b40">  461</a></span>&#160;  uint32_t <a class="code" href="union_m_c_l_k___a_p_b_d_m_a_s_k___type.html#a6b91636401516a477989a336376d7b40">reg</a>;                </div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;} <a class="code" href="union_m_c_l_k___a_p_b_d_m_a_s_k___type.html">MCLK_APBDMASK_Type</a>;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;</div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga7a00f8f628fc059b0ffcc36d2343c212">  465</a></span>&#160;<span class="preprocessor">#define MCLK_APBDMASK_OFFSET        0x20         </span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaffe228d4015871770d9c2ac2d3e23349">  466</a></span>&#160;<span class="preprocessor">#define MCLK_APBDMASK_RESETVALUE    0x000000FFul </span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga910bc2de1962da4cbea78c349a2f2b7e">  468</a></span>&#160;<span class="preprocessor">#define MCLK_APBDMASK_EVSYS_Pos     0            </span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga826a7d1fcf9eee631511c46344039c7d">  469</a></span>&#160;<span class="preprocessor">#define MCLK_APBDMASK_EVSYS         (0x1ul &lt;&lt; MCLK_APBDMASK_EVSYS_Pos)</span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga0860f3d77409f156d996a776493af3a9">  470</a></span>&#160;<span class="preprocessor">#define MCLK_APBDMASK_SERCOM5_Pos   1            </span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga1fe54d279cd69d48baff8dfd429f3169">  471</a></span>&#160;<span class="preprocessor">#define MCLK_APBDMASK_SERCOM5       (0x1ul &lt;&lt; MCLK_APBDMASK_SERCOM5_Pos)</span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga7d13025b086bcd8480dbf86f5f1b777f">  472</a></span>&#160;<span class="preprocessor">#define MCLK_APBDMASK_TC4_Pos       2            </span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gab6acdfbe094d9b0e4f69bbff979f64e6">  473</a></span>&#160;<span class="preprocessor">#define MCLK_APBDMASK_TC4           (0x1ul &lt;&lt; MCLK_APBDMASK_TC4_Pos)</span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga82ab9cf32c337d1ebb62297a5a4ef23b">  474</a></span>&#160;<span class="preprocessor">#define MCLK_APBDMASK_ADC_Pos       3            </span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga1c4a96831e7097762131640ea3a2a18d">  475</a></span>&#160;<span class="preprocessor">#define MCLK_APBDMASK_ADC           (0x1ul &lt;&lt; MCLK_APBDMASK_ADC_Pos)</span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga60557062e19bd94f9b08ee6e6b97f9dc">  476</a></span>&#160;<span class="preprocessor">#define MCLK_APBDMASK_AC_Pos        4            </span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gacff1b48dd89483139c8429e50eac4928">  477</a></span>&#160;<span class="preprocessor">#define MCLK_APBDMASK_AC            (0x1ul &lt;&lt; MCLK_APBDMASK_AC_Pos)</span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga316b3e3d84370e9142e997abf7224527">  478</a></span>&#160;<span class="preprocessor">#define MCLK_APBDMASK_PTC_Pos       5            </span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaf57c394f5082ccebc06ecd7d7c2a161b">  479</a></span>&#160;<span class="preprocessor">#define MCLK_APBDMASK_PTC           (0x1ul &lt;&lt; MCLK_APBDMASK_PTC_Pos)</span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga9519c2ae50777e3ebcb13ccf4bb9f562">  480</a></span>&#160;<span class="preprocessor">#define MCLK_APBDMASK_OPAMP_Pos     6            </span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga8d5ae02e51db6550b623552311d738c6">  481</a></span>&#160;<span class="preprocessor">#define MCLK_APBDMASK_OPAMP         (0x1ul &lt;&lt; MCLK_APBDMASK_OPAMP_Pos)</span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gadd0703ea141f13c69460177cd037090b">  482</a></span>&#160;<span class="preprocessor">#define MCLK_APBDMASK_CCL_Pos       7            </span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga184b441b35c401bb44ea57cc32168b8b">  483</a></span>&#160;<span class="preprocessor">#define MCLK_APBDMASK_CCL           (0x1ul &lt;&lt; MCLK_APBDMASK_CCL_Pos)</span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gad7749cd8272a2d7fdb3faaeaa99e5268">  484</a></span>&#160;<span class="preprocessor">#define MCLK_APBDMASK_MASK          0x000000FFul </span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- MCLK_APBEMASK : (MCLK Offset: 0x24) (R/W 32) APBE Mask -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_e_m_a_s_k___type.html">  488</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_e_m_a_s_k___type.html#a95a5e431feaf9d0ba22b8dee765aaef5">  490</a></span>&#160;    uint32_t <a class="code" href="union_m_c_l_k___a_p_b_e_m_a_s_k___type.html#a95a5e431feaf9d0ba22b8dee765aaef5">PAC_</a>:1;           </div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_e_m_a_s_k___type.html#a3e57c2ef1c3ffb36722f000cc1156824">  491</a></span>&#160;    uint32_t :31;              </div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  } bit;                       </div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="union_m_c_l_k___a_p_b_e_m_a_s_k___type.html#a6b91636401516a477989a336376d7b40">  493</a></span>&#160;  uint32_t <a class="code" href="union_m_c_l_k___a_p_b_e_m_a_s_k___type.html#a6b91636401516a477989a336376d7b40">reg</a>;                </div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;} <a class="code" href="union_m_c_l_k___a_p_b_e_m_a_s_k___type.html">MCLK_APBEMASK_Type</a>;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga55abce5cac818f3855f42fb5f7466225">  497</a></span>&#160;<span class="preprocessor">#define MCLK_APBEMASK_OFFSET        0x24         </span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gadc53205cf8aae62a6f0aaa180cfc2da2">  498</a></span>&#160;<span class="preprocessor">#define MCLK_APBEMASK_RESETVALUE    0x00000009ul </span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga353e18deab55ff7de5b4294c60185ed8">  500</a></span>&#160;<span class="preprocessor">#define MCLK_APBEMASK_PAC_Pos       0            </span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga766c196f627ecd3887e8ce1c722bec50">  501</a></span>&#160;<span class="preprocessor">#define MCLK_APBEMASK_PAC           (0x1ul &lt;&lt; MCLK_APBEMASK_PAC_Pos)</span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga694a5d6189623d9209e267eae49ddb58">  502</a></span>&#160;<span class="preprocessor">#define MCLK_APBEMASK_MASK          0x00000001ul </span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="struct_mclk.html">  506</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="struct_mclk.html#a0895fccbb14a34b19b901c1d4202a4c3">  507</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_m_c_l_k___c_t_r_l_a___type.html">MCLK_CTRLA_Type</a>           <a class="code" href="struct_mclk.html#a0895fccbb14a34b19b901c1d4202a4c3">CTRLA</a>;       </div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="struct_mclk.html#ac992505069fdcfeca85cb25d49683ad8">  508</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_m_c_l_k___i_n_t_e_n_c_l_r___type.html">MCLK_INTENCLR_Type</a>        <a class="code" href="struct_mclk.html#ac992505069fdcfeca85cb25d49683ad8">INTENCLR</a>;    </div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="struct_mclk.html#a2d64d9e8e151bc2549aef1a6ba44b560">  509</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_m_c_l_k___i_n_t_e_n_s_e_t___type.html">MCLK_INTENSET_Type</a>        <a class="code" href="struct_mclk.html#a2d64d9e8e151bc2549aef1a6ba44b560">INTENSET</a>;    </div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="struct_mclk.html#a43fdc2e63cfacb5039f1ccaade7f79aa">  510</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_m_c_l_k___i_n_t_f_l_a_g___type.html">MCLK_INTFLAG_Type</a>         <a class="code" href="struct_mclk.html#a43fdc2e63cfacb5039f1ccaade7f79aa">INTFLAG</a>;     </div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="struct_mclk.html#ae8f526f04e70df9830208f8851495bd6">  511</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_m_c_l_k___c_p_u_d_i_v___type.html">MCLK_CPUDIV_Type</a>          <a class="code" href="struct_mclk.html#ae8f526f04e70df9830208f8851495bd6">CPUDIV</a>;      </div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="struct_mclk.html#a2b5f05f5b4db794b124c33ed189c33f3">  512</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_m_c_l_k___l_p_d_i_v___type.html">MCLK_LPDIV_Type</a>           <a class="code" href="struct_mclk.html#a2b5f05f5b4db794b124c33ed189c33f3">LPDIV</a>;       </div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="struct_mclk.html#a49f1e0f237d5cfca439551754f65f69a">  513</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_m_c_l_k___b_u_p_d_i_v___type.html">MCLK_BUPDIV_Type</a>          <a class="code" href="struct_mclk.html#a49f1e0f237d5cfca439551754f65f69a">BUPDIV</a>;      </div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="struct_mclk.html#a733cf8920c24eb393645f5a658383a9e">  514</a></span>&#160;       <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved1[0x9];</div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="struct_mclk.html#a1a09e896dbb4c37a1f8f598863e4c13b">  515</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_m_c_l_k___a_h_b_m_a_s_k___type.html">MCLK_AHBMASK_Type</a>         <a class="code" href="struct_mclk.html#a1a09e896dbb4c37a1f8f598863e4c13b">AHBMASK</a>;     </div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="struct_mclk.html#a7cd8748a2ad9c588e3d7d32a124aa135">  516</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html">MCLK_APBAMASK_Type</a>        <a class="code" href="struct_mclk.html#a7cd8748a2ad9c588e3d7d32a124aa135">APBAMASK</a>;    </div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="struct_mclk.html#ad4e2209b679e442be945b743129069d8">  517</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_m_c_l_k___a_p_b_b_m_a_s_k___type.html">MCLK_APBBMASK_Type</a>        <a class="code" href="struct_mclk.html#ad4e2209b679e442be945b743129069d8">APBBMASK</a>;    </div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="struct_mclk.html#a839b15aa233f904e91322271f843f335">  518</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html">MCLK_APBCMASK_Type</a>        <a class="code" href="struct_mclk.html#a839b15aa233f904e91322271f843f335">APBCMASK</a>;    </div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="struct_mclk.html#a7de1e09e811dde9413fbe6ed63b74630">  519</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_m_c_l_k___a_p_b_d_m_a_s_k___type.html">MCLK_APBDMASK_Type</a>        <a class="code" href="struct_mclk.html#a7de1e09e811dde9413fbe6ed63b74630">APBDMASK</a>;    </div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="struct_mclk.html#a8fe4f5e6c5fd7b7230a80f22078b097c">  520</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_m_c_l_k___a_p_b_e_m_a_s_k___type.html">MCLK_APBEMASK_Type</a>        <a class="code" href="struct_mclk.html#a8fe4f5e6c5fd7b7230a80f22078b097c">APBEMASK</a>;    </div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;} <a class="code" href="struct_mclk.html">Mclk</a>;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAML21_MCLK_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="union_m_c_l_k___a_p_b_a_m_a_s_k___type_html_a0e3bd06a8211c50118383fa66dd002b5"><div class="ttname"><a href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html#a0e3bd06a8211c50118383fa66dd002b5">MCLK_APBAMASK_Type::TAL_</a></div><div class="ttdeci">uint32_t TAL_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00327">mclk_100.h:327</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_h_b_m_a_s_k___type_html_a65c9248450d46a24abd35984c4e34850"><div class="ttname"><a href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#a65c9248450d46a24abd35984c4e34850">MCLK_AHBMASK_Type::HPB1_</a></div><div class="ttdeci">uint32_t HPB1_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00249">mclk_100.h:249</a></div></div>
<div class="ttc" id="union_m_c_l_k___i_n_t_f_l_a_g___type_html_a5b4208c6f4c4a4290c4f2804d1eb1d5b"><div class="ttname"><a href="union_m_c_l_k___i_n_t_f_l_a_g___type.html#a5b4208c6f4c4a4290c4f2804d1eb1d5b">MCLK_INTFLAG_Type::uint8_t</a></div><div class="ttdeci">__I uint8_t</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00127">mclk_100.h:127</a></div></div>
<div class="ttc" id="union_m_c_l_k___c_t_r_l_a___type_html_a9428adc9af4653a2050e2536b55dec8d"><div class="ttname"><a href="union_m_c_l_k___c_t_r_l_a___type.html#a9428adc9af4653a2050e2536b55dec8d">MCLK_CTRLA_Type::reg</a></div><div class="ttdeci">uint8_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00066">mclk_100.h:66</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_d_m_a_s_k___type_html_a6b91636401516a477989a336376d7b40"><div class="ttname"><a href="union_m_c_l_k___a_p_b_d_m_a_s_k___type.html#a6b91636401516a477989a336376d7b40">MCLK_APBDMASK_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00461">mclk_100.h:461</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_c_m_a_s_k___type_html_ac29f8056d72b521267ef8976579c7d16"><div class="ttname"><a href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#ac29f8056d72b521267ef8976579c7d16">MCLK_APBCMASK_Type::TRNG_</a></div><div class="ttdeci">uint32_t TRNG_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00405">mclk_100.h:405</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_c_m_a_s_k___type_html_a24b09391ab0098dbc3a9451ea14f3451"><div class="ttname"><a href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#a24b09391ab0098dbc3a9451ea14f3451">MCLK_APBCMASK_Type::TC1_</a></div><div class="ttdeci">uint32_t TC1_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00400">mclk_100.h:400</a></div></div>
<div class="ttc" id="struct_mclk_html_a839b15aa233f904e91322271f843f335"><div class="ttname"><a href="struct_mclk.html#a839b15aa233f904e91322271f843f335">Mclk::APBCMASK</a></div><div class="ttdeci">__IO MCLK_APBCMASK_Type APBCMASK</div><div class="ttdoc">Offset: 0x1C (R/W 32) APBC Mask. </div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00518">mclk_100.h:518</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_h_b_m_a_s_k___type_html_aeee96d5de59938f2bfcf5b6c4b9427bf"><div class="ttname"><a href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#aeee96d5de59938f2bfcf5b6c4b9427bf">MCLK_AHBMASK_Type::HMCRAMCHS_HMATRIXLP2HMCRAMCHSBRIDGE_</a></div><div class="ttdeci">uint32_t HMCRAMCHS_HMATRIXLP2HMCRAMCHSBRIDGE_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00266">mclk_100.h:266</a></div></div>
<div class="ttc" id="struct_mclk_html_a2b5f05f5b4db794b124c33ed189c33f3"><div class="ttname"><a href="struct_mclk.html#a2b5f05f5b4db794b124c33ed189c33f3">Mclk::LPDIV</a></div><div class="ttdeci">__IO MCLK_LPDIV_Type LPDIV</div><div class="ttdoc">Offset: 0x05 (R/W 8) Low-Power Clock Division. </div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00512">mclk_100.h:512</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_b_m_a_s_k___type_html_a6b91636401516a477989a336376d7b40"><div class="ttname"><a href="union_m_c_l_k___a_p_b_b_m_a_s_k___type.html#a6b91636401516a477989a336376d7b40">MCLK_APBBMASK_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00372">mclk_100.h:372</a></div></div>
<div class="ttc" id="union_m_c_l_k___b_u_p_d_i_v___type_html_aadb1690f336aafd107e8305e46bba3cc"><div class="ttname"><a href="union_m_c_l_k___b_u_p_d_i_v___type.html#aadb1690f336aafd107e8305e46bba3cc">MCLK_BUPDIV_Type::BUPDIV</a></div><div class="ttdeci">uint8_t BUPDIV</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00214">mclk_100.h:214</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_c_m_a_s_k___type_html_a927133b12220223eb50ea63c7fac78dc"><div class="ttname"><a href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#a927133b12220223eb50ea63c7fac78dc">MCLK_APBCMASK_Type::AES_</a></div><div class="ttdeci">uint32_t AES_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00404">mclk_100.h:404</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_c_m_a_s_k___type_html_a7f752e2a4aea341fc1c4527dec0331c8"><div class="ttname"><a href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#a7f752e2a4aea341fc1c4527dec0331c8">MCLK_APBCMASK_Type::SERCOM0_</a></div><div class="ttdeci">uint32_t SERCOM0_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00391">mclk_100.h:391</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_a_m_a_s_k___type_html_a8b90b26e155f8e9255d70e622696b003"><div class="ttname"><a href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html#a8b90b26e155f8e9255d70e622696b003">MCLK_APBAMASK_Type::OSCCTRL_</a></div><div class="ttdeci">uint32_t OSCCTRL_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00319">mclk_100.h:319</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_a_m_a_s_k___type_html_a5fa77c1db97fe0df27405877ad32cbe0"><div class="ttname"><a href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html#a5fa77c1db97fe0df27405877ad32cbe0">MCLK_APBAMASK_Type::PM_</a></div><div class="ttdeci">uint32_t PM_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00316">mclk_100.h:316</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_h_b_m_a_s_k___type_html"><div class="ttname"><a href="union_m_c_l_k___a_h_b_m_a_s_k___type.html">MCLK_AHBMASK_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00246">mclk_100.h:246</a></div></div>
<div class="ttc" id="union_m_c_l_k___c_t_r_l_a___type_html"><div class="ttname"><a href="union_m_c_l_k___c_t_r_l_a___type.html">MCLK_CTRLA_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00058">mclk_100.h:58</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_h_b_m_a_s_k___type_html_a724689d6c4fa35b29f257a0c6f3ceb80"><div class="ttname"><a href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#a724689d6c4fa35b29f257a0c6f3ceb80">MCLK_AHBMASK_Type::DSU_</a></div><div class="ttdeci">uint32_t DSU_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00253">mclk_100.h:253</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_a_m_a_s_k___type_html_a1018e7269a2e0ff9da32670da3f8d21a"><div class="ttname"><a href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html#a1018e7269a2e0ff9da32670da3f8d21a">MCLK_APBAMASK_Type::EIC_</a></div><div class="ttdeci">uint32_t EIC_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00325">mclk_100.h:325</a></div></div>
<div class="ttc" id="struct_mclk_html_ae8f526f04e70df9830208f8851495bd6"><div class="ttname"><a href="struct_mclk.html#ae8f526f04e70df9830208f8851495bd6">Mclk::CPUDIV</a></div><div class="ttdeci">__IO MCLK_CPUDIV_Type CPUDIV</div><div class="ttdoc">Offset: 0x04 (R/W 8) CPU Clock Division. </div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00511">mclk_100.h:511</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_h_b_m_a_s_k___type_html_a6b91636401516a477989a336376d7b40"><div class="ttname"><a href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#a6b91636401516a477989a336376d7b40">MCLK_AHBMASK_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00269">mclk_100.h:269</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_b_m_a_s_k___type_html_a6de823b7e07b83ea17b7629575f4173f"><div class="ttname"><a href="union_m_c_l_k___a_p_b_b_m_a_s_k___type.html#a6de823b7e07b83ea17b7629575f4173f">MCLK_APBBMASK_Type::NVMCTRL_</a></div><div class="ttdeci">uint32_t NVMCTRL_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00369">mclk_100.h:369</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_c_m_a_s_k___type_html_ac1a45a02b28ed73cf4c26f7e65c051ba"><div class="ttname"><a href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#ac1a45a02b28ed73cf4c26f7e65c051ba">MCLK_APBCMASK_Type::SERCOM3_</a></div><div class="ttdeci">uint32_t SERCOM3_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00394">mclk_100.h:394</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_h_b_m_a_s_k___type_html_a957986a4bb24cfae188458cf16e01e2d"><div class="ttname"><a href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#a957986a4bb24cfae188458cf16e01e2d">MCLK_AHBMASK_Type::NVMCTRL_PICACHU_</a></div><div class="ttdeci">uint32_t NVMCTRL_PICACHU_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00262">mclk_100.h:262</a></div></div>
<div class="ttc" id="union_m_c_l_k___i_n_t_f_l_a_g___type_html"><div class="ttname"><a href="union_m_c_l_k___i_n_t_f_l_a_g___type.html">MCLK_INTFLAG_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00123">mclk_100.h:123</a></div></div>
<div class="ttc" id="union_m_c_l_k___l_p_d_i_v___type_html"><div class="ttname"><a href="union_m_c_l_k___l_p_d_i_v___type.html">MCLK_LPDIV_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00178">mclk_100.h:178</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_ga0d957f1433aaf5d70e4dc2b68288442d"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a></div><div class="ttdeci">volatile const uint8_t RoReg8</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00070">samd21e15a.h:70</a></div></div>
<div class="ttc" id="union_m_c_l_k___b_u_p_d_i_v___type_html_a9428adc9af4653a2050e2536b55dec8d"><div class="ttname"><a href="union_m_c_l_k___b_u_p_d_i_v___type.html#a9428adc9af4653a2050e2536b55dec8d">MCLK_BUPDIV_Type::reg</a></div><div class="ttdeci">uint8_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00216">mclk_100.h:216</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_a_m_a_s_k___type_html_a4c0762b7a3a3b30f9174bc6e1f418319"><div class="ttname"><a href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html#a4c0762b7a3a3b30f9174bc6e1f418319">MCLK_APBAMASK_Type::OSC32KCTRL_</a></div><div class="ttdeci">uint32_t OSC32KCTRL_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00320">mclk_100.h:320</a></div></div>
<div class="ttc" id="core__cm0_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00210">core_cm0.h:210</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_c_m_a_s_k___type_html_a43da0001d2cb4722c607360c463810cf"><div class="ttname"><a href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#a43da0001d2cb4722c607360c463810cf">MCLK_APBCMASK_Type::TC2_</a></div><div class="ttdeci">uint32_t TC2_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00401">mclk_100.h:401</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_d_m_a_s_k___type_html_a199d422c0272cd97381a6a4d29c48d5c"><div class="ttname"><a href="union_m_c_l_k___a_p_b_d_m_a_s_k___type.html#a199d422c0272cd97381a6a4d29c48d5c">MCLK_APBDMASK_Type::AC_</a></div><div class="ttdeci">uint32_t AC_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00455">mclk_100.h:455</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_d_m_a_s_k___type_html_a986c1b4829e0f41b25a30a9eb0b97646"><div class="ttname"><a href="union_m_c_l_k___a_p_b_d_m_a_s_k___type.html#a986c1b4829e0f41b25a30a9eb0b97646">MCLK_APBDMASK_Type::EVSYS_</a></div><div class="ttdeci">uint32_t EVSYS_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00451">mclk_100.h:451</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_h_b_m_a_s_k___type_html_ada67521c96f7b467d5c6ccbd2fdd7d4d"><div class="ttname"><a href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#ada67521c96f7b467d5c6ccbd2fdd7d4d">MCLK_AHBMASK_Type::H2LBRIDGES_H_</a></div><div class="ttdeci">uint32_t H2LBRIDGES_H_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00264">mclk_100.h:264</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_a_m_a_s_k___type_html_a07694f427f3aca3a59a50ebe9f8482c5"><div class="ttname"><a href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html#a07694f427f3aca3a59a50ebe9f8482c5">MCLK_APBAMASK_Type::RSTC_</a></div><div class="ttdeci">uint32_t RSTC_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00318">mclk_100.h:318</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_c_m_a_s_k___type_html_a83f891cea5394d213968ba3850ab3241"><div class="ttname"><a href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#a83f891cea5394d213968ba3850ab3241">MCLK_APBCMASK_Type::TC3_</a></div><div class="ttdeci">uint32_t TC3_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00402">mclk_100.h:402</a></div></div>
<div class="ttc" id="union_m_c_l_k___i_n_t_e_n_s_e_t___type_html_a9428adc9af4653a2050e2536b55dec8d"><div class="ttname"><a href="union_m_c_l_k___i_n_t_e_n_s_e_t___type.html#a9428adc9af4653a2050e2536b55dec8d">MCLK_INTENSET_Type::reg</a></div><div class="ttdeci">uint8_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00108">mclk_100.h:108</a></div></div>
<div class="ttc" id="union_m_c_l_k___i_n_t_e_n_c_l_r___type_html"><div class="ttname"><a href="union_m_c_l_k___i_n_t_e_n_c_l_r___type.html">MCLK_INTENCLR_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00081">mclk_100.h:81</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_h_b_m_a_s_k___type_html_ae77ce6f59c35c88ea05ef92a25090acc"><div class="ttname"><a href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#ae77ce6f59c35c88ea05ef92a25090acc">MCLK_AHBMASK_Type::USB_</a></div><div class="ttdeci">uint32_t USB_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00259">mclk_100.h:259</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_c_m_a_s_k___type_html_a5d772bb5f5feb51aa287bbe308964404"><div class="ttname"><a href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#a5d772bb5f5feb51aa287bbe308964404">MCLK_APBCMASK_Type::TCC0_</a></div><div class="ttdeci">uint32_t TCC0_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00396">mclk_100.h:396</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_h_b_m_a_s_k___type_html_af0d15072b1bd2ce25c815c84b4ebdcb8"><div class="ttname"><a href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#af0d15072b1bd2ce25c815c84b4ebdcb8">MCLK_AHBMASK_Type::HPB2_</a></div><div class="ttdeci">uint32_t HPB2_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00250">mclk_100.h:250</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_h_b_m_a_s_k___type_html_a6de823b7e07b83ea17b7629575f4173f"><div class="ttname"><a href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#a6de823b7e07b83ea17b7629575f4173f">MCLK_AHBMASK_Type::NVMCTRL_</a></div><div class="ttdeci">uint32_t NVMCTRL_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00255">mclk_100.h:255</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_d_m_a_s_k___type_html_a6b5b1d2d731fafc45f9396cb41b8c4f5"><div class="ttname"><a href="union_m_c_l_k___a_p_b_d_m_a_s_k___type.html#a6b5b1d2d731fafc45f9396cb41b8c4f5">MCLK_APBDMASK_Type::TC4_</a></div><div class="ttdeci">uint32_t TC4_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00453">mclk_100.h:453</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_d_m_a_s_k___type_html_a19cb7399f5a37ca19f59c1c61957ed6f"><div class="ttname"><a href="union_m_c_l_k___a_p_b_d_m_a_s_k___type.html#a19cb7399f5a37ca19f59c1c61957ed6f">MCLK_APBDMASK_Type::SERCOM5_</a></div><div class="ttdeci">uint32_t SERCOM5_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00452">mclk_100.h:452</a></div></div>
<div class="ttc" id="struct_mclk_html_a1a09e896dbb4c37a1f8f598863e4c13b"><div class="ttname"><a href="struct_mclk.html#a1a09e896dbb4c37a1f8f598863e4c13b">Mclk::AHBMASK</a></div><div class="ttdeci">__IO MCLK_AHBMASK_Type AHBMASK</div><div class="ttdoc">Offset: 0x10 (R/W 32) AHB Mask. </div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00515">mclk_100.h:515</a></div></div>
<div class="ttc" id="core__cm0_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00213">core_cm0.h:213</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_a_m_a_s_k___type_html_a6b91636401516a477989a336376d7b40"><div class="ttname"><a href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html#a6b91636401516a477989a336376d7b40">MCLK_APBAMASK_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00330">mclk_100.h:330</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_h_b_m_a_s_k___type_html_a95a5e431feaf9d0ba22b8dee765aaef5"><div class="ttname"><a href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#a95a5e431feaf9d0ba22b8dee765aaef5">MCLK_AHBMASK_Type::PAC_</a></div><div class="ttdeci">uint32_t PAC_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00261">mclk_100.h:261</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_d_m_a_s_k___type_html_a73bc38d2352e61cf3cf0222b88fab621"><div class="ttname"><a href="union_m_c_l_k___a_p_b_d_m_a_s_k___type.html#a73bc38d2352e61cf3cf0222b88fab621">MCLK_APBDMASK_Type::PTC_</a></div><div class="ttdeci">uint32_t PTC_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00456">mclk_100.h:456</a></div></div>
<div class="ttc" id="struct_mclk_html_a0895fccbb14a34b19b901c1d4202a4c3"><div class="ttname"><a href="struct_mclk.html#a0895fccbb14a34b19b901c1d4202a4c3">Mclk::CTRLA</a></div><div class="ttdeci">__IO MCLK_CTRLA_Type CTRLA</div><div class="ttdoc">Offset: 0x00 (R/W 8) Control A. </div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00507">mclk_100.h:507</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_b_m_a_s_k___type_html_ae77ce6f59c35c88ea05ef92a25090acc"><div class="ttname"><a href="union_m_c_l_k___a_p_b_b_m_a_s_k___type.html#ae77ce6f59c35c88ea05ef92a25090acc">MCLK_APBBMASK_Type::USB_</a></div><div class="ttdeci">uint32_t USB_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00367">mclk_100.h:367</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_a_m_a_s_k___type_html_a8ade88d2d592f4d181ed0639b82b8199"><div class="ttname"><a href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html#a8ade88d2d592f4d181ed0639b82b8199">MCLK_APBAMASK_Type::RTC_</a></div><div class="ttdeci">uint32_t RTC_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00324">mclk_100.h:324</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_a_m_a_s_k___type_html_a11e26091ee645673dbb659d81cf3b0ad"><div class="ttname"><a href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html#a11e26091ee645673dbb659d81cf3b0ad">MCLK_APBAMASK_Type::GCLK_</a></div><div class="ttdeci">uint32_t GCLK_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00322">mclk_100.h:322</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_h_b_m_a_s_k___type_html_acb372373872b1e6bed69c98add6257a5"><div class="ttname"><a href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#acb372373872b1e6bed69c98add6257a5">MCLK_AHBMASK_Type::HMCRAMCHS_</a></div><div class="ttdeci">uint32_t HMCRAMCHS_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00256">mclk_100.h:256</a></div></div>
<div class="ttc" id="struct_mclk_html_ad4e2209b679e442be945b743129069d8"><div class="ttname"><a href="struct_mclk.html#ad4e2209b679e442be945b743129069d8">Mclk::APBBMASK</a></div><div class="ttdeci">__IO MCLK_APBBMASK_Type APBBMASK</div><div class="ttdoc">Offset: 0x18 (R/W 32) APBB Mask. </div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00517">mclk_100.h:517</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_h_b_m_a_s_k___type_html_a69fe9a7d6aadcd69892786d179c13f95"><div class="ttname"><a href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#a69fe9a7d6aadcd69892786d179c13f95">MCLK_AHBMASK_Type::L2HBRIDGES_H_</a></div><div class="ttdeci">uint32_t L2HBRIDGES_H_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00263">mclk_100.h:263</a></div></div>
<div class="ttc" id="struct_mclk_html_a49f1e0f237d5cfca439551754f65f69a"><div class="ttname"><a href="struct_mclk.html#a49f1e0f237d5cfca439551754f65f69a">Mclk::BUPDIV</a></div><div class="ttdeci">__IO MCLK_BUPDIV_Type BUPDIV</div><div class="ttdoc">Offset: 0x06 (R/W 8) Backup Clock Division. </div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00513">mclk_100.h:513</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_b_m_a_s_k___type_html"><div class="ttname"><a href="union_m_c_l_k___a_p_b_b_m_a_s_k___type.html">MCLK_APBBMASK_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00365">mclk_100.h:365</a></div></div>
<div class="ttc" id="struct_mclk_html_ac992505069fdcfeca85cb25d49683ad8"><div class="ttname"><a href="struct_mclk.html#ac992505069fdcfeca85cb25d49683ad8">Mclk::INTENCLR</a></div><div class="ttdeci">__IO MCLK_INTENCLR_Type INTENCLR</div><div class="ttdoc">Offset: 0x01 (R/W 8) Interrupt Enable Clear. </div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00508">mclk_100.h:508</a></div></div>
<div class="ttc" id="union_m_c_l_k___i_n_t_e_n_c_l_r___type_html_a6fa2e64d50a6757365855602630ae32e"><div class="ttname"><a href="union_m_c_l_k___i_n_t_e_n_c_l_r___type.html#a6fa2e64d50a6757365855602630ae32e">MCLK_INTENCLR_Type::CFD</a></div><div class="ttdeci">uint8_t CFD</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00084">mclk_100.h:84</a></div></div>
<div class="ttc" id="union_m_c_l_k___i_n_t_e_n_s_e_t___type_html"><div class="ttname"><a href="union_m_c_l_k___i_n_t_e_n_s_e_t___type.html">MCLK_INTENSET_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00102">mclk_100.h:102</a></div></div>
<div class="ttc" id="struct_mclk_html_a2d64d9e8e151bc2549aef1a6ba44b560"><div class="ttname"><a href="struct_mclk.html#a2d64d9e8e151bc2549aef1a6ba44b560">Mclk::INTENSET</a></div><div class="ttdeci">__IO MCLK_INTENSET_Type INTENSET</div><div class="ttdoc">Offset: 0x02 (R/W 8) Interrupt Enable Set. </div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00509">mclk_100.h:509</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_d_m_a_s_k___type_html_a5e52e67217232b456e68193c90d8ff93"><div class="ttname"><a href="union_m_c_l_k___a_p_b_d_m_a_s_k___type.html#a5e52e67217232b456e68193c90d8ff93">MCLK_APBDMASK_Type::CCL_</a></div><div class="ttdeci">uint32_t CCL_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00458">mclk_100.h:458</a></div></div>
<div class="ttc" id="union_m_c_l_k___b_u_p_d_i_v___type_html"><div class="ttname"><a href="union_m_c_l_k___b_u_p_d_i_v___type.html">MCLK_BUPDIV_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00212">mclk_100.h:212</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_c_m_a_s_k___type_html_a49f4298f147ec256ceb0ac8cf4ccccbb"><div class="ttname"><a href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#a49f4298f147ec256ceb0ac8cf4ccccbb">MCLK_APBCMASK_Type::TC0_</a></div><div class="ttdeci">uint32_t TC0_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00399">mclk_100.h:399</a></div></div>
<div class="ttc" id="union_m_c_l_k___i_n_t_f_l_a_g___type_html_a54e316d63799aae8503412053ff1b359"><div class="ttname"><a href="union_m_c_l_k___i_n_t_f_l_a_g___type.html#a54e316d63799aae8503412053ff1b359">MCLK_INTFLAG_Type::CFD</a></div><div class="ttdeci">__I uint8_t CFD</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00126">mclk_100.h:126</a></div></div>
<div class="ttc" id="union_m_c_l_k___i_n_t_e_n_s_e_t___type_html_adbe5f3203d63c6431c43561e9fed6517"><div class="ttname"><a href="union_m_c_l_k___i_n_t_e_n_s_e_t___type.html#adbe5f3203d63c6431c43561e9fed6517">MCLK_INTENSET_Type::CKRDY</a></div><div class="ttdeci">uint8_t CKRDY</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00104">mclk_100.h:104</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_a_m_a_s_k___type_html_ac43e1bcb4bcc76d98a8baa833e1d66b2"><div class="ttname"><a href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html#ac43e1bcb4bcc76d98a8baa833e1d66b2">MCLK_APBAMASK_Type::PORT_</a></div><div class="ttdeci">uint32_t PORT_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00326">mclk_100.h:326</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_d_m_a_s_k___type_html_a411fcaa81b56d7d99742ef4438c5f6b2"><div class="ttname"><a href="union_m_c_l_k___a_p_b_d_m_a_s_k___type.html#a411fcaa81b56d7d99742ef4438c5f6b2">MCLK_APBDMASK_Type::OPAMP_</a></div><div class="ttdeci">uint32_t OPAMP_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00457">mclk_100.h:457</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_e_m_a_s_k___type_html_a6b91636401516a477989a336376d7b40"><div class="ttname"><a href="union_m_c_l_k___a_p_b_e_m_a_s_k___type.html#a6b91636401516a477989a336376d7b40">MCLK_APBEMASK_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00493">mclk_100.h:493</a></div></div>
<div class="ttc" id="union_m_c_l_k___c_p_u_d_i_v___type_html_a285712acd136d7f8257dece3a78fbb51"><div class="ttname"><a href="union_m_c_l_k___c_p_u_d_i_v___type.html#a285712acd136d7f8257dece3a78fbb51">MCLK_CPUDIV_Type::CPUDIV</a></div><div class="ttdeci">uint8_t CPUDIV</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00146">mclk_100.h:146</a></div></div>
<div class="ttc" id="union_m_c_l_k___c_p_u_d_i_v___type_html_a9428adc9af4653a2050e2536b55dec8d"><div class="ttname"><a href="union_m_c_l_k___c_p_u_d_i_v___type.html#a9428adc9af4653a2050e2536b55dec8d">MCLK_CPUDIV_Type::reg</a></div><div class="ttdeci">uint8_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00148">mclk_100.h:148</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_e_m_a_s_k___type_html_a95a5e431feaf9d0ba22b8dee765aaef5"><div class="ttname"><a href="union_m_c_l_k___a_p_b_e_m_a_s_k___type.html#a95a5e431feaf9d0ba22b8dee765aaef5">MCLK_APBEMASK_Type::PAC_</a></div><div class="ttdeci">uint32_t PAC_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00490">mclk_100.h:490</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_c_m_a_s_k___type_html_a9f690b6ba4218c30e75df7da4b973a4c"><div class="ttname"><a href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#a9f690b6ba4218c30e75df7da4b973a4c">MCLK_APBCMASK_Type::SERCOM2_</a></div><div class="ttdeci">uint32_t SERCOM2_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00393">mclk_100.h:393</a></div></div>
<div class="ttc" id="struct_mclk_html_a7cd8748a2ad9c588e3d7d32a124aa135"><div class="ttname"><a href="struct_mclk.html#a7cd8748a2ad9c588e3d7d32a124aa135">Mclk::APBAMASK</a></div><div class="ttdeci">__IO MCLK_APBAMASK_Type APBAMASK</div><div class="ttdoc">Offset: 0x14 (R/W 32) APBA Mask. </div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00516">mclk_100.h:516</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_c_m_a_s_k___type_html_a6b91636401516a477989a336376d7b40"><div class="ttname"><a href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#a6b91636401516a477989a336376d7b40">MCLK_APBCMASK_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00408">mclk_100.h:408</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_h_b_m_a_s_k___type_html_a962c4e9026279870070b5e79c6f47ce3"><div class="ttname"><a href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#a962c4e9026279870070b5e79c6f47ce3">MCLK_AHBMASK_Type::HPB4_</a></div><div class="ttdeci">uint32_t HPB4_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00252">mclk_100.h:252</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_h_b_m_a_s_k___type_html_ab7953569f906b8b07f42963855e519dc"><div class="ttname"><a href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#ab7953569f906b8b07f42963855e519dc">MCLK_AHBMASK_Type::HPB0_</a></div><div class="ttdeci">uint32_t HPB0_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00248">mclk_100.h:248</a></div></div>
<div class="ttc" id="struct_mclk_html_a8fe4f5e6c5fd7b7230a80f22078b097c"><div class="ttname"><a href="struct_mclk.html#a8fe4f5e6c5fd7b7230a80f22078b097c">Mclk::APBEMASK</a></div><div class="ttdeci">__IO MCLK_APBEMASK_Type APBEMASK</div><div class="ttdoc">Offset: 0x24 (R/W 32) APBE Mask. </div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00520">mclk_100.h:520</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_a_m_a_s_k___type_html_acf85c9bf13c3d8f5645d9de66798cf39"><div class="ttname"><a href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html#acf85c9bf13c3d8f5645d9de66798cf39">MCLK_APBAMASK_Type::SUPC_</a></div><div class="ttdeci">uint32_t SUPC_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00321">mclk_100.h:321</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_a_m_a_s_k___type_html_a840c4ea01d6cdd40e18fc857d82b8db1"><div class="ttname"><a href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html#a840c4ea01d6cdd40e18fc857d82b8db1">MCLK_APBAMASK_Type::WDT_</a></div><div class="ttdeci">uint32_t WDT_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00323">mclk_100.h:323</a></div></div>
<div class="ttc" id="union_m_c_l_k___c_t_r_l_a___type_html_a76ac21e3a9bf7ec2065b45b7e6863bb8"><div class="ttname"><a href="union_m_c_l_k___c_t_r_l_a___type.html#a76ac21e3a9bf7ec2065b45b7e6863bb8">MCLK_CTRLA_Type::EMCLK</a></div><div class="ttdeci">uint8_t EMCLK</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00063">mclk_100.h:63</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_h_b_m_a_s_k___type_html_a4fd6d2ce1797fec7104d1b52524c6eb6"><div class="ttname"><a href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#a4fd6d2ce1797fec7104d1b52524c6eb6">MCLK_AHBMASK_Type::HMCRAMCHS_AHBSETUPKEEPER_</a></div><div class="ttdeci">uint32_t HMCRAMCHS_AHBSETUPKEEPER_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00265">mclk_100.h:265</a></div></div>
<div class="ttc" id="union_m_c_l_k___c_t_r_l_a___type_html_abc2f829547a702b3b5ab9cab89e2bfe5"><div class="ttname"><a href="union_m_c_l_k___c_t_r_l_a___type.html#abc2f829547a702b3b5ab9cab89e2bfe5">MCLK_CTRLA_Type::CFDEN</a></div><div class="ttdeci">uint8_t CFDEN</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00061">mclk_100.h:61</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_h_b_m_a_s_k___type_html_a470993eafd2b62b3b45d6ac402d4bb40"><div class="ttname"><a href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#a470993eafd2b62b3b45d6ac402d4bb40">MCLK_AHBMASK_Type::DMAC_</a></div><div class="ttdeci">uint32_t DMAC_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00258">mclk_100.h:258</a></div></div>
<div class="ttc" id="union_m_c_l_k___i_n_t_f_l_a_g___type_html_a65802f74418a208c4e0d108d6e884c95"><div class="ttname"><a href="union_m_c_l_k___i_n_t_f_l_a_g___type.html#a65802f74418a208c4e0d108d6e884c95">MCLK_INTFLAG_Type::CKRDY</a></div><div class="ttdeci">__I uint8_t CKRDY</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00125">mclk_100.h:125</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_d_m_a_s_k___type_html"><div class="ttname"><a href="union_m_c_l_k___a_p_b_d_m_a_s_k___type.html">MCLK_APBDMASK_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00449">mclk_100.h:449</a></div></div>
<div class="ttc" id="union_m_c_l_k___i_n_t_e_n_s_e_t___type_html_a6fa2e64d50a6757365855602630ae32e"><div class="ttname"><a href="union_m_c_l_k___i_n_t_e_n_s_e_t___type.html#a6fa2e64d50a6757365855602630ae32e">MCLK_INTENSET_Type::CFD</a></div><div class="ttdeci">uint8_t CFD</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00105">mclk_100.h:105</a></div></div>
<div class="ttc" id="union_m_c_l_k___l_p_d_i_v___type_html_a9428adc9af4653a2050e2536b55dec8d"><div class="ttname"><a href="union_m_c_l_k___l_p_d_i_v___type.html#a9428adc9af4653a2050e2536b55dec8d">MCLK_LPDIV_Type::reg</a></div><div class="ttdeci">uint8_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00182">mclk_100.h:182</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_c_m_a_s_k___type_html_aaf23cacf1ec80847e7cfb6e6e7c28fe8"><div class="ttname"><a href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#aaf23cacf1ec80847e7cfb6e6e7c28fe8">MCLK_APBCMASK_Type::TCC1_</a></div><div class="ttdeci">uint32_t TCC1_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00397">mclk_100.h:397</a></div></div>
<div class="ttc" id="struct_mclk_html"><div class="ttname"><a href="struct_mclk.html">Mclk</a></div><div class="ttdoc">MCLK hardware registers. </div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00506">mclk_100.h:506</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_a_m_a_s_k___type_html"><div class="ttname"><a href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html">MCLK_APBAMASK_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00314">mclk_100.h:314</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_h_b_m_a_s_k___type_html_aee87f44e597e1296ef053e40bb1f3314"><div class="ttname"><a href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#aee87f44e597e1296ef053e40bb1f3314">MCLK_AHBMASK_Type::HPB3_</a></div><div class="ttdeci">uint32_t HPB3_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00251">mclk_100.h:251</a></div></div>
<div class="ttc" id="struct_mclk_html_a43fdc2e63cfacb5039f1ccaade7f79aa"><div class="ttname"><a href="struct_mclk.html#a43fdc2e63cfacb5039f1ccaade7f79aa">Mclk::INTFLAG</a></div><div class="ttdeci">__IO MCLK_INTFLAG_Type INTFLAG</div><div class="ttdoc">Offset: 0x03 (R/W 8) Interrupt Flag Status and Clear. </div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00510">mclk_100.h:510</a></div></div>
<div class="ttc" id="union_m_c_l_k___l_p_d_i_v___type_html_ab256af10533cdb9accec2a69484c0045"><div class="ttname"><a href="union_m_c_l_k___l_p_d_i_v___type.html#ab256af10533cdb9accec2a69484c0045">MCLK_LPDIV_Type::LPDIV</a></div><div class="ttdeci">uint8_t LPDIV</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00180">mclk_100.h:180</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_c_m_a_s_k___type_html_a35d4d200a2fca19dafb79e160cb9cfe4"><div class="ttname"><a href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#a35d4d200a2fca19dafb79e160cb9cfe4">MCLK_APBCMASK_Type::SERCOM1_</a></div><div class="ttdeci">uint32_t SERCOM1_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00392">mclk_100.h:392</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_c_m_a_s_k___type_html"><div class="ttname"><a href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html">MCLK_APBCMASK_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00389">mclk_100.h:389</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_b_m_a_s_k___type_html_a724689d6c4fa35b29f257a0c6f3ceb80"><div class="ttname"><a href="union_m_c_l_k___a_p_b_b_m_a_s_k___type.html#a724689d6c4fa35b29f257a0c6f3ceb80">MCLK_APBBMASK_Type::DSU_</a></div><div class="ttdeci">uint32_t DSU_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00368">mclk_100.h:368</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_c_m_a_s_k___type_html_a52351e765d73b0f5b9f06b5887e451af"><div class="ttname"><a href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#a52351e765d73b0f5b9f06b5887e451af">MCLK_APBCMASK_Type::DAC_</a></div><div class="ttdeci">uint32_t DAC_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00403">mclk_100.h:403</a></div></div>
<div class="ttc" id="union_m_c_l_k___i_n_t_e_n_c_l_r___type_html_adbe5f3203d63c6431c43561e9fed6517"><div class="ttname"><a href="union_m_c_l_k___i_n_t_e_n_c_l_r___type.html#adbe5f3203d63c6431c43561e9fed6517">MCLK_INTENCLR_Type::CKRDY</a></div><div class="ttdeci">uint8_t CKRDY</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00083">mclk_100.h:83</a></div></div>
<div class="ttc" id="union_m_c_l_k___i_n_t_e_n_c_l_r___type_html_a9428adc9af4653a2050e2536b55dec8d"><div class="ttname"><a href="union_m_c_l_k___i_n_t_e_n_c_l_r___type.html#a9428adc9af4653a2050e2536b55dec8d">MCLK_INTENCLR_Type::reg</a></div><div class="ttdeci">uint8_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00087">mclk_100.h:87</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_a_m_a_s_k___type_html_abeeebdff189290052a597f992bbbdb63"><div class="ttname"><a href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html#abeeebdff189290052a597f992bbbdb63">MCLK_APBAMASK_Type::MCLK_</a></div><div class="ttdeci">uint32_t MCLK_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00317">mclk_100.h:317</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_c_m_a_s_k___type_html_a78a459cadc229c32542b9b9f096a29e8"><div class="ttname"><a href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#a78a459cadc229c32542b9b9f096a29e8">MCLK_APBCMASK_Type::TCC2_</a></div><div class="ttdeci">uint32_t TCC2_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00398">mclk_100.h:398</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_e_m_a_s_k___type_html"><div class="ttname"><a href="union_m_c_l_k___a_p_b_e_m_a_s_k___type.html">MCLK_APBEMASK_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00488">mclk_100.h:488</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_h_b_m_a_s_k___type_html_a1d03e6dd4e102df23c698382a30de1bc"><div class="ttname"><a href="union_m_c_l_k___a_h_b_m_a_s_k___type.html#a1d03e6dd4e102df23c698382a30de1bc">MCLK_AHBMASK_Type::HMCRAMCLP_</a></div><div class="ttdeci">uint32_t HMCRAMCLP_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00257">mclk_100.h:257</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_c_m_a_s_k___type_html_ad871ba6ef8c9fff3341a68764dcd8ba4"><div class="ttname"><a href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html#ad871ba6ef8c9fff3341a68764dcd8ba4">MCLK_APBCMASK_Type::SERCOM4_</a></div><div class="ttdeci">uint32_t SERCOM4_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00395">mclk_100.h:395</a></div></div>
<div class="ttc" id="struct_mclk_html_a7de1e09e811dde9413fbe6ed63b74630"><div class="ttname"><a href="struct_mclk.html#a7de1e09e811dde9413fbe6ed63b74630">Mclk::APBDMASK</a></div><div class="ttdeci">__IO MCLK_APBDMASK_Type APBDMASK</div><div class="ttdoc">Offset: 0x20 (R/W 32) APBD Mask. </div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00519">mclk_100.h:519</a></div></div>
<div class="ttc" id="union_m_c_l_k___c_p_u_d_i_v___type_html"><div class="ttname"><a href="union_m_c_l_k___c_p_u_d_i_v___type.html">MCLK_CPUDIV_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00144">mclk_100.h:144</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_d_m_a_s_k___type_html_a33c36a1eeac0f6b9f241851937e55073"><div class="ttname"><a href="union_m_c_l_k___a_p_b_d_m_a_s_k___type.html#a33c36a1eeac0f6b9f241851937e55073">MCLK_APBDMASK_Type::ADC_</a></div><div class="ttdeci">uint32_t ADC_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00454">mclk_100.h:454</a></div></div>
<div class="ttc" id="union_m_c_l_k___i_n_t_f_l_a_g___type_html_a9428adc9af4653a2050e2536b55dec8d"><div class="ttname"><a href="union_m_c_l_k___i_n_t_f_l_a_g___type.html#a9428adc9af4653a2050e2536b55dec8d">MCLK_INTFLAG_Type::reg</a></div><div class="ttdeci">uint8_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00129">mclk_100.h:129</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:02 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
