#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Dec 28 20:54:35 2019
# Process ID: 15856
# Current directory: C:/Users/life/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log design_main_project_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_main_project_wrapper.tcl
# Log file: C:/Users/life/project_1/project_1.runs/synth_1/design_main_project_wrapper.vds
# Journal file: C:/Users/life/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_main_project_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/life/Desktop/Library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/life/Desktop/packageA00/packageA00.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/life/Desktop/package_A10/package_A10.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/life/Desktop/packageA20/packageA20.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/life/Desktop/packageA22/packageA22.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/life/Desktop/packageA11/packageA11.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/life/Desktop/packageA01/packageA01.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/life/Desktop/project_debouncer/project_debouncer.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/life/Desktop/project_A21_yeni/project_A21_yeni.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 225.438 ; gain = 15.969
Command: synth_design -top design_main_project_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16236 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 310.961 ; gain = 101.492
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_main_project_wrapper' [C:/Users/life/project_1/project_1.srcs/sources_1/imports/hdl/design_main_project_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_main_project' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:13]
INFO: [Synth 8-638] synthesizing module 'design_main_project_xlconcat_0_2' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xlconcat_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_xlconcat_0_2' (1#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xlconcat_0_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_main_project_xlconcat_0_0' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_xlconcat_0_0' (2#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_main_project_xlconcat_0_1' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xlconcat_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_xlconcat_0_1' (3#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xlconcat_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_main_project_counters_0_1' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_counters_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_counters_0_1' (4#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_counters_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_main_project_counters_0_2' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_counters_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_counters_0_2' (5#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_counters_0_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_main_project_counters_0_0' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_counters_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_counters_0_0' (6#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_counters_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_main_project_design_A00_wrapper_0_0' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_design_A00_wrapper_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_design_A00_wrapper_0_0' (7#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_design_A00_wrapper_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_main_project_design_A01_wrapper_0_0' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_design_A01_wrapper_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_design_A01_wrapper_0_0' (8#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_design_A01_wrapper_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_main_project_design_A10_wrapper_0_1' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_design_A10_wrapper_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_design_A10_wrapper_0_1' (9#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_design_A10_wrapper_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_main_project_design_A11_wrapper_0_0' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_design_A11_wrapper_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_design_A11_wrapper_0_0' (10#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_design_A11_wrapper_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_main_project_design_A20_wrapper_0_0' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_design_A20_wrapper_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_design_A20_wrapper_0_0' (11#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_design_A20_wrapper_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_main_project_design_A22_wrapper_0_0' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_design_A22_wrapper_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_design_A22_wrapper_0_0' (12#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_design_A22_wrapper_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_main_project_design_debouncer_wrapper_0_0' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_design_debouncer_wrapper_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_design_debouncer_wrapper_0_0' (13#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_design_debouncer_wrapper_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_main_project_design_debouncer_wrapper_0_1' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_design_debouncer_wrapper_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_design_debouncer_wrapper_0_1' (14#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_design_debouncer_wrapper_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_main_project_design_debouncer_wrapper_0_2' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_design_debouncer_wrapper_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_design_debouncer_wrapper_0_2' (15#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_design_debouncer_wrapper_0_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_main_project_design_yeni_wrapper_0_0' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_design_yeni_wrapper_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_design_yeni_wrapper_0_0' (16#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_design_yeni_wrapper_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_main_project_xup_dff_en_reset_0_0' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xup_dff_en_reset_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_xup_dff_en_reset_0_0' (17#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xup_dff_en_reset_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_main_project_dff_A20_3' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_dff_A20_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_dff_A20_3' (18#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_dff_A20_3_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_main_project_dff_A00_0' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_dff_A00_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_dff_A00_0' (19#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_dff_A00_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_main_project_dff_A20_2' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_dff_A20_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_dff_A20_2' (20#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_dff_A20_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_main_project_dff_A10_0' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_dff_A10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_dff_A10_0' (21#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_dff_A10_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_main_project_dff_A20_0' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_dff_A20_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_dff_A20_0' (22#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_dff_A20_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_main_project_dff_A20_1' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_dff_A20_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_dff_A20_1' (23#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_dff_A20_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_main_project_seg7display_0_0' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_seg7display_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_seg7display_0_0' (24#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_seg7display_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_main_project_xlconcat_0_3' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xlconcat_0_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_xlconcat_0_3' (25#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xlconcat_0_3_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_main_project_xlconstant_0_0' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_xlconstant_0_0' (26#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_main_project_xlconstant_0_1' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xlconstant_0_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_xlconstant_0_1' (27#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xlconstant_0_1_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_main_project_xlconstant_1_0' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xlconstant_1_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_xlconstant_1_0' (28#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xlconstant_1_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_main_project_xlconstant_3_0' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xlconstant_3_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_xlconstant_3_0' (29#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xlconstant_3_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_main_project_xup_2_to_1_mux_vector_0_0' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xup_2_to_1_mux_vector_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_xup_2_to_1_mux_vector_0_0' (30#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xup_2_to_1_mux_vector_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_main_project_xup_2_to_1_mux_vector_0_1' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xup_2_to_1_mux_vector_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_xup_2_to_1_mux_vector_0_1' (31#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xup_2_to_1_mux_vector_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_main_project_xup_and2_0_0' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xup_and2_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_xup_and2_0_0' (32#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xup_and2_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_main_project_xup_and2_1_0' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xup_and2_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_xup_and2_1_0' (33#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xup_and2_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_main_project_xup_and2_2_0' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xup_and2_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_xup_and2_2_0' (34#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xup_and2_2_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_main_project_xup_and2_2_1' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xup_and2_2_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_xup_and2_2_1' (35#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xup_and2_2_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_main_project_xup_clk_divider_0_0' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xup_clk_divider_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_xup_clk_divider_0_0' (36#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xup_clk_divider_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_main_project_xup_inv_0_0' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xup_inv_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_xup_inv_0_0' (37#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xup_inv_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_main_project_xup_inv_1_0' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xup_inv_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_xup_inv_1_0' (38#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xup_inv_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_main_project_xup_or2_0_0' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xup_or2_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_xup_or2_0_0' (39#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xup_or2_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_main_project_xup_or2_1_0' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xup_or2_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_xup_or2_1_0' (40#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xup_or2_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_main_project_xup_or2_LR2_0' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xup_or2_LR2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_xup_or2_LR2_0' (41#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xup_or2_LR2_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_main_project_xup_or2_2_0' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xup_or2_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_xup_or2_2_0' (42#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xup_or2_2_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_main_project_xup_or3_0_0' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xup_or3_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_xup_or3_0_0' (43#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xup_or3_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_main_project_xup_or3_1_0' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xup_or3_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_xup_or3_1_0' (44#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xup_or3_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_main_project_xup_or4_0_0' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xup_or4_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_xup_or4_0_0' (45#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xup_or4_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_main_project_xup_or4_1_0' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xup_or4_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_xup_or4_1_0' (46#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xup_or4_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_main_project_xup_or5_0_0' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xup_or5_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_xup_or5_0_0' (47#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xup_or5_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_main_project_xup_or5_1_0' [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xup_or5_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_xup_or5_1_0' (48#1) [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/realtime/design_main_project_xup_or5_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_main_project' (49#1) [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_wrapper' (50#1) [C:/Users/life/project_1/project_1.srcs/sources_1/imports/hdl/design_main_project_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 348.281 ; gain = 138.813
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 348.281 ; gain = 138.813
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_counters_0_0' instantiated as 'design_main_project_i/counters_L2' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:136]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_counters_0_1' instantiated as 'design_main_project_i/counter_NC' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:128]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_counters_0_2' instantiated as 'design_main_project_i/counters_0' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:132]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_design_A00_wrapper_0_0' instantiated as 'design_main_project_i/design_A00_wrapper_0' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:140]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_design_A01_wrapper_0_0' instantiated as 'design_main_project_i/design_A01_wrapper_0' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:149]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_design_A10_wrapper_0_1' instantiated as 'design_main_project_i/design_A10_wrapper_0' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:156]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_design_A11_wrapper_0_0' instantiated as 'design_main_project_i/design_A11_wrapper_0' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:166]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_design_A20_wrapper_0_0' instantiated as 'design_main_project_i/design_A20_wrapper_0' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:175]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_design_A22_wrapper_0_0' instantiated as 'design_main_project_i/design_A22_wrapper_0' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:184]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_design_debouncer_wrapper_0_0' instantiated as 'design_main_project_i/design_debouncer_wrapper_0' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:191]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_design_debouncer_wrapper_0_1' instantiated as 'design_main_project_i/design_debouncer_wrapper_1' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:196]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_design_debouncer_wrapper_0_2' instantiated as 'design_main_project_i/design_debouncer_wrapper_2' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:201]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_design_yeni_wrapper_0_0' instantiated as 'design_main_project_i/design_yeni_wrapper_0' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:206]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_dff_A00_0' instantiated as 'design_main_project_i/dff_A10' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:227]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_dff_A10_0' instantiated as 'design_main_project_i/dff_A20' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:239]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_dff_A20_0' instantiated as 'design_main_project_i/dff_A21' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:245]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_dff_A20_1' instantiated as 'design_main_project_i/dff_A22' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:251]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_dff_A20_2' instantiated as 'design_main_project_i/dff_A11' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:233]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_dff_A20_3' instantiated as 'design_main_project_i/dff_A01' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:221]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_seg7display_0_0' instantiated as 'design_main_project_i/seg7display_0' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:257]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_xlconcat_0_0' instantiated as 'design_main_project_i/concat_CR2' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:118]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_xlconcat_0_1' instantiated as 'design_main_project_i/concat_CR2_and_CR1' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:124]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_xlconcat_0_2' instantiated as 'design_main_project_i/concat_CR1' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:112]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_xlconcat_0_3' instantiated as 'design_main_project_i/xlconcat_0' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:264]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_xlconstant_0_0' instantiated as 'design_main_project_i/xlconstant_0' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:268]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_xlconstant_0_1' instantiated as 'design_main_project_i/xlconstant_1' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:270]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_xlconstant_1_0' instantiated as 'design_main_project_i/xlconstant_2' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:272]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_xlconstant_3_0' instantiated as 'design_main_project_i/xlconstant_3' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:274]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_xup_2_to_1_mux_vector_0_0' instantiated as 'design_main_project_i/xup_2_to_1_mux_vector_0' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:276]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_xup_2_to_1_mux_vector_0_1' instantiated as 'design_main_project_i/xup_2_to_1_mux_vector_1' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:281]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_xup_and2_0_0' instantiated as 'design_main_project_i/xup_and2_0' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:286]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_xup_and2_1_0' instantiated as 'design_main_project_i/xup_and2_1' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:290]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_xup_and2_2_0' instantiated as 'design_main_project_i/xup_and2_2' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:294]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_xup_and2_2_1' instantiated as 'design_main_project_i/xup_and2_3' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:298]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_xup_clk_divider_0_0' instantiated as 'design_main_project_i/xup_clk_divider_0' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:302]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_xup_dff_en_reset_0_0' instantiated as 'design_main_project_i/dff_A00' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:215]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_xup_inv_0_0' instantiated as 'design_main_project_i/xup_inv_0' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:305]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_xup_inv_1_0' instantiated as 'design_main_project_i/xup_inv_1' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:308]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_xup_or2_0_0' instantiated as 'design_main_project_i/xup_or2_0' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:311]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_xup_or2_1_0' instantiated as 'design_main_project_i/xup_or2_1' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:315]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_xup_or2_2_0' instantiated as 'design_main_project_i/xup_or2_LR2' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:323]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_xup_or2_LR2_0' instantiated as 'design_main_project_i/xup_or2_LR1' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:319]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_xup_or3_0_0' instantiated as 'design_main_project_i/xup_or3_0' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:327]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_xup_or3_1_0' instantiated as 'design_main_project_i/xup_or3_1' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:332]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_xup_or4_0_0' instantiated as 'design_main_project_i/xup_or4_0' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:337]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_xup_or4_1_0' instantiated as 'design_main_project_i/xup_or4_1' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:343]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_xup_or5_0_0' instantiated as 'design_main_project_i/xup_or5_0' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:349]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_main_project_xup_or5_1_0' instantiated as 'design_main_project_i/xup_or5_1' [C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/hdl/design_main_project.v:356]
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp/design_main_project_design_debouncer_wrapper_0_1_in_context.xdc] for cell 'design_main_project_i/design_debouncer_wrapper_0'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp/design_main_project_design_debouncer_wrapper_0_1_in_context.xdc] for cell 'design_main_project_i/design_debouncer_wrapper_0'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_2/design_main_project_design_debouncer_wrapper_0_1_in_context.xdc] for cell 'design_main_project_i/design_debouncer_wrapper_1'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_2/design_main_project_design_debouncer_wrapper_0_1_in_context.xdc] for cell 'design_main_project_i/design_debouncer_wrapper_1'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_3/design_main_project_design_debouncer_wrapper_0_1_in_context.xdc] for cell 'design_main_project_i/design_debouncer_wrapper_2'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_3/design_main_project_design_debouncer_wrapper_0_1_in_context.xdc] for cell 'design_main_project_i/design_debouncer_wrapper_2'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_4/design_main_project_xup_clk_divider_0_0_in_context.xdc] for cell 'design_main_project_i/xup_clk_divider_0'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_4/design_main_project_xup_clk_divider_0_0_in_context.xdc] for cell 'design_main_project_i/xup_clk_divider_0'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_5/design_main_project_dff_A20_3_in_context.xdc] for cell 'design_main_project_i/dff_A00'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_5/design_main_project_dff_A20_3_in_context.xdc] for cell 'design_main_project_i/dff_A00'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_6/design_main_project_dff_A20_3_in_context.xdc] for cell 'design_main_project_i/dff_A10'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_6/design_main_project_dff_A20_3_in_context.xdc] for cell 'design_main_project_i/dff_A10'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_7/design_main_project_dff_A20_3_in_context.xdc] for cell 'design_main_project_i/dff_A20'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_7/design_main_project_dff_A20_3_in_context.xdc] for cell 'design_main_project_i/dff_A20'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_8/design_main_project_dff_A20_3_in_context.xdc] for cell 'design_main_project_i/dff_A21'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_8/design_main_project_dff_A20_3_in_context.xdc] for cell 'design_main_project_i/dff_A21'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_9/design_main_project_dff_A20_3_in_context.xdc] for cell 'design_main_project_i/dff_A22'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_9/design_main_project_dff_A20_3_in_context.xdc] for cell 'design_main_project_i/dff_A22'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_10/design_main_project_dff_A20_3_in_context.xdc] for cell 'design_main_project_i/dff_A11'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_10/design_main_project_dff_A20_3_in_context.xdc] for cell 'design_main_project_i/dff_A11'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_11/design_main_project_dff_A20_3_in_context.xdc] for cell 'design_main_project_i/dff_A01'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_11/design_main_project_dff_A20_3_in_context.xdc] for cell 'design_main_project_i/dff_A01'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_12/design_main_project_design_A00_wrapper_0_0_in_context.xdc] for cell 'design_main_project_i/design_A00_wrapper_0'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_12/design_main_project_design_A00_wrapper_0_0_in_context.xdc] for cell 'design_main_project_i/design_A00_wrapper_0'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_13/design_main_project_design_A10_wrapper_0_1_in_context.xdc] for cell 'design_main_project_i/design_A10_wrapper_0'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_13/design_main_project_design_A10_wrapper_0_1_in_context.xdc] for cell 'design_main_project_i/design_A10_wrapper_0'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_14/design_main_project_design_A20_wrapper_0_0_in_context.xdc] for cell 'design_main_project_i/design_A20_wrapper_0'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_14/design_main_project_design_A20_wrapper_0_0_in_context.xdc] for cell 'design_main_project_i/design_A20_wrapper_0'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_15/design_main_project_design_A22_wrapper_0_0_in_context.xdc] for cell 'design_main_project_i/design_A22_wrapper_0'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_15/design_main_project_design_A22_wrapper_0_0_in_context.xdc] for cell 'design_main_project_i/design_A22_wrapper_0'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_16/design_main_project_design_A11_wrapper_0_0_in_context.xdc] for cell 'design_main_project_i/design_A11_wrapper_0'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_16/design_main_project_design_A11_wrapper_0_0_in_context.xdc] for cell 'design_main_project_i/design_A11_wrapper_0'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_17/design_main_project_design_A01_wrapper_0_0_in_context.xdc] for cell 'design_main_project_i/design_A01_wrapper_0'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_17/design_main_project_design_A01_wrapper_0_0_in_context.xdc] for cell 'design_main_project_i/design_A01_wrapper_0'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_18/design_main_project_xup_2_to_1_mux_vector_0_1_in_context.xdc] for cell 'design_main_project_i/xup_2_to_1_mux_vector_0'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_18/design_main_project_xup_2_to_1_mux_vector_0_1_in_context.xdc] for cell 'design_main_project_i/xup_2_to_1_mux_vector_0'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_19/design_main_project_xup_2_to_1_mux_vector_0_1_in_context.xdc] for cell 'design_main_project_i/xup_2_to_1_mux_vector_1'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_19/design_main_project_xup_2_to_1_mux_vector_0_1_in_context.xdc] for cell 'design_main_project_i/xup_2_to_1_mux_vector_1'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_20/design_main_project_xlconcat_0_2_in_context.xdc] for cell 'design_main_project_i/concat_CR2'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_20/design_main_project_xlconcat_0_2_in_context.xdc] for cell 'design_main_project_i/concat_CR2'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_21/design_main_project_xlconstant_3_0_in_context.xdc] for cell 'design_main_project_i/xlconstant_0'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_21/design_main_project_xlconstant_3_0_in_context.xdc] for cell 'design_main_project_i/xlconstant_0'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_22/design_main_project_xlconstant_3_0_in_context.xdc] for cell 'design_main_project_i/xlconstant_1'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_22/design_main_project_xlconstant_3_0_in_context.xdc] for cell 'design_main_project_i/xlconstant_1'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_23/design_main_project_xup_or3_1_0_in_context.xdc] for cell 'design_main_project_i/xup_or3_0'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_23/design_main_project_xup_or3_1_0_in_context.xdc] for cell 'design_main_project_i/xup_or3_0'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_24/design_main_project_xlconcat_0_1_in_context.xdc] for cell 'design_main_project_i/concat_CR2_and_CR1'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_24/design_main_project_xlconcat_0_1_in_context.xdc] for cell 'design_main_project_i/concat_CR2_and_CR1'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_25/design_main_project_xlconcat_0_2_in_context.xdc] for cell 'design_main_project_i/concat_CR1'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_25/design_main_project_xlconcat_0_2_in_context.xdc] for cell 'design_main_project_i/concat_CR1'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_26/design_main_project_xlconstant_1_0_in_context.xdc] for cell 'design_main_project_i/xlconstant_2'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_26/design_main_project_xlconstant_1_0_in_context.xdc] for cell 'design_main_project_i/xlconstant_2'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_27/design_main_project_xlconstant_3_0_in_context.xdc] for cell 'design_main_project_i/xlconstant_3'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_27/design_main_project_xlconstant_3_0_in_context.xdc] for cell 'design_main_project_i/xlconstant_3'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_28/design_main_project_xup_or3_1_0_in_context.xdc] for cell 'design_main_project_i/xup_or3_1'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_28/design_main_project_xup_or3_1_0_in_context.xdc] for cell 'design_main_project_i/xup_or3_1'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_29/design_main_project_xup_or2_1_0_in_context.xdc] for cell 'design_main_project_i/xup_or2_0'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_29/design_main_project_xup_or2_1_0_in_context.xdc] for cell 'design_main_project_i/xup_or2_0'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_30/design_main_project_xup_or2_1_0_in_context.xdc] for cell 'design_main_project_i/xup_or2_1'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_30/design_main_project_xup_or2_1_0_in_context.xdc] for cell 'design_main_project_i/xup_or2_1'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_31/design_main_project_counters_0_1_in_context.xdc] for cell 'design_main_project_i/counter_NC'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_31/design_main_project_counters_0_1_in_context.xdc] for cell 'design_main_project_i/counter_NC'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_32/design_main_project_counters_0_1_in_context.xdc] for cell 'design_main_project_i/counters_L2'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_32/design_main_project_counters_0_1_in_context.xdc] for cell 'design_main_project_i/counters_L2'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_33/design_main_project_xup_or2_1_0_in_context.xdc] for cell 'design_main_project_i/xup_or2_LR2'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_33/design_main_project_xup_or2_1_0_in_context.xdc] for cell 'design_main_project_i/xup_or2_LR2'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_34/design_main_project_counters_0_1_in_context.xdc] for cell 'design_main_project_i/counters_0'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_34/design_main_project_counters_0_1_in_context.xdc] for cell 'design_main_project_i/counters_0'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_35/design_main_project_xup_or2_1_0_in_context.xdc] for cell 'design_main_project_i/xup_or2_LR1'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_35/design_main_project_xup_or2_1_0_in_context.xdc] for cell 'design_main_project_i/xup_or2_LR1'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_36/design_main_project_xlconcat_0_3_in_context.xdc] for cell 'design_main_project_i/xlconcat_0'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_36/design_main_project_xlconcat_0_3_in_context.xdc] for cell 'design_main_project_i/xlconcat_0'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_37/design_main_project_seg7display_0_0_in_context.xdc] for cell 'design_main_project_i/seg7display_0'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_37/design_main_project_seg7display_0_0_in_context.xdc] for cell 'design_main_project_i/seg7display_0'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_38/design_main_project_xup_and2_0_0_in_context.xdc] for cell 'design_main_project_i/xup_and2_0'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_38/design_main_project_xup_and2_0_0_in_context.xdc] for cell 'design_main_project_i/xup_and2_0'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_39/design_main_project_xup_inv_0_0_in_context.xdc] for cell 'design_main_project_i/xup_inv_0'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_39/design_main_project_xup_inv_0_0_in_context.xdc] for cell 'design_main_project_i/xup_inv_0'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_40/design_main_project_xup_inv_0_0_in_context.xdc] for cell 'design_main_project_i/xup_inv_1'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_40/design_main_project_xup_inv_0_0_in_context.xdc] for cell 'design_main_project_i/xup_inv_1'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_41/design_main_project_xup_and2_0_0_in_context.xdc] for cell 'design_main_project_i/xup_and2_1'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_41/design_main_project_xup_and2_0_0_in_context.xdc] for cell 'design_main_project_i/xup_and2_1'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_42/design_main_project_design_yeni_wrapper_0_0_in_context.xdc] for cell 'design_main_project_i/design_yeni_wrapper_0'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_42/design_main_project_design_yeni_wrapper_0_0_in_context.xdc] for cell 'design_main_project_i/design_yeni_wrapper_0'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_43/design_main_project_xup_or5_0_0_in_context.xdc] for cell 'design_main_project_i/xup_or5_0'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_43/design_main_project_xup_or5_0_0_in_context.xdc] for cell 'design_main_project_i/xup_or5_0'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_44/design_main_project_xup_or4_0_0_in_context.xdc] for cell 'design_main_project_i/xup_or4_0'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_44/design_main_project_xup_or4_0_0_in_context.xdc] for cell 'design_main_project_i/xup_or4_0'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_45/design_main_project_xup_or5_0_0_in_context.xdc] for cell 'design_main_project_i/xup_or5_1'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_45/design_main_project_xup_or5_0_0_in_context.xdc] for cell 'design_main_project_i/xup_or5_1'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_46/design_main_project_xup_and2_0_0_in_context.xdc] for cell 'design_main_project_i/xup_and2_2'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_46/design_main_project_xup_and2_0_0_in_context.xdc] for cell 'design_main_project_i/xup_and2_2'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_47/design_main_project_xup_or4_0_0_in_context.xdc] for cell 'design_main_project_i/xup_or4_1'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_47/design_main_project_xup_or4_0_0_in_context.xdc] for cell 'design_main_project_i/xup_or4_1'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_48/design_main_project_xup_and2_0_0_in_context.xdc] for cell 'design_main_project_i/xup_and2_3'
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/.Xil/Vivado-15856-DESKTOP-7JVP1MK/dcp_48/design_main_project_xup_and2_0_0_in_context.xdc] for cell 'design_main_project_i/xup_and2_3'
Parsing XDC File [C:/Users/life/Desktop/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/life/Desktop/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/life/Desktop/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_main_project_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_main_project_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 637.102 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 637.102 ; gain = 427.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 637.102 ; gain = 427.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_main_project_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/concat_CR1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/concat_CR2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/concat_CR2_and_CR1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/counter_NC. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/counters_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/counters_L2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/design_A00_wrapper_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/design_A01_wrapper_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/design_A10_wrapper_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/design_A11_wrapper_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/design_A20_wrapper_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/design_A22_wrapper_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/design_debouncer_wrapper_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/design_debouncer_wrapper_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/design_debouncer_wrapper_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/design_yeni_wrapper_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/dff_A00. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/dff_A01. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/dff_A10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/dff_A11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/dff_A20. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/dff_A21. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/dff_A22. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/seg7display_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/xlconstant_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/xlconstant_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/xup_2_to_1_mux_vector_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/xup_2_to_1_mux_vector_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/xup_and2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/xup_and2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/xup_and2_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/xup_and2_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/xup_clk_divider_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/xup_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/xup_inv_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/xup_or2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/xup_or2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/xup_or2_LR1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/xup_or2_LR2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/xup_or3_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/xup_or3_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/xup_or4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/xup_or4_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/xup_or5_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_project_i/xup_or5_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 637.102 ; gain = 427.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 637.102 ; gain = 427.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 637.102 ; gain = 427.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:44 . Memory (MB): peak = 637.102 ; gain = 427.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:44 . Memory (MB): peak = 637.102 ; gain = 427.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:44 . Memory (MB): peak = 637.102 ; gain = 427.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 637.102 ; gain = 427.633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 637.102 ; gain = 427.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 637.102 ; gain = 427.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 637.102 ; gain = 427.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 637.102 ; gain = 427.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 637.102 ; gain = 427.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------------------------+----------+
|      |BlackBox name                                    |Instances |
+------+-------------------------------------------------+----------+
|1     |design_main_project_xlconcat_0_2                 |         1|
|2     |design_main_project_xlconcat_0_0                 |         1|
|3     |design_main_project_xlconcat_0_1                 |         1|
|4     |design_main_project_counters_0_1                 |         1|
|5     |design_main_project_counters_0_2                 |         1|
|6     |design_main_project_counters_0_0                 |         1|
|7     |design_main_project_design_A00_wrapper_0_0       |         1|
|8     |design_main_project_design_A01_wrapper_0_0       |         1|
|9     |design_main_project_design_A10_wrapper_0_1       |         1|
|10    |design_main_project_design_A11_wrapper_0_0       |         1|
|11    |design_main_project_design_A20_wrapper_0_0       |         1|
|12    |design_main_project_design_A22_wrapper_0_0       |         1|
|13    |design_main_project_design_debouncer_wrapper_0_0 |         1|
|14    |design_main_project_design_debouncer_wrapper_0_1 |         1|
|15    |design_main_project_design_debouncer_wrapper_0_2 |         1|
|16    |design_main_project_design_yeni_wrapper_0_0      |         1|
|17    |design_main_project_xup_dff_en_reset_0_0         |         1|
|18    |design_main_project_dff_A20_3                    |         1|
|19    |design_main_project_dff_A00_0                    |         1|
|20    |design_main_project_dff_A20_2                    |         1|
|21    |design_main_project_dff_A10_0                    |         1|
|22    |design_main_project_dff_A20_0                    |         1|
|23    |design_main_project_dff_A20_1                    |         1|
|24    |design_main_project_seg7display_0_0              |         1|
|25    |design_main_project_xlconcat_0_3                 |         1|
|26    |design_main_project_xlconstant_0_0               |         1|
|27    |design_main_project_xlconstant_0_1               |         1|
|28    |design_main_project_xlconstant_1_0               |         1|
|29    |design_main_project_xlconstant_3_0               |         1|
|30    |design_main_project_xup_2_to_1_mux_vector_0_0    |         1|
|31    |design_main_project_xup_2_to_1_mux_vector_0_1    |         1|
|32    |design_main_project_xup_and2_0_0                 |         1|
|33    |design_main_project_xup_and2_1_0                 |         1|
|34    |design_main_project_xup_and2_2_0                 |         1|
|35    |design_main_project_xup_and2_2_1                 |         1|
|36    |design_main_project_xup_clk_divider_0_0          |         1|
|37    |design_main_project_xup_inv_0_0                  |         1|
|38    |design_main_project_xup_inv_1_0                  |         1|
|39    |design_main_project_xup_or2_0_0                  |         1|
|40    |design_main_project_xup_or2_1_0                  |         1|
|41    |design_main_project_xup_or2_LR2_0                |         1|
|42    |design_main_project_xup_or2_2_0                  |         1|
|43    |design_main_project_xup_or3_0_0                  |         1|
|44    |design_main_project_xup_or3_1_0                  |         1|
|45    |design_main_project_xup_or4_0_0                  |         1|
|46    |design_main_project_xup_or4_1_0                  |         1|
|47    |design_main_project_xup_or5_0_0                  |         1|
|48    |design_main_project_xup_or5_1_0                  |         1|
+------+-------------------------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------------------+------+
|      |Cell                                             |Count |
+------+-------------------------------------------------+------+
|1     |design_main_project_counters_0_0                 |     1|
|2     |design_main_project_counters_0_1                 |     1|
|3     |design_main_project_counters_0_2                 |     1|
|4     |design_main_project_design_A00_wrapper_0_0       |     1|
|5     |design_main_project_design_A01_wrapper_0_0       |     1|
|6     |design_main_project_design_A10_wrapper_0_1       |     1|
|7     |design_main_project_design_A11_wrapper_0_0       |     1|
|8     |design_main_project_design_A20_wrapper_0_0       |     1|
|9     |design_main_project_design_A22_wrapper_0_0       |     1|
|10    |design_main_project_design_debouncer_wrapper_0_0 |     1|
|11    |design_main_project_design_debouncer_wrapper_0_1 |     1|
|12    |design_main_project_design_debouncer_wrapper_0_2 |     1|
|13    |design_main_project_design_yeni_wrapper_0_0      |     1|
|14    |design_main_project_dff_A00_0                    |     1|
|15    |design_main_project_dff_A10_0                    |     1|
|16    |design_main_project_dff_A20_0                    |     1|
|17    |design_main_project_dff_A20_1                    |     1|
|18    |design_main_project_dff_A20_2                    |     1|
|19    |design_main_project_dff_A20_3                    |     1|
|20    |design_main_project_seg7display_0_0              |     1|
|21    |design_main_project_xlconcat_0_0                 |     1|
|22    |design_main_project_xlconcat_0_1                 |     1|
|23    |design_main_project_xlconcat_0_2                 |     1|
|24    |design_main_project_xlconcat_0_3                 |     1|
|25    |design_main_project_xlconstant_0_0               |     1|
|26    |design_main_project_xlconstant_0_1               |     1|
|27    |design_main_project_xlconstant_1_0               |     1|
|28    |design_main_project_xlconstant_3_0               |     1|
|29    |design_main_project_xup_2_to_1_mux_vector_0_0    |     1|
|30    |design_main_project_xup_2_to_1_mux_vector_0_1    |     1|
|31    |design_main_project_xup_and2_0_0                 |     1|
|32    |design_main_project_xup_and2_1_0                 |     1|
|33    |design_main_project_xup_and2_2_0                 |     1|
|34    |design_main_project_xup_and2_2_1                 |     1|
|35    |design_main_project_xup_clk_divider_0_0          |     1|
|36    |design_main_project_xup_dff_en_reset_0_0         |     1|
|37    |design_main_project_xup_inv_0_0                  |     1|
|38    |design_main_project_xup_inv_1_0                  |     1|
|39    |design_main_project_xup_or2_0_0                  |     1|
|40    |design_main_project_xup_or2_1_0                  |     1|
|41    |design_main_project_xup_or2_2_0                  |     1|
|42    |design_main_project_xup_or2_LR2_0                |     1|
|43    |design_main_project_xup_or3_0_0                  |     1|
|44    |design_main_project_xup_or3_1_0                  |     1|
|45    |design_main_project_xup_or4_0_0                  |     1|
|46    |design_main_project_xup_or4_1_0                  |     1|
|47    |design_main_project_xup_or5_0_0                  |     1|
|48    |design_main_project_xup_or5_1_0                  |     1|
|49    |IBUF                                             |     7|
|50    |OBUF                                             |    15|
+------+-------------------------------------------------+------+

Report Instance Areas: 
+------+------------------------+--------------------+------+
|      |Instance                |Module              |Cells |
+------+------------------------+--------------------+------+
|1     |top                     |                    |   144|
|2     |  design_main_project_i |design_main_project |   122|
+------+------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 637.102 ; gain = 427.633
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 637.102 ; gain = 111.160
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 637.102 ; gain = 427.633
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
125 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 637.102 ; gain = 411.664
INFO: [Common 17-1381] The checkpoint 'C:/Users/life/project_1/project_1.runs/synth_1/design_main_project_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 637.102 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec 28 20:55:22 2019...
