{"Binh Pham": [0, ["Large pages and lightweight memory management in virtualized environments: can you have it both ways?", ["Binh Pham", "Jan Vesely", "Gabriel H. Loh", "Abhishek Bhattacharjee"], "https://doi.org/10.1145/2830772.2830773", "micro", 2015]], "Jan Vesely": [0, ["Large pages and lightweight memory management in virtualized environments: can you have it both ways?", ["Binh Pham", "Jan Vesely", "Gabriel H. Loh", "Abhishek Bhattacharjee"], "https://doi.org/10.1145/2830772.2830773", "micro", 2015]], "Gabriel H. Loh": [0, ["Large pages and lightweight memory management in virtualized environments: can you have it both ways?", ["Binh Pham", "Jan Vesely", "Gabriel H. Loh", "Abhishek Bhattacharjee"], "https://doi.org/10.1145/2830772.2830773", "micro", 2015], ["Enabling interposer-based disintegration of multi-core processors", ["Ajaykumar Kannan", "Natalie D. Enright Jerger", "Gabriel H. Loh"], "https://doi.org/10.1145/2830772.2830808", "micro", 2015]], "Abhishek Bhattacharjee": [0, ["Large pages and lightweight memory management in virtualized environments: can you have it both ways?", ["Binh Pham", "Jan Vesely", "Gabriel H. Loh", "Abhishek Bhattacharjee"], "https://doi.org/10.1145/2830772.2830773", "micro", 2015]], "Guowei Zhang": [0, ["Exploiting commutativity to reduce the cost of updates to shared data in cache-coherent systems", ["Guowei Zhang", "Webb Horn", "Daniel Sanchez"], "https://doi.org/10.1145/2830772.2830774", "micro", 2015]], "Webb Horn": [0, ["Exploiting commutativity to reduce the cost of updates to shared data in cache-coherent systems", ["Guowei Zhang", "Webb Horn", "Daniel Sanchez"], "https://doi.org/10.1145/2830772.2830774", "micro", 2015]], "Daniel Sanchez": [0, ["Exploiting commutativity to reduce the cost of updates to shared data in cache-coherent systems", ["Guowei Zhang", "Webb Horn", "Daniel Sanchez"], "https://doi.org/10.1145/2830772.2830774", "micro", 2015], ["A scalable architecture for ordered parallelism", ["Mark C. Jeffrey", "Suvinay Subramanian", "Cong Yan", "Joel S. Emer", "Daniel Sanchez"], "https://doi.org/10.1145/2830772.2830777", "micro", 2015], ["Rubik: fast analytical power management for latency-critical systems", ["Harshad Kasture", "Davide B. Bartolini", "Nathan Beckmann", "Daniel Sanchez"], "https://doi.org/10.1145/2830772.2830797", "micro", 2015]], "Yatin A. Manerkar": [0, ["CCICheck: using \u00b5hb graphs to verify the coherence-consistency interface", ["Yatin A. Manerkar", "Daniel Lustig", "Michael Pellauer", "Margaret Martonosi"], "https://doi.org/10.1145/2830772.2830782", "micro", 2015]], "Daniel Lustig": [0, ["CCICheck: using \u00b5hb graphs to verify the coherence-consistency interface", ["Yatin A. Manerkar", "Daniel Lustig", "Michael Pellauer", "Margaret Martonosi"], "https://doi.org/10.1145/2830772.2830782", "micro", 2015]], "Michael Pellauer": [0, ["CCICheck: using \u00b5hb graphs to verify the coherence-consistency interface", ["Yatin A. Manerkar", "Daniel Lustig", "Michael Pellauer", "Margaret Martonosi"], "https://doi.org/10.1145/2830772.2830782", "micro", 2015]], "Margaret Martonosi": [0, ["CCICheck: using \u00b5hb graphs to verify the coherence-consistency interface", ["Yatin A. Manerkar", "Daniel Lustig", "Michael Pellauer", "Margaret Martonosi"], "https://doi.org/10.1145/2830772.2830782", "micro", 2015], ["DeSC: decoupled supply-compute communication management for heterogeneous architectures", ["Tae Jun Ham", "Juan L. Aragon", "Margaret Martonosi"], "https://doi.org/10.1145/2830772.2830800", "micro", 2015]], "Angelos Arelakis": [0, ["HyComp: a hybrid cache compression method for selection of data-type-specific compression methods", ["Angelos Arelakis", "Fredrik Dahlgren", "Per Stenstrom"], "https://doi.org/10.1145/2830772.2830823", "micro", 2015]], "Fredrik Dahlgren": [0, ["HyComp: a hybrid cache compression method for selection of data-type-specific compression methods", ["Angelos Arelakis", "Fredrik Dahlgren", "Per Stenstrom"], "https://doi.org/10.1145/2830772.2830823", "micro", 2015]], "Per Stenstrom": [0, ["HyComp: a hybrid cache compression method for selection of data-type-specific compression methods", ["Angelos Arelakis", "Fredrik Dahlgren", "Per Stenstrom"], "https://doi.org/10.1145/2830772.2830823", "micro", 2015]], "Joshua San Miguel": [0, ["Doppelg\u00e4nger: a cache for approximate computing", ["Joshua San Miguel", "Jorge Albericio", "Andreas Moshovos", "Natalie D. Enright Jerger"], "https://doi.org/10.1145/2830772.2830790", "micro", 2015], ["The inner most loop iteration counter: a new dimension in branch history", ["Andre Seznec", "Joshua San Miguel", "Jorge Albericio"], "https://doi.org/10.1145/2830772.2830831", "micro", 2015]], "Jorge Albericio": [0, ["Doppelg\u00e4nger: a cache for approximate computing", ["Joshua San Miguel", "Jorge Albericio", "Andreas Moshovos", "Natalie D. Enright Jerger"], "https://doi.org/10.1145/2830772.2830790", "micro", 2015], ["The inner most loop iteration counter: a new dimension in branch history", ["Andre Seznec", "Joshua San Miguel", "Jorge Albericio"], "https://doi.org/10.1145/2830772.2830831", "micro", 2015]], "Andreas Moshovos": [0, ["Doppelg\u00e4nger: a cache for approximate computing", ["Joshua San Miguel", "Jorge Albericio", "Andreas Moshovos", "Natalie D. Enright Jerger"], "https://doi.org/10.1145/2830772.2830790", "micro", 2015], ["Self-contained, accurate precomputation prefetching", ["Islam Atta", "Xin Tong", "Vijayalakshmi Srinivasan", "Ioana Baldini", "Andreas Moshovos"], "https://doi.org/10.1145/2830772.2830816", "micro", 2015]], "Natalie D. Enright Jerger": [0, ["Doppelg\u00e4nger: a cache for approximate computing", ["Joshua San Miguel", "Jorge Albericio", "Andreas Moshovos", "Natalie D. Enright Jerger"], "https://doi.org/10.1145/2830772.2830790", "micro", 2015], ["Enabling interposer-based disintegration of multi-core processors", ["Ajaykumar Kannan", "Natalie D. Enright Jerger", "Gabriel H. Loh"], "https://doi.org/10.1145/2830772.2830808", "micro", 2015]], "Lavanya Subramanian": [0, ["The application slowdown model: quantifying and controlling the impact of inter-application interference at shared caches and main memory", ["Lavanya Subramanian", "Vivek Seshadri", "Arnab Ghosh", "Samira Manabi Khan", "Onur Mutlu"], "https://doi.org/10.1145/2830772.2830803", "micro", 2015]], "Vivek Seshadri": [0, ["The application slowdown model: quantifying and controlling the impact of inter-application interference at shared caches and main memory", ["Lavanya Subramanian", "Vivek Seshadri", "Arnab Ghosh", "Samira Manabi Khan", "Onur Mutlu"], "https://doi.org/10.1145/2830772.2830803", "micro", 2015], ["Gather-scatter DRAM: in-DRAM address translation to improve the spatial locality of non-unit strided accesses", ["Vivek Seshadri", "Thomas Mullins", "Amirali Boroumand", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "https://doi.org/10.1145/2830772.2830820", "micro", 2015]], "Arnab Ghosh": [0, ["The application slowdown model: quantifying and controlling the impact of inter-application interference at shared caches and main memory", ["Lavanya Subramanian", "Vivek Seshadri", "Arnab Ghosh", "Samira Manabi Khan", "Onur Mutlu"], "https://doi.org/10.1145/2830772.2830803", "micro", 2015]], "Samira Manabi Khan": [0, ["The application slowdown model: quantifying and controlling the impact of inter-application interference at shared caches and main memory", ["Lavanya Subramanian", "Vivek Seshadri", "Arnab Ghosh", "Samira Manabi Khan", "Onur Mutlu"], "https://doi.org/10.1145/2830772.2830803", "micro", 2015], ["ThyNVM: enabling software-transparent crash consistency in persistent memory systems", ["Jinglei Ren", "Jishen Zhao", "Samira Manabi Khan", "Jongmoo Choi", "Yongwei Wu", "Onur Mutlu"], "https://doi.org/10.1145/2830772.2830802", "micro", 2015]], "Onur Mutlu": [0, ["The application slowdown model: quantifying and controlling the impact of inter-application interference at shared caches and main memory", ["Lavanya Subramanian", "Vivek Seshadri", "Arnab Ghosh", "Samira Manabi Khan", "Onur Mutlu"], "https://doi.org/10.1145/2830772.2830803", "micro", 2015], ["Gather-scatter DRAM: in-DRAM address translation to improve the spatial locality of non-unit strided accesses", ["Vivek Seshadri", "Thomas Mullins", "Amirali Boroumand", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "https://doi.org/10.1145/2830772.2830820", "micro", 2015], ["ThyNVM: enabling software-transparent crash consistency in persistent memory systems", ["Jinglei Ren", "Jishen Zhao", "Samira Manabi Khan", "Jongmoo Choi", "Yongwei Wu", "Onur Mutlu"], "https://doi.org/10.1145/2830772.2830802", "micro", 2015]], "Tri M. Nguyen": [0, ["MORC: a manycore-oriented compressed cache", ["Tri M. Nguyen", "David Wentzlaff"], "https://doi.org/10.1145/2830772.2830828", "micro", 2015], ["Coherence domain restriction on large scale systems", ["Yaosheng Fu", "Tri M. Nguyen", "David Wentzlaff"], "https://doi.org/10.1145/2830772.2830832", "micro", 2015]], "David Wentzlaff": [0, ["MORC: a manycore-oriented compressed cache", ["Tri M. Nguyen", "David Wentzlaff"], "https://doi.org/10.1145/2830772.2830828", "micro", 2015], ["Coherence domain restriction on large scale systems", ["Yaosheng Fu", "Tri M. Nguyen", "David Wentzlaff"], "https://doi.org/10.1145/2830772.2830832", "micro", 2015]], "Ali Shafiee": [0, ["Avoiding information leakage in the memory controller with fixed service policies", ["Ali Shafiee", "Akhila Gundu", "Manjunath Shevgoor", "Rajeev Balasubramonian", "Mohit Tiwari"], "https://doi.org/10.1145/2830772.2830795", "micro", 2015]], "Akhila Gundu": [0, ["Avoiding information leakage in the memory controller with fixed service policies", ["Ali Shafiee", "Akhila Gundu", "Manjunath Shevgoor", "Rajeev Balasubramonian", "Mohit Tiwari"], "https://doi.org/10.1145/2830772.2830795", "micro", 2015]], "Manjunath Shevgoor": [0, ["Avoiding information leakage in the memory controller with fixed service policies", ["Ali Shafiee", "Akhila Gundu", "Manjunath Shevgoor", "Rajeev Balasubramonian", "Mohit Tiwari"], "https://doi.org/10.1145/2830772.2830795", "micro", 2015], ["Efficiently prefetching complex address patterns", ["Manjunath Shevgoor", "Sahil Koladiya", "Rajeev Balasubramonian", "Chris Wilkerson", "Seth H. Pugsley", "Zeshan Chishti"], "https://doi.org/10.1145/2830772.2830793", "micro", 2015]], "Rajeev Balasubramonian": [0, ["Avoiding information leakage in the memory controller with fixed service policies", ["Ali Shafiee", "Akhila Gundu", "Manjunath Shevgoor", "Rajeev Balasubramonian", "Mohit Tiwari"], "https://doi.org/10.1145/2830772.2830795", "micro", 2015], ["Efficiently prefetching complex address patterns", ["Manjunath Shevgoor", "Sahil Koladiya", "Rajeev Balasubramonian", "Chris Wilkerson", "Seth H. Pugsley", "Zeshan Chishti"], "https://doi.org/10.1145/2830772.2830793", "micro", 2015]], "Mohit Tiwari": [0, ["Avoiding information leakage in the memory controller with fixed service policies", ["Ali Shafiee", "Akhila Gundu", "Manjunath Shevgoor", "Rajeev Balasubramonian", "Mohit Tiwari"], "https://doi.org/10.1145/2830772.2830795", "micro", 2015]], "Xian Zhang": [0, ["Fork path: improving efficiency of ORAM by removing redundant memory accesses", ["Xian Zhang", "Guangyu Sun", "Chao Zhang", "Weiqi Zhang", "Yun Liang", "Tao Wang", "Yiran Chen", "Jia Di"], "https://doi.org/10.1145/2830772.2830787", "micro", 2015]], "Guangyu Sun": [0.00010970059156534262, ["Fork path: improving efficiency of ORAM by removing redundant memory accesses", ["Xian Zhang", "Guangyu Sun", "Chao Zhang", "Weiqi Zhang", "Yun Liang", "Tao Wang", "Yiran Chen", "Jia Di"], "https://doi.org/10.1145/2830772.2830787", "micro", 2015], ["Enabling coordinated register allocation and thread-level parallelism optimization for GPUs", ["Xiaolong Xie", "Yun Liang", "Xiuhong Li", "Yudong Wu", "Guangyu Sun", "Tao Wang", "Dongrui Fan"], "https://doi.org/10.1145/2830772.2830813", "micro", 2015]], "Chao Zhang": [0, ["Fork path: improving efficiency of ORAM by removing redundant memory accesses", ["Xian Zhang", "Guangyu Sun", "Chao Zhang", "Weiqi Zhang", "Yun Liang", "Tao Wang", "Yiran Chen", "Jia Di"], "https://doi.org/10.1145/2830772.2830787", "micro", 2015]], "Weiqi Zhang": [0, ["Fork path: improving efficiency of ORAM by removing redundant memory accesses", ["Xian Zhang", "Guangyu Sun", "Chao Zhang", "Weiqi Zhang", "Yun Liang", "Tao Wang", "Yiran Chen", "Jia Di"], "https://doi.org/10.1145/2830772.2830787", "micro", 2015]], "Yun Liang": [0, ["Fork path: improving efficiency of ORAM by removing redundant memory accesses", ["Xian Zhang", "Guangyu Sun", "Chao Zhang", "Weiqi Zhang", "Yun Liang", "Tao Wang", "Yiran Chen", "Jia Di"], "https://doi.org/10.1145/2830772.2830787", "micro", 2015], ["Enabling coordinated register allocation and thread-level parallelism optimization for GPUs", ["Xiaolong Xie", "Yun Liang", "Xiuhong Li", "Yudong Wu", "Guangyu Sun", "Tao Wang", "Dongrui Fan"], "https://doi.org/10.1145/2830772.2830813", "micro", 2015]], "Tao Wang": [0.0013258791295811534, ["Fork path: improving efficiency of ORAM by removing redundant memory accesses", ["Xian Zhang", "Guangyu Sun", "Chao Zhang", "Weiqi Zhang", "Yun Liang", "Tao Wang", "Yiran Chen", "Jia Di"], "https://doi.org/10.1145/2830772.2830787", "micro", 2015], ["Enabling coordinated register allocation and thread-level parallelism optimization for GPUs", ["Xiaolong Xie", "Yun Liang", "Xiuhong Li", "Yudong Wu", "Guangyu Sun", "Tao Wang", "Dongrui Fan"], "https://doi.org/10.1145/2830772.2830813", "micro", 2015]], "Yiran Chen": [0, ["Fork path: improving efficiency of ORAM by removing redundant memory accesses", ["Xian Zhang", "Guangyu Sun", "Chao Zhang", "Weiqi Zhang", "Yun Liang", "Tao Wang", "Yiran Chen", "Jia Di"], "https://doi.org/10.1145/2830772.2830787", "micro", 2015]], "Jia Di": [0, ["Fork path: improving efficiency of ORAM by removing redundant memory accesses", ["Xian Zhang", "Guangyu Sun", "Chao Zhang", "Weiqi Zhang", "Yun Liang", "Tao Wang", "Yiran Chen", "Jia Di"], "https://doi.org/10.1145/2830772.2830787", "micro", 2015]], "William Arthur": [0, ["Locking down insecure indirection with hardware-based control-data isolation", ["William Arthur", "Sahil Madeka", "Reetuparna Das", "Todd M. Austin"], "https://doi.org/10.1145/2830772.2830801", "micro", 2015]], "Sahil Madeka": [0, ["Locking down insecure indirection with hardware-based control-data isolation", ["William Arthur", "Sahil Madeka", "Reetuparna Das", "Todd M. Austin"], "https://doi.org/10.1145/2830772.2830801", "micro", 2015]], "Reetuparna Das": [0, ["Locking down insecure indirection with hardware-based control-data isolation", ["William Arthur", "Sahil Madeka", "Reetuparna Das", "Todd M. Austin"], "https://doi.org/10.1145/2830772.2830801", "micro", 2015], ["DynaMOS: dynamic schedule migration for heterogeneous cores", ["Shruti Padmanabha", "Andrew Lukefahr", "Reetuparna Das", "Scott A. Mahlke"], "https://doi.org/10.1145/2830772.2830791", "micro", 2015]], "Todd M. Austin": [0, ["Locking down insecure indirection with hardware-based control-data isolation", ["William Arthur", "Sahil Madeka", "Reetuparna Das", "Todd M. Austin"], "https://doi.org/10.1145/2830772.2830801", "micro", 2015]], "Anys Bacha": [0, ["Authenticache: harnessing cache ECC for system authentication", ["Anys Bacha", "Radu Teodorescu"], "https://doi.org/10.1145/2830772.2830814", "micro", 2015]], "Radu Teodorescu": [0, ["Authenticache: harnessing cache ECC for system authentication", ["Anys Bacha", "Radu Teodorescu"], "https://doi.org/10.1145/2830772.2830814", "micro", 2015]], "Sahil Koladiya": [0, ["Efficiently prefetching complex address patterns", ["Manjunath Shevgoor", "Sahil Koladiya", "Rajeev Balasubramonian", "Chris Wilkerson", "Seth H. Pugsley", "Zeshan Chishti"], "https://doi.org/10.1145/2830772.2830793", "micro", 2015]], "Chris Wilkerson": [0, ["Efficiently prefetching complex address patterns", ["Manjunath Shevgoor", "Sahil Koladiya", "Rajeev Balasubramonian", "Chris Wilkerson", "Seth H. Pugsley", "Zeshan Chishti"], "https://doi.org/10.1145/2830772.2830793", "micro", 2015]], "Seth H. Pugsley": [0, ["Efficiently prefetching complex address patterns", ["Manjunath Shevgoor", "Sahil Koladiya", "Rajeev Balasubramonian", "Chris Wilkerson", "Seth H. Pugsley", "Zeshan Chishti"], "https://doi.org/10.1145/2830772.2830793", "micro", 2015]], "Zeshan Chishti": [0, ["Efficiently prefetching complex address patterns", ["Manjunath Shevgoor", "Sahil Koladiya", "Rajeev Balasubramonian", "Chris Wilkerson", "Seth H. Pugsley", "Zeshan Chishti"], "https://doi.org/10.1145/2830772.2830793", "micro", 2015]], "Islam Atta": [0, ["Self-contained, accurate precomputation prefetching", ["Islam Atta", "Xin Tong", "Vijayalakshmi Srinivasan", "Ioana Baldini", "Andreas Moshovos"], "https://doi.org/10.1145/2830772.2830816", "micro", 2015]], "Xin Tong": [0, ["Self-contained, accurate precomputation prefetching", ["Islam Atta", "Xin Tong", "Vijayalakshmi Srinivasan", "Ioana Baldini", "Andreas Moshovos"], "https://doi.org/10.1145/2830772.2830816", "micro", 2015]], "Vijayalakshmi Srinivasan": [0, ["Self-contained, accurate precomputation prefetching", ["Islam Atta", "Xin Tong", "Vijayalakshmi Srinivasan", "Ioana Baldini", "Andreas Moshovos"], "https://doi.org/10.1145/2830772.2830816", "micro", 2015]], "Ioana Baldini": [0, ["Self-contained, accurate precomputation prefetching", ["Islam Atta", "Xin Tong", "Vijayalakshmi Srinivasan", "Ioana Baldini", "Andreas Moshovos"], "https://doi.org/10.1145/2830772.2830816", "micro", 2015]], "Cansu Kaynak": [0, ["Confluence: unified instruction supply for scale-out servers", ["Cansu Kaynak", "Boris Grot", "Babak Falsafi"], "https://doi.org/10.1145/2830772.2830785", "micro", 2015]], "Boris Grot": [0, ["Confluence: unified instruction supply for scale-out servers", ["Cansu Kaynak", "Boris Grot", "Babak Falsafi"], "https://doi.org/10.1145/2830772.2830785", "micro", 2015]], "Babak Falsafi": [0, ["Confluence: unified instruction supply for scale-out servers", ["Cansu Kaynak", "Boris Grot", "Babak Falsafi"], "https://doi.org/10.1145/2830772.2830785", "micro", 2015]], "Xiangyao Yu": [2.002397881295699e-13, ["IMP: indirect memory prefetcher", ["Xiangyao Yu", "Christopher J. Hughes", "Nadathur Satish", "Srinivas Devadas"], "https://doi.org/10.1145/2830772.2830807", "micro", 2015]], "Christopher J. Hughes": [0, ["IMP: indirect memory prefetcher", ["Xiangyao Yu", "Christopher J. Hughes", "Nadathur Satish", "Srinivas Devadas"], "https://doi.org/10.1145/2830772.2830807", "micro", 2015]], "Nadathur Satish": [0, ["IMP: indirect memory prefetcher", ["Xiangyao Yu", "Christopher J. Hughes", "Nadathur Satish", "Srinivas Devadas"], "https://doi.org/10.1145/2830772.2830807", "micro", 2015]], "Srinivas Devadas": [0, ["IMP: indirect memory prefetcher", ["Xiangyao Yu", "Christopher J. Hughes", "Nadathur Satish", "Srinivas Devadas"], "https://doi.org/10.1145/2830772.2830807", "micro", 2015]], "Tae Jun Ham": [0.8455002903938293, ["DeSC: decoupled supply-compute communication management for heterogeneous architectures", ["Tae Jun Ham", "Juan L. Aragon", "Margaret Martonosi"], "https://doi.org/10.1145/2830772.2830800", "micro", 2015]], "Juan L. Aragon": [0, ["DeSC: decoupled supply-compute communication management for heterogeneous architectures", ["Tae Jun Ham", "Juan L. Aragon", "Margaret Martonosi"], "https://doi.org/10.1145/2830772.2830800", "micro", 2015]], "Farzad Khorasani": [0, ["Efficient warp execution in presence of divergence with collaborative context collection", ["Farzad Khorasani", "Rajiv Gupta", "Laxmi N. Bhuyan"], "https://doi.org/10.1145/2830772.2830796", "micro", 2015]], "Rajiv Gupta": [0, ["Efficient warp execution in presence of divergence with collaborative context collection", ["Farzad Khorasani", "Rajiv Gupta", "Laxmi N. Bhuyan"], "https://doi.org/10.1145/2830772.2830796", "micro", 2015]], "Laxmi N. Bhuyan": [0, ["Efficient warp execution in presence of divergence with collaborative context collection", ["Farzad Khorasani", "Rajiv Gupta", "Laxmi N. Bhuyan"], "https://doi.org/10.1145/2830772.2830796", "micro", 2015]], "Dani Voitsechov": [0, ["Control flow coalescing on a hybrid dataflow/von Neumann GPGPU", ["Dani Voitsechov", "Yoav Etsion"], "https://doi.org/10.1145/2830772.2830817", "micro", 2015]], "Yoav Etsion": [0, ["Control flow coalescing on a hybrid dataflow/von Neumann GPGPU", ["Dani Voitsechov", "Yoav Etsion"], "https://doi.org/10.1145/2830772.2830817", "micro", 2015]], "Mark C. Jeffrey": [0, ["A scalable architecture for ordered parallelism", ["Mark C. Jeffrey", "Suvinay Subramanian", "Cong Yan", "Joel S. Emer", "Daniel Sanchez"], "https://doi.org/10.1145/2830772.2830777", "micro", 2015]], "Suvinay Subramanian": [0, ["A scalable architecture for ordered parallelism", ["Mark C. Jeffrey", "Suvinay Subramanian", "Cong Yan", "Joel S. Emer", "Daniel Sanchez"], "https://doi.org/10.1145/2830772.2830777", "micro", 2015]], "Cong Yan": [0, ["A scalable architecture for ordered parallelism", ["Mark C. Jeffrey", "Suvinay Subramanian", "Cong Yan", "Joel S. Emer", "Daniel Sanchez"], "https://doi.org/10.1145/2830772.2830777", "micro", 2015]], "Joel S. Emer": [0, ["A scalable architecture for ordered parallelism", ["Mark C. Jeffrey", "Suvinay Subramanian", "Cong Yan", "Joel S. Emer", "Daniel Sanchez"], "https://doi.org/10.1145/2830772.2830777", "micro", 2015], ["A fast and accurate analytical technique to compute the AVF of sequential bits in a processor", ["Steven Raasch", "Arijit Biswas", "Jon Stephan", "Paul Racunas", "Joel S. Emer"], "https://doi.org/10.1145/2830772.2830829", "micro", 2015]], "Yanwei Song": [1.459843019802065e-07, ["More is less: improving the energy efficiency of data movement via opportunistic use of sparse codes", ["Yanwei Song", "Engin Ipek"], "https://doi.org/10.1145/2830772.2830806", "micro", 2015]], "Engin Ipek": [0, ["More is less: improving the energy efficiency of data movement via opportunistic use of sparse codes", ["Yanwei Song", "Engin Ipek"], "https://doi.org/10.1145/2830772.2830806", "micro", 2015]], "Shih-Lien Lu": [0, ["Improving DRAM latency with dynamic asymmetric subarray", ["Shih-Lien Lu", "Ying-Chen Lin", "Chia-Lin Yang"], "https://doi.org/10.1145/2830772.2830827", "micro", 2015]], "Ying-Chen Lin": [0, ["Improving DRAM latency with dynamic asymmetric subarray", ["Shih-Lien Lu", "Ying-Chen Lin", "Chia-Lin Yang"], "https://doi.org/10.1145/2830772.2830827", "micro", 2015]], "Chia-Lin Yang": [0.00039730683784000576, ["Improving DRAM latency with dynamic asymmetric subarray", ["Shih-Lien Lu", "Ying-Chen Lin", "Chia-Lin Yang"], "https://doi.org/10.1145/2830772.2830827", "micro", 2015]], "Thomas Mullins": [0, ["Gather-scatter DRAM: in-DRAM address translation to improve the spatial locality of non-unit strided accesses", ["Vivek Seshadri", "Thomas Mullins", "Amirali Boroumand", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "https://doi.org/10.1145/2830772.2830820", "micro", 2015]], "Amirali Boroumand": [0, ["Gather-scatter DRAM: in-DRAM address translation to improve the spatial locality of non-unit strided accesses", ["Vivek Seshadri", "Thomas Mullins", "Amirali Boroumand", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "https://doi.org/10.1145/2830772.2830820", "micro", 2015]], "Phillip B. Gibbons": [0, ["Gather-scatter DRAM: in-DRAM address translation to improve the spatial locality of non-unit strided accesses", ["Vivek Seshadri", "Thomas Mullins", "Amirali Boroumand", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "https://doi.org/10.1145/2830772.2830820", "micro", 2015]], "Michael A. Kozuch": [0, ["Gather-scatter DRAM: in-DRAM address translation to improve the spatial locality of non-unit strided accesses", ["Vivek Seshadri", "Thomas Mullins", "Amirali Boroumand", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "https://doi.org/10.1145/2830772.2830820", "micro", 2015]], "Todd C. Mowry": [0, ["Gather-scatter DRAM: in-DRAM address translation to improve the spatial locality of non-unit strided accesses", ["Vivek Seshadri", "Thomas Mullins", "Amirali Boroumand", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "https://doi.org/10.1145/2830772.2830820", "micro", 2015]], "Rajib Nath": [0, ["The CRISP performance model for dynamic voltage and frequency scaling in a GPGPU", ["Rajib Nath", "Dean M. Tullsen"], "https://doi.org/10.1145/2830772.2830826", "micro", 2015]], "Dean M. Tullsen": [0, ["The CRISP performance model for dynamic voltage and frequency scaling in a GPGPU", ["Rajib Nath", "Dean M. Tullsen"], "https://doi.org/10.1145/2830772.2830826", "micro", 2015]], "Jingwen Leng": [0, ["Safe limits on voltage reduction efficiency in GPUs: a direct measurement approach", ["Jingwen Leng", "Alper Buyuktosunoglu", "Ramon Bertran", "Pradip Bose", "Vijay Janapa Reddi"], "https://doi.org/10.1145/2830772.2830811", "micro", 2015], ["Adaptive guardband scheduling to improve system-level efficiency of the POWER7+", ["Yazhou Zu", "Charles R. Lefurgy", "Jingwen Leng", "Matthew Halpern", "Michael S. Floyd", "Vijay Janapa Reddi"], "https://doi.org/10.1145/2830772.2830824", "micro", 2015]], "Alper Buyuktosunoglu": [0, ["Safe limits on voltage reduction efficiency in GPUs: a direct measurement approach", ["Jingwen Leng", "Alper Buyuktosunoglu", "Ramon Bertran", "Pradip Bose", "Vijay Janapa Reddi"], "https://doi.org/10.1145/2830772.2830811", "micro", 2015]], "Ramon Bertran": [0, ["Safe limits on voltage reduction efficiency in GPUs: a direct measurement approach", ["Jingwen Leng", "Alper Buyuktosunoglu", "Ramon Bertran", "Pradip Bose", "Vijay Janapa Reddi"], "https://doi.org/10.1145/2830772.2830811", "micro", 2015]], "Pradip Bose": [0, ["Safe limits on voltage reduction efficiency in GPUs: a direct measurement approach", ["Jingwen Leng", "Alper Buyuktosunoglu", "Ramon Bertran", "Pradip Bose", "Vijay Janapa Reddi"], "https://doi.org/10.1145/2830772.2830811", "micro", 2015]], "Vijay Janapa Reddi": [0, ["Safe limits on voltage reduction efficiency in GPUs: a direct measurement approach", ["Jingwen Leng", "Alper Buyuktosunoglu", "Ramon Bertran", "Pradip Bose", "Vijay Janapa Reddi"], "https://doi.org/10.1145/2830772.2830811", "micro", 2015], ["Adaptive guardband scheduling to improve system-level efficiency of the POWER7+", ["Yazhou Zu", "Charles R. Lefurgy", "Jingwen Leng", "Matthew Halpern", "Michael S. Floyd", "Vijay Janapa Reddi"], "https://doi.org/10.1145/2830772.2830824", "micro", 2015], ["Microarchitectural implications of event-driven server-side web applications", ["Yuhao Zhu", "Daniel Richins", "Matthew Halpern", "Vijay Janapa Reddi"], "https://doi.org/10.1145/2830772.2830792", "micro", 2015]], "Yazhou Zu": [0, ["Adaptive guardband scheduling to improve system-level efficiency of the POWER7+", ["Yazhou Zu", "Charles R. Lefurgy", "Jingwen Leng", "Matthew Halpern", "Michael S. Floyd", "Vijay Janapa Reddi"], "https://doi.org/10.1145/2830772.2830824", "micro", 2015]], "Charles R. Lefurgy": [0, ["Adaptive guardband scheduling to improve system-level efficiency of the POWER7+", ["Yazhou Zu", "Charles R. Lefurgy", "Jingwen Leng", "Matthew Halpern", "Michael S. Floyd", "Vijay Janapa Reddi"], "https://doi.org/10.1145/2830772.2830824", "micro", 2015]], "Matthew Halpern": [0, ["Adaptive guardband scheduling to improve system-level efficiency of the POWER7+", ["Yazhou Zu", "Charles R. Lefurgy", "Jingwen Leng", "Matthew Halpern", "Michael S. Floyd", "Vijay Janapa Reddi"], "https://doi.org/10.1145/2830772.2830824", "micro", 2015], ["Microarchitectural implications of event-driven server-side web applications", ["Yuhao Zhu", "Daniel Richins", "Matthew Halpern", "Vijay Janapa Reddi"], "https://doi.org/10.1145/2830772.2830792", "micro", 2015]], "Michael S. Floyd": [0, ["Adaptive guardband scheduling to improve system-level efficiency of the POWER7+", ["Yazhou Zu", "Charles R. Lefurgy", "Jingwen Leng", "Matthew Halpern", "Michael S. Floyd", "Vijay Janapa Reddi"], "https://doi.org/10.1145/2830772.2830824", "micro", 2015]], "Shruti Padmanabha": [0, ["DynaMOS: dynamic schedule migration for heterogeneous cores", ["Shruti Padmanabha", "Andrew Lukefahr", "Reetuparna Das", "Scott A. Mahlke"], "https://doi.org/10.1145/2830772.2830791", "micro", 2015]], "Andrew Lukefahr": [0, ["DynaMOS: dynamic schedule migration for heterogeneous cores", ["Shruti Padmanabha", "Andrew Lukefahr", "Reetuparna Das", "Scott A. Mahlke"], "https://doi.org/10.1145/2830772.2830791", "micro", 2015]], "Scott A. Mahlke": [0, ["DynaMOS: dynamic schedule migration for heterogeneous cores", ["Shruti Padmanabha", "Andrew Lukefahr", "Reetuparna Das", "Scott A. Mahlke"], "https://doi.org/10.1145/2830772.2830791", "micro", 2015], ["WarpPool: sharing requests with inter-warp coalescing for throughput processors", ["John Kloosterman", "Jonathan Beaumont", "Mick Wollman", "Ankit Sethia", "Ronald G. Dreslinski", "Trevor N. Mudge", "Scott A. Mahlke"], "https://doi.org/10.1145/2830772.2830830", "micro", 2015]], "Andreas Sembrant": [0, ["Long term parking (LTP): criticality-aware resource allocation in OOO processors", ["Andreas Sembrant", "Trevor E. Carlson", "Erik Hagersten", "David Black-Schaffer", "Arthur Perais", "Andre Seznec", "Pierre Michaud"], "https://doi.org/10.1145/2830772.2830815", "micro", 2015]], "Trevor E. Carlson": [0, ["Long term parking (LTP): criticality-aware resource allocation in OOO processors", ["Andreas Sembrant", "Trevor E. Carlson", "Erik Hagersten", "David Black-Schaffer", "Arthur Perais", "Andre Seznec", "Pierre Michaud"], "https://doi.org/10.1145/2830772.2830815", "micro", 2015]], "Erik Hagersten": [0, ["Long term parking (LTP): criticality-aware resource allocation in OOO processors", ["Andreas Sembrant", "Trevor E. Carlson", "Erik Hagersten", "David Black-Schaffer", "Arthur Perais", "Andre Seznec", "Pierre Michaud"], "https://doi.org/10.1145/2830772.2830815", "micro", 2015]], "David Black-Schaffer": [0, ["Long term parking (LTP): criticality-aware resource allocation in OOO processors", ["Andreas Sembrant", "Trevor E. Carlson", "Erik Hagersten", "David Black-Schaffer", "Arthur Perais", "Andre Seznec", "Pierre Michaud"], "https://doi.org/10.1145/2830772.2830815", "micro", 2015]], "Arthur Perais": [0, ["Long term parking (LTP): criticality-aware resource allocation in OOO processors", ["Andreas Sembrant", "Trevor E. Carlson", "Erik Hagersten", "David Black-Schaffer", "Arthur Perais", "Andre Seznec", "Pierre Michaud"], "https://doi.org/10.1145/2830772.2830815", "micro", 2015]], "Andre Seznec": [0, ["Long term parking (LTP): criticality-aware resource allocation in OOO processors", ["Andreas Sembrant", "Trevor E. Carlson", "Erik Hagersten", "David Black-Schaffer", "Arthur Perais", "Andre Seznec", "Pierre Michaud"], "https://doi.org/10.1145/2830772.2830815", "micro", 2015], ["The inner most loop iteration counter: a new dimension in branch history", ["Andre Seznec", "Joshua San Miguel", "Jorge Albericio"], "https://doi.org/10.1145/2830772.2830831", "micro", 2015]], "Pierre Michaud": [0, ["Long term parking (LTP): criticality-aware resource allocation in OOO processors", ["Andreas Sembrant", "Trevor E. Carlson", "Erik Hagersten", "David Black-Schaffer", "Arthur Perais", "Andre Seznec", "Pierre Michaud"], "https://doi.org/10.1145/2830772.2830815", "micro", 2015]], "Milad Hashemi": [0, ["Filtered runahead execution with a runahead buffer", ["Milad Hashemi", "Yale N. Patt"], "https://doi.org/10.1145/2830772.2830812", "micro", 2015]], "Yale N. Patt": [0, ["Filtered runahead execution with a runahead buffer", ["Milad Hashemi", "Yale N. Patt"], "https://doi.org/10.1145/2830772.2830812", "micro", 2015]], "Daniel S. McFarlin": [0, ["Bungee jumps: accelerating indirect branches through HW/SW co-design", ["Daniel S. McFarlin", "Craig B. Zilles"], "https://doi.org/10.1145/2830772.2830781", "micro", 2015]], "Craig B. Zilles": [0, ["Bungee jumps: accelerating indirect branches through HW/SW co-design", ["Daniel S. McFarlin", "Craig B. Zilles"], "https://doi.org/10.1145/2830772.2830781", "micro", 2015]], "Jiwei Liu": [0, ["SAWS: synchronization aware GPGPU warp scheduling for multiple independent warp schedulers", ["Jiwei Liu", "Jun Yang", "Rami G. Melhem"], "https://doi.org/10.1145/2830772.2830822", "micro", 2015]], "Jun Yang": [0.07243934646248817, ["SAWS: synchronization aware GPGPU warp scheduling for multiple independent warp schedulers", ["Jiwei Liu", "Jun Yang", "Rami G. Melhem"], "https://doi.org/10.1145/2830772.2830822", "micro", 2015]], "Rami G. Melhem": [0, ["SAWS: synchronization aware GPGPU warp scheduling for multiple independent warp schedulers", ["Jiwei Liu", "Jun Yang", "Rami G. Melhem"], "https://doi.org/10.1145/2830772.2830822", "micro", 2015]], "Xiaolong Xie": [0, ["Enabling coordinated register allocation and thread-level parallelism optimization for GPUs", ["Xiaolong Xie", "Yun Liang", "Xiuhong Li", "Yudong Wu", "Guangyu Sun", "Tao Wang", "Dongrui Fan"], "https://doi.org/10.1145/2830772.2830813", "micro", 2015]], "Xiuhong Li": [0, ["Enabling coordinated register allocation and thread-level parallelism optimization for GPUs", ["Xiaolong Xie", "Yun Liang", "Xiuhong Li", "Yudong Wu", "Guangyu Sun", "Tao Wang", "Dongrui Fan"], "https://doi.org/10.1145/2830772.2830813", "micro", 2015]], "Yudong Wu": [0.19214408844709396, ["Enabling coordinated register allocation and thread-level parallelism optimization for GPUs", ["Xiaolong Xie", "Yun Liang", "Xiuhong Li", "Yudong Wu", "Guangyu Sun", "Tao Wang", "Dongrui Fan"], "https://doi.org/10.1145/2830772.2830813", "micro", 2015]], "Dongrui Fan": [0, ["Enabling coordinated register allocation and thread-level parallelism optimization for GPUs", ["Xiaolong Xie", "Yun Liang", "Xiuhong Li", "Yudong Wu", "Guangyu Sun", "Tao Wang", "Dongrui Fan"], "https://doi.org/10.1145/2830772.2830813", "micro", 2015]], "Guoyang Chen": [0, ["Free launch: optimizing GPU dynamic kernel launches through thread reuse", ["Guoyang Chen", "Xipeng Shen"], "https://doi.org/10.1145/2830772.2830818", "micro", 2015]], "Xipeng Shen": [0, ["Free launch: optimizing GPU dynamic kernel launches through thread reuse", ["Guoyang Chen", "Xipeng Shen"], "https://doi.org/10.1145/2830772.2830818", "micro", 2015]], "Hyeran Jeon": [0.9832432568073273, ["GPU register file virtualization", ["Hyeran Jeon", "Gokul Subramanian Ravi", "Nam Sung Kim", "Murali Annavaram"], "https://doi.org/10.1145/2830772.2830784", "micro", 2015]], "Gokul Subramanian Ravi": [0, ["GPU register file virtualization", ["Hyeran Jeon", "Gokul Subramanian Ravi", "Nam Sung Kim", "Murali Annavaram"], "https://doi.org/10.1145/2830772.2830784", "micro", 2015]], "Nam Sung Kim": [0.9872660338878632, ["GPU register file virtualization", ["Hyeran Jeon", "Gokul Subramanian Ravi", "Nam Sung Kim", "Murali Annavaram"], "https://doi.org/10.1145/2830772.2830784", "micro", 2015], ["vCache: architectural support for transparent and isolated virtual LLCs in virtualized environments", ["Daehoon Kim", "Hwanju Kim", "Nam Sung Kim", "Jaehyuk Huh"], "https://doi.org/10.1145/2830772.2830825", "micro", 2015]], "Murali Annavaram": [0, ["GPU register file virtualization", ["Hyeran Jeon", "Gokul Subramanian Ravi", "Nam Sung Kim", "Murali Annavaram"], "https://doi.org/10.1145/2830772.2830784", "micro", 2015]], "John Kloosterman": [0, ["WarpPool: sharing requests with inter-warp coalescing for throughput processors", ["John Kloosterman", "Jonathan Beaumont", "Mick Wollman", "Ankit Sethia", "Ronald G. Dreslinski", "Trevor N. Mudge", "Scott A. Mahlke"], "https://doi.org/10.1145/2830772.2830830", "micro", 2015]], "Jonathan Beaumont": [0, ["WarpPool: sharing requests with inter-warp coalescing for throughput processors", ["John Kloosterman", "Jonathan Beaumont", "Mick Wollman", "Ankit Sethia", "Ronald G. Dreslinski", "Trevor N. Mudge", "Scott A. Mahlke"], "https://doi.org/10.1145/2830772.2830830", "micro", 2015]], "Mick Wollman": [0, ["WarpPool: sharing requests with inter-warp coalescing for throughput processors", ["John Kloosterman", "Jonathan Beaumont", "Mick Wollman", "Ankit Sethia", "Ronald G. Dreslinski", "Trevor N. Mudge", "Scott A. Mahlke"], "https://doi.org/10.1145/2830772.2830830", "micro", 2015]], "Ankit Sethia": [0, ["WarpPool: sharing requests with inter-warp coalescing for throughput processors", ["John Kloosterman", "Jonathan Beaumont", "Mick Wollman", "Ankit Sethia", "Ronald G. Dreslinski", "Trevor N. Mudge", "Scott A. Mahlke"], "https://doi.org/10.1145/2830772.2830830", "micro", 2015]], "Ronald G. Dreslinski": [0, ["WarpPool: sharing requests with inter-warp coalescing for throughput processors", ["John Kloosterman", "Jonathan Beaumont", "Mick Wollman", "Ankit Sethia", "Ronald G. Dreslinski", "Trevor N. Mudge", "Scott A. Mahlke"], "https://doi.org/10.1145/2830772.2830830", "micro", 2015]], "Trevor N. Mudge": [0, ["WarpPool: sharing requests with inter-warp coalescing for throughput processors", ["John Kloosterman", "Jonathan Beaumont", "Mick Wollman", "Ankit Sethia", "Ronald G. Dreslinski", "Trevor N. Mudge", "Scott A. Mahlke"], "https://doi.org/10.1145/2830772.2830830", "micro", 2015]], "Enrique de Lucas": [0, ["Ultra-low power render-based collision detection for CPU/GPU systems", ["Enrique de Lucas", "Pedro Marcuello", "Joan-Manuel Parcerisa", "Antonio Gonzalez"], "https://doi.org/10.1145/2830772.2830783", "micro", 2015]], "Pedro Marcuello": [0, ["Ultra-low power render-based collision detection for CPU/GPU systems", ["Enrique de Lucas", "Pedro Marcuello", "Joan-Manuel Parcerisa", "Antonio Gonzalez"], "https://doi.org/10.1145/2830772.2830783", "micro", 2015]], "Joan-Manuel Parcerisa": [0, ["Ultra-low power render-based collision detection for CPU/GPU systems", ["Enrique de Lucas", "Pedro Marcuello", "Joan-Manuel Parcerisa", "Antonio Gonzalez"], "https://doi.org/10.1145/2830772.2830783", "micro", 2015]], "Antonio Gonzalez": [0, ["Ultra-low power render-based collision detection for CPU/GPU systems", ["Enrique de Lucas", "Pedro Marcuello", "Joan-Manuel Parcerisa", "Antonio Gonzalez"], "https://doi.org/10.1145/2830772.2830783", "micro", 2015]], "Tao Chen": [0, ["Execution time prediction for energy-efficient hardware accelerators", ["Tao Chen", "Alexander Rucker", "G. Edward Suh"], "https://doi.org/10.1145/2830772.2830798", "micro", 2015]], "Alexander Rucker": [0, ["Execution time prediction for energy-efficient hardware accelerators", ["Tao Chen", "Alexander Rucker", "G. Edward Suh"], "https://doi.org/10.1145/2830772.2830798", "micro", 2015]], "G. Edward Suh": [4.7297218225272886e-11, ["Execution time prediction for energy-efficient hardware accelerators", ["Tao Chen", "Alexander Rucker", "G. Edward Suh"], "https://doi.org/10.1145/2830772.2830798", "micro", 2015], ["Prediction-guided performance-energy trade-off for interactive applications", ["Daniel Lo", "Taejoon Song", "G. Edward Suh"], "https://doi.org/10.1145/2830772.2830776", "micro", 2015]], "Lena E. Olson": [0, ["Border control: sandboxing accelerators", ["Lena E. Olson", "Jason Power", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1145/2830772.2830819", "micro", 2015]], "Jason Power": [0, ["Border control: sandboxing accelerators", ["Lena E. Olson", "Jason Power", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1145/2830772.2830819", "micro", 2015]], "Mark D. Hill": [0, ["Border control: sandboxing accelerators", ["Lena E. Olson", "Jason Power", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1145/2830772.2830819", "micro", 2015]], "David A. Wood": [0, ["Border control: sandboxing accelerators", ["Lena E. Olson", "Jason Power", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1145/2830772.2830819", "micro", 2015]], "Amir Yazdanbakhsh": [0, ["Neural acceleration for GPU throughput processors", ["Amir Yazdanbakhsh", "Jongse Park", "Hardik Sharma", "Pejman Lotfi-Kamran", "Hadi Esmaeilzadeh"], "https://doi.org/10.1145/2830772.2830810", "micro", 2015]], "Jongse Park": [0.8267733752727509, ["Neural acceleration for GPU throughput processors", ["Amir Yazdanbakhsh", "Jongse Park", "Hardik Sharma", "Pejman Lotfi-Kamran", "Hadi Esmaeilzadeh"], "https://doi.org/10.1145/2830772.2830810", "micro", 2015]], "Hardik Sharma": [0, ["Neural acceleration for GPU throughput processors", ["Amir Yazdanbakhsh", "Jongse Park", "Hardik Sharma", "Pejman Lotfi-Kamran", "Hadi Esmaeilzadeh"], "https://doi.org/10.1145/2830772.2830810", "micro", 2015]], "Pejman Lotfi-Kamran": [0, ["Neural acceleration for GPU throughput processors", ["Amir Yazdanbakhsh", "Jongse Park", "Hardik Sharma", "Pejman Lotfi-Kamran", "Hadi Esmaeilzadeh"], "https://doi.org/10.1145/2830772.2830810", "micro", 2015]], "Hadi Esmaeilzadeh": [0, ["Neural acceleration for GPU throughput processors", ["Amir Yazdanbakhsh", "Jongse Park", "Hardik Sharma", "Pejman Lotfi-Kamran", "Hadi Esmaeilzadeh"], "https://doi.org/10.1145/2830772.2830810", "micro", 2015]], "Zidong Du": [0, ["Neuromorphic accelerators: a comparison between neuroscience and machine-learning approaches", ["Zidong Du", "Daniel D. Ben-Dayan Rubin", "Yunji Chen", "Liqiang He", "Tianshi Chen", "Lei Zhang", "Chengyong Wu", "Olivier Temam"], "https://doi.org/10.1145/2830772.2830789", "micro", 2015]], "Daniel D. Ben-Dayan Rubin": [0, ["Neuromorphic accelerators: a comparison between neuroscience and machine-learning approaches", ["Zidong Du", "Daniel D. Ben-Dayan Rubin", "Yunji Chen", "Liqiang He", "Tianshi Chen", "Lei Zhang", "Chengyong Wu", "Olivier Temam"], "https://doi.org/10.1145/2830772.2830789", "micro", 2015]], "Yunji Chen": [0, ["Neuromorphic accelerators: a comparison between neuroscience and machine-learning approaches", ["Zidong Du", "Daniel D. Ben-Dayan Rubin", "Yunji Chen", "Liqiang He", "Tianshi Chen", "Lei Zhang", "Chengyong Wu", "Olivier Temam"], "https://doi.org/10.1145/2830772.2830789", "micro", 2015]], "Liqiang He": [0, ["Neuromorphic accelerators: a comparison between neuroscience and machine-learning approaches", ["Zidong Du", "Daniel D. Ben-Dayan Rubin", "Yunji Chen", "Liqiang He", "Tianshi Chen", "Lei Zhang", "Chengyong Wu", "Olivier Temam"], "https://doi.org/10.1145/2830772.2830789", "micro", 2015]], "Tianshi Chen": [0, ["Neuromorphic accelerators: a comparison between neuroscience and machine-learning approaches", ["Zidong Du", "Daniel D. Ben-Dayan Rubin", "Yunji Chen", "Liqiang He", "Tianshi Chen", "Lei Zhang", "Chengyong Wu", "Olivier Temam"], "https://doi.org/10.1145/2830772.2830789", "micro", 2015]], "Lei Zhang": [0, ["Neuromorphic accelerators: a comparison between neuroscience and machine-learning approaches", ["Zidong Du", "Daniel D. Ben-Dayan Rubin", "Yunji Chen", "Liqiang He", "Tianshi Chen", "Lei Zhang", "Chengyong Wu", "Olivier Temam"], "https://doi.org/10.1145/2830772.2830789", "micro", 2015]], "Chengyong Wu": [0.028058985248208046, ["Neuromorphic accelerators: a comparison between neuroscience and machine-learning approaches", ["Zidong Du", "Daniel D. Ben-Dayan Rubin", "Yunji Chen", "Liqiang He", "Tianshi Chen", "Lei Zhang", "Chengyong Wu", "Olivier Temam"], "https://doi.org/10.1145/2830772.2830789", "micro", 2015]], "Olivier Temam": [0, ["Neuromorphic accelerators: a comparison between neuroscience and machine-learning approaches", ["Zidong Du", "Daniel D. Ben-Dayan Rubin", "Yunji Chen", "Liqiang He", "Tianshi Chen", "Lei Zhang", "Chengyong Wu", "Olivier Temam"], "https://doi.org/10.1145/2830772.2830789", "micro", 2015]], "Daniel Lo": [0, ["Prediction-guided performance-energy trade-off for interactive applications", ["Daniel Lo", "Taejoon Song", "G. Edward Suh"], "https://doi.org/10.1145/2830772.2830776", "micro", 2015]], "Taejoon Song": [0.9710179269313812, ["Prediction-guided performance-energy trade-off for interactive applications", ["Daniel Lo", "Taejoon Song", "G. Edward Suh"], "https://doi.org/10.1145/2830772.2830776", "micro", 2015]], "Gwangmu Lee": [0.9944433569908142, ["Architecture-aware automatic computation offload for native applications", ["Gwangmu Lee", "Hyunjoon Park", "Seonyeong Heo", "Kyung-Ah Chang", "Hyogun Lee", "Hanjun Kim"], "https://doi.org/10.1145/2830772.2830833", "micro", 2015]], "Hyunjoon Park": [0.999309778213501, ["Architecture-aware automatic computation offload for native applications", ["Gwangmu Lee", "Hyunjoon Park", "Seonyeong Heo", "Kyung-Ah Chang", "Hyogun Lee", "Hanjun Kim"], "https://doi.org/10.1145/2830772.2830833", "micro", 2015]], "Seonyeong Heo": [0.9999990165233612, ["Architecture-aware automatic computation offload for native applications", ["Gwangmu Lee", "Hyunjoon Park", "Seonyeong Heo", "Kyung-Ah Chang", "Hyogun Lee", "Hanjun Kim"], "https://doi.org/10.1145/2830772.2830833", "micro", 2015]], "Kyung-Ah Chang": [0.9992667734622955, ["Architecture-aware automatic computation offload for native applications", ["Gwangmu Lee", "Hyunjoon Park", "Seonyeong Heo", "Kyung-Ah Chang", "Hyogun Lee", "Hanjun Kim"], "https://doi.org/10.1145/2830772.2830833", "micro", 2015]], "Hyogun Lee": [0.9993483573198318, ["Architecture-aware automatic computation offload for native applications", ["Gwangmu Lee", "Hyunjoon Park", "Seonyeong Heo", "Kyung-Ah Chang", "Hyogun Lee", "Hanjun Kim"], "https://doi.org/10.1145/2830772.2830833", "micro", 2015]], "Hanjun Kim": [1, ["Architecture-aware automatic computation offload for native applications", ["Gwangmu Lee", "Hyunjoon Park", "Seonyeong Heo", "Kyung-Ah Chang", "Hyogun Lee", "Hanjun Kim"], "https://doi.org/10.1145/2830772.2830833", "micro", 2015]], "Yuanwei Fang": [0, ["Fast support for unstructured data processing: the unified automata processor", ["Yuanwei Fang", "Tung Thanh Hoang", "Michela Becchi", "Andrew A. Chien"], "https://doi.org/10.1145/2830772.2830809", "micro", 2015]], "Tung Thanh Hoang": [0, ["Fast support for unstructured data processing: the unified automata processor", ["Yuanwei Fang", "Tung Thanh Hoang", "Michela Becchi", "Andrew A. Chien"], "https://doi.org/10.1145/2830772.2830809", "micro", 2015]], "Michela Becchi": [0, ["Fast support for unstructured data processing: the unified automata processor", ["Yuanwei Fang", "Tung Thanh Hoang", "Michela Becchi", "Andrew A. Chien"], "https://doi.org/10.1145/2830772.2830809", "micro", 2015]], "Andrew A. Chien": [0, ["Fast support for unstructured data processing: the unified automata processor", ["Yuanwei Fang", "Tung Thanh Hoang", "Michela Becchi", "Andrew A. Chien"], "https://doi.org/10.1145/2830772.2830809", "micro", 2015]], "Ajaykumar Kannan": [0, ["Enabling interposer-based disintegration of multi-core processors", ["Ajaykumar Kannan", "Natalie D. Enright Jerger", "Gabriel H. Loh"], "https://doi.org/10.1145/2830772.2830808", "micro", 2015]], "Jaehyung Ahn": [0.9996259212493896, ["DCS: a fast and scalable device-centric server architecture", ["Jaehyung Ahn", "Dongup Kwon", "Youngsok Kim", "Mohammadamin Ajdari", "Jaewon Lee", "Jangwoo Kim"], "https://doi.org/10.1145/2830772.2830794", "micro", 2015]], "Dongup Kwon": [0.9124910086393356, ["DCS: a fast and scalable device-centric server architecture", ["Jaehyung Ahn", "Dongup Kwon", "Youngsok Kim", "Mohammadamin Ajdari", "Jaewon Lee", "Jangwoo Kim"], "https://doi.org/10.1145/2830772.2830794", "micro", 2015]], "Youngsok Kim": [0.045930770225822926, ["DCS: a fast and scalable device-centric server architecture", ["Jaehyung Ahn", "Dongup Kwon", "Youngsok Kim", "Mohammadamin Ajdari", "Jaewon Lee", "Jangwoo Kim"], "https://doi.org/10.1145/2830772.2830794", "micro", 2015]], "Mohammadamin Ajdari": [0, ["DCS: a fast and scalable device-centric server architecture", ["Jaehyung Ahn", "Dongup Kwon", "Youngsok Kim", "Mohammadamin Ajdari", "Jaewon Lee", "Jangwoo Kim"], "https://doi.org/10.1145/2830772.2830794", "micro", 2015]], "Jaewon Lee": [0.8390700072050095, ["DCS: a fast and scalable device-centric server architecture", ["Jaehyung Ahn", "Dongup Kwon", "Youngsok Kim", "Mohammadamin Ajdari", "Jaewon Lee", "Jangwoo Kim"], "https://doi.org/10.1145/2830772.2830794", "micro", 2015]], "Jangwoo Kim": [1, ["DCS: a fast and scalable device-centric server architecture", ["Jaehyung Ahn", "Dongup Kwon", "Youngsok Kim", "Mohammadamin Ajdari", "Jaewon Lee", "Jangwoo Kim"], "https://doi.org/10.1145/2830772.2830794", "micro", 2015]], "Panagiota Nikolaou": [0, ["Modeling the implications of DRAM failures and protection techniques on datacenter TCO", ["Panagiota Nikolaou", "Yiannakis Sazeides", "Lorena Ndreu", "Marios Kleanthous"], "https://doi.org/10.1145/2830772.2830804", "micro", 2015]], "Yiannakis Sazeides": [0, ["Modeling the implications of DRAM failures and protection techniques on datacenter TCO", ["Panagiota Nikolaou", "Yiannakis Sazeides", "Lorena Ndreu", "Marios Kleanthous"], "https://doi.org/10.1145/2830772.2830804", "micro", 2015]], "Lorena Ndreu": [0, ["Modeling the implications of DRAM failures and protection techniques on datacenter TCO", ["Panagiota Nikolaou", "Yiannakis Sazeides", "Lorena Ndreu", "Marios Kleanthous"], "https://doi.org/10.1145/2830772.2830804", "micro", 2015]], "Marios Kleanthous": [0, ["Modeling the implications of DRAM failures and protection techniques on datacenter TCO", ["Panagiota Nikolaou", "Yiannakis Sazeides", "Lorena Ndreu", "Marios Kleanthous"], "https://doi.org/10.1145/2830772.2830804", "micro", 2015]], "Balajee Vamanan": [0, ["TimeTrader: exploiting latency tail to save datacenter energy for online search", ["Balajee Vamanan", "Hamza Bin Sohail", "Jahangir Hasan", "T. N. Vijaykumar"], "https://doi.org/10.1145/2830772.2830779", "micro", 2015]], "Hamza Bin Sohail": [0, ["TimeTrader: exploiting latency tail to save datacenter energy for online search", ["Balajee Vamanan", "Hamza Bin Sohail", "Jahangir Hasan", "T. N. Vijaykumar"], "https://doi.org/10.1145/2830772.2830779", "micro", 2015]], "Jahangir Hasan": [0, ["TimeTrader: exploiting latency tail to save datacenter energy for online search", ["Balajee Vamanan", "Hamza Bin Sohail", "Jahangir Hasan", "T. N. Vijaykumar"], "https://doi.org/10.1145/2830772.2830779", "micro", 2015]], "T. N. Vijaykumar": [0, ["TimeTrader: exploiting latency tail to save datacenter energy for online search", ["Balajee Vamanan", "Hamza Bin Sohail", "Jahangir Hasan", "T. N. Vijaykumar"], "https://doi.org/10.1145/2830772.2830779", "micro", 2015]], "Harshad Kasture": [0, ["Rubik: fast analytical power management for latency-critical systems", ["Harshad Kasture", "Davide B. Bartolini", "Nathan Beckmann", "Daniel Sanchez"], "https://doi.org/10.1145/2830772.2830797", "micro", 2015]], "Davide B. Bartolini": [0, ["Rubik: fast analytical power management for latency-critical systems", ["Harshad Kasture", "Davide B. Bartolini", "Nathan Beckmann", "Daniel Sanchez"], "https://doi.org/10.1145/2830772.2830797", "micro", 2015]], "Nathan Beckmann": [0, ["Rubik: fast analytical power management for latency-critical systems", ["Harshad Kasture", "Davide B. Bartolini", "Nathan Beckmann", "Daniel Sanchez"], "https://doi.org/10.1145/2830772.2830797", "micro", 2015]], "Seong-Lyong Gong": [0.9998190850019455, ["CLEAN-ECC: high reliability ECC for adaptive granularity memory system", ["Seong-Lyong Gong", "Minsoo Rhu", "Jungrae Kim", "Jinsuk Chung", "Mattan Erez"], "https://doi.org/10.1145/2830772.2830799", "micro", 2015]], "Minsoo Rhu": [1, ["CLEAN-ECC: high reliability ECC for adaptive granularity memory system", ["Seong-Lyong Gong", "Minsoo Rhu", "Jungrae Kim", "Jinsuk Chung", "Mattan Erez"], "https://doi.org/10.1145/2830772.2830799", "micro", 2015]], "Jungrae Kim": [0.9997474253177643, ["CLEAN-ECC: high reliability ECC for adaptive granularity memory system", ["Seong-Lyong Gong", "Minsoo Rhu", "Jungrae Kim", "Jinsuk Chung", "Mattan Erez"], "https://doi.org/10.1145/2830772.2830799", "micro", 2015]], "Jinsuk Chung": [0.9890710264444351, ["CLEAN-ECC: high reliability ECC for adaptive granularity memory system", ["Seong-Lyong Gong", "Minsoo Rhu", "Jungrae Kim", "Jinsuk Chung", "Mattan Erez"], "https://doi.org/10.1145/2830772.2830799", "micro", 2015]], "Mattan Erez": [0, ["CLEAN-ECC: high reliability ECC for adaptive granularity memory system", ["Seong-Lyong Gong", "Minsoo Rhu", "Jungrae Kim", "Jinsuk Chung", "Mattan Erez"], "https://doi.org/10.1145/2830772.2830799", "micro", 2015]], "Daehoon Kim": [0.9937753528356552, ["vCache: architectural support for transparent and isolated virtual LLCs in virtualized environments", ["Daehoon Kim", "Hwanju Kim", "Nam Sung Kim", "Jaehyuk Huh"], "https://doi.org/10.1145/2830772.2830825", "micro", 2015]], "Hwanju Kim": [0.9778647124767303, ["vCache: architectural support for transparent and isolated virtual LLCs in virtualized environments", ["Daehoon Kim", "Hwanju Kim", "Nam Sung Kim", "Jaehyuk Huh"], "https://doi.org/10.1145/2830772.2830825", "micro", 2015]], "Jaehyuk Huh": [1, ["vCache: architectural support for transparent and isolated virtual LLCs in virtualized environments", ["Daehoon Kim", "Hwanju Kim", "Nam Sung Kim", "Jaehyuk Huh"], "https://doi.org/10.1145/2830772.2830825", "micro", 2015]], "Kathryn E. Gray": [0, ["An integrated concurrency and core-ISA architectural envelope definition, and test oracle, for IBM POWER multiprocessors", ["Kathryn E. Gray", "Gabriel Kerneis", "Dominic P. Mulligan", "Christopher Pulte", "Susmit Sarkar", "Peter Sewell"], "https://doi.org/10.1145/2830772.2830775", "micro", 2015]], "Gabriel Kerneis": [0, ["An integrated concurrency and core-ISA architectural envelope definition, and test oracle, for IBM POWER multiprocessors", ["Kathryn E. Gray", "Gabriel Kerneis", "Dominic P. Mulligan", "Christopher Pulte", "Susmit Sarkar", "Peter Sewell"], "https://doi.org/10.1145/2830772.2830775", "micro", 2015]], "Dominic P. Mulligan": [0, ["An integrated concurrency and core-ISA architectural envelope definition, and test oracle, for IBM POWER multiprocessors", ["Kathryn E. Gray", "Gabriel Kerneis", "Dominic P. Mulligan", "Christopher Pulte", "Susmit Sarkar", "Peter Sewell"], "https://doi.org/10.1145/2830772.2830775", "micro", 2015]], "Christopher Pulte": [0, ["An integrated concurrency and core-ISA architectural envelope definition, and test oracle, for IBM POWER multiprocessors", ["Kathryn E. Gray", "Gabriel Kerneis", "Dominic P. Mulligan", "Christopher Pulte", "Susmit Sarkar", "Peter Sewell"], "https://doi.org/10.1145/2830772.2830775", "micro", 2015]], "Susmit Sarkar": [0, ["An integrated concurrency and core-ISA architectural envelope definition, and test oracle, for IBM POWER multiprocessors", ["Kathryn E. Gray", "Gabriel Kerneis", "Dominic P. Mulligan", "Christopher Pulte", "Susmit Sarkar", "Peter Sewell"], "https://doi.org/10.1145/2830772.2830775", "micro", 2015]], "Peter Sewell": [0, ["An integrated concurrency and core-ISA architectural envelope definition, and test oracle, for IBM POWER multiprocessors", ["Kathryn E. Gray", "Gabriel Kerneis", "Dominic P. Mulligan", "Christopher Pulte", "Susmit Sarkar", "Peter Sewell"], "https://doi.org/10.1145/2830772.2830775", "micro", 2015]], "Matthew D. Sinclair": [0, ["Efficient GPU synchronization without scopes: saying no to complex consistency models", ["Matthew D. Sinclair", "Johnathan Alsop", "Sarita V. Adve"], "https://doi.org/10.1145/2830772.2830821", "micro", 2015]], "Johnathan Alsop": [0, ["Efficient GPU synchronization without scopes: saying no to complex consistency models", ["Matthew D. Sinclair", "Johnathan Alsop", "Sarita V. Adve"], "https://doi.org/10.1145/2830772.2830821", "micro", 2015]], "Sarita V. Adve": [0, ["Efficient GPU synchronization without scopes: saying no to complex consistency models", ["Matthew D. Sinclair", "Johnathan Alsop", "Sarita V. Adve"], "https://doi.org/10.1145/2830772.2830821", "micro", 2015]], "Arpit Joshi": [0, ["Efficient persist barriers for multicores", ["Arpit Joshi", "Vijay Nagarajan", "Marcelo Cintra", "Stratis Viglas"], "https://doi.org/10.1145/2830772.2830805", "micro", 2015]], "Vijay Nagarajan": [0, ["Efficient persist barriers for multicores", ["Arpit Joshi", "Vijay Nagarajan", "Marcelo Cintra", "Stratis Viglas"], "https://doi.org/10.1145/2830772.2830805", "micro", 2015]], "Marcelo Cintra": [0, ["Efficient persist barriers for multicores", ["Arpit Joshi", "Vijay Nagarajan", "Marcelo Cintra", "Stratis Viglas"], "https://doi.org/10.1145/2830772.2830805", "micro", 2015]], "Stratis Viglas": [0, ["Efficient persist barriers for multicores", ["Arpit Joshi", "Vijay Nagarajan", "Marcelo Cintra", "Stratis Viglas"], "https://doi.org/10.1145/2830772.2830805", "micro", 2015]], "Jinglei Ren": [0, ["ThyNVM: enabling software-transparent crash consistency in persistent memory systems", ["Jinglei Ren", "Jishen Zhao", "Samira Manabi Khan", "Jongmoo Choi", "Yongwei Wu", "Onur Mutlu"], "https://doi.org/10.1145/2830772.2830802", "micro", 2015]], "Jishen Zhao": [0, ["ThyNVM: enabling software-transparent crash consistency in persistent memory systems", ["Jinglei Ren", "Jishen Zhao", "Samira Manabi Khan", "Jongmoo Choi", "Yongwei Wu", "Onur Mutlu"], "https://doi.org/10.1145/2830772.2830802", "micro", 2015]], "Jongmoo Choi": [0.9886002540588379, ["ThyNVM: enabling software-transparent crash consistency in persistent memory systems", ["Jinglei Ren", "Jishen Zhao", "Samira Manabi Khan", "Jongmoo Choi", "Yongwei Wu", "Onur Mutlu"], "https://doi.org/10.1145/2830772.2830802", "micro", 2015]], "Yongwei Wu": [6.732021340383199e-08, ["ThyNVM: enabling software-transparent crash consistency in persistent memory systems", ["Jinglei Ren", "Jishen Zhao", "Samira Manabi Khan", "Jongmoo Choi", "Yongwei Wu", "Onur Mutlu"], "https://doi.org/10.1145/2830772.2830802", "micro", 2015]], "Yaosheng Fu": [0, ["Coherence domain restriction on large scale systems", ["Yaosheng Fu", "Tri M. Nguyen", "David Wentzlaff"], "https://doi.org/10.1145/2830772.2830832", "micro", 2015]], "Abhayendra Singh": [0, ["Efficiently enforcing strong memory ordering in GPUs", ["Abhayendra Singh", "Shaizeen Aga", "Satish Narayanasamy"], "https://doi.org/10.1145/2830772.2830778", "micro", 2015]], "Shaizeen Aga": [0, ["Efficiently enforcing strong memory ordering in GPUs", ["Abhayendra Singh", "Shaizeen Aga", "Satish Narayanasamy"], "https://doi.org/10.1145/2830772.2830778", "micro", 2015]], "Satish Narayanasamy": [0, ["Efficiently enforcing strong memory ordering in GPUs", ["Abhayendra Singh", "Shaizeen Aga", "Satish Narayanasamy"], "https://doi.org/10.1145/2830772.2830778", "micro", 2015]], "Kaige Yan": [0, ["Characterizing, modeling, and improving the QoE of mobile devices with low battery level", ["Kaige Yan", "Xingyao Zhang", "Xin Fu"], "https://doi.org/10.1145/2830772.2830786", "micro", 2015]], "Xingyao Zhang": [0, ["Characterizing, modeling, and improving the QoE of mobile devices with low battery level", ["Kaige Yan", "Xingyao Zhang", "Xin Fu"], "https://doi.org/10.1145/2830772.2830786", "micro", 2015]], "Xin Fu": [0, ["Characterizing, modeling, and improving the QoE of mobile devices with low battery level", ["Kaige Yan", "Xingyao Zhang", "Xin Fu"], "https://doi.org/10.1145/2830772.2830786", "micro", 2015]], "Newsha Ardalani": [0, ["Cross-architecture performance prediction (XAPP) using CPU code to predict GPU performance", ["Newsha Ardalani", "Clint Lestourgeon", "Karthikeyan Sankaralingam", "Xiaojin Zhu"], "https://doi.org/10.1145/2830772.2830780", "micro", 2015]], "Clint Lestourgeon": [0, ["Cross-architecture performance prediction (XAPP) using CPU code to predict GPU performance", ["Newsha Ardalani", "Clint Lestourgeon", "Karthikeyan Sankaralingam", "Xiaojin Zhu"], "https://doi.org/10.1145/2830772.2830780", "micro", 2015]], "Karthikeyan Sankaralingam": [0, ["Cross-architecture performance prediction (XAPP) using CPU code to predict GPU performance", ["Newsha Ardalani", "Clint Lestourgeon", "Karthikeyan Sankaralingam", "Xiaojin Zhu"], "https://doi.org/10.1145/2830772.2830780", "micro", 2015]], "Xiaojin Zhu": [0, ["Cross-architecture performance prediction (XAPP) using CPU code to predict GPU performance", ["Newsha Ardalani", "Clint Lestourgeon", "Karthikeyan Sankaralingam", "Xiaojin Zhu"], "https://doi.org/10.1145/2830772.2830780", "micro", 2015]], "Steven Raasch": [0, ["A fast and accurate analytical technique to compute the AVF of sequential bits in a processor", ["Steven Raasch", "Arijit Biswas", "Jon Stephan", "Paul Racunas", "Joel S. Emer"], "https://doi.org/10.1145/2830772.2830829", "micro", 2015]], "Arijit Biswas": [0, ["A fast and accurate analytical technique to compute the AVF of sequential bits in a processor", ["Steven Raasch", "Arijit Biswas", "Jon Stephan", "Paul Racunas", "Joel S. Emer"], "https://doi.org/10.1145/2830772.2830829", "micro", 2015]], "Jon Stephan": [0, ["A fast and accurate analytical technique to compute the AVF of sequential bits in a processor", ["Steven Raasch", "Arijit Biswas", "Jon Stephan", "Paul Racunas", "Joel S. Emer"], "https://doi.org/10.1145/2830772.2830829", "micro", 2015]], "Paul Racunas": [0, ["A fast and accurate analytical technique to compute the AVF of sequential bits in a processor", ["Steven Raasch", "Arijit Biswas", "Jon Stephan", "Paul Racunas", "Joel S. Emer"], "https://doi.org/10.1145/2830772.2830829", "micro", 2015]], "Qi Guo": [0, ["Enabling portable energy efficiency with memory accelerated library", ["Qi Guo", "Tze Meng Low", "Nikolaos Alachiotis", "Berkin Akin", "Larry T. Pileggi", "James C. Hoe", "Franz Franchetti"], "https://doi.org/10.1145/2830772.2830788", "micro", 2015]], "Tze Meng Low": [0, ["Enabling portable energy efficiency with memory accelerated library", ["Qi Guo", "Tze Meng Low", "Nikolaos Alachiotis", "Berkin Akin", "Larry T. Pileggi", "James C. Hoe", "Franz Franchetti"], "https://doi.org/10.1145/2830772.2830788", "micro", 2015]], "Nikolaos Alachiotis": [0, ["Enabling portable energy efficiency with memory accelerated library", ["Qi Guo", "Tze Meng Low", "Nikolaos Alachiotis", "Berkin Akin", "Larry T. Pileggi", "James C. Hoe", "Franz Franchetti"], "https://doi.org/10.1145/2830772.2830788", "micro", 2015]], "Berkin Akin": [0, ["Enabling portable energy efficiency with memory accelerated library", ["Qi Guo", "Tze Meng Low", "Nikolaos Alachiotis", "Berkin Akin", "Larry T. Pileggi", "James C. Hoe", "Franz Franchetti"], "https://doi.org/10.1145/2830772.2830788", "micro", 2015]], "Larry T. Pileggi": [0, ["Enabling portable energy efficiency with memory accelerated library", ["Qi Guo", "Tze Meng Low", "Nikolaos Alachiotis", "Berkin Akin", "Larry T. Pileggi", "James C. Hoe", "Franz Franchetti"], "https://doi.org/10.1145/2830772.2830788", "micro", 2015]], "James C. Hoe": [0, ["Enabling portable energy efficiency with memory accelerated library", ["Qi Guo", "Tze Meng Low", "Nikolaos Alachiotis", "Berkin Akin", "Larry T. Pileggi", "James C. Hoe", "Franz Franchetti"], "https://doi.org/10.1145/2830772.2830788", "micro", 2015]], "Franz Franchetti": [0, ["Enabling portable energy efficiency with memory accelerated library", ["Qi Guo", "Tze Meng Low", "Nikolaos Alachiotis", "Berkin Akin", "Larry T. Pileggi", "James C. Hoe", "Franz Franchetti"], "https://doi.org/10.1145/2830772.2830788", "micro", 2015]], "Yuhao Zhu": [0, ["Microarchitectural implications of event-driven server-side web applications", ["Yuhao Zhu", "Daniel Richins", "Matthew Halpern", "Vijay Janapa Reddi"], "https://doi.org/10.1145/2830772.2830792", "micro", 2015]], "Daniel Richins": [0, ["Microarchitectural implications of event-driven server-side web applications", ["Yuhao Zhu", "Daniel Richins", "Matthew Halpern", "Vijay Janapa Reddi"], "https://doi.org/10.1145/2830772.2830792", "micro", 2015]]}