<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2017.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="20" Path="E:/VivadoProjects/CLOCK/CLOCK.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="5b3c015d78b549cbb50940971b3391e5"/>
    <Option Name="Part" Val="xc7a35tcpg236-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="C:/Users/Lenovo/Desktop/74IP"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
    <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSANumComputeUnits" Val="16"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="0"/>
    <Option Name="WTModelSimExportSim" Val="0"/>
    <Option Name="WTQuestaExportSim" Val="0"/>
    <Option Name="WTIesExportSim" Val="0"/>
    <Option Name="WTVcsExportSim" Val="0"/>
    <Option Name="WTRivieraExportSim" Val="0"/>
    <Option Name="WTActivehdlExportSim" Val="0"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="1024"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/new/clock_modules.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/final_clock/final_clock.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="final_clock.bd" FileRelPathName="ip/final_clock_sec_generator_0_0/final_clock_sec_generator_0_0.xci">
          <Proxy FileSetName="final_clock_sec_generator_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="final_clock.bd" FileRelPathName="ip/final_clock_min_generator_0_0/final_clock_min_generator_0_0.xci">
          <Proxy FileSetName="final_clock_min_generator_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="final_clock.bd" FileRelPathName="ip/final_clock_hour_generator_0_0/final_clock_hour_generator_0_0.xci">
          <Proxy FileSetName="final_clock_hour_generator_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="final_clock.bd" FileRelPathName="ip/final_clock_day_generator_0_0/final_clock_day_generator_0_0.xci">
          <Proxy FileSetName="final_clock_day_generator_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="final_clock.bd" FileRelPathName="ip/final_clock_mon_generator_0_0/final_clock_mon_generator_0_0.xci">
          <Proxy FileSetName="final_clock_mon_generator_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="final_clock.bd" FileRelPathName="ip/final_clock_year_generator_0_0/final_clock_year_generator_0_0.xci">
          <Proxy FileSetName="final_clock_year_generator_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="final_clock.bd" FileRelPathName="ip/final_clock_two_clk_0_0/final_clock_two_clk_0_0.xci">
          <Proxy FileSetName="final_clock_two_clk_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="final_clock.bd" FileRelPathName="ip/final_clock_clk_div_1_0/final_clock_clk_div_1_0.xci">
          <Proxy FileSetName="final_clock_clk_div_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="final_clock.bd" FileRelPathName="ip/final_clock_HIGH_0_0/final_clock_HIGH_0_0.xci">
          <Proxy FileSetName="final_clock_HIGH_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="final_clock.bd" FileRelPathName="ip/final_clock_bcdTo7seg_0_0/final_clock_bcdTo7seg_0_0.xci">
          <Proxy FileSetName="final_clock_bcdTo7seg_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="final_clock.bd" FileRelPathName="ip/final_clock_decode138_0_0/final_clock_decode138_0_0.xci">
          <Proxy FileSetName="final_clock_decode138_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="final_clock.bd" FileRelPathName="ip/final_clock_steper_0_0/final_clock_steper_0_0.xci">
          <Proxy FileSetName="final_clock_steper_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="final_clock.bd" FileRelPathName="ip/final_clock_clk_div_2_0/final_clock_clk_div_2_0.xci">
          <Proxy FileSetName="final_clock_clk_div_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="final_clock.bd" FileRelPathName="ip/final_clock_tran_2_0_0/final_clock_tran_2_0_0.xci">
          <Proxy FileSetName="final_clock_tran_2_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="final_clock.bd" FileRelPathName="ip/final_clock_HIGH_1_0/final_clock_HIGH_1_0.xci">
          <Proxy FileSetName="final_clock_HIGH_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="final_clock.bd" FileRelPathName="ip/final_clock_Ground_0_0/final_clock_Ground_0_0.xci">
          <Proxy FileSetName="final_clock_Ground_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="final_clock.bd" FileRelPathName="ip/final_clock_OR_0_0/final_clock_OR_0_0.xci">
          <Proxy FileSetName="final_clock_OR_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="final_clock.bd" FileRelPathName="ip/final_clock_turn_3_0_0/final_clock_turn_3_0_0.xci">
          <Proxy FileSetName="final_clock_turn_3_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="final_clock.bd" FileRelPathName="ip/final_clock_tran_2_1_0/final_clock_tran_2_1_0.xci">
          <Proxy FileSetName="final_clock_tran_2_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="final_clock.bd" FileRelPathName="ip/final_clock_steper_3_0_0/final_clock_steper_3_0_0.xci">
          <Proxy FileSetName="final_clock_steper_3_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="final_clock.bd" FileRelPathName="ip/final_clock_select_153_0_0/final_clock_select_153_0_0.xci">
          <Proxy FileSetName="final_clock_select_153_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="final_clock.bd" FileRelPathName="ip/final_clock_Ground_1_0/final_clock_Ground_1_0.xci">
          <Proxy FileSetName="final_clock_Ground_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="final_clock.bd" FileRelPathName="ip/final_clock_clk_div_3_0/final_clock_clk_div_3_0.xci">
          <Proxy FileSetName="final_clock_clk_div_3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="final_clock.bd" FileRelPathName="ip/final_clock_data_chooser_0_0/final_clock_data_chooser_0_0.xci">
          <Proxy FileSetName="final_clock_data_chooser_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="final_clock.bd" FileRelPathName="ip/final_clock_data_chooser_1_0/final_clock_data_chooser_1_0.xci">
          <Proxy FileSetName="final_clock_data_chooser_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="final_clock.bd" FileRelPathName="ip/final_clock_data_chooser_2_0/final_clock_data_chooser_2_0.xci">
          <Proxy FileSetName="final_clock_data_chooser_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="final_clock.bd" FileRelPathName="ip/final_clock_data_chooser_3_0/final_clock_data_chooser_3_0.xci">
          <Proxy FileSetName="final_clock_data_chooser_3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="final_clock.bd" FileRelPathName="ip/final_clock_steper_1_0/final_clock_steper_1_0.xci">
          <Proxy FileSetName="final_clock_steper_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="final_clock.bd" FileRelPathName="ip/final_clock_tran_2_2_0/final_clock_tran_2_2_0.xci">
          <Proxy FileSetName="final_clock_tran_2_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="final_clock.bd" FileRelPathName="ip/final_clock_data_chooser_4_0/final_clock_data_chooser_4_0.xci">
          <Proxy FileSetName="final_clock_data_chooser_4_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="final_clock.bd" FileRelPathName="ip/final_clock_turn_4_0_0/final_clock_turn_4_0_0.xci">
          <Proxy FileSetName="final_clock_turn_4_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="final_clock.bd" FileRelPathName="ip/final_clock_five_or_0_0/final_clock_five_or_0_0.xci">
          <Proxy FileSetName="final_clock_five_or_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="final_clock.bd" FileRelPathName="ip/final_clock_one_or_0_0/final_clock_one_or_0_0.xci">
          <Proxy FileSetName="final_clock_one_or_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="final_clock.bd" FileRelPathName="ip/final_clock_decode138_1_0/final_clock_decode138_1_0.xci">
          <Proxy FileSetName="final_clock_decode138_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="final_clock.bd" FileRelPathName="ip/final_clock_Ground_2_0/final_clock_Ground_2_0.xci">
          <Proxy FileSetName="final_clock_Ground_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="final_clock.bd" FileRelPathName="ip/final_clock_clock_chooser_0_0/final_clock_clock_chooser_0_0.xci">
          <Proxy FileSetName="final_clock_clock_chooser_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="final_clock.bd" FileRelPathName="ip/final_clock_alink_0_0/final_clock_alink_0_0.xci">
          <Proxy FileSetName="final_clock_alink_0_0"/>
        </CompFileExtendedInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="final_clock"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/new/final.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="Ground"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopRTLFile" Val="$PSRCDIR/sources_1/new/clock_modules.v"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="final_clock_clk_div_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/final_clock_clk_div_1_0">
      <Config>
        <Option Name="TopModule" Val="final_clock_clk_div_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="final_clock_decode138_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/final_clock_decode138_0_0">
      <Config>
        <Option Name="TopModule" Val="final_clock_decode138_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="final_clock_clk_div_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/final_clock_clk_div_2_0">
      <Config>
        <Option Name="TopModule" Val="final_clock_clk_div_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="final_clock_clk_div_3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/final_clock_clk_div_3_0">
      <Config>
        <Option Name="TopModule" Val="final_clock_clk_div_3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="final_clock_decode138_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/final_clock_decode138_1_0">
      <Config>
        <Option Name="TopModule" Val="final_clock_decode138_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="final_clock_sec_generator_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/final_clock_sec_generator_0_0">
      <Config>
        <Option Name="TopModule" Val="final_clock_sec_generator_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="final_clock_min_generator_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/final_clock_min_generator_0_0">
      <Config>
        <Option Name="TopModule" Val="final_clock_min_generator_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="final_clock_hour_generator_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/final_clock_hour_generator_0_0">
      <Config>
        <Option Name="TopModule" Val="final_clock_hour_generator_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="final_clock_day_generator_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/final_clock_day_generator_0_0">
      <Config>
        <Option Name="TopModule" Val="final_clock_day_generator_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="final_clock_mon_generator_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/final_clock_mon_generator_0_0">
      <Config>
        <Option Name="TopModule" Val="final_clock_mon_generator_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="final_clock_year_generator_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/final_clock_year_generator_0_0">
      <Config>
        <Option Name="TopModule" Val="final_clock_year_generator_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="final_clock_two_clk_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/final_clock_two_clk_0_0">
      <Config>
        <Option Name="TopModule" Val="final_clock_two_clk_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="final_clock_HIGH_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/final_clock_HIGH_0_0">
      <Config>
        <Option Name="TopModule" Val="final_clock_HIGH_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="final_clock_bcdTo7seg_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/final_clock_bcdTo7seg_0_0">
      <Config>
        <Option Name="TopModule" Val="final_clock_bcdTo7seg_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="final_clock_steper_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/final_clock_steper_0_0">
      <Config>
        <Option Name="TopModule" Val="final_clock_steper_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="final_clock_tran_2_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/final_clock_tran_2_0_0">
      <Config>
        <Option Name="TopModule" Val="final_clock_tran_2_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="final_clock_HIGH_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/final_clock_HIGH_1_0">
      <Config>
        <Option Name="TopModule" Val="final_clock_HIGH_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="final_clock_Ground_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/final_clock_Ground_0_0">
      <Config>
        <Option Name="TopModule" Val="final_clock_Ground_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="final_clock_OR_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/final_clock_OR_0_0">
      <Config>
        <Option Name="TopModule" Val="final_clock_OR_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="final_clock_turn_3_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/final_clock_turn_3_0_0">
      <Config>
        <Option Name="TopModule" Val="final_clock_turn_3_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="final_clock_tran_2_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/final_clock_tran_2_1_0">
      <Config>
        <Option Name="TopModule" Val="final_clock_tran_2_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="final_clock_steper_3_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/final_clock_steper_3_0_0">
      <Config>
        <Option Name="TopModule" Val="final_clock_steper_3_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="final_clock_select_153_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/final_clock_select_153_0_0">
      <Config>
        <Option Name="TopModule" Val="final_clock_select_153_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="final_clock_Ground_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/final_clock_Ground_1_0">
      <Config>
        <Option Name="TopModule" Val="final_clock_Ground_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="final_clock_data_chooser_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/final_clock_data_chooser_0_0">
      <Config>
        <Option Name="TopModule" Val="final_clock_data_chooser_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="final_clock_data_chooser_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/final_clock_data_chooser_1_0">
      <Config>
        <Option Name="TopModule" Val="final_clock_data_chooser_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="final_clock_data_chooser_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/final_clock_data_chooser_2_0">
      <Config>
        <Option Name="TopModule" Val="final_clock_data_chooser_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="final_clock_data_chooser_3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/final_clock_data_chooser_3_0">
      <Config>
        <Option Name="TopModule" Val="final_clock_data_chooser_3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="final_clock_steper_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/final_clock_steper_1_0">
      <Config>
        <Option Name="TopModule" Val="final_clock_steper_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="final_clock_tran_2_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/final_clock_tran_2_2_0">
      <Config>
        <Option Name="TopModule" Val="final_clock_tran_2_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="final_clock_data_chooser_4_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/final_clock_data_chooser_4_0">
      <Config>
        <Option Name="TopModule" Val="final_clock_data_chooser_4_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="final_clock_turn_4_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/final_clock_turn_4_0_0">
      <Config>
        <Option Name="TopModule" Val="final_clock_turn_4_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="final_clock_five_or_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/final_clock_five_or_0_0">
      <Config>
        <Option Name="TopModule" Val="final_clock_five_or_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="final_clock_one_or_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/final_clock_one_or_0_0">
      <Config>
        <Option Name="TopModule" Val="final_clock_one_or_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="final_clock_Ground_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/final_clock_Ground_2_0">
      <Config>
        <Option Name="TopModule" Val="final_clock_Ground_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="final_clock_clock_chooser_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/final_clock_clock_chooser_0_0">
      <Config>
        <Option Name="TopModule" Val="final_clock_clock_chooser_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="final_clock_alink_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/final_clock_alink_0_0">
      <Config>
        <Option Name="TopModule" Val="final_clock_alink_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7a35tcpg236-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_clk_div_1_0_synth_1" Type="Ft3:Synth" SrcSet="final_clock_clk_div_1_0" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_clk_div_1_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/final_clock_clk_div_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_decode138_0_0_synth_1" Type="Ft3:Synth" SrcSet="final_clock_decode138_0_0" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_decode138_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/final_clock_decode138_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_clk_div_2_0_synth_1" Type="Ft3:Synth" SrcSet="final_clock_clk_div_2_0" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_clk_div_2_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/final_clock_clk_div_2_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_clk_div_3_0_synth_1" Type="Ft3:Synth" SrcSet="final_clock_clk_div_3_0" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_clk_div_3_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/final_clock_clk_div_3_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_decode138_1_0_synth_1" Type="Ft3:Synth" SrcSet="final_clock_decode138_1_0" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_decode138_1_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/final_clock_decode138_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_sec_generator_0_0_synth_1" Type="Ft3:Synth" SrcSet="final_clock_sec_generator_0_0" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_sec_generator_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/final_clock_sec_generator_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_min_generator_0_0_synth_1" Type="Ft3:Synth" SrcSet="final_clock_min_generator_0_0" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_min_generator_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/final_clock_min_generator_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_hour_generator_0_0_synth_1" Type="Ft3:Synth" SrcSet="final_clock_hour_generator_0_0" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_hour_generator_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/final_clock_hour_generator_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_day_generator_0_0_synth_1" Type="Ft3:Synth" SrcSet="final_clock_day_generator_0_0" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_day_generator_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/final_clock_day_generator_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_mon_generator_0_0_synth_1" Type="Ft3:Synth" SrcSet="final_clock_mon_generator_0_0" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_mon_generator_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/final_clock_mon_generator_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_year_generator_0_0_synth_1" Type="Ft3:Synth" SrcSet="final_clock_year_generator_0_0" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_year_generator_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/final_clock_year_generator_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_two_clk_0_0_synth_1" Type="Ft3:Synth" SrcSet="final_clock_two_clk_0_0" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_two_clk_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/final_clock_two_clk_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_HIGH_0_0_synth_1" Type="Ft3:Synth" SrcSet="final_clock_HIGH_0_0" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_HIGH_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/final_clock_HIGH_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_bcdTo7seg_0_0_synth_1" Type="Ft3:Synth" SrcSet="final_clock_bcdTo7seg_0_0" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_bcdTo7seg_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/final_clock_bcdTo7seg_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_steper_0_0_synth_1" Type="Ft3:Synth" SrcSet="final_clock_steper_0_0" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_steper_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/final_clock_steper_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_tran_2_0_0_synth_1" Type="Ft3:Synth" SrcSet="final_clock_tran_2_0_0" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_tran_2_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/final_clock_tran_2_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_HIGH_1_0_synth_1" Type="Ft3:Synth" SrcSet="final_clock_HIGH_1_0" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_HIGH_1_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/final_clock_HIGH_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_Ground_0_0_synth_1" Type="Ft3:Synth" SrcSet="final_clock_Ground_0_0" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_Ground_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/final_clock_Ground_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_OR_0_0_synth_1" Type="Ft3:Synth" SrcSet="final_clock_OR_0_0" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_OR_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/final_clock_OR_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_turn_3_0_0_synth_1" Type="Ft3:Synth" SrcSet="final_clock_turn_3_0_0" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_turn_3_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/final_clock_turn_3_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_tran_2_1_0_synth_1" Type="Ft3:Synth" SrcSet="final_clock_tran_2_1_0" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_tran_2_1_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/final_clock_tran_2_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_steper_3_0_0_synth_1" Type="Ft3:Synth" SrcSet="final_clock_steper_3_0_0" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_steper_3_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/final_clock_steper_3_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_select_153_0_0_synth_1" Type="Ft3:Synth" SrcSet="final_clock_select_153_0_0" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_select_153_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/final_clock_select_153_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_Ground_1_0_synth_1" Type="Ft3:Synth" SrcSet="final_clock_Ground_1_0" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_Ground_1_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/final_clock_Ground_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_data_chooser_0_0_synth_1" Type="Ft3:Synth" SrcSet="final_clock_data_chooser_0_0" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_data_chooser_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/final_clock_data_chooser_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_data_chooser_1_0_synth_1" Type="Ft3:Synth" SrcSet="final_clock_data_chooser_1_0" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_data_chooser_1_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/final_clock_data_chooser_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_data_chooser_2_0_synth_1" Type="Ft3:Synth" SrcSet="final_clock_data_chooser_2_0" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_data_chooser_2_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/final_clock_data_chooser_2_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_data_chooser_3_0_synth_1" Type="Ft3:Synth" SrcSet="final_clock_data_chooser_3_0" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_data_chooser_3_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/final_clock_data_chooser_3_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_steper_1_0_synth_1" Type="Ft3:Synth" SrcSet="final_clock_steper_1_0" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_steper_1_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/final_clock_steper_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_tran_2_2_0_synth_1" Type="Ft3:Synth" SrcSet="final_clock_tran_2_2_0" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_tran_2_2_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/final_clock_tran_2_2_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_data_chooser_4_0_synth_1" Type="Ft3:Synth" SrcSet="final_clock_data_chooser_4_0" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_data_chooser_4_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/final_clock_data_chooser_4_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_turn_4_0_0_synth_1" Type="Ft3:Synth" SrcSet="final_clock_turn_4_0_0" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_turn_4_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/final_clock_turn_4_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_five_or_0_0_synth_1" Type="Ft3:Synth" SrcSet="final_clock_five_or_0_0" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_five_or_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/final_clock_five_or_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_one_or_0_0_synth_1" Type="Ft3:Synth" SrcSet="final_clock_one_or_0_0" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_one_or_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/final_clock_one_or_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_Ground_2_0_synth_1" Type="Ft3:Synth" SrcSet="final_clock_Ground_2_0" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_Ground_2_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/final_clock_Ground_2_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_clock_chooser_0_0_synth_1" Type="Ft3:Synth" SrcSet="final_clock_clock_chooser_0_0" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_clock_chooser_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/final_clock_clock_chooser_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_alink_0_0_synth_1" Type="Ft3:Synth" SrcSet="final_clock_alink_0_0" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_alink_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/final_clock_alink_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream">
          <Option Id="BinFile">1</Option>
        </Step>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_clk_div_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_clk_div_1_0" Description="Default settings for Implementation." SynthRun="final_clock_clk_div_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_decode138_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_decode138_0_0" Description="Default settings for Implementation." SynthRun="final_clock_decode138_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_clk_div_2_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_clk_div_2_0" Description="Default settings for Implementation." SynthRun="final_clock_clk_div_2_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_clk_div_3_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_clk_div_3_0" Description="Default settings for Implementation." SynthRun="final_clock_clk_div_3_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_decode138_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_decode138_1_0" Description="Default settings for Implementation." SynthRun="final_clock_decode138_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_sec_generator_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_sec_generator_0_0" Description="Default settings for Implementation." SynthRun="final_clock_sec_generator_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_min_generator_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_min_generator_0_0" Description="Default settings for Implementation." SynthRun="final_clock_min_generator_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_hour_generator_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_hour_generator_0_0" Description="Default settings for Implementation." SynthRun="final_clock_hour_generator_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_day_generator_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_day_generator_0_0" Description="Default settings for Implementation." SynthRun="final_clock_day_generator_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_mon_generator_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_mon_generator_0_0" Description="Default settings for Implementation." SynthRun="final_clock_mon_generator_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_year_generator_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_year_generator_0_0" Description="Default settings for Implementation." SynthRun="final_clock_year_generator_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_two_clk_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_two_clk_0_0" Description="Default settings for Implementation." SynthRun="final_clock_two_clk_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_HIGH_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_HIGH_0_0" Description="Default settings for Implementation." SynthRun="final_clock_HIGH_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_bcdTo7seg_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_bcdTo7seg_0_0" Description="Default settings for Implementation." SynthRun="final_clock_bcdTo7seg_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_steper_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_steper_0_0" Description="Default settings for Implementation." SynthRun="final_clock_steper_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_tran_2_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_tran_2_0_0" Description="Default settings for Implementation." SynthRun="final_clock_tran_2_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_HIGH_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_HIGH_1_0" Description="Default settings for Implementation." SynthRun="final_clock_HIGH_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_Ground_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_Ground_0_0" Description="Default settings for Implementation." SynthRun="final_clock_Ground_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_OR_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_OR_0_0" Description="Default settings for Implementation." SynthRun="final_clock_OR_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_turn_3_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_turn_3_0_0" Description="Default settings for Implementation." SynthRun="final_clock_turn_3_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_tran_2_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_tran_2_1_0" Description="Default settings for Implementation." SynthRun="final_clock_tran_2_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_steper_3_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_steper_3_0_0" Description="Default settings for Implementation." SynthRun="final_clock_steper_3_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_select_153_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_select_153_0_0" Description="Default settings for Implementation." SynthRun="final_clock_select_153_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_Ground_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_Ground_1_0" Description="Default settings for Implementation." SynthRun="final_clock_Ground_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_data_chooser_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_data_chooser_0_0" Description="Default settings for Implementation." SynthRun="final_clock_data_chooser_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_data_chooser_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_data_chooser_1_0" Description="Default settings for Implementation." SynthRun="final_clock_data_chooser_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_data_chooser_2_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_data_chooser_2_0" Description="Default settings for Implementation." SynthRun="final_clock_data_chooser_2_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_data_chooser_3_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_data_chooser_3_0" Description="Default settings for Implementation." SynthRun="final_clock_data_chooser_3_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_steper_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_steper_1_0" Description="Default settings for Implementation." SynthRun="final_clock_steper_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_tran_2_2_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_tran_2_2_0" Description="Default settings for Implementation." SynthRun="final_clock_tran_2_2_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_data_chooser_4_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_data_chooser_4_0" Description="Default settings for Implementation." SynthRun="final_clock_data_chooser_4_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_turn_4_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_turn_4_0_0" Description="Default settings for Implementation." SynthRun="final_clock_turn_4_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_five_or_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_five_or_0_0" Description="Default settings for Implementation." SynthRun="final_clock_five_or_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_one_or_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_one_or_0_0" Description="Default settings for Implementation." SynthRun="final_clock_one_or_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_Ground_2_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_Ground_2_0" Description="Default settings for Implementation." SynthRun="final_clock_Ground_2_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_clock_chooser_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_clock_chooser_0_0" Description="Default settings for Implementation." SynthRun="final_clock_clock_chooser_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="final_clock_alink_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="final_clock_alink_0_0" Description="Default settings for Implementation." SynthRun="final_clock_alink_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
</Project>
