INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/Git/VHDL/I2S/I2S_Audio.sim/sim_2/impl/func/xsim/Testbench_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ClockGeneration_clk_wiz_0_0_ClockGeneration_clk_wiz_0_0_clk_wiz'
INFO: [VRFC 10-3107] analyzing entity '\DataROM_AXI4S_ROM_0_1__ROM\'
INFO: [VRFC 10-3107] analyzing entity 'I2S_Transmitter'
INFO: [VRFC 10-3107] analyzing entity 'ClockGeneration_clk_wiz_0_0'
INFO: [VRFC 10-3107] analyzing entity '\DataROM_AXI4S_ROM_0_1__AXI4S_ROM\'
INFO: [VRFC 10-3107] analyzing entity 'I2S'
INFO: [VRFC 10-3107] analyzing entity 'ClockGeneration'
INFO: [VRFC 10-3107] analyzing entity 'DataROM_AXI4S_ROM_0_1'
INFO: [VRFC 10-3107] analyzing entity 'DataROM'
INFO: [VRFC 10-3107] analyzing entity 'Top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/Git/VHDL/I2S/I2S_Audio.srcs/sim_2/new/Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Testbench'
