
;; Function HAL_MspInit (HAL_MspInit, funcdef_no=331, decl_uid=9919, cgraph_uid=335, symbol_order=337)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs



Compressing live ranges: from 1 to 0 - 0%
Ranges after the compression:
+++Allocating 0 bytes for conflict table (uncompressed size 0)

  regions=1, blocks=3, points=0
    allocnos=0 (big 0), copies=0, conflicts=0, ranges=0

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all:
    modified regnos:
    border:
    Pressure:
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
Disposition:
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":226:1 -1
     (nil))
(note 8 5 0 NOTE_INSN_DELETED)

;; Function HAL_MspDeInit (HAL_MspDeInit, funcdef_no=366, decl_uid=9921, cgraph_uid=336, symbol_order=338)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs



Compressing live ranges: from 1 to 0 - 0%
Ranges after the compression:
+++Allocating 0 bytes for conflict table (uncompressed size 0)

  regions=1, blocks=3, points=0
    allocnos=0 (big 0), copies=0, conflicts=0, ranges=0

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all:
    modified regnos:
    border:
    Pressure:
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
Disposition:
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_MspDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":226:1 -1
     (nil))
(note 8 5 0 NOTE_INSN_DELETED)

;; Function HAL_DeInit (HAL_DeInit, funcdef_no=330, decl_uid=9917, cgraph_uid=334, symbol_order=336)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 114: local to bb 2 def dominates all uses has unique first use
Reg 117: local to bb 2 def dominates all uses has unique first use
Reg 115 uninteresting
Ignoring reg 114 with equiv init insn
Ignoring reg 117 with equiv init insn
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 114: (insn_list:REG_DEP_TRUE 6 (nil))
init_insns for 115: (insn_list:REG_DEP_TRUE 7 (nil))
init_insns for 117: (insn_list:REG_DEP_TRUE 11 (nil))

Pass 1 for finding pseudo/allocno costs

    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r117,l0) costs: LO_REGS:2000,2000 HI_REGS:14000,14000 CALLER_SAVE_REGS:14000,14000 EVEN_REG:14000,14000 GENERAL_REGS:12000,12000 VFP_D0_D7_REGS:120000,120000 VFP_LO_REGS:120000,120000 ALL_REGS:105000,105000 MEM:80000,80000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:165000,165000 VFP_LO_REGS:165000,165000 ALL_REGS:165000,165000 MEM:110000,110000
  a2(r115,l0) costs: LO_REGS:0,0 HI_REGS:10000,10000 CALLER_SAVE_REGS:10000,10000 EVEN_REG:10000,10000 GENERAL_REGS:10000,10000 VFP_D0_D7_REGS:90000,90000 VFP_LO_REGS:90000,90000 ALL_REGS:90000,90000 MEM:60000,60000

   Insn 53(l0): point = 0
   Insn 52(l0): point = 2
   Insn 46(l0): point = 4
   Insn 44(l0): point = 6
   Insn 40(l0): point = 8
   Insn 36(l0): point = 10
   Insn 32(l0): point = 12
   Insn 28(l0): point = 14
   Insn 24(l0): point = 16
   Insn 20(l0): point = 18
   Insn 16(l0): point = 20
   Insn 12(l0): point = 22
   Insn 8(l0): point = 24
   Insn 7(l0): point = 26
   Insn 11(l0): point = 28
   Insn 6(l0): point = 30
 a0(r117): [3..28]
 a1(r114): [7..30]
 a2(r115): [9..26]
Compressing live ranges: from 33 to 2 - 6%
Ranges after the compression:
 a0(r117): [0..1]
 a1(r114): [0..1]
 a2(r115): [0..1]
+++Allocating 24 bytes for conflict table (uncompressed size 24)
;; a0(r117,l0) conflicts: a1(r114,l0) a2(r115,l0)
;;     total conflict hard regs: 12 14
;;     conflict hard regs: 12 14

;; a1(r114,l0) conflicts: a0(r117,l0) a2(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r115,l0) conflicts: a0(r117,l0) a1(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  pref0:a0(r117)<-hr0@2000
  regions=1, blocks=3, points=2
    allocnos=3 (big 0), copies=0, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r117 1r114 2r115
    modified regnos: 114 115 117
    border:
    Pressure: GENERAL_REGS=3
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@340000
          2:( 0-11)@156000
      Allocno a0r117 of GENERAL_REGS(14) has 12 avail. regs  0-11, node:  0-11 (confl regs =  12-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Pushing a2(r115,l0)(cost 0)
      Pushing a0(r117,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Popping a1(r114,l0)  -- assign reg 3
      Popping a0(r117,l0)  -- assign reg 4
      Popping a2(r115,l0)  -- assign reg 2
Disposition:
    1:r114 l0     3    2:r115 l0     2    0:r117 l0     4
New iteration of spill/restore move
+++Costs: overall 2000, reg 2000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_DeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r3={2d} r7={1d,2u} r12={2d} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,2u} r103={1d,1u} r104={1d} r105={1d} r106={1d} r114={1d,10u} r115={1d,5u} r117={1d,6u} 
;;    total ref usage 141{110d,31u,0e} in 28{27 regular + 1 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":195:3 -1
     (nil))
(insn 6 5 11 2 (set (reg/f:SI 114)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":195:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(insn 11 6 7 2 (set (reg:SI 117)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":196:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 7 11 8 2 (set (reg:SI 115)
        (const_int -1 [0xffffffffffffffff])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":195:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))
(insn 8 7 9 2 (set (mem/v:SI (plus:SI (reg/f:SI 114)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])
        (reg:SI 115)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":195:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 9 8 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":196:3 -1
     (nil))
(insn 12 9 13 2 (set (mem/v:SI (plus:SI (reg/f:SI 114)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])
        (reg:SI 117)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":196:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 13 12 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":198:3 -1
     (nil))
(insn 16 13 17 2 (set (mem/v:SI (plus:SI (reg/f:SI 114)
                (const_int 64 [0x40])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2RSTR+0 S4 A64])
        (reg:SI 115)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":198:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 17 16 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":199:3 -1
     (nil))
(insn 20 17 21 2 (set (mem/v:SI (plus:SI (reg/f:SI 114)
                (const_int 64 [0x40])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2RSTR+0 S4 A64])
        (reg:SI 117)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":199:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 21 20 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":201:3 -1
     (nil))
(insn 24 21 25 2 (set (mem/v:SI (plus:SI (reg/f:SI 114)
                (const_int 40 [0x28])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1RSTR+0 S4 A64])
        (reg:SI 115)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":201:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 25 24 28 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":202:3 -1
     (nil))
(insn 28 25 29 2 (set (mem/v:SI (plus:SI (reg/f:SI 114)
                (const_int 40 [0x28])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1RSTR+0 S4 A64])
        (reg:SI 117)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":202:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 29 28 32 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":204:3 -1
     (nil))
(insn 32 29 33 2 (set (mem/v:SI (plus:SI (reg/f:SI 114)
                (const_int 44 [0x2c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2RSTR+0 S4 A32])
        (reg:SI 115)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":204:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 33 32 36 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":205:3 -1
     (nil))
(insn 36 33 37 2 (set (mem/v:SI (plus:SI (reg/f:SI 114)
                (const_int 44 [0x2c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2RSTR+0 S4 A32])
        (reg:SI 117)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":205:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 37 36 40 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":207:3 -1
     (nil))
(insn 40 37 41 2 (set (mem/v:SI (plus:SI (reg/f:SI 114)
                (const_int 48 [0x30])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB3RSTR+0 S4 A64])
        (reg:SI 115)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":207:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115)
        (nil)))
(debug_insn 41 40 44 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":208:3 -1
     (nil))
(insn 44 41 45 2 (set (mem/v:SI (plus:SI (reg/f:SI 114)
                (const_int 48 [0x30])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB3RSTR+0 S4 A64])
        (reg:SI 117)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":208:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 114)
        (nil)))
(debug_insn 45 44 46 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":211:3 -1
     (nil))
(call_insn 46 45 47 2 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_MspDeInit") [flags 0x3]  <function_decl 0000000006c82b00 HAL_MspDeInit>) [0 HAL_MspDeInit S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":211:3 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_MspDeInit") [flags 0x3]  <function_decl 0000000006c82b00 HAL_MspDeInit>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 47 46 52 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":214:3 -1
     (nil))
(insn 52 47 53 2 (set (reg/i:SI 0 r0)
        (reg:SI 117)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":215:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 53 52 56 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":215:1 -1
     (nil))
(note 56 53 0 NOTE_INSN_DELETED)

;; Function HAL_InitTick (HAL_InitTick, funcdef_no=333, decl_uid=9923, cgraph_uid=337, symbol_order=339)

Starting decreasing number of live ranges...
rescanning insn with uid = 31.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 10 count 8 (    1)
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7
;; 2 succs { 4 3 }
;; 3 succs { 7 }
;; 4 succs { 5 3 }
;; 5 succs { 6 3 }
;; 6 succs { 7 }
;; 7 succs { 1 }
Will split live ranges of parameters at BB 4
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7
;; 2 succs { 4 3 }
;; 3 succs { 7 }
;; 4 succs { 5 3 }
;; 5 succs { 6 3 }
;; 6 succs { 7 }
;; 7 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 120: local to bb 2 def dominates all uses has unique first use
Reg 130: local to bb 2 def dominates all uses has unique first use
Reg 119: def dominates all uses has unique first use
Reg 121: local to bb 4 def dominates all uses has unique first use
Reg 124: local to bb 4 def dominates all uses has unique first use
Reg 127: local to bb 4 def dominates all uses has unique first use
Reg 123 uninteresting
Reg 131 uninteresting
Reg 117 uninteresting
Reg 128: local to bb 6 def dominates all uses has unique first use
Reg 119 not local to one basic block
Ignoring reg 120 with equiv init insn
Ignoring reg 121 with equiv init insn
Ignoring reg 124 with equiv init insn
Found def insn 24 for 127 to be not moveable
Ignoring reg 128 with equiv init insn
Found def insn 68 for 130 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7
;; 2 succs { 4 3 }
;; 3 succs { 7 }
;; 4 succs { 5 3 }
;; 5 succs { 6 3 }
;; 6 succs { 7 }
;; 7 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 120: (insn_list:REG_DEP_TRUE 11 (nil))
init_insns for 121: (insn_list:REG_DEP_TRUE 21 (nil))
init_insns for 124: (insn_list:REG_DEP_TRUE 22 (nil))
init_insns for 128: (insn_list:REG_DEP_TRUE 47 (nil))

Pass 1 for finding pseudo/allocno costs

    r131: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    a4 (r131,l0) best GENERAL_REGS, allocno ALL_REGS
    r130: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r118,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:44985,44985 VFP_LO_REGS:44985,44985 ALL_REGS:29985,29985 MEM:29990,29990
  a1(r128,l0) costs: LO_REGS:0,0 HI_REGS:108,108 CALLER_SAVE_REGS:108,108 EVEN_REG:108,108 GENERAL_REGS:108,108 VFP_D0_D7_REGS:1620,1620 VFP_LO_REGS:1620,1620 ALL_REGS:1620,1620 MEM:1080,1080
  a2(r119,l0) costs: LO_REGS:108,108 HI_REGS:324,324 CALLER_SAVE_REGS:324,324 EVEN_REG:324,324 GENERAL_REGS:216,216 VFP_D0_D7_REGS:19905,19905 VFP_LO_REGS:19905,19905 ALL_REGS:19095,19095 MEM:13270,13270
  a3(r117,l0) costs: GENERAL_REGS:768,768 VFP_D0_D7_REGS:12330,12330 VFP_LO_REGS:12330,12330 ALL_REGS:11520,11520 MEM:8220,8220
  a4(r131,l0) costs: LO_REGS:660,660 HI_REGS:1320,1320 CALLER_SAVE_REGS:1320,1320 EVEN_REG:1320,1320 GENERAL_REGS:660,660 VFP_D0_D7_REGS:14850,14850 VFP_LO_REGS:14850,14850 ALL_REGS:9900,9900 MEM:9900,9900
  a5(r123,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:9900,9900 VFP_LO_REGS:9900,9900 ALL_REGS:9900,9900 MEM:6600,6600
  a6(r127,l0) costs: LO_REGS:0,0 HI_REGS:660,660 CALLER_SAVE_REGS:660,660 EVEN_REG:660,660 GENERAL_REGS:660,660 VFP_D0_D7_REGS:9900,9900 VFP_LO_REGS:9900,9900 ALL_REGS:9900,9900 MEM:6600,6600
  a7(r113,l0) costs: LO_REGS:0,0 HI_REGS:4000,4000 CALLER_SAVE_REGS:4000,4000 EVEN_REG:4000,4000 GENERAL_REGS:4000,4000 VFP_D0_D7_REGS:34950,34950 VFP_LO_REGS:34950,34950 ALL_REGS:34950,34950 MEM:23300,23300
  a8(r124,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:9900,9900 VFP_LO_REGS:9900,9900 ALL_REGS:9900,9900 MEM:6600,6600
  a9(r121,l0) costs: LO_REGS:0,0 HI_REGS:660,660 CALLER_SAVE_REGS:660,660 EVEN_REG:660,660 GENERAL_REGS:660,660 VFP_D0_D7_REGS:9900,9900 VFP_LO_REGS:9900,9900 ALL_REGS:9900,9900 MEM:6600,6600
  a10(r130,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a11(r120,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 62(l0): point = 0
   Insn 61(l0): point = 2
   Insn 48(l0): point = 5
   Insn 5(l0): point = 7
   Insn 47(l0): point = 9
   Insn 45(l0): point = 11
   Insn 44(l0): point = 13
   Insn 43(l0): point = 15
   Insn 42(l0): point = 17
   Insn 70(l0): point = 20
   Insn 4(l0): point = 22
   Insn 31(l0): point = 25
   Insn 30(l0): point = 27
   Insn 69(l0): point = 29
   Insn 27(l0): point = 31
   Insn 26(l0): point = 33
   Insn 23(l0): point = 35
   Insn 24(l0): point = 37
   Insn 22(l0): point = 39
   Insn 21(l0): point = 41
   Insn 37(l0): point = 44
   Insn 36(l0): point = 46
   Insn 14(l0): point = 49
   Insn 2(l0): point = 51
   Insn 12(l0): point = 53
   Insn 68(l0): point = 55
   Insn 11(l0): point = 57
 a0(r118): [20..22] [3..7]
 a1(r128): [6..9]
 a2(r119): [25..51] [6..19]
 a3(r117): [44..48] [25..27] [8..19]
 a4(r131): [28..29]
 a5(r123): [34..35]
 a6(r127): [34..37]
 a7(r113): [49..53] [36..43]
 a8(r124): [36..39]
 a9(r121): [38..41]
 a10(r130): [52..55]
 a11(r120): [54..57]
Compressing live ranges: from 60 to 24 - 40%
Ranges after the compression:
 a0(r118): [4..5] [0..1]
 a1(r128): [0..3]
 a2(r119): [6..19] [0..3]
 a3(r117): [16..17] [6..7] [2..3]
 a4(r131): [8..9]
 a5(r123): [10..11]
 a6(r127): [10..13]
 a7(r113): [18..21] [12..15]
 a8(r124): [12..15]
 a9(r121): [14..15]
 a10(r130): [20..23]
 a11(r120): [22..23]
+++Allocating 96 bytes for conflict table (uncompressed size 96)
;; a0(r118,l0) conflicts: a1(r128,l0) a2(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r128,l0) conflicts: a0(r118,l0) a2(r119,l0) a3(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r119,l0) conflicts: a1(r128,l0) a0(r118,l0) a3(r117,l0) a4(r131,l0) a5(r123,l0) a6(r127,l0) a8(r124,l0) a7(r113,l0) a9(r121,l0)
;;     total conflict hard regs: 0 2 12 14
;;     conflict hard regs: 0 2 12 14

;; a3(r117,l0) conflicts: a1(r128,l0) a2(r119,l0)
;;     total conflict hard regs: 0-1 12 14
;;     conflict hard regs: 0-1 12 14

;; a4(r131,l0) conflicts: a2(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r123,l0) conflicts: a2(r119,l0) a6(r127,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r127,l0) conflicts: a2(r119,l0) a5(r123,l0) a8(r124,l0) a7(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r113,l0) conflicts: a2(r119,l0) a6(r127,l0) a8(r124,l0) a9(r121,l0) a10(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r124,l0) conflicts: a2(r119,l0) a6(r127,l0) a7(r113,l0) a9(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r121,l0) conflicts: a2(r119,l0) a8(r124,l0) a7(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r130,l0) conflicts: a7(r113,l0) a11(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r120,l0) conflicts: a10(r130,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0


  cp0:a0(r118)<->a3(r117)@54:move
  cp1:a5(r123)<->a8(r124)@41:shuffle
  cp2:a5(r123)<->a7(r113)@41:shuffle
  cp3:a3(r117)<->a4(r131)@330:move
  cp4:a2(r119)<->a10(r130)@1000:move
  pref0:a0(r118)<-hr0@2000
  pref1:a3(r117)<-hr2@54
  pref2:a2(r119)<-hr1@54
  pref3:a4(r131)<-hr0@660
  pref4:a10(r130)<-hr0@2000
  pref5:a6(r127)<-hr0@41
  pref6:a5(r123)<-hr0@41
  regions=1, blocks=8, points=24
    allocnos=12 (big 0), copies=5, conflicts=0, ranges=17

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 7 6 5 4 3 2
    all: 0r118 1r128 2r119 3r117 4r131 5r123 6r127 7r113 8r124 9r121 10r130 11r120
    modified regnos: 113 117 118 119 120 121 123 124 127 128 130 131
    border:
    Pressure: GENERAL_REGS=7
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@372148
          2:( 1-12 14)@40000
            3:( 1 3-11)@26324
      Allocno a0r118 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r119 of GENERAL_REGS(14) has 10 avail. regs  1 3-11, node:  1 3-11 (confl regs =  0 2 12-106)
      Allocno a3r117 of GENERAL_REGS(14) has 10 avail. regs  2-11, ^node:  1-12 14 (confl regs =  0-1 12-106)
      Allocno a4r131 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a5r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r130 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a11r120 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Forming thread by copy 4:a2r119-a10r130 (freq=1000):
        Result (freq=3273): a2r119(1273) a10r130(2000)
      Forming thread by copy 3:a3r117-a4r131 (freq=330):
        Result (freq=1428): a3r117(768) a4r131(660)
      Forming thread by copy 0:a0r118-a3r117 (freq=54):
        Result (freq=3427): a0r118(1999) a3r117(768) a4r131(660)
      Forming thread by copy 1:a5r123-a8r124 (freq=41):
        Result (freq=1320): a5r123(660) a8r124(660)
      Pushing a1(r128,l0)(cost 0)
      Pushing a9(r121,l0)(cost 0)
      Pushing a6(r127,l0)(cost 0)
      Pushing a8(r124,l0)(cost 0)
      Pushing a5(r123,l0)(cost 0)
      Pushing a11(r120,l0)(cost 0)
      Pushing a7(r113,l0)(cost 0)
      Pushing a2(r119,l0)(cost 0)
      Pushing a10(r130,l0)(cost 0)
      Pushing a4(r131,l0)(cost 0)
      Pushing a3(r117,l0)(cost 0)
      Pushing a0(r118,l0)(cost 0)
      Popping a0(r118,l0)  -- assign reg 0
      Popping a3(r117,l0)  -- assign reg 4
      Popping a4(r131,l0)  -- assign reg 0
      Popping a10(r130,l0)  -- assign reg 0
      Popping a2(r119,l0)  -- assign reg 5
      Popping a7(r113,l0)  -- assign reg 3
      Popping a11(r120,l0)  -- assign reg 3
      Popping a5(r123,l0)  -- assign reg 3
      Popping a8(r124,l0)  -- assign reg 2
      Popping a6(r127,l0)  -- assign reg 0
      Popping a9(r121,l0)  -- assign reg 1
      Popping a1(r128,l0)  -- assign reg 3
Disposition:
    7:r113 l0     3    3:r117 l0     4    0:r118 l0     0    2:r119 l0     5
   11:r120 l0     3    9:r121 l0     1    5:r123 l0     3    8:r124 l0     2
    6:r127 l0     0    1:r128 l0     3   10:r130 l0     0    4:r131 l0     0
New iteration of spill/restore move
+++Costs: overall -64446, reg -64446, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_InitTick

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,6u} r1={4d,1u} r2={4d,1u} r3={3d} r7={1d,7u} r12={4d} r13={1d,9u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={5d,1u} r101={2d} r102={1d,7u} r103={1d,6u} r104={2d} r105={2d} r106={2d} r113={1d,2u,1e} r117={1d,3u} r118={2d,2u} r119={1d,4u} r120={1d,1u} r121={1d,1u} r123={1d,1u} r124={1d,1u} r127={1d,1u} r128={1d,1u} r130={1d,1u} r131={1d,1u} 
;;    total ref usage 266{208d,57u,1e} in 42{40 regular + 2 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 6 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 3 8 2 NOTE_INSN_DELETED)
(debug_insn 8 13 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":257:3 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":257:22 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":259:3 -1
     (nil))
(insn 11 10 68 2 (set (reg/f:SI 120)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":259:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 68 11 12 2 (set (reg:SI 130)
        (reg:SI 0 r0 [ TickPriority ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":256:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ TickPriority ])
        (nil)))
(insn 12 68 2 2 (set (reg:SI 113 [ uwTickFreq.0_1 ])
        (mem/c:SI (reg/f:SI 120) [1 uwTickFreq+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":259:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120)
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [1 uwTickFreq+0 S4 A32])
            (nil))))
(insn 2 12 14 2 (set (reg/v:SI 119 [ TickPriority ])
        (reg:SI 130)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":256:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(jump_insn 14 2 29 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 113 [ uwTickFreq.0_1 ])
                        (const_int 0 [0]))
                    (label_ref 18)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":259:6 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 18)
(code_label 29 14 15 3 11 (nil) [2 uses])
(note 15 29 4 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 4 15 70 3 (set (reg/v:SI 118 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":282:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(jump_insn 70 4 71 3 (set (pc)
        (label_ref 53)) 284 {*arm_jump}
     (nil)
 -> 53)
(barrier 71 70 18)
(code_label 18 71 19 4 9 (nil) [1 uses])
(note 19 18 25 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 25 19 28 4 NOTE_INSN_DELETED)
(note 28 25 20 4 NOTE_INSN_DELETED)
(debug_insn 20 28 21 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":262:5 -1
     (nil))
(insn 21 20 22 4 (set (reg/f:SI 121)
        (symbol_ref:SI ("SystemCoreClock") [flags 0xc0]  <var_decl 0000000005fdfc60 SystemCoreClock>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":262:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("SystemCoreClock") [flags 0xc0]  <var_decl 0000000005fdfc60 SystemCoreClock>)
        (nil)))
(insn 22 21 24 4 (set (reg:SI 124)
        (const_int 1000 [0x3e8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":262:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1000 [0x3e8])
        (nil)))
(insn 24 22 23 4 (set (reg:SI 127 [ SystemCoreClock ])
        (mem/c:SI (reg/f:SI 121) [1 SystemCoreClock+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":262:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 121)
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("SystemCoreClock") [flags 0xc0]  <var_decl 0000000005fdfc60 SystemCoreClock>) [1 SystemCoreClock+0 S4 A32])
            (nil))))
(insn 23 24 26 4 (set (reg:SI 123)
        (udiv:SI (reg:SI 124)
            (reg:SI 113 [ uwTickFreq.0_1 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":262:53 163 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 124)
        (expr_list:REG_DEAD (reg:SI 113 [ uwTickFreq.0_1 ])
            (expr_list:REG_EQUAL (udiv:SI (const_int 1000 [0x3e8])
                    (reg:SI 113 [ uwTickFreq.0_1 ]))
                (nil)))))
(insn 26 23 27 4 (set (reg:SI 0 r0)
        (udiv:SI (reg:SI 127 [ SystemCoreClock ])
            (reg:SI 123))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":262:9 163 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 127 [ SystemCoreClock ])
        (expr_list:REG_DEAD (reg:SI 123)
            (nil))))
(call_insn 27 26 69 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_SYSTICK_Config") [flags 0x41]  <function_decl 0000000006940a00 HAL_SYSTICK_Config>) [0 HAL_SYSTICK_Config S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":262:9 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_SYSTICK_Config") [flags 0x41]  <function_decl 0000000006940a00 HAL_SYSTICK_Config>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 69 27 30 4 (set (reg:SI 131)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":262:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 30 69 31 4 (set (reg:SI 117 [ _6 ])
        (reg:SI 131)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":262:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131)
        (nil)))
(jump_insn 31 30 32 4 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 117 [ _6 ])
                        (const_int 0 [0]))
                    (label_ref 29)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":262:8 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 29)
(note 32 31 33 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 33 32 36 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":265:7 -1
     (nil))
(insn 36 33 37 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 119 [ TickPriority ])
            (const_int 15 [0xf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":265:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 37 36 38 5 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":265:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 29)
(note 38 37 39 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 40 6 (var_location:SI TickPriority (reg/v:SI 119 [ TickPriority ])) -1
     (nil))
(debug_insn 40 39 41 6 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":255:26 -1
     (nil))
(debug_insn 41 40 42 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":267:9 -1
     (nil))
(insn 42 41 43 6 (set (reg:SI 2 r2)
        (reg:SI 117 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":267:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 43 42 44 6 (set (reg:SI 1 r1)
        (reg/v:SI 119 [ TickPriority ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":267:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 44 43 45 6 (set (reg:SI 0 r0)
        (const_int -1 [0xffffffffffffffff])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":267:9 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 45 44 46 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_NVIC_SetPriority") [flags 0x41]  <function_decl 0000000006940600 HAL_NVIC_SetPriority>) [0 HAL_NVIC_SetPriority S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":267:9 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_NVIC_SetPriority") [flags 0x41]  <function_decl 0000000006940600 HAL_NVIC_SetPriority>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 46 45 47 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":268:9 -1
     (nil))
(insn 47 46 5 6 (set (reg/f:SI 128)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":268:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))
(insn 5 47 48 6 (set (reg/v:SI 118 [ <retval> ])
        (reg:SI 117 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":268:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _6 ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 48 5 49 6 (set (mem/c:SI (reg/f:SI 128) [1 uwTickPrio+0 S4 A32])
        (reg/v:SI 119 [ TickPriority ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":268:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 128)
        (expr_list:REG_DEAD (reg/v:SI 119 [ TickPriority ])
            (nil))))
(debug_insn 49 48 50 6 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 50 49 51 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":286:3 -1
     (nil))
(debug_insn 51 50 52 6 (var_location:SI TickPriority (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 52 51 53 6 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(code_label 53 52 54 7 10 (nil) [1 uses])
(note 54 53 55 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 55 54 56 7 (var_location:QI status (subreg:QI (reg/v:SI 118 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 56 55 61 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":286:3 -1
     (nil))
(insn 61 56 62 7 (set (reg/i:SI 0 r0)
        (reg/v:SI 118 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":287:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 118 [ <retval> ])
        (nil)))
(insn 62 61 72 7 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":287:1 -1
     (nil))
(note 72 62 0 NOTE_INSN_DELETED)

;; Function HAL_Init (HAL_Init, funcdef_no=329, decl_uid=9915, cgraph_uid=333, symbol_order=335)

Starting decreasing number of live ranges...
rescanning insn with uid = 17.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 4 3 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 116 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 4 3 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs

    r116: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    a1 (r116,l0) best GENERAL_REGS, allocno ALL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r113,l0) costs: GENERAL_REGS:4000,4000 VFP_D0_D7_REGS:70050,70050 VFP_LO_REGS:70050,70050 ALL_REGS:55050,55050 MEM:46700,46700
  a1(r116,l0) costs: LO_REGS:2000,2000 HI_REGS:4000,4000 CALLER_SAVE_REGS:4000,4000 EVEN_REG:4000,4000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 30(l0): point = 0
   Insn 29(l0): point = 2
   Insn 3(l0): point = 5
   Insn 37(l0): point = 8
   Insn 20(l0): point = 10
   Insn 17(l0): point = 13
   Insn 16(l0): point = 15
   Insn 36(l0): point = 17
   Insn 13(l0): point = 19
   Insn 12(l0): point = 21
   Insn 10(l0): point = 23
   Insn 9(l0): point = 25
 a0(r113): [8..15] [3..5]
 a1(r116): [16..17]
Compressing live ranges: from 28 to 6 - 21%
Ranges after the compression:
 a0(r113): [0..3]
 a1(r116): [4..5]
+++Allocating 0 bytes for conflict table (uncompressed size 16)
;; a0(r113,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r116,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a0(r113)<->a1(r116)@1000:move
  pref0:a0(r113)<-hr0@2000
  pref1:a1(r116)<-hr0@2000
  regions=1, blocks=6, points=6
    allocnos=2 (big 0), copies=1, conflicts=0, ranges=2

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 5 4 3 2
    all: 0r113 1r116
    modified regnos: 113 116
    border:
    Pressure: GENERAL_REGS=3
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@116000
          2:( 0-11)@85400
      Allocno a0r113 of GENERAL_REGS(14) has 12 avail. regs  0-11, node:  0-11 (confl regs =  12-106)
      Allocno a1r116 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 0:a0r113-a1r116 (freq=1000):
        Result (freq=5670): a0r113(3670) a1r116(2000)
      Pushing a1(r116,l0)(cost 0)
      Pushing a0(r113,l0)(cost 0)
      Popping a0(r113,l0)  -- assign reg 0
      Popping a1(r116,l0)  -- assign reg 0
Assigning 4 to a0r113
Disposition:
    0:r113 l0     4    1:r116 l0     0
New iteration of spill/restore move
+++Costs: overall -24000, reg -24000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={7d,5u} r1={4d} r2={4d} r3={4d} r7={1d,5u} r12={6d} r13={1d,8u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={4d} r101={3d} r102={1d,5u} r103={1d,4u} r104={3d} r105={3d} r106={3d} r113={2d,3u} r116={1d,1u} 
;;    total ref usage 306{275d,31u,0e} in 19{16 regular + 3 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 14 2 NOTE_INSN_FUNCTION_BEG)
(note 14 2 6 2 NOTE_INSN_DELETED)
(debug_insn 6 14 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":150:3 -1
     (nil))
(debug_insn 7 6 8 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":150:22 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":169:3 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 0 r0)
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":169:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 10 9 11 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_NVIC_SetPriorityGrouping") [flags 0x41]  <function_decl 0000000006940500 HAL_NVIC_SetPriorityGrouping>) [0 HAL_NVIC_SetPriorityGrouping S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":169:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_NVIC_SetPriorityGrouping") [flags 0x41]  <function_decl 0000000006940500 HAL_NVIC_SetPriorityGrouping>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":172:3 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 0 r0)
        (const_int 14 [0xe])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":172:7 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 13 12 36 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref/i:SI ("HAL_InitTick") [flags 0x3]  <function_decl 0000000006c82c00 HAL_InitTick>) [0 HAL_InitTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":172:7 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_InitTick") [flags 0x3]  <function_decl 0000000006c82c00 HAL_InitTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 36 13 16 2 (set (reg:SI 116)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":172:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 16 36 17 2 (set (reg/v:SI 113 [ <retval> ])
        (reg:SI 116)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":172:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116)
        (nil)))
(jump_insn 17 16 18 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 113 [ <retval> ])
                        (const_int 0 [0]))
                    (label_ref:SI 35)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":172:6 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 35)
(note 18 17 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 19 18 20 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":179:5 -1
     (nil))
(call_insn 20 19 37 3 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_MspInit") [flags 0x3]  <function_decl 0000000006c82a00 HAL_MspInit>) [0 HAL_MspInit S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":179:5 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_MspInit") [flags 0x3]  <function_decl 0000000006c82a00 HAL_MspInit>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(jump_insn 37 20 38 3 (set (pc)
        (label_ref 21)) 284 {*arm_jump}
     (nil)
 -> 21)
(barrier 38 37 35)
(code_label 35 38 34 4 17 (nil) [1 uses])
(note 34 35 3 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 3 34 21 4 (set (reg/v:SI 113 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":174:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 21 3 22 5 16 (nil) [1 uses])
(note 22 21 23 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 23 22 24 5 (var_location:QI status (subreg:QI (reg/v:SI 113 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 24 23 29 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":183:3 -1
     (nil))
(insn 29 24 30 5 (set (reg/i:SI 0 r0)
        (reg/v:SI 113 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":185:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 113 [ <retval> ])
        (nil)))
(insn 30 29 39 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":185:1 -1
     (nil))
(note 39 30 0 NOTE_INSN_DELETED)

;; Function HAL_IncTick (HAL_IncTick, funcdef_no=334, decl_uid=9925, cgraph_uid=338, symbol_order=340)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 116: local to bb 2 def dominates all uses has unique first use
Reg 117: local to bb 2 def dominates all uses has unique first use
Reg 113: local to bb 2 def dominates all uses has unique first use
Reg 118 uninteresting
Reg 115 uninteresting
Found def insn 7 for 113 to be not moveable
Ignoring reg 116 with equiv init insn
Ignoring reg 117 with equiv init insn
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 116: (insn_list:REG_DEP_TRUE 6 (nil))
init_insns for 117: (insn_list:REG_DEP_TRUE 8 (nil))

Pass 1 for finding pseudo/allocno costs

    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r116,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r118,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a3(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a4(r117,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 12(l0): point = 0
   Insn 10(l0): point = 2
   Insn 9(l0): point = 4
   Insn 7(l0): point = 6
   Insn 8(l0): point = 8
   Insn 6(l0): point = 10
 a0(r116): [1..10]
 a1(r115): [1..2]
 a2(r118): [3..4]
 a3(r113): [3..6]
 a4(r117): [5..8]
Compressing live ranges: from 13 to 6 - 46%
Ranges after the compression:
 a0(r116): [0..5]
 a1(r115): [0..1]
 a2(r118): [2..3]
 a3(r113): [2..5]
 a4(r117): [4..5]
+++Allocating 40 bytes for conflict table (uncompressed size 40)
;; a0(r116,l0) conflicts: a1(r115,l0) a2(r118,l0) a3(r113,l0) a4(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r115,l0) conflicts: a0(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r118,l0) conflicts: a0(r116,l0) a3(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r113,l0) conflicts: a0(r116,l0) a2(r118,l0) a4(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r117,l0) conflicts: a0(r116,l0) a3(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r115)<->a3(r113)@125:shuffle
  cp1:a1(r115)<->a2(r118)@125:shuffle
  regions=1, blocks=3, points=6
    allocnos=5 (big 0), copies=2, conflicts=0, ranges=5

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r116 1r115 2r118 3r113 4r117
    modified regnos: 113 115 116 117 118
    border:
    Pressure: GENERAL_REGS=3
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@220000
      Allocno a0r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a1r115-a3r113 (freq=125):
        Result (freq=4000): a1r115(2000) a3r113(2000)
      Pushing a4(r117,l0)(cost 0)
      Pushing a2(r118,l0)(cost 0)
      Pushing a0(r116,l0)(cost 0)
      Pushing a3(r113,l0)(cost 0)
      Pushing a1(r115,l0)(cost 0)
      Popping a1(r115,l0)  -- assign reg 3
      Popping a3(r113,l0)  -- assign reg 3
      Popping a0(r116,l0)  -- assign reg 2
      Popping a2(r118,l0)  -- assign reg 1
      Popping a4(r117,l0)  -- assign reg 1
Disposition:
    3:r113 l0     3    1:r115 l0     3    0:r116 l0     2    4:r117 l0     1
    2:r118 l0     1
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_IncTick

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r115={1d,1u} r116={1d,2u} r117={1d,1u} r118={1d,1u} 
;;    total ref usage 43{30d,13u,0e} in 7{7 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":324:3 -1
     (nil))
(insn 6 5 8 2 (set (reg/f:SI 116)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":324:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])
        (nil)))
(insn 8 6 7 2 (set (reg/f:SI 117)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":324:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 7 8 9 2 (set (reg:SI 113 [ uwTick.3_1 ])
        (mem/v/c:SI (reg/f:SI 116) [1 uwTick+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":324:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 7 10 2 (set (reg:SI 118 [ uwTickFreq ])
        (mem/c:SI (reg/f:SI 117) [1 uwTickFreq+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":324:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 117)
        (nil)))
(insn 10 9 12 2 (set (reg:SI 115 [ _3 ])
        (plus:SI (reg:SI 113 [ uwTick.3_1 ])
            (reg:SI 118 [ uwTickFreq ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":324:10 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 118 [ uwTickFreq ])
        (expr_list:REG_DEAD (reg:SI 113 [ uwTick.3_1 ])
            (nil))))
(insn 12 10 15 2 (set (mem/v/c:SI (reg/f:SI 116) [1 uwTick+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":324:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 116)
        (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
            (nil))))
(note 15 12 0 NOTE_INSN_DELETED)

;; Function HAL_GetTick (HAL_GetTick, funcdef_no=335, decl_uid=9929, cgraph_uid=339, symbol_order=341)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 114 uninteresting
Reg 113 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 114: (insn_list:REG_DEP_TRUE 6 (nil))

Pass 1 for finding pseudo/allocno costs

    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS

  a0(r113,l0) costs: LO_REGS:2000,2000 HI_REGS:6000,6000 CALLER_SAVE_REGS:6000,6000 EVEN_REG:6000,6000 GENERAL_REGS:4000,4000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 12(l0): point = 0
   Insn 11(l0): point = 2
   Insn 7(l0): point = 4
   Insn 6(l0): point = 6
 a0(r113): [3..4]
 a1(r114): [5..6]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r113): [0..1]
 a1(r114): [2..3]
+++Allocating 0 bytes for conflict table (uncompressed size 16)
;; a0(r113,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  pref0:a0(r113)<-hr0@2000
  regions=1, blocks=3, points=4
    allocnos=2 (big 0), copies=0, conflicts=0, ranges=2

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r113 1r114
    modified regnos: 113 114
    border:
    Pressure: GENERAL_REGS=1
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@156000
      Allocno a0r113 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Pushing a1(r114,l0)(cost 0)
      Pushing a0(r113,l0)(cost 0)
      Popping a0(r113,l0)  -- assign reg 0
      Popping a1(r114,l0)  -- assign reg 3
Disposition:
    0:r113 l0     0    1:r114 l0     3
New iteration of spill/restore move
+++Costs: overall -28000, reg -28000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_GetTick

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":335:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 114)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":335:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])
        (nil)))
(insn 7 6 11 2 (set (reg:SI 113 [ <retval> ])
        (mem/v/c:SI (reg/f:SI 114) [1 uwTick+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":335:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 114)
        (nil)))
(insn 11 7 12 2 (set (reg/i:SI 0 r0)
        (reg:SI 113 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":336:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 113 [ <retval> ])
        (nil)))
(insn 12 11 14 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":336:1 -1
     (nil))
(note 14 12 0 NOTE_INSN_DELETED)

;; Function HAL_GetTickPrio (HAL_GetTickPrio, funcdef_no=336, decl_uid=9931, cgraph_uid=340, symbol_order=342)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 115 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 6 (nil))

Pass 1 for finding pseudo/allocno costs

    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 13(l0): point = 0
   Insn 12(l0): point = 2
   Insn 6(l0): point = 4
 a0(r115): [3..4]
Compressing live ranges: from 7 to 2 - 28%
Ranges after the compression:
 a0(r115): [0..1]
+++Allocating 0 bytes for conflict table (uncompressed size 8)
;; a0(r115,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  regions=1, blocks=3, points=2
    allocnos=1 (big 0), copies=0, conflicts=0, ranges=1

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r115
    modified regnos: 115
    border:
    Pressure: GENERAL_REGS=1
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@40000
      Allocno a0r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Pushing a0(r115,l0)(cost 0)
      Popping a0(r115,l0)  -- assign reg 3
Disposition:
    0:r115 l0     3
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_GetTickPrio

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r115={1d,1u} 
;;    total ref usage 37{27d,10u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 7 2 NOTE_INSN_FUNCTION_BEG)
(note 7 2 5 2 NOTE_INSN_DELETED)
(debug_insn 5 7 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":344:3 -1
     (nil))
(insn 6 5 12 2 (set (reg/f:SI 115)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":344:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))
(insn 12 6 13 2 (set (reg/i:SI 0 r0)
        (mem/c:SI (reg/f:SI 115) [1 uwTickPrio+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":345:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (nil)))
(insn 13 12 15 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":345:1 -1
     (nil))
(note 15 13 0 NOTE_INSN_DELETED)

;; Function HAL_SetTickFreq (HAL_SetTickFreq, funcdef_no=337, decl_uid=9933, cgraph_uid=341, symbol_order=343)

Starting decreasing number of live ranges...
rescanning insn with uid = 32.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 8 count 7 (    1)
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6
;; 2 succs { 3 5 }
;; 3 succs { 4 6 }
;; 4 succs { 6 }
;; 5 succs { 6 }
;; 6 succs { 1 }
Will split live ranges of parameters at BB 3
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6
;; 2 succs { 3 5 }
;; 3 succs { 4 6 }
;; 4 succs { 6 }
;; 5 succs { 6 }
;; 6 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 117: def dominates all uses has unique first use
Reg 125: local to bb 2 def dominates all uses has unique first use
Reg 113: def dominates all uses has unique first use
Reg 116 uninteresting
Reg 119: local to bb 3 def dominates all uses has unique first use
Reg 126 uninteresting
Reg 113 not local to one basic block
Reg 117 not local to one basic block
Ignoring reg 119 with equiv init insn
Found def insn 58 for 125 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6
;; 2 succs { 3 5 }
;; 3 succs { 4 6 }
;; 4 succs { 6 }
;; 5 succs { 6 }
;; 6 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 117: (insn_list:REG_DEP_TRUE 12 (nil))
init_insns for 119: (insn_list:REG_DEP_TRUE 23 (nil))

Pass 1 for finding pseudo/allocno costs

    r126: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    a3 (r126,l0) best GENERAL_REGS, allocno ALL_REGS
    r125: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r115,l0) costs: GENERAL_REGS:2976,2976 VFP_D0_D7_REGS:52305,52305 VFP_LO_REGS:52305,52305 ALL_REGS:37305,37305 MEM:34870,34870
  a1(r117,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:40980,40980 VFP_LO_REGS:40980,40980 ALL_REGS:40980,40980 MEM:27320,27320
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2488,2488 CALLER_SAVE_REGS:2488,2488 EVEN_REG:2488,2488 GENERAL_REGS:2488,2488 VFP_D0_D7_REGS:33660,33660 VFP_LO_REGS:33660,33660 ALL_REGS:33660,33660 MEM:22440,22440
  a3(r126,l0) costs: LO_REGS:976,976 HI_REGS:1952,1952 CALLER_SAVE_REGS:1952,1952 EVEN_REG:1952,1952 GENERAL_REGS:976,976 VFP_D0_D7_REGS:21960,21960 VFP_LO_REGS:21960,21960 ALL_REGS:14640,14640 MEM:14640,14640
  a4(r119,l0) costs: LO_REGS:0,0 HI_REGS:976,976 CALLER_SAVE_REGS:976,976 EVEN_REG:976,976 GENERAL_REGS:976,976 VFP_D0_D7_REGS:14640,14640 VFP_LO_REGS:14640,14640 ALL_REGS:14640,14640 MEM:9760,9760
  a5(r116,l0) costs: LO_REGS:0,0 HI_REGS:976,976 CALLER_SAVE_REGS:976,976 EVEN_REG:976,976 GENERAL_REGS:976,976 VFP_D0_D7_REGS:37320,37320 VFP_LO_REGS:37320,37320 ALL_REGS:37320,37320 MEM:24880,24880
  a6(r125,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 46(l0): point = 0
   Insn 45(l0): point = 2
   Insn 4(l0): point = 5
   Insn 60(l0): point = 8
   Insn 36(l0): point = 10
   Insn 32(l0): point = 13
   Insn 31(l0): point = 15
   Insn 59(l0): point = 17
   Insn 26(l0): point = 19
   Insn 25(l0): point = 21
   Insn 21(l0): point = 23
   Insn 23(l0): point = 25
   Insn 15(l0): point = 28
   Insn 14(l0): point = 30
   Insn 2(l0): point = 32
   Insn 13(l0): point = 34
   Insn 58(l0): point = 36
   Insn 12(l0): point = 38
 a0(r115): [8..15] [3..5]
 a1(r117): [11..38]
 a2(r113): [11..34]
 a3(r126): [16..17]
 a4(r119): [22..25]
 a5(r116): [24..32]
 a6(r125): [33..36]
Compressing live ranges: from 41 to 10 - 24%
Ranges after the compression:
 a0(r115): [0..3]
 a1(r117): [2..9]
 a2(r113): [2..9]
 a3(r126): [4..5]
 a4(r119): [6..7]
 a5(r116): [6..7]
 a6(r125): [8..9]
+++Allocating 56 bytes for conflict table (uncompressed size 56)
;; a0(r115,l0) conflicts: a1(r117,l0) a2(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r117,l0) conflicts: a0(r115,l0) a2(r113,l0) a3(r126,l0) a4(r119,l0) a5(r116,l0) a6(r125,l0)
;;     total conflict hard regs: 0 12 14
;;     conflict hard regs: 0 12 14

;; a2(r113,l0) conflicts: a0(r115,l0) a1(r117,l0) a3(r126,l0) a4(r119,l0) a5(r116,l0) a6(r125,l0)
;;     total conflict hard regs: 0 12 14
;;     conflict hard regs: 0 12 14

;; a3(r126,l0) conflicts: a1(r117,l0) a2(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r119,l0) conflicts: a1(r117,l0) a2(r113,l0) a5(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r116,l0) conflicts: a1(r117,l0) a2(r113,l0) a4(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r125,l0) conflicts: a1(r117,l0) a2(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a0(r115)<->a3(r126)@488:move
  cp1:a5(r116)<->a6(r125)@1000:move
  pref0:a0(r115)<-hr0@2000
  pref1:a3(r126)<-hr0@976
  pref2:a6(r125)<-hr0@2000
  regions=1, blocks=7, points=10
    allocnos=7 (big 0), copies=2, conflicts=0, ranges=7

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 6 5 4 3 2
    all: 0r115 1r117 2r113 3r126 4r119 5r116 6r125
    modified regnos: 113 115 116 117 119 125 126
    border:
    Pressure: GENERAL_REGS=5
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@313676
          2:( 1-11)@99520
      Allocno a0r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r117 of GENERAL_REGS(14) has 11 avail. regs  1-11, node:  1-11 (confl regs =  0 12-106)
      Allocno a2r113 of GENERAL_REGS(14) has 11 avail. regs  1-11, node:  1-11 (confl regs =  0 12-106)
      Allocno a3r126 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a4r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r125 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 1:a5r116-a6r125 (freq=1000):
        Result (freq=4488): a5r116(2488) a6r125(2000)
      Forming thread by copy 0:a0r115-a3r126 (freq=488):
        Result (freq=3463): a0r115(2487) a3r126(976)
      Pushing a4(r119,l0)(cost 0)
      Pushing a2(r113,l0)(cost 0)
      Pushing a1(r117,l0)(cost 0)
      Pushing a3(r126,l0)(cost 0)
      Pushing a0(r115,l0)(cost 0)
      Pushing a6(r125,l0)(cost 0)
      Pushing a5(r116,l0)(cost 0)
      Popping a5(r116,l0)  -- assign reg 0
      Popping a6(r125,l0)  -- assign reg 0
      Popping a0(r115,l0)  -- assign reg 0
      Popping a3(r126,l0)  -- assign reg 0
      Popping a1(r117,l0)  -- assign reg 4
      Popping a2(r113,l0)  -- assign reg 5
      Popping a4(r119,l0)  -- assign reg 3
Disposition:
    2:r113 l0     5    0:r115 l0     0    5:r116 l0     0    1:r117 l0     4
    4:r119 l0     3    6:r125 l0     0    3:r126 l0     0
New iteration of spill/restore move
+++Costs: overall -42688, reg -42688, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_SetTickFreq

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,5u} r1={2d} r2={2d} r3={2d} r7={1d,6u} r12={2d} r13={1d,7u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,1u} r101={1d} r102={1d,6u} r103={1d,5u} r104={1d} r105={1d} r106={1d} r113={1d,3u} r115={2d,3u} r116={1d,2u} r117={1d,3u} r119={1d,1u} r125={1d,1u} r126={1d,2u} 
;;    total ref usage 163{118d,45u,0e} in 32{31 regular + 1 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 5 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 3 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":353:3 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":353:21 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":354:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":356:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":358:3 -1
     (nil))
(insn 12 11 58 2 (set (reg/f:SI 117)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":358:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 58 12 13 2 (set (reg:SI 125)
        (reg:SI 0 r0 [ Freq ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":352:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Freq ])
        (nil)))
(insn 13 58 2 2 (set (reg:SI 113 [ uwTickFreq.5_1 ])
        (mem/c:SI (reg/f:SI 117) [1 uwTickFreq+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":358:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [1 uwTickFreq+0 S4 A32])
        (nil)))
(insn 2 13 14 2 (set (reg/v:SI 116 [ Freq ])
        (reg:SI 125)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":352:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125)
        (nil)))
(insn 14 2 15 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ uwTickFreq.5_1 ])
            (reg/v:SI 116 [ Freq ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":358:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 51)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":358:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 548896828 (nil)))
 -> 51)
(note 16 15 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 24 16 27 3 NOTE_INSN_DELETED)
(note 27 24 17 3 NOTE_INSN_DELETED)
(debug_insn 17 27 18 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":361:5 -1
     (nil))
(debug_insn 18 17 19 3 (var_location:SI prevTickFreq (reg:SI 113 [ uwTickFreq.5_1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":361:18 -1
     (nil))
(debug_insn 19 18 23 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":364:5 -1
     (nil))
(insn 23 19 21 3 (set (reg/f:SI 119)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":367:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))
(insn 21 23 22 3 (set (mem/c:SI (reg/f:SI 117) [1 uwTickFreq+0 S4 A32])
        (reg/v:SI 116 [ Freq ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":364:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 116 [ Freq ])
        (nil)))
(debug_insn 22 21 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":367:5 -1
     (nil))
(insn 25 22 26 3 (set (reg:SI 0 r0)
        (mem/c:SI (reg/f:SI 119) [1 uwTickPrio+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":367:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 119)
        (nil)))
(call_insn 26 25 59 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref/i:SI ("HAL_InitTick") [flags 0x3]  <function_decl 0000000006c82c00 HAL_InitTick>) [0 HAL_InitTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":367:14 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_InitTick") [flags 0x3]  <function_decl 0000000006c82c00 HAL_InitTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 59 26 29 3 (set (reg:SI 126)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":367:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 29 59 30 3 (var_location:QI status (subreg:QI (reg:SI 126) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":367:14 -1
     (nil))
(debug_insn 30 29 31 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":369:5 -1
     (nil))
(insn 31 30 32 3 (set (reg/v:SI 115 [ <retval> ])
        (reg:SI 126)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":369:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
(jump_insn 32 31 33 3 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 115 [ <retval> ])
                        (const_int 0 [0]))
                    (label_ref:SI 37)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":369:8 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 37)
(note 33 32 34 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 34 33 36 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":372:7 -1
     (nil))
(insn 36 34 60 4 (set (mem/c:SI (reg/f:SI 117) [1 uwTickFreq+0 S4 A32])
        (reg:SI 113 [ uwTickFreq.5_1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":372:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 117)
        (expr_list:REG_DEAD (reg:SI 113 [ uwTickFreq.5_1 ])
            (nil))))
(jump_insn 60 36 61 4 (set (pc)
        (label_ref 37)) 284 {*arm_jump}
     (nil)
 -> 37)
(barrier 61 60 51)
(code_label 51 61 50 5 31 (nil) [1 uses])
(note 50 51 4 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 4 50 37 5 (set (reg/v:SI 115 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":353:21 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 37 4 38 6 30 (nil) [2 uses])
(note 38 37 39 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 40 6 (var_location:QI status (subreg:QI (reg/v:SI 115 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 40 39 45 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":376:3 -1
     (nil))
(insn 45 40 46 6 (set (reg/i:SI 0 r0)
        (reg/v:SI 115 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":377:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 115 [ <retval> ])
        (nil)))
(insn 46 45 62 6 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":377:1 -1
     (nil))
(note 62 46 0 NOTE_INSN_DELETED)

;; Function HAL_GetTickFreq (HAL_GetTickFreq, funcdef_no=338, decl_uid=9935, cgraph_uid=342, symbol_order=344)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 115 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 6 (nil))

Pass 1 for finding pseudo/allocno costs

    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 13(l0): point = 0
   Insn 12(l0): point = 2
   Insn 6(l0): point = 4
 a0(r115): [3..4]
Compressing live ranges: from 7 to 2 - 28%
Ranges after the compression:
 a0(r115): [0..1]
+++Allocating 0 bytes for conflict table (uncompressed size 8)
;; a0(r115,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  regions=1, blocks=3, points=2
    allocnos=1 (big 0), copies=0, conflicts=0, ranges=1

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r115
    modified regnos: 115
    border:
    Pressure: GENERAL_REGS=1
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@40000
      Allocno a0r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Pushing a0(r115,l0)(cost 0)
      Popping a0(r115,l0)  -- assign reg 3
Disposition:
    0:r115 l0     3
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_GetTickFreq

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r115={1d,1u} 
;;    total ref usage 37{27d,10u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 7 2 NOTE_INSN_FUNCTION_BEG)
(note 7 2 5 2 NOTE_INSN_DELETED)
(debug_insn 5 7 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":385:3 -1
     (nil))
(insn 6 5 12 2 (set (reg/f:SI 115)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":385:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 12 6 13 2 (set (reg/i:SI 0 r0)
        (mem/c:SI (reg/f:SI 115) [1 uwTickFreq+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":386:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (nil)))
(insn 13 12 15 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":386:1 -1
     (nil))
(note 15 13 0 NOTE_INSN_DELETED)

;; Function HAL_Delay (HAL_Delay, funcdef_no=339, decl_uid=9927, cgraph_uid=343, symbol_order=345)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;;
;; Loop 1
;;  header 4, latch 4
;;  depth 1, outer 0
;;  nodes: 4
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 4 5 }
;; 5 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 121 uninteresting
Reg 122 uninteresting
Reg 116: def dominates all uses has unique first use
Reg 118 uninteresting
Reg 119 uninteresting
Reg 123 uninteresting
Reg 120 uninteresting
Reg 116 not local to one basic block
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;;
;; Loop 1
;;  header 4, latch 4
;;  depth 1, outer 0
;;  nodes: 4
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 4 5 }
;; 5 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 118: (insn_list:REG_DEP_TRUE 17 (nil))

Pass 1 for finding pseudo/allocno costs

    r123: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r122: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r121: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r117,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:5460,20460 VFP_LO_REGS:5460,20460 ALL_REGS:5460,20460 MEM:3640,13640
  a1(r119,l0) costs: LO_REGS:0,0 HI_REGS:144,144 CALLER_SAVE_REGS:144,144 EVEN_REG:144,144 GENERAL_REGS:144,144 VFP_D0_D7_REGS:2160,2160 VFP_LO_REGS:2160,2160 ALL_REGS:2160,2160 MEM:1440,1440
  a2(r118,l0) costs: LO_REGS:0,0 HI_REGS:144,144 CALLER_SAVE_REGS:144,144 EVEN_REG:144,144 GENERAL_REGS:144,144 VFP_D0_D7_REGS:2160,2160 VFP_LO_REGS:2160,2160 ALL_REGS:2160,2160 MEM:1440,1440
  a3(r116,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1650,16650 VFP_LO_REGS:1650,16650 ALL_REGS:1650,16650 MEM:1100,11100
  a4(r122,l0) costs: GENERAL_REGS:220,220 VFP_D0_D7_REGS:4950,4950 VFP_LO_REGS:4950,4950 ALL_REGS:3300,3300 MEM:3300,3300
  a5(r121,l0) costs: GENERAL_REGS:220,220 VFP_D0_D7_REGS:4950,4950 VFP_LO_REGS:4950,4950 ALL_REGS:3300,3300 MEM:3300,3300
  a6(r116,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a7(r117,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a8(r120,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a9(r123,l1) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 19(l0): point = 1
   Insn 18(l0): point = 3
   Insn 17(l0): point = 5
   Insn 14(l0): point = 8
   Insn 13(l0): point = 10
   Insn 8(l0): point = 12
   Insn 45(l0): point = 14
   Insn 7(l0): point = 16
   Insn 2(l0): point = 18
   Insn 44(l0): point = 20
   Insn 32(l1): point = 23
   Insn 31(l1): point = 25
   Insn 30(l1): point = 27
   Insn 46(l1): point = 29
   Insn 27(l1): point = 31
 a0(r117): [1..18]
 a1(r119): [2..3]
 a2(r118): [4..5]
 a3(r116): [1..12]
 a4(r122): [13..14]
 a5(r121): [19..20]
 a6(r116): [23..33]
 a7(r117): [23..33]
 a8(r120): [26..27]
 a9(r123): [28..29]
 Rebuilding regno allocno list for 123
 Rebuilding regno allocno list for 120
      Moving ranges of a7r117 to a0r117:  [23..33]
      Moving ranges of a6r116 to a3r116:  [23..33]
Compressing live ranges: from 34 to 12 - 35%
Ranges after the compression:
 a0(r117): [8..11] [0..5]
 a1(r119): [0..1]
 a2(r118): [2..3]
 a3(r116): [8..11] [0..3]
 a4(r122): [4..5]
 a5(r121): [6..7]
 a8(r120): [8..9]
 a9(r123): [10..11]
+++Allocating 64 bytes for conflict table (uncompressed size 80)
;; a0(r117,l0) conflicts: a1(r119,l0) a3(r116,l0) a2(r118,l0) a4(r122,l0) a8(r120,l0) a9(r123,l0)
;;     total conflict hard regs: 0 12 14
;;     conflict hard regs: 0 12 14

;; a1(r119,l0) conflicts: a0(r117,l0) a3(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r118,l0) conflicts: a0(r117,l0) a3(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r116,l0) conflicts: a1(r119,l0) a0(r117,l0) a2(r118,l0) a8(r120,l0) a9(r123,l0)
;;     total conflict hard regs: 0 12 14
;;     conflict hard regs: 0 12 14

;; a4(r122,l0) conflicts: a0(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r121,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r120,l0) conflicts: a0(r117,l0) a3(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r123,l0) conflicts: a0(r117,l0) a3(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a8(r120)<->a9(r123)@125:shuffle
  cp1:a0(r117)<->a5(r121)@110:move
  cp2:a3(r116)<->a4(r122)@110:move
  pref0:a5(r121)<-hr0@220
  pref1:a4(r122)<-hr0@220
  pref2:a9(r123)<-hr0@2000
  regions=2, blocks=6, points=12
    allocnos=10 (big 0), copies=3, conflicts=0, ranges=10

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 5 4 3 2
    all: 0r117 1r119 2r118 3r116 4r122 5r121 8r120 9r123
    modified regnos: 116 117 118 119 120 121 122 123
    border:
    Pressure: GENERAL_REGS=5
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@187280
          2:( 4-11)@49480
      Allocno a0r117 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0 12-106)
      Allocno a1r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r116 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0 12-106)
      Allocno a4r122 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a5r121 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a8r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r123 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 0:a8r120-a9r123 (freq=125):
        Result (freq=4000): a8r120(2000) a9r123(2000)
      Forming thread by copy 1:a0r117-a5r121 (freq=110):
        Result (freq=1584): a0r117(1364) a5r121(220)
      Forming thread by copy 2:a3r116-a4r122 (freq=110):
        Result (freq=1330): a3r116(1110) a4r122(220)
      Pushing a2(r118,l0)(cost 0)
      Pushing a1(r119,l0)(cost 0)
      Pushing a4(r122,l0)(cost 0)
      Pushing a3(r116,l0)(cost 0)
      Pushing a5(r121,l0)(cost 0)
      Pushing a0(r117,l0)(cost 0)
      Pushing a9(r123,l0)(cost 0)
      Pushing a8(r120,l0)(cost 0)
      Popping a8(r120,l0)  -- assign reg 3
      Popping a9(r123,l0)  -- assign reg 0
      Popping a0(r117,l0)  -- assign reg 4
      Popping a5(r121,l0)  -- assign reg 0
      Popping a3(r116,l0)  -- assign reg 5
      Popping a4(r122,l0)  -- assign reg 0
      Popping a1(r119,l0)  -- assign reg 3
      Popping a2(r118,l0)  -- assign reg 3
Disposition:
    3:r116 l0     5    0:r117 l0     4    2:r118 l0     3    1:r119 l0     3
    8:r120 l0     3    5:r121 l0     0    4:r122 l0     0    9:r123 l0     0
New iteration of spill/restore move
+++Costs: overall -34160, reg -34160, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_Delay

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,3u} r1={3d} r2={3d} r3={3d} r7={1d,5u} r12={4d} r13={1d,7u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={4d,2u} r101={2d} r102={1d,5u} r103={1d,4u} r104={2d} r105={2d} r106={2d} r116={1d,2u} r117={2d,6u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} 
;;    total ref usage 238{198d,40u,0e} in 25{23 regular + 2 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 44 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":401:3 -1
     (nil))
(insn 44 6 2 2 (set (reg:SI 121)
        (reg:SI 0 r0 [ Delay ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":400:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Delay ])
        (nil)))
(insn 2 44 7 2 (set (reg/v:SI 117 [ Delay ])
        (reg:SI 121)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":400:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121)
        (nil)))
(call_insn 7 2 45 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref/i:SI ("HAL_GetTick") [flags 0x3]  <function_decl 0000000006c82f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":401:24 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_GetTick") [flags 0x3]  <function_decl 0000000006c82f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 45 7 8 2 (set (reg:SI 122)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":401:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 8 45 9 2 (set (reg/v:SI 116 [ tickstart ])
        (reg:SI 122)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":401:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122)
        (nil)))
(debug_insn 9 8 10 2 (var_location:SI tickstart (reg/v:SI 116 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":401:24 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":402:3 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:SI wait (reg/v:SI 117 [ Delay ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":402:12 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":405:3 -1
     (nil))
(insn 13 12 14 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 117 [ Delay ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":405:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 14 13 15 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 29)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":405:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 29)
(note 15 14 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 16 15 17 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":407:5 -1
     (nil))
(insn 17 16 18 3 (set (reg/f:SI 118)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":407:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 18 17 19 3 (set (reg:SI 119 [ uwTickFreq ])
        (mem/c:SI (reg/f:SI 118) [1 uwTickFreq+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":407:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 118)
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [1 uwTickFreq+0 S4 A32])
            (nil))))
(insn 19 18 20 3 (set (reg/v:SI 117 [ Delay ])
        (plus:SI (reg/v:SI 117 [ Delay ])
            (reg:SI 119 [ uwTickFreq ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":407:10 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 119 [ uwTickFreq ])
        (nil)))
(debug_insn 20 19 29 3 (var_location:SI wait (reg/v:SI 117 [ Delay ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":407:10 -1
     (nil))
(code_label 29 20 23 4 44 (nil) [2 uses])
(note 23 29 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 28 23 24 4 NOTE_INSN_DELETED)
(debug_insn 24 28 25 4 (var_location:SI wait (reg/v:SI 117 [ Delay ])) -1
     (nil))
(debug_insn 25 24 26 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":412:3 -1
     (nil))
(debug_insn 26 25 27 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":410:9 -1
     (nil))
(call_insn 27 26 46 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref/i:SI ("HAL_GetTick") [flags 0x3]  <function_decl 0000000006c82f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":410:11 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_GetTick") [flags 0x3]  <function_decl 0000000006c82f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 46 27 30 4 (set (reg:SI 123)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":410:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 30 46 31 4 (set (reg:SI 120)
        (minus:SI (reg:SI 123)
            (reg/v:SI 116 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":410:25 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123)
        (nil)))
(insn 31 30 32 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120)
            (reg/v:SI 117 [ Delay ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":410:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 120)
        (nil)))
(jump_insn 32 31 33 4 (set (pc)
        (if_then_else (ltu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 29)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":410:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 29)
(note 33 32 47 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 47 33 0 NOTE_INSN_DELETED)

;; Function HAL_SuspendTick (HAL_SuspendTick, funcdef_no=340, decl_uid=9937, cgraph_uid=344, symbol_order=346)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 115 uninteresting
Reg 113 uninteresting
Reg 114 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 6 (nil))

Pass 1 for finding pseudo/allocno costs

    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r115,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 10(l0): point = 0
   Insn 8(l0): point = 2
   Insn 7(l0): point = 4
   Insn 6(l0): point = 6
 a0(r115): [1..6]
 a1(r114): [1..2]
 a2(r113): [3..4]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r115): [0..3]
 a1(r114): [0..1]
 a2(r113): [2..3]
+++Allocating 24 bytes for conflict table (uncompressed size 24)
;; a0(r115,l0) conflicts: a1(r114,l0) a2(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r113,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r114)<->a2(r113)@125:shuffle
  regions=1, blocks=3, points=4
    allocnos=3 (big 0), copies=1, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r115 1r114 2r113
    modified regnos: 113 114 115
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@140000
      Allocno a0r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a1r114-a2r113 (freq=125):
        Result (freq=4000): a1r114(2000) a2r113(2000)
      Pushing a0(r115,l0)(cost 0)
      Pushing a2(r113,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Popping a1(r114,l0)  -- assign reg 3
      Popping a2(r113,l0)  -- assign reg 3
      Popping a0(r115,l0)  -- assign reg 2
Disposition:
    2:r113 l0     3    1:r114 l0     3    0:r115 l0     2
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_SuspendTick

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":428:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int -536813568 [0xffffffffe000e000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":428:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536813568 [0xffffffffe000e000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 16 [0x10])) [1 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":428:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -3 [0xfffffffffffffffd]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":428:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 13 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 16 [0x10])) [1 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":428:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 13 10 0 NOTE_INSN_DELETED)

;; Function HAL_ResumeTick (HAL_ResumeTick, funcdef_no=341, decl_uid=9939, cgraph_uid=345, symbol_order=347)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 115 uninteresting
Reg 113 uninteresting
Reg 114 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 6 (nil))

Pass 1 for finding pseudo/allocno costs

    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r115,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 10(l0): point = 0
   Insn 8(l0): point = 2
   Insn 7(l0): point = 4
   Insn 6(l0): point = 6
 a0(r115): [1..6]
 a1(r114): [1..2]
 a2(r113): [3..4]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r115): [0..3]
 a1(r114): [0..1]
 a2(r113): [2..3]
+++Allocating 24 bytes for conflict table (uncompressed size 24)
;; a0(r115,l0) conflicts: a1(r114,l0) a2(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r113,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r114)<->a2(r113)@125:shuffle
  regions=1, blocks=3, points=4
    allocnos=3 (big 0), copies=1, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r115 1r114 2r113
    modified regnos: 113 114 115
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@140000
      Allocno a0r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a1r114-a2r113 (freq=125):
        Result (freq=4000): a1r114(2000) a2r113(2000)
      Pushing a0(r115,l0)(cost 0)
      Pushing a2(r113,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Popping a1(r114,l0)  -- assign reg 3
      Popping a2(r113,l0)  -- assign reg 3
      Popping a0(r115,l0)  -- assign reg 2
Disposition:
    2:r113 l0     3    1:r114 l0     3    0:r115 l0     2
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_ResumeTick

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":444:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int -536813568 [0xffffffffe000e000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":444:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536813568 [0xffffffffe000e000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 16 [0x10])) [1 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":444:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":444:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 13 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 16 [0x10])) [1 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":444:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 13 10 0 NOTE_INSN_DELETED)

;; Function HAL_GetHalVersion (HAL_GetHalVersion, funcdef_no=342, decl_uid=9941, cgraph_uid=346, symbol_order=348)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs



   Insn 11(l0): point = 0
   Insn 10(l0): point = 2
Compressing live ranges: from 5 to 0 - 0%
Ranges after the compression:
+++Allocating 0 bytes for conflict table (uncompressed size 0)

  regions=1, blocks=3, points=0
    allocnos=0 (big 0), copies=0, conflicts=0, ranges=0

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all:
    modified regnos:
    border:
    Pressure: GENERAL_REGS=1
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
Disposition:
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_GetHalVersion

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 35{26d,9u,0e} in 3{3 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 6 2 NOTE_INSN_FUNCTION_BEG)
(note 6 2 5 2 NOTE_INSN_DELETED)
(debug_insn 5 6 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":453:3 -1
     (nil))
(insn 10 5 11 2 (set (reg/i:SI 0 r0)
        (const_int 16908800 [0x1020200])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":454:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 16908800 [0x1020200])
        (nil)))
(insn 11 10 14 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":454:1 -1
     (nil))
(note 14 11 0 NOTE_INSN_DELETED)

;; Function HAL_GetREVID (HAL_GetREVID, funcdef_no=343, decl_uid=9943, cgraph_uid=347, symbol_order=349)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 115 uninteresting
Reg 113 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 6 (nil))

Pass 1 for finding pseudo/allocno costs

    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a1(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 14(l0): point = 0
   Insn 13(l0): point = 2
   Insn 7(l0): point = 4
   Insn 6(l0): point = 6
 a0(r113): [3..4]
 a1(r115): [5..6]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r113): [0..1]
 a1(r115): [2..3]
+++Allocating 0 bytes for conflict table (uncompressed size 16)
;; a0(r113,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r115,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  pref0:a0(r113)<-hr0@125
  regions=1, blocks=3, points=4
    allocnos=2 (big 0), copies=0, conflicts=0, ranges=2

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r113 1r115
    modified regnos: 113 115
    border:
    Pressure: GENERAL_REGS=1
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@80500
      Allocno a0r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Pushing a1(r115,l0)(cost 0)
      Pushing a0(r113,l0)(cost 0)
      Popping a0(r113,l0)  -- assign reg 0
      Popping a1(r115,l0)  -- assign reg 3
Disposition:
    0:r113 l0     0    1:r115 l0     3
New iteration of spill/restore move
+++Costs: overall -250, reg -250, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_GetREVID

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r115={1d,1u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 8 2 NOTE_INSN_FUNCTION_BEG)
(note 8 2 5 2 NOTE_INSN_DELETED)
(debug_insn 5 8 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":462:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int -536600576 [0xffffffffe0042000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":462:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536600576 [0xffffffffe0042000])
        (nil)))
(insn 7 6 13 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/f:SI 115) [1 MEM[(struct DBGMCU_TypeDef *)3758366720B].IDCODE+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":462:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (nil)))
(insn 13 7 14 2 (set (reg/i:SI 0 r0)
        (lshiftrt:SI (reg:SI 113 [ _1 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":463:1 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 14 13 17 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":463:1 -1
     (nil))
(note 17 14 0 NOTE_INSN_DELETED)

;; Function HAL_GetDEVID (HAL_GetDEVID, funcdef_no=344, decl_uid=9945, cgraph_uid=348, symbol_order=350)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 115 uninteresting
Reg 113 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 6 (nil))

Pass 1 for finding pseudo/allocno costs

    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a1(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 15(l0): point = 0
   Insn 18(l0): point = 2
   Insn 7(l0): point = 4
   Insn 6(l0): point = 6
 a0(r113): [3..4]
 a1(r115): [5..6]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r113): [0..1]
 a1(r115): [2..3]
+++Allocating 0 bytes for conflict table (uncompressed size 16)
;; a0(r113,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r115,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  pref0:a0(r113)<-hr0@125
  regions=1, blocks=3, points=4
    allocnos=2 (big 0), copies=0, conflicts=0, ranges=2

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r113 1r115
    modified regnos: 113 115
    border:
    Pressure: GENERAL_REGS=1
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@80500
      Allocno a0r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Pushing a1(r115,l0)(cost 0)
      Pushing a0(r113,l0)(cost 0)
      Popping a0(r113,l0)  -- assign reg 0
      Popping a1(r115,l0)  -- assign reg 3
Disposition:
    0:r113 l0     0    1:r115 l0     3
New iteration of spill/restore move
+++Costs: overall -250, reg -250, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_GetDEVID

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r115={1d,1u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 9 2 NOTE_INSN_FUNCTION_BEG)
(note 9 2 5 2 NOTE_INSN_DELETED)
(debug_insn 5 9 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":471:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int -536600576 [0xffffffffe0042000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":471:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536600576 [0xffffffffe0042000])
        (nil)))
(insn 7 6 18 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/f:SI 115) [1 MEM[(struct DBGMCU_TypeDef *)3758366720B].IDCODE+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":471:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (nil)))
(insn 18 7 15 2 (set (reg/i:SI 0 r0)
        (zero_extract:SI (reg:SI 113 [ _1 ])
            (const_int 12 [0xc])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":472:1 161 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 15 18 19 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":472:1 -1
     (nil))
(note 19 15 0 NOTE_INSN_DELETED)

;; Function HAL_DBGMCU_EnableDBGSleepMode (HAL_DBGMCU_EnableDBGSleepMode, funcdef_no=345, decl_uid=9947, cgraph_uid=349, symbol_order=351)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 115 uninteresting
Reg 113 uninteresting
Reg 114 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 6 (nil))

Pass 1 for finding pseudo/allocno costs

    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 10(l0): point = 0
   Insn 8(l0): point = 2
   Insn 7(l0): point = 4
   Insn 6(l0): point = 6
 a0(r115): [1..6]
 a1(r114): [1..2]
 a2(r113): [3..4]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r115): [0..3]
 a1(r114): [0..1]
 a2(r113): [2..3]
+++Allocating 24 bytes for conflict table (uncompressed size 24)
;; a0(r115,l0) conflicts: a1(r114,l0) a2(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r113,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r114)<->a2(r113)@125:shuffle
  regions=1, blocks=3, points=4
    allocnos=3 (big 0), copies=1, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r115 1r114 2r113
    modified regnos: 113 114 115
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@140000
      Allocno a0r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a1r114-a2r113 (freq=125):
        Result (freq=4000): a1r114(2000) a2r113(2000)
      Pushing a0(r115,l0)(cost 0)
      Pushing a2(r113,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Popping a1(r114,l0)  -- assign reg 3
      Popping a2(r113,l0)  -- assign reg 3
      Popping a0(r115,l0)  -- assign reg 2
Disposition:
    2:r113 l0     3    1:r114 l0     3    0:r115 l0     2
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_DBGMCU_EnableDBGSleepMode

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":500:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int -536600576 [0xffffffffe0042000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":500:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536600576 [0xffffffffe0042000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct DBGMCU_TypeDef *)3758366720B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":500:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":500:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct DBGMCU_TypeDef *)3758366720B].CR+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":500:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_DBGMCU_DisableDBGSleepMode (HAL_DBGMCU_DisableDBGSleepMode, funcdef_no=346, decl_uid=9949, cgraph_uid=350, symbol_order=352)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 115 uninteresting
Reg 113 uninteresting
Reg 114 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 6 (nil))

Pass 1 for finding pseudo/allocno costs

    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 10(l0): point = 0
   Insn 8(l0): point = 2
   Insn 7(l0): point = 4
   Insn 6(l0): point = 6
 a0(r115): [1..6]
 a1(r114): [1..2]
 a2(r113): [3..4]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r115): [0..3]
 a1(r114): [0..1]
 a2(r113): [2..3]
+++Allocating 24 bytes for conflict table (uncompressed size 24)
;; a0(r115,l0) conflicts: a1(r114,l0) a2(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r113,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r114)<->a2(r113)@125:shuffle
  regions=1, blocks=3, points=4
    allocnos=3 (big 0), copies=1, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r115 1r114 2r113
    modified regnos: 113 114 115
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@140000
      Allocno a0r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a1r114-a2r113 (freq=125):
        Result (freq=4000): a1r114(2000) a2r113(2000)
      Pushing a0(r115,l0)(cost 0)
      Pushing a2(r113,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Popping a1(r114,l0)  -- assign reg 3
      Popping a2(r113,l0)  -- assign reg 3
      Popping a0(r115,l0)  -- assign reg 2
Disposition:
    2:r113 l0     3    1:r114 l0     3    0:r115 l0     2
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_DBGMCU_DisableDBGSleepMode

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":509:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int -536600576 [0xffffffffe0042000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":509:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536600576 [0xffffffffe0042000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct DBGMCU_TypeDef *)3758366720B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":509:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":509:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct DBGMCU_TypeDef *)3758366720B].CR+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":509:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_DBGMCU_EnableDBGStopMode (HAL_DBGMCU_EnableDBGStopMode, funcdef_no=347, decl_uid=9951, cgraph_uid=351, symbol_order=353)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 115 uninteresting
Reg 113 uninteresting
Reg 114 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 6 (nil))

Pass 1 for finding pseudo/allocno costs

    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 10(l0): point = 0
   Insn 8(l0): point = 2
   Insn 7(l0): point = 4
   Insn 6(l0): point = 6
 a0(r115): [1..6]
 a1(r114): [1..2]
 a2(r113): [3..4]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r115): [0..3]
 a1(r114): [0..1]
 a2(r113): [2..3]
+++Allocating 24 bytes for conflict table (uncompressed size 24)
;; a0(r115,l0) conflicts: a1(r114,l0) a2(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r113,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r114)<->a2(r113)@125:shuffle
  regions=1, blocks=3, points=4
    allocnos=3 (big 0), copies=1, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r115 1r114 2r113
    modified regnos: 113 114 115
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@140000
      Allocno a0r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a1r114-a2r113 (freq=125):
        Result (freq=4000): a1r114(2000) a2r113(2000)
      Pushing a0(r115,l0)(cost 0)
      Pushing a2(r113,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Popping a1(r114,l0)  -- assign reg 3
      Popping a2(r113,l0)  -- assign reg 3
      Popping a0(r115,l0)  -- assign reg 2
Disposition:
    2:r113 l0     3    1:r114 l0     3    0:r115 l0     2
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_DBGMCU_EnableDBGStopMode

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":518:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int -536600576 [0xffffffffe0042000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":518:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536600576 [0xffffffffe0042000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct DBGMCU_TypeDef *)3758366720B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":518:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":518:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct DBGMCU_TypeDef *)3758366720B].CR+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":518:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_DBGMCU_DisableDBGStopMode (HAL_DBGMCU_DisableDBGStopMode, funcdef_no=348, decl_uid=9953, cgraph_uid=352, symbol_order=354)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 115 uninteresting
Reg 113 uninteresting
Reg 114 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 6 (nil))

Pass 1 for finding pseudo/allocno costs

    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 10(l0): point = 0
   Insn 8(l0): point = 2
   Insn 7(l0): point = 4
   Insn 6(l0): point = 6
 a0(r115): [1..6]
 a1(r114): [1..2]
 a2(r113): [3..4]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r115): [0..3]
 a1(r114): [0..1]
 a2(r113): [2..3]
+++Allocating 24 bytes for conflict table (uncompressed size 24)
;; a0(r115,l0) conflicts: a1(r114,l0) a2(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r113,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r114)<->a2(r113)@125:shuffle
  regions=1, blocks=3, points=4
    allocnos=3 (big 0), copies=1, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r115 1r114 2r113
    modified regnos: 113 114 115
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@140000
      Allocno a0r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a1r114-a2r113 (freq=125):
        Result (freq=4000): a1r114(2000) a2r113(2000)
      Pushing a0(r115,l0)(cost 0)
      Pushing a2(r113,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Popping a1(r114,l0)  -- assign reg 3
      Popping a2(r113,l0)  -- assign reg 3
      Popping a0(r115,l0)  -- assign reg 2
Disposition:
    2:r113 l0     3    1:r114 l0     3    0:r115 l0     2
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_DBGMCU_DisableDBGStopMode

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":527:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int -536600576 [0xffffffffe0042000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":527:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536600576 [0xffffffffe0042000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct DBGMCU_TypeDef *)3758366720B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":527:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -3 [0xfffffffffffffffd]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":527:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct DBGMCU_TypeDef *)3758366720B].CR+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":527:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_DBGMCU_EnableDBGStandbyMode (HAL_DBGMCU_EnableDBGStandbyMode, funcdef_no=349, decl_uid=9955, cgraph_uid=353, symbol_order=355)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 115 uninteresting
Reg 113 uninteresting
Reg 114 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 6 (nil))

Pass 1 for finding pseudo/allocno costs

    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 10(l0): point = 0
   Insn 8(l0): point = 2
   Insn 7(l0): point = 4
   Insn 6(l0): point = 6
 a0(r115): [1..6]
 a1(r114): [1..2]
 a2(r113): [3..4]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r115): [0..3]
 a1(r114): [0..1]
 a2(r113): [2..3]
+++Allocating 24 bytes for conflict table (uncompressed size 24)
;; a0(r115,l0) conflicts: a1(r114,l0) a2(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r113,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r114)<->a2(r113)@125:shuffle
  regions=1, blocks=3, points=4
    allocnos=3 (big 0), copies=1, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r115 1r114 2r113
    modified regnos: 113 114 115
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@140000
      Allocno a0r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a1r114-a2r113 (freq=125):
        Result (freq=4000): a1r114(2000) a2r113(2000)
      Pushing a0(r115,l0)(cost 0)
      Pushing a2(r113,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Popping a1(r114,l0)  -- assign reg 3
      Popping a2(r113,l0)  -- assign reg 3
      Popping a0(r115,l0)  -- assign reg 2
Disposition:
    2:r113 l0     3    1:r114 l0     3    0:r115 l0     2
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_DBGMCU_EnableDBGStandbyMode

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":536:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int -536600576 [0xffffffffe0042000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":536:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536600576 [0xffffffffe0042000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct DBGMCU_TypeDef *)3758366720B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":536:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":536:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct DBGMCU_TypeDef *)3758366720B].CR+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":536:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_DBGMCU_DisableDBGStandbyMode (HAL_DBGMCU_DisableDBGStandbyMode, funcdef_no=350, decl_uid=9957, cgraph_uid=354, symbol_order=356)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 115 uninteresting
Reg 113 uninteresting
Reg 114 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 6 (nil))

Pass 1 for finding pseudo/allocno costs

    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 10(l0): point = 0
   Insn 8(l0): point = 2
   Insn 7(l0): point = 4
   Insn 6(l0): point = 6
 a0(r115): [1..6]
 a1(r114): [1..2]
 a2(r113): [3..4]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r115): [0..3]
 a1(r114): [0..1]
 a2(r113): [2..3]
+++Allocating 24 bytes for conflict table (uncompressed size 24)
;; a0(r115,l0) conflicts: a1(r114,l0) a2(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r113,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r114)<->a2(r113)@125:shuffle
  regions=1, blocks=3, points=4
    allocnos=3 (big 0), copies=1, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r115 1r114 2r113
    modified regnos: 113 114 115
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@140000
      Allocno a0r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a1r114-a2r113 (freq=125):
        Result (freq=4000): a1r114(2000) a2r113(2000)
      Pushing a0(r115,l0)(cost 0)
      Pushing a2(r113,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Popping a1(r114,l0)  -- assign reg 3
      Popping a2(r113,l0)  -- assign reg 3
      Popping a0(r115,l0)  -- assign reg 2
Disposition:
    2:r113 l0     3    1:r114 l0     3    0:r115 l0     2
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_DBGMCU_DisableDBGStandbyMode

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":545:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int -536600576 [0xffffffffe0042000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":545:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536600576 [0xffffffffe0042000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct DBGMCU_TypeDef *)3758366720B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":545:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":545:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct DBGMCU_TypeDef *)3758366720B].CR+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":545:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_SYSCFG_CCMSRAMErase (HAL_SYSCFG_CCMSRAMErase, funcdef_no=351, decl_uid=9962, cgraph_uid=355, symbol_order=357)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 115: local to bb 2 def dominates all uses has unique first use
Reg 116: local to bb 2 def dominates all uses has unique first use
Reg 118: local to bb 2 def dominates all uses has unique first use
Reg 113 uninteresting
Reg 114 uninteresting
Ignoring reg 115 with equiv init insn
Ignoring reg 116 with equiv init insn
Ignoring reg 118 with equiv init insn
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 6 (nil))
init_insns for 116: (insn_list:REG_DEP_TRUE 7 (nil))
init_insns for 118: (insn_list:REG_DEP_TRUE 11 (nil))

Pass 1 for finding pseudo/allocno costs

    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:75000,75000 VFP_LO_REGS:75000,75000 ALL_REGS:75000,75000 MEM:50000,50000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a3(r118,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a4(r116,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 18(l0): point = 0
   Insn 16(l0): point = 2
   Insn 15(l0): point = 4
   Insn 12(l0): point = 6
   Insn 8(l0): point = 8
   Insn 11(l0): point = 10
   Insn 7(l0): point = 12
   Insn 6(l0): point = 14
 a0(r115): [1..14]
 a1(r114): [1..2]
 a2(r113): [3..4]
 a3(r118): [7..10]
 a4(r116): [9..12]
Compressing live ranges: from 17 to 6 - 35%
Ranges after the compression:
 a0(r115): [0..5]
 a1(r114): [0..1]
 a2(r113): [2..3]
 a3(r118): [4..5]
 a4(r116): [4..5]
+++Allocating 40 bytes for conflict table (uncompressed size 40)
;; a0(r115,l0) conflicts: a1(r114,l0) a2(r113,l0) a3(r118,l0) a4(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r113,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r118,l0) conflicts: a0(r115,l0) a4(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r116,l0) conflicts: a0(r115,l0) a3(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r114)<->a2(r113)@125:shuffle
  regions=1, blocks=3, points=6
    allocnos=5 (big 0), copies=1, conflicts=0, ranges=5

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r115 1r114 2r113 3r118 4r116
    modified regnos: 113 114 115 116 118
    border:
    Pressure: GENERAL_REGS=3
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@260000
      Allocno a0r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a1r114-a2r113 (freq=125):
        Result (freq=4000): a1r114(2000) a2r113(2000)
      Pushing a4(r116,l0)(cost 0)
      Pushing a3(r118,l0)(cost 0)
      Pushing a2(r113,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Pushing a0(r115,l0)(cost 0)
      Popping a0(r115,l0)  -- assign reg 3
      Popping a1(r114,l0)  -- assign reg 2
      Popping a2(r113,l0)  -- assign reg 2
      Popping a3(r118,l0)  -- assign reg 2
      Popping a4(r116,l0)  -- assign reg 1
Disposition:
    2:r113 l0     2    1:r114 l0     2    0:r115 l0     3    4:r116 l0     1
    3:r118 l0     2
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_SYSCFG_CCMSRAMErase

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,4u} r116={1d,1u} r118={1d,1u} 
;;    total ref usage 45{30d,15u,0e} in 11{11 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":579:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073807360 [0x40010000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":579:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073807360 [0x40010000])
        (nil)))
(insn 7 6 11 2 (set (reg:SI 116)
        (const_int 202 [0xca])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":579:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 202 [0xca])
        (nil)))
(insn 11 7 8 2 (set (reg:SI 118)
        (const_int 83 [0x53])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":580:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 83 [0x53])
        (nil)))
(insn 8 11 9 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 36 [0x24])) [1 MEM[(struct SYSCFG_TypeDef *)1073807360B].SKR+0 S4 A32])
        (reg:SI 116)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":579:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116)
        (nil)))
(debug_insn 9 8 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":580:3 -1
     (nil))
(insn 12 9 13 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 36 [0x24])) [1 MEM[(struct SYSCFG_TypeDef *)1073807360B].SKR+0 S4 A32])
        (reg:SI 118)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":580:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118)
        (nil)))
(debug_insn 13 12 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":582:3 -1
     (nil))
(insn 15 13 16 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 24 [0x18])) [1 MEM[(struct SYSCFG_TypeDef *)1073807360B].SCSR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":582:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 15 18 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":582:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 18 16 22 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 24 [0x18])) [1 MEM[(struct SYSCFG_TypeDef *)1073807360B].SCSR+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":582:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 22 18 0 NOTE_INSN_DELETED)

;; Function HAL_SYSCFG_EnableMemorySwappingBank (HAL_SYSCFG_EnableMemorySwappingBank, funcdef_no=352, decl_uid=9964, cgraph_uid=356, symbol_order=358)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 115 uninteresting
Reg 113 uninteresting
Reg 114 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 6 (nil))

Pass 1 for finding pseudo/allocno costs

    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 10(l0): point = 0
   Insn 8(l0): point = 2
   Insn 7(l0): point = 4
   Insn 6(l0): point = 6
 a0(r115): [1..6]
 a1(r114): [1..2]
 a2(r113): [3..4]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r115): [0..3]
 a1(r114): [0..1]
 a2(r113): [2..3]
+++Allocating 24 bytes for conflict table (uncompressed size 24)
;; a0(r115,l0) conflicts: a1(r114,l0) a2(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r113,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r114)<->a2(r113)@125:shuffle
  regions=1, blocks=3, points=4
    allocnos=3 (big 0), copies=1, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r115 1r114 2r113
    modified regnos: 113 114 115
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@140000
      Allocno a0r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a1r114-a2r113 (freq=125):
        Result (freq=4000): a1r114(2000) a2r113(2000)
      Pushing a0(r115,l0)(cost 0)
      Pushing a2(r113,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Popping a1(r114,l0)  -- assign reg 3
      Popping a2(r113,l0)  -- assign reg 3
      Popping a0(r115,l0)  -- assign reg 2
Disposition:
    2:r113 l0     3    1:r114 l0     3    0:r115 l0     2
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_SYSCFG_EnableMemorySwappingBank

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":597:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073807360 [0x40010000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":597:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073807360 [0x40010000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/f:SI 115) [1 MEM[(struct SYSCFG_TypeDef *)1073807360B].MEMRMP+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":597:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":597:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (reg/f:SI 115) [1 MEM[(struct SYSCFG_TypeDef *)1073807360B].MEMRMP+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":597:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_SYSCFG_DisableMemorySwappingBank (HAL_SYSCFG_DisableMemorySwappingBank, funcdef_no=353, decl_uid=9966, cgraph_uid=357, symbol_order=359)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 115 uninteresting
Reg 113 uninteresting
Reg 114 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 6 (nil))

Pass 1 for finding pseudo/allocno costs

    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 10(l0): point = 0
   Insn 8(l0): point = 2
   Insn 7(l0): point = 4
   Insn 6(l0): point = 6
 a0(r115): [1..6]
 a1(r114): [1..2]
 a2(r113): [3..4]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r115): [0..3]
 a1(r114): [0..1]
 a2(r113): [2..3]
+++Allocating 24 bytes for conflict table (uncompressed size 24)
;; a0(r115,l0) conflicts: a1(r114,l0) a2(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r113,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r114)<->a2(r113)@125:shuffle
  regions=1, blocks=3, points=4
    allocnos=3 (big 0), copies=1, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r115 1r114 2r113
    modified regnos: 113 114 115
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@140000
      Allocno a0r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a1r114-a2r113 (freq=125):
        Result (freq=4000): a1r114(2000) a2r113(2000)
      Pushing a0(r115,l0)(cost 0)
      Pushing a2(r113,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Popping a1(r114,l0)  -- assign reg 3
      Popping a2(r113,l0)  -- assign reg 3
      Popping a0(r115,l0)  -- assign reg 2
Disposition:
    2:r113 l0     3    1:r114 l0     3    0:r115 l0     2
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_SYSCFG_DisableMemorySwappingBank

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":612:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073807360 [0x40010000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":612:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073807360 [0x40010000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/f:SI 115) [1 MEM[(struct SYSCFG_TypeDef *)1073807360B].MEMRMP+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":612:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -257 [0xfffffffffffffeff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":612:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (reg/f:SI 115) [1 MEM[(struct SYSCFG_TypeDef *)1073807360B].MEMRMP+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":612:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_SYSCFG_VREFBUF_VoltageScalingConfig (HAL_SYSCFG_VREFBUF_VoltageScalingConfig, funcdef_no=354, decl_uid=9968, cgraph_uid=358, symbol_order=360)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 117: local to bb 2 def dominates all uses has unique first use
Reg 120: local to bb 2 def dominates all uses has unique first use
Reg 113 uninteresting
Reg 118 uninteresting
Reg 115 uninteresting
Ignoring reg 117 with equiv init insn
Found def insn 16 for 120 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 117: (insn_list:REG_DEP_TRUE 8 (nil))

Pass 1 for finding pseudo/allocno costs

    r120: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r117,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r120,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a3(r118,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a4(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 13(l0): point = 0
   Insn 11(l0): point = 2
   Insn 10(l0): point = 4
   Insn 9(l0): point = 6
   Insn 16(l0): point = 8
   Insn 8(l0): point = 10
 a0(r117): [1..10]
 a1(r115): [1..2]
 a2(r120): [3..8]
 a3(r118): [3..4]
 a4(r113): [5..6]
Compressing live ranges: from 13 to 6 - 46%
Ranges after the compression:
 a0(r117): [0..5]
 a1(r115): [0..1]
 a2(r120): [2..5]
 a3(r118): [2..3]
 a4(r113): [4..5]
+++Allocating 40 bytes for conflict table (uncompressed size 40)
;; a0(r117,l0) conflicts: a1(r115,l0) a3(r118,l0) a2(r120,l0) a4(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a1(r115,l0) conflicts: a0(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r120,l0) conflicts: a0(r117,l0) a3(r118,l0) a4(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r118,l0) conflicts: a0(r117,l0) a2(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r113,l0) conflicts: a0(r117,l0) a2(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a3(r118)<->a4(r113)@125:shuffle
  cp1:a1(r115)<->a3(r118)@125:shuffle
  cp2:a1(r115)<->a2(r120)@125:shuffle
  pref0:a2(r120)<-hr0@2000
  regions=1, blocks=3, points=6
    allocnos=5 (big 0), copies=3, conflicts=0, ranges=5

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r117 1r115 2r120 3r118 4r113
    modified regnos: 113 115 117 118 120
    border:
    Pressure: GENERAL_REGS=3
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@236000
          2:( 1-12 14)@60000
      Allocno a0r117 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a1r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r120 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a3r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a3r118-a4r113 (freq=125):
        Result (freq=4000): a3r118(2000) a4r113(2000)
      Forming thread by copy 1:a1r115-a3r118 (freq=125):
        Result (freq=6000): a1r115(2000) a3r118(2000) a4r113(2000)
      Pushing a2(r120,l0)(cost 0)
      Pushing a0(r117,l0)(cost 0)
      Pushing a1(r115,l0)(cost 0)
      Pushing a4(r113,l0)(cost 0)
      Pushing a3(r118,l0)(cost 0)
      Popping a3(r118,l0)  -- assign reg 3
      Popping a4(r113,l0)  -- assign reg 3
      Popping a1(r115,l0)  -- assign reg 0
      Popping a0(r117,l0)  -- assign reg 2
      Popping a2(r120,l0)  -- assign reg 0
Disposition:
    4:r113 l0     3    1:r115 l0     0    0:r117 l0     2    3:r118 l0     3
    2:r120 l0     0
New iteration of spill/restore move
+++Costs: overall -28000, reg -28000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_SYSCFG_VREFBUF_VoltageScalingConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r115={1d,1u} r117={1d,2u} r118={1d,1u} r120={1d,1u} 
;;    total ref usage 44{30d,14u,0e} in 8{8 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":631:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":633:3 -1
     (nil))
(insn 8 7 16 2 (set (reg/f:SI 117)
        (const_int 1073807360 [0x40010000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":633:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073807360 [0x40010000])
        (nil)))
(insn 16 8 9 2 (set (reg:SI 120)
        (reg:SI 0 r0 [ VoltageScaling ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":629:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ VoltageScaling ])
        (nil)))
(insn 9 16 10 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 117)
                (const_int 48 [0x30])) [1 MEM[(struct VREFBUF_TypeDef *)1073807408B].CSR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":633:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 118)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -49 [0xffffffffffffffcf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":633:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 11 10 13 2 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 118)
            (reg:SI 120))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":633:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120)
        (expr_list:REG_DEAD (reg:SI 118)
            (nil))))
(insn 13 11 18 2 (set (mem/v:SI (plus:SI (reg/f:SI 117)
                (const_int 48 [0x30])) [1 MEM[(struct VREFBUF_TypeDef *)1073807408B].CSR+0 S4 A64])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":633:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 117)
        (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
            (nil))))
(note 18 13 0 NOTE_INSN_DELETED)

;; Function HAL_SYSCFG_VREFBUF_HighImpedanceConfig (HAL_SYSCFG_VREFBUF_HighImpedanceConfig, funcdef_no=355, decl_uid=9970, cgraph_uid=359, symbol_order=361)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 117: local to bb 2 def dominates all uses has unique first use
Reg 120: local to bb 2 def dominates all uses has unique first use
Reg 113 uninteresting
Reg 118 uninteresting
Reg 115 uninteresting
Ignoring reg 117 with equiv init insn
Found def insn 16 for 120 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 117: (insn_list:REG_DEP_TRUE 8 (nil))

Pass 1 for finding pseudo/allocno costs

    r120: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r117,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r120,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a3(r118,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a4(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 13(l0): point = 0
   Insn 11(l0): point = 2
   Insn 10(l0): point = 4
   Insn 9(l0): point = 6
   Insn 16(l0): point = 8
   Insn 8(l0): point = 10
 a0(r117): [1..10]
 a1(r115): [1..2]
 a2(r120): [3..8]
 a3(r118): [3..4]
 a4(r113): [5..6]
Compressing live ranges: from 13 to 6 - 46%
Ranges after the compression:
 a0(r117): [0..5]
 a1(r115): [0..1]
 a2(r120): [2..5]
 a3(r118): [2..3]
 a4(r113): [4..5]
+++Allocating 40 bytes for conflict table (uncompressed size 40)
;; a0(r117,l0) conflicts: a1(r115,l0) a3(r118,l0) a2(r120,l0) a4(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a1(r115,l0) conflicts: a0(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r120,l0) conflicts: a0(r117,l0) a3(r118,l0) a4(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r118,l0) conflicts: a0(r117,l0) a2(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r113,l0) conflicts: a0(r117,l0) a2(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a3(r118)<->a4(r113)@125:shuffle
  cp1:a1(r115)<->a3(r118)@125:shuffle
  cp2:a1(r115)<->a2(r120)@125:shuffle
  pref0:a2(r120)<-hr0@2000
  regions=1, blocks=3, points=6
    allocnos=5 (big 0), copies=3, conflicts=0, ranges=5

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r117 1r115 2r120 3r118 4r113
    modified regnos: 113 115 117 118 120
    border:
    Pressure: GENERAL_REGS=3
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@236000
          2:( 1-12 14)@60000
      Allocno a0r117 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a1r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r120 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a3r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a3r118-a4r113 (freq=125):
        Result (freq=4000): a3r118(2000) a4r113(2000)
      Forming thread by copy 1:a1r115-a3r118 (freq=125):
        Result (freq=6000): a1r115(2000) a3r118(2000) a4r113(2000)
      Pushing a2(r120,l0)(cost 0)
      Pushing a0(r117,l0)(cost 0)
      Pushing a1(r115,l0)(cost 0)
      Pushing a4(r113,l0)(cost 0)
      Pushing a3(r118,l0)(cost 0)
      Popping a3(r118,l0)  -- assign reg 3
      Popping a4(r113,l0)  -- assign reg 3
      Popping a1(r115,l0)  -- assign reg 0
      Popping a0(r117,l0)  -- assign reg 2
      Popping a2(r120,l0)  -- assign reg 0
Disposition:
    4:r113 l0     3    1:r115 l0     0    0:r117 l0     2    3:r118 l0     3
    2:r120 l0     0
New iteration of spill/restore move
+++Costs: overall -28000, reg -28000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_SYSCFG_VREFBUF_HighImpedanceConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r115={1d,1u} r117={1d,2u} r118={1d,1u} r120={1d,1u} 
;;    total ref usage 44{30d,14u,0e} in 8{8 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":647:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":649:3 -1
     (nil))
(insn 8 7 16 2 (set (reg/f:SI 117)
        (const_int 1073807360 [0x40010000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":649:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073807360 [0x40010000])
        (nil)))
(insn 16 8 9 2 (set (reg:SI 120)
        (reg:SI 0 r0 [ Mode ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":645:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Mode ])
        (nil)))
(insn 9 16 10 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 117)
                (const_int 48 [0x30])) [1 MEM[(struct VREFBUF_TypeDef *)1073807408B].CSR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":649:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 118)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -3 [0xfffffffffffffffd]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":649:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 11 10 13 2 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 118)
            (reg:SI 120))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":649:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120)
        (expr_list:REG_DEAD (reg:SI 118)
            (nil))))
(insn 13 11 18 2 (set (mem/v:SI (plus:SI (reg/f:SI 117)
                (const_int 48 [0x30])) [1 MEM[(struct VREFBUF_TypeDef *)1073807408B].CSR+0 S4 A64])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":649:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 117)
        (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
            (nil))))
(note 18 13 0 NOTE_INSN_DELETED)

;; Function HAL_SYSCFG_VREFBUF_TrimmingConfig (HAL_SYSCFG_VREFBUF_TrimmingConfig, funcdef_no=356, decl_uid=9972, cgraph_uid=360, symbol_order=362)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 117: local to bb 2 def dominates all uses has unique first use
Reg 120: local to bb 2 def dominates all uses has unique first use
Reg 113 uninteresting
Reg 118 uninteresting
Reg 115 uninteresting
Ignoring reg 117 with equiv init insn
Found def insn 16 for 120 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 117: (insn_list:REG_DEP_TRUE 8 (nil))

Pass 1 for finding pseudo/allocno costs

    r120: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r117,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r120,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a3(r118,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a4(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 13(l0): point = 0
   Insn 11(l0): point = 2
   Insn 10(l0): point = 4
   Insn 9(l0): point = 6
   Insn 16(l0): point = 8
   Insn 8(l0): point = 10
 a0(r117): [1..10]
 a1(r115): [1..2]
 a2(r120): [3..8]
 a3(r118): [3..4]
 a4(r113): [5..6]
Compressing live ranges: from 13 to 6 - 46%
Ranges after the compression:
 a0(r117): [0..5]
 a1(r115): [0..1]
 a2(r120): [2..5]
 a3(r118): [2..3]
 a4(r113): [4..5]
+++Allocating 40 bytes for conflict table (uncompressed size 40)
;; a0(r117,l0) conflicts: a1(r115,l0) a3(r118,l0) a2(r120,l0) a4(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a1(r115,l0) conflicts: a0(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r120,l0) conflicts: a0(r117,l0) a3(r118,l0) a4(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r118,l0) conflicts: a0(r117,l0) a2(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r113,l0) conflicts: a0(r117,l0) a2(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a3(r118)<->a4(r113)@125:shuffle
  cp1:a1(r115)<->a3(r118)@125:shuffle
  cp2:a1(r115)<->a2(r120)@125:shuffle
  pref0:a2(r120)<-hr0@2000
  regions=1, blocks=3, points=6
    allocnos=5 (big 0), copies=3, conflicts=0, ranges=5

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r117 1r115 2r120 3r118 4r113
    modified regnos: 113 115 117 118 120
    border:
    Pressure: GENERAL_REGS=3
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@236000
          2:( 1-12 14)@60000
      Allocno a0r117 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a1r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r120 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a3r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a3r118-a4r113 (freq=125):
        Result (freq=4000): a3r118(2000) a4r113(2000)
      Forming thread by copy 1:a1r115-a3r118 (freq=125):
        Result (freq=6000): a1r115(2000) a3r118(2000) a4r113(2000)
      Pushing a2(r120,l0)(cost 0)
      Pushing a0(r117,l0)(cost 0)
      Pushing a1(r115,l0)(cost 0)
      Pushing a4(r113,l0)(cost 0)
      Pushing a3(r118,l0)(cost 0)
      Popping a3(r118,l0)  -- assign reg 3
      Popping a4(r113,l0)  -- assign reg 3
      Popping a1(r115,l0)  -- assign reg 0
      Popping a0(r117,l0)  -- assign reg 2
      Popping a2(r120,l0)  -- assign reg 0
Disposition:
    4:r113 l0     3    1:r115 l0     0    0:r117 l0     2    3:r118 l0     3
    2:r120 l0     0
New iteration of spill/restore move
+++Costs: overall -28000, reg -28000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_SYSCFG_VREFBUF_TrimmingConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r115={1d,1u} r117={1d,2u} r118={1d,1u} r120={1d,1u} 
;;    total ref usage 44{30d,14u,0e} in 8{8 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":661:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":663:3 -1
     (nil))
(insn 8 7 16 2 (set (reg/f:SI 117)
        (const_int 1073807360 [0x40010000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":663:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073807360 [0x40010000])
        (nil)))
(insn 16 8 9 2 (set (reg:SI 120)
        (reg:SI 0 r0 [ TrimmingValue ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":659:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ TrimmingValue ])
        (nil)))
(insn 9 16 10 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 117)
                (const_int 52 [0x34])) [1 MEM[(struct VREFBUF_TypeDef *)1073807408B].CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":663:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 118)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -64 [0xffffffffffffffc0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":663:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 11 10 13 2 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 118)
            (reg:SI 120))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":663:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120)
        (expr_list:REG_DEAD (reg:SI 118)
            (nil))))
(insn 13 11 18 2 (set (mem/v:SI (plus:SI (reg/f:SI 117)
                (const_int 52 [0x34])) [1 MEM[(struct VREFBUF_TypeDef *)1073807408B].CCR+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":663:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 117)
        (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
            (nil))))
(note 18 13 0 NOTE_INSN_DELETED)

;; Function HAL_SYSCFG_EnableVREFBUF (HAL_SYSCFG_EnableVREFBUF, funcdef_no=357, decl_uid=9974, cgraph_uid=361, symbol_order=363)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 9 (  1.1)
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7
;;
;; Loop 1
;;  header 4, latch 3
;;  depth 1, outer 0
;;  nodes: 4 3
;; 2 succs { 4 }
;; 3 succs { 6 4 }
;; 4 succs { 3 5 }
;; 5 succs { 7 }
;; 6 succs { 7 }
;; 7 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 121 uninteresting
Reg 113 uninteresting
Reg 114 uninteresting
Reg 127 uninteresting
Reg 119: def dominates all uses has unique first use
Reg 128 uninteresting
Reg 123 uninteresting
Reg 117 uninteresting
Reg 119 not local to one basic block
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7
;;
;; Loop 1
;;  header 4, latch 3
;;  depth 1, outer 0
;;  nodes: 4 3
;; 2 succs { 4 }
;; 3 succs { 6 4 }
;; 4 succs { 3 5 }
;; 5 succs { 7 }
;; 6 succs { 7 }
;; 7 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 121: (insn_list:REG_DEP_TRUE 9 (nil))

Pass 1 for finding pseudo/allocno costs

    r128: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r127: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a7 (r121,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r120,l0) costs: GENERAL_REGS:214,214 VFP_D0_D7_REGS:4815,4815 VFP_LO_REGS:4815,4815 ALL_REGS:3210,3210 MEM:3210,3210
  a1(r119,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1605,15780 VFP_LO_REGS:1605,15780 ALL_REGS:1605,15780 MEM:1070,10520
  a2(r127,l0) costs: GENERAL_REGS:214,214 VFP_D0_D7_REGS:4815,4815 VFP_LO_REGS:4815,4815 ALL_REGS:3210,3210 MEM:3210,3210
  a3(r121,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:4815,19815 VFP_LO_REGS:4815,19815 ALL_REGS:4815,19815 MEM:3210,13210
  a4(r114,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a5(r113,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a6(r119,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:14175,14175 VFP_LO_REGS:14175,14175 ALL_REGS:14175,14175 MEM:9450,9450
  a7(r121,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a8(r117,l1) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a9(r123,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:28350,28350 VFP_LO_REGS:28350,28350 ALL_REGS:28350,28350 MEM:18900,18900
  a10(r128,l1) costs: GENERAL_REGS:1890,1890 VFP_D0_D7_REGS:42525,42525 VFP_LO_REGS:42525,42525 ALL_REGS:28350,28350 MEM:28350,28350

   Insn 46(l0): point = 0
   Insn 45(l0): point = 2
   Insn 3(l0): point = 5
   Insn 58(l0): point = 8
   Insn 4(l0): point = 10
   Insn 56(l0): point = 13
   Insn 16(l0): point = 15
   Insn 54(l0): point = 17
   Insn 15(l0): point = 19
   Insn 13(l0): point = 21
   Insn 11(l0): point = 23
   Insn 10(l0): point = 25
   Insn 9(l0): point = 27
   Insn 29(l1): point = 30
   Insn 28(l1): point = 32
   Insn 25(l1): point = 34
   Insn 55(l1): point = 36
   Insn 23(l1): point = 38
   Insn 38(l1): point = 41
   Insn 37(l1): point = 43
   Insn 34(l1): point = 45
 a0(r120): [8..10] [3..5]
 a1(r119): [13..15]
 a2(r127): [16..17]
 a3(r121): [13..27]
 a4(r114): [22..23]
 a5(r113): [24..25]
 a6(r119): [30..47]
 a7(r121): [30..47]
 a8(r117): [44..45]
 a9(r123): [33..34]
 a10(r128): [35..36]
 Rebuilding regno allocno list for 128
 Rebuilding regno allocno list for 123
      Moving ranges of a7r121 to a3r121:  [30..47]
      Moving ranges of a6r119 to a1r119:  [30..47]
 Rebuilding regno allocno list for 117
Compressing live ranges: from 48 to 18 - 37%
Ranges after the compression:
 a0(r120): [0..3]
 a1(r119): [12..17] [4..5]
 a2(r127): [6..7]
 a3(r121): [4..17]
 a4(r114): [8..9]
 a5(r113): [10..11]
 a8(r117): [16..17]
 a9(r123): [12..13]
 a10(r128): [14..15]
+++Allocating 64 bytes for conflict table (uncompressed size 88)
;; a0(r120,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r119,l0) conflicts: a3(r121,l0) a9(r123,l0) a10(r128,l0) a8(r117,l0)
;;     total conflict hard regs: 0 12 14
;;     conflict hard regs: 0 12 14

;; a2(r127,l0) conflicts: a3(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r121,l0) conflicts: a1(r119,l0) a2(r127,l0) a4(r114,l0) a5(r113,l0) a9(r123,l0) a10(r128,l0) a8(r117,l0)
;;     total conflict hard regs: 0 12 14
;;     conflict hard regs: 0 12 14

;; a4(r114,l0) conflicts: a3(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r113,l0) conflicts: a3(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r117,l0) conflicts: a1(r119,l0) a3(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r123,l0) conflicts: a1(r119,l0) a3(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r128,l0) conflicts: a1(r119,l0) a3(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a9(r123)<->a10(r128)@118:shuffle
  cp1:a4(r114)<->a5(r113)@13:shuffle
  cp2:a1(r119)<->a2(r127)@107:move
  pref0:a0(r120)<-hr0@214
  pref1:a2(r127)<-hr0@214
  pref2:a10(r128)<-hr0@1890
  regions=2, blocks=8, points=18
    allocnos=11 (big 0), copies=3, conflicts=0, ranges=10

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 7 6 5 4 3 2
    all: 0r120 1r119 2r127 3r121 4r114 5r113 8r117 9r123 10r128
    modified regnos: 113 114 117 119 120 121 123 127 128
    border:
    Pressure: GENERAL_REGS=5
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@220804
          2:( 4-11)@47460
      Allocno a0r120 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r119 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0 12-106)
      Allocno a2r127 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a3r121 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0 12-106)
      Allocno a4r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r128 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 0:a9r123-a10r128 (freq=118):
        Result (freq=3780): a9r123(1890) a10r128(1890)
      Forming thread by copy 2:a1r119-a2r127 (freq=107):
        Result (freq=1266): a1r119(1052) a2r127(214)
      Forming thread by copy 1:a4r114-a5r113 (freq=13):
        Result (freq=428): a4r114(214) a5r113(214)
      Pushing a0(r120,l0)(cost 0)
      Pushing a5(r113,l0)(cost 0)
      Pushing a4(r114,l0)(cost 0)
      Pushing a2(r127,l0)(cost 0)
      Pushing a1(r119,l0)(cost 0)
      Pushing a3(r121,l0)(cost 0)
      Pushing a8(r117,l0)(cost 0)
      Pushing a10(r128,l0)(cost 0)
      Pushing a9(r123,l0)(cost 0)
      Popping a9(r123,l0)  -- assign reg 0
      Popping a10(r128,l0)  -- assign reg 0
      Popping a8(r117,l0)  -- assign reg 3
      Popping a3(r121,l0)  -- assign reg 4
      Popping a1(r119,l0)  -- assign reg 5
      Popping a2(r127,l0)  -- assign reg 0
      Popping a4(r114,l0)  -- assign reg 3
      Popping a5(r113,l0)  -- assign reg 3
      Popping a0(r120,l0)  -- assign reg 0
Disposition:
    5:r113 l0     3    4:r114 l0     3    8:r117 l0     3    1:r119 l0     5
    0:r120 l0     0    3:r121 l0     4    9:r123 l0     0    2:r127 l0     0
   10:r128 l0     0
New iteration of spill/restore move
+++Costs: overall -32452, reg -32452, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_SYSCFG_EnableVREFBUF

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d} r2={3d} r3={3d} r7={1d,7u} r12={4d} r13={1d,9u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={4d,2u} r101={2d} r102={1d,7u} r103={1d,6u} r104={2d} r105={2d} r106={2d} r113={1d,1u} r114={1d,1u} r117={1d,1u} r119={1d,2u} r120={2d,1u} r121={1d,3u} r123={1d,1u} r127={1d,1u} r128={1d,1u} 
;;    total ref usage 247{200d,47u,0e} in 28{26 regular + 2 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 5 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 2 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":672:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":674:3 -1
     (nil))
(insn 9 8 10 2 (set (reg/f:SI 121)
        (const_int 1073807360 [0x40010000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":674:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073807360 [0x40010000])
        (nil)))
(insn 10 9 11 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 121)
                (const_int 48 [0x30])) [1 MEM[(struct VREFBUF_TypeDef *)1073807408B].CSR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":674:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 13 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":674:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 13 11 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 121)
                (const_int 48 [0x30])) [1 MEM[(struct VREFBUF_TypeDef *)1073807408B].CSR+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":674:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":677:3 -1
     (nil))
(call_insn 15 14 54 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref/i:SI ("HAL_GetTick") [flags 0x3]  <function_decl 0000000006c82f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":677:15 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_GetTick") [flags 0x3]  <function_decl 0000000006c82f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 54 15 16 2 (set (reg:SI 127)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":677:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 16 54 17 2 (set (reg/v:SI 119 [ tickstart ])
        (reg:SI 127)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":677:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127)
        (nil)))
(debug_insn 17 16 18 2 (var_location:SI tickstart (reg/v:SI 119 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":677:15 -1
     (nil))
(debug_insn 18 17 56 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":680:3 -1
     (nil))
(jump_insn 56 18 57 2 (set (pc)
        (label_ref 30)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":680:9 284 {*arm_jump}
     (nil)
 -> 30)
(barrier 57 56 35)
(code_label 35 57 21 3 102 (nil) [1 uses])
(note 21 35 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 24 21 23 3 NOTE_INSN_DELETED)
(call_insn 23 24 55 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref/i:SI ("HAL_GetTick") [flags 0x3]  <function_decl 0000000006c82f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":682:10 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_GetTick") [flags 0x3]  <function_decl 0000000006c82f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 55 23 25 3 (set (reg:SI 128)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":682:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 25 55 28 3 (set (reg:SI 123)
        (minus:SI (reg:SI 128)
            (reg/v:SI 119 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":682:24 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 128)
        (nil)))
(insn 28 25 29 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123)
            (const_int 10 [0xa]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":682:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 123)
        (nil)))
(jump_insn 29 28 30 3 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 52)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":682:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 52)
(code_label 30 29 31 4 100 (nil) [1 uses])
(note 31 30 36 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 36 31 22 4 NOTE_INSN_DELETED)
(debug_insn 22 36 32 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":682:5 -1
     (nil))
(debug_insn 32 22 34 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":680:9 -1
     (nil))
(insn 34 32 37 4 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 121)
                (const_int 48 [0x30])) [1 MEM[(struct VREFBUF_TypeDef *)1073807408B].CSR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":680:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 34 38 4 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 117 [ _5 ])
                (const_int 1 [0x1])
                (const_int 3 [0x3]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":680:9 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(jump_insn 38 37 48 4 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 35)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":680:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 35)
(note 48 38 4 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 4 48 58 5 (set (reg:SI 120 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":688:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 58 4 59 5 (set (pc)
        (label_ref 39)) 284 {*arm_jump}
     (nil)
 -> 39)
(barrier 59 58 52)
(code_label 52 59 51 6 103 (nil) [1 uses])
(note 51 52 3 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 3 51 39 6 (set (reg:SI 120 [ <retval> ])
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":684:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 3 [0x3])
        (nil)))
(code_label 39 3 40 7 101 (nil) [1 uses])
(note 40 39 45 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 45 40 46 7 (set (reg/i:SI 0 r0)
        (reg:SI 120 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":689:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ <retval> ])
        (nil)))
(insn 46 45 61 7 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":689:1 -1
     (nil))
(note 61 46 0 NOTE_INSN_DELETED)

;; Function HAL_SYSCFG_DisableVREFBUF (HAL_SYSCFG_DisableVREFBUF, funcdef_no=358, decl_uid=9976, cgraph_uid=362, symbol_order=364)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 115 uninteresting
Reg 113 uninteresting
Reg 114 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 6 (nil))

Pass 1 for finding pseudo/allocno costs

    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 10(l0): point = 0
   Insn 8(l0): point = 2
   Insn 7(l0): point = 4
   Insn 6(l0): point = 6
 a0(r115): [1..6]
 a1(r114): [1..2]
 a2(r113): [3..4]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r115): [0..3]
 a1(r114): [0..1]
 a2(r113): [2..3]
+++Allocating 24 bytes for conflict table (uncompressed size 24)
;; a0(r115,l0) conflicts: a1(r114,l0) a2(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r113,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r114)<->a2(r113)@125:shuffle
  regions=1, blocks=3, points=4
    allocnos=3 (big 0), copies=1, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r115 1r114 2r113
    modified regnos: 113 114 115
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@140000
      Allocno a0r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a1r114-a2r113 (freq=125):
        Result (freq=4000): a1r114(2000) a2r113(2000)
      Pushing a0(r115,l0)(cost 0)
      Pushing a2(r113,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Popping a1(r114,l0)  -- assign reg 3
      Popping a2(r113,l0)  -- assign reg 3
      Popping a0(r115,l0)  -- assign reg 2
Disposition:
    2:r113 l0     3    1:r114 l0     3    0:r115 l0     2
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_SYSCFG_DisableVREFBUF

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":698:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073807360 [0x40010000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":698:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073807360 [0x40010000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 48 [0x30])) [1 MEM[(struct VREFBUF_TypeDef *)1073807408B].CSR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":698:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":698:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 48 [0x30])) [1 MEM[(struct VREFBUF_TypeDef *)1073807408B].CSR+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":698:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_SYSCFG_EnableIOSwitchBooster (HAL_SYSCFG_EnableIOSwitchBooster, funcdef_no=359, decl_uid=9978, cgraph_uid=363, symbol_order=365)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 115 uninteresting
Reg 113 uninteresting
Reg 114 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 6 (nil))

Pass 1 for finding pseudo/allocno costs

    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 10(l0): point = 0
   Insn 8(l0): point = 2
   Insn 7(l0): point = 4
   Insn 6(l0): point = 6
 a0(r115): [1..6]
 a1(r114): [1..2]
 a2(r113): [3..4]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r115): [0..3]
 a1(r114): [0..1]
 a2(r113): [2..3]
+++Allocating 24 bytes for conflict table (uncompressed size 24)
;; a0(r115,l0) conflicts: a1(r114,l0) a2(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r113,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r114)<->a2(r113)@125:shuffle
  regions=1, blocks=3, points=4
    allocnos=3 (big 0), copies=1, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r115 1r114 2r113
    modified regnos: 113 114 115
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@140000
      Allocno a0r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a1r114-a2r113 (freq=125):
        Result (freq=4000): a1r114(2000) a2r113(2000)
      Pushing a0(r115,l0)(cost 0)
      Pushing a2(r113,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Popping a1(r114,l0)  -- assign reg 3
      Popping a2(r113,l0)  -- assign reg 3
      Popping a0(r115,l0)  -- assign reg 2
Disposition:
    2:r113 l0     3    1:r114 l0     3    0:r115 l0     2
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_SYSCFG_EnableIOSwitchBooster

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":709:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073807360 [0x40010000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":709:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073807360 [0x40010000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct SYSCFG_TypeDef *)1073807360B].CFGR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":709:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":709:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct SYSCFG_TypeDef *)1073807360B].CFGR1+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":709:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_SYSCFG_DisableIOSwitchBooster (HAL_SYSCFG_DisableIOSwitchBooster, funcdef_no=360, decl_uid=9980, cgraph_uid=364, symbol_order=366)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 115 uninteresting
Reg 113 uninteresting
Reg 114 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 6 (nil))

Pass 1 for finding pseudo/allocno costs

    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 10(l0): point = 0
   Insn 8(l0): point = 2
   Insn 7(l0): point = 4
   Insn 6(l0): point = 6
 a0(r115): [1..6]
 a1(r114): [1..2]
 a2(r113): [3..4]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r115): [0..3]
 a1(r114): [0..1]
 a2(r113): [2..3]
+++Allocating 24 bytes for conflict table (uncompressed size 24)
;; a0(r115,l0) conflicts: a1(r114,l0) a2(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r113,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r114)<->a2(r113)@125:shuffle
  regions=1, blocks=3, points=4
    allocnos=3 (big 0), copies=1, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r115 1r114 2r113
    modified regnos: 113 114 115
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@140000
      Allocno a0r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a1r114-a2r113 (freq=125):
        Result (freq=4000): a1r114(2000) a2r113(2000)
      Pushing a0(r115,l0)(cost 0)
      Pushing a2(r113,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Popping a1(r114,l0)  -- assign reg 3
      Popping a2(r113,l0)  -- assign reg 3
      Popping a0(r115,l0)  -- assign reg 2
Disposition:
    2:r113 l0     3    1:r114 l0     3    0:r115 l0     2
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_SYSCFG_DisableIOSwitchBooster

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":719:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073807360 [0x40010000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":719:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073807360 [0x40010000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct SYSCFG_TypeDef *)1073807360B].CFGR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":719:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -257 [0xfffffffffffffeff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":719:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct SYSCFG_TypeDef *)1073807360B].CFGR1+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":719:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_SYSCFG_EnableIOSwitchVDD (HAL_SYSCFG_EnableIOSwitchVDD, funcdef_no=361, decl_uid=9982, cgraph_uid=365, symbol_order=367)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 115 uninteresting
Reg 113 uninteresting
Reg 114 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 6 (nil))

Pass 1 for finding pseudo/allocno costs

    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 10(l0): point = 0
   Insn 8(l0): point = 2
   Insn 7(l0): point = 4
   Insn 6(l0): point = 6
 a0(r115): [1..6]
 a1(r114): [1..2]
 a2(r113): [3..4]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r115): [0..3]
 a1(r114): [0..1]
 a2(r113): [2..3]
+++Allocating 24 bytes for conflict table (uncompressed size 24)
;; a0(r115,l0) conflicts: a1(r114,l0) a2(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r113,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r114)<->a2(r113)@125:shuffle
  regions=1, blocks=3, points=4
    allocnos=3 (big 0), copies=1, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r115 1r114 2r113
    modified regnos: 113 114 115
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@140000
      Allocno a0r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a1r114-a2r113 (freq=125):
        Result (freq=4000): a1r114(2000) a2r113(2000)
      Pushing a0(r115,l0)(cost 0)
      Pushing a2(r113,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Popping a1(r114,l0)  -- assign reg 3
      Popping a2(r113,l0)  -- assign reg 3
      Popping a0(r115,l0)  -- assign reg 2
Disposition:
    2:r113 l0     3    1:r114 l0     3    0:r115 l0     2
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_SYSCFG_EnableIOSwitchVDD

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":729:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073807360 [0x40010000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":729:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073807360 [0x40010000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct SYSCFG_TypeDef *)1073807360B].CFGR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":729:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":729:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct SYSCFG_TypeDef *)1073807360B].CFGR1+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":729:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_SYSCFG_DisableIOSwitchVDD (HAL_SYSCFG_DisableIOSwitchVDD, funcdef_no=362, decl_uid=9984, cgraph_uid=366, symbol_order=368)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 115 uninteresting
Reg 113 uninteresting
Reg 114 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 6 (nil))

Pass 1 for finding pseudo/allocno costs

    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 10(l0): point = 0
   Insn 8(l0): point = 2
   Insn 7(l0): point = 4
   Insn 6(l0): point = 6
 a0(r115): [1..6]
 a1(r114): [1..2]
 a2(r113): [3..4]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r115): [0..3]
 a1(r114): [0..1]
 a2(r113): [2..3]
+++Allocating 24 bytes for conflict table (uncompressed size 24)
;; a0(r115,l0) conflicts: a1(r114,l0) a2(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r113,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r114)<->a2(r113)@125:shuffle
  regions=1, blocks=3, points=4
    allocnos=3 (big 0), copies=1, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r115 1r114 2r113
    modified regnos: 113 114 115
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@140000
      Allocno a0r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a1r114-a2r113 (freq=125):
        Result (freq=4000): a1r114(2000) a2r113(2000)
      Pushing a0(r115,l0)(cost 0)
      Pushing a2(r113,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Popping a1(r114,l0)  -- assign reg 3
      Popping a2(r113,l0)  -- assign reg 3
      Popping a0(r115,l0)  -- assign reg 2
Disposition:
    2:r113 l0     3    1:r114 l0     3    0:r115 l0     2
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_SYSCFG_DisableIOSwitchVDD

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":739:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073807360 [0x40010000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":739:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073807360 [0x40010000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct SYSCFG_TypeDef *)1073807360B].CFGR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":739:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -513 [0xfffffffffffffdff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":739:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct SYSCFG_TypeDef *)1073807360B].CFGR1+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":739:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_SYSCFG_CCMSRAM_WriteProtectionEnable (HAL_SYSCFG_CCMSRAM_WriteProtectionEnable, funcdef_no=363, decl_uid=9986, cgraph_uid=367, symbol_order=369)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 116: local to bb 2 def dominates all uses has unique first use
Reg 118: local to bb 2 def dominates all uses has unique first use
Reg 113 uninteresting
Reg 114 uninteresting
Ignoring reg 116 with equiv init insn
Found def insn 15 for 118 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 116: (insn_list:REG_DEP_TRUE 8 (nil))

Pass 1 for finding pseudo/allocno costs

    r118: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r116,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r118,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a3(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 12(l0): point = 0
   Insn 10(l0): point = 2
   Insn 9(l0): point = 4
   Insn 15(l0): point = 6
   Insn 8(l0): point = 8
 a0(r116): [1..8]
 a1(r114): [1..2]
 a2(r118): [3..6]
 a3(r113): [3..4]
Compressing live ranges: from 11 to 4 - 36%
Ranges after the compression:
 a0(r116): [0..3]
 a1(r114): [0..1]
 a2(r118): [2..3]
 a3(r113): [2..3]
+++Allocating 32 bytes for conflict table (uncompressed size 32)
;; a0(r116,l0) conflicts: a1(r114,l0) a2(r118,l0) a3(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a1(r114,l0) conflicts: a0(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r118,l0) conflicts: a0(r116,l0) a3(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r113,l0) conflicts: a0(r116,l0) a2(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r114)<->a3(r113)@125:shuffle
  cp1:a1(r114)<->a2(r118)@125:shuffle
  pref0:a2(r118)<-hr0@2000
  regions=1, blocks=3, points=4
    allocnos=4 (big 0), copies=2, conflicts=0, ranges=4

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r116 1r114 2r118 3r113
    modified regnos: 113 114 116 118
    border:
    Pressure: GENERAL_REGS=3
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@196000
          2:( 1-12 14)@60000
      Allocno a0r116 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r118 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a3r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a1r114-a3r113 (freq=125):
        Result (freq=4000): a1r114(2000) a3r113(2000)
      Pushing a2(r118,l0)(cost 0)
      Pushing a0(r116,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Pushing a3(r113,l0)(cost 0)
      Popping a3(r113,l0)  -- assign reg 3
      Popping a1(r114,l0)  -- assign reg 0
      Popping a0(r116,l0)  -- assign reg 2
      Popping a2(r118,l0)  -- assign reg 0
Disposition:
    3:r113 l0     3    1:r114 l0     0    0:r116 l0     2    2:r118 l0     0
New iteration of spill/restore move
+++Costs: overall -28000, reg -28000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_SYSCFG_CCMSRAM_WriteProtectionEnable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r116={1d,2u} r118={1d,1u} 
;;    total ref usage 42{29d,13u,0e} in 7{7 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":750:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":752:3 -1
     (nil))
(insn 8 7 15 2 (set (reg/f:SI 116)
        (const_int 1073807360 [0x40010000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":752:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073807360 [0x40010000])
        (nil)))
(insn 15 8 9 2 (set (reg:SI 118)
        (reg:SI 0 r0 [ Page ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":749:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Page ])
        (nil)))
(insn 9 15 10 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 116)
                (const_int 32 [0x20])) [1 MEM[(struct SYSCFG_TypeDef *)1073807360B].SWPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":752:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 12 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (reg:SI 118))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":752:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118)
        (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
            (nil))))
(insn 12 10 17 2 (set (mem/v:SI (plus:SI (reg/f:SI 116)
                (const_int 32 [0x20])) [1 MEM[(struct SYSCFG_TypeDef *)1073807360B].SWPR+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":752:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 116)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 17 12 0 NOTE_INSN_DELETED)
