# Compile of tb_part1.v was successful.
# Compile of lab2_part1.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tBench
# vsim -gui work.tBench 
# Start time: 12:07:07 on Jan 16,2025
# Loading work.tBench
# Loading work.rippleAdder
# Loading work.fullAdder
# ** Error (suppressible): (vsim-3053) C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/simulation/part1/tb_part1.v(16): Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /tBench/UUT File: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v
# Error loading design
# End time: 12:07:07 on Jan 16,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Compile of tb_part1.v was successful.
# Compile of lab2_part1.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tBench
# vsim -gui work.tBench 
# Start time: 12:08:42 on Jan 16,2025
# Loading work.tBench
# Loading work.rippleAdder
# Loading work.fullAdder
# ** Error (suppressible): (vsim-3053) C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/simulation/part1/tb_part1.v(16): Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /tBench/UUT File: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v
# Error loading design
# End time: 12:08:43 on Jan 16,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# Compile of tb_part1.v was successful.
# Compile of lab2_part1.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tBench
# vsim -gui work.tBench 
# Start time: 12:31:22 on Jan 16,2025
# Loading work.tBench
# Loading work.rippleAdder
# Loading work.fullAdder
# ** Error (suppressible): (vsim-3053) C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/simulation/part1/tb_part1.v(16): Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /tBench/UUT File: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v
# ** Error (suppressible): (vsim-3053) C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v(81): Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /tBench/UUT/fullAdderLoop[0]/u0 File: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v
# ** Error (suppressible): (vsim-3053) C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v(81): Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /tBench/UUT/fullAdderLoop[1]/u0 File: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v
# ** Error (suppressible): (vsim-3053) C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v(81): Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /tBench/UUT/fullAdderLoop[2]/u0 File: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v
# ** Error (suppressible): (vsim-3053) C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v(81): Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /tBench/UUT/fullAdderLoop[3]/u0 File: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v
# ** Error (suppressible): (vsim-3053) C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v(81): Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /tBench/UUT/fullAdderLoop[4]/u0 File: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v
# ** Error (suppressible): (vsim-3053) C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v(81): Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /tBench/UUT/fullAdderLoop[5]/u0 File: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v
# ** Error (suppressible): (vsim-3053) C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v(81): Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /tBench/UUT/fullAdderLoop[6]/u0 File: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v
# ** Error (suppressible): (vsim-3053) C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v(81): Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /tBench/UUT/fullAdderLoop[7]/u0 File: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v
# Error loading design
# End time: 12:31:23 on Jan 16,2025, Elapsed time: 0:00:01
# Errors: 9, Warnings: 0
# Compile of tb_part1.v was successful.
# Compile of lab2_part1.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tBench
# vsim -gui work.tBench 
# Start time: 12:32:01 on Jan 16,2025
# Loading work.tBench
# Loading work.rippleAdder
# Loading work.fullAdder
# ** Error (suppressible): (vsim-3053) C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/simulation/part1/tb_part1.v(16): Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /tBench/UUT File: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v
# ** Error (suppressible): (vsim-3053) C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v(81): Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /tBench/UUT/fullAdderLoop[0]/u0 File: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v
# ** Error (suppressible): (vsim-3053) C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v(81): Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /tBench/UUT/fullAdderLoop[1]/u0 File: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v
# ** Error (suppressible): (vsim-3053) C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v(81): Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /tBench/UUT/fullAdderLoop[2]/u0 File: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v
# ** Error (suppressible): (vsim-3053) C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v(81): Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /tBench/UUT/fullAdderLoop[3]/u0 File: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v
# ** Error (suppressible): (vsim-3053) C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v(81): Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /tBench/UUT/fullAdderLoop[4]/u0 File: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v
# ** Error (suppressible): (vsim-3053) C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v(81): Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /tBench/UUT/fullAdderLoop[5]/u0 File: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v
# ** Error (suppressible): (vsim-3053) C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v(81): Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /tBench/UUT/fullAdderLoop[6]/u0 File: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v
# ** Error (suppressible): (vsim-3053) C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v(81): Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /tBench/UUT/fullAdderLoop[7]/u0 File: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v
# Error loading design
# End time: 12:32:01 on Jan 16,2025, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
# Compile of tb_part1.v was successful.
# Compile of lab2_part1.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tBench
# vsim -gui work.tBench 
# Start time: 12:32:34 on Jan 16,2025
# Loading work.tBench
# Loading work.rippleAdder
# Loading work.fullAdder
# ** Error (suppressible): (vsim-3053) C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/simulation/part1/tb_part1.v(16): Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /tBench/UUT File: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v
# ** Warning: (vsim-3015) C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/simulation/part1/tb_part1.v(16): [PCDPC] - Port size (8) does not match connection size (9) for port 'Cout'. The port definition is at: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v(67).
#    Time: 0 ps  Iteration: 0  Instance: /tBench/UUT File: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v
# ** Error (suppressible): (vsim-3053) C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v(81): Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /tBench/UUT/fullAdderLoop[0]/u0 File: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v
# ** Error (suppressible): (vsim-3053) C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v(81): Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /tBench/UUT/fullAdderLoop[1]/u0 File: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v
# ** Error (suppressible): (vsim-3053) C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v(81): Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /tBench/UUT/fullAdderLoop[2]/u0 File: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v
# ** Error (suppressible): (vsim-3053) C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v(81): Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /tBench/UUT/fullAdderLoop[3]/u0 File: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v
# ** Error (suppressible): (vsim-3053) C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v(81): Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /tBench/UUT/fullAdderLoop[4]/u0 File: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v
# ** Error (suppressible): (vsim-3053) C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v(81): Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /tBench/UUT/fullAdderLoop[5]/u0 File: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v
# ** Error (suppressible): (vsim-3053) C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v(81): Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /tBench/UUT/fullAdderLoop[6]/u0 File: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v
# ** Error (suppressible): (vsim-3053) C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v(81): Illegal output or inout port connection for port 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /tBench/UUT/fullAdderLoop[7]/u0 File: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/synthesis/part1/lab2_part1.v
# Error loading design
# End time: 12:32:34 on Jan 16,2025, Elapsed time: 0:00:00
# Errors: 9, Warnings: 1
# Compile of tb_part1.v failed with 2 errors.
# Compile of lab2_part1.v was successful.
# 2 compiles, 1 failed with 2 errors.
# Compile of tb_part1.v failed with 2 errors.
# Compile of lab2_part1.v was successful.
# 2 compiles, 1 failed with 2 errors.
# Compile of tb_part1.v failed with 2 errors.
# Compile of lab2_part1.v was successful.
# 2 compiles, 1 failed with 2 errors.
# Compile of tb_part1.v failed with 2 errors.
# Compile of lab2_part1.v was successful.
# 2 compiles, 1 failed with 2 errors.
# Compile of tb_part1.v failed with 2 errors.
# Compile of lab2_part1.v was successful.
# 2 compiles, 1 failed with 2 errors.
