INFO: [HLS 200-10] Running 'C:/opt/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'andre' on host 'iudex-dell' (Windows NT_amd64 version 6.2) on Fri Jul 23 05:07:54 +0100 2021
INFO: [HLS 200-10] In directory 'D:/andre/Documents/tese/projeto/hardware'
Sourcing Tcl script 'D:/andre/Documents/tese/projeto/hardware/mixcarr.HLS/solution1/cosim.tcl'
INFO: [HLS 200-10] Opening project 'D:/andre/Documents/tese/projeto/hardware/mixcarr.HLS'.
INFO: [HLS 200-10] Opening solution 'D:/andre/Documents/tese/projeto/hardware/mixcarr.HLS/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/opt/Xilinx/Vivado/2019.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling mixcarr.cpp_pre.cpp.tb.cpp
   Compiling apatb_mixcarr.cpp
   Compiling tb_mixcarr.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
SW.I : HW.I 	 SW.Q : HW.Q
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

D:\andre\Documents\tese\projeto\hardware\mixcarr.HLS\solution1\sim\vhdl>set PATH= 

D:\andre\Documents\tese\projeto\hardware\mixcarr.HLS\solution1\sim\vhdl>call C:/opt/Xilinx/Vivado/2019.2/bin/xelab xil_defaultlib.apatb_mixcarr_top glbl -prj mixcarr.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm --initfile "C:/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s mixcarr -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/opt/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_mixcarr_top glbl -prj mixcarr.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm --initfile C:/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s mixcarr -debug wave 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/andre/Documents/tese/projeto/hardware/mixcarr.HLS/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/andre/Documents/tese/projeto/hardware/mixcarr.HLS/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/andre/Documents/tese/projeto/hardware/mixcarr.HLS/solution1/sim/vhdl/AESL_axi_s_strm_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_s_strm_in'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/andre/Documents/tese/projeto/hardware/mixcarr.HLS/solution1/sim/vhdl/AESL_axi_s_strm_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_s_strm_out'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/andre/Documents/tese/projeto/hardware/mixcarr.HLS/solution1/sim/vhdl/mixcarr.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_mixcarr_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/andre/Documents/tese/projeto/hardware/mixcarr.HLS/solution1/sim/vhdl/mixcarr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mixcarr'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/andre/Documents/tese/projeto/hardware/mixcarr.HLS/solution1/sim/vhdl/mixcarr_cost_V.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mixcarr_cost_V_rom'
INFO: [VRFC 10-3107] analyzing entity 'mixcarr_cost_V'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/andre/Documents/tese/projeto/hardware/mixcarr.HLS/solution1/sim/vhdl/regslice_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'regslice_both'
INFO: [VRFC 10-3107] analyzing entity 'regslice_forward'
INFO: [VRFC 10-3107] analyzing entity 'regslice_reverse'
INFO: [VRFC 10-3107] analyzing entity 'regslice_both_w1'
INFO: [VRFC 10-3107] analyzing entity 'regslice_forward_w1'
INFO: [VRFC 10-3107] analyzing entity 'regslice_reverse_w1'
INFO: [VRFC 10-3107] analyzing entity 'ibuf'
INFO: [VRFC 10-3107] analyzing entity 'obuf'
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture rtl of entity xil_defaultlib.mixcarr_cost_V_rom [mixcarr_cost_v_rom_default]
Compiling architecture arch of entity xil_defaultlib.mixcarr_cost_V [mixcarr_cost_v_default]
Compiling architecture behav of entity xil_defaultlib.ibuf [\ibuf(w=33)\]
Compiling architecture behav of entity xil_defaultlib.obuf [\obuf(w=33)\]
Compiling architecture behav of entity xil_defaultlib.regslice_both [regslice_both_default]
Compiling architecture behav of entity xil_defaultlib.ibuf [\ibuf(w=5)\]
Compiling architecture behav of entity xil_defaultlib.obuf [\obuf(w=5)\]
Compiling architecture behav of entity xil_defaultlib.regslice_both [\regslice_both(datawidth=4)\]
Compiling architecture behav of entity xil_defaultlib.ibuf [\ibuf(w=2)\]
Compiling architecture behav of entity xil_defaultlib.obuf [\obuf(w=2)\]
Compiling architecture behav of entity xil_defaultlib.regslice_both [\regslice_both(datawidth=1)\]
Compiling architecture behav of entity xil_defaultlib.ibuf [\ibuf(w=129)\]
Compiling architecture behav of entity xil_defaultlib.obuf [\obuf(w=129)\]
Compiling architecture behav of entity xil_defaultlib.regslice_both [\regslice_both(datawidth=128)\]
Compiling architecture behav of entity xil_defaultlib.ibuf [\ibuf(w=17)\]
Compiling architecture behav of entity xil_defaultlib.obuf [\obuf(w=17)\]
Compiling architecture behav of entity xil_defaultlib.regslice_both [\regslice_both(datawidth=16)\]
Compiling architecture behav of entity xil_defaultlib.mixcarr [mixcarr_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_strm_in [aesl_axi_s_strm_in_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_strm_out [aesl_axi_s_strm_out_default]
Compiling architecture behav of entity xil_defaultlib.apatb_mixcarr_top
Built simulation snapshot mixcarr

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/andre/Documents/tese/projeto/hardware/mixcarr.HLS/solution1/sim/vhdl/xsim.dir/mixcarr/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/andre/Documents/tese/projeto/hardware/mixcarr.HLS/solution1/sim/vhdl/xsim.dir/mixcarr/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jul 23 05:08:44 2021. For additional details about this file, please refer to the WebTalk help file at C:/opt/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 92.309 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Fri Jul 23 05:08:44 2021...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/mixcarr/xsim_script.tcl
# xsim {mixcarr} -autoloadwcfg -tclbatch {mixcarr.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source mixcarr.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set strm_out_group [add_wave_group strm_out(axis) -into $coutputgroup]
## add_wave /apatb_mixcarr_top/AESL_inst_mixcarr/strm_out_TLAST -into $strm_out_group -color #ffff00 -radix hex
## add_wave /apatb_mixcarr_top/AESL_inst_mixcarr/strm_out_TSTRB -into $strm_out_group -radix hex
## add_wave /apatb_mixcarr_top/AESL_inst_mixcarr/strm_out_TKEEP -into $strm_out_group -radix hex
## add_wave /apatb_mixcarr_top/AESL_inst_mixcarr/strm_out_TREADY -into $strm_out_group -color #ffff00 -radix hex
## add_wave /apatb_mixcarr_top/AESL_inst_mixcarr/strm_out_TVALID -into $strm_out_group -color #ffff00 -radix hex
## add_wave /apatb_mixcarr_top/AESL_inst_mixcarr/strm_out_TDATA -into $strm_out_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set strm_in_group [add_wave_group strm_in(axis) -into $cinputgroup]
## add_wave /apatb_mixcarr_top/AESL_inst_mixcarr/strm_in_TLAST -into $strm_in_group -color #ffff00 -radix hex
## add_wave /apatb_mixcarr_top/AESL_inst_mixcarr/strm_in_TSTRB -into $strm_in_group -radix hex
## add_wave /apatb_mixcarr_top/AESL_inst_mixcarr/strm_in_TKEEP -into $strm_in_group -radix hex
## add_wave /apatb_mixcarr_top/AESL_inst_mixcarr/strm_in_TREADY -into $strm_in_group -color #ffff00 -radix hex
## add_wave /apatb_mixcarr_top/AESL_inst_mixcarr/strm_in_TVALID -into $strm_in_group -color #ffff00 -radix hex
## add_wave /apatb_mixcarr_top/AESL_inst_mixcarr/strm_in_TDATA -into $strm_in_group -radix hex
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_mixcarr_top/AESL_inst_mixcarr/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_mixcarr_top/AESL_inst_mixcarr/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_mixcarr_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_mixcarr_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_mixcarr_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_mixcarr_top/ap_c_n_tvin_trans_num_strm_in_V_data_V -into $tb_simstatus_group -radix hex
## add_wave /apatb_mixcarr_top/ap_c_n_tvin_trans_num_strm_in_V_keep_V -into $tb_simstatus_group -radix hex
## add_wave /apatb_mixcarr_top/ap_c_n_tvin_trans_num_strm_in_V_strb_V -into $tb_simstatus_group -radix hex
## add_wave /apatb_mixcarr_top/ap_c_n_tvin_trans_num_strm_in_V_last_V -into $tb_simstatus_group -radix hex
## add_wave /apatb_mixcarr_top/ap_c_n_tvout_trans_num_strm_out_V_data_V -into $tb_simstatus_group -radix hex
## add_wave /apatb_mixcarr_top/ap_c_n_tvout_trans_num_strm_out_V_keep_V -into $tb_simstatus_group -radix hex
## add_wave /apatb_mixcarr_top/ap_c_n_tvout_trans_num_strm_out_V_strb_V -into $tb_simstatus_group -radix hex
## add_wave /apatb_mixcarr_top/ap_c_n_tvout_trans_num_strm_out_V_last_V -into $tb_simstatus_group -radix hex
## add_wave /apatb_mixcarr_top/LENGTH_strm_in_V_data_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_mixcarr_top/LENGTH_strm_in_V_keep_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_mixcarr_top/LENGTH_strm_in_V_strb_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_mixcarr_top/LENGTH_strm_in_V_last_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_mixcarr_top/LENGTH_strm_out_V_data_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_mixcarr_top/LENGTH_strm_out_V_keep_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_mixcarr_top/LENGTH_strm_out_V_strb_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_mixcarr_top/LENGTH_strm_out_V_last_V -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_strm_out_group [add_wave_group strm_out(axis) -into $tbcoutputgroup]
## add_wave /apatb_mixcarr_top/strm_out_TLAST -into $tb_strm_out_group -color #ffff00 -radix hex
## add_wave /apatb_mixcarr_top/strm_out_TSTRB -into $tb_strm_out_group -radix hex
## add_wave /apatb_mixcarr_top/strm_out_TKEEP -into $tb_strm_out_group -radix hex
## add_wave /apatb_mixcarr_top/strm_out_TREADY -into $tb_strm_out_group -color #ffff00 -radix hex
## add_wave /apatb_mixcarr_top/strm_out_TVALID -into $tb_strm_out_group -color #ffff00 -radix hex
## add_wave /apatb_mixcarr_top/strm_out_TDATA -into $tb_strm_out_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_strm_in_group [add_wave_group strm_in(axis) -into $tbcinputgroup]
## add_wave /apatb_mixcarr_top/strm_in_TLAST -into $tb_strm_in_group -color #ffff00 -radix hex
## add_wave /apatb_mixcarr_top/strm_in_TSTRB -into $tb_strm_in_group -radix hex
## add_wave /apatb_mixcarr_top/strm_in_TKEEP -into $tb_strm_in_group -radix hex
## add_wave /apatb_mixcarr_top/strm_in_TREADY -into $tb_strm_in_group -color #ffff00 -radix hex
## add_wave /apatb_mixcarr_top/strm_in_TVALID -into $tb_strm_in_group -color #ffff00 -radix hex
## add_wave /apatb_mixcarr_top/strm_in_TDATA -into $tb_strm_in_group -radix hex
## save_wave_config mixcarr.wcfg
## run all
Note: simulation done!
Time: 409835 ns  Iteration: 1  Process: /apatb_mixcarr_top/generate_sim_done_proc  File: D:/andre/Documents/tese/projeto/hardware/mixcarr.HLS/solution1/sim/vhdl/mixcarr.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 409835 ns  Iteration: 1  Process: /apatb_mixcarr_top/generate_sim_done_proc  File: D:/andre/Documents/tese/projeto/hardware/mixcarr.HLS/solution1/sim/vhdl/mixcarr.autotb.vhd
$finish called at time : 409835 ns
## quit
INFO: [Common 17-206] Exiting xsim at Fri Jul 23 05:08:59 2021...
INFO: [COSIM 212-316] Starting C post checking ...
SW.I : HW.I 	 SW.Q : HW.Q
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
