

================================================================
== Vitis HLS Report for 'channel_gen_Pipeline_VITIS_LOOP_154_9'
================================================================
* Date:           Wed Sep 14 20:24:11 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  7.330 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        5|        5|  0.100 us|  0.100 us|    5|    5|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_154_9  |        3|        3|         1|          1|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     107|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     6|       0|     122|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      49|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     6|      49|     274|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+---+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |mul_22s_22ns_37_1_1_U107  |mul_22s_22ns_37_1_1  |        0|   2|  0|  22|    0|
    |mul_22s_22s_37_1_1_U109   |mul_22s_22s_37_1_1   |        0|   2|  0|  22|    0|
    |mul_22s_22s_37_1_1_U111   |mul_22s_22s_37_1_1   |        0|   2|  0|  22|    0|
    |mux_32_22_1_1_U105        |mux_32_22_1_1        |        0|   0|  0|  14|    0|
    |mux_32_22_1_1_U106        |mux_32_22_1_1        |        0|   0|  0|  14|    0|
    |mux_32_22_1_1_U108        |mux_32_22_1_1        |        0|   0|  0|  14|    0|
    |mux_32_22_1_1_U110        |mux_32_22_1_1        |        0|   0|  0|  14|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |Total                     |                     |        0|   6|  0| 122|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln870_fu_188_p2    |         +|   0|  0|   9|           2|           1|
    |ret_V_14_fu_319_p2     |         +|   0|  0|  44|          37|          37|
    |ret_V_fu_276_p2        |         +|   0|  0|  44|          37|          37|
    |icmp_ln1057_fu_182_p2  |      icmp|   0|  0|   8|           2|           2|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 107|          79|          79|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_V_fu_80                |   9|          2|    2|          4|
    |lhs_V_11_fu_76           |   9|          2|   22|         44|
    |lhs_V_fu_72              |   9|          2|   22|         44|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   48|         96|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_V_fu_80                |   2|   0|    2|          0|
    |lhs_V_11_fu_76           |  22|   0|   22|          0|
    |lhs_V_fu_72              |  22|   0|   22|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  49|   0|   49|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+---------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_154_9|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_154_9|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_154_9|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_154_9|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_154_9|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_154_9|  return value|
|conv_i_i_i131_le3933       |   in|   22|     ap_none|                   conv_i_i_i131_le3933|        scalar|
|conv_i_i_i205_le3926       |   in|   22|     ap_none|                   conv_i_i_i205_le3926|        scalar|
|n_3taps_V_0_5              |   in|   22|     ap_none|                          n_3taps_V_0_5|        scalar|
|n_3taps_V_1_5              |   in|   22|     ap_none|                          n_3taps_V_1_5|        scalar|
|n_3taps_V_2_5              |   in|   22|     ap_none|                          n_3taps_V_2_5|        scalar|
|p_Result_17                |   in|   22|     ap_none|                            p_Result_17|        scalar|
|x_real_3taps_V_1_2_reload  |   in|   22|     ap_none|              x_real_3taps_V_1_2_reload|        scalar|
|x_real_3taps_V_2_2_reload  |   in|   22|     ap_none|              x_real_3taps_V_2_2_reload|        scalar|
|p_Result_18                |   in|   22|     ap_none|                            p_Result_18|        scalar|
|x_imag_3taps_V_1_2_reload  |   in|   22|     ap_none|              x_imag_3taps_V_1_2_reload|        scalar|
|x_imag_3taps_V_2_2_reload  |   in|   22|     ap_none|              x_imag_3taps_V_2_2_reload|        scalar|
|lhs_V_14_out               |  out|   22|      ap_vld|                           lhs_V_14_out|       pointer|
|lhs_V_14_out_ap_vld        |  out|    1|      ap_vld|                           lhs_V_14_out|       pointer|
|lhs_V_12_out               |  out|   22|      ap_vld|                           lhs_V_12_out|       pointer|
|lhs_V_12_out_ap_vld        |  out|    1|      ap_vld|                           lhs_V_12_out|       pointer|
+---------------------------+-----+-----+------------+---------------------------------------+--------------+

