<html>
<head><meta charset="utf-8"><title>wasmtime / Issue #1048 Coloring: Handle tied constraints ... · git-wasmtime · Zulip Chat Archive</title></head>
<h2>Stream: <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/index.html">git-wasmtime</a></h2>
<h3>Topic: <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20Issue.20.231048.20Coloring.3A.20Handle.20tied.20constraints.20.2E.2E.2E.html">wasmtime / Issue #1048 Coloring: Handle tied constraints ...</a></h3>

<hr>

<base href="https://bytecodealliance.zulipchat.com">

<head><link href="https://bytecodealliance.github.io/zulip-archive/style.css" rel="stylesheet"></head>

<a name="225045449"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20Issue%20%231048%20Coloring%3A%20Handle%20tied%20constraints%20.../near/225045449" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20Issue.20.231048.20Coloring.3A.20Handle.20tied.20constraints.20.2E.2E.2E.html#225045449">(Feb 03 2021 at 17:01)</a>:</h4>
<p>bjorn3 <a href="https://github.com/bytecodealliance/wasmtime/issues/1048#issuecomment-772664219">commented</a> on <a href="https://github.com/bytecodealliance/wasmtime/issues/1048">Issue #1048</a>:</p>
<blockquote>
<p>The concept of tied constraints doesn't exist for the new backend framework.</p>
</blockquote>



<a name="225049701"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20Issue%20%231048%20Coloring%3A%20Handle%20tied%20constraints%20.../near/225049701" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20Issue.20.231048.20Coloring.3A.20Handle.20tied.20constraints.20.2E.2E.2E.html#225049701">(Feb 03 2021 at 17:28)</a>:</h4>
<p>cfallin <a href="https://github.com/bytecodealliance/wasmtime/issues/1048#issuecomment-772683687">commented</a> on <a href="https://github.com/bytecodealliance/wasmtime/issues/1048">Issue #1048</a>:</p>
<blockquote>
<p>Yes, closing now; addressed with <a href="http://regalloc.rs">regalloc.rs</a>.</p>
</blockquote>



<a name="225049702"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20Issue%20%231048%20Coloring%3A%20Handle%20tied%20constraints%20.../near/225049702" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20Issue.20.231048.20Coloring.3A.20Handle.20tied.20constraints.20.2E.2E.2E.html#225049702">(Feb 03 2021 at 17:28)</a>:</h4>
<p>cfallin closed <a href="https://github.com/bytecodealliance/wasmtime/issues/1048">Issue #1048</a>:</p>
<blockquote>
<p>Tied constraints are when an input to an instruction has to be in the same register as an output, as is the case for most arithmetic instructions on x86.</p>
<p>Currently, Cranelift's register allocator handles this constraint in the coloring pass. However, the coloring pass is very late, when a lot decisions have already been made, and a lot of other constraints have been saved up to be solved at once.</p>
<p>One idea for doing this would be to extend the concept of CSSA form produced by the <a href="https://github.com/CraneStation/cranelift/blob/master/lib/codegen/src/regalloc/coalescing.rs">coalescing pass</a>. CSSA is essentially about putting "phi-related" values into sets which can be allocated the same <a href="https://github.com/CraneStation/cranelift/blob/master/lib/codegen/src/regalloc/virtregs.rs">virtual register</a>, because whenever the input to a phi and the output to a phi can occupy the same register, we avoid a copy. Tied constraints are very similar: we want the input to an instruction and the output to be in the same register, so coalescing them would also avoid requiring a copy.</p>
<p>In cases where the input and output register conflict, we could insert an explicit copy.</p>
<p>And since coalescing happens before spilling or coloring, this should mean that coloring wouldn't have to worry about these constraints.</p>
</blockquote>



<hr><p>Last updated: Jan 20 2025 at 06:04 UTC</p>
</html>