Classic Timing Analyzer report for part1_1
Sat Feb 01 15:16:41 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                        ;
+------------------------------+-------+---------------+----------------------------------+---------------+---------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From          ; To            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------+---------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; -0.181 ns                        ; reset         ; sig_2[3]      ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.570 ns                         ; A_out[0]~reg0 ; A_out[0]      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.628 ns                         ; reset         ; var_2[2]      ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 338.87 MHz ( period = 2.951 ns ) ; sig_1[0]      ; A_out[3]~reg0 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;               ;               ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------+---------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                            ;
+-------+------------------------------------------------+----------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From     ; To            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 338.87 MHz ( period = 2.951 ns )               ; sig_1[0] ; A_out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.737 ns                ;
; N/A   ; 359.45 MHz ( period = 2.782 ns )               ; sig_2[2] ; A_out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.568 ns                ;
; N/A   ; 360.23 MHz ( period = 2.776 ns )               ; sig_1[2] ; A_out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.562 ns                ;
; N/A   ; 365.23 MHz ( period = 2.738 ns )               ; sig_2[0] ; A_out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.524 ns                ;
; N/A   ; 367.51 MHz ( period = 2.721 ns )               ; sig_1[0] ; A_out[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.507 ns                ;
; N/A   ; 369.82 MHz ( period = 2.704 ns )               ; sig_2[1] ; A_out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.490 ns                ;
; N/A   ; 374.39 MHz ( period = 2.671 ns )               ; sig_1[1] ; A_out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 398.72 MHz ( period = 2.508 ns )               ; sig_2[0] ; A_out[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.294 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_1[0] ; A_out[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.119 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_2[1] ; A_out[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.945 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_1[1] ; A_out[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.915 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_1[3] ; A_out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.914 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_2[0] ; A_out[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.908 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_2[3] ; A_out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.825 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_1[0] ; A_out[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.708 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_3[1] ; sig_1[3]      ; clk        ; clk      ; None                        ; None                      ; 1.686 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_3[1] ; A_out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.685 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_2[2] ; A_out[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.682 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_1[2] ; A_out[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.677 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_3[1] ; sig_1[2]      ; clk        ; clk      ; None                        ; None                      ; 1.615 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_3[1] ; A_out[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.614 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_3[2] ; sig_1[3]      ; clk        ; clk      ; None                        ; None                      ; 1.593 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_2[0] ; sig_1[3]      ; clk        ; clk      ; None                        ; None                      ; 1.562 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_2[1] ; A_out[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.557 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_1[1] ; A_out[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.527 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_3[0] ; sig_1[3]      ; clk        ; clk      ; None                        ; None                      ; 1.527 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_2[0] ; A_out[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.522 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_3[0] ; A_out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.524 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_2[0] ; sig_1[2]      ; clk        ; clk      ; None                        ; None                      ; 1.491 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_3[0] ; sig_1[2]      ; clk        ; clk      ; None                        ; None                      ; 1.456 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_3[0] ; A_out[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_2[0] ; sig_1[0]      ; clk        ; clk      ; None                        ; None                      ; 1.425 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_2[0] ; sig_1[1]      ; clk        ; clk      ; None                        ; None                      ; 1.420 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_3[2] ; A_out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.414 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_2[2] ; sig_1[3]      ; clk        ; clk      ; None                        ; None                      ; 1.391 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_3[0] ; sig_1[1]      ; clk        ; clk      ; None                        ; None                      ; 1.385 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_3[0] ; A_out[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_3[0] ; sig_1[0]      ; clk        ; clk      ; None                        ; None                      ; 1.366 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_2[1] ; sig_1[3]      ; clk        ; clk      ; None                        ; None                      ; 1.315 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_2[1] ; sig_1[2]      ; clk        ; clk      ; None                        ; None                      ; 1.244 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_3[1] ; sig_1[1]      ; clk        ; clk      ; None                        ; None                      ; 1.232 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_3[1] ; A_out[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.231 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_3[2] ; sig_1[2]      ; clk        ; clk      ; None                        ; None                      ; 1.210 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_1[2] ; sig_2[2]      ; clk        ; clk      ; None                        ; None                      ; 1.066 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; var_3[0] ; var_2[0]      ; clk        ; clk      ; None                        ; None                      ; 1.065 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; var_3[0] ; var_3[0]      ; clk        ; clk      ; None                        ; None                      ; 1.064 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; var_3[0] ; B_out[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.062 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; var_3[0] ; B_out[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.062 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; var_3[0] ; var_2[1]      ; clk        ; clk      ; None                        ; None                      ; 1.061 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; var_3[0] ; B_out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.054 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_3[2] ; A_out[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.028 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_2[2] ; sig_1[2]      ; clk        ; clk      ; None                        ; None                      ; 1.005 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_3[3] ; sig_1[3]      ; clk        ; clk      ; None                        ; None                      ; 1.006 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_3[0] ; A_out[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.972 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; var_2[0] ; var_2[0]      ; clk        ; clk      ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; var_2[0] ; var_3[0]      ; clk        ; clk      ; None                        ; None                      ; 0.956 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; var_2[0] ; B_out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.941 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_1[0] ; sig_2[0]      ; clk        ; clk      ; None                        ; None                      ; 0.930 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_2[0] ; sig_3[0]      ; clk        ; clk      ; None                        ; None                      ; 0.862 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_2[3] ; sig_3[3]      ; clk        ; clk      ; None                        ; None                      ; 0.860 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_2[1] ; sig_1[1]      ; clk        ; clk      ; None                        ; None                      ; 0.858 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; var_2[0] ; B_out[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.843 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; var_2[0] ; var_2[1]      ; clk        ; clk      ; None                        ; None                      ; 0.841 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; var_2[2] ; B_out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.840 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; var_2[1] ; B_out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.824 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; var_2[0] ; B_out[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.813 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_2[3] ; sig_1[3]      ; clk        ; clk      ; None                        ; None                      ; 0.740 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_3[3] ; A_out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.729 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_1[1] ; sig_2[1]      ; clk        ; clk      ; None                        ; None                      ; 0.723 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_2[2] ; sig_3[2]      ; clk        ; clk      ; None                        ; None                      ; 0.698 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_1[3] ; sig_2[3]      ; clk        ; clk      ; None                        ; None                      ; 0.691 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_2[1] ; sig_3[1]      ; clk        ; clk      ; None                        ; None                      ; 0.689 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; var_3[0] ; B_out[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.668 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; var_2[0] ; B_out[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.560 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; var_2[1] ; var_2[2]      ; clk        ; clk      ; None                        ; None                      ; 0.551 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; var_2[1] ; B_out[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.550 ns                ;
+-------+------------------------------------------------+----------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------+
; tsu                                                             ;
+-------+--------------+------------+-------+----------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To       ; To Clock ;
+-------+--------------+------------+-------+----------+----------+
; N/A   ; None         ; -0.181 ns  ; reset ; sig_1[0] ; clk      ;
; N/A   ; None         ; -0.181 ns  ; reset ; sig_2[0] ; clk      ;
; N/A   ; None         ; -0.181 ns  ; reset ; sig_3[1] ; clk      ;
; N/A   ; None         ; -0.181 ns  ; reset ; sig_2[1] ; clk      ;
; N/A   ; None         ; -0.181 ns  ; reset ; sig_1[1] ; clk      ;
; N/A   ; None         ; -0.181 ns  ; reset ; sig_2[2] ; clk      ;
; N/A   ; None         ; -0.181 ns  ; reset ; sig_1[2] ; clk      ;
; N/A   ; None         ; -0.181 ns  ; reset ; sig_1[3] ; clk      ;
; N/A   ; None         ; -0.181 ns  ; reset ; sig_2[3] ; clk      ;
; N/A   ; None         ; -0.398 ns  ; reset ; sig_3[0] ; clk      ;
; N/A   ; None         ; -0.398 ns  ; reset ; sig_3[2] ; clk      ;
; N/A   ; None         ; -0.398 ns  ; reset ; sig_3[3] ; clk      ;
; N/A   ; None         ; -0.398 ns  ; reset ; var_3[0] ; clk      ;
; N/A   ; None         ; -0.398 ns  ; reset ; var_2[0] ; clk      ;
; N/A   ; None         ; -0.398 ns  ; reset ; var_2[1] ; clk      ;
; N/A   ; None         ; -0.398 ns  ; reset ; var_2[2] ; clk      ;
+-------+--------------+------------+-------+----------+----------+


+---------------------------------------------------------------------------+
; tco                                                                       ;
+-------+--------------+------------+---------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From          ; To       ; From Clock ;
+-------+--------------+------------+---------------+----------+------------+
; N/A   ; None         ; 6.570 ns   ; A_out[0]~reg0 ; A_out[0] ; clk        ;
; N/A   ; None         ; 6.543 ns   ; A_out[1]~reg0 ; A_out[1] ; clk        ;
; N/A   ; None         ; 6.533 ns   ; A_out[2]~reg0 ; A_out[2] ; clk        ;
; N/A   ; None         ; 6.363 ns   ; B_out[1]~reg0 ; B_out[1] ; clk        ;
; N/A   ; None         ; 6.260 ns   ; A_out[3]~reg0 ; A_out[3] ; clk        ;
; N/A   ; None         ; 6.243 ns   ; B_out[3]~reg0 ; B_out[3] ; clk        ;
; N/A   ; None         ; 6.049 ns   ; B_out[2]~reg0 ; B_out[2] ; clk        ;
; N/A   ; None         ; 6.048 ns   ; B_out[0]~reg0 ; B_out[0] ; clk        ;
+-------+--------------+------------+---------------+----------+------------+


+-----------------------------------------------------------------------+
; th                                                                    ;
+---------------+-------------+-----------+-------+----------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To       ; To Clock ;
+---------------+-------------+-----------+-------+----------+----------+
; N/A           ; None        ; 0.628 ns  ; reset ; sig_3[0] ; clk      ;
; N/A           ; None        ; 0.628 ns  ; reset ; sig_3[2] ; clk      ;
; N/A           ; None        ; 0.628 ns  ; reset ; sig_3[3] ; clk      ;
; N/A           ; None        ; 0.628 ns  ; reset ; var_3[0] ; clk      ;
; N/A           ; None        ; 0.628 ns  ; reset ; var_2[0] ; clk      ;
; N/A           ; None        ; 0.628 ns  ; reset ; var_2[1] ; clk      ;
; N/A           ; None        ; 0.628 ns  ; reset ; var_2[2] ; clk      ;
; N/A           ; None        ; 0.411 ns  ; reset ; sig_1[0] ; clk      ;
; N/A           ; None        ; 0.411 ns  ; reset ; sig_2[0] ; clk      ;
; N/A           ; None        ; 0.411 ns  ; reset ; sig_3[1] ; clk      ;
; N/A           ; None        ; 0.411 ns  ; reset ; sig_2[1] ; clk      ;
; N/A           ; None        ; 0.411 ns  ; reset ; sig_1[1] ; clk      ;
; N/A           ; None        ; 0.411 ns  ; reset ; sig_2[2] ; clk      ;
; N/A           ; None        ; 0.411 ns  ; reset ; sig_1[2] ; clk      ;
; N/A           ; None        ; 0.411 ns  ; reset ; sig_1[3] ; clk      ;
; N/A           ; None        ; 0.411 ns  ; reset ; sig_2[3] ; clk      ;
+---------------+-------------+-----------+-------+----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Feb 01 15:16:40 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part1_1 -c part1_1 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 338.87 MHz between source register "sig_1[0]" and destination register "A_out[3]~reg0" (period= 2.951 ns)
    Info: + Longest register to register delay is 2.737 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y15_N19; Fanout = 3; REG Node = 'sig_1[0]'
        Info: 2: + IC(0.511 ns) + CELL(0.414 ns) = 0.925 ns; Loc. = LCCOMB_X2_Y15_N10; Fanout = 2; COMB Node = 'Add3~1'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.996 ns; Loc. = LCCOMB_X2_Y15_N12; Fanout = 2; COMB Node = 'Add3~3'
        Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 1.155 ns; Loc. = LCCOMB_X2_Y15_N14; Fanout = 1; COMB Node = 'Add3~5'
        Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.565 ns; Loc. = LCCOMB_X2_Y15_N16; Fanout = 1; COMB Node = 'Add3~6'
        Info: 6: + IC(0.650 ns) + CELL(0.438 ns) = 2.653 ns; Loc. = LCCOMB_X2_Y15_N28; Fanout = 1; COMB Node = 'A_out[3]~10'
        Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 2.737 ns; Loc. = LCFF_X2_Y15_N29; Fanout = 1; REG Node = 'A_out[3]~reg0'
        Info: Total cell delay = 1.576 ns ( 57.58 % )
        Info: Total interconnect delay = 1.161 ns ( 42.42 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.673 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.673 ns; Loc. = LCFF_X2_Y15_N29; Fanout = 1; REG Node = 'A_out[3]~reg0'
            Info: Total cell delay = 1.536 ns ( 57.46 % )
            Info: Total interconnect delay = 1.137 ns ( 42.54 % )
        Info: - Longest clock path from clock "clk" to source register is 2.673 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.673 ns; Loc. = LCFF_X2_Y15_N19; Fanout = 3; REG Node = 'sig_1[0]'
            Info: Total cell delay = 1.536 ns ( 57.46 % )
            Info: Total interconnect delay = 1.137 ns ( 42.54 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "sig_1[0]" (data pin = "reset", clock pin = "clk") is -0.181 ns
    Info: + Longest pin to register delay is 2.528 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 17; PIN Node = 'reset'
        Info: 2: + IC(0.869 ns) + CELL(0.660 ns) = 2.528 ns; Loc. = LCFF_X2_Y15_N19; Fanout = 3; REG Node = 'sig_1[0]'
        Info: Total cell delay = 1.659 ns ( 65.63 % )
        Info: Total interconnect delay = 0.869 ns ( 34.38 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.673 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.673 ns; Loc. = LCFF_X2_Y15_N19; Fanout = 3; REG Node = 'sig_1[0]'
        Info: Total cell delay = 1.536 ns ( 57.46 % )
        Info: Total interconnect delay = 1.137 ns ( 42.54 % )
Info: tco from clock "clk" to destination pin "A_out[0]" through register "A_out[0]~reg0" is 6.570 ns
    Info: + Longest clock path from clock "clk" to source register is 2.673 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.673 ns; Loc. = LCFF_X2_Y15_N23; Fanout = 1; REG Node = 'A_out[0]~reg0'
        Info: Total cell delay = 1.536 ns ( 57.46 % )
        Info: Total interconnect delay = 1.137 ns ( 42.54 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 3.647 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y15_N23; Fanout = 1; REG Node = 'A_out[0]~reg0'
        Info: 2: + IC(1.005 ns) + CELL(2.642 ns) = 3.647 ns; Loc. = PIN_T10; Fanout = 0; PIN Node = 'A_out[0]'
        Info: Total cell delay = 2.642 ns ( 72.44 % )
        Info: Total interconnect delay = 1.005 ns ( 27.56 % )
Info: th for register "sig_3[0]" (data pin = "reset", clock pin = "clk") is 0.628 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.669 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X1_Y15_N25; Fanout = 4; REG Node = 'sig_3[0]'
        Info: Total cell delay = 1.536 ns ( 57.55 % )
        Info: Total interconnect delay = 1.133 ns ( 42.45 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.307 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 17; PIN Node = 'reset'
        Info: 2: + IC(0.648 ns) + CELL(0.660 ns) = 2.307 ns; Loc. = LCFF_X1_Y15_N25; Fanout = 4; REG Node = 'sig_3[0]'
        Info: Total cell delay = 1.659 ns ( 71.91 % )
        Info: Total interconnect delay = 0.648 ns ( 28.09 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Sat Feb 01 15:16:41 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


