$date
	Sun Oct 23 09:18:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#671738
b10101 &
b10101 %
1$
b10101 !
1"
#671739
0"
#671742
b1000000 &
b1000000 %
#671746
b100000 &
b100000 %
#671750
b10000 &
b10000 %
#671754
b1000 &
b1000 %
#671758
b100 &
b100 %
#671762
b10 &
b10 %
#671766
b1 &
1#
b1 %
#671770
b0 &
b0 %
0#
0$
#1677134
b1110 &
b1110 %
1$
b1110 !
1"
#1677135
0"
#1677138
b111 &
b111 %
#1677142
b10110 &
b10110 %
#1677146
b1011 &
b1011 %
#1677150
b100010 &
b100010 %
#1677154
b10001 &
b10001 %
#1677158
b110100 &
b110100 %
#1677162
b11010 &
b11010 %
#1677166
b1101 &
b1101 %
#1677170
b101000 &
b101000 %
#1677174
b10100 &
b10100 %
#1677178
b1010 &
b1010 %
#1677182
b101 &
b101 %
#1677186
b10000 &
b10000 %
#1677190
b1000 &
b1000 %
#1677194
b100 &
b100 %
#1677198
b10 &
b10 %
#1677202
b1 &
b1 %
1#
#1677206
b0 &
0#
b0 %
0$
#2664891
b1000 !
1"
#2664894
b1000 &
b1000 %
1$
#2664895
0"
#2664898
b100 &
b100 %
#2664902
b10 &
b10 %
#2664906
b1 &
b1 %
1#
#2664910
b0 &
0#
b0 %
0$
#4500012
