m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/CGD100_Verilog/chp14/E14_1_pll/ms_pll
T_opt
!s110 1720439035
V0l0=0?JizILG2KW?GP:kl3
04 15 4 work tb_key_ctrl_led fast 0
=1-7c214a0af767-668bd0fb-29a-4ec4
o-quiet -auto_acc_if_foreign -work work +acc
Z0 tCvgOpt 0
n@_opt
OL;O;10.7;67
vkey_ctrl_led
Z1 !s110 1720439021
!i10b 1
!s100 8`G[V8Q3<XknAk[3cX9Ti1
Il<ShAeHHUUUH<:hAlLj`o0
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dD:/work/github/ltang_fpga/v3_fpga/key_ctrl_led/sim
w1720438787
8D:/work/github/ltang_fpga/v3_fpga/key_ctrl_led/key_ctrl_led.v
FD:/work/github/ltang_fpga/v3_fpga/key_ctrl_led/key_ctrl_led.v
L0 17
Z4 OL;L;10.7;67
r1
!s85 0
31
Z5 !s108 1720439021.000000
!s107 D:/work/github/ltang_fpga/v3_fpga/key_ctrl_led/key_ctrl_led.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/work/github/ltang_fpga/v3_fpga/key_ctrl_led/key_ctrl_led.v|
!i113 0
Z6 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R0
vtb_key_ctrl_led
R1
!i10b 1
!s100 ^^Uz8F:SfW56A]IG0eJLj2
IOZWkWk1oN8k9fj<Clf>821
R2
R3
w1720439012
8D:/work/github/ltang_fpga/v3_fpga/key_ctrl_led/sim/tb_key_led_ctrl.v
FD:/work/github/ltang_fpga/v3_fpga/key_ctrl_led/sim/tb_key_led_ctrl.v
L0 19
R4
r1
!s85 0
31
R5
!s107 D:/work/github/ltang_fpga/v3_fpga/key_ctrl_led/sim/tb_key_led_ctrl.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/work/github/ltang_fpga/v3_fpga/key_ctrl_led/sim/tb_key_led_ctrl.v|
!i113 0
R6
R0
