timestamp 1384690231
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use DCL_NMOS_S_57935746_X14_Y2_1731919404 DCL_NMOS_S_57935746_X14_Y2_1731919404_0 -1 0 4472 0 -1 2688
use DCL_PMOS_S_18488141_X5_Y1_1731919405 DCL_PMOS_S_18488141_X5_Y1_1731919405_1 -1 0 4472 0 1 4200
use PMOS_S_89058261_X15_Y2_1731919409 PMOS_S_89058261_X15_Y2_1731919409_1 -1 0 3268 0 -1 6888
use NMOS_4T_3727610_X14_Y1_1731919406 NMOS_4T_3727610_X14_Y1_1731919406_1 1 0 1720 0 -1 4200
use DCL_PMOS_S_18488141_X5_Y1_1731919405 DCL_PMOS_S_18488141_X5_Y1_1731919405_0 1 0 4472 0 1 4200
use NMOS_S_17321006_X14_Y2_1731919407 NMOS_S_17321006_X14_Y2_1731919407_0 1 0 4472 0 -1 2688
use PMOS_S_89058261_X15_Y2_1731919409 PMOS_S_89058261_X15_Y2_1731919409_0 1 0 5676 0 -1 6888
use NMOS_4T_3727610_X14_Y1_1731919406 NMOS_4T_3727610_X14_Y1_1731919406_0 -1 0 7224 0 -1 4200
use DCL_NMOS_S_54772057_X24_Y4_1731919403 DCL_NMOS_S_54772057_X24_Y4_1731919403_0 1 0 0 0 1 6888
use NMOS_S_65192303_X24_Y4_1731919408 NMOS_S_65192303_X24_Y4_1731919408_0 -1 0 8944 0 1 6888
node "VINP" 0 0 5848 3276 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VINN" 0 0 3096 3276 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VOUT" 0 0 7052 6216 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "ID" 0 0 3096 1596 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_3064_1232#" 7 1339.16 3064 1232 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 157696 5744 7168 480 0 0 0 0 0 0 0 0
node "VSS" 12 22537 1946 2828 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 146608 5908 4369920 55584 5107040 44224 0 0 0 0
node "m1_5730_4004#" 3 575.559 5730 4004 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3584 240 81760 3032 0 0 0 0 0 0 0 0
node "m1_4300_4004#" 1 172.214 4300 4004 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19264 800 0 0 0 0 0 0 0 0 0 0
node "m1_6966_4088#" 2 413.988 6966 4088 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11424 520 39424 1520 0 0 0 0 0 0 0 0
node "m1_5042_4088#" 1 104.663 5042 4088 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3584 240 11200 512 0 0 0 0 0 0 0 0
node "m1_3838_4088#" 1 104.663 3838 4088 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3584 240 11200 512 0 0 0 0 0 0 0 0
node "m1_1774_4088#" 2 412.7 1774 4088 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11424 520 39424 1520 0 0 0 0 0 0 0 0
node "VDD" 13 26574.4 3666 4424 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16800 824 160160 6392 5826560 74112 5107040 44224 0 0 0 0
node "m1_6762_6860#" 2 248.899 6762 6860 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18032 756 12992 688 0 0 0 0 0 0 0 0
node "m1_1860_6860#" 2 282.709 1860 6860 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22848 928 12992 688 0 0 0 0 0 0 0 0
node "m1_2204_8288#" 11 2096.04 2204 8288 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 254016 9184 7168 480 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "VDD" "m1_3064_1232#" 18.9241
cap "VDD" "m1_6966_4088#" 74.055
cap "VDD" "m1_3838_4088#" 61.0727
cap "VSS" "m1_5042_4088#" 9.23994
cap "m1_6762_6860#" "VSS" 0.86324
cap "m1_5730_4004#" "m1_4300_4004#" 2.16901
cap "VDD" "m1_5042_4088#" 60.5012
cap "m1_6762_6860#" "VDD" 119.244
cap "m1_1860_6860#" "VSS" 1.06147
cap "m1_2204_8288#" "VSS" 157.455
cap "m1_5730_4004#" "VSS" 25.4731
cap "m1_5042_4088#" "m1_3838_4088#" 10.3541
cap "m1_1860_6860#" "VDD" 108.644
cap "m1_2204_8288#" "VDD" 74.1143
cap "m1_5730_4004#" "VDD" 182.745
cap "m1_4300_4004#" "VSS" 9.2395
cap "m1_5730_4004#" "m1_3064_1232#" 0.113926
cap "m1_1774_4088#" "VSS" 4.65268
cap "VDD" "m1_4300_4004#" 9.46352
cap "VDD" "m1_1774_4088#" 25.2424
cap "VDD" "VSS" 3606.44
cap "VSS" "m1_3064_1232#" 116.04
cap "m1_6966_4088#" "VSS" 3.51246
cap "m1_2204_8288#" "m1_1860_6860#" 4.04233
cap "VSS" "m1_3838_4088#" 3.8407
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_241_1232#" "VDD" 167.651
cap "DCL_NMOS_S_57935746_X14_Y2_1731919404_0/a_200_252#" "VDD" 182.912
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_241_1232#" "DCL_NMOS_S_57935746_X14_Y2_1731919404_0/a_200_252#" 0.449634
cap "NMOS_S_17321006_X14_Y2_1731919407_0/a_147_525#" "DCL_NMOS_S_57935746_X14_Y2_1731919404_0/a_200_252#" 0.411901
cap "VDD" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#" 171.933
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#" "DCL_NMOS_S_57935746_X14_Y2_1731919404_0/a_200_252#" 119.637
cap "NMOS_S_17321006_X14_Y2_1731919407_0/a_200_252#" "DCL_NMOS_S_57935746_X14_Y2_1731919404_0/a_200_252#" 0.438437
cap "NMOS_S_17321006_X14_Y2_1731919407_0/a_230_525#" "DCL_NMOS_S_57935746_X14_Y2_1731919404_0/a_200_252#" 0.146864
cap "VDD" "DCL_NMOS_S_57935746_X14_Y2_1731919404_0/a_200_252#" 65.6028
cap "VDD" "NMOS_S_17321006_X14_Y2_1731919407_0/a_200_252#" 39.0754
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#" "NMOS_S_17321006_X14_Y2_1731919407_0/a_200_252#" 275.804
cap "VDD" "NMOS_S_17321006_X14_Y2_1731919407_0/a_230_525#" 10.6447
cap "NMOS_S_17321006_X14_Y2_1731919407_0/a_230_525#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#" 28.5618
cap "NMOS_S_17321006_X14_Y2_1731919407_0/a_230_525#" "NMOS_S_17321006_X14_Y2_1731919407_0/a_200_252#" 123.088
cap "VDD" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#" 103.298
cap "NMOS_S_17321006_X14_Y2_1731919407_0/a_200_252#" "DCL_NMOS_S_57935746_X14_Y2_1731919404_0/a_200_252#" 0.146864
cap "VDD" "NMOS_S_17321006_X14_Y2_1731919407_0/a_200_252#" 51.0982
cap "DCL_NMOS_S_57935746_X14_Y2_1731919404_0/a_200_252#" "NMOS_S_17321006_X14_Y2_1731919407_0/a_200_252#" 0.438437
cap "VDD" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#" 163.399
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#" "NMOS_S_17321006_X14_Y2_1731919407_0/a_200_252#" 63.5174
cap "VDD" "NMOS_S_17321006_X14_Y2_1731919407_0/a_230_525#" 15.9017
cap "NMOS_S_17321006_X14_Y2_1731919407_0/a_200_252#" "NMOS_S_17321006_X14_Y2_1731919407_0/a_230_525#" 51.595
cap "DCL_NMOS_S_57935746_X14_Y2_1731919404_0/a_147_525#" "NMOS_S_17321006_X14_Y2_1731919407_0/a_200_252#" 0.411901
cap "VDD" "NMOS_S_17321006_X14_Y2_1731919407_0/a_200_252#" 61.0139
cap "VDD" "NMOS_S_17321006_X14_Y2_1731919407_0/a_230_525#" 25.1473
cap "NMOS_S_17321006_X14_Y2_1731919407_0/a_147_525#" "NMOS_S_17321006_X14_Y2_1731919407_0/a_200_252#" 0.100482
cap "VDD" "NMOS_S_17321006_X14_Y2_1731919407_0/a_147_525#" 69.4849
cap "DCL_NMOS_S_57935746_X14_Y2_1731919404_0/a_200_252#" "VDD" 161.59
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_147_525#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_241_1232#" 5.56777
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_241_1232#" "VDD" 117.203
cap "DCL_NMOS_S_57935746_X14_Y2_1731919404_0/a_200_252#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_200_252#" 4.20628
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_241_1232#" 0.105997
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_200_252#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_241_1232#" 4.11472
cap "DCL_NMOS_S_57935746_X14_Y2_1731919404_0/a_200_252#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_241_1232#" 506.393
cap "DCL_NMOS_S_57935746_X14_Y2_1731919404_0/a_200_252#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#" 1057.52
cap "DCL_NMOS_S_57935746_X14_Y2_1731919404_0/a_200_252#" "NMOS_S_17321006_X14_Y2_1731919407_0/a_230_525#" 0.0259643
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#" "VDD" 15.1088
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#" 6.31381
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" "DCL_NMOS_S_57935746_X14_Y2_1731919404_0/a_200_252#" 0.0227765
cap "DCL_NMOS_S_57935746_X14_Y2_1731919404_0/a_200_252#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_200_252#" 7.62124
cap "NMOS_S_17321006_X14_Y2_1731919407_0/a_200_252#" "DCL_NMOS_S_57935746_X14_Y2_1731919404_0/a_200_252#" 0.444189
cap "NMOS_S_17321006_X14_Y2_1731919407_0/a_147_525#" "DCL_NMOS_S_57935746_X14_Y2_1731919404_0/a_200_252#" 0.576169
cap "DCL_NMOS_S_57935746_X14_Y2_1731919404_0/a_200_252#" "DCL_PMOS_S_18488141_X5_Y1_1731919405_0/w_0_0#" 0.0489431
cap "DCL_NMOS_S_57935746_X14_Y2_1731919404_0/a_200_252#" "VDD" 1.02616
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#" 1.08496
cap "DCL_NMOS_S_57935746_X14_Y2_1731919404_0/a_200_252#" "NMOS_S_17321006_X14_Y2_1731919407_0/a_230_525#" 0.00215471
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_200_252#" 7.00026
cap "DCL_NMOS_S_57935746_X14_Y2_1731919404_0/a_200_252#" "NMOS_S_17321006_X14_Y2_1731919407_0/a_147_525#" 0.125903
cap "DCL_NMOS_S_57935746_X14_Y2_1731919404_0/a_200_252#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" 1.05181
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#" "NMOS_S_17321006_X14_Y2_1731919407_0/a_200_252#" 1014.08
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#" "VDD" 0.651535
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#" 305.397
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_200_252#" "NMOS_S_17321006_X14_Y2_1731919407_0/a_200_252#" 1.09123
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#" 0.109955
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_200_252#" "NMOS_S_17321006_X14_Y2_1731919407_0/a_200_252#" 4.57063
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" "NMOS_S_17321006_X14_Y2_1731919407_0/a_200_252#" 31.4162
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_200_252#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#" 1.44045
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#" 0.0219911
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_200_252#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#" 4.35646
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#" "NMOS_S_17321006_X14_Y2_1731919407_0/a_200_252#" 458.757
cap "DCL_NMOS_S_57935746_X14_Y2_1731919404_0/a_147_525#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" 0.0463293
cap "NMOS_S_17321006_X14_Y2_1731919407_0/a_200_252#" "VDD" -0.0474572
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" "NMOS_S_17321006_X14_Y2_1731919407_0/a_200_252#" 10.0335
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#" "VDD" 6.11916
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" 377.436
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_200_252#" "NMOS_S_17321006_X14_Y2_1731919407_0/a_200_252#" 7.33643
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" "VDD" 0.294409
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_200_252#" 6.63128
cap "DCL_NMOS_S_57935746_X14_Y2_1731919404_0/a_200_252#" "NMOS_S_17321006_X14_Y2_1731919407_0/a_200_252#" 0.0149007
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" "DCL_NMOS_S_57935746_X14_Y2_1731919404_0/a_200_252#" 0.0527172
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" 1.05901
cap "DCL_NMOS_S_57935746_X14_Y2_1731919404_0/a_147_525#" "NMOS_S_17321006_X14_Y2_1731919407_0/a_200_252#" 0.0855417
cap "DCL_NMOS_S_57935746_X14_Y2_1731919404_0/a_200_252#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" 0.0460038
cap "VDD" "NMOS_S_17321006_X14_Y2_1731919407_0/a_200_252#" 35.3318
cap "NMOS_S_17321006_X14_Y2_1731919407_0/a_147_525#" "NMOS_S_17321006_X14_Y2_1731919407_0/a_200_252#" 48.2477
cap "NMOS_S_17321006_X14_Y2_1731919407_0/a_147_525#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" 0.0219911
cap "NMOS_S_17321006_X14_Y2_1731919407_0/a_147_525#" "VDD" 90.1961
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" "VDD" 49.8231
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_200_252#" "NMOS_S_17321006_X14_Y2_1731919407_0/a_200_252#" 0.913806
cap "NMOS_S_17321006_X14_Y2_1731919407_0/a_147_525#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" 32.7729
cap "NMOS_S_17321006_X14_Y2_1731919407_0/a_147_525#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_200_252#" 1.26348
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "VDD" 46.5094
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" "VDD" 7.57284
cap "PMOS_S_89058261_X15_Y2_1731919409_1/a_230_525#" "VDD" 1.84155
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_241_1232#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_200_252#" 2.32615
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_147_525#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" 24.2564
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_147_525#" "DCL_NMOS_S_57935746_X14_Y2_1731919404_0/a_200_252#" 0.0328136
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_147_525#" "DCL_PMOS_S_18488141_X5_Y1_1731919405_1/w_0_0#" 147.197
cap "DCL_PMOS_S_18488141_X5_Y1_1731919405_1/w_0_0#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" 106.529
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_200_252#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" 4.41119
cap "DCL_NMOS_S_57935746_X14_Y2_1731919404_0/a_200_252#" "DCL_PMOS_S_18488141_X5_Y1_1731919405_1/w_0_0#" 15.3359
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_147_525#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_241_1232#" 5.14626
cap "DCL_NMOS_S_57935746_X14_Y2_1731919404_0/a_200_252#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_200_252#" 6.36236
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_241_1232#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" 1.18548
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_200_252#" "DCL_PMOS_S_18488141_X5_Y1_1731919405_1/w_0_0#" 203.64
cap "PMOS_S_89058261_X15_Y2_1731919409_1/a_230_525#" "DCL_PMOS_S_18488141_X5_Y1_1731919405_1/w_0_0#" 3.16129
cap "DCL_NMOS_S_57935746_X14_Y2_1731919404_0/a_200_252#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_241_1232#" 86.0287
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_241_1232#" "DCL_PMOS_S_18488141_X5_Y1_1731919405_1/w_0_0#" 56.7079
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" "DCL_NMOS_S_57935746_X14_Y2_1731919404_0/a_200_252#" 0.0708931
cap "DCL_PMOS_S_18488141_X5_Y1_1731919405_0/w_0_0#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_200_252#" 2.86106
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" 0.410189
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#" 6.11511
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" "DCL_PMOS_S_18488141_X5_Y1_1731919405_0/w_0_0#" 244.278
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_200_252#" "DCL_NMOS_S_57935746_X14_Y2_1731919404_0/a_200_252#" 11.2722
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_200_252#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" 7.38381
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_200_252#" 0.863799
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#" "DCL_NMOS_S_57935746_X14_Y2_1731919404_0/a_200_252#" 159.253
cap "DCL_PMOS_S_18488141_X5_Y1_1731919405_0/w_0_0#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_200_252#" 254.246
cap "DCL_PMOS_S_18488141_X5_Y1_1731919405_0/w_0_0#" "DCL_NMOS_S_57935746_X14_Y2_1731919404_0/a_200_252#" 30.3924
cap "DCL_PMOS_S_18488141_X5_Y1_1731919405_0/w_0_0#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" 2.07356
cap "DCL_PMOS_S_18488141_X5_Y1_1731919405_0/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_1/a_230_525#" 0.929021
cap "DCL_PMOS_S_18488141_X5_Y1_1731919405_0/w_0_0#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" 186.849
cap "DCL_PMOS_S_18488141_X5_Y1_1731919405_0/w_0_0#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#" 31.9075
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#" 171.12
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_200_252#" "NMOS_S_17321006_X14_Y2_1731919407_0/a_200_252#" 4.56602
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_200_252#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" 6.83502
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_200_252#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_200_252#" 41.0451
cap "NMOS_S_17321006_X14_Y2_1731919407_0/a_200_252#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_200_252#" 1.5433
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_200_252#" "DCL_PMOS_S_18488141_X5_Y1_1731919405_0/w_0_0#" 162.006
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_200_252#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" 1.64358
cap "NMOS_S_17321006_X14_Y2_1731919407_0/a_200_252#" "DCL_PMOS_S_18488141_X5_Y1_1731919405_0/w_0_0#" 12.9069
cap "DCL_PMOS_S_18488141_X5_Y1_1731919405_0/w_0_0#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" 20.4902
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_200_252#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#" 65.8457
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_200_252#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" 3.5188
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" "DCL_PMOS_S_18488141_X5_Y1_1731919405_0/w_0_0#" 139.53
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_200_252#" "DCL_PMOS_S_18488141_X5_Y1_1731919405_0/w_0_0#" 32.896
cap "NMOS_S_17321006_X14_Y2_1731919407_0/a_200_252#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#" 18.1153
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" 10.3086
cap "NMOS_S_17321006_X14_Y2_1731919407_0/a_200_252#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" 0.0082034
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" -2.27374e-13
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" 24.2495
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_200_252#" 24.5962
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" 0.410189
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_200_252#" 1.24539
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#" "DCL_PMOS_S_18488141_X5_Y1_1731919405_0/w_0_0#" 24.6466
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" "DCL_PMOS_S_18488141_X5_Y1_1731919405_0/w_0_0#" 287.494
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_200_252#" 0.843149
cap "DCL_PMOS_S_18488141_X5_Y1_1731919405_0/w_0_0#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" 144.766
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_200_252#" 5.48484
cap "DCL_PMOS_S_18488141_X5_Y1_1731919405_0/w_0_0#" "NMOS_S_17321006_X14_Y2_1731919407_0/a_200_252#" 13.9501
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_200_252#" 0.43628
cap "DCL_PMOS_S_18488141_X5_Y1_1731919405_1/a_200_252#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" 0.0527172
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_200_252#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" 171.421
cap "DCL_PMOS_S_18488141_X5_Y1_1731919405_0/w_0_0#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_200_252#" 199.157
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" 259.219
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#" "DCL_PMOS_S_18488141_X5_Y1_1731919405_0/w_0_0#" 31.4701
cap "DCL_PMOS_S_18488141_X5_Y1_1731919405_0/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_0/a_230_525#" 2.54222
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" 84.8915
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_200_252#" "NMOS_S_17321006_X14_Y2_1731919407_0/a_200_252#" 7.30564
cap "DCL_PMOS_S_18488141_X5_Y1_1731919405_0/w_0_0#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" 100.648
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_200_252#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" 0.427278
cap "VDD" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" 76.6408
cap "PMOS_S_89058261_X15_Y2_1731919409_0/a_230_525#" "VDD" 2.96593
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#" 14.7082
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" "VDD" 44.3311
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_200_252#" 1.11872
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "VDD" 62.0062
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_200_252#" 3.20973
cap "NMOS_S_17321006_X14_Y2_1731919407_0/a_200_252#" "VDD" 1.74926
cap "NMOS_S_17321006_X14_Y2_1731919407_0/a_147_525#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_200_252#" 0.0778077
cap "NMOS_S_17321006_X14_Y2_1731919407_0/a_200_252#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_200_252#" 0.913205
cap "NMOS_S_17321006_X14_Y2_1731919407_0/a_147_525#" "VDD" 2.70451
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" 24.2564
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_200_252#" "VDD" 69.286
cap "VDD" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#" 20.6274
cap "NMOS_S_17321006_X14_Y2_1731919407_0/a_147_525#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" 2.40226
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "VDD" 17.2143
cap "PMOS_S_89058261_X15_Y2_1731919409_0/a_230_525#" "VDD" 0.423704
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" "VDD" 1.62014
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" "VSS" 0.0219911
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" 0.786141
cap "VSS" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" 83.2083
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "VSS" 307.568
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" "VSS" 121.544
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_200_252#" "VSS" 3.83061
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "VSS" 363.533
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_241_1232#" -0.562288
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" 31.4477
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_200_252#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" 4.20217
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_147_525#" 44.0825
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" "VSS" 133.909
cap "VSS" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_147_525#" 5.19234
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" 786.502
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" "VSS" 262.196
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_147_525#" 37.2139
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 5.13203
cap "DCL_NMOS_S_57935746_X14_Y2_1731919404_0/a_147_525#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" 0.0204003
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 74.0466
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 0.643382
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_200_252#" "VSS" 6.98021
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_200_252#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" 6.19231
cap "DCL_NMOS_S_57935746_X14_Y2_1731919404_0/a_200_252#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" 0.0517696
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_200_252#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 0.0443095
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" "VSS" 177.857
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" 0.245627
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "VSS" 414.939
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" 510.187
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#" 0.0227765
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" "VSS" 37.9791
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" "VSS" 8.4842
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" 0.832518
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" 8.58297
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" 26.0883
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_200_252#" 1.2381
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" "VSS" 3.62268
cap "VSS" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" 9.29954
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 7.57646
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" "VSS" 76.3928
cap "VSS" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 608.657
cap "PMOS_S_89058261_X15_Y2_1731919409_1/a_200_252#" "VSS" 0.683584
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" "VSS" 0.0903294
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 7.8695
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_200_252#" "VSS" 4.25623
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 0.0227765
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" 0.680674
cap "PMOS_S_89058261_X15_Y2_1731919409_0/a_200_252#" "VSS" 7.25382
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" "VSS" 272.305
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "VSS" 0.689045
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 5.13203
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" 83.2604
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 40.8233
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#" 0.245627
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" 0.832518
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" 9.00248
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" 77.029
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" "NMOS_S_17321006_X14_Y2_1731919407_0/a_147_525#" 0.0204003
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_200_252#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 0.0443095
cap "PMOS_S_89058261_X15_Y2_1731919409_0/a_200_252#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 11.1247
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 292.706
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_200_252#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" 5.24015
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" "PMOS_S_89058261_X15_Y2_1731919409_0/a_200_252#" 7.14813
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" "VSS" 0.0219911
cap "VSS" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_200_252#" 1.10662
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "VSS" 3.78633
cap "PMOS_S_89058261_X15_Y2_1731919409_1/a_230_525#" "VSS" 0.224671
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "VSS" 0.0219911
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" "VSS" 8.81045
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" 1.2072
cap "DCL_PMOS_S_18488141_X5_Y1_1731919405_1/w_0_0#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" 0.0172034
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" 71.1811
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_200_252#" "VSS" 6.80997
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_200_252#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" 5.47923
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" "VSS" 101.749
cap "VSS" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" 140.995
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" 410.705
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "VSS" 334.293
cap "DCL_PMOS_S_18488141_X5_Y1_1731919405_1/a_200_252#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 0.0106727
cap "VSS" "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" 128.065
cap "VSS" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_200_252#" 0.851246
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" 579.478
cap "VSS" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" 257.019
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "DCL_PMOS_S_18488141_X5_Y1_1731919405_0/a_200_252#" 1.1812
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" "DCL_PMOS_S_18488141_X5_Y1_1731919405_0/w_0_0#" 0.196176
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_200_252#" 0.913205
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" 13.8342
cap "VSS" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" 1.44218
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "DCL_PMOS_S_18488141_X5_Y1_1731919405_0/a_200_252#" 1.15911
cap "VSS" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 370.602
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" 36.7299
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "DCL_PMOS_S_18488141_X5_Y1_1731919405_0/w_0_0#" 1.48861
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" 29.8508
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" "VSS" 15.6612
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "VSS" 90.1179
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "VSS" 0.0219911
cap "VSS" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" 22.495
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" 0.177417
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" 0.701614
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" "VSS" 25.9537
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "VSS" 112.645
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" 19.6759
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" "VSS" 29.4398
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" 0.809543
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" 8.79181
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" 6.19199
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" 31.4815
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" "VSS" 0.152551
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" "VSS" 0.94114
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" 114.208
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_147_525#" 0.0493934
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" 236.981
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "VSS" 38.4269
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" 1.50674
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" 12.7384
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" 0.449746
cap "VSS" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" 0.034197
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" 25.1775
cap "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" 3.39826
cap "VSS" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 30.4754
cap "VSS" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" 0.279161
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" 1.72031
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 11.9266
cap "PMOS_S_89058261_X15_Y2_1731919409_1/a_230_525#" "VSS" 0.0792604
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 9.41492
cap "VSS" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 2.34935
cap "VSS" "PMOS_S_89058261_X15_Y2_1731919409_1/a_200_252#" 0.852329
cap "VSS" "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" 1.36324
cap "VSS" "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" 0.390135
cap "VDD" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 0.066901
cap "VSS" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 137.484
cap "VSS" "PMOS_S_89058261_X15_Y2_1731919409_1/a_230_525#" 0.394103
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 0.121088
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 14.4701
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "VSS" 7.68349
cap "VSS" "PMOS_S_89058261_X15_Y2_1731919409_0/a_200_252#" 8.80131
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" 3.04778
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" "VSS" 8.1205
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" "VSS" 0.379922
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" 2.25665
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" "VSS" 2.29354
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "VSS" 34.2866
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" 1.10263
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 25.7361
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" 3.27137
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" 28.3
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" 5.71429
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" "VSS" 0.152551
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" "VSS" 1.17129
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" 4.5506
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" 0.0493934
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "VSS" 38.0192
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 128.808
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" 226.195
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" 1.4835
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 33.2917
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" 7.61905
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 3.93519
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" 0.179898
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" 0.952381
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "VSS" 5.32329
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" "VSS" 0.0217931
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 7.91121
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" 0.430036
cap "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 0.155914
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_1/a_200_252#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_1/a_200_252#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" 236.793
cap "PMOS_S_89058261_X15_Y2_1731919409_1/a_200_252#" "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_1/a_200_252#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" 48.175
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_1/a_200_252#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" 54.6855
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_1/a_200_252#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" 180.798
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_1/a_200_252#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_1/a_200_252#" 25.0041
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" 81.5696
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_1/a_200_252#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_1/a_200_252#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" 4.28571
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_1/a_200_252#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" 11.3099
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_1/a_200_252#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" 433.141
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_1/a_200_252#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" 671.236
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_1/a_200_252#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_1/a_200_252#" 44.8993
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" 77.7698
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_1/a_200_252#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_1/a_200_252#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_1/a_200_252#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" 0.286569
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_1/a_200_252#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_1/a_200_252#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" 45.9438
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" "PMOS_S_89058261_X15_Y2_1731919409_1/a_200_252#" 7.61905
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" 12.8377
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_1/a_200_252#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_1/a_200_252#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_1/a_200_252#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_1/a_200_252#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" 44.0828
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_1/a_200_252#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_1/a_200_252#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_1/a_200_252#" "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_1/a_200_252#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_1/a_200_252#" "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_1/a_200_252#" 0.0772703
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" 268.104
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_1/a_200_252#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_1/a_200_252#" 0.0772703
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" 192.437
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 58.4465
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" 192.777
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 45.3338
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_1/a_200_252#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_1/a_200_252#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" 2.38095
cap "PMOS_S_89058261_X15_Y2_1731919409_1/a_200_252#" "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_1/a_200_252#" "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" 13.7416
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 9.4482
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" "VDD" 18.98
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" 30.5822
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" 17.3541
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" 1.13687e-13
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" 41.1576
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" 4.94779
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" "VDD" 2.36668
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "VDD" 17.1119
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" 27.2838
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" -10.609
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" 2.48053
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" 1.16135
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" 0.227665
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" 71.0769
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "VDD" 122.994
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" -16.8692
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" "VDD" 1.22778
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" 17.0178
cap "VDD" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" 44.8716
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" 0.41027
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" 79.7347
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" 6.8714
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" "VDD" 90.4229
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" "VDD" 53.3112
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" -1.66838
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" "VDD" 1.37851
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" 14.9068
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" 0.104962
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" 252.335
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" 0.227665
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" 4.94779
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" 3.63658
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" 1.24539
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" "VDD" 12.0761
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 48.1754
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 14.978
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_0/a_200_252#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" 86.6827
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_0/a_200_252#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_0/a_200_252#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_0/a_200_252#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_0/a_200_252#" 0.0772703
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" 2.80238
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 306.399
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" 243.645
cap "PMOS_S_89058261_X15_Y2_1731919409_0/a_200_252#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 0.0772703
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 274.209
cap "PMOS_S_89058261_X15_Y2_1731919409_0/a_200_252#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 0.0772703
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" -69.9932
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" "PMOS_S_89058261_X15_Y2_1731919409_0/a_200_252#" 5.71429
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_0/a_200_252#" 33.4779
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_0/a_200_252#" 0.0772703
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "PMOS_S_89058261_X15_Y2_1731919409_0/a_200_252#" 0.286569
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_0/a_200_252#" 0.0772703
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 17.6271
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 59.7395
cap "PMOS_S_89058261_X15_Y2_1731919409_0/a_200_252#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_0/a_200_252#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_0/a_200_252#" 0.0772703
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" 13.633
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 11.9043
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 215.929
cap "PMOS_S_89058261_X15_Y2_1731919409_0/a_200_252#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 0.0772703
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 26.8504
cap "PMOS_S_89058261_X15_Y2_1731919409_0/a_200_252#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 44.6981
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_0/a_200_252#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_0/a_200_252#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_0/a_200_252#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 0.0772703
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" 0.357586
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_0/a_200_252#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_0/a_200_252#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_0/a_200_252#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_0/a_200_252#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 0.0772703
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 18.2207
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" 3.92238
cap "PMOS_S_89058261_X15_Y2_1731919409_0/a_200_252#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 0.0772703
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 359.282
cap "PMOS_S_89058261_X15_Y2_1731919409_0/a_200_252#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_0/a_200_252#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_0/a_200_252#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 47.2744
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 387.125
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" "PMOS_S_89058261_X15_Y2_1731919409_0/a_200_252#" 7.61905
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_0/a_200_252#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_0/a_200_252#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_0/a_200_252#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_0/a_200_252#" 0.0772703
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" "PMOS_S_89058261_X15_Y2_1731919409_0/a_200_252#" 0.952381
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 75.872
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" 5.16556
cap "PMOS_S_89058261_X15_Y2_1731919409_0/a_200_252#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 0.0772703
cap "VSS" "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" 5.24724
cap "VSS" "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" 0.0141993
cap "VSS" "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" 0.134095
cap "PMOS_S_89058261_X15_Y2_1731919409_0/a_200_252#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 0.0772703
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 25.6979
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 70.0129
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 28.2915
cap "PMOS_S_89058261_X15_Y2_1731919409_0/a_200_252#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 5.46898
cap "VSS" "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" 0.0728825
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" 4.14537
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 32.2333
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 5.88513
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" 0.331823
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" 394.79
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" 0.085897
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" 706.247
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" 150.109
cap "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" 202.756
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" -3.45143
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" 979.944
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" 0.227665
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" 134.474
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" 60.7389
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" 135.936
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" -0.019357
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" 55.7002
cap "VDD" "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" -2.771
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" 1.92621
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" -1.67673
cap "VDD" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" 0.085897
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" 79.1028
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" -5.02803
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" 0.968664
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" 0.0219911
cap "VDD" "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" 0.085897
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" 3.60841
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" 29.0805
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" 7.6
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" 0.0903294
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" 4.94779
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" 21.0135
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" -0.158695
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" 17.2245
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" 11.0663
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" 4.08603
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" 144.609
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" 70.7643
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" 594.33
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" 187.91
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" 891.373
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 31.8093
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" 213.444
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" -4.6047
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" 134.971
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 117.664
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" 263.536
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" 108.74
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" 130.62
cap "VSS" "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" 94.6446
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" "VSS" 47.4327
cap "VSS" "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" 35.2351
cap "VSS" "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" 14.0913
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "VSS" 2.90229
cap "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" 0.085897
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "VSS" 0.0219911
cap "VDD" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" 178.553
cap "VDD" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" 246.939
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" 56.9586
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" "VDD" 374.478
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" "VDD" 569.936
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" "VDD" 316.055
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" "VDD" 202.828
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "VDD" 137.195
cap "VDD" "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" 99.556
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" 4.27263
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" 4.94779
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" "VDD" 6.09173
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" 0.940457
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" "VDD" 3.04879
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" 56.3791
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" 0.227665
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" "VDD" 10.2184
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" 13.2
cap "VDD" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" 0.557206
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" 1.9595
cap "VDD" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" 18.98
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" 71.3465
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" 36.3439
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" 0.703918
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" "VDD" 44.8716
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" 36.3961
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" 1.13687e-13
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" 8.96917
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" 33.4451
cap "VDD" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" 11.6714
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" 24.3013
cap "VDD" "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" 90.958
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "VDD" 283.91
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" "VDD" 197.848
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" "VDD" 231.432
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" "VDD" 271.888
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "VDD" 263.055
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" "VDD" 229.464
cap "VDD" "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" 54.0616
cap "VDD" "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" 9.43756
cap "VDD" "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" 71.9368
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "VDD" 2.199
cap "VDD" "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" 58.5095
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" "VDD" 2.58029
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" "VDD" 3.44191
cap "VDD" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" 3.41337
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" 27.8451
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" 8.4736
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" "VDD" 1.91861
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" "VDD" 0.404651
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" 0.304936
cap "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" "VSS" 0.380495
cap "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" 0.304936
cap "VDD" "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" 3.13179
cap "VDD" "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" 3.93331
cap "VDD" "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" 1.07125
merge "NMOS_S_65192303_X24_Y4_1731919408_0/a_230_525#" "PMOS_S_89058261_X15_Y2_1731919409_0/a_230_525#" -1493.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3584 -352 0 0 0 0 0 0 0 0
merge "PMOS_S_89058261_X15_Y2_1731919409_0/a_230_525#" "VOUT"
merge "VOUT" "m1_6762_6860#"
merge "NMOS_S_65192303_X24_Y4_1731919408_0/a_147_525#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" -14520.5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 -16576 -1040 -1694080 -21816 -1321600 -11200 0 0 0 0
merge "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_147_525#" "PMOS_S_89058261_X15_Y2_1731919409_0/VSUBS"
merge "PMOS_S_89058261_X15_Y2_1731919409_0/VSUBS" "DCL_PMOS_S_18488141_X5_Y1_1731919405_0/VSUBS"
merge "DCL_PMOS_S_18488141_X5_Y1_1731919405_0/VSUBS" "DCL_PMOS_S_18488141_X5_Y1_1731919405_1/VSUBS"
merge "DCL_PMOS_S_18488141_X5_Y1_1731919405_1/VSUBS" "PMOS_S_89058261_X15_Y2_1731919409_1/VSUBS"
merge "PMOS_S_89058261_X15_Y2_1731919409_1/VSUBS" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#"
merge "NMOS_4T_3727610_X14_Y1_1731919406_0/a_241_1232#" "NMOS_S_17321006_X14_Y2_1731919407_0/a_147_525#"
merge "NMOS_S_17321006_X14_Y2_1731919407_0/a_147_525#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_241_1232#"
merge "NMOS_4T_3727610_X14_Y1_1731919406_1/a_241_1232#" "VSS"
merge "VSS" "DCL_NMOS_S_57935746_X14_Y2_1731919404_0/a_147_525#"
merge "DCL_NMOS_S_57935746_X14_Y2_1731919404_0/a_147_525#" "VSUBS"
merge "PMOS_S_89058261_X15_Y2_1731919409_0/a_200_252#" "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" -1494.56 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5488 -420 -3584 -352 0 0 0 0 0 0 0 0
merge "NMOS_4T_3727610_X14_Y1_1731919406_0/a_230_525#" "m1_6966_4088#"
merge "m1_6966_4088#" "DCL_PMOS_S_18488141_X5_Y1_1731919405_0/a_200_252#"
merge "DCL_PMOS_S_18488141_X5_Y1_1731919405_0/a_200_252#" "m1_5042_4088#"
merge "NMOS_4T_3727610_X14_Y1_1731919406_0/a_147_525#" "NMOS_S_17321006_X14_Y2_1731919407_0/a_230_525#" -1393.14 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7392 -600 -1792 -176 0 0 0 0 0 0 0 0
merge "NMOS_S_17321006_X14_Y2_1731919407_0/a_230_525#" "m1_5730_4004#"
merge "m1_5730_4004#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_147_525#"
merge "NMOS_4T_3727610_X14_Y1_1731919406_1/a_147_525#" "m1_4300_4004#"
merge "PMOS_S_89058261_X15_Y2_1731919409_0/w_0_0#" "VDD" -16753.5 0 0 0 0 0 -9072 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10752 -832 -2023360 -25772 -811840 -7352 0 0 0 0
merge "VDD" "DCL_PMOS_S_18488141_X5_Y1_1731919405_0/w_0_0#"
merge "DCL_PMOS_S_18488141_X5_Y1_1731919405_0/w_0_0#" "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#"
merge "PMOS_S_89058261_X15_Y2_1731919409_1/w_0_0#" "DCL_PMOS_S_18488141_X5_Y1_1731919405_1/w_0_0#"
merge "PMOS_S_89058261_X15_Y2_1731919409_1/a_200_252#" "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" -1493.27 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5488 -420 -3584 -352 0 0 0 0 0 0 0 0
merge "NMOS_4T_3727610_X14_Y1_1731919406_1/a_230_525#" "m1_1774_4088#"
merge "m1_1774_4088#" "DCL_PMOS_S_18488141_X5_Y1_1731919405_1/a_200_252#"
merge "DCL_PMOS_S_18488141_X5_Y1_1731919405_1/a_200_252#" "m1_3838_4088#"
merge "NMOS_S_65192303_X24_Y4_1731919408_0/a_200_252#" "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" -3608.16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10752 -832 0 0 0 0 0 0 0 0
merge "DCL_NMOS_S_54772057_X24_Y4_1731919403_0/a_200_252#" "m1_2204_8288#"
merge "m1_2204_8288#" "PMOS_S_89058261_X15_Y2_1731919409_1/a_230_525#"
merge "PMOS_S_89058261_X15_Y2_1731919409_1/a_230_525#" "m1_1860_6860#"
merge "NMOS_4T_3727610_X14_Y1_1731919406_1/a_200_252#" "VINN" -132.647 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "NMOS_4T_3727610_X14_Y1_1731919406_0/a_200_252#" "VINP" -132.647 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_17321006_X14_Y2_1731919407_0/a_200_252#" "DCL_NMOS_S_57935746_X14_Y2_1731919404_0/a_200_252#" -1893.54 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0
merge "DCL_NMOS_S_57935746_X14_Y2_1731919404_0/a_200_252#" "m1_3064_1232#"
merge "m1_3064_1232#" "ID"
