Timing Analyzer report for lab_1s
Mon Dec 09 13:42:50 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk'
 22. Slow 1200mV 0C Model Hold: 'clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk'
 30. Fast 1200mV 0C Model Hold: 'clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; lab_1s                                              ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.08        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.1%      ;
;     Processors 3-12        ;   0.5%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 212.45 MHz ; 212.45 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -3.707 ; -151.378           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.642 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.000 ; -84.785                          ;
+-------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                         ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.707 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[31] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.628      ;
; -3.707 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[25] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.628      ;
; -3.707 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[16] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.628      ;
; -3.707 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[17] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.628      ;
; -3.707 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[18] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.628      ;
; -3.707 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[19] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.628      ;
; -3.707 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[20] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.628      ;
; -3.707 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[21] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.628      ;
; -3.707 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[22] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.628      ;
; -3.707 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[23] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.628      ;
; -3.707 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[24] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.628      ;
; -3.707 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[26] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.628      ;
; -3.707 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[27] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.628      ;
; -3.707 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[29] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.628      ;
; -3.707 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[28] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.628      ;
; -3.707 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[30] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.628      ;
; -3.613 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[31] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.534      ;
; -3.613 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[25] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.534      ;
; -3.613 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[16] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.534      ;
; -3.613 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[17] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.534      ;
; -3.613 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[18] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.534      ;
; -3.613 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[19] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.534      ;
; -3.613 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[20] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.534      ;
; -3.613 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[21] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.534      ;
; -3.613 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[22] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.534      ;
; -3.613 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[23] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.534      ;
; -3.613 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[24] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.534      ;
; -3.613 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[26] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.534      ;
; -3.613 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[27] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.534      ;
; -3.613 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[29] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.534      ;
; -3.613 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[28] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.534      ;
; -3.613 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[30] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.534      ;
; -3.549 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[31] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.470      ;
; -3.549 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[25] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.470      ;
; -3.549 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[16] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.470      ;
; -3.549 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[17] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.470      ;
; -3.549 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[18] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.470      ;
; -3.549 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[19] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.470      ;
; -3.549 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[20] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.470      ;
; -3.549 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[21] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.470      ;
; -3.549 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[22] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.470      ;
; -3.549 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[23] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.470      ;
; -3.549 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[24] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.470      ;
; -3.549 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[26] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.470      ;
; -3.549 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[27] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.470      ;
; -3.549 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[29] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.470      ;
; -3.549 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[28] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.470      ;
; -3.549 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[30] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.470      ;
; -3.536 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[31] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.457      ;
; -3.536 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[25] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.457      ;
; -3.536 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[16] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.457      ;
; -3.536 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[17] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.457      ;
; -3.536 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[18] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.457      ;
; -3.536 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[19] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.457      ;
; -3.536 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[20] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.457      ;
; -3.536 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[21] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.457      ;
; -3.536 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[22] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.457      ;
; -3.536 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[23] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.457      ;
; -3.536 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[24] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.457      ;
; -3.536 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[26] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.457      ;
; -3.536 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[27] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.457      ;
; -3.536 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[29] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.457      ;
; -3.536 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[28] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.457      ;
; -3.536 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[30] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.457      ;
; -3.524 ; cnt_div:cnt_div_inst|div_counter[30] ; led_drv:led_drv_inst|counter[0]      ; clk          ; clk         ; 1.000        ; -0.082     ; 4.443      ;
; -3.524 ; cnt_div:cnt_div_inst|div_counter[30] ; led_drv:led_drv_inst|counter[1]      ; clk          ; clk         ; 1.000        ; -0.082     ; 4.443      ;
; -3.524 ; cnt_div:cnt_div_inst|div_counter[30] ; led_drv:led_drv_inst|counter[2]      ; clk          ; clk         ; 1.000        ; -0.082     ; 4.443      ;
; -3.524 ; cnt_div:cnt_div_inst|div_counter[30] ; led_drv:led_drv_inst|counter[3]      ; clk          ; clk         ; 1.000        ; -0.082     ; 4.443      ;
; -3.524 ; cnt_div:cnt_div_inst|div_counter[30] ; led_drv:led_drv_inst|counter[4]      ; clk          ; clk         ; 1.000        ; -0.082     ; 4.443      ;
; -3.524 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[25] ; clk          ; clk         ; 1.000        ; -0.094     ; 4.431      ;
; -3.524 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[16] ; clk          ; clk         ; 1.000        ; -0.094     ; 4.431      ;
; -3.524 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[17] ; clk          ; clk         ; 1.000        ; -0.094     ; 4.431      ;
; -3.524 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[18] ; clk          ; clk         ; 1.000        ; -0.094     ; 4.431      ;
; -3.524 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[19] ; clk          ; clk         ; 1.000        ; -0.094     ; 4.431      ;
; -3.524 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[20] ; clk          ; clk         ; 1.000        ; -0.094     ; 4.431      ;
; -3.524 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[21] ; clk          ; clk         ; 1.000        ; -0.094     ; 4.431      ;
; -3.524 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[22] ; clk          ; clk         ; 1.000        ; -0.094     ; 4.431      ;
; -3.524 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[23] ; clk          ; clk         ; 1.000        ; -0.094     ; 4.431      ;
; -3.524 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[24] ; clk          ; clk         ; 1.000        ; -0.094     ; 4.431      ;
; -3.524 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[26] ; clk          ; clk         ; 1.000        ; -0.094     ; 4.431      ;
; -3.524 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[27] ; clk          ; clk         ; 1.000        ; -0.094     ; 4.431      ;
; -3.524 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[29] ; clk          ; clk         ; 1.000        ; -0.094     ; 4.431      ;
; -3.524 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[28] ; clk          ; clk         ; 1.000        ; -0.094     ; 4.431      ;
; -3.524 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[31] ; clk          ; clk         ; 1.000        ; -0.094     ; 4.431      ;
; -3.524 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[30] ; clk          ; clk         ; 1.000        ; -0.094     ; 4.431      ;
; -3.510 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[31] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.431      ;
; -3.510 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[25] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.431      ;
; -3.510 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[16] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.431      ;
; -3.510 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[17] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.431      ;
; -3.510 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[18] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.431      ;
; -3.510 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[19] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.431      ;
; -3.510 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[20] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.431      ;
; -3.510 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[21] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.431      ;
; -3.510 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[22] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.431      ;
; -3.510 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[23] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.431      ;
; -3.510 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[24] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.431      ;
; -3.510 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[26] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.431      ;
; -3.510 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[27] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.431      ;
; -3.510 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[29] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.431      ;
; -3.510 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[28] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.431      ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                         ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.642 ; led_drv:led_drv_inst|dint_reg[1]     ; led_rg:led_rg_inst|reg_data[1]       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.934      ;
; 0.643 ; led_drv:led_drv_inst|dint_reg[3]     ; led_rg:led_rg_inst|reg_data[3]       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.935      ;
; 0.644 ; led_drv:led_drv_inst|dint_reg[5]     ; led_rg:led_rg_inst|reg_data[5]       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.936      ;
; 0.644 ; led_drv:led_drv_inst|dint_reg[0]     ; led_rg:led_rg_inst|reg_data[0]       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.936      ;
; 0.645 ; led_drv:led_drv_inst|dint_reg[7]     ; led_rg:led_rg_inst|reg_data[7]       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.937      ;
; 0.743 ; led_drv:led_drv_inst|dint_reg[6]     ; led_rg:led_rg_inst|reg_data[6]       ; clk          ; clk         ; 0.000        ; 0.080      ; 1.035      ;
; 0.760 ; cnt_div:cnt_div_inst|div_counter[3]  ; cnt_div:cnt_div_inst|div_counter[3]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; cnt_div:cnt_div_inst|div_counter[15] ; cnt_div:cnt_div_inst|div_counter[15] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; cnt_div:cnt_div_inst|div_counter[1]  ; cnt_div:cnt_div_inst|div_counter[1]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; cnt_div:cnt_div_inst|div_counter[5]  ; cnt_div:cnt_div_inst|div_counter[5]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; cnt_div:cnt_div_inst|div_counter[11] ; cnt_div:cnt_div_inst|div_counter[11] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; cnt_div:cnt_div_inst|div_counter[13] ; cnt_div:cnt_div_inst|div_counter[13] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[19] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; cnt_div:cnt_div_inst|div_counter[17] ; cnt_div:cnt_div_inst|div_counter[17] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; cnt_div:cnt_div_inst|div_counter[21] ; cnt_div:cnt_div_inst|div_counter[21] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; cnt_div:cnt_div_inst|div_counter[27] ; cnt_div:cnt_div_inst|div_counter[27] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; cnt_div:cnt_div_inst|div_counter[29] ; cnt_div:cnt_div_inst|div_counter[29] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; cnt_div:cnt_div_inst|div_counter[2]  ; cnt_div:cnt_div_inst|div_counter[2]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; cnt_div:cnt_div_inst|div_counter[6]  ; cnt_div:cnt_div_inst|div_counter[6]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; cnt_div:cnt_div_inst|div_counter[7]  ; cnt_div:cnt_div_inst|div_counter[7]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; cnt_div:cnt_div_inst|div_counter[9]  ; cnt_div:cnt_div_inst|div_counter[9]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[31] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; cnt_div:cnt_div_inst|div_counter[16] ; cnt_div:cnt_div_inst|div_counter[16] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[4]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; cnt_div:cnt_div_inst|div_counter[12] ; cnt_div:cnt_div_inst|div_counter[12] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; cnt_div:cnt_div_inst|div_counter[14] ; cnt_div:cnt_div_inst|div_counter[14] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; cnt_div:cnt_div_inst|div_counter[25] ; cnt_div:cnt_div_inst|div_counter[25] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; cnt_div:cnt_div_inst|div_counter[18] ; cnt_div:cnt_div_inst|div_counter[18] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[22] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; cnt_div:cnt_div_inst|div_counter[23] ; cnt_div:cnt_div_inst|div_counter[23] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; led_drv:led_drv_inst|counter[3]      ; led_drv:led_drv_inst|counter[3]      ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; led_drv:led_drv_inst|counter[1]      ; led_drv:led_drv_inst|counter[1]      ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; cnt_div:cnt_div_inst|div_counter[8]  ; cnt_div:cnt_div_inst|div_counter[8]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; cnt_div:cnt_div_inst|div_counter[10] ; cnt_div:cnt_div_inst|div_counter[10] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[20] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[30] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; cnt_div:cnt_div_inst|div_counter[24] ; cnt_div:cnt_div_inst|div_counter[24] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; cnt_div:cnt_div_inst|div_counter[26] ; cnt_div:cnt_div_inst|div_counter[26] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; cnt_div:cnt_div_inst|div_counter[28] ; cnt_div:cnt_div_inst|div_counter[28] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; led_drv:led_drv_inst|counter[2]      ; led_drv:led_drv_inst|counter[2]      ; clk          ; clk         ; 0.000        ; 0.080      ; 1.059      ;
; 0.768 ; led_drv:led_drv_inst|counter[4]      ; led_drv:led_drv_inst|counter[4]      ; clk          ; clk         ; 0.000        ; 0.080      ; 1.060      ;
; 0.786 ; cnt_div:cnt_div_inst|div_counter[0]  ; cnt_div:cnt_div_inst|div_counter[0]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.079      ;
; 0.814 ; led_drv:led_drv_inst|counter[0]      ; led_drv:led_drv_inst|counter[0]      ; clk          ; clk         ; 0.000        ; 0.080      ; 1.106      ;
; 0.941 ; led_drv:led_drv_inst|dint_reg[4]     ; led_rg:led_rg_inst|reg_data[4]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.234      ;
; 0.975 ; led_drv:led_drv_inst|dint_reg[2]     ; led_rg:led_rg_inst|reg_data[2]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.268      ;
; 1.061 ; rst_rg:rst_reg_inst|rst_n_2          ; led_drv:led_drv_inst|counter[4]      ; clk          ; clk         ; 0.000        ; 0.079      ; 1.352      ;
; 1.061 ; rst_rg:rst_reg_inst|rst_n_2          ; led_drv:led_drv_inst|counter[3]      ; clk          ; clk         ; 0.000        ; 0.079      ; 1.352      ;
; 1.061 ; rst_rg:rst_reg_inst|rst_n_2          ; led_drv:led_drv_inst|counter[2]      ; clk          ; clk         ; 0.000        ; 0.079      ; 1.352      ;
; 1.061 ; rst_rg:rst_reg_inst|rst_n_2          ; led_drv:led_drv_inst|counter[1]      ; clk          ; clk         ; 0.000        ; 0.079      ; 1.352      ;
; 1.061 ; rst_rg:rst_reg_inst|rst_n_2          ; led_drv:led_drv_inst|counter[0]      ; clk          ; clk         ; 0.000        ; 0.079      ; 1.352      ;
; 1.115 ; cnt_div:cnt_div_inst|div_counter[1]  ; cnt_div:cnt_div_inst|div_counter[2]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.408      ;
; 1.115 ; cnt_div:cnt_div_inst|div_counter[3]  ; cnt_div:cnt_div_inst|div_counter[4]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.408      ;
; 1.116 ; cnt_div:cnt_div_inst|div_counter[5]  ; cnt_div:cnt_div_inst|div_counter[6]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; cnt_div:cnt_div_inst|div_counter[11] ; cnt_div:cnt_div_inst|div_counter[12] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; cnt_div:cnt_div_inst|div_counter[13] ; cnt_div:cnt_div_inst|div_counter[14] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; cnt_div:cnt_div_inst|div_counter[17] ; cnt_div:cnt_div_inst|div_counter[18] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[20] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; cnt_div:cnt_div_inst|div_counter[15] ; cnt_div:cnt_div_inst|div_counter[16] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.408      ;
; 1.117 ; cnt_div:cnt_div_inst|div_counter[7]  ; cnt_div:cnt_div_inst|div_counter[8]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; cnt_div:cnt_div_inst|div_counter[9]  ; cnt_div:cnt_div_inst|div_counter[10] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; cnt_div:cnt_div_inst|div_counter[21] ; cnt_div:cnt_div_inst|div_counter[22] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; cnt_div:cnt_div_inst|div_counter[29] ; cnt_div:cnt_div_inst|div_counter[30] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; cnt_div:cnt_div_inst|div_counter[27] ; cnt_div:cnt_div_inst|div_counter[28] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; cnt_div:cnt_div_inst|div_counter[23] ; cnt_div:cnt_div_inst|div_counter[24] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; cnt_div:cnt_div_inst|div_counter[25] ; cnt_div:cnt_div_inst|div_counter[26] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; led_drv:led_drv_inst|counter[1]      ; led_drv:led_drv_inst|counter[2]      ; clk          ; clk         ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; led_drv:led_drv_inst|counter[3]      ; led_drv:led_drv_inst|counter[4]      ; clk          ; clk         ; 0.000        ; 0.080      ; 1.411      ;
; 1.124 ; cnt_div:cnt_div_inst|div_counter[2]  ; cnt_div:cnt_div_inst|div_counter[3]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.417      ;
; 1.124 ; cnt_div:cnt_div_inst|div_counter[0]  ; cnt_div:cnt_div_inst|div_counter[1]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.417      ;
; 1.124 ; cnt_div:cnt_div_inst|div_counter[6]  ; cnt_div:cnt_div_inst|div_counter[7]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; cnt_div:cnt_div_inst|div_counter[16] ; cnt_div:cnt_div_inst|div_counter[17] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.417      ;
; 1.125 ; cnt_div:cnt_div_inst|div_counter[14] ; cnt_div:cnt_div_inst|div_counter[15] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[5]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; cnt_div:cnt_div_inst|div_counter[12] ; cnt_div:cnt_div_inst|div_counter[13] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; cnt_div:cnt_div_inst|div_counter[18] ; cnt_div:cnt_div_inst|div_counter[19] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[23] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; cnt_div:cnt_div_inst|div_counter[10] ; cnt_div:cnt_div_inst|div_counter[11] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; cnt_div:cnt_div_inst|div_counter[8]  ; cnt_div:cnt_div_inst|div_counter[9]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[21] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.419      ;
; 1.127 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[31] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.419      ;
; 1.128 ; cnt_div:cnt_div_inst|div_counter[26] ; cnt_div:cnt_div_inst|div_counter[27] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.420      ;
; 1.128 ; cnt_div:cnt_div_inst|div_counter[28] ; cnt_div:cnt_div_inst|div_counter[29] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.420      ;
; 1.128 ; cnt_div:cnt_div_inst|div_counter[24] ; cnt_div:cnt_div_inst|div_counter[25] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.420      ;
; 1.128 ; led_drv:led_drv_inst|counter[2]      ; led_drv:led_drv_inst|counter[3]      ; clk          ; clk         ; 0.000        ; 0.080      ; 1.420      ;
; 1.130 ; rst_rg:rst_reg_inst|rst_n_2          ; led_rg:led_rg_inst|reg_data[4]       ; clk          ; clk         ; 0.000        ; 0.078      ; 1.420      ;
; 1.130 ; rst_rg:rst_reg_inst|rst_n_2          ; led_rg:led_rg_inst|reg_data[2]       ; clk          ; clk         ; 0.000        ; 0.078      ; 1.420      ;
; 1.133 ; cnt_div:cnt_div_inst|div_counter[0]  ; cnt_div:cnt_div_inst|div_counter[2]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.426      ;
; 1.133 ; cnt_div:cnt_div_inst|div_counter[2]  ; cnt_div:cnt_div_inst|div_counter[4]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.426      ;
; 1.133 ; cnt_div:cnt_div_inst|div_counter[6]  ; cnt_div:cnt_div_inst|div_counter[8]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.426      ;
; 1.134 ; cnt_div:cnt_div_inst|div_counter[16] ; cnt_div:cnt_div_inst|div_counter[18] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.426      ;
; 1.134 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[6]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; cnt_div:cnt_div_inst|div_counter[12] ; cnt_div:cnt_div_inst|div_counter[14] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; cnt_div:cnt_div_inst|div_counter[18] ; cnt_div:cnt_div_inst|div_counter[20] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.427      ;
; 1.135 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[24] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.427      ;
; 1.135 ; cnt_div:cnt_div_inst|div_counter[10] ; cnt_div:cnt_div_inst|div_counter[12] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; cnt_div:cnt_div_inst|div_counter[8]  ; cnt_div:cnt_div_inst|div_counter[10] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.428      ;
; 1.136 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[22] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.428      ;
; 1.136 ; rst_rg:rst_reg_inst|rst_n_2          ; led_rg:led_rg_inst|reg_data[6]       ; clk          ; clk         ; 0.000        ; 0.077      ; 1.425      ;
; 1.136 ; rst_rg:rst_reg_inst|rst_n_2          ; led_rg:led_rg_inst|reg_data[5]       ; clk          ; clk         ; 0.000        ; 0.077      ; 1.425      ;
; 1.136 ; cnt_div:cnt_div_inst|div_counter[14] ; cnt_div:cnt_div_inst|div_counter[16] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.427      ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 229.94 MHz ; 229.94 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -3.349 ; -136.817          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.599 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -84.785                         ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                          ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.349 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[31] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.279      ;
; -3.349 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[25] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.279      ;
; -3.349 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[16] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.279      ;
; -3.349 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[17] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.279      ;
; -3.349 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[18] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.279      ;
; -3.349 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[19] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.279      ;
; -3.349 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[20] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.279      ;
; -3.349 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[21] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.279      ;
; -3.349 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[22] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.279      ;
; -3.349 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[23] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.279      ;
; -3.349 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[24] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.279      ;
; -3.349 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[26] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.279      ;
; -3.349 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[27] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.279      ;
; -3.349 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[29] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.279      ;
; -3.349 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[28] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.279      ;
; -3.349 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[30] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.279      ;
; -3.304 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[31] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.234      ;
; -3.304 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[25] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.234      ;
; -3.304 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[16] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.234      ;
; -3.304 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[17] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.234      ;
; -3.304 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[18] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.234      ;
; -3.304 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[19] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.234      ;
; -3.304 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[20] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.234      ;
; -3.304 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[21] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.234      ;
; -3.304 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[22] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.234      ;
; -3.304 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[23] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.234      ;
; -3.304 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[24] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.234      ;
; -3.304 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[26] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.234      ;
; -3.304 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[27] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.234      ;
; -3.304 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[29] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.234      ;
; -3.304 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[28] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.234      ;
; -3.304 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[30] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.234      ;
; -3.190 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[25] ; clk          ; clk         ; 1.000        ; -0.084     ; 4.108      ;
; -3.190 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[16] ; clk          ; clk         ; 1.000        ; -0.084     ; 4.108      ;
; -3.190 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[17] ; clk          ; clk         ; 1.000        ; -0.084     ; 4.108      ;
; -3.190 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[18] ; clk          ; clk         ; 1.000        ; -0.084     ; 4.108      ;
; -3.190 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[19] ; clk          ; clk         ; 1.000        ; -0.084     ; 4.108      ;
; -3.190 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[20] ; clk          ; clk         ; 1.000        ; -0.084     ; 4.108      ;
; -3.190 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[21] ; clk          ; clk         ; 1.000        ; -0.084     ; 4.108      ;
; -3.190 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[22] ; clk          ; clk         ; 1.000        ; -0.084     ; 4.108      ;
; -3.190 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[23] ; clk          ; clk         ; 1.000        ; -0.084     ; 4.108      ;
; -3.190 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[24] ; clk          ; clk         ; 1.000        ; -0.084     ; 4.108      ;
; -3.190 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[26] ; clk          ; clk         ; 1.000        ; -0.084     ; 4.108      ;
; -3.190 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[27] ; clk          ; clk         ; 1.000        ; -0.084     ; 4.108      ;
; -3.190 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[29] ; clk          ; clk         ; 1.000        ; -0.084     ; 4.108      ;
; -3.190 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[28] ; clk          ; clk         ; 1.000        ; -0.084     ; 4.108      ;
; -3.190 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[31] ; clk          ; clk         ; 1.000        ; -0.084     ; 4.108      ;
; -3.190 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[30] ; clk          ; clk         ; 1.000        ; -0.084     ; 4.108      ;
; -3.187 ; cnt_div:cnt_div_inst|div_counter[30] ; led_drv:led_drv_inst|counter[0]      ; clk          ; clk         ; 1.000        ; -0.071     ; 4.118      ;
; -3.187 ; cnt_div:cnt_div_inst|div_counter[30] ; led_drv:led_drv_inst|counter[1]      ; clk          ; clk         ; 1.000        ; -0.071     ; 4.118      ;
; -3.187 ; cnt_div:cnt_div_inst|div_counter[30] ; led_drv:led_drv_inst|counter[2]      ; clk          ; clk         ; 1.000        ; -0.071     ; 4.118      ;
; -3.187 ; cnt_div:cnt_div_inst|div_counter[30] ; led_drv:led_drv_inst|counter[3]      ; clk          ; clk         ; 1.000        ; -0.071     ; 4.118      ;
; -3.187 ; cnt_div:cnt_div_inst|div_counter[30] ; led_drv:led_drv_inst|counter[4]      ; clk          ; clk         ; 1.000        ; -0.071     ; 4.118      ;
; -3.178 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[31] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.108      ;
; -3.178 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[31] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.108      ;
; -3.178 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[25] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.108      ;
; -3.178 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[25] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.108      ;
; -3.178 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[16] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.108      ;
; -3.178 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[16] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.108      ;
; -3.178 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[17] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.108      ;
; -3.178 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[17] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.108      ;
; -3.178 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[18] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.108      ;
; -3.178 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[18] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.108      ;
; -3.178 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[19] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.108      ;
; -3.178 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[19] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.108      ;
; -3.178 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[20] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.108      ;
; -3.178 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[20] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.108      ;
; -3.178 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[21] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.108      ;
; -3.178 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[21] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.108      ;
; -3.178 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[22] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.108      ;
; -3.178 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[22] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.108      ;
; -3.178 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[23] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.108      ;
; -3.178 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[23] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.108      ;
; -3.178 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[24] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.108      ;
; -3.178 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[24] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.108      ;
; -3.178 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[26] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.108      ;
; -3.178 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[26] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.108      ;
; -3.178 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[27] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.108      ;
; -3.178 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[27] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.108      ;
; -3.178 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[29] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.108      ;
; -3.178 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[29] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.108      ;
; -3.178 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[28] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.108      ;
; -3.178 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[28] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.108      ;
; -3.178 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[30] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.108      ;
; -3.178 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[30] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.108      ;
; -3.145 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[31] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.075      ;
; -3.145 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[25] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.075      ;
; -3.145 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[16] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.075      ;
; -3.145 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[17] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.075      ;
; -3.145 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[18] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.075      ;
; -3.145 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[19] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.075      ;
; -3.145 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[20] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.075      ;
; -3.145 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[21] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.075      ;
; -3.145 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[22] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.075      ;
; -3.145 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[23] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.075      ;
; -3.145 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[24] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.075      ;
; -3.145 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[26] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.075      ;
; -3.145 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[27] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.075      ;
; -3.145 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[29] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.075      ;
; -3.145 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[28] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.075      ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                          ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.599 ; led_drv:led_drv_inst|dint_reg[1]     ; led_rg:led_rg_inst|reg_data[1]       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.866      ;
; 0.600 ; led_drv:led_drv_inst|dint_reg[5]     ; led_rg:led_rg_inst|reg_data[5]       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.867      ;
; 0.600 ; led_drv:led_drv_inst|dint_reg[3]     ; led_rg:led_rg_inst|reg_data[3]       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.867      ;
; 0.601 ; led_drv:led_drv_inst|dint_reg[0]     ; led_rg:led_rg_inst|reg_data[0]       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.868      ;
; 0.602 ; led_drv:led_drv_inst|dint_reg[7]     ; led_rg:led_rg_inst|reg_data[7]       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.869      ;
; 0.691 ; led_drv:led_drv_inst|dint_reg[6]     ; led_rg:led_rg_inst|reg_data[6]       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.958      ;
; 0.705 ; cnt_div:cnt_div_inst|div_counter[3]  ; cnt_div:cnt_div_inst|div_counter[3]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; cnt_div:cnt_div_inst|div_counter[5]  ; cnt_div:cnt_div_inst|div_counter[5]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; cnt_div:cnt_div_inst|div_counter[13] ; cnt_div:cnt_div_inst|div_counter[13] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; cnt_div:cnt_div_inst|div_counter[15] ; cnt_div:cnt_div_inst|div_counter[15] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[19] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; cnt_div:cnt_div_inst|div_counter[21] ; cnt_div:cnt_div_inst|div_counter[21] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; cnt_div:cnt_div_inst|div_counter[29] ; cnt_div:cnt_div_inst|div_counter[29] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; cnt_div:cnt_div_inst|div_counter[11] ; cnt_div:cnt_div_inst|div_counter[11] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; cnt_div:cnt_div_inst|div_counter[17] ; cnt_div:cnt_div_inst|div_counter[17] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; cnt_div:cnt_div_inst|div_counter[27] ; cnt_div:cnt_div_inst|div_counter[27] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; cnt_div:cnt_div_inst|div_counter[1]  ; cnt_div:cnt_div_inst|div_counter[1]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[31] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[22] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; cnt_div:cnt_div_inst|div_counter[6]  ; cnt_div:cnt_div_inst|div_counter[6]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; cnt_div:cnt_div_inst|div_counter[9]  ; cnt_div:cnt_div_inst|div_counter[9]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; cnt_div:cnt_div_inst|div_counter[25] ; cnt_div:cnt_div_inst|div_counter[25] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; cnt_div:cnt_div_inst|div_counter[23] ; cnt_div:cnt_div_inst|div_counter[23] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; cnt_div:cnt_div_inst|div_counter[7]  ; cnt_div:cnt_div_inst|div_counter[7]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; cnt_div:cnt_div_inst|div_counter[16] ; cnt_div:cnt_div_inst|div_counter[16] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; led_drv:led_drv_inst|counter[3]      ; led_drv:led_drv_inst|counter[3]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; led_drv:led_drv_inst|counter[1]      ; led_drv:led_drv_inst|counter[1]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; cnt_div:cnt_div_inst|div_counter[2]  ; cnt_div:cnt_div_inst|div_counter[2]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; cnt_div:cnt_div_inst|div_counter[14] ; cnt_div:cnt_div_inst|div_counter[14] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; cnt_div:cnt_div_inst|div_counter[18] ; cnt_div:cnt_div_inst|div_counter[18] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; led_drv:led_drv_inst|counter[4]      ; led_drv:led_drv_inst|counter[4]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[4]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; cnt_div:cnt_div_inst|div_counter[10] ; cnt_div:cnt_div_inst|div_counter[10] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; cnt_div:cnt_div_inst|div_counter[12] ; cnt_div:cnt_div_inst|div_counter[12] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[20] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; cnt_div:cnt_div_inst|div_counter[26] ; cnt_div:cnt_div_inst|div_counter[26] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; cnt_div:cnt_div_inst|div_counter[28] ; cnt_div:cnt_div_inst|div_counter[28] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[30] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; cnt_div:cnt_div_inst|div_counter[8]  ; cnt_div:cnt_div_inst|div_counter[8]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; cnt_div:cnt_div_inst|div_counter[24] ; cnt_div:cnt_div_inst|div_counter[24] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; led_drv:led_drv_inst|counter[2]      ; led_drv:led_drv_inst|counter[2]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.980      ;
; 0.733 ; cnt_div:cnt_div_inst|div_counter[0]  ; cnt_div:cnt_div_inst|div_counter[0]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.000      ;
; 0.759 ; led_drv:led_drv_inst|counter[0]      ; led_drv:led_drv_inst|counter[0]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.026      ;
; 0.847 ; led_drv:led_drv_inst|dint_reg[4]     ; led_rg:led_rg_inst|reg_data[4]       ; clk          ; clk         ; 0.000        ; 0.073      ; 1.115      ;
; 0.863 ; led_drv:led_drv_inst|dint_reg[2]     ; led_rg:led_rg_inst|reg_data[2]       ; clk          ; clk         ; 0.000        ; 0.073      ; 1.131      ;
; 1.007 ; rst_rg:rst_reg_inst|rst_n_2          ; led_rg:led_rg_inst|reg_data[2]       ; clk          ; clk         ; 0.000        ; 0.069      ; 1.271      ;
; 1.008 ; rst_rg:rst_reg_inst|rst_n_2          ; led_rg:led_rg_inst|reg_data[4]       ; clk          ; clk         ; 0.000        ; 0.069      ; 1.272      ;
; 1.016 ; rst_rg:rst_reg_inst|rst_n_2          ; led_rg:led_rg_inst|reg_data[6]       ; clk          ; clk         ; 0.000        ; 0.068      ; 1.279      ;
; 1.017 ; rst_rg:rst_reg_inst|rst_n_2          ; led_rg:led_rg_inst|reg_data[5]       ; clk          ; clk         ; 0.000        ; 0.068      ; 1.280      ;
; 1.019 ; rst_rg:rst_reg_inst|rst_n_2          ; led_drv:led_drv_inst|counter[4]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.286      ;
; 1.019 ; rst_rg:rst_reg_inst|rst_n_2          ; led_drv:led_drv_inst|counter[3]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.286      ;
; 1.019 ; rst_rg:rst_reg_inst|rst_n_2          ; led_drv:led_drv_inst|counter[2]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.286      ;
; 1.019 ; rst_rg:rst_reg_inst|rst_n_2          ; led_drv:led_drv_inst|counter[1]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.286      ;
; 1.019 ; rst_rg:rst_reg_inst|rst_n_2          ; led_drv:led_drv_inst|counter[0]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.286      ;
; 1.027 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[23] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; cnt_div:cnt_div_inst|div_counter[0]  ; cnt_div:cnt_div_inst|div_counter[1]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; cnt_div:cnt_div_inst|div_counter[5]  ; cnt_div:cnt_div_inst|div_counter[6]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; cnt_div:cnt_div_inst|div_counter[13] ; cnt_div:cnt_div_inst|div_counter[14] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; cnt_div:cnt_div_inst|div_counter[3]  ; cnt_div:cnt_div_inst|div_counter[4]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; cnt_div:cnt_div_inst|div_counter[6]  ; cnt_div:cnt_div_inst|div_counter[7]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.294      ;
; 1.028 ; cnt_div:cnt_div_inst|div_counter[16] ; cnt_div:cnt_div_inst|div_counter[17] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; cnt_div:cnt_div_inst|div_counter[21] ; cnt_div:cnt_div_inst|div_counter[22] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[20] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; cnt_div:cnt_div_inst|div_counter[29] ; cnt_div:cnt_div_inst|div_counter[30] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; cnt_div:cnt_div_inst|div_counter[2]  ; cnt_div:cnt_div_inst|div_counter[3]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; cnt_div:cnt_div_inst|div_counter[14] ; cnt_div:cnt_div_inst|div_counter[15] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; cnt_div:cnt_div_inst|div_counter[11] ; cnt_div:cnt_div_inst|div_counter[12] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.295      ;
; 1.029 ; cnt_div:cnt_div_inst|div_counter[18] ; cnt_div:cnt_div_inst|div_counter[19] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[21] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; cnt_div:cnt_div_inst|div_counter[27] ; cnt_div:cnt_div_inst|div_counter[28] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; cnt_div:cnt_div_inst|div_counter[15] ; cnt_div:cnt_div_inst|div_counter[16] ; clk          ; clk         ; 0.000        ; 0.070      ; 1.294      ;
; 1.029 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[5]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; cnt_div:cnt_div_inst|div_counter[12] ; cnt_div:cnt_div_inst|div_counter[13] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; cnt_div:cnt_div_inst|div_counter[10] ; cnt_div:cnt_div_inst|div_counter[11] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; cnt_div:cnt_div_inst|div_counter[28] ; cnt_div:cnt_div_inst|div_counter[29] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; cnt_div:cnt_div_inst|div_counter[26] ; cnt_div:cnt_div_inst|div_counter[27] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[31] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; cnt_div:cnt_div_inst|div_counter[8]  ; cnt_div:cnt_div_inst|div_counter[9]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.297      ;
; 1.031 ; cnt_div:cnt_div_inst|div_counter[24] ; cnt_div:cnt_div_inst|div_counter[25] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; cnt_div:cnt_div_inst|div_counter[17] ; cnt_div:cnt_div_inst|div_counter[18] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; led_drv:led_drv_inst|counter[2]      ; led_drv:led_drv_inst|counter[3]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; cnt_div:cnt_div_inst|div_counter[1]  ; cnt_div:cnt_div_inst|div_counter[2]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.298      ;
; 1.032 ; cnt_div:cnt_div_inst|div_counter[9]  ; cnt_div:cnt_div_inst|div_counter[10] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.299      ;
; 1.033 ; cnt_div:cnt_div_inst|div_counter[25] ; cnt_div:cnt_div_inst|div_counter[26] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.300      ;
; 1.033 ; cnt_div:cnt_div_inst|div_counter[23] ; cnt_div:cnt_div_inst|div_counter[24] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.300      ;
; 1.033 ; cnt_div:cnt_div_inst|div_counter[7]  ; cnt_div:cnt_div_inst|div_counter[8]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.300      ;
; 1.034 ; led_drv:led_drv_inst|counter[3]      ; led_drv:led_drv_inst|counter[4]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.301      ;
; 1.034 ; led_drv:led_drv_inst|counter[1]      ; led_drv:led_drv_inst|counter[2]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.301      ;
; 1.042 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[24] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.309      ;
; 1.042 ; led_drv:led_drv_inst|counter[0]      ; led_drv:led_drv_inst|dint_reg[5]     ; clk          ; clk         ; 0.000        ; 0.068      ; 1.305      ;
; 1.042 ; cnt_div:cnt_div_inst|div_counter[6]  ; cnt_div:cnt_div_inst|div_counter[8]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.309      ;
; 1.043 ; cnt_div:cnt_div_inst|div_counter[0]  ; cnt_div:cnt_div_inst|div_counter[2]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.310      ;
; 1.044 ; cnt_div:cnt_div_inst|div_counter[16] ; cnt_div:cnt_div_inst|div_counter[18] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.311      ;
; 1.044 ; cnt_div:cnt_div_inst|div_counter[2]  ; cnt_div:cnt_div_inst|div_counter[4]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.311      ;
; 1.045 ; cnt_div:cnt_div_inst|div_counter[18] ; cnt_div:cnt_div_inst|div_counter[20] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.312      ;
; 1.045 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[6]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.312      ;
; 1.045 ; cnt_div:cnt_div_inst|div_counter[12] ; cnt_div:cnt_div_inst|div_counter[14] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.312      ;
; 1.045 ; cnt_div:cnt_div_inst|div_counter[10] ; cnt_div:cnt_div_inst|div_counter[12] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.312      ;
; 1.046 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[22] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.313      ;
; 1.046 ; cnt_div:cnt_div_inst|div_counter[28] ; cnt_div:cnt_div_inst|div_counter[30] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.313      ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -1.022 ; -36.918           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.253 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -74.206                         ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                          ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.022 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[31] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.973      ;
; -1.022 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[25] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.973      ;
; -1.022 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[16] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.973      ;
; -1.022 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[17] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.973      ;
; -1.022 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[18] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.973      ;
; -1.022 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[19] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.973      ;
; -1.022 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[20] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.973      ;
; -1.022 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[21] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.973      ;
; -1.022 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[22] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.973      ;
; -1.022 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[23] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.973      ;
; -1.022 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[24] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.973      ;
; -1.022 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[26] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.973      ;
; -1.022 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[27] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.973      ;
; -1.022 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[29] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.973      ;
; -1.022 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[28] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.973      ;
; -1.022 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[30] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.973      ;
; -0.982 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[31] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.933      ;
; -0.982 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[25] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.933      ;
; -0.982 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[16] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.933      ;
; -0.982 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[17] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.933      ;
; -0.982 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[18] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.933      ;
; -0.982 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[19] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.933      ;
; -0.982 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[20] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.933      ;
; -0.982 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[21] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.933      ;
; -0.982 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[22] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.933      ;
; -0.982 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[23] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.933      ;
; -0.982 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[24] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.933      ;
; -0.982 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[26] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.933      ;
; -0.982 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[27] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.933      ;
; -0.982 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[29] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.933      ;
; -0.982 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[28] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.933      ;
; -0.982 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[30] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.933      ;
; -0.960 ; cnt_div:cnt_div_inst|div_counter[30] ; led_drv:led_drv_inst|counter[0]      ; clk          ; clk         ; 1.000        ; -0.040     ; 1.907      ;
; -0.960 ; cnt_div:cnt_div_inst|div_counter[30] ; led_drv:led_drv_inst|counter[1]      ; clk          ; clk         ; 1.000        ; -0.040     ; 1.907      ;
; -0.960 ; cnt_div:cnt_div_inst|div_counter[30] ; led_drv:led_drv_inst|counter[2]      ; clk          ; clk         ; 1.000        ; -0.040     ; 1.907      ;
; -0.960 ; cnt_div:cnt_div_inst|div_counter[30] ; led_drv:led_drv_inst|counter[3]      ; clk          ; clk         ; 1.000        ; -0.040     ; 1.907      ;
; -0.960 ; cnt_div:cnt_div_inst|div_counter[30] ; led_drv:led_drv_inst|counter[4]      ; clk          ; clk         ; 1.000        ; -0.040     ; 1.907      ;
; -0.945 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[31] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.896      ;
; -0.945 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[25] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.896      ;
; -0.945 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[16] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.896      ;
; -0.945 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[17] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.896      ;
; -0.945 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[18] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.896      ;
; -0.945 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[19] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.896      ;
; -0.945 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[20] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.896      ;
; -0.945 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[21] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.896      ;
; -0.945 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[22] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.896      ;
; -0.945 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[23] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.896      ;
; -0.945 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[24] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.896      ;
; -0.945 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[26] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.896      ;
; -0.945 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[27] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.896      ;
; -0.945 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[29] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.896      ;
; -0.945 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[28] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.896      ;
; -0.945 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[30] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.896      ;
; -0.937 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[31] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.888      ;
; -0.937 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[25] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.888      ;
; -0.937 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[16] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.888      ;
; -0.937 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[17] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.888      ;
; -0.937 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[18] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.888      ;
; -0.937 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[19] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.888      ;
; -0.937 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[20] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.888      ;
; -0.937 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[21] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.888      ;
; -0.937 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[22] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.888      ;
; -0.937 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[23] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.888      ;
; -0.937 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[24] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.888      ;
; -0.937 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[26] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.888      ;
; -0.937 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[27] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.888      ;
; -0.937 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[29] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.888      ;
; -0.937 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[28] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.888      ;
; -0.937 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[30] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.888      ;
; -0.926 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[31] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.877      ;
; -0.926 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[25] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.877      ;
; -0.926 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[16] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.877      ;
; -0.926 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[17] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.877      ;
; -0.926 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[18] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.877      ;
; -0.926 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[19] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.877      ;
; -0.926 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[20] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.877      ;
; -0.926 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[21] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.877      ;
; -0.926 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[22] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.877      ;
; -0.926 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[23] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.877      ;
; -0.926 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[24] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.877      ;
; -0.926 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[26] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.877      ;
; -0.926 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[27] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.877      ;
; -0.926 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[29] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.877      ;
; -0.926 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[28] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.877      ;
; -0.926 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[30] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.877      ;
; -0.920 ; cnt_div:cnt_div_inst|div_counter[19] ; led_drv:led_drv_inst|counter[0]      ; clk          ; clk         ; 1.000        ; -0.040     ; 1.867      ;
; -0.920 ; cnt_div:cnt_div_inst|div_counter[19] ; led_drv:led_drv_inst|counter[1]      ; clk          ; clk         ; 1.000        ; -0.040     ; 1.867      ;
; -0.920 ; cnt_div:cnt_div_inst|div_counter[19] ; led_drv:led_drv_inst|counter[2]      ; clk          ; clk         ; 1.000        ; -0.040     ; 1.867      ;
; -0.920 ; cnt_div:cnt_div_inst|div_counter[19] ; led_drv:led_drv_inst|counter[3]      ; clk          ; clk         ; 1.000        ; -0.040     ; 1.867      ;
; -0.920 ; cnt_div:cnt_div_inst|div_counter[19] ; led_drv:led_drv_inst|counter[4]      ; clk          ; clk         ; 1.000        ; -0.040     ; 1.867      ;
; -0.911 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[25] ; clk          ; clk         ; 1.000        ; -0.043     ; 1.855      ;
; -0.911 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[16] ; clk          ; clk         ; 1.000        ; -0.043     ; 1.855      ;
; -0.911 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[17] ; clk          ; clk         ; 1.000        ; -0.043     ; 1.855      ;
; -0.911 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[18] ; clk          ; clk         ; 1.000        ; -0.043     ; 1.855      ;
; -0.911 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[19] ; clk          ; clk         ; 1.000        ; -0.043     ; 1.855      ;
; -0.911 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[20] ; clk          ; clk         ; 1.000        ; -0.043     ; 1.855      ;
; -0.911 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[21] ; clk          ; clk         ; 1.000        ; -0.043     ; 1.855      ;
; -0.911 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[22] ; clk          ; clk         ; 1.000        ; -0.043     ; 1.855      ;
; -0.911 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[23] ; clk          ; clk         ; 1.000        ; -0.043     ; 1.855      ;
; -0.911 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[24] ; clk          ; clk         ; 1.000        ; -0.043     ; 1.855      ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                          ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.253 ; led_drv:led_drv_inst|dint_reg[1]     ; led_rg:led_rg_inst|reg_data[1]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; led_drv:led_drv_inst|dint_reg[3]     ; led_rg:led_rg_inst|reg_data[3]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; led_drv:led_drv_inst|dint_reg[5]     ; led_rg:led_rg_inst|reg_data[5]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; led_drv:led_drv_inst|dint_reg[0]     ; led_rg:led_rg_inst|reg_data[0]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.375      ;
; 0.256 ; led_drv:led_drv_inst|dint_reg[7]     ; led_rg:led_rg_inst|reg_data[7]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.376      ;
; 0.296 ; led_drv:led_drv_inst|dint_reg[6]     ; led_rg:led_rg_inst|reg_data[6]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.416      ;
; 0.303 ; cnt_div:cnt_div_inst|div_counter[15] ; cnt_div:cnt_div_inst|div_counter[15] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; cnt_div:cnt_div_inst|div_counter[31] ; cnt_div:cnt_div_inst|div_counter[31] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; cnt_div:cnt_div_inst|div_counter[3]  ; cnt_div:cnt_div_inst|div_counter[3]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; cnt_div:cnt_div_inst|div_counter[5]  ; cnt_div:cnt_div_inst|div_counter[5]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; cnt_div:cnt_div_inst|div_counter[13] ; cnt_div:cnt_div_inst|div_counter[13] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; cnt_div:cnt_div_inst|div_counter[17] ; cnt_div:cnt_div_inst|div_counter[17] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[19] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; cnt_div:cnt_div_inst|div_counter[21] ; cnt_div:cnt_div_inst|div_counter[21] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; cnt_div:cnt_div_inst|div_counter[27] ; cnt_div:cnt_div_inst|div_counter[27] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; cnt_div:cnt_div_inst|div_counter[29] ; cnt_div:cnt_div_inst|div_counter[29] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; led_drv:led_drv_inst|counter[4]      ; led_drv:led_drv_inst|counter[4]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; led_drv:led_drv_inst|counter[1]      ; led_drv:led_drv_inst|counter[1]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; cnt_div:cnt_div_inst|div_counter[1]  ; cnt_div:cnt_div_inst|div_counter[1]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; cnt_div:cnt_div_inst|div_counter[6]  ; cnt_div:cnt_div_inst|div_counter[6]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; cnt_div:cnt_div_inst|div_counter[7]  ; cnt_div:cnt_div_inst|div_counter[7]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; cnt_div:cnt_div_inst|div_counter[11] ; cnt_div:cnt_div_inst|div_counter[11] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; cnt_div:cnt_div_inst|div_counter[25] ; cnt_div:cnt_div_inst|div_counter[25] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; cnt_div:cnt_div_inst|div_counter[16] ; cnt_div:cnt_div_inst|div_counter[16] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[22] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; cnt_div:cnt_div_inst|div_counter[23] ; cnt_div:cnt_div_inst|div_counter[23] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; led_drv:led_drv_inst|counter[3]      ; led_drv:led_drv_inst|counter[3]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; cnt_div:cnt_div_inst|div_counter[2]  ; cnt_div:cnt_div_inst|div_counter[2]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; cnt_div:cnt_div_inst|div_counter[8]  ; cnt_div:cnt_div_inst|div_counter[8]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; cnt_div:cnt_div_inst|div_counter[9]  ; cnt_div:cnt_div_inst|div_counter[9]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; cnt_div:cnt_div_inst|div_counter[14] ; cnt_div:cnt_div_inst|div_counter[14] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; cnt_div:cnt_div_inst|div_counter[18] ; cnt_div:cnt_div_inst|div_counter[18] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[20] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; cnt_div:cnt_div_inst|div_counter[24] ; cnt_div:cnt_div_inst|div_counter[24] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[30] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; led_drv:led_drv_inst|counter[2]      ; led_drv:led_drv_inst|counter[2]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[4]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; cnt_div:cnt_div_inst|div_counter[10] ; cnt_div:cnt_div_inst|div_counter[10] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; cnt_div:cnt_div_inst|div_counter[12] ; cnt_div:cnt_div_inst|div_counter[12] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; cnt_div:cnt_div_inst|div_counter[26] ; cnt_div:cnt_div_inst|div_counter[26] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; cnt_div:cnt_div_inst|div_counter[28] ; cnt_div:cnt_div_inst|div_counter[28] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.316 ; cnt_div:cnt_div_inst|div_counter[0]  ; cnt_div:cnt_div_inst|div_counter[0]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.436      ;
; 0.329 ; led_drv:led_drv_inst|counter[0]      ; led_drv:led_drv_inst|counter[0]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.450      ;
; 0.361 ; led_drv:led_drv_inst|dint_reg[4]     ; led_rg:led_rg_inst|reg_data[4]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.482      ;
; 0.374 ; led_drv:led_drv_inst|dint_reg[2]     ; led_rg:led_rg_inst|reg_data[2]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.495      ;
; 0.400 ; rst_rg:rst_reg_inst|rst_n_2          ; led_drv:led_drv_inst|counter[4]      ; clk          ; clk         ; 0.000        ; 0.035      ; 0.519      ;
; 0.400 ; rst_rg:rst_reg_inst|rst_n_2          ; led_drv:led_drv_inst|counter[3]      ; clk          ; clk         ; 0.000        ; 0.035      ; 0.519      ;
; 0.400 ; rst_rg:rst_reg_inst|rst_n_2          ; led_drv:led_drv_inst|counter[2]      ; clk          ; clk         ; 0.000        ; 0.035      ; 0.519      ;
; 0.400 ; rst_rg:rst_reg_inst|rst_n_2          ; led_drv:led_drv_inst|counter[1]      ; clk          ; clk         ; 0.000        ; 0.035      ; 0.519      ;
; 0.400 ; rst_rg:rst_reg_inst|rst_n_2          ; led_drv:led_drv_inst|counter[0]      ; clk          ; clk         ; 0.000        ; 0.035      ; 0.519      ;
; 0.451 ; cnt_div:cnt_div_inst|div_counter[15] ; cnt_div:cnt_div_inst|div_counter[16] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.572      ;
; 0.453 ; cnt_div:cnt_div_inst|div_counter[5]  ; cnt_div:cnt_div_inst|div_counter[6]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; cnt_div:cnt_div_inst|div_counter[13] ; cnt_div:cnt_div_inst|div_counter[14] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; cnt_div:cnt_div_inst|div_counter[3]  ; cnt_div:cnt_div_inst|div_counter[4]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; cnt_div:cnt_div_inst|div_counter[21] ; cnt_div:cnt_div_inst|div_counter[22] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; cnt_div:cnt_div_inst|div_counter[17] ; cnt_div:cnt_div_inst|div_counter[18] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; cnt_div:cnt_div_inst|div_counter[19] ; cnt_div:cnt_div_inst|div_counter[20] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; cnt_div:cnt_div_inst|div_counter[29] ; cnt_div:cnt_div_inst|div_counter[30] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; cnt_div:cnt_div_inst|div_counter[27] ; cnt_div:cnt_div_inst|div_counter[28] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; cnt_div:cnt_div_inst|div_counter[1]  ; cnt_div:cnt_div_inst|div_counter[2]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; cnt_div:cnt_div_inst|div_counter[7]  ; cnt_div:cnt_div_inst|div_counter[8]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; led_drv:led_drv_inst|counter[1]      ; led_drv:led_drv_inst|counter[2]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; cnt_div:cnt_div_inst|div_counter[11] ; cnt_div:cnt_div_inst|div_counter[12] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; cnt_div:cnt_div_inst|div_counter[23] ; cnt_div:cnt_div_inst|div_counter[24] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; cnt_div:cnt_div_inst|div_counter[25] ; cnt_div:cnt_div_inst|div_counter[26] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; led_drv:led_drv_inst|counter[3]      ; led_drv:led_drv_inst|counter[4]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; cnt_div:cnt_div_inst|div_counter[9]  ; cnt_div:cnt_div_inst|div_counter[10] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.575      ;
; 0.460 ; rst_rg:rst_reg_inst|rst_n_2          ; led_rg:led_rg_inst|reg_data[2]       ; clk          ; clk         ; 0.000        ; 0.035      ; 0.579      ;
; 0.461 ; rst_rg:rst_reg_inst|rst_n_2          ; led_rg:led_rg_inst|reg_data[4]       ; clk          ; clk         ; 0.000        ; 0.035      ; 0.580      ;
; 0.463 ; rst_rg:rst_reg_inst|rst_n_2          ; led_rg:led_rg_inst|reg_data[6]       ; clk          ; clk         ; 0.000        ; 0.034      ; 0.581      ;
; 0.463 ; rst_rg:rst_reg_inst|rst_n_2          ; led_rg:led_rg_inst|reg_data[5]       ; clk          ; clk         ; 0.000        ; 0.034      ; 0.581      ;
; 0.463 ; cnt_div:cnt_div_inst|div_counter[0]  ; cnt_div:cnt_div_inst|div_counter[1]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.583      ;
; 0.463 ; cnt_div:cnt_div_inst|div_counter[6]  ; cnt_div:cnt_div_inst|div_counter[7]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; cnt_div:cnt_div_inst|div_counter[16] ; cnt_div:cnt_div_inst|div_counter[17] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[23] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; cnt_div:cnt_div_inst|div_counter[14] ; cnt_div:cnt_div_inst|div_counter[15] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; cnt_div:cnt_div_inst|div_counter[2]  ; cnt_div:cnt_div_inst|div_counter[3]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; cnt_div:cnt_div_inst|div_counter[8]  ; cnt_div:cnt_div_inst|div_counter[9]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; cnt_div:cnt_div_inst|div_counter[30] ; cnt_div:cnt_div_inst|div_counter[31] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; cnt_div:cnt_div_inst|div_counter[18] ; cnt_div:cnt_div_inst|div_counter[19] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[21] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; cnt_div:cnt_div_inst|div_counter[24] ; cnt_div:cnt_div_inst|div_counter[25] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[5]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; cnt_div:cnt_div_inst|div_counter[12] ; cnt_div:cnt_div_inst|div_counter[13] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; cnt_div:cnt_div_inst|div_counter[10] ; cnt_div:cnt_div_inst|div_counter[11] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; led_drv:led_drv_inst|counter[2]      ; led_drv:led_drv_inst|counter[3]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; cnt_div:cnt_div_inst|div_counter[26] ; cnt_div:cnt_div_inst|div_counter[27] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; cnt_div:cnt_div_inst|div_counter[28] ; cnt_div:cnt_div_inst|div_counter[29] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; cnt_div:cnt_div_inst|div_counter[14] ; cnt_div:cnt_div_inst|div_counter[16] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; cnt_div:cnt_div_inst|div_counter[0]  ; cnt_div:cnt_div_inst|div_counter[2]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; cnt_div:cnt_div_inst|div_counter[6]  ; cnt_div:cnt_div_inst|div_counter[8]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; cnt_div:cnt_div_inst|div_counter[16] ; cnt_div:cnt_div_inst|div_counter[18] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; cnt_div:cnt_div_inst|div_counter[22] ; cnt_div:cnt_div_inst|div_counter[24] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; cnt_div:cnt_div_inst|div_counter[2]  ; cnt_div:cnt_div_inst|div_counter[4]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; cnt_div:cnt_div_inst|div_counter[8]  ; cnt_div:cnt_div_inst|div_counter[10] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; cnt_div:cnt_div_inst|div_counter[20] ; cnt_div:cnt_div_inst|div_counter[22] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; cnt_div:cnt_div_inst|div_counter[18] ; cnt_div:cnt_div_inst|div_counter[20] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; cnt_div:cnt_div_inst|div_counter[24] ; cnt_div:cnt_div_inst|div_counter[26] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; cnt_div:cnt_div_inst|div_counter[4]  ; cnt_div:cnt_div_inst|div_counter[6]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; cnt_div:cnt_div_inst|div_counter[12] ; cnt_div:cnt_div_inst|div_counter[14] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.588      ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.707   ; 0.253 ; N/A      ; N/A     ; -3.000              ;
;  clk             ; -3.707   ; 0.253 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -151.378 ; 0.0   ; 0.0      ; 0.0     ; -84.785             ;
;  clk             ; -151.378 ; 0.000 ; N/A      ; N/A     ; -84.785             ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; dout[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dout[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dout[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dout[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dout[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dout[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dout[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dout[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dout[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dout[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dout[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dout[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dout[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dout[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dout[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dout[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dout[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dout[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dout[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dout[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dout[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dout[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dout[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dout[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dout[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 1846     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 1846     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; dout[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; dout[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Dec 09 13:42:48 2024
Info: Command: quartus_sta lab_1s -c lab_1s
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab_1s.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.707
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.707            -151.378 clk 
Info (332146): Worst-case hold slack is 0.642
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.642               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -84.785 clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.349
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.349            -136.817 clk 
Info (332146): Worst-case hold slack is 0.599
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.599               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -84.785 clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.022
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.022             -36.918 clk 
Info (332146): Worst-case hold slack is 0.253
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.253               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -74.206 clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4846 megabytes
    Info: Processing ended: Mon Dec 09 13:42:50 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


