<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/tallguydesi/Dino-Game-128x64-OLED-using-FPGA/impl/gwsynthesis/Functional_60FPS.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/tallguydesi/Dino-Game-128x64-OLED-using-FPGA/src/Functional_60FPS.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/tallguydesi/Dino-Game-128x64-OLED-using-FPGA/src/Functional_60FPS.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Dec 30 15:01:05 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>666</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>529</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>24</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>11</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>frameNumbers[0]</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>driver/frameNumber_0_s1/Q </td>
</tr>
<tr>
<td>3</td>
<td>score_tick</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>score_counter_only/score_clock_s1/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">27.407(MHz)</td>
<td>18</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>frameNumbers[0]</td>
<td>50.000(MHz)</td>
<td>81.546(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>score_tick</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">29.803(MHz)</td>
<td>22</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-118.214</td>
<td>8</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>frameNumbers[0]</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>frameNumbers[0]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>score_tick</td>
<td>Setup</td>
<td>-179.245</td>
<td>14</td>
</tr>
<tr>
<td>score_tick</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-42.793</td>
<td>patternGen/score_8_s3/Q</td>
<td>driver/dataToSend_4_s7/D</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-3.029</td>
<td>65.392</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-42.042</td>
<td>patternGen/score_8_s3/Q</td>
<td>driver/dataToSend_7_s7/D</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-3.029</td>
<td>64.640</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-41.762</td>
<td>patternGen/score_8_s3/Q</td>
<td>driver/dataToSend_1_s7/D</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-3.029</td>
<td>64.361</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-41.552</td>
<td>patternGen/score_8_s3/Q</td>
<td>driver/dataToSend_0_s8/D</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-3.029</td>
<td>64.151</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-41.063</td>
<td>patternGen/score_8_s3/Q</td>
<td>driver/dataToSend_2_s7/D</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-3.029</td>
<td>63.662</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-40.924</td>
<td>patternGen/score_8_s3/Q</td>
<td>driver/dataToSend_3_s7/D</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-3.029</td>
<td>63.522</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-39.626</td>
<td>patternGen/score_8_s3/Q</td>
<td>driver/dataToSend_5_s7/D</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-3.029</td>
<td>62.225</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-38.913</td>
<td>patternGen/score_8_s3/Q</td>
<td>driver/dataToSend_6_s7/D</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-3.029</td>
<td>61.512</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-33.255</td>
<td>patternGen/score_8_s3/Q</td>
<td>patternGen/currentState_0_s0/CE</td>
<td>score_tick:[R]</td>
<td>frameNumbers[0]:[R]</td>
<td>20.000</td>
<td>0.048</td>
<td>53.133</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-33.255</td>
<td>patternGen/score_8_s3/Q</td>
<td>patternGen/currentState_1_s0/CE</td>
<td>score_tick:[R]</td>
<td>frameNumbers[0]:[R]</td>
<td>20.000</td>
<td>0.048</td>
<td>53.133</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-13.554</td>
<td>patternGen/score_8_s3/Q</td>
<td>patternGen/score_11_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>33.154</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-13.536</td>
<td>patternGen/score_8_s3/Q</td>
<td>patternGen/score_7_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>33.136</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-13.357</td>
<td>patternGen/score_8_s3/Q</td>
<td>patternGen/score_8_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>32.957</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-13.146</td>
<td>patternGen/score_8_s3/Q</td>
<td>patternGen/score_13_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>32.746</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-13.134</td>
<td>patternGen/score_8_s3/Q</td>
<td>patternGen/score_4_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>32.734</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-13.021</td>
<td>patternGen/score_8_s3/Q</td>
<td>patternGen/score_5_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>32.621</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-12.986</td>
<td>patternGen/score_8_s3/Q</td>
<td>patternGen/score_10_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>32.586</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-12.951</td>
<td>patternGen/score_8_s3/Q</td>
<td>patternGen/score_1_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>32.551</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-12.848</td>
<td>patternGen/score_8_s3/Q</td>
<td>patternGen/score_6_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>32.448</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-12.823</td>
<td>patternGen/score_8_s3/Q</td>
<td>patternGen/score_9_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>32.423</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-12.641</td>
<td>patternGen/score_8_s3/Q</td>
<td>patternGen/score_3_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>32.241</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-12.616</td>
<td>patternGen/score_8_s3/Q</td>
<td>patternGen/score_12_s4/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>32.216</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-11.987</td>
<td>patternGen/score_8_s3/Q</td>
<td>patternGen/score_2_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>31.587</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-10.647</td>
<td>patternGen/score_8_s3/Q</td>
<td>patternGen/score_0_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>30.247</td>
</tr>
<tr>
<td>25</td>
<td>1.850</td>
<td>driver/frameWaitCounter_8_s0/Q</td>
<td>patternGen/n95_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>18.090</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.967</td>
<td>score_counter_only/n38_s2/I0</td>
<td>score_counter_only/score_clock_s1/D</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>0.374</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.756</td>
<td>driver/n947_s14/I0</td>
<td>driver/frameNumber_0_s1/D</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>1.585</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.448</td>
<td>driver/n947_s14/I0</td>
<td>patternGen/n95_s0/A[0]</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>1.817</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.904</td>
<td>driver/n946_s14/I2</td>
<td>driver/frameNumber_1_s1/D</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>2.437</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.668</td>
<td>driver/n945_s14/I1</td>
<td>driver/frameNumber_2_s1/D</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>2.673</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.666</td>
<td>driver/n946_s14/I2</td>
<td>patternGen/n95_s0/A[1]</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>2.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.360</td>
<td>driver/n945_s14/I1</td>
<td>patternGen/n95_s0/A[2]</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>2.904</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.287</td>
<td>driver/n943_s15/I1</td>
<td>driver/frameNumber_4_s1/D</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>3.054</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.278</td>
<td>driver/n943_s15/I1</td>
<td>driver/frameNumber_5_s1/D</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>3.063</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.176</td>
<td>patternGen/score_13_s3/Q</td>
<td>patternGen/numerics_numerics_0_0_s/AD[9]</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.274</td>
<td>2.282</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.012</td>
<td>driver/n943_s15/I1</td>
<td>patternGen/n95_s0/A[4]</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>3.253</td>
</tr>
<tr>
<td>12</td>
<td>0.133</td>
<td>patternGen/currentState_1_s0/Q</td>
<td>patternGen/n487_s/D</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.293</td>
<td>2.456</td>
</tr>
<tr>
<td>13</td>
<td>0.265</td>
<td>patternGen/score_9_s3/Q</td>
<td>patternGen/numerics_numerics_0_0_s/AD[8]</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.274</td>
<td>2.722</td>
</tr>
<tr>
<td>14</td>
<td>0.265</td>
<td>driver/n943_s15/I1</td>
<td>patternGen/n95_s0/A[5]</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>3.530</td>
</tr>
<tr>
<td>15</td>
<td>0.308</td>
<td>driver/n944_s15/I1</td>
<td>driver/frameNumber_3_s1/D</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>3.649</td>
</tr>
<tr>
<td>16</td>
<td>0.566</td>
<td>driver/dataToSend_0_s3/Q</td>
<td>driver/dataToSend_7_s4/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.578</td>
</tr>
<tr>
<td>17</td>
<td>0.566</td>
<td>driver/dataToSend_0_s3/Q</td>
<td>driver/dataToSend_5_s4/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.578</td>
</tr>
<tr>
<td>18</td>
<td>0.566</td>
<td>driver/dataToSend_0_s3/Q</td>
<td>driver/dataToSend_3_s4/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.578</td>
</tr>
<tr>
<td>19</td>
<td>0.566</td>
<td>driver/dataToSend_0_s3/Q</td>
<td>driver/dataToSend_2_s4/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.578</td>
</tr>
<tr>
<td>20</td>
<td>0.651</td>
<td>driver/n943_s15/I1</td>
<td>driver/frameNumber_7_s1/D</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>3.992</td>
</tr>
<tr>
<td>21</td>
<td>0.690</td>
<td>patternGen/prevFrame_0_s0/D</td>
<td>patternGen/prevFrame_0_s0/D</td>
<td>frameNumbers[0]:[R]</td>
<td>frameNumbers[0]:[R]</td>
<td>0.000</td>
<td>-1.018</td>
<td>1.709</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>jump_inst/jumpCounter_0_s0/Q</td>
<td>jump_inst/jumpCounter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>driver/cs_s4/Q</td>
<td>driver/cs_s4/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>driver/frameWaitCounter_0_s1/Q</td>
<td>driver/frameWaitCounter_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>driver/commandIndex_4_s1/Q</td>
<td>driver/commandIndex_4_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>driver/frameWaitCounter_30_s0</td>
</tr>
<tr>
<td>2</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>driver/frameWaitCounter_29_s0</td>
</tr>
<tr>
<td>3</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>driver/frameWaitCounter_27_s0</td>
</tr>
<tr>
<td>4</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>driver/frameWaitCounter_23_s0</td>
</tr>
<tr>
<td>5</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>driver/frameWaitCounter_15_s0</td>
</tr>
<tr>
<td>6</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>driver/sdin_s0</td>
</tr>
<tr>
<td>7</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>driver/counter_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>jump_inst/jumpCounter_22_s0</td>
</tr>
<tr>
<td>9</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>jump_inst/jumpCounter_23_s0</td>
</tr>
<tr>
<td>10</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>driver/counter_2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-42.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_8_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_4_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C11[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>patternGen/score_8_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_8_s3/Q</td>
</tr>
<tr>
<td>2.905</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>patternGen/score_thousands_1_s55/I2</td>
</tr>
<tr>
<td>3.727</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s55/F</td>
</tr>
<tr>
<td>3.733</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>patternGen/score_thousands_1_s50/I0</td>
</tr>
<tr>
<td>4.832</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s50/F</td>
</tr>
<tr>
<td>4.837</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>patternGen/score_thousands_1_s36/I3</td>
</tr>
<tr>
<td>5.936</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C19[0][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s36/F</td>
</tr>
<tr>
<td>6.745</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>patternGen/score_thousands_1_s28/I3</td>
</tr>
<tr>
<td>7.844</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s28/F</td>
</tr>
<tr>
<td>8.681</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>driver/n971_s89/I0</td>
</tr>
<tr>
<td>9.780</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C22[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s89/F</td>
</tr>
<tr>
<td>10.775</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>driver/n971_s92/I3</td>
</tr>
<tr>
<td>11.577</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">driver/n971_s92/F</td>
</tr>
<tr>
<td>12.000</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>driver/n971_s76/I0</td>
</tr>
<tr>
<td>13.032</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s76/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[3][B]</td>
<td>driver/n971_s57/I1</td>
</tr>
<tr>
<td>14.471</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C24[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s57/F</td>
</tr>
<tr>
<td>16.421</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>driver/n971_s83/I2</td>
</tr>
<tr>
<td>17.047</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">driver/n971_s83/F</td>
</tr>
<tr>
<td>18.341</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[3][B]</td>
<td>driver/n971_s64/I2</td>
</tr>
<tr>
<td>19.163</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C23[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s64/F</td>
</tr>
<tr>
<td>19.973</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>patternGen/n79_s55/I2</td>
</tr>
<tr>
<td>20.598</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s55/F</td>
</tr>
<tr>
<td>21.017</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>patternGen/n79_s42/I3</td>
</tr>
<tr>
<td>22.049</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s42/F</td>
</tr>
<tr>
<td>22.870</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td>patternGen/n79_s104/I0</td>
</tr>
<tr>
<td>23.672</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R13C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s104/F</td>
</tr>
<tr>
<td>24.092</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>patternGen/n79_s24/I2</td>
</tr>
<tr>
<td>25.124</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>26.425</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[3][B]</td>
<td>patternGen/n79_s21/I1</td>
</tr>
<tr>
<td>27.051</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C19[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>28.190</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>patternGen/n79_s20/I0</td>
</tr>
<tr>
<td>28.816</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s20/F</td>
</tr>
<tr>
<td>29.665</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>patternGen/speedFactor_6_s3/I0</td>
</tr>
<tr>
<td>30.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s3/F</td>
</tr>
<tr>
<td>32.557</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/B[6]</td>
</tr>
<tr>
<td>33.063</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n95_s0/DOUT[14]</td>
</tr>
<tr>
<td>34.402</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>patternGen/currentState_1_s71/I3</td>
</tr>
<tr>
<td>35.224</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C12[2][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s71/F</td>
</tr>
<tr>
<td>36.067</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td>patternGen/currentState_1_s93/I0</td>
</tr>
<tr>
<td>37.099</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R18C14[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s93/F</td>
</tr>
<tr>
<td>37.132</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][B]</td>
<td>patternGen/currentState_1_s96/I0</td>
</tr>
<tr>
<td>37.758</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C14[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s96/F</td>
</tr>
<tr>
<td>37.769</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][B]</td>
<td>patternGen/currentState_1_s102/I3</td>
</tr>
<tr>
<td>38.868</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C14[2][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s102/F</td>
</tr>
<tr>
<td>41.962</td>
<td>3.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[3][B]</td>
<td>patternGen/currentState_1_s44/I1</td>
</tr>
<tr>
<td>43.023</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C11[3][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s44/F</td>
</tr>
<tr>
<td>43.448</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[0][B]</td>
<td>patternGen/currentState_1_s56/I1</td>
</tr>
<tr>
<td>44.270</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C11[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s56/F</td>
</tr>
<tr>
<td>44.760</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td>patternGen/currentState_1_s34/I0</td>
</tr>
<tr>
<td>45.859</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C13[3][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s34/F</td>
</tr>
<tr>
<td>46.669</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td>patternGen/currentState_1_s30/I2</td>
</tr>
<tr>
<td>47.491</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C13[3][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s30/F</td>
</tr>
<tr>
<td>48.323</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td>patternGen/currentState_1_s18/I1</td>
</tr>
<tr>
<td>49.384</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s18/F</td>
</tr>
<tr>
<td>49.803</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>patternGen/currentState_1_s9/I1</td>
</tr>
<tr>
<td>50.902</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s9/F</td>
</tr>
<tr>
<td>54.959</td>
<td>4.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>driver/n968_s68/I1</td>
</tr>
<tr>
<td>55.585</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">driver/n968_s68/F</td>
</tr>
<tr>
<td>56.406</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>driver/n968_s53/I2</td>
</tr>
<tr>
<td>57.467</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">driver/n968_s53/F</td>
</tr>
<tr>
<td>57.886</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>driver/n968_s35/I0</td>
</tr>
<tr>
<td>58.985</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">driver/n968_s35/F</td>
</tr>
<tr>
<td>60.459</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>driver/n968_s18/I2</td>
</tr>
<tr>
<td>61.491</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C31[2][B]</td>
<td style=" background: #97FFFF;">driver/n968_s18/F</td>
</tr>
<tr>
<td>62.002</td>
<td>0.510</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>driver/n971_s18/I2</td>
</tr>
<tr>
<td>63.034</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C33[1][A]</td>
<td style=" background: #97FFFF;">driver/n971_s18/F</td>
</tr>
<tr>
<td>64.179</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][A]</td>
<td>driver/n971_s11/I0</td>
</tr>
<tr>
<td>65.211</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][A]</td>
<td style=" background: #97FFFF;">driver/n971_s11/F</td>
</tr>
<tr>
<td>66.015</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>driver/n971_s9/I1</td>
</tr>
<tr>
<td>66.837</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">driver/n971_s9/F</td>
</tr>
<tr>
<td>66.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" font-weight:bold;">driver/dataToSend_4_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>driver/dataToSend_4_s7/CLK</td>
</tr>
<tr>
<td>24.444</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/dataToSend_4_s7</td>
</tr>
<tr>
<td>24.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>driver/dataToSend_4_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>36</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 31.721, 48.509%; route: 33.213, 50.790%; tC2Q: 0.458, 0.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-42.042</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_8_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_7_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C11[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>patternGen/score_8_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_8_s3/Q</td>
</tr>
<tr>
<td>2.905</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>patternGen/score_thousands_1_s55/I2</td>
</tr>
<tr>
<td>3.727</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s55/F</td>
</tr>
<tr>
<td>3.733</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>patternGen/score_thousands_1_s50/I0</td>
</tr>
<tr>
<td>4.832</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s50/F</td>
</tr>
<tr>
<td>4.837</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>patternGen/score_thousands_1_s36/I3</td>
</tr>
<tr>
<td>5.936</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C19[0][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s36/F</td>
</tr>
<tr>
<td>6.745</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>patternGen/score_thousands_1_s28/I3</td>
</tr>
<tr>
<td>7.844</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s28/F</td>
</tr>
<tr>
<td>8.681</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>driver/n971_s89/I0</td>
</tr>
<tr>
<td>9.780</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C22[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s89/F</td>
</tr>
<tr>
<td>10.775</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>driver/n971_s92/I3</td>
</tr>
<tr>
<td>11.577</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">driver/n971_s92/F</td>
</tr>
<tr>
<td>12.000</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>driver/n971_s76/I0</td>
</tr>
<tr>
<td>13.032</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s76/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[3][B]</td>
<td>driver/n971_s57/I1</td>
</tr>
<tr>
<td>14.471</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C24[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s57/F</td>
</tr>
<tr>
<td>16.421</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>driver/n971_s83/I2</td>
</tr>
<tr>
<td>17.047</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">driver/n971_s83/F</td>
</tr>
<tr>
<td>18.341</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[3][B]</td>
<td>driver/n971_s64/I2</td>
</tr>
<tr>
<td>19.163</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C23[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s64/F</td>
</tr>
<tr>
<td>19.973</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>patternGen/n79_s55/I2</td>
</tr>
<tr>
<td>20.598</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s55/F</td>
</tr>
<tr>
<td>21.017</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>patternGen/n79_s42/I3</td>
</tr>
<tr>
<td>22.049</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s42/F</td>
</tr>
<tr>
<td>22.870</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td>patternGen/n79_s104/I0</td>
</tr>
<tr>
<td>23.672</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R13C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s104/F</td>
</tr>
<tr>
<td>24.092</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>patternGen/n79_s24/I2</td>
</tr>
<tr>
<td>25.124</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>26.425</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[3][B]</td>
<td>patternGen/n79_s21/I1</td>
</tr>
<tr>
<td>27.051</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C19[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>28.190</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>patternGen/n79_s20/I0</td>
</tr>
<tr>
<td>28.816</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s20/F</td>
</tr>
<tr>
<td>29.665</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>patternGen/speedFactor_6_s3/I0</td>
</tr>
<tr>
<td>30.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s3/F</td>
</tr>
<tr>
<td>32.557</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/B[6]</td>
</tr>
<tr>
<td>33.063</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n95_s0/DOUT[14]</td>
</tr>
<tr>
<td>34.402</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>patternGen/currentState_1_s71/I3</td>
</tr>
<tr>
<td>35.224</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C12[2][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s71/F</td>
</tr>
<tr>
<td>36.067</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td>patternGen/currentState_1_s93/I0</td>
</tr>
<tr>
<td>37.099</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R18C14[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s93/F</td>
</tr>
<tr>
<td>37.132</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][B]</td>
<td>patternGen/currentState_1_s96/I0</td>
</tr>
<tr>
<td>37.758</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C14[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s96/F</td>
</tr>
<tr>
<td>37.769</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][B]</td>
<td>patternGen/currentState_1_s102/I3</td>
</tr>
<tr>
<td>38.868</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C14[2][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s102/F</td>
</tr>
<tr>
<td>41.962</td>
<td>3.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[3][B]</td>
<td>patternGen/currentState_1_s44/I1</td>
</tr>
<tr>
<td>43.023</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C11[3][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s44/F</td>
</tr>
<tr>
<td>43.448</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[0][B]</td>
<td>patternGen/currentState_1_s56/I1</td>
</tr>
<tr>
<td>44.270</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C11[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s56/F</td>
</tr>
<tr>
<td>44.760</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td>patternGen/currentState_1_s34/I0</td>
</tr>
<tr>
<td>45.859</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C13[3][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s34/F</td>
</tr>
<tr>
<td>46.669</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td>patternGen/currentState_1_s30/I2</td>
</tr>
<tr>
<td>47.491</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C13[3][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s30/F</td>
</tr>
<tr>
<td>48.323</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td>patternGen/currentState_1_s18/I1</td>
</tr>
<tr>
<td>49.384</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s18/F</td>
</tr>
<tr>
<td>49.803</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>patternGen/currentState_1_s9/I1</td>
</tr>
<tr>
<td>50.902</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s9/F</td>
</tr>
<tr>
<td>54.959</td>
<td>4.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>driver/n968_s68/I1</td>
</tr>
<tr>
<td>55.585</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">driver/n968_s68/F</td>
</tr>
<tr>
<td>56.406</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>driver/n968_s53/I2</td>
</tr>
<tr>
<td>57.467</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">driver/n968_s53/F</td>
</tr>
<tr>
<td>57.886</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>driver/n968_s35/I0</td>
</tr>
<tr>
<td>58.985</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">driver/n968_s35/F</td>
</tr>
<tr>
<td>60.459</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>driver/n968_s18/I2</td>
</tr>
<tr>
<td>61.491</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C31[2][B]</td>
<td style=" background: #97FFFF;">driver/n968_s18/F</td>
</tr>
<tr>
<td>62.971</td>
<td>1.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>driver/n968_s17/I2</td>
</tr>
<tr>
<td>63.997</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td style=" background: #97FFFF;">driver/n968_s17/F</td>
</tr>
<tr>
<td>64.416</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td>driver/n968_s10/I3</td>
</tr>
<tr>
<td>65.041</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td style=" background: #97FFFF;">driver/n968_s10/F</td>
</tr>
<tr>
<td>65.459</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[1][B]</td>
<td>driver/n968_s9/I0</td>
</tr>
<tr>
<td>66.085</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C30[1][B]</td>
<td style=" background: #97FFFF;">driver/n968_s9/F</td>
</tr>
<tr>
<td>66.085</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[1][B]</td>
<td style=" font-weight:bold;">driver/dataToSend_7_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[1][B]</td>
<td>driver/dataToSend_7_s7/CLK</td>
</tr>
<tr>
<td>24.444</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/dataToSend_7_s7</td>
</tr>
<tr>
<td>24.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C30[1][B]</td>
<td>driver/dataToSend_7_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>36</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 31.112, 48.131%; route: 33.070, 51.160%; tC2Q: 0.458, 0.709%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-41.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_8_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_1_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C11[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>patternGen/score_8_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_8_s3/Q</td>
</tr>
<tr>
<td>2.905</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>patternGen/score_thousands_1_s55/I2</td>
</tr>
<tr>
<td>3.727</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s55/F</td>
</tr>
<tr>
<td>3.733</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>patternGen/score_thousands_1_s50/I0</td>
</tr>
<tr>
<td>4.832</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s50/F</td>
</tr>
<tr>
<td>4.837</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>patternGen/score_thousands_1_s36/I3</td>
</tr>
<tr>
<td>5.936</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C19[0][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s36/F</td>
</tr>
<tr>
<td>6.745</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>patternGen/score_thousands_1_s28/I3</td>
</tr>
<tr>
<td>7.844</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s28/F</td>
</tr>
<tr>
<td>8.681</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>driver/n971_s89/I0</td>
</tr>
<tr>
<td>9.780</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C22[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s89/F</td>
</tr>
<tr>
<td>10.775</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>driver/n971_s92/I3</td>
</tr>
<tr>
<td>11.577</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">driver/n971_s92/F</td>
</tr>
<tr>
<td>12.000</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>driver/n971_s76/I0</td>
</tr>
<tr>
<td>13.032</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s76/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[3][B]</td>
<td>driver/n971_s57/I1</td>
</tr>
<tr>
<td>14.471</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C24[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s57/F</td>
</tr>
<tr>
<td>16.421</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>driver/n971_s83/I2</td>
</tr>
<tr>
<td>17.047</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">driver/n971_s83/F</td>
</tr>
<tr>
<td>18.341</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[3][B]</td>
<td>driver/n971_s64/I2</td>
</tr>
<tr>
<td>19.163</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C23[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s64/F</td>
</tr>
<tr>
<td>19.973</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>patternGen/n79_s55/I2</td>
</tr>
<tr>
<td>20.598</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s55/F</td>
</tr>
<tr>
<td>21.017</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>patternGen/n79_s42/I3</td>
</tr>
<tr>
<td>22.049</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s42/F</td>
</tr>
<tr>
<td>22.870</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td>patternGen/n79_s104/I0</td>
</tr>
<tr>
<td>23.672</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R13C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s104/F</td>
</tr>
<tr>
<td>24.092</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>patternGen/n79_s24/I2</td>
</tr>
<tr>
<td>25.124</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>26.425</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[3][B]</td>
<td>patternGen/n79_s21/I1</td>
</tr>
<tr>
<td>27.051</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C19[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>28.190</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>patternGen/n79_s20/I0</td>
</tr>
<tr>
<td>28.816</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s20/F</td>
</tr>
<tr>
<td>29.665</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>patternGen/speedFactor_6_s3/I0</td>
</tr>
<tr>
<td>30.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s3/F</td>
</tr>
<tr>
<td>32.557</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/B[6]</td>
</tr>
<tr>
<td>33.063</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n95_s0/DOUT[14]</td>
</tr>
<tr>
<td>34.402</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>patternGen/currentState_1_s71/I3</td>
</tr>
<tr>
<td>35.224</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C12[2][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s71/F</td>
</tr>
<tr>
<td>36.067</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td>patternGen/currentState_1_s93/I0</td>
</tr>
<tr>
<td>37.099</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R18C14[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s93/F</td>
</tr>
<tr>
<td>37.132</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][B]</td>
<td>patternGen/currentState_1_s96/I0</td>
</tr>
<tr>
<td>37.758</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C14[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s96/F</td>
</tr>
<tr>
<td>37.769</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][B]</td>
<td>patternGen/currentState_1_s102/I3</td>
</tr>
<tr>
<td>38.868</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C14[2][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s102/F</td>
</tr>
<tr>
<td>41.962</td>
<td>3.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[3][B]</td>
<td>patternGen/currentState_1_s44/I1</td>
</tr>
<tr>
<td>43.023</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C11[3][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s44/F</td>
</tr>
<tr>
<td>43.448</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[0][B]</td>
<td>patternGen/currentState_1_s56/I1</td>
</tr>
<tr>
<td>44.270</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C11[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s56/F</td>
</tr>
<tr>
<td>44.760</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td>patternGen/currentState_1_s34/I0</td>
</tr>
<tr>
<td>45.859</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C13[3][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s34/F</td>
</tr>
<tr>
<td>46.669</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td>patternGen/currentState_1_s30/I2</td>
</tr>
<tr>
<td>47.491</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C13[3][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s30/F</td>
</tr>
<tr>
<td>48.323</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td>patternGen/currentState_1_s18/I1</td>
</tr>
<tr>
<td>49.384</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s18/F</td>
</tr>
<tr>
<td>49.803</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>patternGen/currentState_1_s9/I1</td>
</tr>
<tr>
<td>50.902</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s9/F</td>
</tr>
<tr>
<td>54.959</td>
<td>4.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>driver/n968_s68/I1</td>
</tr>
<tr>
<td>55.585</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">driver/n968_s68/F</td>
</tr>
<tr>
<td>56.406</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>driver/n968_s53/I2</td>
</tr>
<tr>
<td>57.467</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">driver/n968_s53/F</td>
</tr>
<tr>
<td>57.886</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>driver/n968_s35/I0</td>
</tr>
<tr>
<td>58.985</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">driver/n968_s35/F</td>
</tr>
<tr>
<td>60.459</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>driver/n968_s18/I2</td>
</tr>
<tr>
<td>61.491</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C31[2][B]</td>
<td style=" background: #97FFFF;">driver/n968_s18/F</td>
</tr>
<tr>
<td>62.006</td>
<td>0.515</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>driver/n974_s21/I3</td>
</tr>
<tr>
<td>63.067</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">driver/n974_s21/F</td>
</tr>
<tr>
<td>63.486</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>driver/n974_s12/I2</td>
</tr>
<tr>
<td>64.288</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td style=" background: #97FFFF;">driver/n974_s12/F</td>
</tr>
<tr>
<td>64.707</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>driver/n974_s9/I2</td>
</tr>
<tr>
<td>65.806</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td style=" background: #97FFFF;">driver/n974_s9/F</td>
</tr>
<tr>
<td>65.806</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td style=" font-weight:bold;">driver/dataToSend_1_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>driver/dataToSend_1_s7/CLK</td>
</tr>
<tr>
<td>24.444</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/dataToSend_1_s7</td>
</tr>
<tr>
<td>24.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>driver/dataToSend_1_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>36</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 31.797, 49.404%; route: 32.106, 49.884%; tC2Q: 0.458, 0.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-41.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_8_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C11[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>patternGen/score_8_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_8_s3/Q</td>
</tr>
<tr>
<td>2.905</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>patternGen/score_thousands_1_s55/I2</td>
</tr>
<tr>
<td>3.727</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s55/F</td>
</tr>
<tr>
<td>3.733</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>patternGen/score_thousands_1_s50/I0</td>
</tr>
<tr>
<td>4.832</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s50/F</td>
</tr>
<tr>
<td>4.837</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>patternGen/score_thousands_1_s36/I3</td>
</tr>
<tr>
<td>5.936</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C19[0][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s36/F</td>
</tr>
<tr>
<td>6.745</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>patternGen/score_thousands_1_s28/I3</td>
</tr>
<tr>
<td>7.844</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s28/F</td>
</tr>
<tr>
<td>8.681</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>driver/n971_s89/I0</td>
</tr>
<tr>
<td>9.780</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C22[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s89/F</td>
</tr>
<tr>
<td>10.775</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>driver/n971_s92/I3</td>
</tr>
<tr>
<td>11.577</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">driver/n971_s92/F</td>
</tr>
<tr>
<td>12.000</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>driver/n971_s76/I0</td>
</tr>
<tr>
<td>13.032</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s76/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[3][B]</td>
<td>driver/n971_s57/I1</td>
</tr>
<tr>
<td>14.471</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C24[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s57/F</td>
</tr>
<tr>
<td>16.421</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>driver/n971_s83/I2</td>
</tr>
<tr>
<td>17.047</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">driver/n971_s83/F</td>
</tr>
<tr>
<td>18.341</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[3][B]</td>
<td>driver/n971_s64/I2</td>
</tr>
<tr>
<td>19.163</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C23[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s64/F</td>
</tr>
<tr>
<td>19.973</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>patternGen/n79_s55/I2</td>
</tr>
<tr>
<td>20.598</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s55/F</td>
</tr>
<tr>
<td>21.017</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>patternGen/n79_s42/I3</td>
</tr>
<tr>
<td>22.049</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s42/F</td>
</tr>
<tr>
<td>22.870</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td>patternGen/n79_s104/I0</td>
</tr>
<tr>
<td>23.672</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R13C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s104/F</td>
</tr>
<tr>
<td>24.092</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>patternGen/n79_s24/I2</td>
</tr>
<tr>
<td>25.124</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>26.425</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[3][B]</td>
<td>patternGen/n79_s21/I1</td>
</tr>
<tr>
<td>27.051</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C19[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>28.190</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>patternGen/n79_s20/I0</td>
</tr>
<tr>
<td>28.816</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s20/F</td>
</tr>
<tr>
<td>29.665</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>patternGen/speedFactor_6_s3/I0</td>
</tr>
<tr>
<td>30.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s3/F</td>
</tr>
<tr>
<td>32.557</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/B[6]</td>
</tr>
<tr>
<td>33.063</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n95_s0/DOUT[14]</td>
</tr>
<tr>
<td>34.402</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>patternGen/currentState_1_s71/I3</td>
</tr>
<tr>
<td>35.224</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C12[2][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s71/F</td>
</tr>
<tr>
<td>36.067</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td>patternGen/currentState_1_s93/I0</td>
</tr>
<tr>
<td>37.099</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R18C14[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s93/F</td>
</tr>
<tr>
<td>37.132</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][B]</td>
<td>patternGen/currentState_1_s96/I0</td>
</tr>
<tr>
<td>37.758</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C14[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s96/F</td>
</tr>
<tr>
<td>37.769</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][B]</td>
<td>patternGen/currentState_1_s102/I3</td>
</tr>
<tr>
<td>38.868</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C14[2][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s102/F</td>
</tr>
<tr>
<td>41.962</td>
<td>3.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[3][B]</td>
<td>patternGen/currentState_1_s44/I1</td>
</tr>
<tr>
<td>43.023</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C11[3][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s44/F</td>
</tr>
<tr>
<td>43.448</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[0][B]</td>
<td>patternGen/currentState_1_s56/I1</td>
</tr>
<tr>
<td>44.270</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C11[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s56/F</td>
</tr>
<tr>
<td>44.760</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td>patternGen/currentState_1_s34/I0</td>
</tr>
<tr>
<td>45.859</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C13[3][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s34/F</td>
</tr>
<tr>
<td>46.669</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td>patternGen/currentState_1_s30/I2</td>
</tr>
<tr>
<td>47.491</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C13[3][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s30/F</td>
</tr>
<tr>
<td>48.323</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td>patternGen/currentState_1_s18/I1</td>
</tr>
<tr>
<td>49.384</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s18/F</td>
</tr>
<tr>
<td>49.803</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>patternGen/currentState_1_s9/I1</td>
</tr>
<tr>
<td>50.902</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s9/F</td>
</tr>
<tr>
<td>54.959</td>
<td>4.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>driver/n968_s68/I1</td>
</tr>
<tr>
<td>55.585</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">driver/n968_s68/F</td>
</tr>
<tr>
<td>56.406</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>driver/n968_s53/I2</td>
</tr>
<tr>
<td>57.467</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">driver/n968_s53/F</td>
</tr>
<tr>
<td>57.886</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>driver/n968_s35/I0</td>
</tr>
<tr>
<td>58.985</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">driver/n968_s35/F</td>
</tr>
<tr>
<td>60.459</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>driver/n968_s18/I2</td>
</tr>
<tr>
<td>61.491</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C31[2][B]</td>
<td style=" background: #97FFFF;">driver/n968_s18/F</td>
</tr>
<tr>
<td>63.460</td>
<td>1.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td>driver/n975_s12/I0</td>
</tr>
<tr>
<td>64.559</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td style=" background: #97FFFF;">driver/n975_s12/F</td>
</tr>
<tr>
<td>64.564</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>driver/n975_s9/I2</td>
</tr>
<tr>
<td>65.596</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">driver/n975_s9/F</td>
</tr>
<tr>
<td>65.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">driver/dataToSend_0_s8/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>driver/dataToSend_0_s8/CLK</td>
</tr>
<tr>
<td>24.444</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/dataToSend_0_s8</td>
</tr>
<tr>
<td>24.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>driver/dataToSend_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>35</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 30.966, 48.270%; route: 32.727, 51.015%; tC2Q: 0.458, 0.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-41.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.107</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_8_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_2_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C11[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>patternGen/score_8_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_8_s3/Q</td>
</tr>
<tr>
<td>2.905</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>patternGen/score_thousands_1_s55/I2</td>
</tr>
<tr>
<td>3.727</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s55/F</td>
</tr>
<tr>
<td>3.733</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>patternGen/score_thousands_1_s50/I0</td>
</tr>
<tr>
<td>4.832</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s50/F</td>
</tr>
<tr>
<td>4.837</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>patternGen/score_thousands_1_s36/I3</td>
</tr>
<tr>
<td>5.936</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C19[0][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s36/F</td>
</tr>
<tr>
<td>6.745</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>patternGen/score_thousands_1_s28/I3</td>
</tr>
<tr>
<td>7.844</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s28/F</td>
</tr>
<tr>
<td>8.681</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>driver/n971_s89/I0</td>
</tr>
<tr>
<td>9.780</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C22[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s89/F</td>
</tr>
<tr>
<td>10.775</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>driver/n971_s92/I3</td>
</tr>
<tr>
<td>11.577</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">driver/n971_s92/F</td>
</tr>
<tr>
<td>12.000</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>driver/n971_s76/I0</td>
</tr>
<tr>
<td>13.032</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s76/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[3][B]</td>
<td>driver/n971_s57/I1</td>
</tr>
<tr>
<td>14.471</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C24[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s57/F</td>
</tr>
<tr>
<td>16.421</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>driver/n971_s83/I2</td>
</tr>
<tr>
<td>17.047</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">driver/n971_s83/F</td>
</tr>
<tr>
<td>18.341</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[3][B]</td>
<td>driver/n971_s64/I2</td>
</tr>
<tr>
<td>19.163</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C23[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s64/F</td>
</tr>
<tr>
<td>19.973</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>patternGen/n79_s55/I2</td>
</tr>
<tr>
<td>20.598</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s55/F</td>
</tr>
<tr>
<td>21.017</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>patternGen/n79_s42/I3</td>
</tr>
<tr>
<td>22.049</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s42/F</td>
</tr>
<tr>
<td>22.870</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td>patternGen/n79_s104/I0</td>
</tr>
<tr>
<td>23.672</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R13C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s104/F</td>
</tr>
<tr>
<td>24.092</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>patternGen/n79_s24/I2</td>
</tr>
<tr>
<td>25.124</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>26.425</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[3][B]</td>
<td>patternGen/n79_s21/I1</td>
</tr>
<tr>
<td>27.051</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C19[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>28.190</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>patternGen/n79_s20/I0</td>
</tr>
<tr>
<td>28.816</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s20/F</td>
</tr>
<tr>
<td>29.665</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>patternGen/speedFactor_6_s3/I0</td>
</tr>
<tr>
<td>30.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s3/F</td>
</tr>
<tr>
<td>32.557</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/B[6]</td>
</tr>
<tr>
<td>33.063</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n95_s0/DOUT[14]</td>
</tr>
<tr>
<td>34.402</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>patternGen/currentState_1_s71/I3</td>
</tr>
<tr>
<td>35.224</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C12[2][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s71/F</td>
</tr>
<tr>
<td>36.067</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td>patternGen/currentState_1_s93/I0</td>
</tr>
<tr>
<td>37.099</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R18C14[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s93/F</td>
</tr>
<tr>
<td>37.132</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][B]</td>
<td>patternGen/currentState_1_s96/I0</td>
</tr>
<tr>
<td>37.758</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C14[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s96/F</td>
</tr>
<tr>
<td>37.769</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][B]</td>
<td>patternGen/currentState_1_s102/I3</td>
</tr>
<tr>
<td>38.868</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C14[2][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s102/F</td>
</tr>
<tr>
<td>41.962</td>
<td>3.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[3][B]</td>
<td>patternGen/currentState_1_s44/I1</td>
</tr>
<tr>
<td>43.023</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C11[3][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s44/F</td>
</tr>
<tr>
<td>43.448</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[0][B]</td>
<td>patternGen/currentState_1_s56/I1</td>
</tr>
<tr>
<td>44.270</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C11[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s56/F</td>
</tr>
<tr>
<td>44.760</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td>patternGen/currentState_1_s34/I0</td>
</tr>
<tr>
<td>45.859</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C13[3][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s34/F</td>
</tr>
<tr>
<td>46.669</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td>patternGen/currentState_1_s30/I2</td>
</tr>
<tr>
<td>47.491</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C13[3][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s30/F</td>
</tr>
<tr>
<td>48.323</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td>patternGen/currentState_1_s18/I1</td>
</tr>
<tr>
<td>49.384</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s18/F</td>
</tr>
<tr>
<td>49.803</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>patternGen/currentState_1_s9/I1</td>
</tr>
<tr>
<td>50.902</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s9/F</td>
</tr>
<tr>
<td>54.959</td>
<td>4.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>driver/n968_s68/I1</td>
</tr>
<tr>
<td>55.585</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">driver/n968_s68/F</td>
</tr>
<tr>
<td>56.406</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>driver/n968_s53/I2</td>
</tr>
<tr>
<td>57.467</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">driver/n968_s53/F</td>
</tr>
<tr>
<td>57.886</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>driver/n968_s35/I0</td>
</tr>
<tr>
<td>58.985</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">driver/n968_s35/F</td>
</tr>
<tr>
<td>60.459</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>driver/n968_s18/I2</td>
</tr>
<tr>
<td>61.491</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C31[2][B]</td>
<td style=" background: #97FFFF;">driver/n968_s18/F</td>
</tr>
<tr>
<td>62.971</td>
<td>1.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][B]</td>
<td>driver/n973_s12/I2</td>
</tr>
<tr>
<td>64.070</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][B]</td>
<td style=" background: #97FFFF;">driver/n973_s12/F</td>
</tr>
<tr>
<td>64.075</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td>driver/n973_s9/I2</td>
</tr>
<tr>
<td>65.107</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">driver/n973_s9/F</td>
</tr>
<tr>
<td>65.107</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" font-weight:bold;">driver/dataToSend_2_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td>driver/dataToSend_2_s7/CLK</td>
</tr>
<tr>
<td>24.444</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/dataToSend_2_s7</td>
</tr>
<tr>
<td>24.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C35[1][A]</td>
<td>driver/dataToSend_2_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>35</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 30.966, 48.641%; route: 32.238, 50.639%; tC2Q: 0.458, 0.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-40.924</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>64.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_8_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_3_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C11[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>patternGen/score_8_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_8_s3/Q</td>
</tr>
<tr>
<td>2.905</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>patternGen/score_thousands_1_s55/I2</td>
</tr>
<tr>
<td>3.727</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s55/F</td>
</tr>
<tr>
<td>3.733</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>patternGen/score_thousands_1_s50/I0</td>
</tr>
<tr>
<td>4.832</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s50/F</td>
</tr>
<tr>
<td>4.837</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>patternGen/score_thousands_1_s36/I3</td>
</tr>
<tr>
<td>5.936</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C19[0][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s36/F</td>
</tr>
<tr>
<td>6.745</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>patternGen/score_thousands_1_s28/I3</td>
</tr>
<tr>
<td>7.844</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s28/F</td>
</tr>
<tr>
<td>8.681</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>driver/n971_s89/I0</td>
</tr>
<tr>
<td>9.780</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C22[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s89/F</td>
</tr>
<tr>
<td>10.775</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>driver/n971_s92/I3</td>
</tr>
<tr>
<td>11.577</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">driver/n971_s92/F</td>
</tr>
<tr>
<td>12.000</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>driver/n971_s76/I0</td>
</tr>
<tr>
<td>13.032</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s76/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[3][B]</td>
<td>driver/n971_s57/I1</td>
</tr>
<tr>
<td>14.471</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C24[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s57/F</td>
</tr>
<tr>
<td>16.421</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>driver/n971_s83/I2</td>
</tr>
<tr>
<td>17.047</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">driver/n971_s83/F</td>
</tr>
<tr>
<td>18.341</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[3][B]</td>
<td>driver/n971_s64/I2</td>
</tr>
<tr>
<td>19.163</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C23[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s64/F</td>
</tr>
<tr>
<td>19.973</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>patternGen/n79_s55/I2</td>
</tr>
<tr>
<td>20.598</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s55/F</td>
</tr>
<tr>
<td>21.017</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>patternGen/n79_s42/I3</td>
</tr>
<tr>
<td>22.049</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s42/F</td>
</tr>
<tr>
<td>22.870</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td>patternGen/n79_s104/I0</td>
</tr>
<tr>
<td>23.672</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R13C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s104/F</td>
</tr>
<tr>
<td>24.092</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>patternGen/n79_s24/I2</td>
</tr>
<tr>
<td>25.124</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>26.425</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[3][B]</td>
<td>patternGen/n79_s21/I1</td>
</tr>
<tr>
<td>27.051</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C19[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>28.190</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>patternGen/n79_s20/I0</td>
</tr>
<tr>
<td>28.816</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s20/F</td>
</tr>
<tr>
<td>29.665</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>patternGen/speedFactor_6_s3/I0</td>
</tr>
<tr>
<td>30.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s3/F</td>
</tr>
<tr>
<td>32.557</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/B[6]</td>
</tr>
<tr>
<td>33.063</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n95_s0/DOUT[14]</td>
</tr>
<tr>
<td>34.402</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>patternGen/currentState_1_s71/I3</td>
</tr>
<tr>
<td>35.224</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C12[2][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s71/F</td>
</tr>
<tr>
<td>36.067</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td>patternGen/currentState_1_s93/I0</td>
</tr>
<tr>
<td>37.099</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R18C14[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s93/F</td>
</tr>
<tr>
<td>37.132</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][B]</td>
<td>patternGen/currentState_1_s96/I0</td>
</tr>
<tr>
<td>37.758</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C14[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s96/F</td>
</tr>
<tr>
<td>37.769</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][B]</td>
<td>patternGen/currentState_1_s102/I3</td>
</tr>
<tr>
<td>38.868</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C14[2][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s102/F</td>
</tr>
<tr>
<td>41.962</td>
<td>3.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[3][B]</td>
<td>patternGen/currentState_1_s44/I1</td>
</tr>
<tr>
<td>43.023</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C11[3][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s44/F</td>
</tr>
<tr>
<td>43.448</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[0][B]</td>
<td>patternGen/currentState_1_s56/I1</td>
</tr>
<tr>
<td>44.270</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C11[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s56/F</td>
</tr>
<tr>
<td>44.760</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td>patternGen/currentState_1_s34/I0</td>
</tr>
<tr>
<td>45.859</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C13[3][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s34/F</td>
</tr>
<tr>
<td>46.669</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td>patternGen/currentState_1_s30/I2</td>
</tr>
<tr>
<td>47.491</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C13[3][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s30/F</td>
</tr>
<tr>
<td>48.323</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td>patternGen/currentState_1_s18/I1</td>
</tr>
<tr>
<td>49.384</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s18/F</td>
</tr>
<tr>
<td>49.803</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>patternGen/currentState_1_s9/I1</td>
</tr>
<tr>
<td>50.902</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s9/F</td>
</tr>
<tr>
<td>54.959</td>
<td>4.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>driver/n968_s68/I1</td>
</tr>
<tr>
<td>55.585</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">driver/n968_s68/F</td>
</tr>
<tr>
<td>56.406</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>driver/n968_s53/I2</td>
</tr>
<tr>
<td>57.467</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">driver/n968_s53/F</td>
</tr>
<tr>
<td>57.886</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>driver/n968_s35/I0</td>
</tr>
<tr>
<td>58.985</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">driver/n968_s35/F</td>
</tr>
<tr>
<td>60.459</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>driver/n968_s18/I2</td>
</tr>
<tr>
<td>61.491</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C31[2][B]</td>
<td style=" background: #97FFFF;">driver/n968_s18/F</td>
</tr>
<tr>
<td>62.491</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][B]</td>
<td>driver/n972_s12/I1</td>
</tr>
<tr>
<td>63.517</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C33[3][B]</td>
<td style=" background: #97FFFF;">driver/n972_s12/F</td>
</tr>
<tr>
<td>63.936</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td>driver/n972_s9/I2</td>
</tr>
<tr>
<td>64.968</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">driver/n972_s9/F</td>
</tr>
<tr>
<td>64.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td style=" font-weight:bold;">driver/dataToSend_3_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td>driver/dataToSend_3_s7/CLK</td>
</tr>
<tr>
<td>24.444</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/dataToSend_3_s7</td>
</tr>
<tr>
<td>24.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C32[0][B]</td>
<td>driver/dataToSend_3_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>35</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 30.893, 48.633%; route: 32.171, 50.646%; tC2Q: 0.458, 0.722%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-39.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>63.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_8_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_5_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C11[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>patternGen/score_8_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_8_s3/Q</td>
</tr>
<tr>
<td>2.905</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>patternGen/score_thousands_1_s55/I2</td>
</tr>
<tr>
<td>3.727</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s55/F</td>
</tr>
<tr>
<td>3.733</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>patternGen/score_thousands_1_s50/I0</td>
</tr>
<tr>
<td>4.832</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s50/F</td>
</tr>
<tr>
<td>4.837</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>patternGen/score_thousands_1_s36/I3</td>
</tr>
<tr>
<td>5.936</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C19[0][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s36/F</td>
</tr>
<tr>
<td>6.745</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>patternGen/score_thousands_1_s28/I3</td>
</tr>
<tr>
<td>7.844</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s28/F</td>
</tr>
<tr>
<td>8.681</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>driver/n971_s89/I0</td>
</tr>
<tr>
<td>9.780</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C22[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s89/F</td>
</tr>
<tr>
<td>10.775</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>driver/n971_s92/I3</td>
</tr>
<tr>
<td>11.577</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">driver/n971_s92/F</td>
</tr>
<tr>
<td>12.000</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>driver/n971_s76/I0</td>
</tr>
<tr>
<td>13.032</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s76/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[3][B]</td>
<td>driver/n971_s57/I1</td>
</tr>
<tr>
<td>14.471</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C24[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s57/F</td>
</tr>
<tr>
<td>16.421</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>driver/n971_s83/I2</td>
</tr>
<tr>
<td>17.047</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">driver/n971_s83/F</td>
</tr>
<tr>
<td>18.341</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[3][B]</td>
<td>driver/n971_s64/I2</td>
</tr>
<tr>
<td>19.163</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C23[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s64/F</td>
</tr>
<tr>
<td>19.973</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>patternGen/n79_s55/I2</td>
</tr>
<tr>
<td>20.598</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s55/F</td>
</tr>
<tr>
<td>21.017</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>patternGen/n79_s42/I3</td>
</tr>
<tr>
<td>22.049</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s42/F</td>
</tr>
<tr>
<td>22.870</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td>patternGen/n79_s104/I0</td>
</tr>
<tr>
<td>23.672</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R13C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s104/F</td>
</tr>
<tr>
<td>24.092</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>patternGen/n79_s24/I2</td>
</tr>
<tr>
<td>25.124</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>26.425</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[3][B]</td>
<td>patternGen/n79_s21/I1</td>
</tr>
<tr>
<td>27.051</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C19[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>28.190</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>patternGen/n79_s20/I0</td>
</tr>
<tr>
<td>28.816</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s20/F</td>
</tr>
<tr>
<td>29.665</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>patternGen/speedFactor_6_s3/I0</td>
</tr>
<tr>
<td>30.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s3/F</td>
</tr>
<tr>
<td>32.557</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/B[6]</td>
</tr>
<tr>
<td>33.063</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n95_s0/DOUT[14]</td>
</tr>
<tr>
<td>34.402</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>patternGen/currentState_1_s71/I3</td>
</tr>
<tr>
<td>35.224</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C12[2][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s71/F</td>
</tr>
<tr>
<td>36.067</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td>patternGen/currentState_1_s93/I0</td>
</tr>
<tr>
<td>37.099</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R18C14[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s93/F</td>
</tr>
<tr>
<td>37.132</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][B]</td>
<td>patternGen/currentState_1_s96/I0</td>
</tr>
<tr>
<td>37.758</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C14[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s96/F</td>
</tr>
<tr>
<td>37.769</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][B]</td>
<td>patternGen/currentState_1_s102/I3</td>
</tr>
<tr>
<td>38.868</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C14[2][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s102/F</td>
</tr>
<tr>
<td>41.962</td>
<td>3.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[3][B]</td>
<td>patternGen/currentState_1_s44/I1</td>
</tr>
<tr>
<td>43.023</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C11[3][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s44/F</td>
</tr>
<tr>
<td>43.448</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[0][B]</td>
<td>patternGen/currentState_1_s56/I1</td>
</tr>
<tr>
<td>44.270</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C11[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s56/F</td>
</tr>
<tr>
<td>44.760</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td>patternGen/currentState_1_s34/I0</td>
</tr>
<tr>
<td>45.859</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C13[3][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s34/F</td>
</tr>
<tr>
<td>46.669</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td>patternGen/currentState_1_s30/I2</td>
</tr>
<tr>
<td>47.491</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C13[3][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s30/F</td>
</tr>
<tr>
<td>48.323</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td>patternGen/currentState_1_s18/I1</td>
</tr>
<tr>
<td>49.384</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s18/F</td>
</tr>
<tr>
<td>49.803</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>patternGen/currentState_1_s9/I1</td>
</tr>
<tr>
<td>50.902</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s9/F</td>
</tr>
<tr>
<td>54.959</td>
<td>4.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>driver/n968_s68/I1</td>
</tr>
<tr>
<td>55.585</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">driver/n968_s68/F</td>
</tr>
<tr>
<td>56.406</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>driver/n968_s53/I2</td>
</tr>
<tr>
<td>57.467</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">driver/n968_s53/F</td>
</tr>
<tr>
<td>57.886</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>driver/n968_s35/I0</td>
</tr>
<tr>
<td>58.985</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">driver/n968_s35/F</td>
</tr>
<tr>
<td>60.459</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>driver/n968_s18/I2</td>
</tr>
<tr>
<td>61.491</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C31[2][B]</td>
<td style=" background: #97FFFF;">driver/n968_s18/F</td>
</tr>
<tr>
<td>62.006</td>
<td>0.515</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>driver/n970_s11/I0</td>
</tr>
<tr>
<td>63.038</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">driver/n970_s11/F</td>
</tr>
<tr>
<td>63.044</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>driver/n970_s9/I1</td>
</tr>
<tr>
<td>63.670</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">driver/n970_s9/F</td>
</tr>
<tr>
<td>63.670</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" font-weight:bold;">driver/dataToSend_5_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>driver/dataToSend_5_s7/CLK</td>
</tr>
<tr>
<td>24.444</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/dataToSend_5_s7</td>
</tr>
<tr>
<td>24.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>driver/dataToSend_5_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>35</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 30.493, 49.005%; route: 31.273, 50.259%; tC2Q: 0.458, 0.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-38.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>62.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_8_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_6_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C11[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>patternGen/score_8_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_8_s3/Q</td>
</tr>
<tr>
<td>2.905</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>patternGen/score_thousands_1_s55/I2</td>
</tr>
<tr>
<td>3.727</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s55/F</td>
</tr>
<tr>
<td>3.733</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>patternGen/score_thousands_1_s50/I0</td>
</tr>
<tr>
<td>4.832</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s50/F</td>
</tr>
<tr>
<td>4.837</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>patternGen/score_thousands_1_s36/I3</td>
</tr>
<tr>
<td>5.936</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C19[0][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s36/F</td>
</tr>
<tr>
<td>6.745</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>patternGen/score_thousands_1_s28/I3</td>
</tr>
<tr>
<td>7.844</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s28/F</td>
</tr>
<tr>
<td>8.681</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>driver/n971_s89/I0</td>
</tr>
<tr>
<td>9.780</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C22[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s89/F</td>
</tr>
<tr>
<td>10.775</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>driver/n971_s92/I3</td>
</tr>
<tr>
<td>11.577</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">driver/n971_s92/F</td>
</tr>
<tr>
<td>12.000</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>driver/n971_s76/I0</td>
</tr>
<tr>
<td>13.032</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s76/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[3][B]</td>
<td>driver/n971_s57/I1</td>
</tr>
<tr>
<td>14.471</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C24[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s57/F</td>
</tr>
<tr>
<td>16.421</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>driver/n971_s83/I2</td>
</tr>
<tr>
<td>17.047</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">driver/n971_s83/F</td>
</tr>
<tr>
<td>18.341</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[3][B]</td>
<td>driver/n971_s64/I2</td>
</tr>
<tr>
<td>19.163</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C23[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s64/F</td>
</tr>
<tr>
<td>19.973</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>patternGen/n79_s55/I2</td>
</tr>
<tr>
<td>20.598</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s55/F</td>
</tr>
<tr>
<td>21.017</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>patternGen/n79_s42/I3</td>
</tr>
<tr>
<td>22.049</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s42/F</td>
</tr>
<tr>
<td>22.870</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td>patternGen/n79_s104/I0</td>
</tr>
<tr>
<td>23.672</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R13C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s104/F</td>
</tr>
<tr>
<td>24.092</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>patternGen/n79_s24/I2</td>
</tr>
<tr>
<td>25.124</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>26.425</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[3][B]</td>
<td>patternGen/n79_s21/I1</td>
</tr>
<tr>
<td>27.051</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C19[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>28.190</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>patternGen/n79_s20/I0</td>
</tr>
<tr>
<td>28.816</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s20/F</td>
</tr>
<tr>
<td>29.665</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>patternGen/speedFactor_6_s3/I0</td>
</tr>
<tr>
<td>30.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s3/F</td>
</tr>
<tr>
<td>32.557</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/B[6]</td>
</tr>
<tr>
<td>33.063</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n95_s0/DOUT[14]</td>
</tr>
<tr>
<td>34.402</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>patternGen/currentState_1_s71/I3</td>
</tr>
<tr>
<td>35.224</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C12[2][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s71/F</td>
</tr>
<tr>
<td>36.067</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td>patternGen/currentState_1_s93/I0</td>
</tr>
<tr>
<td>37.099</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R18C14[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s93/F</td>
</tr>
<tr>
<td>37.132</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][B]</td>
<td>patternGen/currentState_1_s96/I0</td>
</tr>
<tr>
<td>37.758</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C14[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s96/F</td>
</tr>
<tr>
<td>37.769</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][B]</td>
<td>patternGen/currentState_1_s102/I3</td>
</tr>
<tr>
<td>38.868</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C14[2][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s102/F</td>
</tr>
<tr>
<td>41.962</td>
<td>3.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[3][B]</td>
<td>patternGen/currentState_1_s44/I1</td>
</tr>
<tr>
<td>43.023</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C11[3][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s44/F</td>
</tr>
<tr>
<td>43.448</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[0][B]</td>
<td>patternGen/currentState_1_s56/I1</td>
</tr>
<tr>
<td>44.270</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C11[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s56/F</td>
</tr>
<tr>
<td>44.760</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td>patternGen/currentState_1_s34/I0</td>
</tr>
<tr>
<td>45.859</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C13[3][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s34/F</td>
</tr>
<tr>
<td>46.669</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td>patternGen/currentState_1_s30/I2</td>
</tr>
<tr>
<td>47.491</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C13[3][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s30/F</td>
</tr>
<tr>
<td>48.323</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td>patternGen/currentState_1_s18/I1</td>
</tr>
<tr>
<td>49.384</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s18/F</td>
</tr>
<tr>
<td>49.803</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>patternGen/currentState_1_s9/I1</td>
</tr>
<tr>
<td>50.902</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s9/F</td>
</tr>
<tr>
<td>54.959</td>
<td>4.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>driver/n968_s68/I1</td>
</tr>
<tr>
<td>55.585</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">driver/n968_s68/F</td>
</tr>
<tr>
<td>56.406</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>driver/n968_s53/I2</td>
</tr>
<tr>
<td>57.467</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">driver/n968_s53/F</td>
</tr>
<tr>
<td>57.886</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>driver/n968_s35/I0</td>
</tr>
<tr>
<td>58.985</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">driver/n968_s35/F</td>
</tr>
<tr>
<td>60.459</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>driver/n969_s63/I2</td>
</tr>
<tr>
<td>61.084</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">driver/n969_s63/F</td>
</tr>
<tr>
<td>61.503</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>driver/n969_s12/I0</td>
</tr>
<tr>
<td>62.325</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td style=" background: #97FFFF;">driver/n969_s12/F</td>
</tr>
<tr>
<td>62.331</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>driver/n969_s9/I2</td>
</tr>
<tr>
<td>62.957</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td style=" background: #97FFFF;">driver/n969_s9/F</td>
</tr>
<tr>
<td>62.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td style=" font-weight:bold;">driver/dataToSend_6_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>driver/dataToSend_6_s7/CLK</td>
</tr>
<tr>
<td>24.444</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/dataToSend_6_s7</td>
</tr>
<tr>
<td>24.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>driver/dataToSend_6_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>35</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 29.876, 48.569%; route: 31.178, 50.686%; tC2Q: 0.458, 0.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-33.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>54.579</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_8_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/currentState_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C11[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>patternGen/score_8_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_8_s3/Q</td>
</tr>
<tr>
<td>2.905</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>patternGen/score_thousands_1_s55/I2</td>
</tr>
<tr>
<td>3.727</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s55/F</td>
</tr>
<tr>
<td>3.733</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>patternGen/score_thousands_1_s50/I0</td>
</tr>
<tr>
<td>4.832</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s50/F</td>
</tr>
<tr>
<td>4.837</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>patternGen/score_thousands_1_s36/I3</td>
</tr>
<tr>
<td>5.936</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C19[0][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s36/F</td>
</tr>
<tr>
<td>6.745</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>patternGen/score_thousands_1_s28/I3</td>
</tr>
<tr>
<td>7.844</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s28/F</td>
</tr>
<tr>
<td>8.681</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>driver/n971_s89/I0</td>
</tr>
<tr>
<td>9.780</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C22[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s89/F</td>
</tr>
<tr>
<td>10.775</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>driver/n971_s92/I3</td>
</tr>
<tr>
<td>11.577</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">driver/n971_s92/F</td>
</tr>
<tr>
<td>12.000</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>driver/n971_s76/I0</td>
</tr>
<tr>
<td>13.032</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s76/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[3][B]</td>
<td>driver/n971_s57/I1</td>
</tr>
<tr>
<td>14.471</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C24[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s57/F</td>
</tr>
<tr>
<td>16.421</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>driver/n971_s83/I2</td>
</tr>
<tr>
<td>17.047</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">driver/n971_s83/F</td>
</tr>
<tr>
<td>18.341</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[3][B]</td>
<td>driver/n971_s64/I2</td>
</tr>
<tr>
<td>19.163</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C23[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s64/F</td>
</tr>
<tr>
<td>19.973</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>patternGen/n79_s55/I2</td>
</tr>
<tr>
<td>20.598</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s55/F</td>
</tr>
<tr>
<td>21.017</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>patternGen/n79_s42/I3</td>
</tr>
<tr>
<td>22.049</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s42/F</td>
</tr>
<tr>
<td>22.870</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td>patternGen/n79_s104/I0</td>
</tr>
<tr>
<td>23.672</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R13C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s104/F</td>
</tr>
<tr>
<td>24.092</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>patternGen/n79_s24/I2</td>
</tr>
<tr>
<td>25.124</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>26.425</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[3][B]</td>
<td>patternGen/n79_s21/I1</td>
</tr>
<tr>
<td>27.051</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C19[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>28.190</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>patternGen/n79_s20/I0</td>
</tr>
<tr>
<td>28.816</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s20/F</td>
</tr>
<tr>
<td>29.665</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>patternGen/speedFactor_6_s3/I0</td>
</tr>
<tr>
<td>30.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s3/F</td>
</tr>
<tr>
<td>32.557</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/B[6]</td>
</tr>
<tr>
<td>33.063</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n95_s0/DOUT[14]</td>
</tr>
<tr>
<td>34.402</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>patternGen/currentState_1_s71/I3</td>
</tr>
<tr>
<td>35.224</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C12[2][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s71/F</td>
</tr>
<tr>
<td>36.067</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td>patternGen/currentState_1_s93/I0</td>
</tr>
<tr>
<td>37.099</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R18C14[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s93/F</td>
</tr>
<tr>
<td>37.132</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][B]</td>
<td>patternGen/currentState_1_s96/I0</td>
</tr>
<tr>
<td>37.758</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C14[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s96/F</td>
</tr>
<tr>
<td>37.769</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][B]</td>
<td>patternGen/currentState_1_s102/I3</td>
</tr>
<tr>
<td>38.868</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C14[2][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s102/F</td>
</tr>
<tr>
<td>41.962</td>
<td>3.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[3][B]</td>
<td>patternGen/currentState_1_s44/I1</td>
</tr>
<tr>
<td>43.023</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C11[3][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s44/F</td>
</tr>
<tr>
<td>43.448</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[0][B]</td>
<td>patternGen/currentState_1_s56/I1</td>
</tr>
<tr>
<td>44.270</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C11[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s56/F</td>
</tr>
<tr>
<td>44.760</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td>patternGen/currentState_1_s34/I0</td>
</tr>
<tr>
<td>45.859</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C13[3][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s34/F</td>
</tr>
<tr>
<td>46.669</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td>patternGen/currentState_1_s30/I2</td>
</tr>
<tr>
<td>47.471</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C13[3][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s30/F</td>
</tr>
<tr>
<td>47.899</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td>patternGen/currentState_1_s16/I2</td>
</tr>
<tr>
<td>48.931</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C14[2][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s16/F</td>
</tr>
<tr>
<td>49.912</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>patternGen/currentState_1_s7/I3</td>
</tr>
<tr>
<td>50.734</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s7/F</td>
</tr>
<tr>
<td>52.039</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td>patternGen/currentState_1_s4/I1</td>
</tr>
<tr>
<td>53.138</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s4/F</td>
</tr>
<tr>
<td>53.143</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>patternGen/currentState_1_s3/I1</td>
</tr>
<tr>
<td>54.204</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C14[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s3/F</td>
</tr>
<tr>
<td>54.579</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td style=" font-weight:bold;">patternGen/currentState_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R17C16[2][B]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>21.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>patternGen/currentState_0_s0/CLK</td>
</tr>
<tr>
<td>21.367</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>patternGen/currentState_0_s0</td>
</tr>
<tr>
<td>21.324</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>patternGen/currentState_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>31</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 26.851, 50.535%; route: 25.824, 48.603%; tC2Q: 0.458, 0.863%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-33.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>54.579</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_8_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/currentState_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C11[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>patternGen/score_8_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_8_s3/Q</td>
</tr>
<tr>
<td>2.905</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>patternGen/score_thousands_1_s55/I2</td>
</tr>
<tr>
<td>3.727</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s55/F</td>
</tr>
<tr>
<td>3.733</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>patternGen/score_thousands_1_s50/I0</td>
</tr>
<tr>
<td>4.832</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s50/F</td>
</tr>
<tr>
<td>4.837</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>patternGen/score_thousands_1_s36/I3</td>
</tr>
<tr>
<td>5.936</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C19[0][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s36/F</td>
</tr>
<tr>
<td>6.745</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>patternGen/score_thousands_1_s28/I3</td>
</tr>
<tr>
<td>7.844</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s28/F</td>
</tr>
<tr>
<td>8.681</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>driver/n971_s89/I0</td>
</tr>
<tr>
<td>9.780</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C22[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s89/F</td>
</tr>
<tr>
<td>10.775</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>driver/n971_s92/I3</td>
</tr>
<tr>
<td>11.577</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">driver/n971_s92/F</td>
</tr>
<tr>
<td>12.000</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>driver/n971_s76/I0</td>
</tr>
<tr>
<td>13.032</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s76/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[3][B]</td>
<td>driver/n971_s57/I1</td>
</tr>
<tr>
<td>14.471</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C24[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s57/F</td>
</tr>
<tr>
<td>16.421</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>driver/n971_s83/I2</td>
</tr>
<tr>
<td>17.047</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">driver/n971_s83/F</td>
</tr>
<tr>
<td>18.341</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[3][B]</td>
<td>driver/n971_s64/I2</td>
</tr>
<tr>
<td>19.163</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C23[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s64/F</td>
</tr>
<tr>
<td>19.973</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>patternGen/n79_s55/I2</td>
</tr>
<tr>
<td>20.598</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s55/F</td>
</tr>
<tr>
<td>21.017</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>patternGen/n79_s42/I3</td>
</tr>
<tr>
<td>22.049</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s42/F</td>
</tr>
<tr>
<td>22.870</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td>patternGen/n79_s104/I0</td>
</tr>
<tr>
<td>23.672</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R13C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s104/F</td>
</tr>
<tr>
<td>24.092</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>patternGen/n79_s24/I2</td>
</tr>
<tr>
<td>25.124</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>26.425</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[3][B]</td>
<td>patternGen/n79_s21/I1</td>
</tr>
<tr>
<td>27.051</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C19[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>28.190</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>patternGen/n79_s20/I0</td>
</tr>
<tr>
<td>28.816</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s20/F</td>
</tr>
<tr>
<td>29.665</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>patternGen/speedFactor_6_s3/I0</td>
</tr>
<tr>
<td>30.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s3/F</td>
</tr>
<tr>
<td>32.557</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/B[6]</td>
</tr>
<tr>
<td>33.063</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n95_s0/DOUT[14]</td>
</tr>
<tr>
<td>34.402</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>patternGen/currentState_1_s71/I3</td>
</tr>
<tr>
<td>35.224</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C12[2][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s71/F</td>
</tr>
<tr>
<td>36.067</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td>patternGen/currentState_1_s93/I0</td>
</tr>
<tr>
<td>37.099</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R18C14[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s93/F</td>
</tr>
<tr>
<td>37.132</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][B]</td>
<td>patternGen/currentState_1_s96/I0</td>
</tr>
<tr>
<td>37.758</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C14[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s96/F</td>
</tr>
<tr>
<td>37.769</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][B]</td>
<td>patternGen/currentState_1_s102/I3</td>
</tr>
<tr>
<td>38.868</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C14[2][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s102/F</td>
</tr>
<tr>
<td>41.962</td>
<td>3.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[3][B]</td>
<td>patternGen/currentState_1_s44/I1</td>
</tr>
<tr>
<td>43.023</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C11[3][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s44/F</td>
</tr>
<tr>
<td>43.448</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[0][B]</td>
<td>patternGen/currentState_1_s56/I1</td>
</tr>
<tr>
<td>44.270</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C11[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s56/F</td>
</tr>
<tr>
<td>44.760</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td>patternGen/currentState_1_s34/I0</td>
</tr>
<tr>
<td>45.859</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C13[3][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s34/F</td>
</tr>
<tr>
<td>46.669</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td>patternGen/currentState_1_s30/I2</td>
</tr>
<tr>
<td>47.471</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C13[3][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s30/F</td>
</tr>
<tr>
<td>47.899</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td>patternGen/currentState_1_s16/I2</td>
</tr>
<tr>
<td>48.931</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C14[2][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s16/F</td>
</tr>
<tr>
<td>49.912</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>patternGen/currentState_1_s7/I3</td>
</tr>
<tr>
<td>50.734</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s7/F</td>
</tr>
<tr>
<td>52.039</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td>patternGen/currentState_1_s4/I1</td>
</tr>
<tr>
<td>53.138</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s4/F</td>
</tr>
<tr>
<td>53.143</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>patternGen/currentState_1_s3/I1</td>
</tr>
<tr>
<td>54.204</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C14[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s3/F</td>
</tr>
<tr>
<td>54.579</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">patternGen/currentState_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R17C16[2][B]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>21.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>patternGen/currentState_1_s0/CLK</td>
</tr>
<tr>
<td>21.367</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>patternGen/currentState_1_s0</td>
</tr>
<tr>
<td>21.324</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>patternGen/currentState_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>31</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 26.851, 50.535%; route: 25.824, 48.603%; tC2Q: 0.458, 0.863%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_8_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_11_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C11[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>patternGen/score_8_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_8_s3/Q</td>
</tr>
<tr>
<td>2.905</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>patternGen/score_thousands_1_s55/I2</td>
</tr>
<tr>
<td>3.727</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s55/F</td>
</tr>
<tr>
<td>3.733</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>patternGen/score_thousands_1_s50/I0</td>
</tr>
<tr>
<td>4.832</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s50/F</td>
</tr>
<tr>
<td>4.837</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>patternGen/score_thousands_1_s36/I3</td>
</tr>
<tr>
<td>5.936</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C19[0][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s36/F</td>
</tr>
<tr>
<td>6.745</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>patternGen/score_thousands_1_s28/I3</td>
</tr>
<tr>
<td>7.844</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s28/F</td>
</tr>
<tr>
<td>8.681</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>driver/n971_s89/I0</td>
</tr>
<tr>
<td>9.780</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C22[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s89/F</td>
</tr>
<tr>
<td>10.775</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>driver/n971_s92/I3</td>
</tr>
<tr>
<td>11.577</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">driver/n971_s92/F</td>
</tr>
<tr>
<td>12.000</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>driver/n971_s76/I0</td>
</tr>
<tr>
<td>13.032</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s76/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[3][B]</td>
<td>driver/n971_s57/I1</td>
</tr>
<tr>
<td>14.471</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C24[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s57/F</td>
</tr>
<tr>
<td>16.421</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>driver/n971_s83/I2</td>
</tr>
<tr>
<td>17.047</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">driver/n971_s83/F</td>
</tr>
<tr>
<td>18.341</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[3][B]</td>
<td>driver/n971_s64/I2</td>
</tr>
<tr>
<td>19.163</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C23[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s64/F</td>
</tr>
<tr>
<td>19.973</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>patternGen/n79_s55/I2</td>
</tr>
<tr>
<td>20.598</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s55/F</td>
</tr>
<tr>
<td>21.017</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>patternGen/n79_s42/I3</td>
</tr>
<tr>
<td>22.049</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s42/F</td>
</tr>
<tr>
<td>22.870</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td>patternGen/n79_s104/I0</td>
</tr>
<tr>
<td>23.672</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R13C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s104/F</td>
</tr>
<tr>
<td>24.092</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>patternGen/n79_s24/I2</td>
</tr>
<tr>
<td>25.124</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>26.425</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[3][B]</td>
<td>patternGen/n79_s21/I1</td>
</tr>
<tr>
<td>27.051</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C19[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>28.190</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>patternGen/n79_s20/I0</td>
</tr>
<tr>
<td>28.816</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s20/F</td>
</tr>
<tr>
<td>29.638</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][B]</td>
<td>patternGen/speedFactor_5_s6/I0</td>
</tr>
<tr>
<td>30.264</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s6/F</td>
</tr>
<tr>
<td>31.574</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C17[2][B]</td>
<td>patternGen/n353_s/I1</td>
</tr>
<tr>
<td>32.124</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C17[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n353_s/COUT</td>
</tr>
<tr>
<td>32.124</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C18[0][A]</td>
<td>patternGen/n352_s/CIN</td>
</tr>
<tr>
<td>32.181</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n352_s/COUT</td>
</tr>
<tr>
<td>32.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C18[0][B]</td>
<td>patternGen/n351_s/CIN</td>
</tr>
<tr>
<td>32.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n351_s/COUT</td>
</tr>
<tr>
<td>32.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C18[1][A]</td>
<td>patternGen/n350_s/CIN</td>
</tr>
<tr>
<td>32.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n350_s/COUT</td>
</tr>
<tr>
<td>32.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C18[1][B]</td>
<td>patternGen/n349_s/CIN</td>
</tr>
<tr>
<td>32.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n349_s/COUT</td>
</tr>
<tr>
<td>32.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C18[2][A]</td>
<td>patternGen/n348_s/CIN</td>
</tr>
<tr>
<td>32.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td style=" background: #97FFFF;">patternGen/n348_s/COUT</td>
</tr>
<tr>
<td>32.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C18[2][B]</td>
<td>patternGen/n347_s/CIN</td>
</tr>
<tr>
<td>32.972</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n347_s/SUM</td>
</tr>
<tr>
<td>33.777</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[2][B]</td>
<td>patternGen/n362_s5/I1</td>
</tr>
<tr>
<td>34.599</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C18[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n362_s5/F</td>
</tr>
<tr>
<td>34.599</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[2][B]</td>
<td style=" font-weight:bold;">patternGen/score_11_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C11[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][B]</td>
<td>patternGen/score_11_s3/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C18[2][B]</td>
<td>patternGen/score_11_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.715, 50.417%; route: 15.980, 48.201%; tC2Q: 0.458, 1.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_8_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C11[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>patternGen/score_8_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_8_s3/Q</td>
</tr>
<tr>
<td>2.905</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>patternGen/score_thousands_1_s55/I2</td>
</tr>
<tr>
<td>3.727</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s55/F</td>
</tr>
<tr>
<td>3.733</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>patternGen/score_thousands_1_s50/I0</td>
</tr>
<tr>
<td>4.832</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s50/F</td>
</tr>
<tr>
<td>4.837</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>patternGen/score_thousands_1_s36/I3</td>
</tr>
<tr>
<td>5.936</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C19[0][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s36/F</td>
</tr>
<tr>
<td>6.745</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>patternGen/score_thousands_1_s28/I3</td>
</tr>
<tr>
<td>7.844</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s28/F</td>
</tr>
<tr>
<td>8.681</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>driver/n971_s89/I0</td>
</tr>
<tr>
<td>9.780</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C22[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s89/F</td>
</tr>
<tr>
<td>10.775</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>driver/n971_s92/I3</td>
</tr>
<tr>
<td>11.577</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">driver/n971_s92/F</td>
</tr>
<tr>
<td>12.000</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>driver/n971_s76/I0</td>
</tr>
<tr>
<td>13.032</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s76/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[3][B]</td>
<td>driver/n971_s57/I1</td>
</tr>
<tr>
<td>14.471</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C24[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s57/F</td>
</tr>
<tr>
<td>16.421</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>driver/n971_s83/I2</td>
</tr>
<tr>
<td>17.047</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">driver/n971_s83/F</td>
</tr>
<tr>
<td>18.341</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[3][B]</td>
<td>driver/n971_s64/I2</td>
</tr>
<tr>
<td>19.163</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C23[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s64/F</td>
</tr>
<tr>
<td>19.973</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>patternGen/n79_s55/I2</td>
</tr>
<tr>
<td>20.598</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s55/F</td>
</tr>
<tr>
<td>21.017</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>patternGen/n79_s42/I3</td>
</tr>
<tr>
<td>22.049</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s42/F</td>
</tr>
<tr>
<td>22.870</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td>patternGen/n79_s104/I0</td>
</tr>
<tr>
<td>23.672</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R13C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s104/F</td>
</tr>
<tr>
<td>24.092</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>patternGen/n79_s24/I2</td>
</tr>
<tr>
<td>25.124</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>26.425</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[3][B]</td>
<td>patternGen/n79_s21/I1</td>
</tr>
<tr>
<td>27.051</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C19[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>28.190</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>patternGen/n79_s20/I0</td>
</tr>
<tr>
<td>28.816</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s20/F</td>
</tr>
<tr>
<td>29.638</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][B]</td>
<td>patternGen/speedFactor_5_s6/I0</td>
</tr>
<tr>
<td>30.264</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s6/F</td>
</tr>
<tr>
<td>31.574</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C17[2][B]</td>
<td>patternGen/n353_s/I1</td>
</tr>
<tr>
<td>32.124</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C17[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n353_s/COUT</td>
</tr>
<tr>
<td>32.124</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C18[0][A]</td>
<td>patternGen/n352_s/CIN</td>
</tr>
<tr>
<td>32.181</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n352_s/COUT</td>
</tr>
<tr>
<td>32.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C18[0][B]</td>
<td>patternGen/n351_s/CIN</td>
</tr>
<tr>
<td>32.744</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n351_s/SUM</td>
</tr>
<tr>
<td>33.549</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][B]</td>
<td>patternGen/n366_s5/I1</td>
</tr>
<tr>
<td>34.581</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n366_s5/F</td>
</tr>
<tr>
<td>34.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][B]</td>
<td style=" font-weight:bold;">patternGen/score_7_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C11[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][B]</td>
<td>patternGen/score_7_s3/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C15[1][B]</td>
<td>patternGen/score_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.697, 50.390%; route: 15.980, 48.227%; tC2Q: 0.458, 1.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_8_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_8_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C11[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>patternGen/score_8_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_8_s3/Q</td>
</tr>
<tr>
<td>2.905</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>patternGen/score_thousands_1_s55/I2</td>
</tr>
<tr>
<td>3.727</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s55/F</td>
</tr>
<tr>
<td>3.733</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>patternGen/score_thousands_1_s50/I0</td>
</tr>
<tr>
<td>4.832</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s50/F</td>
</tr>
<tr>
<td>4.837</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>patternGen/score_thousands_1_s36/I3</td>
</tr>
<tr>
<td>5.936</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C19[0][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s36/F</td>
</tr>
<tr>
<td>6.745</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>patternGen/score_thousands_1_s28/I3</td>
</tr>
<tr>
<td>7.844</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s28/F</td>
</tr>
<tr>
<td>8.681</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>driver/n971_s89/I0</td>
</tr>
<tr>
<td>9.780</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C22[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s89/F</td>
</tr>
<tr>
<td>10.775</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>driver/n971_s92/I3</td>
</tr>
<tr>
<td>11.577</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">driver/n971_s92/F</td>
</tr>
<tr>
<td>12.000</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>driver/n971_s76/I0</td>
</tr>
<tr>
<td>13.032</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s76/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[3][B]</td>
<td>driver/n971_s57/I1</td>
</tr>
<tr>
<td>14.471</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C24[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s57/F</td>
</tr>
<tr>
<td>16.421</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>driver/n971_s83/I2</td>
</tr>
<tr>
<td>17.047</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">driver/n971_s83/F</td>
</tr>
<tr>
<td>18.341</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[3][B]</td>
<td>driver/n971_s64/I2</td>
</tr>
<tr>
<td>19.163</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C23[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s64/F</td>
</tr>
<tr>
<td>19.973</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>patternGen/n79_s55/I2</td>
</tr>
<tr>
<td>20.598</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s55/F</td>
</tr>
<tr>
<td>21.017</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>patternGen/n79_s42/I3</td>
</tr>
<tr>
<td>22.049</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s42/F</td>
</tr>
<tr>
<td>22.870</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td>patternGen/n79_s104/I0</td>
</tr>
<tr>
<td>23.672</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R13C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s104/F</td>
</tr>
<tr>
<td>24.092</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>patternGen/n79_s24/I2</td>
</tr>
<tr>
<td>25.124</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>26.425</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[3][B]</td>
<td>patternGen/n79_s21/I1</td>
</tr>
<tr>
<td>27.051</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C19[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>28.190</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>patternGen/n79_s20/I0</td>
</tr>
<tr>
<td>28.816</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s20/F</td>
</tr>
<tr>
<td>29.638</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][B]</td>
<td>patternGen/speedFactor_5_s6/I0</td>
</tr>
<tr>
<td>30.264</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s6/F</td>
</tr>
<tr>
<td>31.574</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C17[2][B]</td>
<td>patternGen/n353_s/I1</td>
</tr>
<tr>
<td>32.124</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C17[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n353_s/COUT</td>
</tr>
<tr>
<td>32.124</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C18[0][A]</td>
<td>patternGen/n352_s/CIN</td>
</tr>
<tr>
<td>32.181</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n352_s/COUT</td>
</tr>
<tr>
<td>32.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C18[0][B]</td>
<td>patternGen/n351_s/CIN</td>
</tr>
<tr>
<td>32.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n351_s/COUT</td>
</tr>
<tr>
<td>32.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C18[1][A]</td>
<td>patternGen/n350_s/CIN</td>
</tr>
<tr>
<td>32.801</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n350_s/SUM</td>
</tr>
<tr>
<td>33.776</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>patternGen/n365_s5/I1</td>
</tr>
<tr>
<td>34.402</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td style=" background: #97FFFF;">patternGen/n365_s5/F</td>
</tr>
<tr>
<td>34.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_8_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C11[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>patternGen/score_8_s3/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>patternGen/score_8_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.348, 49.604%; route: 16.151, 49.005%; tC2Q: 0.458, 1.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_8_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_13_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C11[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>patternGen/score_8_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_8_s3/Q</td>
</tr>
<tr>
<td>2.905</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>patternGen/score_thousands_1_s55/I2</td>
</tr>
<tr>
<td>3.727</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s55/F</td>
</tr>
<tr>
<td>3.733</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>patternGen/score_thousands_1_s50/I0</td>
</tr>
<tr>
<td>4.832</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s50/F</td>
</tr>
<tr>
<td>4.837</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>patternGen/score_thousands_1_s36/I3</td>
</tr>
<tr>
<td>5.936</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C19[0][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s36/F</td>
</tr>
<tr>
<td>6.745</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>patternGen/score_thousands_1_s28/I3</td>
</tr>
<tr>
<td>7.844</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s28/F</td>
</tr>
<tr>
<td>8.681</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>driver/n971_s89/I0</td>
</tr>
<tr>
<td>9.780</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C22[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s89/F</td>
</tr>
<tr>
<td>10.775</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>driver/n971_s92/I3</td>
</tr>
<tr>
<td>11.577</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">driver/n971_s92/F</td>
</tr>
<tr>
<td>12.000</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>driver/n971_s76/I0</td>
</tr>
<tr>
<td>13.032</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s76/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[3][B]</td>
<td>driver/n971_s57/I1</td>
</tr>
<tr>
<td>14.471</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C24[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s57/F</td>
</tr>
<tr>
<td>16.421</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>driver/n971_s83/I2</td>
</tr>
<tr>
<td>17.047</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">driver/n971_s83/F</td>
</tr>
<tr>
<td>18.341</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[3][B]</td>
<td>driver/n971_s64/I2</td>
</tr>
<tr>
<td>19.163</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C23[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s64/F</td>
</tr>
<tr>
<td>19.973</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>patternGen/n79_s55/I2</td>
</tr>
<tr>
<td>20.598</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s55/F</td>
</tr>
<tr>
<td>21.017</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>patternGen/n79_s42/I3</td>
</tr>
<tr>
<td>22.049</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s42/F</td>
</tr>
<tr>
<td>22.870</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td>patternGen/n79_s104/I0</td>
</tr>
<tr>
<td>23.672</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R13C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s104/F</td>
</tr>
<tr>
<td>24.092</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>patternGen/n79_s24/I2</td>
</tr>
<tr>
<td>25.124</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>26.425</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[3][B]</td>
<td>patternGen/n79_s21/I1</td>
</tr>
<tr>
<td>27.051</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C19[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>28.190</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>patternGen/n79_s20/I0</td>
</tr>
<tr>
<td>28.816</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s20/F</td>
</tr>
<tr>
<td>29.638</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][B]</td>
<td>patternGen/speedFactor_5_s6/I0</td>
</tr>
<tr>
<td>30.264</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s6/F</td>
</tr>
<tr>
<td>31.574</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C17[2][B]</td>
<td>patternGen/n353_s/I1</td>
</tr>
<tr>
<td>32.124</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C17[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n353_s/COUT</td>
</tr>
<tr>
<td>32.124</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C18[0][A]</td>
<td>patternGen/n352_s/CIN</td>
</tr>
<tr>
<td>32.181</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n352_s/COUT</td>
</tr>
<tr>
<td>32.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C18[0][B]</td>
<td>patternGen/n351_s/CIN</td>
</tr>
<tr>
<td>32.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n351_s/COUT</td>
</tr>
<tr>
<td>32.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C18[1][A]</td>
<td>patternGen/n350_s/CIN</td>
</tr>
<tr>
<td>32.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n350_s/COUT</td>
</tr>
<tr>
<td>32.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C18[1][B]</td>
<td>patternGen/n349_s/CIN</td>
</tr>
<tr>
<td>32.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n349_s/COUT</td>
</tr>
<tr>
<td>32.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C18[2][A]</td>
<td>patternGen/n348_s/CIN</td>
</tr>
<tr>
<td>32.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td style=" background: #97FFFF;">patternGen/n348_s/COUT</td>
</tr>
<tr>
<td>32.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C18[2][B]</td>
<td>patternGen/n347_s/CIN</td>
</tr>
<tr>
<td>32.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n347_s/COUT</td>
</tr>
<tr>
<td>32.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C19[0][A]</td>
<td>patternGen/n346_s/CIN</td>
</tr>
<tr>
<td>32.523</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n346_s/COUT</td>
</tr>
<tr>
<td>32.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C19[0][B]</td>
<td>patternGen/n345_s/CIN</td>
</tr>
<tr>
<td>33.086</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n345_s/SUM</td>
</tr>
<tr>
<td>33.092</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>patternGen/n360_s5/I1</td>
</tr>
<tr>
<td>34.191</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n360_s5/F</td>
</tr>
<tr>
<td>34.191</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td style=" font-weight:bold;">patternGen/score_13_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C11[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>patternGen/score_13_s3/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>patternGen/score_13_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.106, 52.239%; route: 15.181, 46.362%; tC2Q: 0.458, 1.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.134</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_8_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C11[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>patternGen/score_8_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_8_s3/Q</td>
</tr>
<tr>
<td>2.905</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>patternGen/score_thousands_1_s55/I2</td>
</tr>
<tr>
<td>3.727</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s55/F</td>
</tr>
<tr>
<td>3.733</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>patternGen/score_thousands_1_s50/I0</td>
</tr>
<tr>
<td>4.832</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s50/F</td>
</tr>
<tr>
<td>4.837</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>patternGen/score_thousands_1_s36/I3</td>
</tr>
<tr>
<td>5.936</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C19[0][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s36/F</td>
</tr>
<tr>
<td>6.745</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>patternGen/score_thousands_1_s28/I3</td>
</tr>
<tr>
<td>7.844</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s28/F</td>
</tr>
<tr>
<td>8.681</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>driver/n971_s89/I0</td>
</tr>
<tr>
<td>9.780</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C22[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s89/F</td>
</tr>
<tr>
<td>10.775</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>driver/n971_s92/I3</td>
</tr>
<tr>
<td>11.577</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">driver/n971_s92/F</td>
</tr>
<tr>
<td>12.000</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>driver/n971_s76/I0</td>
</tr>
<tr>
<td>13.032</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s76/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[3][B]</td>
<td>driver/n971_s57/I1</td>
</tr>
<tr>
<td>14.471</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C24[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s57/F</td>
</tr>
<tr>
<td>16.421</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>driver/n971_s83/I2</td>
</tr>
<tr>
<td>17.047</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">driver/n971_s83/F</td>
</tr>
<tr>
<td>18.341</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[3][B]</td>
<td>driver/n971_s64/I2</td>
</tr>
<tr>
<td>19.163</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C23[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s64/F</td>
</tr>
<tr>
<td>19.973</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>patternGen/n79_s55/I2</td>
</tr>
<tr>
<td>20.598</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s55/F</td>
</tr>
<tr>
<td>21.017</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>patternGen/n79_s42/I3</td>
</tr>
<tr>
<td>22.049</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s42/F</td>
</tr>
<tr>
<td>22.870</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td>patternGen/n79_s104/I0</td>
</tr>
<tr>
<td>23.672</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R13C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s104/F</td>
</tr>
<tr>
<td>24.092</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>patternGen/n79_s24/I2</td>
</tr>
<tr>
<td>25.124</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>26.425</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[3][B]</td>
<td>patternGen/n79_s21/I1</td>
</tr>
<tr>
<td>27.051</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C19[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>28.190</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>patternGen/n79_s20/I0</td>
</tr>
<tr>
<td>28.816</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s20/F</td>
</tr>
<tr>
<td>29.638</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>patternGen/speedFactor_3_s9/I0</td>
</tr>
<tr>
<td>30.460</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C17[0][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s9/F</td>
</tr>
<tr>
<td>31.269</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C17[1][B]</td>
<td>patternGen/n355_s/I1</td>
</tr>
<tr>
<td>31.819</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n355_s/COUT</td>
</tr>
<tr>
<td>31.819</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[2][A]</td>
<td>patternGen/n354_s/CIN</td>
</tr>
<tr>
<td>32.382</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">patternGen/n354_s/SUM</td>
</tr>
<tr>
<td>33.357</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[1][B]</td>
<td>patternGen/n369_s5/I1</td>
</tr>
<tr>
<td>34.179</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C15[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n369_s5/F</td>
</tr>
<tr>
<td>34.179</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[1][B]</td>
<td style=" font-weight:bold;">patternGen/score_4_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C11[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[1][B]</td>
<td>patternGen/score_4_s3/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C15[1][B]</td>
<td>patternGen/score_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.626, 50.791%; route: 15.650, 47.808%; tC2Q: 0.458, 1.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.021</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_8_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_5_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C11[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>patternGen/score_8_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_8_s3/Q</td>
</tr>
<tr>
<td>2.905</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>patternGen/score_thousands_1_s55/I2</td>
</tr>
<tr>
<td>3.727</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s55/F</td>
</tr>
<tr>
<td>3.733</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>patternGen/score_thousands_1_s50/I0</td>
</tr>
<tr>
<td>4.832</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s50/F</td>
</tr>
<tr>
<td>4.837</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>patternGen/score_thousands_1_s36/I3</td>
</tr>
<tr>
<td>5.936</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C19[0][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s36/F</td>
</tr>
<tr>
<td>6.745</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>patternGen/score_thousands_1_s28/I3</td>
</tr>
<tr>
<td>7.844</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s28/F</td>
</tr>
<tr>
<td>8.681</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>driver/n971_s89/I0</td>
</tr>
<tr>
<td>9.780</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C22[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s89/F</td>
</tr>
<tr>
<td>10.775</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>driver/n971_s92/I3</td>
</tr>
<tr>
<td>11.577</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">driver/n971_s92/F</td>
</tr>
<tr>
<td>12.000</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>driver/n971_s76/I0</td>
</tr>
<tr>
<td>13.032</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s76/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[3][B]</td>
<td>driver/n971_s57/I1</td>
</tr>
<tr>
<td>14.471</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C24[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s57/F</td>
</tr>
<tr>
<td>16.421</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>driver/n971_s83/I2</td>
</tr>
<tr>
<td>17.047</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">driver/n971_s83/F</td>
</tr>
<tr>
<td>18.341</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[3][B]</td>
<td>driver/n971_s64/I2</td>
</tr>
<tr>
<td>19.163</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C23[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s64/F</td>
</tr>
<tr>
<td>19.973</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>patternGen/n79_s55/I2</td>
</tr>
<tr>
<td>20.598</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s55/F</td>
</tr>
<tr>
<td>21.017</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>patternGen/n79_s42/I3</td>
</tr>
<tr>
<td>22.049</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s42/F</td>
</tr>
<tr>
<td>22.870</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td>patternGen/n79_s104/I0</td>
</tr>
<tr>
<td>23.672</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R13C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s104/F</td>
</tr>
<tr>
<td>24.092</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>patternGen/n79_s24/I2</td>
</tr>
<tr>
<td>25.124</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>26.425</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[3][B]</td>
<td>patternGen/n79_s21/I1</td>
</tr>
<tr>
<td>27.051</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C19[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>28.190</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>patternGen/n79_s20/I0</td>
</tr>
<tr>
<td>28.816</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s20/F</td>
</tr>
<tr>
<td>29.638</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>patternGen/speedFactor_3_s9/I0</td>
</tr>
<tr>
<td>30.460</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C17[0][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s9/F</td>
</tr>
<tr>
<td>31.269</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C17[1][B]</td>
<td>patternGen/n355_s/I1</td>
</tr>
<tr>
<td>31.819</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n355_s/COUT</td>
</tr>
<tr>
<td>31.819</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[2][A]</td>
<td>patternGen/n354_s/CIN</td>
</tr>
<tr>
<td>31.876</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">patternGen/n354_s/COUT</td>
</tr>
<tr>
<td>31.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C17[2][B]</td>
<td>patternGen/n353_s/CIN</td>
</tr>
<tr>
<td>32.439</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n353_s/SUM</td>
</tr>
<tr>
<td>33.244</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>patternGen/n368_s5/I1</td>
</tr>
<tr>
<td>34.066</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n368_s5/F</td>
</tr>
<tr>
<td>34.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" font-weight:bold;">patternGen/score_5_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C11[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>patternGen/score_5_s3/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>patternGen/score_5_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.683, 51.143%; route: 15.479, 47.452%; tC2Q: 0.458, 1.405%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.986</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_8_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_10_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C11[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>patternGen/score_8_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_8_s3/Q</td>
</tr>
<tr>
<td>2.905</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>patternGen/score_thousands_1_s55/I2</td>
</tr>
<tr>
<td>3.727</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s55/F</td>
</tr>
<tr>
<td>3.733</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>patternGen/score_thousands_1_s50/I0</td>
</tr>
<tr>
<td>4.832</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s50/F</td>
</tr>
<tr>
<td>4.837</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>patternGen/score_thousands_1_s36/I3</td>
</tr>
<tr>
<td>5.936</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C19[0][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s36/F</td>
</tr>
<tr>
<td>6.745</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>patternGen/score_thousands_1_s28/I3</td>
</tr>
<tr>
<td>7.844</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s28/F</td>
</tr>
<tr>
<td>8.681</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>driver/n971_s89/I0</td>
</tr>
<tr>
<td>9.780</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C22[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s89/F</td>
</tr>
<tr>
<td>10.775</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>driver/n971_s92/I3</td>
</tr>
<tr>
<td>11.577</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">driver/n971_s92/F</td>
</tr>
<tr>
<td>12.000</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>driver/n971_s76/I0</td>
</tr>
<tr>
<td>13.032</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s76/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[3][B]</td>
<td>driver/n971_s57/I1</td>
</tr>
<tr>
<td>14.471</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C24[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s57/F</td>
</tr>
<tr>
<td>16.421</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>driver/n971_s83/I2</td>
</tr>
<tr>
<td>17.047</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">driver/n971_s83/F</td>
</tr>
<tr>
<td>18.341</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[3][B]</td>
<td>driver/n971_s64/I2</td>
</tr>
<tr>
<td>19.163</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C23[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s64/F</td>
</tr>
<tr>
<td>19.973</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>patternGen/n79_s55/I2</td>
</tr>
<tr>
<td>20.598</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s55/F</td>
</tr>
<tr>
<td>21.017</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>patternGen/n79_s42/I3</td>
</tr>
<tr>
<td>22.049</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s42/F</td>
</tr>
<tr>
<td>22.870</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td>patternGen/n79_s104/I0</td>
</tr>
<tr>
<td>23.672</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R13C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s104/F</td>
</tr>
<tr>
<td>24.092</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>patternGen/n79_s24/I2</td>
</tr>
<tr>
<td>25.124</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>26.425</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[3][B]</td>
<td>patternGen/n79_s21/I1</td>
</tr>
<tr>
<td>27.051</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C19[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>28.190</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>patternGen/n79_s20/I0</td>
</tr>
<tr>
<td>28.816</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s20/F</td>
</tr>
<tr>
<td>29.638</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][B]</td>
<td>patternGen/speedFactor_5_s6/I0</td>
</tr>
<tr>
<td>30.264</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s6/F</td>
</tr>
<tr>
<td>31.574</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C17[2][B]</td>
<td>patternGen/n353_s/I1</td>
</tr>
<tr>
<td>32.124</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C17[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n353_s/COUT</td>
</tr>
<tr>
<td>32.124</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C18[0][A]</td>
<td>patternGen/n352_s/CIN</td>
</tr>
<tr>
<td>32.181</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n352_s/COUT</td>
</tr>
<tr>
<td>32.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C18[0][B]</td>
<td>patternGen/n351_s/CIN</td>
</tr>
<tr>
<td>32.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n351_s/COUT</td>
</tr>
<tr>
<td>32.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C18[1][A]</td>
<td>patternGen/n350_s/CIN</td>
</tr>
<tr>
<td>32.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n350_s/COUT</td>
</tr>
<tr>
<td>32.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C18[1][B]</td>
<td>patternGen/n349_s/CIN</td>
</tr>
<tr>
<td>32.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n349_s/COUT</td>
</tr>
<tr>
<td>32.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C18[2][A]</td>
<td>patternGen/n348_s/CIN</td>
</tr>
<tr>
<td>32.915</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td style=" background: #97FFFF;">patternGen/n348_s/SUM</td>
</tr>
<tr>
<td>33.405</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[2][A]</td>
<td>patternGen/n363_s5/I1</td>
</tr>
<tr>
<td>34.031</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[2][A]</td>
<td style=" background: #97FFFF;">patternGen/n363_s5/F</td>
</tr>
<tr>
<td>34.031</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_10_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C11[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[2][A]</td>
<td>patternGen/score_10_s3/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C18[2][A]</td>
<td>patternGen/score_10_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.462, 50.518%; route: 15.666, 48.075%; tC2Q: 0.458, 1.407%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_8_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C11[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>patternGen/score_8_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_8_s3/Q</td>
</tr>
<tr>
<td>2.905</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>patternGen/score_thousands_1_s55/I2</td>
</tr>
<tr>
<td>3.727</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s55/F</td>
</tr>
<tr>
<td>3.733</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>patternGen/score_thousands_1_s50/I0</td>
</tr>
<tr>
<td>4.832</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s50/F</td>
</tr>
<tr>
<td>4.837</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>patternGen/score_thousands_1_s36/I3</td>
</tr>
<tr>
<td>5.936</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C19[0][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s36/F</td>
</tr>
<tr>
<td>6.745</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>patternGen/score_thousands_1_s28/I3</td>
</tr>
<tr>
<td>7.844</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s28/F</td>
</tr>
<tr>
<td>8.681</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>driver/n971_s89/I0</td>
</tr>
<tr>
<td>9.780</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C22[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s89/F</td>
</tr>
<tr>
<td>10.775</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>driver/n971_s92/I3</td>
</tr>
<tr>
<td>11.577</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">driver/n971_s92/F</td>
</tr>
<tr>
<td>12.000</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>driver/n971_s76/I0</td>
</tr>
<tr>
<td>13.032</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s76/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[3][B]</td>
<td>driver/n971_s57/I1</td>
</tr>
<tr>
<td>14.471</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C24[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s57/F</td>
</tr>
<tr>
<td>16.421</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>driver/n971_s83/I2</td>
</tr>
<tr>
<td>17.047</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">driver/n971_s83/F</td>
</tr>
<tr>
<td>18.341</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[3][B]</td>
<td>driver/n971_s64/I2</td>
</tr>
<tr>
<td>19.163</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C23[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s64/F</td>
</tr>
<tr>
<td>19.973</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>patternGen/n79_s55/I2</td>
</tr>
<tr>
<td>20.598</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s55/F</td>
</tr>
<tr>
<td>21.017</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>patternGen/n79_s42/I3</td>
</tr>
<tr>
<td>22.049</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s42/F</td>
</tr>
<tr>
<td>22.870</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td>patternGen/n79_s104/I0</td>
</tr>
<tr>
<td>23.672</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R13C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s104/F</td>
</tr>
<tr>
<td>24.092</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>patternGen/n79_s24/I2</td>
</tr>
<tr>
<td>25.124</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>26.425</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[3][B]</td>
<td>patternGen/n79_s21/I1</td>
</tr>
<tr>
<td>27.051</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C19[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>28.190</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>patternGen/n79_s20/I0</td>
</tr>
<tr>
<td>28.816</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s20/F</td>
</tr>
<tr>
<td>29.995</td>
<td>1.179</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C17[0][A]</td>
<td>patternGen/n358_s/I1</td>
</tr>
<tr>
<td>30.545</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n358_s/COUT</td>
</tr>
<tr>
<td>30.545</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[0][B]</td>
<td>patternGen/n357_s/CIN</td>
</tr>
<tr>
<td>31.108</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n357_s/SUM</td>
</tr>
<tr>
<td>32.897</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>patternGen/n372_s5/I1</td>
</tr>
<tr>
<td>33.996</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n372_s5/F</td>
</tr>
<tr>
<td>33.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">patternGen/score_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C11[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>patternGen/score_1_s3/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>patternGen/score_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.081, 49.403%; route: 16.011, 49.189%; tC2Q: 0.458, 1.408%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_8_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C11[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>patternGen/score_8_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_8_s3/Q</td>
</tr>
<tr>
<td>2.905</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>patternGen/score_thousands_1_s55/I2</td>
</tr>
<tr>
<td>3.727</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s55/F</td>
</tr>
<tr>
<td>3.733</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>patternGen/score_thousands_1_s50/I0</td>
</tr>
<tr>
<td>4.832</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s50/F</td>
</tr>
<tr>
<td>4.837</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>patternGen/score_thousands_1_s36/I3</td>
</tr>
<tr>
<td>5.936</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C19[0][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s36/F</td>
</tr>
<tr>
<td>6.745</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>patternGen/score_thousands_1_s28/I3</td>
</tr>
<tr>
<td>7.844</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s28/F</td>
</tr>
<tr>
<td>8.681</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>driver/n971_s89/I0</td>
</tr>
<tr>
<td>9.780</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C22[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s89/F</td>
</tr>
<tr>
<td>10.775</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>driver/n971_s92/I3</td>
</tr>
<tr>
<td>11.577</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">driver/n971_s92/F</td>
</tr>
<tr>
<td>12.000</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>driver/n971_s76/I0</td>
</tr>
<tr>
<td>13.032</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s76/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[3][B]</td>
<td>driver/n971_s57/I1</td>
</tr>
<tr>
<td>14.471</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C24[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s57/F</td>
</tr>
<tr>
<td>16.421</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>driver/n971_s83/I2</td>
</tr>
<tr>
<td>17.047</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">driver/n971_s83/F</td>
</tr>
<tr>
<td>18.341</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[3][B]</td>
<td>driver/n971_s64/I2</td>
</tr>
<tr>
<td>19.163</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C23[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s64/F</td>
</tr>
<tr>
<td>19.973</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>patternGen/n79_s55/I2</td>
</tr>
<tr>
<td>20.598</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s55/F</td>
</tr>
<tr>
<td>21.017</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>patternGen/n79_s42/I3</td>
</tr>
<tr>
<td>22.049</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s42/F</td>
</tr>
<tr>
<td>22.870</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td>patternGen/n79_s104/I0</td>
</tr>
<tr>
<td>23.672</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R13C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s104/F</td>
</tr>
<tr>
<td>24.092</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>patternGen/n79_s24/I2</td>
</tr>
<tr>
<td>25.124</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>26.425</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[3][B]</td>
<td>patternGen/n79_s21/I1</td>
</tr>
<tr>
<td>27.051</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C19[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>28.190</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>patternGen/n79_s20/I0</td>
</tr>
<tr>
<td>28.816</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s20/F</td>
</tr>
<tr>
<td>29.638</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][B]</td>
<td>patternGen/speedFactor_5_s6/I0</td>
</tr>
<tr>
<td>30.264</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s6/F</td>
</tr>
<tr>
<td>31.574</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C17[2][B]</td>
<td>patternGen/n353_s/I1</td>
</tr>
<tr>
<td>32.124</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C17[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n353_s/COUT</td>
</tr>
<tr>
<td>32.124</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C18[0][A]</td>
<td>patternGen/n352_s/CIN</td>
</tr>
<tr>
<td>32.652</td>
<td>0.528</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n352_s/SUM</td>
</tr>
<tr>
<td>33.071</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>patternGen/n367_s5/I1</td>
</tr>
<tr>
<td>33.893</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n367_s5/F</td>
</tr>
<tr>
<td>33.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td style=" font-weight:bold;">patternGen/score_6_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C11[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>patternGen/score_6_s3/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>patternGen/score_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.395, 50.527%; route: 15.595, 48.061%; tC2Q: 0.458, 1.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_8_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_9_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C11[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>patternGen/score_8_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_8_s3/Q</td>
</tr>
<tr>
<td>2.905</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>patternGen/score_thousands_1_s55/I2</td>
</tr>
<tr>
<td>3.727</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s55/F</td>
</tr>
<tr>
<td>3.733</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>patternGen/score_thousands_1_s50/I0</td>
</tr>
<tr>
<td>4.832</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s50/F</td>
</tr>
<tr>
<td>4.837</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>patternGen/score_thousands_1_s36/I3</td>
</tr>
<tr>
<td>5.936</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C19[0][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s36/F</td>
</tr>
<tr>
<td>6.745</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>patternGen/score_thousands_1_s28/I3</td>
</tr>
<tr>
<td>7.844</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s28/F</td>
</tr>
<tr>
<td>8.681</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>driver/n971_s89/I0</td>
</tr>
<tr>
<td>9.780</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C22[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s89/F</td>
</tr>
<tr>
<td>10.775</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>driver/n971_s92/I3</td>
</tr>
<tr>
<td>11.577</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">driver/n971_s92/F</td>
</tr>
<tr>
<td>12.000</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>driver/n971_s76/I0</td>
</tr>
<tr>
<td>13.032</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s76/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[3][B]</td>
<td>driver/n971_s57/I1</td>
</tr>
<tr>
<td>14.471</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C24[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s57/F</td>
</tr>
<tr>
<td>16.421</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>driver/n971_s83/I2</td>
</tr>
<tr>
<td>17.047</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">driver/n971_s83/F</td>
</tr>
<tr>
<td>18.341</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[3][B]</td>
<td>driver/n971_s64/I2</td>
</tr>
<tr>
<td>19.163</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C23[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s64/F</td>
</tr>
<tr>
<td>19.973</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>patternGen/n79_s55/I2</td>
</tr>
<tr>
<td>20.598</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s55/F</td>
</tr>
<tr>
<td>21.017</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>patternGen/n79_s42/I3</td>
</tr>
<tr>
<td>22.049</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s42/F</td>
</tr>
<tr>
<td>22.870</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td>patternGen/n79_s104/I0</td>
</tr>
<tr>
<td>23.672</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R13C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s104/F</td>
</tr>
<tr>
<td>24.092</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>patternGen/n79_s24/I2</td>
</tr>
<tr>
<td>25.124</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>26.425</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[3][B]</td>
<td>patternGen/n79_s21/I1</td>
</tr>
<tr>
<td>27.051</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C19[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>28.190</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>patternGen/n79_s20/I0</td>
</tr>
<tr>
<td>28.816</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s20/F</td>
</tr>
<tr>
<td>29.638</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][B]</td>
<td>patternGen/speedFactor_5_s6/I0</td>
</tr>
<tr>
<td>30.264</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s6/F</td>
</tr>
<tr>
<td>31.574</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C17[2][B]</td>
<td>patternGen/n353_s/I1</td>
</tr>
<tr>
<td>32.124</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C17[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n353_s/COUT</td>
</tr>
<tr>
<td>32.124</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C18[0][A]</td>
<td>patternGen/n352_s/CIN</td>
</tr>
<tr>
<td>32.181</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n352_s/COUT</td>
</tr>
<tr>
<td>32.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C18[0][B]</td>
<td>patternGen/n351_s/CIN</td>
</tr>
<tr>
<td>32.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n351_s/COUT</td>
</tr>
<tr>
<td>32.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C18[1][A]</td>
<td>patternGen/n350_s/CIN</td>
</tr>
<tr>
<td>32.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n350_s/COUT</td>
</tr>
<tr>
<td>32.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C18[1][B]</td>
<td>patternGen/n349_s/CIN</td>
</tr>
<tr>
<td>32.823</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n349_s/SUM</td>
</tr>
<tr>
<td>33.242</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>patternGen/n364_s5/I1</td>
</tr>
<tr>
<td>33.868</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n364_s5/F</td>
</tr>
<tr>
<td>33.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td style=" font-weight:bold;">patternGen/score_9_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C11[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>patternGen/score_9_s3/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>patternGen/score_9_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.370, 50.489%; route: 15.595, 48.098%; tC2Q: 0.458, 1.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.641</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_8_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C11[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>patternGen/score_8_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_8_s3/Q</td>
</tr>
<tr>
<td>2.905</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>patternGen/score_thousands_1_s55/I2</td>
</tr>
<tr>
<td>3.727</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s55/F</td>
</tr>
<tr>
<td>3.733</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>patternGen/score_thousands_1_s50/I0</td>
</tr>
<tr>
<td>4.832</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s50/F</td>
</tr>
<tr>
<td>4.837</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>patternGen/score_thousands_1_s36/I3</td>
</tr>
<tr>
<td>5.936</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C19[0][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s36/F</td>
</tr>
<tr>
<td>6.745</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>patternGen/score_thousands_1_s28/I3</td>
</tr>
<tr>
<td>7.844</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s28/F</td>
</tr>
<tr>
<td>8.681</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>driver/n971_s89/I0</td>
</tr>
<tr>
<td>9.780</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C22[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s89/F</td>
</tr>
<tr>
<td>10.775</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>driver/n971_s92/I3</td>
</tr>
<tr>
<td>11.577</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">driver/n971_s92/F</td>
</tr>
<tr>
<td>12.000</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>driver/n971_s76/I0</td>
</tr>
<tr>
<td>13.032</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s76/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[3][B]</td>
<td>driver/n971_s57/I1</td>
</tr>
<tr>
<td>14.471</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C24[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s57/F</td>
</tr>
<tr>
<td>16.421</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>driver/n971_s83/I2</td>
</tr>
<tr>
<td>17.047</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">driver/n971_s83/F</td>
</tr>
<tr>
<td>18.341</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[3][B]</td>
<td>driver/n971_s64/I2</td>
</tr>
<tr>
<td>19.163</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C23[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s64/F</td>
</tr>
<tr>
<td>19.973</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>patternGen/n79_s55/I2</td>
</tr>
<tr>
<td>20.598</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s55/F</td>
</tr>
<tr>
<td>21.017</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>patternGen/n79_s42/I3</td>
</tr>
<tr>
<td>22.049</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s42/F</td>
</tr>
<tr>
<td>22.870</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td>patternGen/n79_s104/I0</td>
</tr>
<tr>
<td>23.672</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R13C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s104/F</td>
</tr>
<tr>
<td>24.092</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>patternGen/n79_s24/I2</td>
</tr>
<tr>
<td>25.124</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>26.425</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[3][B]</td>
<td>patternGen/n79_s21/I1</td>
</tr>
<tr>
<td>27.051</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C19[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>28.190</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>patternGen/n79_s20/I0</td>
</tr>
<tr>
<td>28.815</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s20/F</td>
</tr>
<tr>
<td>29.248</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[3][A]</td>
<td>patternGen/speedFactor_2_s7/I0</td>
</tr>
<tr>
<td>30.280</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C17[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s7/F</td>
</tr>
<tr>
<td>31.090</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C17[1][A]</td>
<td>patternGen/n356_s/I1</td>
</tr>
<tr>
<td>31.640</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n356_s/COUT</td>
</tr>
<tr>
<td>31.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C17[1][B]</td>
<td>patternGen/n355_s/CIN</td>
</tr>
<tr>
<td>32.168</td>
<td>0.528</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n355_s/SUM</td>
</tr>
<tr>
<td>32.587</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>patternGen/n370_s5/I1</td>
</tr>
<tr>
<td>33.686</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n370_s5/F</td>
</tr>
<tr>
<td>33.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" font-weight:bold;">patternGen/score_3_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C11[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>patternGen/score_3_s3/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>patternGen/score_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.077, 52.967%; route: 14.705, 45.611%; tC2Q: 0.458, 1.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.616</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_8_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_12_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C11[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>patternGen/score_8_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_8_s3/Q</td>
</tr>
<tr>
<td>2.905</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>patternGen/score_thousands_1_s55/I2</td>
</tr>
<tr>
<td>3.727</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s55/F</td>
</tr>
<tr>
<td>3.733</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>patternGen/score_thousands_1_s50/I0</td>
</tr>
<tr>
<td>4.832</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s50/F</td>
</tr>
<tr>
<td>4.837</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>patternGen/score_thousands_1_s36/I3</td>
</tr>
<tr>
<td>5.936</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C19[0][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s36/F</td>
</tr>
<tr>
<td>6.745</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>patternGen/score_thousands_1_s28/I3</td>
</tr>
<tr>
<td>7.844</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s28/F</td>
</tr>
<tr>
<td>8.681</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>driver/n971_s89/I0</td>
</tr>
<tr>
<td>9.780</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C22[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s89/F</td>
</tr>
<tr>
<td>10.775</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>driver/n971_s92/I3</td>
</tr>
<tr>
<td>11.577</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">driver/n971_s92/F</td>
</tr>
<tr>
<td>12.000</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>driver/n971_s76/I0</td>
</tr>
<tr>
<td>13.032</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s76/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[3][B]</td>
<td>driver/n971_s57/I1</td>
</tr>
<tr>
<td>14.471</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C24[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s57/F</td>
</tr>
<tr>
<td>16.421</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>driver/n971_s83/I2</td>
</tr>
<tr>
<td>17.047</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">driver/n971_s83/F</td>
</tr>
<tr>
<td>18.341</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[3][B]</td>
<td>driver/n971_s64/I2</td>
</tr>
<tr>
<td>19.163</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C23[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s64/F</td>
</tr>
<tr>
<td>19.973</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>patternGen/n79_s55/I2</td>
</tr>
<tr>
<td>20.598</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s55/F</td>
</tr>
<tr>
<td>21.017</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>patternGen/n79_s42/I3</td>
</tr>
<tr>
<td>22.049</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s42/F</td>
</tr>
<tr>
<td>22.870</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td>patternGen/n79_s104/I0</td>
</tr>
<tr>
<td>23.672</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R13C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s104/F</td>
</tr>
<tr>
<td>24.092</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>patternGen/n79_s24/I2</td>
</tr>
<tr>
<td>25.124</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>26.425</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[3][B]</td>
<td>patternGen/n79_s21/I1</td>
</tr>
<tr>
<td>27.051</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C19[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>28.190</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>patternGen/n79_s20/I0</td>
</tr>
<tr>
<td>28.816</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s20/F</td>
</tr>
<tr>
<td>29.638</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][B]</td>
<td>patternGen/speedFactor_5_s6/I0</td>
</tr>
<tr>
<td>30.264</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s6/F</td>
</tr>
<tr>
<td>31.574</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C17[2][B]</td>
<td>patternGen/n353_s/I1</td>
</tr>
<tr>
<td>32.124</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C17[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n353_s/COUT</td>
</tr>
<tr>
<td>32.124</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C18[0][A]</td>
<td>patternGen/n352_s/CIN</td>
</tr>
<tr>
<td>32.181</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n352_s/COUT</td>
</tr>
<tr>
<td>32.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C18[0][B]</td>
<td>patternGen/n351_s/CIN</td>
</tr>
<tr>
<td>32.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n351_s/COUT</td>
</tr>
<tr>
<td>32.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C18[1][A]</td>
<td>patternGen/n350_s/CIN</td>
</tr>
<tr>
<td>32.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n350_s/COUT</td>
</tr>
<tr>
<td>32.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C18[1][B]</td>
<td>patternGen/n349_s/CIN</td>
</tr>
<tr>
<td>32.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n349_s/COUT</td>
</tr>
<tr>
<td>32.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C18[2][A]</td>
<td>patternGen/n348_s/CIN</td>
</tr>
<tr>
<td>32.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td style=" background: #97FFFF;">patternGen/n348_s/COUT</td>
</tr>
<tr>
<td>32.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C18[2][B]</td>
<td>patternGen/n347_s/CIN</td>
</tr>
<tr>
<td>32.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n347_s/COUT</td>
</tr>
<tr>
<td>32.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C19[0][A]</td>
<td>patternGen/n346_s/CIN</td>
</tr>
<tr>
<td>33.029</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n346_s/SUM</td>
</tr>
<tr>
<td>33.035</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>patternGen/n361_s5/I0</td>
</tr>
<tr>
<td>33.661</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n361_s5/F</td>
</tr>
<tr>
<td>33.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td style=" font-weight:bold;">patternGen/score_12_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C11[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>patternGen/score_12_s4/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>patternGen/score_12_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.576, 51.453%; route: 15.181, 47.124%; tC2Q: 0.458, 1.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.987</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_8_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C11[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>patternGen/score_8_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_8_s3/Q</td>
</tr>
<tr>
<td>2.905</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>patternGen/score_thousands_1_s55/I2</td>
</tr>
<tr>
<td>3.727</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s55/F</td>
</tr>
<tr>
<td>3.733</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>patternGen/score_thousands_1_s50/I0</td>
</tr>
<tr>
<td>4.832</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s50/F</td>
</tr>
<tr>
<td>4.837</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>patternGen/score_thousands_1_s36/I3</td>
</tr>
<tr>
<td>5.936</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C19[0][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s36/F</td>
</tr>
<tr>
<td>6.745</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>patternGen/score_thousands_1_s28/I3</td>
</tr>
<tr>
<td>7.844</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s28/F</td>
</tr>
<tr>
<td>8.681</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>driver/n971_s89/I0</td>
</tr>
<tr>
<td>9.780</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C22[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s89/F</td>
</tr>
<tr>
<td>10.775</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>driver/n971_s92/I3</td>
</tr>
<tr>
<td>11.577</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">driver/n971_s92/F</td>
</tr>
<tr>
<td>12.000</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>driver/n971_s76/I0</td>
</tr>
<tr>
<td>13.032</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s76/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[3][B]</td>
<td>driver/n971_s57/I1</td>
</tr>
<tr>
<td>14.471</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C24[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s57/F</td>
</tr>
<tr>
<td>16.421</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>driver/n971_s83/I2</td>
</tr>
<tr>
<td>17.047</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">driver/n971_s83/F</td>
</tr>
<tr>
<td>18.341</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[3][B]</td>
<td>driver/n971_s64/I2</td>
</tr>
<tr>
<td>19.163</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C23[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s64/F</td>
</tr>
<tr>
<td>19.973</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>patternGen/n79_s55/I2</td>
</tr>
<tr>
<td>20.598</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s55/F</td>
</tr>
<tr>
<td>21.017</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>patternGen/n79_s42/I3</td>
</tr>
<tr>
<td>22.049</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s42/F</td>
</tr>
<tr>
<td>22.870</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td>patternGen/n79_s104/I0</td>
</tr>
<tr>
<td>23.672</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R13C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s104/F</td>
</tr>
<tr>
<td>24.092</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>patternGen/n79_s24/I2</td>
</tr>
<tr>
<td>25.124</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>26.425</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[3][B]</td>
<td>patternGen/n79_s21/I1</td>
</tr>
<tr>
<td>27.051</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C19[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>28.190</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>patternGen/n79_s20/I0</td>
</tr>
<tr>
<td>28.815</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s20/F</td>
</tr>
<tr>
<td>29.248</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[3][A]</td>
<td>patternGen/speedFactor_2_s7/I0</td>
</tr>
<tr>
<td>30.280</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C17[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s7/F</td>
</tr>
<tr>
<td>31.090</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C17[1][A]</td>
<td>patternGen/n356_s/I1</td>
</tr>
<tr>
<td>31.791</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n356_s/SUM</td>
</tr>
<tr>
<td>32.210</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[2][B]</td>
<td>patternGen/n371_s5/I1</td>
</tr>
<tr>
<td>33.032</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C17[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n371_s5/F</td>
</tr>
<tr>
<td>33.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[2][B]</td>
<td style=" font-weight:bold;">patternGen/score_2_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C11[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[2][B]</td>
<td>patternGen/score_2_s3/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C17[2][B]</td>
<td>patternGen/score_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.423, 51.993%; route: 14.705, 46.556%; tC2Q: 0.458, 1.451%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.647</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_8_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C11[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>patternGen/score_8_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R13C17[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_8_s3/Q</td>
</tr>
<tr>
<td>2.905</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>patternGen/score_thousands_1_s55/I2</td>
</tr>
<tr>
<td>3.727</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s55/F</td>
</tr>
<tr>
<td>3.733</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>patternGen/score_thousands_1_s50/I0</td>
</tr>
<tr>
<td>4.832</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s50/F</td>
</tr>
<tr>
<td>4.837</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>patternGen/score_thousands_1_s36/I3</td>
</tr>
<tr>
<td>5.936</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C19[0][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s36/F</td>
</tr>
<tr>
<td>6.745</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>patternGen/score_thousands_1_s28/I3</td>
</tr>
<tr>
<td>7.844</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s28/F</td>
</tr>
<tr>
<td>8.681</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>driver/n971_s89/I0</td>
</tr>
<tr>
<td>9.780</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C22[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s89/F</td>
</tr>
<tr>
<td>10.775</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>driver/n971_s92/I3</td>
</tr>
<tr>
<td>11.577</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C22[0][A]</td>
<td style=" background: #97FFFF;">driver/n971_s92/F</td>
</tr>
<tr>
<td>12.000</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>driver/n971_s76/I0</td>
</tr>
<tr>
<td>13.032</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s76/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[3][B]</td>
<td>driver/n971_s57/I1</td>
</tr>
<tr>
<td>14.471</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C24[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s57/F</td>
</tr>
<tr>
<td>16.421</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>driver/n971_s83/I2</td>
</tr>
<tr>
<td>17.047</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">driver/n971_s83/F</td>
</tr>
<tr>
<td>18.341</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[3][B]</td>
<td>driver/n971_s64/I2</td>
</tr>
<tr>
<td>19.163</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C23[3][B]</td>
<td style=" background: #97FFFF;">driver/n971_s64/F</td>
</tr>
<tr>
<td>19.973</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>patternGen/n79_s55/I2</td>
</tr>
<tr>
<td>20.598</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s55/F</td>
</tr>
<tr>
<td>21.017</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>patternGen/n79_s42/I3</td>
</tr>
<tr>
<td>22.049</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s42/F</td>
</tr>
<tr>
<td>22.870</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td>patternGen/n79_s104/I0</td>
</tr>
<tr>
<td>23.672</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R13C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s104/F</td>
</tr>
<tr>
<td>24.092</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>patternGen/n79_s24/I2</td>
</tr>
<tr>
<td>25.124</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>26.425</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[3][B]</td>
<td>patternGen/n79_s21/I1</td>
</tr>
<tr>
<td>27.051</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C19[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>28.190</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>patternGen/n79_s20/I0</td>
</tr>
<tr>
<td>28.816</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n79_s20/F</td>
</tr>
<tr>
<td>29.995</td>
<td>1.179</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C17[0][A]</td>
<td>patternGen/n358_s/I1</td>
</tr>
<tr>
<td>30.696</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n358_s/SUM</td>
</tr>
<tr>
<td>31.066</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[2][B]</td>
<td>patternGen/n373_s5/I1</td>
</tr>
<tr>
<td>31.692</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C15[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n373_s5/F</td>
</tr>
<tr>
<td>31.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[2][B]</td>
<td style=" font-weight:bold;">patternGen/score_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C11[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[2][B]</td>
<td>patternGen/score_0_s3/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C15[2][B]</td>
<td>patternGen/score_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.196, 50.240%; route: 14.593, 48.245%; tC2Q: 0.458, 1.515%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.850</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.414</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/frameWaitCounter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/n95_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>driver/frameWaitCounter_8_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C39[1][A]</td>
<td style=" font-weight:bold;">driver/frameWaitCounter_8_s0/Q</td>
</tr>
<tr>
<td>5.739</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td>driver/n948_s14/I3</td>
</tr>
<tr>
<td>6.765</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td style=" background: #97FFFF;">driver/n948_s14/F</td>
</tr>
<tr>
<td>7.184</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[3][B]</td>
<td>driver/n948_s13/I1</td>
</tr>
<tr>
<td>8.006</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C39[3][B]</td>
<td style=" background: #97FFFF;">driver/n948_s13/F</td>
</tr>
<tr>
<td>8.012</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>driver/n948_s9/I2</td>
</tr>
<tr>
<td>9.038</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">driver/n948_s9/F</td>
</tr>
<tr>
<td>9.456</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[3][A]</td>
<td>driver/n948_s7/I0</td>
</tr>
<tr>
<td>10.278</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C40[3][A]</td>
<td style=" background: #97FFFF;">driver/n948_s7/F</td>
</tr>
<tr>
<td>10.284</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>driver/n948_s6/I0</td>
</tr>
<tr>
<td>11.106</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">driver/n948_s6/F</td>
</tr>
<tr>
<td>12.734</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td>driver/n949_s18/I0</td>
</tr>
<tr>
<td>13.536</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>45</td>
<td>R13C36[0][B]</td>
<td style=" background: #97FFFF;">driver/n949_s18/F</td>
</tr>
<tr>
<td>13.959</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[3][B]</td>
<td>driver/n949_s17/I3</td>
</tr>
<tr>
<td>14.585</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>21</td>
<td>R13C35[3][B]</td>
<td style=" background: #97FFFF;">driver/n949_s17/F</td>
</tr>
<tr>
<td>17.372</td>
<td>2.787</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[3][B]</td>
<td>driver/frameNumber_7_s4/I3</td>
</tr>
<tr>
<td>18.194</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R17C32[3][B]</td>
<td style=" background: #97FFFF;">driver/frameNumber_7_s4/F</td>
</tr>
<tr>
<td>22.564</td>
<td>4.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" font-weight:bold;">patternGen/n95_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/CLK</td>
</tr>
<tr>
<td>24.414</td>
<td>-0.060</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.768, 37.413%; route: 10.863, 60.053%; tC2Q: 0.458, 2.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.967</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>score_counter_only/n38_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>score_counter_only/score_clock_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C11[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td style=" font-weight:bold;">score_counter_only/n38_s2/I0</td>
</tr>
<tr>
<td>0.374</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td style=" background: #97FFFF;">score_counter_only/n38_s2/F</td>
</tr>
<tr>
<td>0.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td style=" font-weight:bold;">score_counter_only/score_clock_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>score_counter_only/score_clock_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>score_counter_only/score_clock_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>score_counter_only/score_clock_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 99.369%; route: 0.000, 0.000%; tC2Q: 0.002, 0.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/n947_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/frameNumber_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R17C16[2][B]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>0.238</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" font-weight:bold;">driver/n947_s14/I0</td>
</tr>
<tr>
<td>0.962</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">driver/n947_s14/F</td>
</tr>
<tr>
<td>1.585</td>
<td>0.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">driver/frameNumber_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>driver/frameNumber_0_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/frameNumber_0_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>driver/frameNumber_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 45.679%; route: 0.623, 39.331%; tC2Q: 0.238, 14.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/n947_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/n95_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R17C16[2][B]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>0.238</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" font-weight:bold;">driver/n947_s14/I0</td>
</tr>
<tr>
<td>0.962</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">driver/n947_s14/F</td>
</tr>
<tr>
<td>1.817</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" font-weight:bold;">patternGen/n95_s0/A[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>patternGen/n95_s0</td>
</tr>
<tr>
<td>3.264</td>
<td>-0.076</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 39.851%; route: 0.855, 47.072%; tC2Q: 0.238, 13.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/n946_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/frameNumber_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R17C16[2][B]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>1.325</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[1][A]</td>
<td style=" font-weight:bold;">driver/n946_s14/I2</td>
</tr>
<tr>
<td>2.056</td>
<td>0.731</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C15[1][A]</td>
<td style=" background: #97FFFF;">driver/n946_s14/F</td>
</tr>
<tr>
<td>2.437</td>
<td>0.381</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[2][B]</td>
<td style=" font-weight:bold;">driver/frameNumber_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[2][B]</td>
<td>driver/frameNumber_1_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/frameNumber_1_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C15[2][B]</td>
<td>driver/frameNumber_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.731, 29.996%; route: 0.381, 15.624%; tC2Q: 1.325, 54.380%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.668</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/n945_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/frameNumber_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R17C16[2][B]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>1.325</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[0][B]</td>
<td style=" font-weight:bold;">driver/n945_s14/I1</td>
</tr>
<tr>
<td>2.049</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C15[0][B]</td>
<td style=" background: #97FFFF;">driver/n945_s14/F</td>
</tr>
<tr>
<td>2.673</td>
<td>0.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[2][A]</td>
<td style=" font-weight:bold;">driver/frameNumber_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[2][A]</td>
<td>driver/frameNumber_2_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/frameNumber_2_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C15[2][A]</td>
<td>driver/frameNumber_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 27.090%; route: 0.623, 23.325%; tC2Q: 1.325, 49.586%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.666</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/n946_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/n95_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R17C16[2][B]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>1.325</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[1][A]</td>
<td style=" font-weight:bold;">driver/n946_s14/I2</td>
</tr>
<tr>
<td>2.049</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C15[1][A]</td>
<td style=" background: #97FFFF;">driver/n946_s14/F</td>
</tr>
<tr>
<td>2.599</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" font-weight:bold;">patternGen/n95_s0/A[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>patternGen/n95_s0</td>
</tr>
<tr>
<td>3.264</td>
<td>-0.076</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 27.857%; route: 0.550, 21.152%; tC2Q: 1.325, 50.991%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/n945_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/n95_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R17C16[2][B]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>1.325</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[0][B]</td>
<td style=" font-weight:bold;">driver/n945_s14/I1</td>
</tr>
<tr>
<td>2.049</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C15[0][B]</td>
<td style=" background: #97FFFF;">driver/n945_s14/F</td>
</tr>
<tr>
<td>2.904</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" font-weight:bold;">patternGen/n95_s0/A[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>patternGen/n95_s0</td>
</tr>
<tr>
<td>3.264</td>
<td>-0.076</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 24.927%; route: 0.855, 29.445%; tC2Q: 1.325, 45.628%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/n943_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/frameNumber_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R17C16[2][B]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>1.324</td>
<td>1.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[3][B]</td>
<td style=" font-weight:bold;">driver/n943_s15/I1</td>
</tr>
<tr>
<td>1.696</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R18C21[3][B]</td>
<td style=" background: #97FFFF;">driver/n943_s15/F</td>
</tr>
<tr>
<td>1.713</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[3][A]</td>
<td>driver/n943_s14/I2</td>
</tr>
<tr>
<td>2.445</td>
<td>0.732</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C21[3][A]</td>
<td style=" background: #97FFFF;">driver/n943_s14/F</td>
</tr>
<tr>
<td>3.054</td>
<td>0.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[0][B]</td>
<td style=" font-weight:bold;">driver/frameNumber_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[0][B]</td>
<td>driver/frameNumber_4_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/frameNumber_4_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C21[0][B]</td>
<td>driver/frameNumber_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.104, 36.148%; route: 0.626, 20.507%; tC2Q: 1.324, 43.344%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.063</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/n943_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/frameNumber_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R17C16[2][B]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>1.324</td>
<td>1.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[3][B]</td>
<td style=" font-weight:bold;">driver/n943_s15/I1</td>
</tr>
<tr>
<td>1.696</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R18C21[3][B]</td>
<td style=" background: #97FFFF;">driver/n943_s15/F</td>
</tr>
<tr>
<td>1.713</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][A]</td>
<td>driver/n942_s14/I1</td>
</tr>
<tr>
<td>2.439</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C21[2][A]</td>
<td style=" background: #97FFFF;">driver/n942_s14/F</td>
</tr>
<tr>
<td>3.063</td>
<td>0.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[0][A]</td>
<td style=" font-weight:bold;">driver/frameNumber_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[0][A]</td>
<td>driver/frameNumber_5_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/frameNumber_5_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C21[0][A]</td>
<td>driver/frameNumber_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.098, 35.851%; route: 0.641, 20.926%; tC2Q: 1.324, 43.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.319</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_13_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/numerics_numerics_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C11[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>patternGen/score_13_s3/CLK</td>
</tr>
<tr>
<td>1.371</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R15C19[1][B]</td>
<td style=" font-weight:bold;">patternGen/score_13_s3/Q</td>
</tr>
<tr>
<td>1.630</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>patternGen/score_thousands_3_s17/I3</td>
</tr>
<tr>
<td>2.015</td>
<td>0.385</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_3_s17/F</td>
</tr>
<tr>
<td>3.319</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">patternGen/numerics_numerics_0_0_s/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>patternGen/numerics_numerics_0_0_s/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>patternGen/numerics_numerics_0_0_s</td>
</tr>
<tr>
<td>3.495</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>patternGen/numerics_numerics_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.274</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 16.873%; route: 1.563, 68.518%; tC2Q: 0.333, 14.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.253</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/n943_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/n95_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R17C16[2][B]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>1.324</td>
<td>1.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[3][B]</td>
<td style=" font-weight:bold;">driver/n943_s15/I1</td>
</tr>
<tr>
<td>1.696</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R18C21[3][B]</td>
<td style=" background: #97FFFF;">driver/n943_s15/F</td>
</tr>
<tr>
<td>1.713</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[3][A]</td>
<td>driver/n943_s14/I2</td>
</tr>
<tr>
<td>2.439</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C21[3][A]</td>
<td style=" background: #97FFFF;">driver/n943_s14/F</td>
</tr>
<tr>
<td>3.253</td>
<td>0.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" font-weight:bold;">patternGen/n95_s0/A[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>patternGen/n95_s0</td>
</tr>
<tr>
<td>3.264</td>
<td>-0.076</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.098, 33.756%; route: 0.831, 25.548%; tC2Q: 1.324, 40.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.133</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.474</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/currentState_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/n487_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R17C16[2][B]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>1.018</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>patternGen/currentState_1_s0/CLK</td>
</tr>
<tr>
<td>1.352</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>26</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">patternGen/currentState_1_s0/Q</td>
</tr>
<tr>
<td>2.167</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td>patternGen/n555_s24/I1</td>
</tr>
<tr>
<td>2.552</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R13C25[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n555_s24/F</td>
</tr>
<tr>
<td>3.102</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>patternGen/n555_s14/I2</td>
</tr>
<tr>
<td>3.474</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" background: #97FFFF;">patternGen/n555_s14/F</td>
</tr>
<tr>
<td>3.474</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" font-weight:bold;">patternGen/n487_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>patternGen/n487_s/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>patternGen/n487_s</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>patternGen/n487_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.293</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.757, 30.828%; route: 1.365, 55.598%; tC2Q: 0.333, 13.575%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.265</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/numerics_numerics_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C11[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>patternGen/score_9_s3/CLK</td>
</tr>
<tr>
<td>1.371</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R14C18[2][B]</td>
<td style=" font-weight:bold;">patternGen/score_9_s3/Q</td>
</tr>
<tr>
<td>1.635</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[2][B]</td>
<td>patternGen/score_thousands_2_s24/I2</td>
</tr>
<tr>
<td>2.191</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C18[2][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_2_s24/F</td>
</tr>
<tr>
<td>2.196</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>patternGen/score_thousands_2_s23/I0</td>
</tr>
<tr>
<td>2.922</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R13C18[0][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_2_s23/F</td>
</tr>
<tr>
<td>3.760</td>
<td>0.838</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">patternGen/numerics_numerics_0_0_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>patternGen/numerics_numerics_0_0_s/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>patternGen/numerics_numerics_0_0_s</td>
</tr>
<tr>
<td>3.495</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>patternGen/numerics_numerics_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.274</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.282, 47.092%; route: 1.107, 40.664%; tC2Q: 0.333, 12.244%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.265</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/n943_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/n95_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R17C16[2][B]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>1.324</td>
<td>1.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[3][B]</td>
<td style=" font-weight:bold;">driver/n943_s15/I1</td>
</tr>
<tr>
<td>1.696</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R18C21[3][B]</td>
<td style=" background: #97FFFF;">driver/n943_s15/F</td>
</tr>
<tr>
<td>1.713</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][A]</td>
<td>driver/n942_s14/I1</td>
</tr>
<tr>
<td>2.439</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C21[2][A]</td>
<td style=" background: #97FFFF;">driver/n942_s14/F</td>
</tr>
<tr>
<td>3.530</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" font-weight:bold;">patternGen/n95_s0/A[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>patternGen/n95_s0</td>
</tr>
<tr>
<td>3.264</td>
<td>-0.076</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.098, 31.107%; route: 1.108, 31.389%; tC2Q: 1.324, 37.504%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/n944_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/frameNumber_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R17C16[2][B]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>1.324</td>
<td>1.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td style=" font-weight:bold;">driver/n944_s15/I1</td>
</tr>
<tr>
<td>1.696</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td style=" background: #97FFFF;">driver/n944_s15/F</td>
</tr>
<tr>
<td>1.700</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[3][A]</td>
<td>driver/n944_s14/I1</td>
</tr>
<tr>
<td>2.426</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C21[3][A]</td>
<td style=" background: #97FFFF;">driver/n944_s14/F</td>
</tr>
<tr>
<td>3.649</td>
<td>1.223</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" font-weight:bold;">driver/frameNumber_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>driver/frameNumber_3_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/frameNumber_3_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>driver/frameNumber_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.098, 30.087%; route: 1.228, 33.640%; tC2Q: 1.324, 36.273%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/dataToSend_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_7_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[2][A]</td>
<td>driver/dataToSend_0_s3/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R18C28[2][A]</td>
<td style=" font-weight:bold;">driver/dataToSend_0_s3/Q</td>
</tr>
<tr>
<td>3.889</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][B]</td>
<td style=" font-weight:bold;">driver/dataToSend_7_s4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][B]</td>
<td>driver/dataToSend_7_s4/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C28[1][B]</td>
<td>driver/dataToSend_7_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 42.360%; tC2Q: 0.333, 57.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/dataToSend_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_5_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[2][A]</td>
<td>driver/dataToSend_0_s3/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R18C28[2][A]</td>
<td style=" font-weight:bold;">driver/dataToSend_0_s3/Q</td>
</tr>
<tr>
<td>3.889</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[0][B]</td>
<td style=" font-weight:bold;">driver/dataToSend_5_s4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[0][B]</td>
<td>driver/dataToSend_5_s4/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C28[0][B]</td>
<td>driver/dataToSend_5_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 42.360%; tC2Q: 0.333, 57.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/dataToSend_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_3_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[2][A]</td>
<td>driver/dataToSend_0_s3/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R18C28[2][A]</td>
<td style=" font-weight:bold;">driver/dataToSend_0_s3/Q</td>
</tr>
<tr>
<td>3.889</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">driver/dataToSend_3_s4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>driver/dataToSend_3_s4/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>driver/dataToSend_3_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 42.360%; tC2Q: 0.333, 57.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/dataToSend_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_2_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[2][A]</td>
<td>driver/dataToSend_0_s3/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R18C28[2][A]</td>
<td style=" font-weight:bold;">driver/dataToSend_0_s3/Q</td>
</tr>
<tr>
<td>3.889</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[0][A]</td>
<td style=" font-weight:bold;">driver/dataToSend_2_s4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[0][A]</td>
<td>driver/dataToSend_2_s4/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C28[0][A]</td>
<td>driver/dataToSend_2_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 42.360%; tC2Q: 0.333, 57.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.651</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/n943_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/frameNumber_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R17C16[2][B]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>1.324</td>
<td>1.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[3][B]</td>
<td style=" font-weight:bold;">driver/n943_s15/I1</td>
</tr>
<tr>
<td>1.696</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R18C21[3][B]</td>
<td style=" background: #97FFFF;">driver/n943_s15/F</td>
</tr>
<tr>
<td>1.713</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][A]</td>
<td>driver/n940_s15/I3</td>
</tr>
<tr>
<td>2.439</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C21[1][A]</td>
<td style=" background: #97FFFF;">driver/n940_s15/F</td>
</tr>
<tr>
<td>2.987</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[0][B]</td>
<td>driver/n940_s14/I1</td>
</tr>
<tr>
<td>3.359</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C15[0][B]</td>
<td style=" background: #97FFFF;">driver/n940_s14/F</td>
</tr>
<tr>
<td>3.992</td>
<td>0.632</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td style=" font-weight:bold;">driver/frameNumber_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td>driver/frameNumber_7_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/frameNumber_7_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C15[0][A]</td>
<td>driver/frameNumber_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.470, 36.827%; route: 1.198, 30.008%; tC2Q: 1.324, 33.164%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.690</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.709</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/prevFrame_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/prevFrame_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R17C16[2][B]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>1.709</td>
<td>1.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C12[0][A]</td>
<td style=" font-weight:bold;">patternGen/prevFrame_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R17C16[2][B]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>1.018</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C12[0][A]</td>
<td>patternGen/prevFrame_0_s0/CLK</td>
</tr>
<tr>
<td>1.018</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C12[0][A]</td>
<td>patternGen/prevFrame_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.709, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.018, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>jump_inst/jumpCounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>jump_inst/jumpCounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td>jump_inst/jumpCounter_0_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C10[0][A]</td>
<td style=" font-weight:bold;">jump_inst/jumpCounter_0_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td>jump_inst/n46_s2/I0</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td style=" background: #97FFFF;">jump_inst/n46_s2/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td style=" font-weight:bold;">jump_inst/jumpCounter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td>jump_inst/jumpCounter_0_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C10[0][A]</td>
<td>jump_inst/jumpCounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/cs_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/cs_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[1][A]</td>
<td>driver/cs_s4/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C36[1][A]</td>
<td style=" font-weight:bold;">driver/cs_s4/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[1][A]</td>
<td>driver/n962_s14/I3</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C36[1][A]</td>
<td style=" background: #97FFFF;">driver/n962_s14/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[1][A]</td>
<td style=" font-weight:bold;">driver/cs_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[1][A]</td>
<td>driver/cs_s4/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C36[1][A]</td>
<td>driver/cs_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/frameWaitCounter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/frameWaitCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[0][A]</td>
<td>driver/frameWaitCounter_0_s1/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C37[0][A]</td>
<td style=" font-weight:bold;">driver/frameWaitCounter_0_s1/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[0][A]</td>
<td>driver/n835_s3/I3</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C37[0][A]</td>
<td style=" background: #97FFFF;">driver/n835_s3/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[0][A]</td>
<td style=" font-weight:bold;">driver/frameWaitCounter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[0][A]</td>
<td>driver/frameWaitCounter_0_s1/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C37[0][A]</td>
<td>driver/frameWaitCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/commandIndex_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/commandIndex_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>driver/commandIndex_4_s1/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R17C37[1][A]</td>
<td style=" font-weight:bold;">driver/commandIndex_4_s1/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>driver/n661_s0/I1</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td style=" background: #97FFFF;">driver/n661_s0/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td style=" font-weight:bold;">driver/commandIndex_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>driver/commandIndex_4_s1/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>driver/commandIndex_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>driver/frameWaitCounter_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>driver/frameWaitCounter_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>driver/frameWaitCounter_30_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>driver/frameWaitCounter_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>driver/frameWaitCounter_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>driver/frameWaitCounter_29_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>driver/frameWaitCounter_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>driver/frameWaitCounter_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>driver/frameWaitCounter_27_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>driver/frameWaitCounter_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>driver/frameWaitCounter_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>driver/frameWaitCounter_23_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>driver/frameWaitCounter_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>driver/frameWaitCounter_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>driver/frameWaitCounter_15_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>driver/sdin_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>driver/sdin_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>driver/sdin_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>driver/counter_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>driver/counter_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>driver/counter_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>jump_inst/jumpCounter_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>jump_inst/jumpCounter_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>jump_inst/jumpCounter_22_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>jump_inst/jumpCounter_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>jump_inst/jumpCounter_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>jump_inst/jumpCounter_23_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>driver/counter_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>driver/counter_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>driver/counter_2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>179</td>
<td>clk_d</td>
<td>-16.486</td>
<td>0.262</td>
</tr>
<tr>
<td>93</td>
<td>pixelCounter_2_3</td>
<td>4.524</td>
<td>3.792</td>
</tr>
<tr>
<td>84</td>
<td>pixelCounter_1_3</td>
<td>3.815</td>
<td>3.302</td>
</tr>
<tr>
<td>62</td>
<td>pixelIndex[0]</td>
<td>3.732</td>
<td>3.945</td>
</tr>
<tr>
<td>49</td>
<td>state[2]</td>
<td>9.391</td>
<td>3.352</td>
</tr>
<tr>
<td>45</td>
<td>driver/n949_28</td>
<td>1.850</td>
<td>3.407</td>
</tr>
<tr>
<td>38</td>
<td>pixelCounter_3_3</td>
<td>4.362</td>
<td>3.959</td>
</tr>
<tr>
<td>35</td>
<td>jump_inst/n12_4</td>
<td>12.727</td>
<td>1.837</td>
</tr>
<tr>
<td>34</td>
<td>jump_inst/n218_3</td>
<td>6.817</td>
<td>2.792</td>
</tr>
<tr>
<td>32</td>
<td>score[6]</td>
<td>-39.797</td>
<td>3.773</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C30</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C36</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C28</td>
<td>100.00%</td>
</tr>
<tr>
<td>R14C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R25C44</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
