

================================================================
== Vitis HLS Report for 'maxpool2d'
================================================================
* Date:           Thu Dec 22 16:31:30 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cnn_ip
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.107 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      404|      404|  4.040 us|  4.040 us|  404|  404|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3  |      402|      402|        12|          1|          1|   392|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.79>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 15 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 16 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%ch = alloca i32 1"   --->   Operation 18 'alloca' 'ch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten77 = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln86 = store i9 0, i9 %indvar_flatten77" [cnn_ip/src/cnn.c:86]   --->   Operation 20 'store' 'store_ln86' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln86 = store i4 0, i4 %ch" [cnn_ip/src/cnn.c:86]   --->   Operation 21 'store' 'store_ln86' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln86 = store i6 0, i6 %indvar_flatten" [cnn_ip/src/cnn.c:86]   --->   Operation 22 'store' 'store_ln86' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln86 = store i4 0, i4 %h" [cnn_ip/src/cnn.c:86]   --->   Operation 23 'store' 'store_ln86' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln86 = store i4 0, i4 %w" [cnn_ip/src/cnn.c:86]   --->   Operation 24 'store' 'store_ln86' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln86 = br void %VITIS_LOOP_94_4" [cnn_ip/src/cnn.c:86]   --->   Operation 25 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%h_2 = load i4 %h" [cnn_ip/src/cnn.c:88]   --->   Operation 26 'load' 'h_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ch_2 = load i4 %ch"   --->   Operation 27 'load' 'ch_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten77_load = load i9 %indvar_flatten77" [cnn_ip/src/cnn.c:86]   --->   Operation 28 'load' 'indvar_flatten77_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%ch_cast = zext i4 %ch_2"   --->   Operation 29 'zext' 'ch_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty = trunc i4 %ch_2"   --->   Operation 30 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node empty_50)   --->   "%p_shl1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %empty, i4 0"   --->   Operation 31 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node empty_50)   --->   "%p_shl1_cast = zext i7 %p_shl1"   --->   Operation 32 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node empty_50)   --->   "%empty_49 = shl i4 %ch_2, i4 1"   --->   Operation 33 'shl' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node empty_50)   --->   "%p_shl2_cast = zext i4 %empty_49"   --->   Operation 34 'zext' 'p_shl2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.87ns) (out node of the LUT)   --->   "%empty_50 = sub i8 %p_shl1_cast, i8 %p_shl2_cast"   --->   Operation 35 'sub' 'empty_50' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %empty, i3 0"   --->   Operation 36 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i6 %p_shl"   --->   Operation 37 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.82ns)   --->   "%empty_51 = sub i7 %p_shl_cast, i7 %ch_cast"   --->   Operation 38 'sub' 'empty_51' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i4 %h_2" [cnn_ip/src/cnn.c:88]   --->   Operation 39 'zext' 'zext_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %h_2, i32 1, i32 3" [cnn_ip/src/cnn.c:88]   --->   Operation 40 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_cast = zext i3 %tmp_12" [cnn_ip/src/cnn.c:88]   --->   Operation 41 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.87ns)   --->   "%empty_52 = add i7 %p_cast, i7 %empty_51" [cnn_ip/src/cnn.c:88]   --->   Operation 42 'add' 'empty_52' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_cast2 = sext i7 %empty_52" [cnn_ip/src/cnn.c:88]   --->   Operation 43 'sext' 'p_cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%empty_53 = trunc i7 %empty_52" [cnn_ip/src/cnn.c:88]   --->   Operation 44 'trunc' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_53, i3 0" [cnn_ip/src/cnn.c:88]   --->   Operation 45 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.82ns)   --->   "%empty_54 = sub i9 %p_shl3, i9 %p_cast2" [cnn_ip/src/cnn.c:88]   --->   Operation 46 'sub' 'empty_54' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.91ns)   --->   "%empty_55 = add i8 %zext_ln88, i8 %empty_50" [cnn_ip/src/cnn.c:88]   --->   Operation 47 'add' 'empty_55' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%empty_56 = trunc i8 %empty_55" [cnn_ip/src/cnn.c:88]   --->   Operation 48 'trunc' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.66ns)   --->   "%icmp_ln86 = icmp_eq  i9 %indvar_flatten77_load, i9 392" [cnn_ip/src/cnn.c:86]   --->   Operation 49 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.82ns)   --->   "%add_ln86_2 = add i9 %indvar_flatten77_load, i9 1" [cnn_ip/src/cnn.c:86]   --->   Operation 50 'add' 'add_ln86_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void %for.inc48.loopexit, void %for.end50.loopexit" [cnn_ip/src/cnn.c:86]   --->   Operation 51 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%w_load = load i4 %w" [cnn_ip/src/cnn.c:90]   --->   Operation 52 'load' 'w_load' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [cnn_ip/src/cnn.c:88]   --->   Operation 53 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.73ns)   --->   "%add_ln86 = add i4 %ch_2, i4 1" [cnn_ip/src/cnn.c:86]   --->   Operation 54 'add' 'add_ln86' <Predicate = (!icmp_ln86)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (1.42ns)   --->   "%icmp_ln88 = icmp_eq  i6 %indvar_flatten_load, i6 49" [cnn_ip/src/cnn.c:88]   --->   Operation 55 'icmp' 'icmp_ln88' <Predicate = (!icmp_ln86)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (1.02ns)   --->   "%h_mid227 = select i1 %icmp_ln88, i4 0, i4 %h_2" [cnn_ip/src/cnn.c:88]   --->   Operation 56 'select' 'h_mid227' <Predicate = (!icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%ch_cast_mid1 = zext i4 %add_ln86" [cnn_ip/src/cnn.c:86]   --->   Operation 57 'zext' 'ch_cast_mid1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%empty_62 = trunc i4 %add_ln86" [cnn_ip/src/cnn.c:86]   --->   Operation 58 'trunc' 'empty_62' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node p_mid129)   --->   "%p_shl1_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %empty_62, i4 0" [cnn_ip/src/cnn.c:86]   --->   Operation 59 'bitconcatenate' 'p_shl1_mid1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node p_mid129)   --->   "%p_shl1_cast_mid1 = zext i7 %p_shl1_mid1" [cnn_ip/src/cnn.c:86]   --->   Operation 60 'zext' 'p_shl1_cast_mid1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node p_mid129)   --->   "%empty_63 = shl i4 %add_ln86, i4 1" [cnn_ip/src/cnn.c:86]   --->   Operation 61 'shl' 'empty_63' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node p_mid129)   --->   "%p_shl2_cast_mid1 = zext i4 %empty_63" [cnn_ip/src/cnn.c:86]   --->   Operation 62 'zext' 'p_shl2_cast_mid1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.87ns) (out node of the LUT)   --->   "%p_mid129 = sub i8 %p_shl1_cast_mid1, i8 %p_shl2_cast_mid1" [cnn_ip/src/cnn.c:86]   --->   Operation 63 'sub' 'p_mid129' <Predicate = (!icmp_ln86)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node p_mid112)   --->   "%p_mid230 = select i1 %icmp_ln88, i8 %p_mid129, i8 %empty_50" [cnn_ip/src/cnn.c:88]   --->   Operation 64 'select' 'p_mid230' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %empty_62, i3 0" [cnn_ip/src/cnn.c:86]   --->   Operation 65 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_shl_cast_mid1 = zext i6 %p_shl_mid1" [cnn_ip/src/cnn.c:86]   --->   Operation 66 'zext' 'p_shl_cast_mid1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.82ns)   --->   "%p_mid131 = sub i7 %p_shl_cast_mid1, i7 %ch_cast_mid1" [cnn_ip/src/cnn.c:86]   --->   Operation 67 'sub' 'p_mid131' <Predicate = (!icmp_ln86)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node p_mid18)   --->   "%p_mid232 = select i1 %icmp_ln88, i7 %p_mid131, i7 %empty_51" [cnn_ip/src/cnn.c:88]   --->   Operation 68 'select' 'p_mid232' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_cast2_mid141 = sext i7 %p_mid131" [cnn_ip/src/cnn.c:86]   --->   Operation 69 'sext' 'p_cast2_mid141' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%empty_64 = trunc i7 %p_mid131" [cnn_ip/src/cnn.c:86]   --->   Operation 70 'trunc' 'empty_64' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_shl3_mid = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_64, i3 0" [cnn_ip/src/cnn.c:86]   --->   Operation 71 'bitconcatenate' 'p_shl3_mid' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (1.82ns)   --->   "%p_mid145 = sub i9 %p_shl3_mid, i9 %p_cast2_mid141" [cnn_ip/src/cnn.c:86]   --->   Operation 72 'sub' 'p_mid145' <Predicate = (!icmp_ln86)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%empty_65 = trunc i8 %p_mid129" [cnn_ip/src/cnn.c:86]   --->   Operation 73 'trunc' 'empty_65' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln90_mid276)   --->   "%not_exitcond_flatten = xor i1 %icmp_ln88, i1 1" [cnn_ip/src/cnn.c:88]   --->   Operation 74 'xor' 'not_exitcond_flatten' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (1.30ns)   --->   "%icmp_ln90 = icmp_eq  i4 %w_load, i4 14" [cnn_ip/src/cnn.c:90]   --->   Operation 75 'icmp' 'icmp_ln90' <Predicate = (!icmp_ln86)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.97ns) (out node of the LUT)   --->   "%icmp_ln90_mid276 = and i1 %icmp_ln90, i1 %not_exitcond_flatten" [cnn_ip/src/cnn.c:90]   --->   Operation 76 'and' 'icmp_ln90_mid276' <Predicate = (!icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (1.02ns)   --->   "%select_ln86 = select i1 %icmp_ln88, i4 %add_ln86, i4 %ch_2" [cnn_ip/src/cnn.c:86]   --->   Operation 77 'select' 'select_ln86' <Predicate = (!icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (1.73ns)   --->   "%add_ln88 = add i4 %h_mid227, i4 2" [cnn_ip/src/cnn.c:88]   --->   Operation 78 'add' 'add_ln88' <Predicate = (!icmp_ln86)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln88)   --->   "%or_ln88 = or i1 %icmp_ln90_mid276, i1 %icmp_ln88" [cnn_ip/src/cnn.c:88]   --->   Operation 79 'or' 'or_ln88' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln88 = select i1 %or_ln88, i4 0, i4 %w_load" [cnn_ip/src/cnn.c:88]   --->   Operation 80 'select' 'select_ln88' <Predicate = (!icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node p_mid112)   --->   "%zext_ln88_2 = zext i4 %add_ln88" [cnn_ip/src/cnn.c:88]   --->   Operation 81 'zext' 'zext_ln88_2' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node p_mid18)   --->   "%p_mid1 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %add_ln88, i32 1, i32 3" [cnn_ip/src/cnn.c:88]   --->   Operation 82 'partselect' 'p_mid1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node p_mid18)   --->   "%p_cast_mid1 = zext i3 %p_mid1" [cnn_ip/src/cnn.c:88]   --->   Operation 83 'zext' 'p_cast_mid1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (1.87ns) (out node of the LUT)   --->   "%p_mid18 = add i7 %p_cast_mid1, i7 %p_mid232" [cnn_ip/src/cnn.c:88]   --->   Operation 84 'add' 'p_mid18' <Predicate = (!icmp_ln86)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%empty_67 = trunc i7 %p_mid18" [cnn_ip/src/cnn.c:88]   --->   Operation 85 'trunc' 'empty_67' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (1.91ns) (out node of the LUT)   --->   "%p_mid112 = add i8 %zext_ln88_2, i8 %p_mid230" [cnn_ip/src/cnn.c:88]   --->   Operation 86 'add' 'p_mid112' <Predicate = (!icmp_ln86)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%empty_68 = trunc i8 %p_mid112" [cnn_ip/src/cnn.c:88]   --->   Operation 87 'trunc' 'empty_68' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (1.02ns)   --->   "%select_ln88_9 = select i1 %icmp_ln90_mid276, i4 %add_ln88, i4 %h_mid227" [cnn_ip/src/cnn.c:88]   --->   Operation 88 'select' 'select_ln88_9' <Predicate = (!icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (1.73ns)   --->   "%add_ln90 = add i4 %select_ln88, i4 2" [cnn_ip/src/cnn.c:90]   --->   Operation 89 'add' 'add_ln90' <Predicate = (!icmp_ln86)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (1.82ns)   --->   "%add_ln88_2 = add i6 %indvar_flatten_load, i6 1" [cnn_ip/src/cnn.c:88]   --->   Operation 90 'add' 'add_ln88_2' <Predicate = (!icmp_ln86)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (1.18ns)   --->   "%select_ln88_10 = select i1 %icmp_ln88, i6 1, i6 %add_ln88_2" [cnn_ip/src/cnn.c:88]   --->   Operation 91 'select' 'select_ln88_10' <Predicate = (!icmp_ln86)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (1.58ns)   --->   "%store_ln90 = store i9 %add_ln86_2, i9 %indvar_flatten77" [cnn_ip/src/cnn.c:90]   --->   Operation 92 'store' 'store_ln90' <Predicate = (!icmp_ln86)> <Delay = 1.58>
ST_1 : Operation 93 [1/1] (1.58ns)   --->   "%store_ln90 = store i4 %select_ln86, i4 %ch" [cnn_ip/src/cnn.c:90]   --->   Operation 93 'store' 'store_ln90' <Predicate = (!icmp_ln86)> <Delay = 1.58>
ST_1 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln90 = store i6 %select_ln88_10, i6 %indvar_flatten" [cnn_ip/src/cnn.c:90]   --->   Operation 94 'store' 'store_ln90' <Predicate = (!icmp_ln86)> <Delay = 1.58>
ST_1 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln90 = store i4 %select_ln88_9, i4 %h" [cnn_ip/src/cnn.c:90]   --->   Operation 95 'store' 'store_ln90' <Predicate = (!icmp_ln86)> <Delay = 1.58>
ST_1 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln90 = store i4 %add_ln90, i4 %w" [cnn_ip/src/cnn.c:90]   --->   Operation 96 'store' 'store_ln90' <Predicate = (!icmp_ln86)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.53>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %empty_56, i4 0" [cnn_ip/src/cnn.c:88]   --->   Operation 97 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln88 & !icmp_ln90_mid276)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %empty_55, i1 0" [cnn_ip/src/cnn.c:88]   --->   Operation 98 'bitconcatenate' 'p_shl7' <Predicate = (!icmp_ln88 & !icmp_ln90_mid276)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%p_shl7_cast = sext i9 %p_shl7" [cnn_ip/src/cnn.c:88]   --->   Operation 99 'sext' 'p_shl7_cast' <Predicate = (!icmp_ln88 & !icmp_ln90_mid276)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (1.63ns)   --->   "%empty_57 = sub i11 %p_shl6, i11 %p_shl7_cast" [cnn_ip/src/cnn.c:88]   --->   Operation 100 'sub' 'empty_57' <Predicate = (!icmp_ln88 & !icmp_ln90_mid276)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%empty_58 = or i8 %empty_55, i8 1" [cnn_ip/src/cnn.c:88]   --->   Operation 101 'or' 'empty_58' <Predicate = (!icmp_ln88 & !icmp_ln90_mid276)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%empty_59 = trunc i8 %empty_58" [cnn_ip/src/cnn.c:88]   --->   Operation 102 'trunc' 'empty_59' <Predicate = (!icmp_ln88 & !icmp_ln90_mid276)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %empty_59, i4 0" [cnn_ip/src/cnn.c:88]   --->   Operation 103 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln88 & !icmp_ln90_mid276)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %empty_58, i1 0" [cnn_ip/src/cnn.c:88]   --->   Operation 104 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln88 & !icmp_ln90_mid276)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%p_shl5_cast = sext i9 %p_shl5" [cnn_ip/src/cnn.c:88]   --->   Operation 105 'sext' 'p_shl5_cast' <Predicate = (!icmp_ln88 & !icmp_ln90_mid276)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (1.63ns)   --->   "%empty_60 = sub i11 %p_shl4, i11 %p_shl5_cast" [cnn_ip/src/cnn.c:88]   --->   Operation 106 'sub' 'empty_60' <Predicate = (!icmp_ln88 & !icmp_ln90_mid276)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 107 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node add_ln102)   --->   "%p_mid246 = select i1 %icmp_ln88, i9 %p_mid145, i9 %empty_54" [cnn_ip/src/cnn.c:88]   --->   Operation 108 'select' 'p_mid246' <Predicate = (!icmp_ln86 & !icmp_ln90_mid276)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%p_shl6_mid = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %empty_65, i4 0" [cnn_ip/src/cnn.c:86]   --->   Operation 109 'bitconcatenate' 'p_shl6_mid' <Predicate = (!icmp_ln86 & icmp_ln88 & !icmp_ln90_mid276)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%p_shl7_mid = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_mid129, i1 0" [cnn_ip/src/cnn.c:86]   --->   Operation 110 'bitconcatenate' 'p_shl7_mid' <Predicate = (!icmp_ln86 & icmp_ln88 & !icmp_ln90_mid276)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%p_shl7_cast_mid157 = sext i9 %p_shl7_mid" [cnn_ip/src/cnn.c:86]   --->   Operation 111 'sext' 'p_shl7_cast_mid157' <Predicate = (!icmp_ln86 & icmp_ln88 & !icmp_ln90_mid276)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (1.63ns)   --->   "%p_mid159 = sub i11 %p_shl6_mid, i11 %p_shl7_cast_mid157" [cnn_ip/src/cnn.c:86]   --->   Operation 112 'sub' 'p_mid159' <Predicate = (!icmp_ln86 & icmp_ln88 & !icmp_ln90_mid276)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln98)   --->   "%p_mid260 = select i1 %icmp_ln88, i11 %p_mid159, i11 %empty_57" [cnn_ip/src/cnn.c:88]   --->   Operation 113 'select' 'p_mid260' <Predicate = (!icmp_ln86 & !icmp_ln90_mid276)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%p_mid161 = or i8 %p_mid129, i8 1" [cnn_ip/src/cnn.c:86]   --->   Operation 114 'or' 'p_mid161' <Predicate = (!icmp_ln86 & icmp_ln88 & !icmp_ln90_mid276)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%empty_66 = trunc i8 %p_mid161" [cnn_ip/src/cnn.c:86]   --->   Operation 115 'trunc' 'empty_66' <Predicate = (!icmp_ln86 & icmp_ln88 & !icmp_ln90_mid276)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%p_shl4_mid = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %empty_66, i4 0" [cnn_ip/src/cnn.c:86]   --->   Operation 116 'bitconcatenate' 'p_shl4_mid' <Predicate = (!icmp_ln86 & icmp_ln88 & !icmp_ln90_mid276)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%p_shl5_mid = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_mid161, i1 0" [cnn_ip/src/cnn.c:86]   --->   Operation 117 'bitconcatenate' 'p_shl5_mid' <Predicate = (!icmp_ln86 & icmp_ln88 & !icmp_ln90_mid276)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%p_shl5_cast_mid171 = sext i9 %p_shl5_mid" [cnn_ip/src/cnn.c:86]   --->   Operation 118 'sext' 'p_shl5_cast_mid171' <Predicate = (!icmp_ln86 & icmp_ln88 & !icmp_ln90_mid276)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (1.63ns)   --->   "%p_mid173 = sub i11 %p_shl4_mid, i11 %p_shl5_cast_mid171" [cnn_ip/src/cnn.c:86]   --->   Operation 119 'sub' 'p_mid173' <Predicate = (!icmp_ln86 & icmp_ln88 & !icmp_ln90_mid276)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node add_ln98_2)   --->   "%p_mid274 = select i1 %icmp_ln88, i11 %p_mid173, i11 %empty_60" [cnn_ip/src/cnn.c:88]   --->   Operation 120 'select' 'p_mid274' <Predicate = (!icmp_ln86 & !icmp_ln90_mid276)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%p_cast2_mid1 = sext i7 %p_mid18" [cnn_ip/src/cnn.c:88]   --->   Operation 121 'sext' 'p_cast2_mid1' <Predicate = (!icmp_ln86 & icmp_ln90_mid276)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%p_shl3_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_67, i3 0" [cnn_ip/src/cnn.c:88]   --->   Operation 122 'bitconcatenate' 'p_shl3_mid1' <Predicate = (!icmp_ln86 & icmp_ln90_mid276)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (1.82ns)   --->   "%p_mid110 = sub i9 %p_shl3_mid1, i9 %p_cast2_mid1" [cnn_ip/src/cnn.c:88]   --->   Operation 123 'sub' 'p_mid110' <Predicate = (!icmp_ln86 & icmp_ln90_mid276)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node add_ln102)   --->   "%select_ln88_6 = select i1 %icmp_ln90_mid276, i9 %p_mid110, i9 %p_mid246" [cnn_ip/src/cnn.c:88]   --->   Operation 124 'select' 'select_ln88_6' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%p_shl6_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %empty_68, i4 0" [cnn_ip/src/cnn.c:88]   --->   Operation 125 'bitconcatenate' 'p_shl6_mid1' <Predicate = (!icmp_ln86 & icmp_ln90_mid276)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%p_shl7_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_mid112, i1 0" [cnn_ip/src/cnn.c:88]   --->   Operation 126 'bitconcatenate' 'p_shl7_mid1' <Predicate = (!icmp_ln86 & icmp_ln90_mid276)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%p_shl7_cast_mid1 = sext i9 %p_shl7_mid1" [cnn_ip/src/cnn.c:88]   --->   Operation 127 'sext' 'p_shl7_cast_mid1' <Predicate = (!icmp_ln86 & icmp_ln90_mid276)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (1.63ns)   --->   "%p_mid114 = sub i11 %p_shl6_mid1, i11 %p_shl7_cast_mid1" [cnn_ip/src/cnn.c:88]   --->   Operation 128 'sub' 'p_mid114' <Predicate = (!icmp_ln86 & icmp_ln90_mid276)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node add_ln98)   --->   "%select_ln88_7 = select i1 %icmp_ln90_mid276, i11 %p_mid114, i11 %p_mid260" [cnn_ip/src/cnn.c:88]   --->   Operation 129 'select' 'select_ln88_7' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%p_mid116 = or i8 %p_mid112, i8 1" [cnn_ip/src/cnn.c:88]   --->   Operation 130 'or' 'p_mid116' <Predicate = (!icmp_ln86 & icmp_ln90_mid276)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%empty_69 = trunc i8 %p_mid116" [cnn_ip/src/cnn.c:88]   --->   Operation 131 'trunc' 'empty_69' <Predicate = (!icmp_ln86 & icmp_ln90_mid276)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%p_shl4_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %empty_69, i4 0" [cnn_ip/src/cnn.c:88]   --->   Operation 132 'bitconcatenate' 'p_shl4_mid1' <Predicate = (!icmp_ln86 & icmp_ln90_mid276)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%p_shl5_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_mid116, i1 0" [cnn_ip/src/cnn.c:88]   --->   Operation 133 'bitconcatenate' 'p_shl5_mid1' <Predicate = (!icmp_ln86 & icmp_ln90_mid276)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%p_shl5_cast_mid1 = sext i9 %p_shl5_mid1" [cnn_ip/src/cnn.c:88]   --->   Operation 134 'sext' 'p_shl5_cast_mid1' <Predicate = (!icmp_ln86 & icmp_ln90_mid276)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (1.63ns)   --->   "%p_mid118 = sub i11 %p_shl4_mid1, i11 %p_shl5_cast_mid1" [cnn_ip/src/cnn.c:88]   --->   Operation 135 'sub' 'p_mid118' <Predicate = (!icmp_ln86 & icmp_ln90_mid276)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node add_ln98_2)   --->   "%select_ln88_8 = select i1 %icmp_ln90_mid276, i11 %p_mid118, i11 %p_mid274" [cnn_ip/src/cnn.c:88]   --->   Operation 136 'select' 'select_ln88_8' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%w_cast8 = zext i4 %select_ln88" [cnn_ip/src/cnn.c:88]   --->   Operation 137 'zext' 'w_cast8' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln98 = add i11 %select_ln88_7, i11 %w_cast8" [cnn_ip/src/cnn.c:98]   --->   Operation 138 'add' 'add_ln98' <Predicate = (!icmp_ln86)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i11 %add_ln98" [cnn_ip/src/cnn.c:98]   --->   Operation 139 'zext' 'zext_ln98' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln98" [cnn_ip/src/cnn.c:98]   --->   Operation 140 'getelementptr' 'x_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 141 [2/2] (3.25ns)   --->   "%x_load = load i11 %x_addr" [cnn_ip/src/cnn.c:98]   --->   Operation 141 'load' 'x_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1568> <RAM>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%or_ln98 = or i11 %add_ln98, i11 1" [cnn_ip/src/cnn.c:98]   --->   Operation 142 'or' 'or_ln98' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln98_4 = zext i11 %or_ln98" [cnn_ip/src/cnn.c:98]   --->   Operation 143 'zext' 'zext_ln98_4' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%x_addr_4 = getelementptr i32 %x, i64 0, i64 %zext_ln98_4" [cnn_ip/src/cnn.c:98]   --->   Operation 144 'getelementptr' 'x_addr_4' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 145 [2/2] (3.25ns)   --->   "%x_load_4 = load i11 %x_addr_4" [cnn_ip/src/cnn.c:98]   --->   Operation 145 'load' 'x_load_4' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1568> <RAM>
ST_2 : Operation 146 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln98_2 = add i11 %select_ln88_8, i11 %w_cast8" [cnn_ip/src/cnn.c:98]   --->   Operation 146 'add' 'add_ln98_2' <Predicate = (!icmp_ln86)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln98_5 = zext i11 %add_ln98_2" [cnn_ip/src/cnn.c:98]   --->   Operation 147 'zext' 'zext_ln98_5' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%x_addr_5 = getelementptr i32 %x, i64 0, i64 %zext_ln98_5" [cnn_ip/src/cnn.c:98]   --->   Operation 148 'getelementptr' 'x_addr_5' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 149 [2/2] (3.25ns)   --->   "%x_load_5 = load i11 %x_addr_5" [cnn_ip/src/cnn.c:98]   --->   Operation 149 'load' 'x_load_5' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1568> <RAM>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%or_ln98_2 = or i11 %add_ln98_2, i11 1" [cnn_ip/src/cnn.c:98]   --->   Operation 150 'or' 'or_ln98_2' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln98_6 = zext i11 %or_ln98_2" [cnn_ip/src/cnn.c:98]   --->   Operation 151 'zext' 'zext_ln98_6' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%x_addr_6 = getelementptr i32 %x, i64 0, i64 %zext_ln98_6" [cnn_ip/src/cnn.c:98]   --->   Operation 152 'getelementptr' 'x_addr_6' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 153 [2/2] (3.25ns)   --->   "%x_load_6 = load i11 %x_addr_6" [cnn_ip/src/cnn.c:98]   --->   Operation 153 'load' 'x_load_6' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1568> <RAM>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node add_ln102)   --->   "%tmp_13 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %select_ln88, i32 1, i32 3" [cnn_ip/src/cnn.c:88]   --->   Operation 154 'partselect' 'tmp_13' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node add_ln102)   --->   "%zext_ln102 = zext i3 %tmp_13" [cnn_ip/src/cnn.c:102]   --->   Operation 155 'zext' 'zext_ln102' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln102 = add i9 %zext_ln102, i9 %select_ln88_6" [cnn_ip/src/cnn.c:102]   --->   Operation 156 'add' 'add_ln102' <Predicate = (!icmp_ln86)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 157 [1/2] (3.25ns)   --->   "%x_load = load i11 %x_addr" [cnn_ip/src/cnn.c:98]   --->   Operation 157 'load' 'x_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1568> <RAM>
ST_3 : Operation 158 [1/2] (3.25ns)   --->   "%x_load_4 = load i11 %x_addr_4" [cnn_ip/src/cnn.c:98]   --->   Operation 158 'load' 'x_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1568> <RAM>
ST_3 : Operation 159 [1/2] (3.25ns)   --->   "%x_load_5 = load i11 %x_addr_5" [cnn_ip/src/cnn.c:98]   --->   Operation 159 'load' 'x_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1568> <RAM>
ST_3 : Operation 160 [1/2] (3.25ns)   --->   "%x_load_6 = load i11 %x_addr_6" [cnn_ip/src/cnn.c:98]   --->   Operation 160 'load' 'x_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1568> <RAM>

State 4 <SV = 3> <Delay = 5.43>
ST_4 : Operation 161 [2/2] (5.43ns)   --->   "%tmp_s = fcmp_olt  i32 %x_load, i32 -3.40282e+38" [cnn_ip/src/cnn.c:98]   --->   Operation 161 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.40>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%bitcast_ln98 = bitcast i32 %x_load" [cnn_ip/src/cnn.c:98]   --->   Operation 162 'bitcast' 'bitcast_ln98' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln98, i32 23, i32 30" [cnn_ip/src/cnn.c:98]   --->   Operation 163 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i32 %bitcast_ln98" [cnn_ip/src/cnn.c:98]   --->   Operation 164 'trunc' 'trunc_ln98' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (1.55ns)   --->   "%icmp_ln98 = icmp_ne  i8 %tmp, i8 255" [cnn_ip/src/cnn.c:98]   --->   Operation 165 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (2.44ns)   --->   "%icmp_ln98_14 = icmp_eq  i23 %trunc_ln98, i23 0" [cnn_ip/src/cnn.c:98]   --->   Operation 166 'icmp' 'icmp_ln98_14' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln98)   --->   "%or_ln98_9 = or i1 %icmp_ln98_14, i1 %icmp_ln98" [cnn_ip/src/cnn.c:98]   --->   Operation 167 'or' 'or_ln98_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/2] (5.43ns)   --->   "%tmp_s = fcmp_olt  i32 %x_load, i32 -3.40282e+38" [cnn_ip/src/cnn.c:98]   --->   Operation 168 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln98)   --->   "%and_ln98 = and i1 %or_ln98_9, i1 %tmp_s" [cnn_ip/src/cnn.c:98]   --->   Operation 169 'and' 'and_ln98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln98 = select i1 %and_ln98, i32 -3.40282e+38, i32 %x_load" [cnn_ip/src/cnn.c:98]   --->   Operation 170 'select' 'select_ln98' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.43>
ST_6 : Operation 171 [2/2] (5.43ns)   --->   "%tmp_3 = fcmp_ogt  i32 %select_ln98, i32 %x_load_4" [cnn_ip/src/cnn.c:98]   --->   Operation 171 'fcmp' 'tmp_3' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.10>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%bitcast_ln98_7 = bitcast i32 %select_ln98" [cnn_ip/src/cnn.c:98]   --->   Operation 172 'bitcast' 'bitcast_ln98_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln98_7, i32 23, i32 30" [cnn_ip/src/cnn.c:98]   --->   Operation 173 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln98_7 = trunc i32 %bitcast_ln98_7" [cnn_ip/src/cnn.c:98]   --->   Operation 174 'trunc' 'trunc_ln98_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%bitcast_ln98_8 = bitcast i32 %x_load_4" [cnn_ip/src/cnn.c:98]   --->   Operation 175 'bitcast' 'bitcast_ln98_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln98_8, i32 23, i32 30" [cnn_ip/src/cnn.c:98]   --->   Operation 176 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln98_8 = trunc i32 %bitcast_ln98_8" [cnn_ip/src/cnn.c:98]   --->   Operation 177 'trunc' 'trunc_ln98_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (1.55ns)   --->   "%icmp_ln98_15 = icmp_ne  i8 %tmp_1, i8 255" [cnn_ip/src/cnn.c:98]   --->   Operation 178 'icmp' 'icmp_ln98_15' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 179 [1/1] (2.44ns)   --->   "%icmp_ln98_16 = icmp_eq  i23 %trunc_ln98_7, i23 0" [cnn_ip/src/cnn.c:98]   --->   Operation 179 'icmp' 'icmp_ln98_16' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node and_ln98_8)   --->   "%or_ln98_10 = or i1 %icmp_ln98_16, i1 %icmp_ln98_15" [cnn_ip/src/cnn.c:98]   --->   Operation 180 'or' 'or_ln98_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 181 [1/1] (1.55ns)   --->   "%icmp_ln98_17 = icmp_ne  i8 %tmp_2, i8 255" [cnn_ip/src/cnn.c:98]   --->   Operation 181 'icmp' 'icmp_ln98_17' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 182 [1/1] (2.44ns)   --->   "%icmp_ln98_18 = icmp_eq  i23 %trunc_ln98_8, i23 0" [cnn_ip/src/cnn.c:98]   --->   Operation 182 'icmp' 'icmp_ln98_18' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node and_ln98_8)   --->   "%or_ln98_11 = or i1 %icmp_ln98_18, i1 %icmp_ln98_17" [cnn_ip/src/cnn.c:98]   --->   Operation 183 'or' 'or_ln98_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node and_ln98_8)   --->   "%and_ln98_7 = and i1 %or_ln98_10, i1 %or_ln98_11" [cnn_ip/src/cnn.c:98]   --->   Operation 184 'and' 'and_ln98_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 185 [1/2] (5.43ns)   --->   "%tmp_3 = fcmp_ogt  i32 %select_ln98, i32 %x_load_4" [cnn_ip/src/cnn.c:98]   --->   Operation 185 'fcmp' 'tmp_3' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 186 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln98_8 = and i1 %and_ln98_7, i1 %tmp_3" [cnn_ip/src/cnn.c:98]   --->   Operation 186 'and' 'and_ln98_8' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 187 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln98_4 = select i1 %and_ln98_8, i32 %select_ln98, i32 %x_load_4" [cnn_ip/src/cnn.c:98]   --->   Operation 187 'select' 'select_ln98_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.43>
ST_8 : Operation 188 [2/2] (5.43ns)   --->   "%tmp_6 = fcmp_ogt  i32 %select_ln98_4, i32 %x_load_5" [cnn_ip/src/cnn.c:98]   --->   Operation 188 'fcmp' 'tmp_6' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.10>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%bitcast_ln98_9 = bitcast i32 %select_ln98_4" [cnn_ip/src/cnn.c:98]   --->   Operation 189 'bitcast' 'bitcast_ln98_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln98_9, i32 23, i32 30" [cnn_ip/src/cnn.c:98]   --->   Operation 190 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln98_9 = trunc i32 %bitcast_ln98_9" [cnn_ip/src/cnn.c:98]   --->   Operation 191 'trunc' 'trunc_ln98_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "%bitcast_ln98_10 = bitcast i32 %x_load_5" [cnn_ip/src/cnn.c:98]   --->   Operation 192 'bitcast' 'bitcast_ln98_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln98_10, i32 23, i32 30" [cnn_ip/src/cnn.c:98]   --->   Operation 193 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln98_10 = trunc i32 %bitcast_ln98_10" [cnn_ip/src/cnn.c:98]   --->   Operation 194 'trunc' 'trunc_ln98_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 195 [1/1] (1.55ns)   --->   "%icmp_ln98_19 = icmp_ne  i8 %tmp_4, i8 255" [cnn_ip/src/cnn.c:98]   --->   Operation 195 'icmp' 'icmp_ln98_19' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 196 [1/1] (2.44ns)   --->   "%icmp_ln98_20 = icmp_eq  i23 %trunc_ln98_9, i23 0" [cnn_ip/src/cnn.c:98]   --->   Operation 196 'icmp' 'icmp_ln98_20' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node and_ln98_10)   --->   "%or_ln98_12 = or i1 %icmp_ln98_20, i1 %icmp_ln98_19" [cnn_ip/src/cnn.c:98]   --->   Operation 197 'or' 'or_ln98_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 198 [1/1] (1.55ns)   --->   "%icmp_ln98_21 = icmp_ne  i8 %tmp_5, i8 255" [cnn_ip/src/cnn.c:98]   --->   Operation 198 'icmp' 'icmp_ln98_21' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 199 [1/1] (2.44ns)   --->   "%icmp_ln98_22 = icmp_eq  i23 %trunc_ln98_10, i23 0" [cnn_ip/src/cnn.c:98]   --->   Operation 199 'icmp' 'icmp_ln98_22' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node and_ln98_10)   --->   "%or_ln98_13 = or i1 %icmp_ln98_22, i1 %icmp_ln98_21" [cnn_ip/src/cnn.c:98]   --->   Operation 200 'or' 'or_ln98_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node and_ln98_10)   --->   "%and_ln98_9 = and i1 %or_ln98_12, i1 %or_ln98_13" [cnn_ip/src/cnn.c:98]   --->   Operation 201 'and' 'and_ln98_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 202 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp_ogt  i32 %select_ln98_4, i32 %x_load_5" [cnn_ip/src/cnn.c:98]   --->   Operation 202 'fcmp' 'tmp_6' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 203 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln98_10 = and i1 %and_ln98_9, i1 %tmp_6" [cnn_ip/src/cnn.c:98]   --->   Operation 203 'and' 'and_ln98_10' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 204 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln98_5 = select i1 %and_ln98_10, i32 %select_ln98_4, i32 %x_load_5" [cnn_ip/src/cnn.c:98]   --->   Operation 204 'select' 'select_ln98_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.43>
ST_10 : Operation 205 [2/2] (5.43ns)   --->   "%tmp_9 = fcmp_ogt  i32 %select_ln98_5, i32 %x_load_6" [cnn_ip/src/cnn.c:98]   --->   Operation 205 'fcmp' 'tmp_9' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.10>
ST_11 : Operation 206 [1/1] (0.00ns)   --->   "%bitcast_ln98_11 = bitcast i32 %select_ln98_5" [cnn_ip/src/cnn.c:98]   --->   Operation 206 'bitcast' 'bitcast_ln98_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln98_11, i32 23, i32 30" [cnn_ip/src/cnn.c:98]   --->   Operation 207 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln98_11 = trunc i32 %bitcast_ln98_11" [cnn_ip/src/cnn.c:98]   --->   Operation 208 'trunc' 'trunc_ln98_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%bitcast_ln98_12 = bitcast i32 %x_load_6" [cnn_ip/src/cnn.c:98]   --->   Operation 209 'bitcast' 'bitcast_ln98_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln98_12, i32 23, i32 30" [cnn_ip/src/cnn.c:98]   --->   Operation 210 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln98_12 = trunc i32 %bitcast_ln98_12" [cnn_ip/src/cnn.c:98]   --->   Operation 211 'trunc' 'trunc_ln98_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 212 [1/1] (1.55ns)   --->   "%icmp_ln98_23 = icmp_ne  i8 %tmp_7, i8 255" [cnn_ip/src/cnn.c:98]   --->   Operation 212 'icmp' 'icmp_ln98_23' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 213 [1/1] (2.44ns)   --->   "%icmp_ln98_24 = icmp_eq  i23 %trunc_ln98_11, i23 0" [cnn_ip/src/cnn.c:98]   --->   Operation 213 'icmp' 'icmp_ln98_24' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node and_ln98_12)   --->   "%or_ln98_14 = or i1 %icmp_ln98_24, i1 %icmp_ln98_23" [cnn_ip/src/cnn.c:98]   --->   Operation 214 'or' 'or_ln98_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 215 [1/1] (1.55ns)   --->   "%icmp_ln98_25 = icmp_ne  i8 %tmp_8, i8 255" [cnn_ip/src/cnn.c:98]   --->   Operation 215 'icmp' 'icmp_ln98_25' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 216 [1/1] (2.44ns)   --->   "%icmp_ln98_26 = icmp_eq  i23 %trunc_ln98_12, i23 0" [cnn_ip/src/cnn.c:98]   --->   Operation 216 'icmp' 'icmp_ln98_26' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node and_ln98_12)   --->   "%or_ln98_15 = or i1 %icmp_ln98_26, i1 %icmp_ln98_25" [cnn_ip/src/cnn.c:98]   --->   Operation 217 'or' 'or_ln98_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node and_ln98_12)   --->   "%and_ln98_11 = and i1 %or_ln98_14, i1 %or_ln98_15" [cnn_ip/src/cnn.c:98]   --->   Operation 218 'and' 'and_ln98_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 219 [1/2] (5.43ns)   --->   "%tmp_9 = fcmp_ogt  i32 %select_ln98_5, i32 %x_load_6" [cnn_ip/src/cnn.c:98]   --->   Operation 219 'fcmp' 'tmp_9' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 220 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln98_12 = and i1 %and_ln98_11, i1 %tmp_9" [cnn_ip/src/cnn.c:98]   --->   Operation 220 'and' 'and_ln98_12' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 221 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln98_6 = select i1 %and_ln98_12, i32 %select_ln98_5, i32 %x_load_6" [cnn_ip/src/cnn.c:98]   --->   Operation 221 'select' 'select_ln98_6' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 232 [1/1] (0.00ns)   --->   "%ret_ln106 = ret" [cnn_ip/src/cnn.c:106]   --->   Operation 232 'ret' 'ret_ln106' <Predicate = (icmp_ln86)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 222 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_str"   --->   Operation 222 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 223 [1/1] (0.00ns)   --->   "%empty_61 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 392, i64 392, i64 392"   --->   Operation 223 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 224 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 224 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 225 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_88_2_VITIS_LOOP_90_3_str"   --->   Operation 225 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 226 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 226 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 227 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [cnn_ip/src/cnn.c:90]   --->   Operation 227 'specloopname' 'specloopname_ln90' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln102_2 = zext i9 %add_ln102" [cnn_ip/src/cnn.c:102]   --->   Operation 228 'zext' 'zext_ln102_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 229 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i32 %y, i64 0, i64 %zext_ln102_2" [cnn_ip/src/cnn.c:102]   --->   Operation 229 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 230 [1/1] (3.25ns)   --->   "%store_ln102 = store i32 %select_ln98_6, i9 %y_addr" [cnn_ip/src/cnn.c:102]   --->   Operation 230 'store' 'store_ln102' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_12 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln90 = br void %VITIS_LOOP_94_4" [cnn_ip/src/cnn.c:90]   --->   Operation 231 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.8ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [5]  (0 ns)
	'load' operation ('indvar_flatten_load', cnn_ip/src/cnn.c:88) on local variable 'indvar_flatten' [54]  (0 ns)
	'icmp' operation ('icmp_ln88', cnn_ip/src/cnn.c:88) [58]  (1.43 ns)
	'select' operation ('h_mid227', cnn_ip/src/cnn.c:88) [59]  (1.02 ns)
	'add' operation ('add_ln88', cnn_ip/src/cnn.c:88) [95]  (1.74 ns)
	'select' operation ('select_ln88_9', cnn_ip/src/cnn.c:88) [123]  (1.02 ns)
	'store' operation ('store_ln90', cnn_ip/src/cnn.c:90) of variable 'select_ln88_9', cnn_ip/src/cnn.c:88 on local variable 'h' [211]  (1.59 ns)

 <State 2>: 6.53ns
The critical path consists of the following:
	'sub' operation ('empty_57', cnn_ip/src/cnn.c:88) [41]  (1.64 ns)
	'select' operation ('p_mid260', cnn_ip/src/cnn.c:88) [82]  (0 ns)
	'select' operation ('select_ln88_7', cnn_ip/src/cnn.c:88) [114]  (0 ns)
	'add' operation ('add_ln98', cnn_ip/src/cnn.c:98) [126]  (1.64 ns)
	'getelementptr' operation ('x_addr', cnn_ip/src/cnn.c:98) [128]  (0 ns)
	'load' operation ('x_load', cnn_ip/src/cnn.c:98) on array 'x' [129]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('x_load', cnn_ip/src/cnn.c:98) on array 'x' [129]  (3.25 ns)

 <State 4>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', cnn_ip/src/cnn.c:98) [136]  (5.43 ns)

 <State 5>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', cnn_ip/src/cnn.c:98) [136]  (5.43 ns)
	'and' operation ('and_ln98', cnn_ip/src/cnn.c:98) [137]  (0 ns)
	'select' operation ('select_ln98', cnn_ip/src/cnn.c:98) [138]  (0.978 ns)

 <State 6>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_3', cnn_ip/src/cnn.c:98) [156]  (5.43 ns)

 <State 7>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_3', cnn_ip/src/cnn.c:98) [156]  (5.43 ns)
	'and' operation ('and_ln98_8', cnn_ip/src/cnn.c:98) [157]  (0.978 ns)
	'select' operation ('select_ln98_4', cnn_ip/src/cnn.c:98) [158]  (0.698 ns)

 <State 8>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_6', cnn_ip/src/cnn.c:98) [176]  (5.43 ns)

 <State 9>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_6', cnn_ip/src/cnn.c:98) [176]  (5.43 ns)
	'and' operation ('and_ln98_10', cnn_ip/src/cnn.c:98) [177]  (0.978 ns)
	'select' operation ('select_ln98_5', cnn_ip/src/cnn.c:98) [178]  (0.698 ns)

 <State 10>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_9', cnn_ip/src/cnn.c:98) [196]  (5.43 ns)

 <State 11>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_9', cnn_ip/src/cnn.c:98) [196]  (5.43 ns)
	'and' operation ('and_ln98_12', cnn_ip/src/cnn.c:98) [197]  (0.978 ns)
	'select' operation ('select_ln98_6', cnn_ip/src/cnn.c:98) [198]  (0.698 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('y_addr', cnn_ip/src/cnn.c:102) [203]  (0 ns)
	'store' operation ('store_ln102', cnn_ip/src/cnn.c:102) of variable 'select_ln98_6', cnn_ip/src/cnn.c:98 on array 'y' [204]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
