#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b6ef80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b6f110 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1b602d0 .functor NOT 1, L_0x1bcc3c0, C4<0>, C4<0>, C4<0>;
L_0x1bcc1a0 .functor XOR 2, L_0x1bcc060, L_0x1bcc100, C4<00>, C4<00>;
L_0x1bcc2b0 .functor XOR 2, L_0x1bcc1a0, L_0x1bcc210, C4<00>, C4<00>;
v0x1bc3c60_0 .net *"_ivl_10", 1 0, L_0x1bcc210;  1 drivers
v0x1bc3d60_0 .net *"_ivl_12", 1 0, L_0x1bcc2b0;  1 drivers
v0x1bc3e40_0 .net *"_ivl_2", 1 0, L_0x1bc7020;  1 drivers
v0x1bc3f00_0 .net *"_ivl_4", 1 0, L_0x1bcc060;  1 drivers
v0x1bc3fe0_0 .net *"_ivl_6", 1 0, L_0x1bcc100;  1 drivers
v0x1bc4110_0 .net *"_ivl_8", 1 0, L_0x1bcc1a0;  1 drivers
v0x1bc41f0_0 .net "a", 0 0, v0x1bbe840_0;  1 drivers
v0x1bc4290_0 .net "b", 0 0, v0x1bbe8e0_0;  1 drivers
v0x1bc4330_0 .net "c", 0 0, v0x1bbe980_0;  1 drivers
v0x1bc43d0_0 .var "clk", 0 0;
v0x1bc4470_0 .net "d", 0 0, v0x1bbeac0_0;  1 drivers
v0x1bc4510_0 .net "out_pos_dut", 0 0, L_0x1bcbf00;  1 drivers
v0x1bc45b0_0 .net "out_pos_ref", 0 0, L_0x1bc5ae0;  1 drivers
v0x1bc4650_0 .net "out_sop_dut", 0 0, L_0x1bc6a40;  1 drivers
v0x1bc46f0_0 .net "out_sop_ref", 0 0, L_0x1b98ff0;  1 drivers
v0x1bc4790_0 .var/2u "stats1", 223 0;
v0x1bc4830_0 .var/2u "strobe", 0 0;
v0x1bc48d0_0 .net "tb_match", 0 0, L_0x1bcc3c0;  1 drivers
v0x1bc49a0_0 .net "tb_mismatch", 0 0, L_0x1b602d0;  1 drivers
v0x1bc4a40_0 .net "wavedrom_enable", 0 0, v0x1bbed90_0;  1 drivers
v0x1bc4b10_0 .net "wavedrom_title", 511 0, v0x1bbee30_0;  1 drivers
L_0x1bc7020 .concat [ 1 1 0 0], L_0x1bc5ae0, L_0x1b98ff0;
L_0x1bcc060 .concat [ 1 1 0 0], L_0x1bc5ae0, L_0x1b98ff0;
L_0x1bcc100 .concat [ 1 1 0 0], L_0x1bcbf00, L_0x1bc6a40;
L_0x1bcc210 .concat [ 1 1 0 0], L_0x1bc5ae0, L_0x1b98ff0;
L_0x1bcc3c0 .cmp/eeq 2, L_0x1bc7020, L_0x1bcc2b0;
S_0x1b6f2a0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1b6f110;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1b606b0 .functor AND 1, v0x1bbe980_0, v0x1bbeac0_0, C4<1>, C4<1>;
L_0x1b60a90 .functor NOT 1, v0x1bbe840_0, C4<0>, C4<0>, C4<0>;
L_0x1b60e70 .functor NOT 1, v0x1bbe8e0_0, C4<0>, C4<0>, C4<0>;
L_0x1b610f0 .functor AND 1, L_0x1b60a90, L_0x1b60e70, C4<1>, C4<1>;
L_0x1b79b90 .functor AND 1, L_0x1b610f0, v0x1bbe980_0, C4<1>, C4<1>;
L_0x1b98ff0 .functor OR 1, L_0x1b606b0, L_0x1b79b90, C4<0>, C4<0>;
L_0x1bc4f60 .functor NOT 1, v0x1bbe8e0_0, C4<0>, C4<0>, C4<0>;
L_0x1bc4fd0 .functor OR 1, L_0x1bc4f60, v0x1bbeac0_0, C4<0>, C4<0>;
L_0x1bc50e0 .functor AND 1, v0x1bbe980_0, L_0x1bc4fd0, C4<1>, C4<1>;
L_0x1bc51a0 .functor NOT 1, v0x1bbe840_0, C4<0>, C4<0>, C4<0>;
L_0x1bc5270 .functor OR 1, L_0x1bc51a0, v0x1bbe8e0_0, C4<0>, C4<0>;
L_0x1bc52e0 .functor AND 1, L_0x1bc50e0, L_0x1bc5270, C4<1>, C4<1>;
L_0x1bc5460 .functor NOT 1, v0x1bbe8e0_0, C4<0>, C4<0>, C4<0>;
L_0x1bc54d0 .functor OR 1, L_0x1bc5460, v0x1bbeac0_0, C4<0>, C4<0>;
L_0x1bc53f0 .functor AND 1, v0x1bbe980_0, L_0x1bc54d0, C4<1>, C4<1>;
L_0x1bc5660 .functor NOT 1, v0x1bbe840_0, C4<0>, C4<0>, C4<0>;
L_0x1bc5760 .functor OR 1, L_0x1bc5660, v0x1bbeac0_0, C4<0>, C4<0>;
L_0x1bc5820 .functor AND 1, L_0x1bc53f0, L_0x1bc5760, C4<1>, C4<1>;
L_0x1bc59d0 .functor XNOR 1, L_0x1bc52e0, L_0x1bc5820, C4<0>, C4<0>;
v0x1b5fc00_0 .net *"_ivl_0", 0 0, L_0x1b606b0;  1 drivers
v0x1b60000_0 .net *"_ivl_12", 0 0, L_0x1bc4f60;  1 drivers
v0x1b603e0_0 .net *"_ivl_14", 0 0, L_0x1bc4fd0;  1 drivers
v0x1b607c0_0 .net *"_ivl_16", 0 0, L_0x1bc50e0;  1 drivers
v0x1b60ba0_0 .net *"_ivl_18", 0 0, L_0x1bc51a0;  1 drivers
v0x1b60f80_0 .net *"_ivl_2", 0 0, L_0x1b60a90;  1 drivers
v0x1b61200_0 .net *"_ivl_20", 0 0, L_0x1bc5270;  1 drivers
v0x1bbcdb0_0 .net *"_ivl_24", 0 0, L_0x1bc5460;  1 drivers
v0x1bbce90_0 .net *"_ivl_26", 0 0, L_0x1bc54d0;  1 drivers
v0x1bbcf70_0 .net *"_ivl_28", 0 0, L_0x1bc53f0;  1 drivers
v0x1bbd050_0 .net *"_ivl_30", 0 0, L_0x1bc5660;  1 drivers
v0x1bbd130_0 .net *"_ivl_32", 0 0, L_0x1bc5760;  1 drivers
v0x1bbd210_0 .net *"_ivl_36", 0 0, L_0x1bc59d0;  1 drivers
L_0x7f1925380018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1bbd2d0_0 .net *"_ivl_38", 0 0, L_0x7f1925380018;  1 drivers
v0x1bbd3b0_0 .net *"_ivl_4", 0 0, L_0x1b60e70;  1 drivers
v0x1bbd490_0 .net *"_ivl_6", 0 0, L_0x1b610f0;  1 drivers
v0x1bbd570_0 .net *"_ivl_8", 0 0, L_0x1b79b90;  1 drivers
v0x1bbd650_0 .net "a", 0 0, v0x1bbe840_0;  alias, 1 drivers
v0x1bbd710_0 .net "b", 0 0, v0x1bbe8e0_0;  alias, 1 drivers
v0x1bbd7d0_0 .net "c", 0 0, v0x1bbe980_0;  alias, 1 drivers
v0x1bbd890_0 .net "d", 0 0, v0x1bbeac0_0;  alias, 1 drivers
v0x1bbd950_0 .net "out_pos", 0 0, L_0x1bc5ae0;  alias, 1 drivers
v0x1bbda10_0 .net "out_sop", 0 0, L_0x1b98ff0;  alias, 1 drivers
v0x1bbdad0_0 .net "pos0", 0 0, L_0x1bc52e0;  1 drivers
v0x1bbdb90_0 .net "pos1", 0 0, L_0x1bc5820;  1 drivers
L_0x1bc5ae0 .functor MUXZ 1, L_0x7f1925380018, L_0x1bc52e0, L_0x1bc59d0, C4<>;
S_0x1bbdd10 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1b6f110;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1bbe840_0 .var "a", 0 0;
v0x1bbe8e0_0 .var "b", 0 0;
v0x1bbe980_0 .var "c", 0 0;
v0x1bbea20_0 .net "clk", 0 0, v0x1bc43d0_0;  1 drivers
v0x1bbeac0_0 .var "d", 0 0;
v0x1bbebb0_0 .var/2u "fail", 0 0;
v0x1bbec50_0 .var/2u "fail1", 0 0;
v0x1bbecf0_0 .net "tb_match", 0 0, L_0x1bcc3c0;  alias, 1 drivers
v0x1bbed90_0 .var "wavedrom_enable", 0 0;
v0x1bbee30_0 .var "wavedrom_title", 511 0;
E_0x1b6d8f0/0 .event negedge, v0x1bbea20_0;
E_0x1b6d8f0/1 .event posedge, v0x1bbea20_0;
E_0x1b6d8f0 .event/or E_0x1b6d8f0/0, E_0x1b6d8f0/1;
S_0x1bbe040 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1bbdd10;
 .timescale -12 -12;
v0x1bbe280_0 .var/2s "i", 31 0;
E_0x1b6d790 .event posedge, v0x1bbea20_0;
S_0x1bbe380 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1bbdd10;
 .timescale -12 -12;
v0x1bbe580_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1bbe660 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1bbdd10;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1bbf010 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1b6f110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1bc5c90 .functor NOT 1, v0x1bbe8e0_0, C4<0>, C4<0>, C4<0>;
L_0x1bc5e30 .functor AND 1, v0x1bbe840_0, L_0x1bc5c90, C4<1>, C4<1>;
L_0x1bc5f10 .functor NOT 1, v0x1bbe980_0, C4<0>, C4<0>, C4<0>;
L_0x1bc6090 .functor AND 1, L_0x1bc5e30, L_0x1bc5f10, C4<1>, C4<1>;
L_0x1bc61d0 .functor NOT 1, v0x1bbeac0_0, C4<0>, C4<0>, C4<0>;
L_0x1bc6350 .functor AND 1, L_0x1bc6090, L_0x1bc61d0, C4<1>, C4<1>;
L_0x1bc64a0 .functor NOT 1, v0x1bbe840_0, C4<0>, C4<0>, C4<0>;
L_0x1bc6620 .functor AND 1, L_0x1bc64a0, v0x1bbe8e0_0, C4<1>, C4<1>;
L_0x1bc6730 .functor AND 1, L_0x1bc6620, v0x1bbe980_0, C4<1>, C4<1>;
L_0x1bc67f0 .functor AND 1, L_0x1bc6730, v0x1bbeac0_0, C4<1>, C4<1>;
L_0x1bc6910 .functor OR 1, L_0x1bc6350, L_0x1bc67f0, C4<0>, C4<0>;
L_0x1bc69d0 .functor AND 1, v0x1bbe840_0, v0x1bbe8e0_0, C4<1>, C4<1>;
L_0x1bc6ab0 .functor AND 1, L_0x1bc69d0, v0x1bbe980_0, C4<1>, C4<1>;
L_0x1bc6b70 .functor AND 1, L_0x1bc6ab0, v0x1bbeac0_0, C4<1>, C4<1>;
L_0x1bc6a40 .functor OR 1, L_0x1bc6910, L_0x1bc6b70, C4<0>, C4<0>;
L_0x1bc6da0 .functor NOT 1, v0x1bbe840_0, C4<0>, C4<0>, C4<0>;
L_0x1bc6ea0 .functor NOT 1, v0x1bbe8e0_0, C4<0>, C4<0>, C4<0>;
L_0x1bc6f10 .functor OR 1, L_0x1bc6da0, L_0x1bc6ea0, C4<0>, C4<0>;
L_0x1bc70c0 .functor NOT 1, v0x1bbe980_0, C4<0>, C4<0>, C4<0>;
L_0x1bc7130 .functor OR 1, L_0x1bc6f10, L_0x1bc70c0, C4<0>, C4<0>;
L_0x1bc72f0 .functor NOT 1, v0x1bbeac0_0, C4<0>, C4<0>, C4<0>;
L_0x1bc7360 .functor OR 1, L_0x1bc7130, L_0x1bc72f0, C4<0>, C4<0>;
L_0x1bc7530 .functor NOT 1, v0x1bbe8e0_0, C4<0>, C4<0>, C4<0>;
L_0x1bc75a0 .functor OR 1, v0x1bbe840_0, L_0x1bc7530, C4<0>, C4<0>;
L_0x1bc7730 .functor NOT 1, v0x1bbe980_0, C4<0>, C4<0>, C4<0>;
L_0x1bc77a0 .functor OR 1, L_0x1bc75a0, L_0x1bc7730, C4<0>, C4<0>;
L_0x1bc7990 .functor NOT 1, v0x1bbeac0_0, C4<0>, C4<0>, C4<0>;
L_0x1bc7a00 .functor OR 1, L_0x1bc77a0, L_0x1bc7990, C4<0>, C4<0>;
L_0x1bc7c00 .functor AND 1, L_0x1bc7360, L_0x1bc7a00, C4<1>, C4<1>;
L_0x1bc7d10 .functor OR 1, v0x1bbe840_0, v0x1bbe8e0_0, C4<0>, C4<0>;
L_0x1bc7e80 .functor NOT 1, v0x1bbe980_0, C4<0>, C4<0>, C4<0>;
L_0x1bc7ef0 .functor OR 1, L_0x1bc7d10, L_0x1bc7e80, C4<0>, C4<0>;
L_0x1bc8110 .functor NOT 1, v0x1bbeac0_0, C4<0>, C4<0>, C4<0>;
L_0x1bc8180 .functor OR 1, L_0x1bc7ef0, L_0x1bc8110, C4<0>, C4<0>;
L_0x1bc83b0 .functor AND 1, L_0x1bc7c00, L_0x1bc8180, C4<1>, C4<1>;
L_0x1bc84c0 .functor OR 1, v0x1bbe840_0, v0x1bbe8e0_0, C4<0>, C4<0>;
L_0x1bc8660 .functor OR 1, L_0x1bc84c0, v0x1bbe980_0, C4<0>, C4<0>;
L_0x1bc8720 .functor NOT 1, v0x1bbeac0_0, C4<0>, C4<0>, C4<0>;
L_0x1bc8530 .functor OR 1, L_0x1bc8660, L_0x1bc8720, C4<0>, C4<0>;
L_0x1bc88d0 .functor AND 1, L_0x1bc83b0, L_0x1bc8530, C4<1>, C4<1>;
L_0x1bc8b30 .functor OR 1, v0x1bbe840_0, v0x1bbe8e0_0, C4<0>, C4<0>;
L_0x1bc8ba0 .functor OR 1, L_0x1bc8b30, v0x1bbe980_0, C4<0>, C4<0>;
L_0x1bc8dc0 .functor OR 1, L_0x1bc8ba0, v0x1bbeac0_0, C4<0>, C4<0>;
L_0x1bc8e80 .functor AND 1, L_0x1bc88d0, L_0x1bc8dc0, C4<1>, C4<1>;
L_0x1bc9100 .functor NOT 1, v0x1bbe840_0, C4<0>, C4<0>, C4<0>;
L_0x1bc9170 .functor OR 1, L_0x1bc9100, v0x1bbe8e0_0, C4<0>, C4<0>;
L_0x1bc93b0 .functor NOT 1, v0x1bbe980_0, C4<0>, C4<0>, C4<0>;
L_0x1bc9630 .functor OR 1, L_0x1bc9170, L_0x1bc93b0, C4<0>, C4<0>;
L_0x1bc98d0 .functor OR 1, L_0x1bc9630, v0x1bbeac0_0, C4<0>, C4<0>;
L_0x1bc9ba0 .functor AND 1, L_0x1bc8e80, L_0x1bc98d0, C4<1>, C4<1>;
L_0x1bc9e50 .functor NOT 1, v0x1bbe840_0, C4<0>, C4<0>, C4<0>;
L_0x1bca0d0 .functor OR 1, L_0x1bc9e50, v0x1bbe8e0_0, C4<0>, C4<0>;
L_0x1bca340 .functor OR 1, L_0x1bca0d0, v0x1bbe980_0, C4<0>, C4<0>;
L_0x1bca400 .functor NOT 1, v0x1bbeac0_0, C4<0>, C4<0>, C4<0>;
L_0x1bca630 .functor OR 1, L_0x1bca340, L_0x1bca400, C4<0>, C4<0>;
L_0x1bca740 .functor AND 1, L_0x1bc9ba0, L_0x1bca630, C4<1>, C4<1>;
L_0x1bcaa20 .functor NOT 1, v0x1bbe840_0, C4<0>, C4<0>, C4<0>;
L_0x1bcaa90 .functor NOT 1, v0x1bbe8e0_0, C4<0>, C4<0>, C4<0>;
L_0x1bcace0 .functor OR 1, L_0x1bcaa20, L_0x1bcaa90, C4<0>, C4<0>;
L_0x1bcadf0 .functor OR 1, L_0x1bcace0, v0x1bbe980_0, C4<0>, C4<0>;
L_0x1bcb0a0 .functor OR 1, L_0x1bcadf0, v0x1bbeac0_0, C4<0>, C4<0>;
L_0x1bcb160 .functor AND 1, L_0x1bca740, L_0x1bcb0a0, C4<1>, C4<1>;
L_0x1bcb470 .functor NOT 1, v0x1bbe840_0, C4<0>, C4<0>, C4<0>;
L_0x1bcb4e0 .functor OR 1, L_0x1bcb470, v0x1bbe8e0_0, C4<0>, C4<0>;
L_0x1bcb7b0 .functor NOT 1, v0x1bbe980_0, C4<0>, C4<0>, C4<0>;
L_0x1bcb820 .functor OR 1, L_0x1bcb4e0, L_0x1bcb7b0, C4<0>, C4<0>;
L_0x1bcbb50 .functor NOT 1, v0x1bbeac0_0, C4<0>, C4<0>, C4<0>;
L_0x1bcbbc0 .functor OR 1, L_0x1bcb820, L_0x1bcbb50, C4<0>, C4<0>;
L_0x1bcbf00 .functor AND 1, L_0x1bcb160, L_0x1bcbbc0, C4<1>, C4<1>;
v0x1bbf1d0_0 .net *"_ivl_0", 0 0, L_0x1bc5c90;  1 drivers
v0x1bbf2b0_0 .net *"_ivl_10", 0 0, L_0x1bc6350;  1 drivers
v0x1bbf390_0 .net *"_ivl_100", 0 0, L_0x1bc9e50;  1 drivers
v0x1bbf480_0 .net *"_ivl_102", 0 0, L_0x1bca0d0;  1 drivers
v0x1bbf560_0 .net *"_ivl_104", 0 0, L_0x1bca340;  1 drivers
v0x1bbf690_0 .net *"_ivl_106", 0 0, L_0x1bca400;  1 drivers
v0x1bbf770_0 .net *"_ivl_108", 0 0, L_0x1bca630;  1 drivers
v0x1bbf850_0 .net *"_ivl_110", 0 0, L_0x1bca740;  1 drivers
v0x1bbf930_0 .net *"_ivl_112", 0 0, L_0x1bcaa20;  1 drivers
v0x1bbfaa0_0 .net *"_ivl_114", 0 0, L_0x1bcaa90;  1 drivers
v0x1bbfb80_0 .net *"_ivl_116", 0 0, L_0x1bcace0;  1 drivers
v0x1bbfc60_0 .net *"_ivl_118", 0 0, L_0x1bcadf0;  1 drivers
v0x1bbfd40_0 .net *"_ivl_12", 0 0, L_0x1bc64a0;  1 drivers
v0x1bbfe20_0 .net *"_ivl_120", 0 0, L_0x1bcb0a0;  1 drivers
v0x1bbff00_0 .net *"_ivl_122", 0 0, L_0x1bcb160;  1 drivers
v0x1bbffe0_0 .net *"_ivl_124", 0 0, L_0x1bcb470;  1 drivers
v0x1bc00c0_0 .net *"_ivl_126", 0 0, L_0x1bcb4e0;  1 drivers
v0x1bc02b0_0 .net *"_ivl_128", 0 0, L_0x1bcb7b0;  1 drivers
v0x1bc0390_0 .net *"_ivl_130", 0 0, L_0x1bcb820;  1 drivers
v0x1bc0470_0 .net *"_ivl_132", 0 0, L_0x1bcbb50;  1 drivers
v0x1bc0550_0 .net *"_ivl_134", 0 0, L_0x1bcbbc0;  1 drivers
v0x1bc0630_0 .net *"_ivl_14", 0 0, L_0x1bc6620;  1 drivers
v0x1bc0710_0 .net *"_ivl_16", 0 0, L_0x1bc6730;  1 drivers
v0x1bc07f0_0 .net *"_ivl_18", 0 0, L_0x1bc67f0;  1 drivers
v0x1bc08d0_0 .net *"_ivl_2", 0 0, L_0x1bc5e30;  1 drivers
v0x1bc09b0_0 .net *"_ivl_20", 0 0, L_0x1bc6910;  1 drivers
v0x1bc0a90_0 .net *"_ivl_22", 0 0, L_0x1bc69d0;  1 drivers
v0x1bc0b70_0 .net *"_ivl_24", 0 0, L_0x1bc6ab0;  1 drivers
v0x1bc0c50_0 .net *"_ivl_26", 0 0, L_0x1bc6b70;  1 drivers
v0x1bc0d30_0 .net *"_ivl_30", 0 0, L_0x1bc6da0;  1 drivers
v0x1bc0e10_0 .net *"_ivl_32", 0 0, L_0x1bc6ea0;  1 drivers
v0x1bc0ef0_0 .net *"_ivl_34", 0 0, L_0x1bc6f10;  1 drivers
v0x1bc0fd0_0 .net *"_ivl_36", 0 0, L_0x1bc70c0;  1 drivers
v0x1bc12c0_0 .net *"_ivl_38", 0 0, L_0x1bc7130;  1 drivers
v0x1bc13a0_0 .net *"_ivl_4", 0 0, L_0x1bc5f10;  1 drivers
v0x1bc1480_0 .net *"_ivl_40", 0 0, L_0x1bc72f0;  1 drivers
v0x1bc1560_0 .net *"_ivl_42", 0 0, L_0x1bc7360;  1 drivers
v0x1bc1640_0 .net *"_ivl_44", 0 0, L_0x1bc7530;  1 drivers
v0x1bc1720_0 .net *"_ivl_46", 0 0, L_0x1bc75a0;  1 drivers
v0x1bc1800_0 .net *"_ivl_48", 0 0, L_0x1bc7730;  1 drivers
v0x1bc18e0_0 .net *"_ivl_50", 0 0, L_0x1bc77a0;  1 drivers
v0x1bc19c0_0 .net *"_ivl_52", 0 0, L_0x1bc7990;  1 drivers
v0x1bc1aa0_0 .net *"_ivl_54", 0 0, L_0x1bc7a00;  1 drivers
v0x1bc1b80_0 .net *"_ivl_56", 0 0, L_0x1bc7c00;  1 drivers
v0x1bc1c60_0 .net *"_ivl_58", 0 0, L_0x1bc7d10;  1 drivers
v0x1bc1d40_0 .net *"_ivl_6", 0 0, L_0x1bc6090;  1 drivers
v0x1bc1e20_0 .net *"_ivl_60", 0 0, L_0x1bc7e80;  1 drivers
v0x1bc1f00_0 .net *"_ivl_62", 0 0, L_0x1bc7ef0;  1 drivers
v0x1bc1fe0_0 .net *"_ivl_64", 0 0, L_0x1bc8110;  1 drivers
v0x1bc20c0_0 .net *"_ivl_66", 0 0, L_0x1bc8180;  1 drivers
v0x1bc21a0_0 .net *"_ivl_68", 0 0, L_0x1bc83b0;  1 drivers
v0x1bc2280_0 .net *"_ivl_70", 0 0, L_0x1bc84c0;  1 drivers
v0x1bc2360_0 .net *"_ivl_72", 0 0, L_0x1bc8660;  1 drivers
v0x1bc2440_0 .net *"_ivl_74", 0 0, L_0x1bc8720;  1 drivers
v0x1bc2520_0 .net *"_ivl_76", 0 0, L_0x1bc8530;  1 drivers
v0x1bc2600_0 .net *"_ivl_78", 0 0, L_0x1bc88d0;  1 drivers
v0x1bc26e0_0 .net *"_ivl_8", 0 0, L_0x1bc61d0;  1 drivers
v0x1bc27c0_0 .net *"_ivl_80", 0 0, L_0x1bc8b30;  1 drivers
v0x1bc28a0_0 .net *"_ivl_82", 0 0, L_0x1bc8ba0;  1 drivers
v0x1bc2980_0 .net *"_ivl_84", 0 0, L_0x1bc8dc0;  1 drivers
v0x1bc2a60_0 .net *"_ivl_86", 0 0, L_0x1bc8e80;  1 drivers
v0x1bc2b40_0 .net *"_ivl_88", 0 0, L_0x1bc9100;  1 drivers
v0x1bc2c20_0 .net *"_ivl_90", 0 0, L_0x1bc9170;  1 drivers
v0x1bc2d00_0 .net *"_ivl_92", 0 0, L_0x1bc93b0;  1 drivers
v0x1bc2de0_0 .net *"_ivl_94", 0 0, L_0x1bc9630;  1 drivers
v0x1bc32d0_0 .net *"_ivl_96", 0 0, L_0x1bc98d0;  1 drivers
v0x1bc33b0_0 .net *"_ivl_98", 0 0, L_0x1bc9ba0;  1 drivers
v0x1bc3490_0 .net "a", 0 0, v0x1bbe840_0;  alias, 1 drivers
v0x1bc3530_0 .net "b", 0 0, v0x1bbe8e0_0;  alias, 1 drivers
v0x1bc3620_0 .net "c", 0 0, v0x1bbe980_0;  alias, 1 drivers
v0x1bc3710_0 .net "d", 0 0, v0x1bbeac0_0;  alias, 1 drivers
v0x1bc3800_0 .net "out_pos", 0 0, L_0x1bcbf00;  alias, 1 drivers
v0x1bc38c0_0 .net "out_sop", 0 0, L_0x1bc6a40;  alias, 1 drivers
S_0x1bc3a40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1b6f110;
 .timescale -12 -12;
E_0x1b559f0 .event anyedge, v0x1bc4830_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1bc4830_0;
    %nor/r;
    %assign/vec4 v0x1bc4830_0, 0;
    %wait E_0x1b559f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1bbdd10;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bbebb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bbec50_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1bbdd10;
T_4 ;
    %wait E_0x1b6d8f0;
    %load/vec4 v0x1bbecf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bbebb0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1bbdd10;
T_5 ;
    %wait E_0x1b6d790;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bbeac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bbe980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bbe8e0_0, 0;
    %assign/vec4 v0x1bbe840_0, 0;
    %wait E_0x1b6d790;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bbeac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bbe980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bbe8e0_0, 0;
    %assign/vec4 v0x1bbe840_0, 0;
    %wait E_0x1b6d790;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bbeac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bbe980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bbe8e0_0, 0;
    %assign/vec4 v0x1bbe840_0, 0;
    %wait E_0x1b6d790;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bbeac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bbe980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bbe8e0_0, 0;
    %assign/vec4 v0x1bbe840_0, 0;
    %wait E_0x1b6d790;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bbeac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bbe980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bbe8e0_0, 0;
    %assign/vec4 v0x1bbe840_0, 0;
    %wait E_0x1b6d790;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bbeac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bbe980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bbe8e0_0, 0;
    %assign/vec4 v0x1bbe840_0, 0;
    %wait E_0x1b6d790;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bbeac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bbe980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bbe8e0_0, 0;
    %assign/vec4 v0x1bbe840_0, 0;
    %wait E_0x1b6d790;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bbeac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bbe980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bbe8e0_0, 0;
    %assign/vec4 v0x1bbe840_0, 0;
    %wait E_0x1b6d790;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bbeac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bbe980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bbe8e0_0, 0;
    %assign/vec4 v0x1bbe840_0, 0;
    %wait E_0x1b6d790;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bbeac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bbe980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bbe8e0_0, 0;
    %assign/vec4 v0x1bbe840_0, 0;
    %wait E_0x1b6d790;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bbeac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bbe980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bbe8e0_0, 0;
    %assign/vec4 v0x1bbe840_0, 0;
    %wait E_0x1b6d790;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bbeac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bbe980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bbe8e0_0, 0;
    %assign/vec4 v0x1bbe840_0, 0;
    %wait E_0x1b6d790;
    %load/vec4 v0x1bbebb0_0;
    %store/vec4 v0x1bbec50_0, 0, 1;
    %fork t_1, S_0x1bbe040;
    %jmp t_0;
    .scope S_0x1bbe040;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1bbe280_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1bbe280_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1b6d790;
    %load/vec4 v0x1bbe280_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1bbeac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bbe980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bbe8e0_0, 0;
    %assign/vec4 v0x1bbe840_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bbe280_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1bbe280_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1bbdd10;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b6d8f0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1bbeac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bbe980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bbe8e0_0, 0;
    %assign/vec4 v0x1bbe840_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1bbebb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1bbec50_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1b6f110;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bc43d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bc4830_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1b6f110;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1bc43d0_0;
    %inv;
    %store/vec4 v0x1bc43d0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1b6f110;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1bbea20_0, v0x1bc49a0_0, v0x1bc41f0_0, v0x1bc4290_0, v0x1bc4330_0, v0x1bc4470_0, v0x1bc46f0_0, v0x1bc4650_0, v0x1bc45b0_0, v0x1bc4510_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1b6f110;
T_9 ;
    %load/vec4 v0x1bc4790_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1bc4790_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bc4790_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1bc4790_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1bc4790_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1bc4790_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1bc4790_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1bc4790_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1bc4790_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1bc4790_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1b6f110;
T_10 ;
    %wait E_0x1b6d8f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bc4790_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bc4790_0, 4, 32;
    %load/vec4 v0x1bc48d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1bc4790_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bc4790_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bc4790_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bc4790_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1bc46f0_0;
    %load/vec4 v0x1bc46f0_0;
    %load/vec4 v0x1bc4650_0;
    %xor;
    %load/vec4 v0x1bc46f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1bc4790_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bc4790_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1bc4790_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bc4790_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1bc45b0_0;
    %load/vec4 v0x1bc45b0_0;
    %load/vec4 v0x1bc4510_0;
    %xor;
    %load/vec4 v0x1bc45b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1bc4790_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bc4790_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1bc4790_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bc4790_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can1_depth10/human/ece241_2013_q2/iter1/response0/top_module.sv";
