module chipset_tb();

logic [31:0] DataAdr;
logic MemWrite, WEram, WEtimer, Select_zero, select_one;

chipset DUT(DataAdr, MemWrite, WEram, WEtimer, Select_zero, select_one);

initial
	begin
	
		MemWrite = 0;
		DataAdr = 2;
		
	end
	
endmodule 