<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>I:\FILE\FPGA\Gowin\A_Clock\Ampere_Clock_03\impl\gwsynthesis\Ampere_Clock.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>I:\FILE\FPGA\Gowin\A_Clock\Ampere_Clock_03\src\Ampere_Clock.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-UV1P5LQ100C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-1P5</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun May 19 10:34:38 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.71V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 3.6V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1835</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1690</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>gowin_ibuf_clk/I </td>
</tr>
<tr>
<td>u_time_ctrl/div_clk[3]</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>u_time_ctrl/u0_second/pwm1/cd1/out_3_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>99.955(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_time_ctrl/div_clk[3]</td>
<td>50.000(MHz)</td>
<td>119.529(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_time_ctrl/div_clk[3]</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_time_ctrl/div_clk[3]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>9.052</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/time_read_20_s0/Q</td>
<td>u_time_ctrl/u0_hour/pwm1/pg1/cntr_low_buf_11_s0/D</td>
<td>clk:[R]</td>
<td>u_time_ctrl/div_clk[3]:[R]</td>
<td>20.000</td>
<td>2.052</td>
<td>8.466</td>
</tr>
<tr>
<td>2</td>
<td>9.495</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/time_read_18_s0/Q</td>
<td>u_time_ctrl/u0_hour/pwm1/pg1/cntr_low_buf_12_s0/D</td>
<td>clk:[R]</td>
<td>u_time_ctrl/div_clk[3]:[R]</td>
<td>20.000</td>
<td>2.052</td>
<td>8.024</td>
</tr>
<tr>
<td>3</td>
<td>9.697</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/time_read_18_s0/Q</td>
<td>u_time_ctrl/u0_hour/pwm1/pg1/cntr_low_buf_0_s0/D</td>
<td>clk:[R]</td>
<td>u_time_ctrl/div_clk[3]:[R]</td>
<td>20.000</td>
<td>2.052</td>
<td>7.822</td>
</tr>
<tr>
<td>4</td>
<td>9.880</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/time_read_20_s0/Q</td>
<td>u_time_ctrl/u0_hour/pwm1/pg1/cntr_low_buf_8_s0/D</td>
<td>clk:[R]</td>
<td>u_time_ctrl/div_clk[3]:[R]</td>
<td>20.000</td>
<td>2.052</td>
<td>7.638</td>
</tr>
<tr>
<td>5</td>
<td>9.995</td>
<td>u_led/tcnt_5_s0/Q</td>
<td>u_led/tcnt_19_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.605</td>
</tr>
<tr>
<td>6</td>
<td>9.995</td>
<td>u_led/tcnt_5_s0/Q</td>
<td>u_led/tcnt_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.605</td>
</tr>
<tr>
<td>7</td>
<td>10.182</td>
<td>u_time_ctrl/u0_hour/pwm1/cd1/n35_s0/I3</td>
<td>u_time_ctrl/u0_second/pwm1/cd1/out_3_s0/D</td>
<td>u_time_ctrl/div_clk[3]:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-3.449</td>
<td>2.837</td>
</tr>
<tr>
<td>8</td>
<td>10.192</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/time_read_20_s0/Q</td>
<td>u_time_ctrl/u0_hour/pwm1/pg1/cntr_low_buf_1_s0/D</td>
<td>clk:[R]</td>
<td>u_time_ctrl/div_clk[3]:[R]</td>
<td>20.000</td>
<td>2.052</td>
<td>7.327</td>
</tr>
<tr>
<td>9</td>
<td>10.418</td>
<td>u_led/tcnt_5_s0/Q</td>
<td>u_led/tcnt_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.182</td>
</tr>
<tr>
<td>10</td>
<td>10.485</td>
<td>u_led/tcnt_5_s0/Q</td>
<td>u_led/tcnt_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.115</td>
</tr>
<tr>
<td>11</td>
<td>10.485</td>
<td>u_led/tcnt_5_s0/Q</td>
<td>u_led/tcnt_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.115</td>
</tr>
<tr>
<td>12</td>
<td>10.485</td>
<td>u_led/tcnt_5_s0/Q</td>
<td>u_led/tcnt_30_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.115</td>
</tr>
<tr>
<td>13</td>
<td>10.489</td>
<td>u_led/tcnt_5_s0/Q</td>
<td>u_led/tcnt_29_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.111</td>
</tr>
<tr>
<td>14</td>
<td>10.572</td>
<td>u_led/tcnt_5_s0/Q</td>
<td>u_led/tcnt_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.028</td>
</tr>
<tr>
<td>15</td>
<td>10.572</td>
<td>u_led/tcnt_5_s0/Q</td>
<td>u_led/tcnt_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.028</td>
</tr>
<tr>
<td>16</td>
<td>10.608</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/div_cnt_11_s0/Q</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/rx_data_0_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.349</td>
</tr>
<tr>
<td>17</td>
<td>10.624</td>
<td>u_led/tcnt_5_s0/Q</td>
<td>u_led/tcnt_25_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.976</td>
</tr>
<tr>
<td>18</td>
<td>10.639</td>
<td>u_led/tcnt_5_s0/Q</td>
<td>u_led/tcnt_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.961</td>
</tr>
<tr>
<td>19</td>
<td>10.639</td>
<td>u_led/tcnt_5_s0/Q</td>
<td>u_led/tcnt_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.961</td>
</tr>
<tr>
<td>20</td>
<td>10.653</td>
<td>u_led/tcnt_5_s0/Q</td>
<td>u_led/tcnt_31_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.947</td>
</tr>
<tr>
<td>21</td>
<td>10.801</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/time_read_18_s0/Q</td>
<td>u_time_ctrl/u0_hour/pwm1/pg1/cntr_low_buf_9_s0/D</td>
<td>clk:[R]</td>
<td>u_time_ctrl/div_clk[3]:[R]</td>
<td>20.000</td>
<td>2.052</td>
<td>6.717</td>
</tr>
<tr>
<td>22</td>
<td>10.830</td>
<td>u_key3/cnt10ms_10_s0/Q</td>
<td>u_key3/cnt10ms_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.770</td>
</tr>
<tr>
<td>23</td>
<td>10.854</td>
<td>u_led/tcnt_5_s0/Q</td>
<td>u_led/tcnt_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.746</td>
</tr>
<tr>
<td>24</td>
<td>10.854</td>
<td>u_led/tcnt_5_s0/Q</td>
<td>u_led/tcnt_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.746</td>
</tr>
<tr>
<td>25</td>
<td>10.869</td>
<td>u_led/tcnt_5_s0/Q</td>
<td>u_led/tcnt_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.731</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.575</td>
<td>u_time_ctrl/u0_hour/pwm1/cd1/n35_s0/I3</td>
<td>u_time_ctrl/u0_second/pwm1/cd1/out_3_s0/D</td>
<td>u_time_ctrl/div_clk[3]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.358</td>
<td>1.813</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>u_led/LED_o_d_1_s1/Q</td>
<td>u_led/LED_o_d_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>u_led/LED_o_d_0_s1/Q</td>
<td>u_led/LED_o_d_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/cnt_4_s1/Q</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/cnt_4_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/div_cnt_11_s0/Q</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/div_cnt_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/go_s4/Q</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/go_s4/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/tx_data_2_s1/Q</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/tx_data_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/cmd_0_s1/Q</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/cmd_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/state.WR_REG_DONE_s0/Q</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/state.WR_REG_DONE_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/set_done_s4/Q</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/set_done_s4/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[6]_0_s0/Q</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[6]_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[6]_1_s0/Q</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[6]_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[5]_1_s0/Q</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[5]_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[1]_0_s0/Q</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[1]_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[1]_2_s0/Q</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[1]_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[0]_1_s0/Q</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[0]_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/START_BIT_0_s0/Q</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/START_BIT_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/START_BIT_1_s0/Q</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/START_BIT_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>u_uart_sd30xx_ctrl/read_cnt_6_s0/Q</td>
<td>u_uart_sd30xx_ctrl/read_cnt_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>u_uart_sd30xx_ctrl/read_cnt_10_s0/Q</td>
<td>u_uart_sd30xx_ctrl/read_cnt_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>rst_cnt_0_s2/Q</td>
<td>rst_cnt_0_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>u_led/led_start_1_s1/Q</td>
<td>u_led/led_start_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>u_led/tcnt_0_s0/Q</td>
<td>u_led/tcnt_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/div_cnt_9_s0/Q</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/div_cnt_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/div_cnt_12_s0/Q</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/div_cnt_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>17.037</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/bps_cnt_0_s3/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.919</td>
</tr>
<tr>
<td>2</td>
<td>17.037</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/bps_cnt_1_s3/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.919</td>
</tr>
<tr>
<td>3</td>
<td>17.037</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/uart_state_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.919</td>
</tr>
<tr>
<td>4</td>
<td>17.037</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/bps_cnt_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.919</td>
</tr>
<tr>
<td>5</td>
<td>17.037</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/bps_cnt_3_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.919</td>
</tr>
<tr>
<td>6</td>
<td>17.037</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/uart_tx_s0/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.919</td>
</tr>
<tr>
<td>7</td>
<td>17.037</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.919</td>
</tr>
<tr>
<td>8</td>
<td>17.037</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.919</td>
</tr>
<tr>
<td>9</td>
<td>17.037</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.919</td>
</tr>
<tr>
<td>10</td>
<td>17.037</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.919</td>
</tr>
<tr>
<td>11</td>
<td>17.037</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_4_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.919</td>
</tr>
<tr>
<td>12</td>
<td>17.037</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_5_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.919</td>
</tr>
<tr>
<td>13</td>
<td>17.037</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/tx_done_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.919</td>
</tr>
<tr>
<td>14</td>
<td>17.037</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/bps_clk_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.919</td>
</tr>
<tr>
<td>15</td>
<td>17.037</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.919</td>
</tr>
<tr>
<td>16</td>
<td>17.037</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.919</td>
</tr>
<tr>
<td>17</td>
<td>17.037</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.919</td>
</tr>
<tr>
<td>18</td>
<td>17.037</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.919</td>
</tr>
<tr>
<td>19</td>
<td>17.037</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_4_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.919</td>
</tr>
<tr>
<td>20</td>
<td>17.037</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_5_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.919</td>
</tr>
<tr>
<td>21</td>
<td>17.037</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_6_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.919</td>
</tr>
<tr>
<td>22</td>
<td>17.037</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_7_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.919</td>
</tr>
<tr>
<td>23</td>
<td>17.037</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_8_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.919</td>
</tr>
<tr>
<td>24</td>
<td>17.037</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_9_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.919</td>
</tr>
<tr>
<td>25</td>
<td>17.037</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_10_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.919</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.884</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/bps_cnt_0_s3/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>2</td>
<td>1.884</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/bps_cnt_1_s3/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>3</td>
<td>1.884</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/uart_state_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>4</td>
<td>1.884</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/bps_cnt_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>5</td>
<td>1.884</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/bps_cnt_3_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>6</td>
<td>1.884</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/uart_tx_s0/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>7</td>
<td>1.884</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>8</td>
<td>1.884</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>9</td>
<td>1.884</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>10</td>
<td>1.884</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>11</td>
<td>1.884</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_4_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>12</td>
<td>1.884</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_5_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>13</td>
<td>1.884</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/tx_done_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>14</td>
<td>1.884</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/bps_clk_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>15</td>
<td>1.884</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>16</td>
<td>1.884</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>17</td>
<td>1.884</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>18</td>
<td>1.884</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>19</td>
<td>1.884</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_4_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>20</td>
<td>1.884</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_5_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>21</td>
<td>1.884</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_6_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>22</td>
<td>1.884</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_7_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>23</td>
<td>1.884</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_8_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>24</td>
<td>1.884</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_9_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>25</td>
<td>1.884</td>
<td>rst_cnt_8_s4/Q</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_10_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.068</td>
<td>8.318</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>rst_cnt_7_s0</td>
</tr>
<tr>
<td>2</td>
<td>7.068</td>
<td>8.318</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>rst_cnt_5_s0</td>
</tr>
<tr>
<td>3</td>
<td>7.068</td>
<td>8.318</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>rst_cnt_1_s0</td>
</tr>
<tr>
<td>4</td>
<td>7.068</td>
<td>8.318</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_uart_sd30xx_ctrl/read_cnt_17_s0</td>
</tr>
<tr>
<td>5</td>
<td>7.068</td>
<td>8.318</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_uart_sd30xx_ctrl/read_cnt_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>7.068</td>
<td>8.318</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[1]_1_s0</td>
</tr>
<tr>
<td>7</td>
<td>7.068</td>
<td>8.318</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_adjust_time/rx_data_79_s0</td>
</tr>
<tr>
<td>8</td>
<td>7.068</td>
<td>8.318</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_adjust_time/date_2_set_7_s0</td>
</tr>
<tr>
<td>9</td>
<td>7.068</td>
<td>8.318</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_key3/cnt10ms_16_s0</td>
</tr>
<tr>
<td>10</td>
<td>7.068</td>
<td>8.318</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_key3/cnt10ms_17_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.915</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/time_read_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_ctrl/u0_hour/pwm1/pg1/cntr_low_buf_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_time_ctrl/div_clk[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/time_read_20_s0/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R7C11[0][A]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/u_sd30xx_ctrl/time_read_20_s0/Q</td>
</tr>
<tr>
<td>6.523</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>u_time_ctrl/u0_hour/second_lut_time/n132_s1/I3</td>
</tr>
<tr>
<td>7.555</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">u_time_ctrl/u0_hour/second_lut_time/n132_s1/F</td>
</tr>
<tr>
<td>7.566</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td>u_time_ctrl/u0_hour/second_lut_time/n132_s0/I2</td>
</tr>
<tr>
<td>8.592</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C15[3][A]</td>
<td style=" background: #97FFFF;">u_time_ctrl/u0_hour/second_lut_time/n132_s0/F</td>
</tr>
<tr>
<td>9.012</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[3][B]</td>
<td>u_time_ctrl/u0_hour/pwm1/pg1/n88_s1/I3</td>
</tr>
<tr>
<td>10.044</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R4C15[3][B]</td>
<td style=" background: #97FFFF;">u_time_ctrl/u0_hour/pwm1/pg1/n88_s1/F</td>
</tr>
<tr>
<td>10.055</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[3][A]</td>
<td>u_time_ctrl/u0_hour/pwm1/pg1/n85_s1/I2</td>
</tr>
<tr>
<td>11.087</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C15[3][A]</td>
<td style=" background: #97FFFF;">u_time_ctrl/u0_hour/pwm1/pg1/n85_s1/F</td>
</tr>
<tr>
<td>11.093</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>u_time_ctrl/u0_hour/pwm1/pg1/gw_add_dLut_cntr_low_buf_11_s0/I0</td>
</tr>
<tr>
<td>11.915</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td style=" background: #97FFFF;">u_time_ctrl/u0_hour/pwm1/pg1/gw_add_dLut_cntr_low_buf_11_s0/F</td>
</tr>
<tr>
<td>11.915</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td style=" font-weight:bold;">u_time_ctrl/u0_hour/pwm1/pg1/cntr_low_buf_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_time_ctrl/div_clk[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R2C14[1][A]</td>
<td>u_time_ctrl/u0_second/pwm1/cd1/out_3_s0/Q</td>
</tr>
<tr>
<td>21.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>u_time_ctrl/u0_hour/pwm1/pg1/cntr_low_buf_11_s0/CLK</td>
</tr>
<tr>
<td>21.367</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_time_ctrl/u0_hour/pwm1/pg1/cntr_low_buf_11_s0</td>
</tr>
<tr>
<td>20.967</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>u_time_ctrl/u0_hour/pwm1/pg1/cntr_low_buf_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.052</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.944, 58.398%; route: 3.064, 36.188%; tC2Q: 0.458, 5.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.495</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/time_read_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_ctrl/u0_hour/pwm1/pg1/cntr_low_buf_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_time_ctrl/div_clk[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[1][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/time_read_18_s0/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R6C10[1][A]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/u_sd30xx_ctrl/time_read_18_s0/Q</td>
</tr>
<tr>
<td>6.688</td>
<td>2.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td>u_time_ctrl/u0_hour/pwm1/pg1/n84_s5/I1</td>
</tr>
<tr>
<td>7.720</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">u_time_ctrl/u0_hour/pwm1/pg1/n84_s5/F</td>
</tr>
<tr>
<td>7.726</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][B]</td>
<td>u_time_ctrl/u0_hour/pwm1/pg1/n84_s3/I2</td>
</tr>
<tr>
<td>8.752</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C19[3][B]</td>
<td style=" background: #97FFFF;">u_time_ctrl/u0_hour/pwm1/pg1/n84_s3/F</td>
</tr>
<tr>
<td>9.171</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[3][B]</td>
<td>u_time_ctrl/u0_hour/pwm1/pg1/n84_s1/I2</td>
</tr>
<tr>
<td>10.232</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C18[3][B]</td>
<td style=" background: #97FFFF;">u_time_ctrl/u0_hour/pwm1/pg1/n84_s1/F</td>
</tr>
<tr>
<td>10.651</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td>u_time_ctrl/u0_hour/pwm1/pg1/gw_add_dLut_cntr_low_buf_12_s0/I0</td>
</tr>
<tr>
<td>11.473</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">u_time_ctrl/u0_hour/pwm1/pg1/gw_add_dLut_cntr_low_buf_12_s0/F</td>
</tr>
<tr>
<td>11.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" font-weight:bold;">u_time_ctrl/u0_hour/pwm1/pg1/cntr_low_buf_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_time_ctrl/div_clk[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R2C14[1][A]</td>
<td>u_time_ctrl/u0_second/pwm1/cd1/out_3_s0/Q</td>
</tr>
<tr>
<td>21.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td>u_time_ctrl/u0_hour/pwm1/pg1/cntr_low_buf_12_s0/CLK</td>
</tr>
<tr>
<td>21.367</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_time_ctrl/u0_hour/pwm1/pg1/cntr_low_buf_12_s0</td>
</tr>
<tr>
<td>20.967</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C19[2][A]</td>
<td>u_time_ctrl/u0_hour/pwm1/pg1/cntr_low_buf_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.052</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.941, 49.117%; route: 3.624, 45.171%; tC2Q: 0.458, 5.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.697</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.271</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/time_read_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_ctrl/u0_hour/pwm1/pg1/cntr_low_buf_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_time_ctrl/div_clk[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[1][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/time_read_18_s0/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R6C10[1][A]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/u_sd30xx_ctrl/time_read_18_s0/Q</td>
</tr>
<tr>
<td>6.550</td>
<td>2.642</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>u_time_ctrl/u0_hour/second_lut_time/Duty_Num_0_s1/I1</td>
</tr>
<tr>
<td>7.649</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td style=" background: #97FFFF;">u_time_ctrl/u0_hour/second_lut_time/Duty_Num_0_s1/F</td>
</tr>
<tr>
<td>7.654</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[3][A]</td>
<td>u_time_ctrl/u0_hour/second_lut_time/Duty_Num_0_s0/I3</td>
</tr>
<tr>
<td>8.715</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C16[3][A]</td>
<td style=" background: #97FFFF;">u_time_ctrl/u0_hour/second_lut_time/Duty_Num_0_s0/F</td>
</tr>
<tr>
<td>9.134</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[3][B]</td>
<td>u_time_ctrl/u0_hour/second_lut_time/Duty_Num_0_s/I1</td>
</tr>
<tr>
<td>10.233</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C17[3][B]</td>
<td style=" background: #97FFFF;">u_time_ctrl/u0_hour/second_lut_time/Duty_Num_0_s/F</td>
</tr>
<tr>
<td>10.239</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[3][A]</td>
<td>u_time_ctrl/u0_hour/pwm1/pg1/gw_add_dLut_cntr_low_buf_0_s0/I0</td>
</tr>
<tr>
<td>11.271</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C17[3][A]</td>
<td style=" background: #97FFFF;">u_time_ctrl/u0_hour/pwm1/pg1/gw_add_dLut_cntr_low_buf_0_s0/F</td>
</tr>
<tr>
<td>11.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[3][A]</td>
<td style=" font-weight:bold;">u_time_ctrl/u0_hour/pwm1/pg1/cntr_low_buf_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_time_ctrl/div_clk[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R2C14[1][A]</td>
<td>u_time_ctrl/u0_second/pwm1/cd1/out_3_s0/Q</td>
</tr>
<tr>
<td>21.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[3][A]</td>
<td>u_time_ctrl/u0_hour/pwm1/pg1/cntr_low_buf_0_s0/CLK</td>
</tr>
<tr>
<td>21.367</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_time_ctrl/u0_hour/pwm1/pg1/cntr_low_buf_0_s0</td>
</tr>
<tr>
<td>20.967</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C17[3][A]</td>
<td>u_time_ctrl/u0_hour/pwm1/pg1/cntr_low_buf_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.052</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.291, 54.861%; route: 3.072, 39.279%; tC2Q: 0.458, 5.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/time_read_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_ctrl/u0_hour/pwm1/pg1/cntr_low_buf_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_time_ctrl/div_clk[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/time_read_20_s0/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R7C11[0][A]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/u_sd30xx_ctrl/time_read_20_s0/Q</td>
</tr>
<tr>
<td>6.523</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>u_time_ctrl/u0_hour/second_lut_time/n132_s1/I3</td>
</tr>
<tr>
<td>7.555</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">u_time_ctrl/u0_hour/second_lut_time/n132_s1/F</td>
</tr>
<tr>
<td>7.566</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td>u_time_ctrl/u0_hour/second_lut_time/n132_s0/I2</td>
</tr>
<tr>
<td>8.592</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C15[3][A]</td>
<td style=" background: #97FFFF;">u_time_ctrl/u0_hour/second_lut_time/n132_s0/F</td>
</tr>
<tr>
<td>9.012</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[3][B]</td>
<td>u_time_ctrl/u0_hour/pwm1/pg1/n88_s1/I3</td>
</tr>
<tr>
<td>10.044</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R4C15[3][B]</td>
<td style=" background: #97FFFF;">u_time_ctrl/u0_hour/pwm1/pg1/n88_s1/F</td>
</tr>
<tr>
<td>10.055</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][B]</td>
<td>u_time_ctrl/u0_hour/pwm1/pg1/gw_add_dLut_cntr_low_buf_8_s0/I0</td>
</tr>
<tr>
<td>11.087</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][B]</td>
<td style=" background: #97FFFF;">u_time_ctrl/u0_hour/pwm1/pg1/gw_add_dLut_cntr_low_buf_8_s0/F</td>
</tr>
<tr>
<td>11.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][B]</td>
<td style=" font-weight:bold;">u_time_ctrl/u0_hour/pwm1/pg1/cntr_low_buf_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_time_ctrl/div_clk[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R2C14[1][A]</td>
<td>u_time_ctrl/u0_second/pwm1/cd1/out_3_s0/Q</td>
</tr>
<tr>
<td>21.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][B]</td>
<td>u_time_ctrl/u0_hour/pwm1/pg1/cntr_low_buf_8_s0/CLK</td>
</tr>
<tr>
<td>21.367</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_time_ctrl/u0_hour/pwm1/pg1/cntr_low_buf_8_s0</td>
</tr>
<tr>
<td>20.967</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C15[0][B]</td>
<td>u_time_ctrl/u0_hour/pwm1/pg1/cntr_low_buf_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.052</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.122, 53.963%; route: 3.058, 40.036%; tC2Q: 0.458, 6.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.995</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_led/tcnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_led/tcnt_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>u_led/tcnt_5_s0/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td style=" font-weight:bold;">u_led/tcnt_5_s0/Q</td>
</tr>
<tr>
<td>4.714</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>u_led/n259_s6/I1</td>
</tr>
<tr>
<td>5.746</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td style=" background: #97FFFF;">u_led/n259_s6/F</td>
</tr>
<tr>
<td>6.567</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td>u_led/n259_s2/I3</td>
</tr>
<tr>
<td>7.389</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td style=" background: #97FFFF;">u_led/n259_s2/F</td>
</tr>
<tr>
<td>8.210</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>u_led/n259_s0/I2</td>
</tr>
<tr>
<td>9.236</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">u_led/n259_s0/F</td>
</tr>
<tr>
<td>9.661</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[3][B]</td>
<td>u_led/n340_s0/I0</td>
</tr>
<tr>
<td>10.483</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R8C4[3][B]</td>
<td style=" background: #97FFFF;">u_led/n340_s0/F</td>
</tr>
<tr>
<td>12.021</td>
<td>1.539</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>u_led/gw_add_dLut_tcnt_19_s0/I1</td>
</tr>
<tr>
<td>13.053</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td style=" background: #97FFFF;">u_led/gw_add_dLut_tcnt_19_s0/F</td>
</tr>
<tr>
<td>13.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">u_led/tcnt_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>23.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>u_led/tcnt_19_s0/CLK</td>
</tr>
<tr>
<td>23.049</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>u_led/tcnt_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.734, 49.289%; route: 4.412, 45.939%; tC2Q: 0.458, 4.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.995</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_led/tcnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_led/tcnt_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>u_led/tcnt_5_s0/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td style=" font-weight:bold;">u_led/tcnt_5_s0/Q</td>
</tr>
<tr>
<td>4.714</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>u_led/n259_s6/I1</td>
</tr>
<tr>
<td>5.746</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td style=" background: #97FFFF;">u_led/n259_s6/F</td>
</tr>
<tr>
<td>6.567</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td>u_led/n259_s2/I3</td>
</tr>
<tr>
<td>7.389</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td style=" background: #97FFFF;">u_led/n259_s2/F</td>
</tr>
<tr>
<td>8.210</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>u_led/n259_s0/I2</td>
</tr>
<tr>
<td>9.236</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">u_led/n259_s0/F</td>
</tr>
<tr>
<td>9.661</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[3][B]</td>
<td>u_led/n340_s0/I0</td>
</tr>
<tr>
<td>10.483</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R8C4[3][B]</td>
<td style=" background: #97FFFF;">u_led/n340_s0/F</td>
</tr>
<tr>
<td>12.021</td>
<td>1.539</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[0][B]</td>
<td>u_led/gw_add_dLut_tcnt_20_s0/I1</td>
</tr>
<tr>
<td>13.053</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C2[0][B]</td>
<td style=" background: #97FFFF;">u_led/gw_add_dLut_tcnt_20_s0/F</td>
</tr>
<tr>
<td>13.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[0][B]</td>
<td style=" font-weight:bold;">u_led/tcnt_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>23.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][B]</td>
<td>u_led/tcnt_20_s0/CLK</td>
</tr>
<tr>
<td>23.049</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C2[0][B]</td>
<td>u_led/tcnt_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.734, 49.289%; route: 4.412, 45.939%; tC2Q: 0.458, 4.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.182</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_time_ctrl/u0_hour/pwm1/cd1/n35_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_ctrl/u0_second/pwm1/cd1/out_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_time_ctrl/div_clk[3]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_time_ctrl/div_clk[3]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>29</td>
<td>R2C14[1][A]</td>
<td>u_time_ctrl/u0_second/pwm1/cd1/out_3_s0/Q</td>
</tr>
<tr>
<td>10.493</td>
<td>0.493</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][B]</td>
<td style=" font-weight:bold;">u_time_ctrl/u0_hour/pwm1/cd1/n35_s0/I3</td>
</tr>
<tr>
<td>11.315</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][B]</td>
<td style=" background: #97FFFF;">u_time_ctrl/u0_hour/pwm1/cd1/n35_s0/F</td>
</tr>
<tr>
<td>11.805</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td>u_time_ctrl/u0_second/pwm1/cd1/gw_add_dLut_out_3_s0/I0</td>
</tr>
<tr>
<td>12.837</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td style=" background: #97FFFF;">u_time_ctrl/u0_second/pwm1/cd1/gw_add_dLut_out_3_s0/F</td>
</tr>
<tr>
<td>12.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td style=" font-weight:bold;">u_time_ctrl/u0_second/pwm1/cd1/out_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>23.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td>u_time_ctrl/u0_second/pwm1/cd1/out_3_s0/CLK</td>
</tr>
<tr>
<td>23.419</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_time_ctrl/u0_second/pwm1/cd1/out_3_s0</td>
</tr>
<tr>
<td>23.019</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C14[1][A]</td>
<td>u_time_ctrl/u0_second/pwm1/cd1/out_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.449</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.854, 65.355%; route: 0.490, 17.274%; tC2Q: 0.493, 17.370%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/time_read_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_ctrl/u0_hour/pwm1/pg1/cntr_low_buf_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_time_ctrl/div_clk[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/time_read_20_s0/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R7C11[0][A]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/u_sd30xx_ctrl/time_read_20_s0/Q</td>
</tr>
<tr>
<td>6.523</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>u_time_ctrl/u0_hour/second_lut_time/n132_s1/I3</td>
</tr>
<tr>
<td>7.555</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">u_time_ctrl/u0_hour/second_lut_time/n132_s1/F</td>
</tr>
<tr>
<td>8.364</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[3][B]</td>
<td>u_time_ctrl/u0_hour/second_lut_time/Duty_Num_1_s/I3</td>
</tr>
<tr>
<td>9.186</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C17[3][B]</td>
<td style=" background: #97FFFF;">u_time_ctrl/u0_hour/second_lut_time/Duty_Num_1_s/F</td>
</tr>
<tr>
<td>9.677</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[3][A]</td>
<td>u_time_ctrl/u0_hour/pwm1/pg1/gw_add_dLut_cntr_low_buf_1_s0/I0</td>
</tr>
<tr>
<td>10.776</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C17[3][A]</td>
<td style=" background: #97FFFF;">u_time_ctrl/u0_hour/pwm1/pg1/gw_add_dLut_cntr_low_buf_1_s0/F</td>
</tr>
<tr>
<td>10.776</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[3][A]</td>
<td style=" font-weight:bold;">u_time_ctrl/u0_hour/pwm1/pg1/cntr_low_buf_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_time_ctrl/div_clk[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R2C14[1][A]</td>
<td>u_time_ctrl/u0_second/pwm1/cd1/out_3_s0/Q</td>
</tr>
<tr>
<td>21.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[3][A]</td>
<td>u_time_ctrl/u0_hour/pwm1/pg1/cntr_low_buf_1_s0/CLK</td>
</tr>
<tr>
<td>21.367</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_time_ctrl/u0_hour/pwm1/pg1/cntr_low_buf_1_s0</td>
</tr>
<tr>
<td>20.967</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C17[3][A]</td>
<td>u_time_ctrl/u0_hour/pwm1/pg1/cntr_low_buf_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.052</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 40.305%; route: 3.915, 53.439%; tC2Q: 0.458, 6.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_led/tcnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_led/tcnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>u_led/tcnt_5_s0/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td style=" font-weight:bold;">u_led/tcnt_5_s0/Q</td>
</tr>
<tr>
<td>4.714</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>u_led/n259_s6/I1</td>
</tr>
<tr>
<td>5.746</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td style=" background: #97FFFF;">u_led/n259_s6/F</td>
</tr>
<tr>
<td>6.567</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td>u_led/n259_s2/I3</td>
</tr>
<tr>
<td>7.389</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td style=" background: #97FFFF;">u_led/n259_s2/F</td>
</tr>
<tr>
<td>8.210</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>u_led/n259_s0/I2</td>
</tr>
<tr>
<td>9.236</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">u_led/n259_s0/F</td>
</tr>
<tr>
<td>9.661</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[3][B]</td>
<td>u_led/n340_s0/I0</td>
</tr>
<tr>
<td>10.483</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R8C4[3][B]</td>
<td style=" background: #97FFFF;">u_led/n340_s0/F</td>
</tr>
<tr>
<td>11.532</td>
<td>1.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>u_led/gw_add_dLut_tcnt_2_s0/I1</td>
</tr>
<tr>
<td>12.631</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td style=" background: #97FFFF;">u_led/gw_add_dLut_tcnt_2_s0/F</td>
</tr>
<tr>
<td>12.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td style=" font-weight:bold;">u_led/tcnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>23.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>u_led/tcnt_2_s0/CLK</td>
</tr>
<tr>
<td>23.049</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>u_led/tcnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.801, 52.285%; route: 3.923, 42.724%; tC2Q: 0.458, 4.991%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_led/tcnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_led/tcnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>u_led/tcnt_5_s0/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td style=" font-weight:bold;">u_led/tcnt_5_s0/Q</td>
</tr>
<tr>
<td>4.714</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>u_led/n259_s6/I1</td>
</tr>
<tr>
<td>5.746</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td style=" background: #97FFFF;">u_led/n259_s6/F</td>
</tr>
<tr>
<td>6.567</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td>u_led/n259_s2/I3</td>
</tr>
<tr>
<td>7.389</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td style=" background: #97FFFF;">u_led/n259_s2/F</td>
</tr>
<tr>
<td>8.210</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>u_led/n259_s0/I2</td>
</tr>
<tr>
<td>9.236</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">u_led/n259_s0/F</td>
</tr>
<tr>
<td>9.661</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[3][B]</td>
<td>u_led/n340_s0/I0</td>
</tr>
<tr>
<td>10.483</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R8C4[3][B]</td>
<td style=" background: #97FFFF;">u_led/n340_s0/F</td>
</tr>
<tr>
<td>11.532</td>
<td>1.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>u_led/gw_add_dLut_tcnt_0_s0/I1</td>
</tr>
<tr>
<td>12.564</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td style=" background: #97FFFF;">u_led/gw_add_dLut_tcnt_0_s0/F</td>
</tr>
<tr>
<td>12.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td style=" font-weight:bold;">u_led/tcnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>23.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>u_led/tcnt_0_s0/CLK</td>
</tr>
<tr>
<td>23.049</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>u_led/tcnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.734, 51.934%; route: 3.923, 43.038%; tC2Q: 0.458, 5.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_led/tcnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_led/tcnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>u_led/tcnt_5_s0/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td style=" font-weight:bold;">u_led/tcnt_5_s0/Q</td>
</tr>
<tr>
<td>4.714</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>u_led/n259_s6/I1</td>
</tr>
<tr>
<td>5.746</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td style=" background: #97FFFF;">u_led/n259_s6/F</td>
</tr>
<tr>
<td>6.567</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td>u_led/n259_s2/I3</td>
</tr>
<tr>
<td>7.389</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td style=" background: #97FFFF;">u_led/n259_s2/F</td>
</tr>
<tr>
<td>8.210</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>u_led/n259_s0/I2</td>
</tr>
<tr>
<td>9.236</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">u_led/n259_s0/F</td>
</tr>
<tr>
<td>9.661</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[3][B]</td>
<td>u_led/n340_s0/I0</td>
</tr>
<tr>
<td>10.483</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R8C4[3][B]</td>
<td style=" background: #97FFFF;">u_led/n340_s0/F</td>
</tr>
<tr>
<td>11.532</td>
<td>1.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[1][B]</td>
<td>u_led/gw_add_dLut_tcnt_1_s0/I1</td>
</tr>
<tr>
<td>12.564</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C2[1][B]</td>
<td style=" background: #97FFFF;">u_led/gw_add_dLut_tcnt_1_s0/F</td>
</tr>
<tr>
<td>12.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[1][B]</td>
<td style=" font-weight:bold;">u_led/tcnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>23.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[1][B]</td>
<td>u_led/tcnt_1_s0/CLK</td>
</tr>
<tr>
<td>23.049</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C2[1][B]</td>
<td>u_led/tcnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.734, 51.934%; route: 3.923, 43.038%; tC2Q: 0.458, 5.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_led/tcnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_led/tcnt_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>u_led/tcnt_5_s0/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td style=" font-weight:bold;">u_led/tcnt_5_s0/Q</td>
</tr>
<tr>
<td>4.714</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>u_led/n259_s6/I1</td>
</tr>
<tr>
<td>5.746</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td style=" background: #97FFFF;">u_led/n259_s6/F</td>
</tr>
<tr>
<td>6.567</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td>u_led/n259_s2/I3</td>
</tr>
<tr>
<td>7.389</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td style=" background: #97FFFF;">u_led/n259_s2/F</td>
</tr>
<tr>
<td>8.210</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>u_led/n259_s0/I2</td>
</tr>
<tr>
<td>9.236</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">u_led/n259_s0/F</td>
</tr>
<tr>
<td>9.661</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[3][B]</td>
<td>u_led/n340_s0/I0</td>
</tr>
<tr>
<td>10.483</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R8C4[3][B]</td>
<td style=" background: #97FFFF;">u_led/n340_s0/F</td>
</tr>
<tr>
<td>11.532</td>
<td>1.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>u_led/gw_add_dLut_tcnt_30_s0/I1</td>
</tr>
<tr>
<td>12.564</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" background: #97FFFF;">u_led/gw_add_dLut_tcnt_30_s0/F</td>
</tr>
<tr>
<td>12.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">u_led/tcnt_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>23.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>u_led/tcnt_30_s0/CLK</td>
</tr>
<tr>
<td>23.049</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>u_led/tcnt_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.734, 51.934%; route: 3.923, 43.038%; tC2Q: 0.458, 5.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.489</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_led/tcnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_led/tcnt_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>u_led/tcnt_5_s0/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td style=" font-weight:bold;">u_led/tcnt_5_s0/Q</td>
</tr>
<tr>
<td>4.714</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>u_led/n259_s6/I1</td>
</tr>
<tr>
<td>5.746</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td style=" background: #97FFFF;">u_led/n259_s6/F</td>
</tr>
<tr>
<td>6.567</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td>u_led/n259_s2/I3</td>
</tr>
<tr>
<td>7.389</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td style=" background: #97FFFF;">u_led/n259_s2/F</td>
</tr>
<tr>
<td>8.210</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>u_led/n259_s0/I2</td>
</tr>
<tr>
<td>9.236</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">u_led/n259_s0/F</td>
</tr>
<tr>
<td>9.661</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[3][B]</td>
<td>u_led/n340_s0/I0</td>
</tr>
<tr>
<td>10.483</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R8C4[3][B]</td>
<td style=" background: #97FFFF;">u_led/n340_s0/F</td>
</tr>
<tr>
<td>11.528</td>
<td>1.045</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C2[3][A]</td>
<td>u_led/gw_add_dLut_tcnt_29_s0/I1</td>
</tr>
<tr>
<td>12.560</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C2[3][A]</td>
<td style=" background: #97FFFF;">u_led/gw_add_dLut_tcnt_29_s0/F</td>
</tr>
<tr>
<td>12.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C2[3][A]</td>
<td style=" font-weight:bold;">u_led/tcnt_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>23.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[3][A]</td>
<td>u_led/tcnt_29_s0/CLK</td>
</tr>
<tr>
<td>23.049</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C2[3][A]</td>
<td>u_led/tcnt_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.734, 51.960%; route: 3.919, 43.009%; tC2Q: 0.458, 5.031%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_led/tcnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_led/tcnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>u_led/tcnt_5_s0/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td style=" font-weight:bold;">u_led/tcnt_5_s0/Q</td>
</tr>
<tr>
<td>4.714</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>u_led/n259_s6/I1</td>
</tr>
<tr>
<td>5.746</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td style=" background: #97FFFF;">u_led/n259_s6/F</td>
</tr>
<tr>
<td>6.567</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td>u_led/n259_s2/I3</td>
</tr>
<tr>
<td>7.389</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td style=" background: #97FFFF;">u_led/n259_s2/F</td>
</tr>
<tr>
<td>8.210</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>u_led/n259_s0/I2</td>
</tr>
<tr>
<td>9.236</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">u_led/n259_s0/F</td>
</tr>
<tr>
<td>9.661</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[3][B]</td>
<td>u_led/n340_s0/I0</td>
</tr>
<tr>
<td>10.483</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R8C4[3][B]</td>
<td style=" background: #97FFFF;">u_led/n340_s0/F</td>
</tr>
<tr>
<td>11.378</td>
<td>0.895</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>u_led/gw_add_dLut_tcnt_5_s0/I1</td>
</tr>
<tr>
<td>12.477</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td style=" background: #97FFFF;">u_led/gw_add_dLut_tcnt_5_s0/F</td>
</tr>
<tr>
<td>12.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td style=" font-weight:bold;">u_led/tcnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>23.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>u_led/tcnt_5_s0/CLK</td>
</tr>
<tr>
<td>23.049</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>u_led/tcnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.801, 53.179%; route: 3.769, 41.744%; tC2Q: 0.458, 5.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_led/tcnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_led/tcnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>u_led/tcnt_5_s0/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td style=" font-weight:bold;">u_led/tcnt_5_s0/Q</td>
</tr>
<tr>
<td>4.714</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>u_led/n259_s6/I1</td>
</tr>
<tr>
<td>5.746</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td style=" background: #97FFFF;">u_led/n259_s6/F</td>
</tr>
<tr>
<td>6.567</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td>u_led/n259_s2/I3</td>
</tr>
<tr>
<td>7.389</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td style=" background: #97FFFF;">u_led/n259_s2/F</td>
</tr>
<tr>
<td>8.210</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>u_led/n259_s0/I2</td>
</tr>
<tr>
<td>9.236</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">u_led/n259_s0/F</td>
</tr>
<tr>
<td>9.661</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[3][B]</td>
<td>u_led/n340_s0/I0</td>
</tr>
<tr>
<td>10.483</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R8C4[3][B]</td>
<td style=" background: #97FFFF;">u_led/n340_s0/F</td>
</tr>
<tr>
<td>11.378</td>
<td>0.895</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][B]</td>
<td>u_led/gw_add_dLut_tcnt_10_s0/I1</td>
</tr>
<tr>
<td>12.477</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][B]</td>
<td style=" background: #97FFFF;">u_led/gw_add_dLut_tcnt_10_s0/F</td>
</tr>
<tr>
<td>12.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][B]</td>
<td style=" font-weight:bold;">u_led/tcnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>23.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[0][B]</td>
<td>u_led/tcnt_10_s0/CLK</td>
</tr>
<tr>
<td>23.049</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C3[0][B]</td>
<td>u_led/tcnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.801, 53.179%; route: 3.769, 41.744%; tC2Q: 0.458, 5.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.608</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.798</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/div_cnt_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/rx_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C9[1][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/div_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C9[1][A]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/div_cnt_11_s0/Q</td>
</tr>
<tr>
<td>5.050</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[3][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/n431_s24/I3</td>
</tr>
<tr>
<td>6.149</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C9[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/n431_s24/F</td>
</tr>
<tr>
<td>6.154</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[0][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/n431_s19/I3</td>
</tr>
<tr>
<td>6.976</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C9[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/n431_s19/F</td>
</tr>
<tr>
<td>7.797</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C10[3][B]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/n431_s16/I1</td>
</tr>
<tr>
<td>8.896</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C10[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/n431_s16/F</td>
</tr>
<tr>
<td>10.200</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/n437_s5/I3</td>
</tr>
<tr>
<td>11.261</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R16C13[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/n437_s5/F</td>
</tr>
<tr>
<td>12.798</td>
<td>1.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB18[B]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/rx_data_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>23.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB18[B]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/rx_data_0_s0/CLK</td>
</tr>
<tr>
<td>23.406</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB18[B]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/rx_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.081, 43.651%; route: 4.810, 51.446%; tC2Q: 0.458, 4.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_led/tcnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_led/tcnt_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>u_led/tcnt_5_s0/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td style=" font-weight:bold;">u_led/tcnt_5_s0/Q</td>
</tr>
<tr>
<td>4.714</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>u_led/n259_s6/I1</td>
</tr>
<tr>
<td>5.746</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td style=" background: #97FFFF;">u_led/n259_s6/F</td>
</tr>
<tr>
<td>6.567</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td>u_led/n259_s2/I3</td>
</tr>
<tr>
<td>7.389</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td style=" background: #97FFFF;">u_led/n259_s2/F</td>
</tr>
<tr>
<td>8.210</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>u_led/n259_s0/I2</td>
</tr>
<tr>
<td>9.236</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">u_led/n259_s0/F</td>
</tr>
<tr>
<td>9.661</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[3][B]</td>
<td>u_led/n340_s0/I0</td>
</tr>
<tr>
<td>10.483</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R8C4[3][B]</td>
<td style=" background: #97FFFF;">u_led/n340_s0/F</td>
</tr>
<tr>
<td>11.393</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td>u_led/gw_add_dLut_tcnt_25_s0/I1</td>
</tr>
<tr>
<td>12.425</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td style=" background: #97FFFF;">u_led/gw_add_dLut_tcnt_25_s0/F</td>
</tr>
<tr>
<td>12.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td style=" font-weight:bold;">u_led/tcnt_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>23.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td>u_led/tcnt_25_s0/CLK</td>
</tr>
<tr>
<td>23.049</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[2][A]</td>
<td>u_led/tcnt_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.734, 52.740%; route: 3.784, 42.153%; tC2Q: 0.458, 5.106%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_led/tcnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_led/tcnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>u_led/tcnt_5_s0/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td style=" font-weight:bold;">u_led/tcnt_5_s0/Q</td>
</tr>
<tr>
<td>4.714</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>u_led/n259_s6/I1</td>
</tr>
<tr>
<td>5.746</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td style=" background: #97FFFF;">u_led/n259_s6/F</td>
</tr>
<tr>
<td>6.567</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td>u_led/n259_s2/I3</td>
</tr>
<tr>
<td>7.389</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td style=" background: #97FFFF;">u_led/n259_s2/F</td>
</tr>
<tr>
<td>8.210</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>u_led/n259_s0/I2</td>
</tr>
<tr>
<td>9.236</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">u_led/n259_s0/F</td>
</tr>
<tr>
<td>9.661</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[3][B]</td>
<td>u_led/n340_s0/I0</td>
</tr>
<tr>
<td>10.483</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R8C4[3][B]</td>
<td style=" background: #97FFFF;">u_led/n340_s0/F</td>
</tr>
<tr>
<td>11.378</td>
<td>0.895</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td>u_led/gw_add_dLut_tcnt_7_s0/I1</td>
</tr>
<tr>
<td>12.410</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td style=" background: #97FFFF;">u_led/gw_add_dLut_tcnt_7_s0/F</td>
</tr>
<tr>
<td>12.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td style=" font-weight:bold;">u_led/tcnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>23.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td>u_led/tcnt_7_s0/CLK</td>
</tr>
<tr>
<td>23.049</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C3[2][B]</td>
<td>u_led/tcnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.734, 52.829%; route: 3.769, 42.056%; tC2Q: 0.458, 5.115%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_led/tcnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_led/tcnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>u_led/tcnt_5_s0/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td style=" font-weight:bold;">u_led/tcnt_5_s0/Q</td>
</tr>
<tr>
<td>4.714</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>u_led/n259_s6/I1</td>
</tr>
<tr>
<td>5.746</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td style=" background: #97FFFF;">u_led/n259_s6/F</td>
</tr>
<tr>
<td>6.567</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td>u_led/n259_s2/I3</td>
</tr>
<tr>
<td>7.389</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td style=" background: #97FFFF;">u_led/n259_s2/F</td>
</tr>
<tr>
<td>8.210</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>u_led/n259_s0/I2</td>
</tr>
<tr>
<td>9.236</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">u_led/n259_s0/F</td>
</tr>
<tr>
<td>9.661</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[3][B]</td>
<td>u_led/n340_s0/I0</td>
</tr>
<tr>
<td>10.483</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R8C4[3][B]</td>
<td style=" background: #97FFFF;">u_led/n340_s0/F</td>
</tr>
<tr>
<td>11.378</td>
<td>0.895</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[3][A]</td>
<td>u_led/gw_add_dLut_tcnt_8_s0/I1</td>
</tr>
<tr>
<td>12.410</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[3][A]</td>
<td style=" background: #97FFFF;">u_led/gw_add_dLut_tcnt_8_s0/F</td>
</tr>
<tr>
<td>12.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[3][A]</td>
<td style=" font-weight:bold;">u_led/tcnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>23.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[3][A]</td>
<td>u_led/tcnt_8_s0/CLK</td>
</tr>
<tr>
<td>23.049</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C3[3][A]</td>
<td>u_led/tcnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.734, 52.829%; route: 3.769, 42.056%; tC2Q: 0.458, 5.115%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_led/tcnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_led/tcnt_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>u_led/tcnt_5_s0/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td style=" font-weight:bold;">u_led/tcnt_5_s0/Q</td>
</tr>
<tr>
<td>4.714</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>u_led/n259_s6/I1</td>
</tr>
<tr>
<td>5.746</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td style=" background: #97FFFF;">u_led/n259_s6/F</td>
</tr>
<tr>
<td>6.567</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td>u_led/n259_s2/I3</td>
</tr>
<tr>
<td>7.389</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td style=" background: #97FFFF;">u_led/n259_s2/F</td>
</tr>
<tr>
<td>8.210</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>u_led/n259_s0/I2</td>
</tr>
<tr>
<td>9.236</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">u_led/n259_s0/F</td>
</tr>
<tr>
<td>9.661</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[3][B]</td>
<td>u_led/n340_s0/I0</td>
</tr>
<tr>
<td>10.483</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R8C4[3][B]</td>
<td style=" background: #97FFFF;">u_led/n340_s0/F</td>
</tr>
<tr>
<td>11.364</td>
<td>0.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[3][A]</td>
<td>u_led/gw_add_dLut_tcnt_31_s0/I1</td>
</tr>
<tr>
<td>12.396</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C3[3][A]</td>
<td style=" background: #97FFFF;">u_led/gw_add_dLut_tcnt_31_s0/F</td>
</tr>
<tr>
<td>12.396</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[3][A]</td>
<td style=" font-weight:bold;">u_led/tcnt_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>23.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[3][A]</td>
<td>u_led/tcnt_31_s0/CLK</td>
</tr>
<tr>
<td>23.049</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C3[3][A]</td>
<td>u_led/tcnt_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.734, 52.910%; route: 3.755, 41.968%; tC2Q: 0.458, 5.123%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.801</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/time_read_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_ctrl/u0_hour/pwm1/pg1/cntr_low_buf_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_time_ctrl/div_clk[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[1][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/time_read_18_s0/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R6C10[1][A]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/u_sd30xx_ctrl/time_read_18_s0/Q</td>
</tr>
<tr>
<td>6.550</td>
<td>2.642</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][B]</td>
<td>u_time_ctrl/u0_hour/pwm1/pg1/n87_s2/I0</td>
</tr>
<tr>
<td>7.582</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][B]</td>
<td style=" background: #97FFFF;">u_time_ctrl/u0_hour/pwm1/pg1/n87_s2/F</td>
</tr>
<tr>
<td>7.587</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][A]</td>
<td>u_time_ctrl/u0_hour/pwm1/pg1/n87_s1/I3</td>
</tr>
<tr>
<td>8.648</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C16[1][A]</td>
<td style=" background: #97FFFF;">u_time_ctrl/u0_hour/pwm1/pg1/n87_s1/F</td>
</tr>
<tr>
<td>9.067</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[3][A]</td>
<td>u_time_ctrl/u0_hour/pwm1/pg1/gw_add_dLut_cntr_low_buf_9_s0/I0</td>
</tr>
<tr>
<td>10.166</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C16[3][A]</td>
<td style=" background: #97FFFF;">u_time_ctrl/u0_hour/pwm1/pg1/gw_add_dLut_cntr_low_buf_9_s0/F</td>
</tr>
<tr>
<td>10.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[3][A]</td>
<td style=" font-weight:bold;">u_time_ctrl/u0_hour/pwm1/pg1/cntr_low_buf_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_time_ctrl/div_clk[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R2C14[1][A]</td>
<td>u_time_ctrl/u0_second/pwm1/cd1/out_3_s0/Q</td>
</tr>
<tr>
<td>21.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[3][A]</td>
<td>u_time_ctrl/u0_hour/pwm1/pg1/cntr_low_buf_9_s0/CLK</td>
</tr>
<tr>
<td>21.367</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_time_ctrl/u0_hour/pwm1/pg1/cntr_low_buf_9_s0</td>
</tr>
<tr>
<td>20.967</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C16[3][A]</td>
<td>u_time_ctrl/u0_hour/pwm1/pg1/cntr_low_buf_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.052</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.192, 47.520%; route: 3.067, 45.656%; tC2Q: 0.458, 6.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.830</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_key3/cnt10ms_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_key3/cnt10ms_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C5[1][B]</td>
<td>u_key3/cnt10ms_10_s0/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C5[1][B]</td>
<td style=" font-weight:bold;">u_key3/cnt10ms_10_s0/Q</td>
</tr>
<tr>
<td>5.199</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[3][A]</td>
<td>u_key3/n50_s10/I1</td>
</tr>
<tr>
<td>6.231</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C6[3][A]</td>
<td style=" background: #97FFFF;">u_key3/n50_s10/F</td>
</tr>
<tr>
<td>6.242</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[3][B]</td>
<td>u_key3/n50_s6/I3</td>
</tr>
<tr>
<td>7.064</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C6[3][B]</td>
<td style=" background: #97FFFF;">u_key3/n50_s6/F</td>
</tr>
<tr>
<td>7.873</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][B]</td>
<td>u_key3/n50_s2/I1</td>
</tr>
<tr>
<td>8.905</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][B]</td>
<td style=" background: #97FFFF;">u_key3/n50_s2/F</td>
</tr>
<tr>
<td>8.910</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[1][A]</td>
<td>u_key3/n50_s1/I0</td>
</tr>
<tr>
<td>9.942</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R17C7[1][A]</td>
<td style=" background: #97FFFF;">u_key3/n50_s1/F</td>
</tr>
<tr>
<td>11.593</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[0][B]</td>
<td>u_key3/gw_add_dLut_cnt10ms_0_s0/I1</td>
</tr>
<tr>
<td>12.219</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C3[0][B]</td>
<td style=" background: #97FFFF;">u_key3/gw_add_dLut_cnt10ms_0_s0/F</td>
</tr>
<tr>
<td>12.219</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[0][B]</td>
<td style=" font-weight:bold;">u_key3/cnt10ms_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>23.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][B]</td>
<td>u_key3/cnt10ms_0_s0/CLK</td>
</tr>
<tr>
<td>23.049</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C3[0][B]</td>
<td>u_key3/cnt10ms_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.544, 51.812%; route: 3.768, 42.962%; tC2Q: 0.458, 5.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_led/tcnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_led/tcnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>u_led/tcnt_5_s0/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td style=" font-weight:bold;">u_led/tcnt_5_s0/Q</td>
</tr>
<tr>
<td>4.714</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>u_led/n259_s6/I1</td>
</tr>
<tr>
<td>5.746</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td style=" background: #97FFFF;">u_led/n259_s6/F</td>
</tr>
<tr>
<td>6.567</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td>u_led/n259_s2/I3</td>
</tr>
<tr>
<td>7.389</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td style=" background: #97FFFF;">u_led/n259_s2/F</td>
</tr>
<tr>
<td>8.210</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>u_led/n259_s0/I2</td>
</tr>
<tr>
<td>9.236</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">u_led/n259_s0/F</td>
</tr>
<tr>
<td>9.661</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[3][B]</td>
<td>u_led/n340_s0/I0</td>
</tr>
<tr>
<td>10.483</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R8C4[3][B]</td>
<td style=" background: #97FFFF;">u_led/n340_s0/F</td>
</tr>
<tr>
<td>11.373</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td>u_led/gw_add_dLut_tcnt_3_s0/I1</td>
</tr>
<tr>
<td>12.195</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">u_led/gw_add_dLut_tcnt_3_s0/F</td>
</tr>
<tr>
<td>12.195</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" font-weight:bold;">u_led/tcnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>23.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td>u_led/tcnt_3_s0/CLK</td>
</tr>
<tr>
<td>23.049</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C5[2][B]</td>
<td>u_led/tcnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.524, 51.724%; route: 3.764, 43.036%; tC2Q: 0.458, 5.240%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_led/tcnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_led/tcnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>u_led/tcnt_5_s0/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td style=" font-weight:bold;">u_led/tcnt_5_s0/Q</td>
</tr>
<tr>
<td>4.714</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>u_led/n259_s6/I1</td>
</tr>
<tr>
<td>5.746</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td style=" background: #97FFFF;">u_led/n259_s6/F</td>
</tr>
<tr>
<td>6.567</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td>u_led/n259_s2/I3</td>
</tr>
<tr>
<td>7.389</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td style=" background: #97FFFF;">u_led/n259_s2/F</td>
</tr>
<tr>
<td>8.210</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>u_led/n259_s0/I2</td>
</tr>
<tr>
<td>9.236</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">u_led/n259_s0/F</td>
</tr>
<tr>
<td>9.661</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[3][B]</td>
<td>u_led/n340_s0/I0</td>
</tr>
<tr>
<td>10.483</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R8C4[3][B]</td>
<td style=" background: #97FFFF;">u_led/n340_s0/F</td>
</tr>
<tr>
<td>11.373</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[3][A]</td>
<td>u_led/gw_add_dLut_tcnt_9_s0/I1</td>
</tr>
<tr>
<td>12.195</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[3][A]</td>
<td style=" background: #97FFFF;">u_led/gw_add_dLut_tcnt_9_s0/F</td>
</tr>
<tr>
<td>12.195</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[3][A]</td>
<td style=" font-weight:bold;">u_led/tcnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>23.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[3][A]</td>
<td>u_led/tcnt_9_s0/CLK</td>
</tr>
<tr>
<td>23.049</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C5[3][A]</td>
<td>u_led/tcnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.524, 51.724%; route: 3.764, 43.036%; tC2Q: 0.458, 5.240%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_led/tcnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_led/tcnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>u_led/tcnt_5_s0/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td style=" font-weight:bold;">u_led/tcnt_5_s0/Q</td>
</tr>
<tr>
<td>4.714</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>u_led/n259_s6/I1</td>
</tr>
<tr>
<td>5.746</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td style=" background: #97FFFF;">u_led/n259_s6/F</td>
</tr>
<tr>
<td>6.567</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td>u_led/n259_s2/I3</td>
</tr>
<tr>
<td>7.389</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td style=" background: #97FFFF;">u_led/n259_s2/F</td>
</tr>
<tr>
<td>8.210</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>u_led/n259_s0/I2</td>
</tr>
<tr>
<td>9.236</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">u_led/n259_s0/F</td>
</tr>
<tr>
<td>9.661</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[3][B]</td>
<td>u_led/n340_s0/I0</td>
</tr>
<tr>
<td>10.483</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R8C4[3][B]</td>
<td style=" background: #97FFFF;">u_led/n340_s0/F</td>
</tr>
<tr>
<td>11.358</td>
<td>0.875</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>u_led/gw_add_dLut_tcnt_4_s0/I1</td>
</tr>
<tr>
<td>12.180</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td style=" background: #97FFFF;">u_led/gw_add_dLut_tcnt_4_s0/F</td>
</tr>
<tr>
<td>12.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td style=" font-weight:bold;">u_led/tcnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>23.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>u_led/tcnt_4_s0/CLK</td>
</tr>
<tr>
<td>23.049</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>u_led/tcnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.524, 51.818%; route: 3.748, 42.933%; tC2Q: 0.458, 5.250%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.575</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.813</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_time_ctrl/u0_hour/pwm1/cd1/n35_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_ctrl/u0_second/pwm1/cd1/out_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_time_ctrl/div_clk[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_time_ctrl/div_clk[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R2C14[1][A]</td>
<td>u_time_ctrl/u0_second/pwm1/cd1/out_3_s0/Q</td>
</tr>
<tr>
<td>0.266</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[2][B]</td>
<td style=" font-weight:bold;">u_time_ctrl/u0_hour/pwm1/cd1/n35_s0/I3</td>
</tr>
<tr>
<td>0.822</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C14[2][B]</td>
<td style=" background: #97FFFF;">u_time_ctrl/u0_hour/pwm1/cd1/n35_s0/F</td>
</tr>
<tr>
<td>1.087</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td>u_time_ctrl/u0_second/pwm1/cd1/gw_add_dLut_out_3_s0/I0</td>
</tr>
<tr>
<td>1.813</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td style=" background: #97FFFF;">u_time_ctrl/u0_second/pwm1/cd1/gw_add_dLut_out_3_s0/F</td>
</tr>
<tr>
<td>1.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td style=" font-weight:bold;">u_time_ctrl/u0_second/pwm1/cd1/out_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td>u_time_ctrl/u0_second/pwm1/cd1/out_3_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_time_ctrl/u0_second/pwm1/cd1/out_3_s0</td>
</tr>
<tr>
<td>2.388</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C14[1][A]</td>
<td>u_time_ctrl/u0_second/pwm1/cd1/out_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.282, 70.694%; route: 0.265, 14.632%; tC2Q: 0.266, 14.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_led/LED_o_d_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_led/LED_o_d_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>u_led/LED_o_d_1_s1/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C6[0][A]</td>
<td style=" font-weight:bold;">u_led/LED_o_d_1_s1/Q</td>
</tr>
<tr>
<td>2.694</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>u_led/n75_s2/I0</td>
</tr>
<tr>
<td>3.066</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td style=" background: #97FFFF;">u_led/n75_s2/F</td>
</tr>
<tr>
<td>3.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td style=" font-weight:bold;">u_led/LED_o_d_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>u_led/LED_o_d_1_s1/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>u_led/LED_o_d_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_led/LED_o_d_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_led/LED_o_d_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>u_led/LED_o_d_0_s1/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C7[0][A]</td>
<td style=" font-weight:bold;">u_led/LED_o_d_0_s1/Q</td>
</tr>
<tr>
<td>2.694</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>u_led/n68_s2/I0</td>
</tr>
<tr>
<td>3.066</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">u_led/n68_s2/F</td>
</tr>
<tr>
<td>3.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td style=" font-weight:bold;">u_led/LED_o_d_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>u_led/LED_o_d_0_s1/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>u_led/LED_o_d_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/cnt_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/cnt_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/cnt_4_s1/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/cnt_4_s1/Q</td>
</tr>
<tr>
<td>2.694</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/n427_s23/I2</td>
</tr>
<tr>
<td>3.066</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/n427_s23/F</td>
</tr>
<tr>
<td>3.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/cnt_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/cnt_4_s1/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/cnt_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/div_cnt_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/div_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C9[1][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/div_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C9[1][A]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/div_cnt_11_s0/Q</td>
</tr>
<tr>
<td>2.694</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C9[1][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/n66_s2/I2</td>
</tr>
<tr>
<td>3.066</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C9[1][A]</td>
<td style=" background: #97FFFF;">u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/n66_s2/F</td>
</tr>
<tr>
<td>3.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[1][A]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/div_cnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C9[1][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/div_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C9[1][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/div_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/go_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/go_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/go_s4/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C9[1][A]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/go_s4/Q</td>
</tr>
<tr>
<td>2.694</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/n289_s11/I0</td>
</tr>
<tr>
<td>3.066</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td style=" background: #97FFFF;">u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/n289_s11/F</td>
</tr>
<tr>
<td>3.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/go_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/go_s4/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C9[1][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/go_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/tx_data_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/tx_data_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/tx_data_2_s1/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C11[1][A]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/tx_data_2_s1/Q</td>
</tr>
<tr>
<td>2.694</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/n282_s6/I1</td>
</tr>
<tr>
<td>3.066</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td style=" background: #97FFFF;">u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/n282_s6/F</td>
</tr>
<tr>
<td>3.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/tx_data_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/tx_data_2_s1/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/tx_data_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/cmd_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/cmd_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/cmd_0_s1/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C13[0][A]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/cmd_0_s1/Q</td>
</tr>
<tr>
<td>2.694</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/n270_s7/I1</td>
</tr>
<tr>
<td>3.066</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/n270_s7/F</td>
</tr>
<tr>
<td>3.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/cmd_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/cmd_0_s1/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/cmd_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/state.WR_REG_DONE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/state.WR_REG_DONE_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/state.WR_REG_DONE_s0/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C10[0][A]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/state.WR_REG_DONE_s0/Q</td>
</tr>
<tr>
<td>2.694</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/n253_s7/I2</td>
</tr>
<tr>
<td>3.066</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/n253_s7/F</td>
</tr>
<tr>
<td>3.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/state.WR_REG_DONE_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/state.WR_REG_DONE_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/state.WR_REG_DONE_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/set_done_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/set_done_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/set_done_s4/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/u_sd30xx_ctrl/set_done_s4/Q</td>
</tr>
<tr>
<td>2.694</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/n294_s11/I2</td>
</tr>
<tr>
<td>3.066</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sd30xx_ctrl/u_sd30xx_ctrl/n294_s11/F</td>
</tr>
<tr>
<td>3.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/u_sd30xx_ctrl/set_done_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/set_done_s4/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/set_done_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[6]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[6]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[6]_0_s0/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C16[0][A]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[6]_0_s0/Q</td>
</tr>
<tr>
<td>2.694</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/n612_s5/I1</td>
</tr>
<tr>
<td>3.066</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/n612_s5/F</td>
</tr>
<tr>
<td>3.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[6]_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[6]_0_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[6]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[6]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[6]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[6]_1_s0/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C16[1][A]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[6]_1_s0/Q</td>
</tr>
<tr>
<td>2.694</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/n609_s5/I2</td>
</tr>
<tr>
<td>3.066</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td style=" background: #97FFFF;">u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/n609_s5/F</td>
</tr>
<tr>
<td>3.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[6]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[6]_1_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C16[1][A]</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[6]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[5]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[5]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[5]_1_s0/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[5]_1_s0/Q</td>
</tr>
<tr>
<td>2.694</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/n600_s5/I2</td>
</tr>
<tr>
<td>3.066</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/n600_s5/F</td>
</tr>
<tr>
<td>3.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[5]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[5]_1_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[5]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[1]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[1]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[1]_0_s0/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C16[0][A]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[1]_0_s0/Q</td>
</tr>
<tr>
<td>2.694</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/n567_s5/I1</td>
</tr>
<tr>
<td>3.066</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/n567_s5/F</td>
</tr>
<tr>
<td>3.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[1]_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[1]_0_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[1]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[1]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[1]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[1]_2_s0/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C14[0][A]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[1]_2_s0/Q</td>
</tr>
<tr>
<td>2.694</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/n561_s5/I1</td>
</tr>
<tr>
<td>3.066</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/n561_s5/F</td>
</tr>
<tr>
<td>3.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[1]_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[1]_2_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[1]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[0]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[0]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[0]_1_s0/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C13[1][A]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[0]_1_s0/Q</td>
</tr>
<tr>
<td>2.694</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/n555_s5/I2</td>
</tr>
<tr>
<td>3.066</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td style=" background: #97FFFF;">u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/n555_s5/F</td>
</tr>
<tr>
<td>3.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[0]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[0]_1_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[0]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/START_BIT_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/START_BIT_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/START_BIT_0_s0/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C15[0][A]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/START_BIT_0_s0/Q</td>
</tr>
<tr>
<td>2.694</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/n549_s5/I1</td>
</tr>
<tr>
<td>3.066</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/n549_s5/F</td>
</tr>
<tr>
<td>3.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/START_BIT_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/START_BIT_0_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C15[0][A]</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/START_BIT_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/START_BIT_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/START_BIT_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[1][A]</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/START_BIT_1_s0/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C15[1][A]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/START_BIT_1_s0/Q</td>
</tr>
<tr>
<td>2.694</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[1][A]</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/n546_s5/I2</td>
</tr>
<tr>
<td>3.066</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C15[1][A]</td>
<td style=" background: #97FFFF;">u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/n546_s5/F</td>
</tr>
<tr>
<td>3.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[1][A]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/START_BIT_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[1][A]</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/START_BIT_1_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C15[1][A]</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/START_BIT_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sd30xx_ctrl/read_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sd30xx_ctrl/read_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[0][A]</td>
<td>u_uart_sd30xx_ctrl/read_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R18C8[0][A]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/read_cnt_6_s0/Q</td>
</tr>
<tr>
<td>2.694</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[0][A]</td>
<td>u_uart_sd30xx_ctrl/n123_s2/I2</td>
</tr>
<tr>
<td>3.066</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C8[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sd30xx_ctrl/n123_s2/F</td>
</tr>
<tr>
<td>3.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[0][A]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/read_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[0][A]</td>
<td>u_uart_sd30xx_ctrl/read_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C8[0][A]</td>
<td>u_uart_sd30xx_ctrl/read_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sd30xx_ctrl/read_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sd30xx_ctrl/read_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[1][A]</td>
<td>u_uart_sd30xx_ctrl/read_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C10[1][A]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/read_cnt_10_s0/Q</td>
</tr>
<tr>
<td>2.694</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[1][A]</td>
<td>u_uart_sd30xx_ctrl/n119_s2/I0</td>
</tr>
<tr>
<td>3.066</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C10[1][A]</td>
<td style=" background: #97FFFF;">u_uart_sd30xx_ctrl/n119_s2/F</td>
</tr>
<tr>
<td>3.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[1][A]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/read_cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[1][A]</td>
<td>u_uart_sd30xx_ctrl/read_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C10[1][A]</td>
<td>u_uart_sd30xx_ctrl/read_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>rst_cnt_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>rst_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_0_s2/Q</td>
</tr>
<tr>
<td>2.694</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>n18_s3/I0</td>
</tr>
<tr>
<td>3.066</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td style=" background: #97FFFF;">n18_s3/F</td>
</tr>
<tr>
<td>3.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>rst_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>rst_cnt_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_led/led_start_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_led/led_start_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[1][A]</td>
<td>u_led/led_start_1_s1/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C5[1][A]</td>
<td style=" font-weight:bold;">u_led/led_start_1_s1/Q</td>
</tr>
<tr>
<td>2.695</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[1][A]</td>
<td>u_led/gw_add_dLut_led_start_1_s1/I0</td>
</tr>
<tr>
<td>3.067</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C5[1][A]</td>
<td style=" background: #97FFFF;">u_led/gw_add_dLut_led_start_1_s1/F</td>
</tr>
<tr>
<td>3.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[1][A]</td>
<td style=" font-weight:bold;">u_led/led_start_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[1][A]</td>
<td>u_led/led_start_1_s1/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C5[1][A]</td>
<td>u_led/led_start_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_led/tcnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_led/tcnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>u_led/tcnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C2[1][A]</td>
<td style=" font-weight:bold;">u_led/tcnt_0_s0/Q</td>
</tr>
<tr>
<td>2.695</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>u_led/gw_add_dLut_tcnt_0_s0/I0</td>
</tr>
<tr>
<td>3.067</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td style=" background: #97FFFF;">u_led/gw_add_dLut_tcnt_0_s0/F</td>
</tr>
<tr>
<td>3.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td style=" font-weight:bold;">u_led/tcnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>u_led/tcnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>u_led/tcnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/div_cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/div_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/div_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C8[1][A]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/div_cnt_9_s0/Q</td>
</tr>
<tr>
<td>2.695</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/n68_s2/I2</td>
</tr>
<tr>
<td>3.067</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td style=" background: #97FFFF;">u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/n68_s2/F</td>
</tr>
<tr>
<td>3.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/div_cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/div_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C8[1][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/div_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/div_cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/div_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/div_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C9[0][A]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/div_cnt_12_s0/Q</td>
</tr>
<tr>
<td>2.695</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/n65_s2/I2</td>
</tr>
<tr>
<td>3.067</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/n65_s2/F</td>
</tr>
<tr>
<td>3.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td style=" font-weight:bold;">u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/div_cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/div_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C9[0][A]</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/div_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/bps_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>6.368</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][B]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/bps_cnt_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>23.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][B]</td>
<td>u_time_send_uart/u_uart_byte_tx/bps_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>23.406</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C3[0][B]</td>
<td>u_time_send_uart/u_uart_byte_tx/bps_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/bps_cnt_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>6.368</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/bps_cnt_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>23.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/bps_cnt_1_s3/CLK</td>
</tr>
<tr>
<td>23.406</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/bps_cnt_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/uart_state_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>6.368</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[3][A]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/uart_state_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>23.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[3][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/uart_state_s1/CLK</td>
</tr>
<tr>
<td>23.406</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C4[3][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/uart_state_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/bps_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>6.368</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[0][A]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/bps_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>23.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[0][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/bps_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>23.406</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C3[0][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/bps_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/bps_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>6.368</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[1][A]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/bps_cnt_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>23.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[1][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/bps_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>23.406</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C3[1][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/bps_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/uart_tx_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>6.368</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/uart_tx_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>23.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>u_time_send_uart/u_uart_byte_tx/uart_tx_s0/CLK</td>
</tr>
<tr>
<td>23.406</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT13[A]</td>
<td>u_time_send_uart/u_uart_byte_tx/uart_tx_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>6.368</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/data_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>23.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_0_s0/CLK</td>
</tr>
<tr>
<td>23.406</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C3[0][B]</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>6.368</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[2][A]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/data_reg_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>23.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[2][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_1_s0/CLK</td>
</tr>
<tr>
<td>23.406</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C5[2][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>6.368</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/data_reg_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>23.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_2_s0/CLK</td>
</tr>
<tr>
<td>23.406</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>6.368</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/data_reg_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>23.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_3_s0/CLK</td>
</tr>
<tr>
<td>23.406</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>6.368</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/data_reg_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>23.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_4_s0/CLK</td>
</tr>
<tr>
<td>23.406</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>6.368</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[2][B]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/data_reg_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>23.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[2][B]</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_5_s0/CLK</td>
</tr>
<tr>
<td>23.406</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C5[2][B]</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/tx_done_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>6.368</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/tx_done_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>23.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/tx_done_s0/CLK</td>
</tr>
<tr>
<td>23.406</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/tx_done_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/bps_clk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>6.368</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[0][B]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/bps_clk_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>23.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][B]</td>
<td>u_time_send_uart/u_uart_byte_tx/bps_clk_s0/CLK</td>
</tr>
<tr>
<td>23.406</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C4[0][B]</td>
<td>u_time_send_uart/u_uart_byte_tx/bps_clk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>6.368</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[2][A]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/div_cnt_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>23.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[2][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>23.406</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C3[2][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>6.368</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[2][B]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/div_cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>23.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][B]</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>23.406</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C3[2][B]</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>6.368</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/div_cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>23.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>23.406</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>6.368</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[2][A]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/div_cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>23.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[2][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>23.406</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C4[2][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>6.368</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][A]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/div_cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>23.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[3][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>23.406</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C4[3][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>6.368</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[1][B]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/div_cnt_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>23.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][B]</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>23.406</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C4[1][B]</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>6.368</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/div_cnt_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>23.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>23.406</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>6.368</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[3][A]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/div_cnt_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>23.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[3][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>23.406</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C3[3][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>6.368</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/div_cnt_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>23.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>23.406</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>6.368</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[0][B]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/div_cnt_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>23.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][B]</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>23.406</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[0][B]</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>3.907</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>6.368</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/div_cnt_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>23.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>23.406</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.541%; route: 1.361, 39.459%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/bps_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>4.254</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][B]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/bps_cnt_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][B]</td>
<td>u_time_send_uart/u_uart_byte_tx/bps_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C3[0][B]</td>
<td>u_time_send_uart/u_uart_byte_tx/bps_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/bps_cnt_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>4.254</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/bps_cnt_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/bps_cnt_1_s3/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/bps_cnt_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/uart_state_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>4.254</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[3][A]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/uart_state_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[3][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/uart_state_s1/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C4[3][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/uart_state_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/bps_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>4.254</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[0][A]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/bps_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[0][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/bps_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C3[0][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/bps_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/bps_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>4.254</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[1][A]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/bps_cnt_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[1][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/bps_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C3[1][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/bps_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/uart_tx_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>4.254</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/uart_tx_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>u_time_send_uart/u_uart_byte_tx/uart_tx_s0/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT13[A]</td>
<td>u_time_send_uart/u_uart_byte_tx/uart_tx_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>4.254</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/data_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_0_s0/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C3[0][B]</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>4.254</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[2][A]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/data_reg_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[2][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C5[2][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>4.254</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/data_reg_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>4.254</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/data_reg_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_3_s0/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>4.254</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/data_reg_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_4_s0/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>4.254</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[2][B]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/data_reg_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[2][B]</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_5_s0/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C5[2][B]</td>
<td>u_time_send_uart/u_uart_byte_tx/data_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/tx_done_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>4.254</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/tx_done_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/tx_done_s0/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/tx_done_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/bps_clk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>4.254</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][B]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/bps_clk_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][B]</td>
<td>u_time_send_uart/u_uart_byte_tx/bps_clk_s0/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C4[0][B]</td>
<td>u_time_send_uart/u_uart_byte_tx/bps_clk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>4.254</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[2][A]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/div_cnt_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[2][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C3[2][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>4.254</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][B]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/div_cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][B]</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C3[2][B]</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>4.254</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/div_cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>4.254</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[2][A]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/div_cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[2][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C4[2][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>4.254</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[3][A]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/div_cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[3][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C4[3][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>4.254</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][B]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/div_cnt_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][B]</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C4[1][B]</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>4.254</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/div_cnt_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>4.254</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[3][A]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/div_cnt_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[3][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C3[3][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>4.254</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/div_cnt_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>4.254</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][B]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/div_cnt_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][B]</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C4[0][B]</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_cnt_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>rst_cnt_8_s4/CLK</td>
</tr>
<tr>
<td>2.691</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>516</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">rst_cnt_8_s4/Q</td>
</tr>
<tr>
<td>4.254</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" font-weight:bold;">u_time_send_uart/u_uart_byte_tx/div_cnt_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>IOR3[B]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>u_time_send_uart/u_uart_byte_tx/div_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.034%; route: 0.966, 40.966%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.068</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.318</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rst_cnt_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>14.040</td>
<td>1.726</td>
<td>tNET</td>
<td>FF</td>
<td>rst_cnt_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>22.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>rst_cnt_7_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.068</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.318</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rst_cnt_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>14.040</td>
<td>1.726</td>
<td>tNET</td>
<td>FF</td>
<td>rst_cnt_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>22.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>rst_cnt_5_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.068</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.318</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rst_cnt_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>14.040</td>
<td>1.726</td>
<td>tNET</td>
<td>FF</td>
<td>rst_cnt_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>22.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>rst_cnt_1_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.068</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.318</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_uart_sd30xx_ctrl/read_cnt_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>14.040</td>
<td>1.726</td>
<td>tNET</td>
<td>FF</td>
<td>u_uart_sd30xx_ctrl/read_cnt_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>22.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>u_uart_sd30xx_ctrl/read_cnt_17_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.068</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.318</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_uart_sd30xx_ctrl/read_cnt_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>14.040</td>
<td>1.726</td>
<td>tNET</td>
<td>FF</td>
<td>u_uart_sd30xx_ctrl/read_cnt_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>22.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>u_uart_sd30xx_ctrl/read_cnt_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.068</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.318</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[1]_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>14.040</td>
<td>1.726</td>
<td>tNET</td>
<td>FF</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[1]_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>22.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_uart_byte_rx/data_byte_pre[1]_1_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.068</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.318</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_adjust_time/rx_data_79_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>14.040</td>
<td>1.726</td>
<td>tNET</td>
<td>FF</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_adjust_time/rx_data_79_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>22.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_adjust_time/rx_data_79_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.068</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.318</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_adjust_time/date_2_set_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>14.040</td>
<td>1.726</td>
<td>tNET</td>
<td>FF</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_adjust_time/date_2_set_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>22.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_adjust_time/date_2_set_7_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.068</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.318</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_key3/cnt10ms_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>14.040</td>
<td>1.726</td>
<td>tNET</td>
<td>FF</td>
<td>u_key3/cnt10ms_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>22.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>u_key3/cnt10ms_16_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.068</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.318</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_key3/cnt10ms_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>14.040</td>
<td>1.726</td>
<td>tNET</td>
<td>FF</td>
<td>u_key3/cnt10ms_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>22.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>u_key3/cnt10ms_17_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>516</td>
<td>rst_cnt[8]</td>
<td>11.883</td>
<td>3.290</td>
</tr>
<tr>
<td>105</td>
<td>uart_data_valid</td>
<td>14.808</td>
<td>2.946</td>
</tr>
<tr>
<td>58</td>
<td>cnt[0]</td>
<td>13.078</td>
<td>1.826</td>
</tr>
<tr>
<td>56</td>
<td>data_check_pos</td>
<td>11.067</td>
<td>1.976</td>
</tr>
<tr>
<td>48</td>
<td>date_time_change</td>
<td>15.147</td>
<td>1.827</td>
</tr>
<tr>
<td>46</td>
<td>read_done_Z</td>
<td>16.790</td>
<td>2.639</td>
</tr>
<tr>
<td>33</td>
<td>send_byte_cnt[1]</td>
<td>12.773</td>
<td>1.813</td>
</tr>
<tr>
<td>32</td>
<td>n340_3</td>
<td>9.995</td>
<td>1.539</td>
</tr>
<tr>
<td>31</td>
<td>uart_rx_sync1_dly1</td>
<td>15.840</td>
<td>1.350</td>
</tr>
<tr>
<td>31</td>
<td>cnt[1]</td>
<td>12.916</td>
<td>1.347</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R7C9</td>
<td>91.67%</td>
</tr>
<tr>
<td>R7C14</td>
<td>90.28%</td>
</tr>
<tr>
<td>R5C8</td>
<td>88.89%</td>
</tr>
<tr>
<td>R13C5</td>
<td>88.89%</td>
</tr>
<tr>
<td>R5C10</td>
<td>88.89%</td>
</tr>
<tr>
<td>R8C4</td>
<td>88.89%</td>
</tr>
<tr>
<td>R18C3</td>
<td>88.89%</td>
</tr>
<tr>
<td>R7C16</td>
<td>87.50%</td>
</tr>
<tr>
<td>R18C5</td>
<td>87.50%</td>
</tr>
<tr>
<td>R5C11</td>
<td>87.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
