Bailey, D. H. 1994. The NAS Parallel Benchmarks. www.davidhbailey.com/dhbpapers/npb-encycpc.pdf.
E. Ender Bilir , Ross M. Dickson , Ying Hu , Manoj Plakal , Daniel J. Sorin , Mark D. Hill , David A. Wood, Multicast snooping: a new coherence method using a multicast address network, Proceedings of the 26th annual international symposium on Computer architecture, p.294-304, May 01-04, 1999, Atlanta, Georgia, USA[doi>10.1145/300979.301004]
Nathan Binkert , Bradford Beckmann , Gabriel Black , Steven K. Reinhardt , Ali Saidi , Arkaprava Basu , Joel Hestness , Derek R. Hower , Tushar Krishna , Somayeh Sardashti , Rathijit Sen , Korey Sewell , Muhammad Shoaib , Nilay Vaish , Mark D. Hill , David A. Wood, The gem5 simulator, ACM SIGARCH Computer Architecture News, v.39 n.2, May 2011[doi>10.1145/2024716.2024718]
Greg Bronevetsky , John Gyllenbaal , Bronis R. De Supinski, CLOMP: accurately characterizing OpenMP application overheads, International Journal of Parallel Programming, v.37 n.3, p.250-265, June 2009[doi>10.1007/s10766-009-0096-7]
David Chaiken , Craig Fields , Kiyoshi Kurihara , Anant Agarwal, Directory-Based Cache Coherence in Large-Scale Multiprocessors, Computer, v.23 n.6, p.49-58, June 1990[doi>10.1109/2.55500]
Mainak Chaudhuri , Mark Heinrich , Chris Holt , Jaswinder Pal Singh , Edward Rothberg , John Hennessy, Latency, Occupancy, and Bandwidth in DSM Multiprocessors: A Performance Evaluation, IEEE Transactions on Computers, v.52 n.7, p.862-880, July 2003[doi>10.1109/TC.2003.1214336]
Liqun Cheng , John B. Carter , Donglai Dai, An Adaptive Cache Coherence Protocol Optimized for Producer-Consumer Sharing, Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture, p.328-339, February 10-14, 2007[doi>10.1109/HPCA.2007.346210]
Alan L. Cox , Robert J. Fowler, Adaptive cache coherency for detecting migratory shared data, Proceedings of the 20th annual international symposium on computer architecture, p.98-108, May 16-19, 1993, San Diego, California, USA[doi>10.1145/165123.165146]
David L. Dill, The Murphi Verification System, Proceedings of the 8th International Conference on Computer Aided Verification, p.390-393, August 03, 1996
Joel Emer , Pritpal Ahuja , Eric Borch , Artur Klauser , Chi-Keung Luk , Srilatha Manne , Shubhendu S. Mukherjee , Harish Patil , Steven Wallace , Nathan Binkert , Roger Espasa , Toni Juan, Asim: A Performance Model Framework, Computer, v.35 n.2, p.68-76, February 2002[doi>10.1109/2.982918]
Michael Ferdman , Pejman Lotfi-Kamran , Ken Balet , Babak Falsafi, Cuckoo directory: A scalable directory for many-core systems, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.169-180, February 12-16, 2011
Kourosh Gharachorloo , Madhu Sharma , Simon Steely , Stephen Van Doren, Architecture and design of AlphaServer GS320, Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, p.13-24, November 2000, Cambridge, Massachusetts, USA[doi>10.1145/378993.378997]
Richard L. Graham , Galen Shipman, MPI Support for Multi-core Architectures: Optimized Shared Memory Collectives, Proceedings of the 15th European PVM/MPI Users' Group Meeting on Recent Advances in Parallel Virtual Machine and Message Passing Interface, September 07-10, 2008, Dublin, Ireland[doi>10.1007/978-3-540-87475-1_21]
D. B. Gustavson , Qiang Li, The Scalable Coherent Interface (SCI), IEEE Communications Magazine, v.34 n.8, p.52-63, August 1996[doi>10.1109/35.533919]
Erik Hagersten , Michael Koster, WildFire: A Scalable Path for SMPs, Proceedings of the 5th International Symposium on High Performance Computer Architecture, p.172, January 09-12, 1999
Jaleel, A., Mattina, M., and Jacob, B. 2006. Last level cache (LLC) performance of data mining workloads on a CMP—a case study of parallel bioinformatics workloads. In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA’06).
Jeffers, J. 2012. Intel® many integrated core architecture: An overview and programming models. http://www.olcf.ornl.gov/wp-content/training/electronic-structure-2012/ORNL_Elec_Struct_WS_ 02062012.pdf.
Ross Evan Johnson, Extending the scalable coherent interface for large-scale shared-memory multiprocessors, University of Wisconsin at Madison, Madison, WI, 1993
Stefanos Kaxiras , James R. Goodman, The GLOW cache coherence protocol extensions for widely shared data, Proceedings of the 10th international conference on Supercomputing, p.35-43, May 25-28, 1996, Philadelphia, Pennsylvania, USA[doi>10.1145/237578.237583]
Stefanos Kaxiras , Georgios Keramidas, SARC Coherence: Scaling Directory Cache Coherence in Performance and Power, IEEE Micro, v.30 n.5, p.54-65, September 2010[doi>10.1109/MM.2010.82]
Stefanos Kaxiras , James R. Goodman, Improving CC-NUMA Performance Using Instruction-Based Prediction, Proceedings of the 5th International Symposium on High Performance Computer Architecture, p.161, January 09-12, 1999
Kong, J., Yew, P.-C. Y., and Gyungho, L. 1999. A Non-blocking Directory Protocol for Large-Scale Multiprocessors. Tech. rep. TR 99-012, University of Minnesota.
Edya Ladan-Mozes , Charles E. Leiserson, A consistency architecture for hierarchical shared caches, Proceedings of the twentieth annual symposium on Parallelism in algorithms and architectures, June 14-16, 2008, Munich, Germany[doi>10.1145/1378533.1378536]
James Laudon , Daniel Lenoski, The SGI Origin: a ccNUMA highly scalable server, Proceedings of the 24th annual international symposium on Computer architecture, p.241-251, June 01-04, 1997, Denver, Colorado, USA[doi>10.1145/264107.264206]
Daniel Lenoski , James Laudon , Kourosh Gharachorloo , Wolf-Dietrich Weber , Anoop Gupta , John Hennessy , Mark Horowitz , Monica S. Lam, The Stanford Dash Multiprocessor, Computer, v.25 n.3, p.63-79, March 1992[doi>10.1109/2.121510]
Yeong-Chang Maa , Dhiraj K. Pradhan , Dominique Thiebaut, Two economical directory schemes for large-scale cache coherent multiprocessors, ACM SIGARCH Computer Architecture News, v.19 n.5, p.10, Sept. 1991[doi>10.1145/379189.379198]
Milo M. K. Martin , Pacia J. Harper , Daniel J. Sorin , Mark D. Hill , David A. Wood, Using destination-set prediction to improve the latency/bandwidth tradeoff in shared-memory multiprocessors, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859642]
Milo M. K. Martin , Mark D. Hill , Daniel J. Sorin, Why on-chip cache coherence is here to stay, Communications of the ACM, v.55 n.7, July 2012[doi>10.1145/2209249.2209269]
Milo M. K. Martin , Mark D. Hill , David A. Wood, Token coherence: decoupling performance and correctness, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859640]
Milo M.  K. Martin , Daniel J. Sorin , Mark D. Hill , David A. Wood, Bandwidth Adaptive Snooping, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.251, February 02-06, 2002
Michael R. Marty , Mark D. Hill, Cache coherence techniques for multicore processors, University of Wisconsin at Madison, Madison, WI, 2008
Marty, M. and Hill, M. 2008. Virtual hierarchies. In Proceedings of the International Symposium on Computer Architecture (ISCA’08).
Michael R. Marty , Jesse D. Bingham , Mark D. Hill , Alan J. Hu , Milo M.  K. Martin , David A. Wood, Improving Multiple-CMP Systems Using Token Coherence, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.328-339, February 12-16, 2005[doi>10.1109/HPCA.2005.17]
Morgan, T. P. 2012. Intel teaches Xeon Phi x86 coprossor snappy new tricks: The interconnect rings a bell. http://www.theregister.co.uk/2012/09/05/intel_xeon_phi_coprocessor.
Shubhendu S. Mukherjee , Mark D. Hill, Using prediction to accelerate coherence protocols, Proceedings of the 25th annual international symposium on Computer architecture, p.179-190, June 27-July 02, 1998, Barcelona, Spain[doi>10.1145/279358.279386]
Nilsson , Stenstrom, The Scalable Tree Protocol-a cache coherence approach for large-scale multiprocessors, Proceedings of the 1992 Fourth IEEE Symposium on Parallel and Distributed Processing, p.498-506, December 01-02, 1992[doi>10.1109/SPDP.1992.242703]
Arun Raghavan , Colin Blundell , Milo M.  K. Martin, Token tenure: PATCHing token counting using directory-based cache coherence, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.47-58, November 08-12, 2008[doi>10.1109/MICRO.2008.4771778]
Rajamony, R., Shafi, H., Williams, D., and Wright, K. 2005. Chained cache coherency states for sequential non-homogeneous access to a cache line. US patent US20070083716 Al.
Daniel Sanchez , Christos Kozyrakis, SCD: A scalable coherence directory with flexible sharer set encoding, Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture, p.1-12, February 25-29, 2012[doi>10.1109/HPCA.2012.6168950]
Jaswinder P Singh , Wolf Weber , Anoop Gupta, SPLASH: Stanford parallel applications for shared-memory*, Stanford University, Stanford, CA, 1992
Deborah A. Wallach, PHD: A Hierarchical Cache Coherent Protocol, Massachusetts Institute of Technology, Cambridge, MA, 1992
Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, Proceedings of the 22nd annual international symposium on Computer architecture, p.24-36, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.223990]
Q. Yang , G. Thangadurai , L. M. Bhuyan, Design of an Adaptive Cache Coherence Protocol for Large Scale Multiprocessors, IEEE Transactions on Parallel and Distributed Systems, v.3 n.3, p.281-293, May 1992[doi>10.1109/71.139202]
Huang Yongqin , Yuan Aidong , Li Jun , Hu Xiangdong, A Novel Directory-Based Non-busy, Non-blocking Cache Coherence, Proceedings of the 2009 International Forum on Computer Science-Technology and Applications, p.374-379, December 25-27, 2009[doi>10.1109/IFCSTA.2009.97]
Jason Zebchuk , Vijayalakshmi Srinivasan , Moinuddin K. Qureshi , Andreas Moshovos, A tagless coherence directory, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669166]
Meng Zhang , Alvin R. Lebeck , Daniel J. Sorin, Fractal Coherence: Scalably Verifiable Cache Coherence, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.471-482, December 04-08, 2010[doi>10.1109/MICRO.2010.11]
