<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="fsm.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="machine.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="machine.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="machine.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="machine.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="machine.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="machine.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="machine.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="machine.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="machine.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="machine.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="machine.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="machine.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="machine.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="machine.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="machine.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="machine.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="machine.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="machine.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="machine.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="machine_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="machine_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="machine_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="machine_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="machine_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="machine_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="machine_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="machine_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="machine_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="machine_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="machine_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="machine_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="machine_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="machine_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="machine_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="machine_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/machine_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/machine_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_machine_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_machine_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_machine_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_machine_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1473835613" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1473835613">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473835845" xil_pn:in_ck="4562832969008987305" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1473835845">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="machine.vhd"/>
      <outfile xil_pn:name="test_machine.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1473835848" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1755568111432400810" xil_pn:start_ts="1473835848">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473835848" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7687040665087421396" xil_pn:start_ts="1473835848">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473835613" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5192794615861966016" xil_pn:start_ts="1473835613">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473835848" xil_pn:in_ck="4562832969008987305" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1473835848">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="machine.vhd"/>
      <outfile xil_pn:name="test_machine.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1473835851" xil_pn:in_ck="4562832969008987305" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8426737287826136458" xil_pn:start_ts="1473835848">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="test_machine_beh.prj"/>
      <outfile xil_pn:name="test_machine_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1473835852" xil_pn:in_ck="6076826878889796259" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-648872024376989757" xil_pn:start_ts="1473835851">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="test_machine_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1473835528" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1473835528">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473835528" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-392907726646308838" xil_pn:start_ts="1473835528">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473835528" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5192794615861966016" xil_pn:start_ts="1473835528">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473835528" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1473835528">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473835528" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6658767017307307416" xil_pn:start_ts="1473835528">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473835528" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1473835528">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473835528" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="978330394523791882" xil_pn:start_ts="1473835528">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473835552" xil_pn:in_ck="171587830182682981" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-2094623358053360815" xil_pn:start_ts="1473835545">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="machine.lso"/>
      <outfile xil_pn:name="machine.ngc"/>
      <outfile xil_pn:name="machine.ngr"/>
      <outfile xil_pn:name="machine.prj"/>
      <outfile xil_pn:name="machine.stx"/>
      <outfile xil_pn:name="machine.syr"/>
      <outfile xil_pn:name="machine.xst"/>
      <outfile xil_pn:name="machine_vhdl.prj"/>
      <outfile xil_pn:name="machine_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1473835532" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4392084922881872589" xil_pn:start_ts="1473835532">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473835557" xil_pn:in_ck="171587830182674235" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2751535220213987981" xil_pn:start_ts="1473835552">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="machine.bld"/>
      <outfile xil_pn:name="machine.ngd"/>
      <outfile xil_pn:name="machine_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1473835562" xil_pn:in_ck="171587830182674236" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1473835557">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="machine.pcf"/>
      <outfile xil_pn:name="machine_map.map"/>
      <outfile xil_pn:name="machine_map.mrp"/>
      <outfile xil_pn:name="machine_map.ncd"/>
      <outfile xil_pn:name="machine_map.ngm"/>
      <outfile xil_pn:name="machine_map.xrpt"/>
      <outfile xil_pn:name="machine_summary.xml"/>
      <outfile xil_pn:name="machine_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1473835574" xil_pn:in_ck="3577283063942188117" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1473835562">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="machine.ncd"/>
      <outfile xil_pn:name="machine.pad"/>
      <outfile xil_pn:name="machine.par"/>
      <outfile xil_pn:name="machine.ptwx"/>
      <outfile xil_pn:name="machine.unroutes"/>
      <outfile xil_pn:name="machine.xpi"/>
      <outfile xil_pn:name="machine_pad.csv"/>
      <outfile xil_pn:name="machine_pad.txt"/>
      <outfile xil_pn:name="machine_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1473835574" xil_pn:in_ck="171587830182674104" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1473835571">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="machine.twr"/>
      <outfile xil_pn:name="machine.twx"/>
    </transform>
    <transform xil_pn:end_ts="1473835977" xil_pn:in_ck="171587830182674235" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="5913316393292303750" xil_pn:start_ts="1473835975">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/machine_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/machine_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
