{"references": [{"fullname_first_author": "A. Agnesina", "paper_title": "AutoDMP: Automated DREAMPlace-based macro placement", "publication_date": "2023-00-00", "reason": "This paper is a state-of-the-art macro placement method that uses Bayesian optimization to explore the configuration space and improve DREAMPlace's performance."}, {"fullname_first_author": "Y. Lin", "paper_title": "DREAMPlace: Deep learning toolkit-enabled GPU acceleration for modern VLSI placement", "publication_date": "2020-00-00", "reason": "This paper introduced a deep learning-based approach to macro placement that achieved state-of-the-art results and significantly improved the speed of the placement process."}, {"fullname_first_author": "Y. Lai", "paper_title": "MaskPlace: Fast chip placement via reinforced visual representation learning", "publication_date": "2022-00-00", "reason": "This paper proposed a novel reinforcement learning-based approach to macro placement that uses a dense reward signal and achieves high efficiency and placement quality."}, {"fullname_first_author": "Y. Pu", "paper_title": "Incremacro: Incremental macro placement refinement", "publication_date": "2024-00-00", "reason": "This paper introduced an incremental refinement approach to macro placement that effectively addresses the limitations of traditional methods by focusing on refining existing placements and improving PPA metrics."}, {"fullname_first_author": "A. Mirhoseini", "paper_title": "A graph placement methodology for fast chip design", "publication_date": "2021-00-00", "reason": "This paper presented a novel graph-based placement methodology for chip design that uses reinforcement learning and achieves significant improvements in placement quality and speed."}]}