// Seed: 1191248792
module module_0;
  module_2 modCall_1 ();
  always id_2 = -1;
  wire id_3, id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = !id_2;
  module_0 modCall_1 ();
  supply0 id_7, id_8 = -1;
  wire id_9;
endmodule
module module_2;
  wire id_1;
  assign module_0.id_1 = 0;
  wire id_3;
endmodule
module module_3 (
    input wire id_0,
    input uwire id_1,
    output logic id_2,
    output uwire id_3,
    input tri1 id_4,
    output wire id_5,
    output wor id_6,
    input tri0 id_7,
    input tri0 id_8,
    input supply0 id_9,
    input uwire id_10,
    output wand id_11,
    id_17,
    output tri id_12,
    output supply1 id_13,
    output logic id_14,
    output supply0 id_15
);
  always begin : LABEL_0
    id_2 <= 1'b0;
  end
  always id_14 <= 1;
  tri0 id_18, id_19;
  wire id_20;
  always id_5 = 1'b0 && 1 / 1'd0;
  assign id_3  = -1;
  assign id_19 = 1'b0;
  module_2 modCall_1 ();
endmodule
