!!python/object:castro.Castro
design_name: top
ips:
- library: SysGen
  module_name: test_spec_ip
  name: test_spec
  path: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/sysgen
  vendor: User_Company
  version: '1.0'
mm_slaves:
- !!python/object:castro.mm_slave
  base_address: 1073807360
  high_address: 1073807364
  mode: 1
  name: acc_cnt
  span: 4
- !!python/object:castro.mm_slave
  base_address: 1073807364
  high_address: 1073807368
  mode: 3
  name: acc_len
  span: 4
- !!python/object:castro.mm_slave
  base_address: 1073741824
  high_address: 1073758208
  mode: 3
  name: accum0_snap_ss_bram
  span: 16384
- !!python/object:castro.mm_slave
  base_address: 1073807368
  high_address: 1073807372
  mode: 3
  name: accum0_snap_ss_ctrl
  span: 4
- !!python/object:castro.mm_slave
  base_address: 1073807372
  high_address: 1073807376
  mode: 1
  name: accum0_snap_ss_status
  span: 4
- !!python/object:castro.mm_slave
  base_address: 1073758208
  high_address: 1073774592
  mode: 3
  name: accum1_snap_ss_bram
  span: 16384
- !!python/object:castro.mm_slave
  base_address: 1073807376
  high_address: 1073807380
  mode: 3
  name: accum1_snap_ss_ctrl
  span: 4
- !!python/object:castro.mm_slave
  base_address: 1073807380
  high_address: 1073807384
  mode: 1
  name: accum1_snap_ss_status
  span: 4
- !!python/object:castro.mm_slave
  base_address: 1073774592
  high_address: 1073790976
  mode: 3
  name: accumdat_snap_ss_bram
  span: 16384
- !!python/object:castro.mm_slave
  base_address: 1073807384
  high_address: 1073807388
  mode: 3
  name: accumdat_snap_ss_ctrl
  span: 4
- !!python/object:castro.mm_slave
  base_address: 1073807388
  high_address: 1073807392
  mode: 1
  name: accumdat_snap_ss_status
  span: 4
- !!python/object:castro.mm_slave
  base_address: 1073807392
  high_address: 1073807396
  mode: 1
  name: adc_dv
  span: 4
- !!python/object:castro.mm_slave
  base_address: 1073807396
  high_address: 1073807400
  mode: 1
  name: adc_sample_cnt
  span: 4
- !!python/object:castro.mm_slave
  base_address: 1073790976
  high_address: 1073807360
  mode: 3
  name: adc_voltage_snap_ss_bram
  span: 16384
- !!python/object:castro.mm_slave
  base_address: 1073807400
  high_address: 1073807404
  mode: 3
  name: adc_voltage_snap_ss_ctrl
  span: 4
- !!python/object:castro.mm_slave
  base_address: 1073807404
  high_address: 1073807408
  mode: 1
  name: adc_voltage_snap_ss_status
  span: 4
- !!python/object:castro.mm_slave
  base_address: 1073807408
  high_address: 1073807412
  mode: 1
  name: fft_sync_inc0
  span: 4
- !!python/object:castro.mm_slave
  base_address: 1073807412
  high_address: 1073807416
  mode: 1
  name: fft_sync_inc1
  span: 4
- !!python/object:castro.mm_slave
  base_address: 1073807416
  high_address: 1073807420
  mode: 3
  name: reg_cntrl
  span: 4
- !!python/object:castro.mm_slave
  base_address: 1073807420
  high_address: 1073807424
  mode: 3
  name: snap_gap
  span: 4
- !!python/object:castro.mm_slave
  base_address: 1073807424
  high_address: 1073807428
  mode: 1
  name: sync_cnt
  span: 4
- !!python/object:castro.mm_slave
  base_address: 1073807488
  high_address: 1073807520
  mode: 1
  name: sys
  span: 32
src_files:
- /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/top.v
- /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
- /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
- /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
- /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
- /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
- /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
- /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
- /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
- /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
- /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
- /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
- /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
- /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
- /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
- /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/red_pitaya_adc/red_pitaya_adc.v
- /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/red_pitaya_adc/adc_data_fifo/adc_data_fifo.xci
- /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
- /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
- /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
- /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/infrastructure/red_pitaya.v
- /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
- /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/sys_block
- /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd
- /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_pkg.vhd
- /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/axi4lite_ic_wrapper.vhdl
- /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_accum1_snap_ss_bram_pkg.vhd
- /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_accumdat_snap_ss_bram_pkg.vhd
- /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/ipb_accum0_snap_ss_bram_dp_ram.vhd
- /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/ipb_accumdat_snap_ss_bram_dp_ram.vhd
- /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_accum0_snap_ss_bram_muxdemux.vhd
- /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/asym_bram_tdp.vhd
- /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_axi4lite_top_mmap_pkg.vhd
- /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_accum1_snap_ss_bram.vhd
- /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_adc_voltage_snap_ss_bram.vhd
- /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_adc_voltage_snap_ss_bram_muxdemux.vhd
- /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_accumdat_snap_ss_bram_muxdemux.vhd
- /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd
- /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_accum0_snap_ss_bram.vhd
- /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_adc_voltage_snap_ss_bram_pkg.vhd
- /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_accum0_snap_ss_bram_pkg.vhd
- /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_sys_muxdemux.vhd
- /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_sys_pkg.vhd
- /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd
- /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd
- /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_accumdat_snap_ss_bram.vhd
- /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/ipb_accum1_snap_ss_bram_dp_ram.vhd
- /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_accum1_snap_ss_bram_muxdemux.vhd
- /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_sys.vhd
- /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_sw_reg_pkg.vhd
- /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/ipb_adc_voltage_snap_ss_bram_dp_ram.vhd
- /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic_pkg.vhd
synthesis: !!python/object:castro.Synthesis
  clk_constraints:
  - !!python/object:castro.ClkConstraint
    clkname: ADC_CLK_IN_P
    freq_mhz: 125.0
    period_ns: 8.0
    port_en: true
    portname: ADC_CLK_IN_P
    virtual_en: false
    waveform_max_ns: 4.0
    waveform_min_ns: 0.0
  clk_grp_constraints:
  - !!python/object:castro.ClkGrpConstraint
    clkdomaintype: asynchronous
    clknamegrp1: -of_objects [get_pins red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0]
    clknamegrp2: -of_objects [get_pins red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]]
  - !!python/object:castro.ClkGrpConstraint
    clkdomaintype: asynchronous
    clknamegrp1: -of_objects [get_pins red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]]
    clknamegrp2: -of_objects [get_pins red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0]
  false_path_constraints: []
  fpga_manufacturer: Xilinx
  fpga_model: xc7z010clg400-1
  gen_clk_constraints: []
  input_delay_constraints:
  - !!python/object:castro.InDelayConstraint
    add_delay_en: true
    clkname: ADC_CLK_IN_P
    constdelay_ns: 3.4
    consttype: min
    portname: ADC_DATA_IN1[*]
  - !!python/object:castro.InDelayConstraint
    add_delay_en: true
    clkname: ADC_CLK_IN_P
    constdelay_ns: 3.4
    consttype: max
    portname: ADC_DATA_IN1[*]
  - !!python/object:castro.InDelayConstraint
    add_delay_en: true
    clkname: ADC_CLK_IN_P
    constdelay_ns: 3.4
    consttype: min
    portname: ADC_DATA_IN2[*]
  - !!python/object:castro.InDelayConstraint
    add_delay_en: true
    clkname: ADC_CLK_IN_P
    constdelay_ns: 3.4
    consttype: max
    portname: ADC_DATA_IN2[*]
  max_delay_constraints: []
  min_delay_constraints: []
  multi_cycle_constraints: []
  output_delay_constraints: []
  pin_constraints:
  - !!python/object:castro.PinConstraint
    diff_term:
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    drive_strength:
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    io_standard:
    - LVCMOS18
    - LVCMOS18
    - LVCMOS18
    - LVCMOS18
    - LVCMOS18
    - LVCMOS18
    - LVCMOS18
    - LVCMOS18
    - LVCMOS18
    - LVCMOS18
    location:
    - W14
    - Y14
    - W13
    - V12
    - V13
    - T14
    - T15
    - V15
    - T16
    - V16
    portname: ADC_DATA_IN1
    portname_indices:
    - 0
    - 1
    - 2
    - 3
    - 4
    - 5
    - 6
    - 7
    - 8
    - 9
    slew_rate: 0
    symbolic_indices:
    - 0
    - 1
    - 2
    - 3
    - 4
    - 5
    - 6
    - 7
    - 8
    - 9
    symbolic_name: ADC_DATA_IN1
  - !!python/object:castro.PinConstraint
    diff_term:
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    drive_strength:
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    io_standard:
    - LVCMOS18
    - LVCMOS18
    - LVCMOS18
    - LVCMOS18
    - LVCMOS18
    - LVCMOS18
    - LVCMOS18
    - LVCMOS18
    - LVCMOS18
    - LVCMOS18
    location:
    - R19
    - T20
    - T19
    - U20
    - V20
    - W20
    - W19
    - Y19
    - W18
    - Y18
    portname: ADC_DATA_IN2
    portname_indices:
    - 0
    - 1
    - 2
    - 3
    - 4
    - 5
    - 6
    - 7
    - 8
    - 9
    slew_rate: 0
    symbolic_indices:
    - 0
    - 1
    - 2
    - 3
    - 4
    - 5
    - 6
    - 7
    - 8
    - 9
    symbolic_name: ADC_DATA_IN2
  - !!python/object:castro.PinConstraint
    diff_term:
    - null
    drive_strength:
    - null
    io_standard:
    - LVCMOS18
    location:
    - V18
    portname: ADC_CLK_STB_OUT
    portname_indices: &id001 []
    slew_rate: 0
    symbolic_indices: &id002
    - 0
    symbolic_name: ADC_CLK_STB_OUT
  - !!python/object:castro.PinConstraint
    diff_term:
    - null
    drive_strength:
    - null
    io_standard:
    - SSTL15_T_DCI
    location:
    - H5
    portname: FIXED_IO_ddr_vrp
    portname_indices: *id001
    slew_rate: 0
    symbolic_indices: *id002
    symbolic_name: FIXED_IO_ddr_vrp
  - !!python/object:castro.PinConstraint
    diff_term:
    - null
    drive_strength:
    - null
    io_standard:
    - SSTL15_T_DCI
    location:
    - G5
    portname: FIXED_IO_ddr_vrn
    portname_indices: *id001
    slew_rate: 0
    symbolic_indices: *id002
    symbolic_name: FIXED_IO_ddr_vrn
  - !!python/object:castro.PinConstraint
    diff_term:
    - null
    drive_strength:
    - null
    io_standard:
    - SSTL15
    location:
    - M5
    portname: DDR_we_n
    portname_indices: *id001
    slew_rate: 0
    symbolic_indices: *id002
    symbolic_name: DDR_we_n
  - !!python/object:castro.PinConstraint
    diff_term:
    - null
    drive_strength:
    - null
    io_standard:
    - SSTL15
    location:
    - P4
    portname: DDR_RAS_n
    portname_indices: *id001
    slew_rate: 0
    symbolic_indices: *id002
    symbolic_name: DDR_RAS_n
  - !!python/object:castro.PinConstraint
    diff_term:
    - null
    drive_strength:
    - null
    io_standard:
    - SSTL15
    location:
    - N5
    portname: DDR_ODT
    portname_indices: *id001
    slew_rate: 0
    symbolic_indices: *id002
    symbolic_name: DDR_ODT
  - !!python/object:castro.PinConstraint
    diff_term:
    - null
    drive_strength:
    - null
    io_standard:
    - SSTL15
    location:
    - B4
    portname: DDR_reset_n
    portname_indices: *id001
    slew_rate: 0
    symbolic_indices: *id002
    symbolic_name: DDR_reset_n
  - !!python/object:castro.PinConstraint
    diff_term:
    - null
    - null
    - null
    - null
    drive_strength:
    - null
    - null
    - null
    - null
    io_standard:
    - DIFF_SSTL15_T_DCI
    - DIFF_SSTL15_T_DCI
    - DIFF_SSTL15_T_DCI
    - DIFF_SSTL15_T_DCI
    location:
    - C2
    - G2
    - R2
    - W5
    portname: DDR_DQS_p
    portname_indices:
    - 0
    - 1
    - 2
    - 3
    slew_rate: 0
    symbolic_indices:
    - 0
    - 1
    - 2
    - 3
    symbolic_name: DDR_DQS_p
  - !!python/object:castro.PinConstraint
    diff_term:
    - null
    - null
    - null
    - null
    drive_strength:
    - null
    - null
    - null
    - null
    io_standard:
    - DIFF_SSTL15_T_DCI
    - DIFF_SSTL15_T_DCI
    - DIFF_SSTL15_T_DCI
    - DIFF_SSTL15_T_DCI
    location:
    - B2
    - F2
    - T2
    - W4
    portname: DDR_DQS_n
    portname_indices:
    - 0
    - 1
    - 2
    - 3
    slew_rate: 0
    symbolic_indices:
    - 0
    - 1
    - 2
    - 3
    symbolic_name: DDR_DQS_n
  - !!python/object:castro.PinConstraint
    diff_term:
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    drive_strength:
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    io_standard:
    - SSTL15_T_DCI
    - SSTL15_T_DCI
    - SSTL15_T_DCI
    - SSTL15_T_DCI
    - SSTL15_T_DCI
    - SSTL15_T_DCI
    - SSTL15_T_DCI
    - SSTL15_T_DCI
    - SSTL15_T_DCI
    - SSTL15_T_DCI
    - SSTL15_T_DCI
    - SSTL15_T_DCI
    - SSTL15_T_DCI
    - SSTL15_T_DCI
    - SSTL15_T_DCI
    - SSTL15_T_DCI
    - SSTL15_T_DCI
    - SSTL15_T_DCI
    - SSTL15_T_DCI
    - SSTL15_T_DCI
    - SSTL15_T_DCI
    - SSTL15_T_DCI
    - SSTL15_T_DCI
    - SSTL15_T_DCI
    - SSTL15_T_DCI
    - SSTL15_T_DCI
    - SSTL15_T_DCI
    - SSTL15_T_DCI
    - SSTL15_T_DCI
    - SSTL15_T_DCI
    - SSTL15_T_DCI
    - SSTL15_T_DCI
    location:
    - C3
    - B3
    - A2
    - A4
    - D3
    - D1
    - C1
    - E1
    - E2
    - E3
    - G3
    - H3
    - J3
    - H2
    - H1
    - J1
    - P1
    - P3
    - R3
    - R1
    - T4
    - U4
    - U2
    - U3
    - V1
    - Y3
    - W1
    - Y4
    - Y2
    - W3
    - V2
    - V3
    portname: DDR_DQ
    portname_indices:
    - 0
    - 1
    - 2
    - 3
    - 4
    - 5
    - 6
    - 7
    - 8
    - 9
    - 10
    - 11
    - 12
    - 13
    - 14
    - 15
    - 16
    - 17
    - 18
    - 19
    - 20
    - 21
    - 22
    - 23
    - 24
    - 25
    - 26
    - 27
    - 28
    - 29
    - 30
    - 31
    slew_rate: 0
    symbolic_indices:
    - 0
    - 1
    - 2
    - 3
    - 4
    - 5
    - 6
    - 7
    - 8
    - 9
    - 10
    - 11
    - 12
    - 13
    - 14
    - 15
    - 16
    - 17
    - 18
    - 19
    - 20
    - 21
    - 22
    - 23
    - 24
    - 25
    - 26
    - 27
    - 28
    - 29
    - 30
    - 31
    symbolic_name: DDR_DQ
  - !!python/object:castro.PinConstraint
    diff_term:
    - null
    - null
    - null
    - null
    drive_strength:
    - null
    - null
    - null
    - null
    io_standard:
    - DIFF_SSTL15_T_DCI
    - DIFF_SSTL15_T_DCI
    - DIFF_SSTL15_T_DCI
    - DIFF_SSTL15_T_DCI
    location:
    - A1
    - F1
    - T1
    - Y1
    portname: DDR_DM
    portname_indices:
    - 0
    - 1
    - 2
    - 3
    slew_rate: 0
    symbolic_indices:
    - 0
    - 1
    - 2
    - 3
    symbolic_name: DDR_DM
  - !!python/object:castro.PinConstraint
    diff_term:
    - null
    drive_strength:
    - null
    io_standard:
    - SSTL15
    location:
    - N1
    portname: DDR_CS_n
    portname_indices: *id001
    slew_rate: 0
    symbolic_indices: *id002
    symbolic_name: DDR_CS_n
  - !!python/object:castro.PinConstraint
    diff_term:
    - null
    drive_strength:
    - null
    io_standard:
    - SSTL15
    location:
    - N3
    portname: DDR_CKE
    portname_indices: *id001
    slew_rate: 0
    symbolic_indices: *id002
    symbolic_name: DDR_CKE
  - !!python/object:castro.PinConstraint
    diff_term:
    - null
    drive_strength:
    - null
    io_standard:
    - SSTL15
    location:
    - L2
    portname: DDR_Ck_p
    portname_indices: *id001
    slew_rate: 0
    symbolic_indices: *id002
    symbolic_name: DDR_Ck_p
  - !!python/object:castro.PinConstraint
    diff_term:
    - null
    drive_strength:
    - null
    io_standard:
    - SSTL15
    location:
    - M2
    portname: DDR_Ck_n
    portname_indices: *id001
    slew_rate: 0
    symbolic_indices: *id002
    symbolic_name: DDR_Ck_n
  - !!python/object:castro.PinConstraint
    diff_term:
    - null
    drive_strength:
    - null
    io_standard:
    - SSTL15
    location:
    - P5
    portname: DDR_CAS_n
    portname_indices: *id001
    slew_rate: 0
    symbolic_indices: *id002
    symbolic_name: DDR_CAS_n
  - !!python/object:castro.PinConstraint
    diff_term:
    - null
    - null
    - null
    drive_strength:
    - null
    - null
    - null
    io_standard:
    - DIFF_SSTL15
    - DIFF_SSTL15
    - DIFF_SSTL15
    location:
    - L5
    - R4
    - J5
    portname: DDR_ba
    portname_indices:
    - 0
    - 1
    - 2
    slew_rate: 0
    symbolic_indices:
    - 0
    - 1
    - 2
    symbolic_name: DDR_ba
  - !!python/object:castro.PinConstraint
    diff_term:
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    drive_strength:
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    - null
    io_standard:
    - SSTL15
    - SSTL15
    - SSTL15
    - SSTL15
    - SSTL15
    - SSTL15
    - SSTL15
    - SSTL15
    - SSTL15
    - SSTL15
    - SSTL15
    - SSTL15
    - SSTL15
    - SSTL15
    - SSTL15
    location:
    - N2
    - K2
    - M3
    - K3
    - M4
    - L1
    - L4
    - K4
    - K1
    - J4
    - F5
    - G4
    - E4
    - D4
    - F4
    portname: DDR_Addr
    portname_indices:
    - 0
    - 1
    - 2
    - 3
    - 4
    - 5
    - 6
    - 7
    - 8
    - 9
    - 10
    - 11
    - 12
    - 13
    - 14
    slew_rate: 0
    symbolic_indices:
    - 0
    - 1
    - 2
    - 3
    - 4
    - 5
    - 6
    - 7
    - 8
    - 9
    - 10
    - 11
    - 12
    - 13
    - 14
    symbolic_name: DDR_Addr
  - !!python/object:castro.PinConstraint
    diff_term:
    - null
    drive_strength:
    - null
    io_standard:
    - LVCMOS33
    location:
    - C7
    portname: FIXED_IO_ps_porb
    portname_indices: *id001
    slew_rate: 0
    symbolic_indices: *id002
    symbolic_name: FIXED_IO_ps_porb
  - !!python/object:castro.PinConstraint
    diff_term:
    - null
    drive_strength:
    - null
    io_standard:
    - LVCMOS33
    location:
    - B10
    portname: FIXED_IO_ps_srstb
    portname_indices: *id001
    slew_rate: 0
    symbolic_indices: *id002
    symbolic_name: FIXED_IO_ps_srstb
  - !!python/object:castro.PinConstraint
    diff_term:
    - null
    drive_strength:
    - null
    io_standard:
    - LVCMOS33
    location:
    - E7
    portname: FIXED_IO_ps_clk
    portname_indices: *id001
    slew_rate: 0
    symbolic_indices: *id002
    symbolic_name: FIXED_IO_ps_clk
  - !!python/object:castro.PinConstraint
    diff_term:
    - null
    drive_strength:
    - null
    io_standard:
    - LVCMOS18
    location:
    - U18
    portname: ADC_CLK_IN_P
    portname_indices: *id001
    slew_rate: 0
    symbolic_indices: *id002
    symbolic_name: ADC_CLK_IN_P
  pin_map:
    ADC_CLK_IN_N:
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS18
      loc: U19
    ADC_CLK_IN_P:
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS18
      loc: U18
    ADC_CLK_STB_OUT:
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS18
      loc: V18
    ADC_DATA_IN1:
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS18
      loc: W14
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS18
      loc: Y14
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS18
      loc: W13
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS18
      loc: V12
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS18
      loc: V13
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS18
      loc: T14
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS18
      loc: T15
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS18
      loc: V15
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS18
      loc: T16
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS18
      loc: V16
    ADC_DATA_IN2:
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS18
      loc: R19
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS18
      loc: T20
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS18
      loc: T19
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS18
      loc: U20
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS18
      loc: V20
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS18
      loc: W20
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS18
      loc: W19
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS18
      loc: Y19
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS18
      loc: W18
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS18
      loc: Y18
    DAC_DATA_OUT:
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS33
      loc: K19
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS33
      loc: J19
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS33
      loc: J20
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS33
      loc: H20
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS33
      loc: G19
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS33
      loc: G20
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS33
      loc: F19
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS33
      loc: F20
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS33
      loc: D20
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS33
      loc: D19
    DAC_IQCLK:
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS33
      loc: M18
    DAC_IQRESET:
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS33
      loc: N15
    DAC_IQSEL:
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS33
      loc: N16
    DAC_IQWRT:
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS33
      loc: M17
    DDR_Addr:
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15
      loc: N2
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15
      loc: K2
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15
      loc: M3
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15
      loc: K3
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15
      loc: M4
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15
      loc: L1
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15
      loc: L4
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15
      loc: K4
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15
      loc: K1
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15
      loc: J4
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15
      loc: F5
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15
      loc: G4
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15
      loc: E4
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15
      loc: D4
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15
      loc: F4
    DDR_CAS_n:
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15
      loc: P5
    DDR_CKE:
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15
      loc: N3
    DDR_CS_n:
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15
      loc: N1
    DDR_Ck_n:
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15
      loc: M2
    DDR_Ck_p:
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15
      loc: L2
    DDR_DM:
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: DIFF_SSTL15_T_DCI
      loc: A1
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: DIFF_SSTL15_T_DCI
      loc: F1
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: DIFF_SSTL15_T_DCI
      loc: T1
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: DIFF_SSTL15_T_DCI
      loc: Y1
    DDR_DQ:
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15_T_DCI
      loc: C3
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15_T_DCI
      loc: B3
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15_T_DCI
      loc: A2
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15_T_DCI
      loc: A4
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15_T_DCI
      loc: D3
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15_T_DCI
      loc: D1
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15_T_DCI
      loc: C1
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15_T_DCI
      loc: E1
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15_T_DCI
      loc: E2
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15_T_DCI
      loc: E3
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15_T_DCI
      loc: G3
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15_T_DCI
      loc: H3
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15_T_DCI
      loc: J3
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15_T_DCI
      loc: H2
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15_T_DCI
      loc: H1
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15_T_DCI
      loc: J1
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15_T_DCI
      loc: P1
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15_T_DCI
      loc: P3
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15_T_DCI
      loc: R3
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15_T_DCI
      loc: R1
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15_T_DCI
      loc: T4
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15_T_DCI
      loc: U4
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15_T_DCI
      loc: U2
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15_T_DCI
      loc: U3
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15_T_DCI
      loc: V1
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15_T_DCI
      loc: Y3
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15_T_DCI
      loc: W1
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15_T_DCI
      loc: Y4
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15_T_DCI
      loc: Y2
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15_T_DCI
      loc: W3
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15_T_DCI
      loc: V2
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15_T_DCI
      loc: V3
    DDR_DQS_n:
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: DIFF_SSTL15_T_DCI
      loc: B2
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: DIFF_SSTL15_T_DCI
      loc: F2
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: DIFF_SSTL15_T_DCI
      loc: T2
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: DIFF_SSTL15_T_DCI
      loc: W4
    DDR_DQS_p:
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: DIFF_SSTL15_T_DCI
      loc: C2
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: DIFF_SSTL15_T_DCI
      loc: G2
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: DIFF_SSTL15_T_DCI
      loc: R2
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: DIFF_SSTL15_T_DCI
      loc: W5
    DDR_ODT:
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15
      loc: N5
    DDR_RAS_n:
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15
      loc: P4
    DDR_ba:
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: DIFF_SSTL15
      loc: L5
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: DIFF_SSTL15
      loc: R4
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: DIFF_SSTL15
      loc: J5
    DDR_reset_n:
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15
      loc: B4
    DDR_we_n:
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15
      loc: M5
    FCLK_N:
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS18
      loc: P20
    FCLK_P:
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS18
      loc: N20
    FIXED_IO_ddr_vrn:
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15_T_DCI
      loc: G5
    FIXED_IO_ddr_vrp:
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: SSTL15_T_DCI
      loc: H5
    FIXED_IO_ps_clk:
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS33
      loc: E7
    FIXED_IO_ps_porb:
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS33
      loc: C7
    FIXED_IO_ps_srstb:
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS33
      loc: B10
    gpio:
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS33
      loc: G17
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS33
      loc: G18
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS33
      loc: H16
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS33
      loc: H17
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS33
      loc: J18
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS33
      loc: H18
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS33
      loc: K17
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS33
      loc: K18
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS33
      loc: L14
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS33
      loc: L15
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS33
      loc: L16
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS33
      loc: L17
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS33
      loc: K16
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS33
      loc: J16
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS33
      loc: M14
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS33
      loc: M15
    led:
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS33
      loc: F16
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS33
      loc: F17
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS33
      loc: G15
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS33
      loc: H15
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS33
      loc: K14
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS33
      loc: G14
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS33
      loc: J15
    - !!python/object:casper_platform.Pin
      diff_term: null
      drive_strength: null
      iostd: LVCMOS33
      loc: J14
  platform_name: red_pitaya
  raw_constraints: []
  synth_tool: ''
  temp_fpga_model: ''
  temp_quartus_qsf_files: []
  vendor_constraints_files: ''
template_project: null
version: 0.0.0
