TimeQuest Timing Analyzer report for RAMCore2
Fri Jun 07 18:44:59 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'SW[0]'
 15. Slow 1200mV 85C Model Setup: 'RAMs_drive:RAM_controller|v_count_write_aux[0]'
 16. Slow 1200mV 85C Model Hold: 'SW[0]'
 17. Slow 1200mV 85C Model Hold: 'RAMs_drive:RAM_controller|v_count_write_aux[0]'
 18. Slow 1200mV 85C Model Hold: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Recovery: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Recovery: 'SW[0]'
 23. Slow 1200mV 85C Model Removal: 'SW[0]'
 24. Slow 1200mV 85C Model Removal: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'SW[0]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'RAMs_drive:RAM_controller|v_count_write_aux[0]'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Slow 1200mV 85C Model Metastability Report
 36. Slow 1200mV 0C Model Fmax Summary
 37. Slow 1200mV 0C Model Setup Summary
 38. Slow 1200mV 0C Model Hold Summary
 39. Slow 1200mV 0C Model Recovery Summary
 40. Slow 1200mV 0C Model Removal Summary
 41. Slow 1200mV 0C Model Minimum Pulse Width Summary
 42. Slow 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Setup: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Setup: 'SW[0]'
 45. Slow 1200mV 0C Model Setup: 'RAMs_drive:RAM_controller|v_count_write_aux[0]'
 46. Slow 1200mV 0C Model Hold: 'SW[0]'
 47. Slow 1200mV 0C Model Hold: 'RAMs_drive:RAM_controller|v_count_write_aux[0]'
 48. Slow 1200mV 0C Model Hold: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 49. Slow 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 50. Slow 1200mV 0C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Recovery: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 52. Slow 1200mV 0C Model Recovery: 'SW[0]'
 53. Slow 1200mV 0C Model Removal: 'SW[0]'
 54. Slow 1200mV 0C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 55. Slow 1200mV 0C Model Removal: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Minimum Pulse Width: 'SW[0]'
 57. Slow 1200mV 0C Model Minimum Pulse Width: 'RAMs_drive:RAM_controller|v_count_write_aux[0]'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 59. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 61. Setup Times
 62. Hold Times
 63. Clock to Output Times
 64. Minimum Clock to Output Times
 65. Slow 1200mV 0C Model Metastability Report
 66. Fast 1200mV 0C Model Setup Summary
 67. Fast 1200mV 0C Model Hold Summary
 68. Fast 1200mV 0C Model Recovery Summary
 69. Fast 1200mV 0C Model Removal Summary
 70. Fast 1200mV 0C Model Minimum Pulse Width Summary
 71. Fast 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 72. Fast 1200mV 0C Model Setup: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 73. Fast 1200mV 0C Model Setup: 'SW[0]'
 74. Fast 1200mV 0C Model Setup: 'RAMs_drive:RAM_controller|v_count_write_aux[0]'
 75. Fast 1200mV 0C Model Hold: 'SW[0]'
 76. Fast 1200mV 0C Model Hold: 'RAMs_drive:RAM_controller|v_count_write_aux[0]'
 77. Fast 1200mV 0C Model Hold: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 78. Fast 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 79. Fast 1200mV 0C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 80. Fast 1200mV 0C Model Recovery: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 81. Fast 1200mV 0C Model Recovery: 'SW[0]'
 82. Fast 1200mV 0C Model Removal: 'SW[0]'
 83. Fast 1200mV 0C Model Removal: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 84. Fast 1200mV 0C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 85. Fast 1200mV 0C Model Minimum Pulse Width: 'SW[0]'
 86. Fast 1200mV 0C Model Minimum Pulse Width: 'RAMs_drive:RAM_controller|v_count_write_aux[0]'
 87. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 88. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 89. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 90. Setup Times
 91. Hold Times
 92. Clock to Output Times
 93. Minimum Clock to Output Times
 94. Fast 1200mV 0C Model Metastability Report
 95. Multicorner Timing Analysis Summary
 96. Setup Times
 97. Hold Times
 98. Clock to Output Times
 99. Minimum Clock to Output Times
100. Board Trace Model Assignments
101. Input Transition Times
102. Slow Corner Signal Integrity Metrics
103. Fast Corner Signal Integrity Metrics
104. Setup Transfers
105. Hold Transfers
106. Recovery Transfers
107. Removal Transfers
108. Report TCCS
109. Report RSKM
110. Unconstrained Paths
111. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; RAMCore2                                           ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; Clock Name                                          ; Type      ; Period   ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                ; Targets                                                 ;
+-----------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; Generated ; 39.729   ; 25.17 MHz  ; 0.000 ; 19.864  ; 50.00      ; 147       ; 74          ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLK25|altpll_component|auto_generated|pll1|inclk[0]   ; { CLK25|altpll_component|auto_generated|pll1|clk[0] }   ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 1280.000 ; 0.78 MHz   ; 0.000 ; 640.000 ; 50.00      ; 64        ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0] ; { CLK_24M|altpll_component|auto_generated|pll1|clk[0] } ;
; CLOCK_50                                            ; Base      ; 20.000   ; 50.0 MHz   ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CLOCK_50 }                                            ;
; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { RAMs_drive:RAM_controller|v_count_write_aux[0] }      ;
; SW[0]                                               ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { SW[0] }                                               ;
+-----------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                        ;
+------------+-----------------+-----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note ;
+------------+-----------------+-----------------------------------------------------+------+
; 50.76 MHz  ; 50.76 MHz       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 52.72 MHz  ; 52.72 MHz       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;      ;
; 197.71 MHz ; 197.71 MHz      ; SW[0]                                               ;      ;
+------------+-----------------+-----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; -9.583 ; -1175.382     ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -8.246 ; -1245.689     ;
; SW[0]                                               ; -4.555 ; -282.762      ;
; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; -2.249 ; -373.893      ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; SW[0]                                               ; -4.102 ; -171.838      ;
; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; -0.056 ; -0.104        ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.268  ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 0.342  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                       ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; -2.941 ; -137.733      ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -2.343 ; -41.653       ;
; SW[0]                                               ; -0.395 ; -4.738        ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; SW[0]                                               ; -5.344 ; -103.098      ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.103  ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 1.143  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; SW[0]                                               ; -3.000  ; -55.073       ;
; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; 0.293   ; 0.000         ;
; CLOCK_50                                            ; 9.824   ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 19.618  ; 0.000         ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 639.736 ; 0.000         ;
+-----------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                                                          ; Launch Clock                                   ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -9.583 ; RAMs_drive:RAM_controller|readDir_32[13]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.897     ; 3.655      ;
; -9.583 ; RAMs_drive:RAM_controller|readDir_32[13]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.897     ; 3.655      ;
; -9.561 ; RAMs_drive:RAM_controller|readDir_32[15]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.895     ; 3.635      ;
; -9.561 ; RAMs_drive:RAM_controller|readDir_32[15]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.895     ; 3.635      ;
; -9.549 ; RAMs_drive:RAM_controller|readDir_32[13]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.888     ; 3.630      ;
; -9.549 ; RAMs_drive:RAM_controller|readDir_32[13]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.888     ; 3.630      ;
; -9.511 ; RAMs_drive:RAM_controller|Parity_register[1]   ; VGA_generator:VGA_controller|red[0]                                                                                                              ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.220     ; 6.247      ;
; -9.510 ; RAMs_drive:RAM_controller|Parity_register[1]   ; VGA_generator:VGA_controller|green[0]                                                                                                            ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.220     ; 6.246      ;
; -9.497 ; RAMs_drive:RAM_controller|readDir_32[15]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.886     ; 3.580      ;
; -9.497 ; RAMs_drive:RAM_controller|readDir_32[15]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.886     ; 3.580      ;
; -9.468 ; RAMs_drive:RAM_controller|readDir_32[13]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_re_reg       ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.892     ; 3.545      ;
; -9.468 ; RAMs_drive:RAM_controller|readDir_32[13]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.892     ; 3.545      ;
; -9.465 ; RAMs_drive:RAM_controller|readDir_32[15]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_re_reg       ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.890     ; 3.544      ;
; -9.465 ; RAMs_drive:RAM_controller|readDir_32[15]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.890     ; 3.544      ;
; -9.463 ; RAMs_drive:RAM_controller|Parity_register[1]   ; VGA_generator:VGA_controller|green[3]                                                                                                            ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.220     ; 6.199      ;
; -9.461 ; RAMs_drive:RAM_controller|Parity_register[1]   ; VGA_generator:VGA_controller|red[3]                                                                                                              ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.220     ; 6.197      ;
; -9.447 ; RAMs_drive:RAM_controller|readDir_32[14]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.897     ; 3.519      ;
; -9.447 ; RAMs_drive:RAM_controller|readDir_32[14]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.897     ; 3.519      ;
; -9.432 ; RAMs_drive:RAM_controller|Parity_register[81]  ; VGA_generator:VGA_controller|red[0]                                                                                                              ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.084     ; 6.304      ;
; -9.431 ; RAMs_drive:RAM_controller|Parity_register[81]  ; VGA_generator:VGA_controller|green[0]                                                                                                            ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.084     ; 6.303      ;
; -9.401 ; RAMs_drive:RAM_controller|Parity_register[5]   ; VGA_generator:VGA_controller|red[0]                                                                                                              ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.120     ; 6.237      ;
; -9.400 ; RAMs_drive:RAM_controller|Parity_register[5]   ; VGA_generator:VGA_controller|green[0]                                                                                                            ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.120     ; 6.236      ;
; -9.384 ; RAMs_drive:RAM_controller|Parity_register[81]  ; VGA_generator:VGA_controller|green[3]                                                                                                            ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.084     ; 6.256      ;
; -9.382 ; RAMs_drive:RAM_controller|Parity_register[81]  ; VGA_generator:VGA_controller|red[3]                                                                                                              ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.084     ; 6.254      ;
; -9.381 ; RAMs_drive:RAM_controller|readDir_32[14]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.888     ; 3.462      ;
; -9.381 ; RAMs_drive:RAM_controller|readDir_32[14]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.888     ; 3.462      ;
; -9.360 ; RAMs_drive:RAM_controller|Parity_register[86]  ; VGA_generator:VGA_controller|red[0]                                                                                                              ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.740     ; 6.576      ;
; -9.359 ; RAMs_drive:RAM_controller|Parity_register[86]  ; VGA_generator:VGA_controller|green[0]                                                                                                            ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.740     ; 6.575      ;
; -9.359 ; RAMs_drive:RAM_controller|readDir_32[13]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_re_reg       ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.894     ; 3.434      ;
; -9.359 ; RAMs_drive:RAM_controller|readDir_32[13]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.894     ; 3.434      ;
; -9.355 ; RAMs_drive:RAM_controller|readDir_32[13]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.887     ; 3.437      ;
; -9.355 ; RAMs_drive:RAM_controller|readDir_32[13]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.887     ; 3.437      ;
; -9.353 ; RAMs_drive:RAM_controller|Parity_register[5]   ; VGA_generator:VGA_controller|green[3]                                                                                                            ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.120     ; 6.189      ;
; -9.352 ; RAMs_drive:RAM_controller|readDir_32[15]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.894     ; 3.427      ;
; -9.352 ; RAMs_drive:RAM_controller|readDir_32[15]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.894     ; 3.427      ;
; -9.351 ; RAMs_drive:RAM_controller|Parity_register[5]   ; VGA_generator:VGA_controller|red[3]                                                                                                              ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.120     ; 6.187      ;
; -9.343 ; RAMs_drive:RAM_controller|readDir_32[15]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.885     ; 3.427      ;
; -9.343 ; RAMs_drive:RAM_controller|readDir_32[15]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.885     ; 3.427      ;
; -9.327 ; RAMs_drive:RAM_controller|readDir_32[13]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.896     ; 3.400      ;
; -9.327 ; RAMs_drive:RAM_controller|readDir_32[13]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.896     ; 3.400      ;
; -9.318 ; RAMs_drive:RAM_controller|readDir_32[14]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_re_reg       ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.892     ; 3.395      ;
; -9.318 ; RAMs_drive:RAM_controller|readDir_32[14]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.892     ; 3.395      ;
; -9.317 ; RAMs_drive:RAM_controller|readDir_32[15]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_re_reg       ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.890     ; 3.396      ;
; -9.317 ; RAMs_drive:RAM_controller|readDir_32[15]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.890     ; 3.396      ;
; -9.313 ; RAMs_drive:RAM_controller|Parity_register[1]   ; VGA_generator:VGA_controller|red[1]                                                                                                              ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.219     ; 6.050      ;
; -9.312 ; RAMs_drive:RAM_controller|Parity_register[86]  ; VGA_generator:VGA_controller|green[3]                                                                                                            ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.740     ; 6.528      ;
; -9.311 ; RAMs_drive:RAM_controller|Parity_register[1]   ; VGA_generator:VGA_controller|green[1]                                                                                                            ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.219     ; 6.048      ;
; -9.310 ; RAMs_drive:RAM_controller|Parity_register[86]  ; VGA_generator:VGA_controller|red[3]                                                                                                              ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.740     ; 6.526      ;
; -9.305 ; RAMs_drive:RAM_controller|Parity_register[15]  ; VGA_generator:VGA_controller|red[0]                                                                                                              ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.658     ; 6.603      ;
; -9.304 ; RAMs_drive:RAM_controller|Parity_register[2]   ; VGA_generator:VGA_controller|red[0]                                                                                                              ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.732     ; 6.528      ;
; -9.304 ; RAMs_drive:RAM_controller|Parity_register[15]  ; VGA_generator:VGA_controller|green[0]                                                                                                            ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.658     ; 6.602      ;
; -9.303 ; RAMs_drive:RAM_controller|Parity_register[2]   ; VGA_generator:VGA_controller|green[0]                                                                                                            ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.732     ; 6.527      ;
; -9.301 ; RAMs_drive:RAM_controller|readDir_16[13]       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.134     ; 3.136      ;
; -9.301 ; RAMs_drive:RAM_controller|readDir_16[13]       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.134     ; 3.136      ;
; -9.298 ; RAMs_drive:RAM_controller|Parity_register[9]   ; VGA_generator:VGA_controller|red[0]                                                                                                              ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.729     ; 6.525      ;
; -9.297 ; RAMs_drive:RAM_controller|Parity_register[9]   ; VGA_generator:VGA_controller|green[0]                                                                                                            ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.729     ; 6.524      ;
; -9.297 ; RAMs_drive:RAM_controller|readDir_16[13]       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.136     ; 3.130      ;
; -9.297 ; RAMs_drive:RAM_controller|readDir_16[13]       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.136     ; 3.130      ;
; -9.295 ; RAMs_drive:RAM_controller|readDir_32[4]        ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.918     ; 3.346      ;
; -9.287 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|red[0]                                                                                                              ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.736     ; 6.507      ;
; -9.286 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|green[0]                                                                                                            ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.736     ; 6.506      ;
; -9.284 ; RAMs_drive:RAM_controller|Parity_register[1]   ; VGA_generator:VGA_controller|green[2]                                                                                                            ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.219     ; 6.021      ;
; -9.284 ; RAMs_drive:RAM_controller|readDir_32[8]        ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.065     ; 3.188      ;
; -9.283 ; RAMs_drive:RAM_controller|Parity_register[177] ; VGA_generator:VGA_controller|red[0]                                                                                                              ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.612     ; 6.627      ;
; -9.282 ; RAMs_drive:RAM_controller|Parity_register[177] ; VGA_generator:VGA_controller|green[0]                                                                                                            ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.612     ; 6.626      ;
; -9.280 ; RAMs_drive:RAM_controller|Parity_register[1]   ; VGA_generator:VGA_controller|red[2]                                                                                                              ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.219     ; 6.017      ;
; -9.275 ; RAMs_drive:RAM_controller|Parity_register[209] ; VGA_generator:VGA_controller|red[0]                                                                                                              ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.755     ; 6.476      ;
; -9.274 ; RAMs_drive:RAM_controller|Parity_register[209] ; VGA_generator:VGA_controller|green[0]                                                                                                            ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.755     ; 6.475      ;
; -9.273 ; RAMs_drive:RAM_controller|readDir_32[13]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.888     ; 3.354      ;
; -9.273 ; RAMs_drive:RAM_controller|readDir_32[13]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.888     ; 3.354      ;
; -9.270 ; RAMs_drive:RAM_controller|Parity_register[30]  ; VGA_generator:VGA_controller|red[0]                                                                                                              ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.404     ; 6.822      ;
; -9.269 ; RAMs_drive:RAM_controller|Parity_register[30]  ; VGA_generator:VGA_controller|green[0]                                                                                                            ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.404     ; 6.821      ;
; -9.268 ; RAMs_drive:RAM_controller|readDir_32[15]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_re_reg       ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.892     ; 3.345      ;
; -9.268 ; RAMs_drive:RAM_controller|readDir_32[15]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.892     ; 3.345      ;
; -9.266 ; RAMs_drive:RAM_controller|readDir_32[15]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_re_reg       ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.887     ; 3.348      ;
; -9.266 ; RAMs_drive:RAM_controller|readDir_32[15]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.887     ; 3.348      ;
; -9.262 ; RAMs_drive:RAM_controller|readDir_32[14]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_re_reg       ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.892     ; 3.339      ;
; -9.262 ; RAMs_drive:RAM_controller|readDir_32[14]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.892     ; 3.339      ;
; -9.261 ; RAMs_drive:RAM_controller|readDir_32[15]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.886     ; 3.344      ;
; -9.261 ; RAMs_drive:RAM_controller|readDir_32[15]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.886     ; 3.344      ;
; -9.261 ; RAMs_drive:RAM_controller|readDir_32[15]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_re_reg       ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.884     ; 3.346      ;
; -9.261 ; RAMs_drive:RAM_controller|readDir_32[15]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.884     ; 3.346      ;
; -9.259 ; RAMs_drive:RAM_controller|readDir_32[15]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_re_reg       ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.901     ; 3.327      ;
; -9.259 ; RAMs_drive:RAM_controller|readDir_32[15]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.901     ; 3.327      ;
; -9.257 ; RAMs_drive:RAM_controller|Parity_register[15]  ; VGA_generator:VGA_controller|green[3]                                                                                                            ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.658     ; 6.555      ;
; -9.257 ; RAMs_drive:RAM_controller|readDir_32[15]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_re_reg       ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.901     ; 3.325      ;
; -9.257 ; RAMs_drive:RAM_controller|readDir_32[15]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.901     ; 3.325      ;
; -9.256 ; RAMs_drive:RAM_controller|Parity_register[2]   ; VGA_generator:VGA_controller|green[3]                                                                                                            ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.732     ; 6.480      ;
; -9.255 ; RAMs_drive:RAM_controller|Parity_register[15]  ; VGA_generator:VGA_controller|red[3]                                                                                                              ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.658     ; 6.553      ;
; -9.254 ; RAMs_drive:RAM_controller|Parity_register[2]   ; VGA_generator:VGA_controller|red[3]                                                                                                              ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.732     ; 6.478      ;
; -9.251 ; RAMs_drive:RAM_controller|readDir_32[13]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_re_reg       ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.896     ; 3.324      ;
; -9.251 ; RAMs_drive:RAM_controller|readDir_32[13]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.896     ; 3.324      ;
; -9.250 ; RAMs_drive:RAM_controller|Parity_register[9]   ; VGA_generator:VGA_controller|green[3]                                                                                                            ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.729     ; 6.477      ;
; -9.248 ; RAMs_drive:RAM_controller|Parity_register[9]   ; VGA_generator:VGA_controller|red[3]                                                                                                              ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.729     ; 6.475      ;
; -9.246 ; RAMs_drive:RAM_controller|Parity_register[10]  ; VGA_generator:VGA_controller|red[0]                                                                                                              ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.857     ; 6.345      ;
; -9.245 ; RAMs_drive:RAM_controller|Parity_register[10]  ; VGA_generator:VGA_controller|green[0]                                                                                                            ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.857     ; 6.344      ;
; -9.244 ; RAMs_drive:RAM_controller|readDir_32[14]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.887     ; 3.326      ;
; -9.244 ; RAMs_drive:RAM_controller|readDir_32[14]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.887     ; 3.326      ;
; -9.239 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|green[3]                                                                                                            ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.736     ; 6.459      ;
; -9.239 ; RAMs_drive:RAM_controller|readDir_32[13]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_re_reg       ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.903     ; 3.305      ;
+--------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -8.246 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.902     ; 2.812      ;
; -8.246 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.902     ; 2.812      ;
; -8.244 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.897     ; 2.815      ;
; -8.231 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.909     ; 2.790      ;
; -8.231 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.909     ; 2.790      ;
; -8.229 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.904     ; 2.793      ;
; -8.226 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.904     ; 2.790      ;
; -8.226 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.904     ; 2.790      ;
; -8.224 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.899     ; 2.793      ;
; -8.157 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.900     ; 2.725      ;
; -8.157 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.900     ; 2.725      ;
; -8.155 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.895     ; 2.728      ;
; -8.136 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.915     ; 2.689      ;
; -8.136 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.915     ; 2.689      ;
; -8.134 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.910     ; 2.692      ;
; -8.129 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.909     ; 2.688      ;
; -8.129 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.909     ; 2.688      ;
; -8.127 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.904     ; 2.691      ;
; -8.121 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.901     ; 2.688      ;
; -8.121 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.901     ; 2.688      ;
; -8.119 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.896     ; 2.691      ;
; -8.110 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.761     ; 2.817      ;
; -8.110 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.761     ; 2.817      ;
; -8.108 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.756     ; 2.820      ;
; -8.090 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.900     ; 2.658      ;
; -8.090 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.900     ; 2.658      ;
; -8.089 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.906     ; 2.651      ;
; -8.089 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.906     ; 2.651      ;
; -8.088 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.895     ; 2.661      ;
; -8.087 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.901     ; 2.654      ;
; -8.081 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.910     ; 2.639      ;
; -8.081 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.910     ; 2.639      ;
; -8.079 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.905     ; 2.642      ;
; -8.074 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.762     ; 2.780      ;
; -8.074 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.762     ; 2.780      ;
; -8.072 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.911     ; 2.629      ;
; -8.072 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.911     ; 2.629      ;
; -8.072 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.757     ; 2.783      ;
; -8.070 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.906     ; 2.632      ;
; -8.053 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.913     ; 2.608      ;
; -8.053 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.913     ; 2.608      ;
; -8.051 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.908     ; 2.611      ;
; -8.043 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.761     ; 2.750      ;
; -8.043 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.761     ; 2.750      ;
; -8.041 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.756     ; 2.753      ;
; -8.038 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.904     ; 2.602      ;
; -8.038 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.904     ; 2.602      ;
; -8.036 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.899     ; 2.605      ;
; -8.007 ; RAMs_drive:RAM_controller|writeDir_16[11] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.924     ; 2.551      ;
; -7.970 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.763     ; 2.675      ;
; -7.970 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.763     ; 2.675      ;
; -7.968 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.758     ; 2.678      ;
; -7.956 ; RAMs_drive:RAM_controller|writeDir_16[11] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.930     ; 2.494      ;
; -7.955 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.909     ; 2.514      ;
; -7.955 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.909     ; 2.514      ;
; -7.953 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.904     ; 2.517      ;
; -7.932 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.770     ; 2.630      ;
; -7.932 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.770     ; 2.630      ;
; -7.930 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.765     ; 2.633      ;
; -7.927 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.765     ; 2.630      ;
; -7.927 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.765     ; 2.630      ;
; -7.925 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.760     ; 2.633      ;
; -7.922 ; RAMs_drive:RAM_controller|writeDir_16[11] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.928     ; 2.462      ;
; -7.916 ; RAMs_drive:RAM_controller|writeDir_16[11] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.926     ; 2.458      ;
; -7.883 ; RAMs_drive:RAM_controller|writeDir_16[11] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.928     ; 2.423      ;
; -7.878 ; RAMs_drive:RAM_controller|writeDir_16[11] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.930     ; 2.416      ;
; -7.869 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.902     ; 2.435      ;
; -7.869 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.902     ; 2.435      ;
; -7.867 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.897     ; 2.438      ;
; -7.866 ; RAMs_drive:RAM_controller|writeDir_16[11] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.925     ; 2.409      ;
; -7.831 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.906     ; 2.393      ;
; -7.831 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.906     ; 2.393      ;
; -7.829 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.901     ; 2.396      ;
; -7.826 ; RAMs_drive:RAM_controller|writeDir_16[1]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.963     ; 2.331      ;
; -7.814 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.770     ; 2.512      ;
; -7.814 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.770     ; 2.512      ;
; -7.812 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.765     ; 2.515      ;
; -7.809 ; RAMs_drive:RAM_controller|writeDir_16[12] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.924     ; 2.353      ;
; -7.804 ; RAMs_drive:RAM_controller|writeDir_16[1]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.959     ; 2.313      ;
; -7.794 ; RAMs_drive:RAM_controller|writeDir_16[1]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.958     ; 2.304      ;
; -7.784 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.767     ; 2.485      ;
; -7.784 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.767     ; 2.485      ;
; -7.782 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.762     ; 2.488      ;
; -7.766 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.771     ; 2.463      ;
; -7.766 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.771     ; 2.463      ;
; -7.764 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.766     ; 2.466      ;
; -7.757 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.772     ; 2.453      ;
; -7.757 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.772     ; 2.453      ;
; -7.755 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.767     ; 2.456      ;
; -7.754 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.774     ; 2.448      ;
; -7.754 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.774     ; 2.448      ;
; -7.752 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.769     ; 2.451      ;
; -7.743 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.776     ; 2.435      ;
; -7.743 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.776     ; 2.435      ;
; -7.741 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.771     ; 2.438      ;
; -7.713 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.767     ; 2.414      ;
; -7.713 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.767     ; 2.414      ;
; -7.711 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.762     ; 2.417      ;
; -7.696 ; RAMs_drive:RAM_controller|writeDir_16[1]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.957     ; 2.207      ;
; -7.674 ; RAMs_drive:RAM_controller|writeDir_16[7]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.799     ; 2.343      ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SW[0]'                                                                                                                                                                             ;
+--------+------------------------------------------------+-------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                   ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+-------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -4.555 ; VGA_generator:VGA_controller|Vcount[3]         ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.318      ; 9.015      ;
; -4.515 ; VGA_generator:VGA_controller|Hcount[1]         ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.307      ; 8.964      ;
; -4.511 ; VGA_generator:VGA_controller|Hcount[6]         ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.308      ; 8.961      ;
; -4.418 ; VGA_generator:VGA_controller|Hcount[3]         ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.308      ; 8.868      ;
; -4.399 ; VGA_generator:VGA_controller|Hcount[4]         ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.308      ; 8.849      ;
; -4.392 ; VGA_generator:VGA_controller|Vcount[5]         ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.318      ; 8.852      ;
; -4.366 ; VGA_generator:VGA_controller|Vcount[4]         ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.318      ; 8.826      ;
; -4.364 ; VGA_generator:VGA_controller|Hcount[2]         ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.308      ; 8.814      ;
; -4.338 ; VGA_generator:VGA_controller|Vcount[7]         ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.947      ; 8.427      ;
; -4.312 ; VGA_generator:VGA_controller|Vcount[8]         ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.300      ; 8.754      ;
; -4.304 ; VGA_generator:VGA_controller|Hcount[7]         ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.308      ; 8.754      ;
; -4.300 ; VGA_generator:VGA_controller|Hcount[5]         ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.308      ; 8.750      ;
; -4.286 ; VGA_generator:VGA_controller|Vcount[1]         ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.318      ; 8.746      ;
; -4.278 ; VGA_generator:VGA_controller|Vcount[3]         ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.321      ; 8.725      ;
; -4.274 ; VGA_generator:VGA_controller|Vcount[2]         ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.318      ; 8.734      ;
; -4.254 ; VGA_generator:VGA_controller|Vcount[6]         ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.311      ; 8.707      ;
; -4.251 ; VGA_generator:VGA_controller|Vcount[0]         ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.311      ; 8.704      ;
; -4.201 ; VGA_generator:VGA_controller|Hcount[1]         ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.310      ; 8.637      ;
; -4.197 ; VGA_generator:VGA_controller|Hcount[6]         ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.311      ; 8.634      ;
; -4.133 ; VGA_generator:VGA_controller|Vcount[4]         ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.320      ; 8.550      ;
; -4.130 ; VGA_generator:VGA_controller|Vcount[3]         ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.320      ; 8.547      ;
; -4.122 ; VGA_generator:VGA_controller|Vcount[4]         ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.321      ; 8.569      ;
; -4.115 ; VGA_generator:VGA_controller|Vcount[5]         ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.321      ; 8.562      ;
; -4.104 ; VGA_generator:VGA_controller|Hcount[3]         ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.311      ; 8.541      ;
; -4.097 ; VGA_generator:VGA_controller|Vcount[0]         ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.313      ; 8.507      ;
; -4.089 ; VGA_generator:VGA_controller|Hcount[1]         ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.309      ; 8.495      ;
; -4.085 ; VGA_generator:VGA_controller|Hcount[4]         ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.311      ; 8.522      ;
; -4.085 ; VGA_generator:VGA_controller|Hcount[6]         ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.310      ; 8.492      ;
; -4.066 ; VGA_generator:VGA_controller|Vcount[1]         ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.320      ; 8.483      ;
; -4.064 ; VGA_generator:VGA_controller|Vcount[2]         ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.320      ; 8.481      ;
; -4.050 ; VGA_generator:VGA_controller|Hcount[2]         ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.311      ; 8.487      ;
; -4.042 ; VGA_generator:VGA_controller|Vcount[1]         ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.321      ; 8.489      ;
; -4.030 ; VGA_generator:VGA_controller|Vcount[2]         ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.321      ; 8.477      ;
; -3.992 ; VGA_generator:VGA_controller|Hcount[3]         ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.310      ; 8.399      ;
; -3.990 ; VGA_generator:VGA_controller|Hcount[7]         ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.311      ; 8.427      ;
; -3.986 ; VGA_generator:VGA_controller|Hcount[5]         ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.311      ; 8.423      ;
; -3.984 ; VGA_generator:VGA_controller|Vcount[8]         ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.303      ; 8.413      ;
; -3.973 ; VGA_generator:VGA_controller|Hcount[4]         ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.310      ; 8.380      ;
; -3.971 ; VGA_generator:VGA_controller|Vcount[3]         ; RAMs_drive:RAM_controller|readDir_8[13]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.337      ; 8.430      ;
; -3.967 ; VGA_generator:VGA_controller|Vcount[5]         ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.320      ; 8.384      ;
; -3.940 ; VGA_generator:VGA_controller|Vcount[6]         ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.314      ; 8.380      ;
; -3.938 ; VGA_generator:VGA_controller|Hcount[2]         ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.310      ; 8.345      ;
; -3.936 ; VGA_generator:VGA_controller|Vcount[3]         ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.528      ; 8.326      ;
; -3.925 ; VGA_generator:VGA_controller|Vcount[3]         ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.531      ; 8.331      ;
; -3.919 ; VGA_generator:VGA_controller|Vcount[8]         ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.302      ; 8.318      ;
; -3.908 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.507      ; 8.469      ;
; -3.906 ; VGA_generator:VGA_controller|Hcount[8]         ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.942      ; 7.990      ;
; -3.903 ; VGA_generator:VGA_controller|Vcount[7]         ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.950      ; 7.979      ;
; -3.884 ; VGA_generator:VGA_controller|Vcount[0]         ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.314      ; 8.324      ;
; -3.878 ; VGA_generator:VGA_controller|Hcount[7]         ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.310      ; 8.285      ;
; -3.874 ; VGA_generator:VGA_controller|Hcount[5]         ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.310      ; 8.281      ;
; -3.845 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.300      ; 8.287      ;
; -3.845 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.507      ; 8.406      ;
; -3.828 ; VGA_generator:VGA_controller|Vcount[6]         ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.313      ; 8.238      ;
; -3.828 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.507      ; 8.389      ;
; -3.820 ; VGA_generator:VGA_controller|Vcount[3]         ; RAMs_drive:RAM_controller|readDir_8[5]    ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.531      ; 8.190      ;
; -3.808 ; VGA_generator:VGA_controller|Vcount[5]         ; RAMs_drive:RAM_controller|readDir_8[13]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.337      ; 8.267      ;
; -3.804 ; VGA_generator:VGA_controller|Vcount[3]         ; RAMs_drive:RAM_controller|readDir_8[10]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.531      ; 8.330      ;
; -3.791 ; VGA_generator:VGA_controller|Vcount[7]         ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.949      ; 7.837      ;
; -3.773 ; VGA_generator:VGA_controller|Vcount[5]         ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.528      ; 8.163      ;
; -3.762 ; VGA_generator:VGA_controller|Vcount[5]         ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.531      ; 8.168      ;
; -3.755 ; VGA_generator:VGA_controller|Vcount[3]         ; RAMs_drive:RAM_controller|readDir_8[8]    ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.528      ; 8.281      ;
; -3.749 ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.272      ; 7.974      ;
; -3.739 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.507      ; 8.300      ;
; -3.739 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.656      ; 8.348      ;
; -3.731 ; VGA_generator:VGA_controller|Vcount[7]         ; RAMs_drive:RAM_controller|readDir_8[13]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.966      ; 7.819      ;
; -3.728 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.656      ; 8.337      ;
; -3.725 ; VGA_generator:VGA_controller|Vcount[3]         ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.595      ; 8.192      ;
; -3.724 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.507      ; 8.285      ;
; -3.719 ; VGA_generator:VGA_controller|Vcount[3]         ; RAMs_drive:RAM_controller|readDir_8[6]    ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.594      ; 8.186      ;
; -3.707 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|writeDir_16[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.674      ; 8.485      ;
; -3.703 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.507      ; 8.264      ;
; -3.693 ; RAMs_drive:RAM_controller|h_count_write_aux[0] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.526      ; 8.273      ;
; -3.690 ; RAMs_drive:RAM_controller|h_count_write_aux[7] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.142      ; 7.886      ;
; -3.682 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|writeDir_32[14] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.655      ; 8.282      ;
; -3.668 ; RAMs_drive:RAM_controller|h_count_write_aux[8] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.142      ; 7.864      ;
; -3.665 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.656      ; 8.274      ;
; -3.657 ; VGA_generator:VGA_controller|Vcount[5]         ; RAMs_drive:RAM_controller|readDir_8[5]    ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.531      ; 8.027      ;
; -3.653 ; VGA_generator:VGA_controller|Vcount[3]         ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.640      ; 8.174      ;
; -3.648 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.656      ; 8.257      ;
; -3.644 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.656      ; 8.253      ;
; -3.641 ; VGA_generator:VGA_controller|Vcount[5]         ; RAMs_drive:RAM_controller|readDir_8[10]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.531      ; 8.167      ;
; -3.632 ; VGA_generator:VGA_controller|Vcount[4]         ; RAMs_drive:RAM_controller|readDir_8[13]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.337      ; 8.091      ;
; -3.626 ; VGA_generator:VGA_controller|Vcount[3]         ; RAMs_drive:RAM_controller|readDir_8[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.352      ; 8.108      ;
; -3.597 ; VGA_generator:VGA_controller|Vcount[4]         ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.528      ; 7.987      ;
; -3.592 ; VGA_generator:VGA_controller|Hcount[8]         ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.945      ; 7.663      ;
; -3.592 ; VGA_generator:VGA_controller|Vcount[5]         ; RAMs_drive:RAM_controller|readDir_8[8]    ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.528      ; 8.118      ;
; -3.589 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|writeDir_16[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.674      ; 8.367      ;
; -3.586 ; VGA_generator:VGA_controller|Vcount[4]         ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.531      ; 7.992      ;
; -3.574 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.656      ; 8.183      ;
; -3.570 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|writeDir_32[14] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.655      ; 8.170      ;
; -3.567 ; VGA_generator:VGA_controller|Hcount[1]         ; RAMs_drive:RAM_controller|readDir_8[13]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.326      ; 8.015      ;
; -3.562 ; VGA_generator:VGA_controller|Vcount[5]         ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.595      ; 8.029      ;
; -3.560 ; VGA_generator:VGA_controller|Hcount[1]         ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.520      ; 7.955      ;
; -3.556 ; VGA_generator:VGA_controller|Vcount[5]         ; RAMs_drive:RAM_controller|readDir_8[6]    ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.594      ; 8.023      ;
; -3.554 ; VGA_generator:VGA_controller|Vcount[3]         ; RAMs_drive:RAM_controller|readDir_8[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.353      ; 8.043      ;
; -3.548 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|writeDir_32[14] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.655      ; 8.148      ;
; -3.543 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|writeDir_16[14] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.808      ; 8.339      ;
; -3.541 ; RAMs_drive:RAM_controller|h_count_write_aux[6] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.142      ; 7.737      ;
; -3.537 ; VGA_generator:VGA_controller|Vcount[3]         ; RAMs_drive:RAM_controller|readDir_32[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.338      ; 8.011      ;
+--------+------------------------------------------------+-------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'RAMs_drive:RAM_controller|v_count_write_aux[0]'                                                                                                                                                                            ;
+--------+------------------------------------------------+------------------------------------------------+-----------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                        ; Launch Clock                                        ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------+-----------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -2.249 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[215] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.618      ; 3.000      ;
; -2.188 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[215] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.618      ; 2.939      ;
; -2.169 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[183] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.618      ; 3.001      ;
; -2.128 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[115] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.537      ; 3.112      ;
; -2.124 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[215] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.618      ; 2.875      ;
; -2.106 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[183] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.618      ; 2.938      ;
; -2.083 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[115] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.537      ; 3.067      ;
; -2.078 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[139] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 2.065      ; 3.174      ;
; -2.048 ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; RAMs_drive:RAM_controller|Parity_register[215] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.234      ; 2.415      ;
; -2.042 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[183] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.618      ; 2.874      ;
; -2.032 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[139] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 2.065      ; 3.128      ;
; -2.019 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[115] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.537      ; 3.003      ;
; -2.009 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[51]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.353      ; 2.771      ;
; -1.983 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[105] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.869      ; 3.391      ;
; -1.972 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[97]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.864      ; 3.384      ;
; -1.968 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[139] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 2.065      ; 3.064      ;
; -1.966 ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; RAMs_drive:RAM_controller|Parity_register[183] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.234      ; 2.414      ;
; -1.943 ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; RAMs_drive:RAM_controller|Parity_register[115] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.153      ; 2.543      ;
; -1.942 ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; RAMs_drive:RAM_controller|Parity_register[215] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.618      ; 2.693      ;
; -1.938 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[201] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.870      ; 3.352      ;
; -1.938 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[105] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.869      ; 3.346      ;
; -1.931 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[51]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.353      ; 2.693      ;
; -1.927 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[97]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.864      ; 3.339      ;
; -1.925 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[211] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.641      ; 3.111      ;
; -1.924 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[147] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.626      ; 3.091      ;
; -1.917 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[41]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.776      ; 3.240      ;
; -1.909 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[35]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.475      ; 2.828      ;
; -1.894 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[137] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.725      ; 3.273      ;
; -1.894 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[129] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.736      ; 3.177      ;
; -1.893 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[219] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.892      ; 3.333      ;
; -1.892 ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; RAMs_drive:RAM_controller|Parity_register[139] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.681      ; 2.604      ;
; -1.880 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[211] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.641      ; 3.066      ;
; -1.880 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[201] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.870      ; 3.294      ;
; -1.879 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[147] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.626      ; 3.046      ;
; -1.878 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[117] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.768      ; 3.094      ;
; -1.874 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[227] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.335      ; 2.758      ;
; -1.874 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[51]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.353      ; 2.636      ;
; -1.874 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[105] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.869      ; 3.282      ;
; -1.872 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[41]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.776      ; 3.195      ;
; -1.869 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[202] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 1.000        ; 1.303      ; 3.158      ;
; -1.868 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[215] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.618      ; 2.619      ;
; -1.863 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[99]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.659      ; 3.181      ;
; -1.863 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[97]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.864      ; 3.275      ;
; -1.862 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[217] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.920      ; 3.330      ;
; -1.860 ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; RAMs_drive:RAM_controller|Parity_register[183] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.618      ; 2.692      ;
; -1.859 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[91]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.833      ; 3.132      ;
; -1.841 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[177] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.938      ; 3.318      ;
; -1.841 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[137] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.725      ; 3.220      ;
; -1.841 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[129] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.736      ; 3.124      ;
; -1.840 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[219] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.892      ; 3.280      ;
; -1.839 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[215] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.618      ; 2.590      ;
; -1.837 ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; RAMs_drive:RAM_controller|Parity_register[115] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.537      ; 2.821      ;
; -1.836 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[35]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.475      ; 2.755      ;
; -1.833 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[117] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.768      ; 3.049      ;
; -1.816 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[211] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.641      ; 3.002      ;
; -1.816 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[201] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.870      ; 3.230      ;
; -1.815 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[147] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.626      ; 2.982      ;
; -1.814 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[91]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.833      ; 3.087      ;
; -1.811 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[202] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 1.000        ; 1.303      ; 3.100      ;
; -1.810 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[109] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 2.164      ; 3.383      ;
; -1.808 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[41]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.776      ; 3.131      ;
; -1.807 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[217] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.920      ; 3.275      ;
; -1.805 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[19]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.511      ; 2.864      ;
; -1.802 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[99]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.659      ; 3.120      ;
; -1.798 ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; RAMs_drive:RAM_controller|Parity_register[105] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.485      ; 2.822      ;
; -1.798 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[227] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.335      ; 2.682      ;
; -1.791 ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; RAMs_drive:RAM_controller|Parity_register[51]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.969      ; 2.169      ;
; -1.789 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[215] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.618      ; 2.540      ;
; -1.787 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[131] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.841      ; 3.174      ;
; -1.787 ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; RAMs_drive:RAM_controller|Parity_register[97]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.480      ; 2.815      ;
; -1.786 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[133] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.842      ; 3.174      ;
; -1.786 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[183] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.618      ; 2.618      ;
; -1.786 ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; RAMs_drive:RAM_controller|Parity_register[139] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 2.065      ; 2.882      ;
; -1.780 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[179] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.405      ; 2.761      ;
; -1.777 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[199] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.857      ; 3.178      ;
; -1.777 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[137] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.725      ; 3.156      ;
; -1.777 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[129] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.736      ; 3.060      ;
; -1.776 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[219] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.892      ; 3.216      ;
; -1.774 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[9]   ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 2.110      ; 3.534      ;
; -1.774 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[35]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.475      ; 2.693      ;
; -1.772 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[224] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 1.000        ; 1.024      ; 2.953      ;
; -1.772 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[141] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.991      ; 3.174      ;
; -1.770 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[57]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.780      ; 3.207      ;
; -1.769 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[117] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.768      ; 2.985      ;
; -1.767 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[177] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.938      ; 3.244      ;
; -1.766 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[237] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.457      ; 2.757      ;
; -1.765 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[109] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 2.164      ; 3.338      ;
; -1.763 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[115] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.537      ; 2.747      ;
; -1.762 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[80]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 1.000        ; 0.975      ; 2.892      ;
; -1.762 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[195] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.874      ; 3.183      ;
; -1.757 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[163] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.874      ; 3.179      ;
; -1.757 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[183] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.618      ; 2.589      ;
; -1.753 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[236] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 1.000        ; 1.171      ; 3.066      ;
; -1.752 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[156] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 1.000        ; 1.180      ; 3.092      ;
; -1.750 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[170] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 1.000        ; 1.514      ; 3.422      ;
; -1.750 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[91]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.833      ; 3.023      ;
; -1.748 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[14]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 1.000        ; 1.675      ; 3.571      ;
; -1.748 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[203] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.891      ; 3.179      ;
; -1.747 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[202] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 1.000        ; 1.303      ; 3.036      ;
; -1.744 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[40]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 1.000        ; 1.879      ; 3.784      ;
+--------+------------------------------------------------+------------------------------------------------+-----------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SW[0]'                                                                                                                                                                   ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                  ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -4.102 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.533      ; 3.511      ;
; -4.037 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.466      ; 3.509      ;
; -4.003 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.463      ; 3.540      ;
; -4.002 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.580      ; 3.658      ;
; -3.930 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.466      ; 3.616      ;
; -3.920 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.463      ; 3.623      ;
; -3.748 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.179      ; 3.511      ;
; -3.683 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.112      ; 3.509      ;
; -3.649 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.109      ; 3.540      ;
; -3.648 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.226      ; 3.658      ;
; -3.637 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.544      ; 3.987      ;
; -3.618 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.477      ; 3.939      ;
; -3.583 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.591      ; 4.088      ;
; -3.576 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.112      ; 3.616      ;
; -3.566 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.109      ; 3.623      ;
; -3.548 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.474      ; 4.006      ;
; -3.467 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.264      ; 3.877      ;
; -3.466 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.474      ; 4.088      ;
; -3.465 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.477      ; 4.092      ;
; -3.436 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.532      ; 4.176      ;
; -3.283 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.190      ; 3.987      ;
; -3.264 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.123      ; 3.939      ;
; -3.229 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.237      ; 4.088      ;
; -3.194 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.120      ; 4.006      ;
; -3.113 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.910      ; 3.877      ;
; -3.112 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.120      ; 4.088      ;
; -3.111 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.123      ; 4.092      ;
; -3.082 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.178      ; 4.176      ;
; -3.043 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.275      ; 4.312      ;
; -3.039 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.195      ; 4.236      ;
; -2.981 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.543      ; 4.642      ;
; -2.959 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.128      ; 4.249      ;
; -2.940 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.125      ; 4.265      ;
; -2.919 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.242      ; 4.403      ;
; -2.898 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.123      ; 4.305      ;
; -2.891 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.190      ; 4.379      ;
; -2.867 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.128      ; 4.341      ;
; -2.863 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.237      ; 4.454      ;
; -2.861 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.533      ; 4.752      ;
; -2.857 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.125      ; 4.348      ;
; -2.828 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.120      ; 4.372      ;
; -2.801 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.588      ; 4.867      ;
; -2.795 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.413      ; 3.698      ;
; -2.781 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.466      ; 4.765      ;
; -2.762 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.463      ; 4.781      ;
; -2.746 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.120      ; 4.454      ;
; -2.741 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.580      ; 4.919      ;
; -2.731 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.474      ; 4.823      ;
; -2.717 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.123      ; 4.486      ;
; -2.713 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.412      ; 3.779      ;
; -2.697 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_16[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.431      ; 3.814      ;
; -2.696 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.471      ; 4.855      ;
; -2.696 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.541      ; 4.925      ;
; -2.689 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.466      ; 4.857      ;
; -2.689 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.921      ; 4.312      ;
; -2.685 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.841      ; 4.236      ;
; -2.679 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.463      ; 4.864      ;
; -2.662 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.471      ; 4.889      ;
; -2.649 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.468      ; 3.899      ;
; -2.643 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_16[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.070      ; 3.507      ;
; -2.642 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.260      ; 3.698      ;
; -2.641 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.474      ; 4.913      ;
; -2.636 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.551      ; 4.995      ;
; -2.627 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.189      ; 4.642      ;
; -2.622 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.484      ; 4.942      ;
; -2.617 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.421      ; 3.884      ;
; -2.615 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.430      ; 3.895      ;
; -2.607 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.421      ; 3.894      ;
; -2.605 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.774      ; 4.249      ;
; -2.586 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.771      ; 4.265      ;
; -2.585 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.540      ; 5.035      ;
; -2.579 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.473      ; 4.974      ;
; -2.565 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.888      ; 4.403      ;
; -2.560 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.259      ; 3.779      ;
; -2.556 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.484      ; 5.008      ;
; -2.552 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.069      ; 3.597      ;
; -2.551 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_16[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.486      ; 4.015      ;
; -2.544 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.587      ; 5.123      ;
; -2.544 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_16[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.278      ; 3.814      ;
; -2.544 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.769      ; 4.305      ;
; -2.543 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.473      ; 5.010      ;
; -2.540 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.484      ; 5.024      ;
; -2.537 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.481      ; 5.024      ;
; -2.537 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.419      ; 3.962      ;
; -2.537 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.836      ; 4.379      ;
; -2.536 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.540      ; 5.084      ;
; -2.530 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.551      ; 5.101      ;
; -2.519 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_16[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.439      ; 4.000      ;
; -2.516 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.598      ; 5.162      ;
; -2.513 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.774      ; 4.341      ;
; -2.509 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.470      ; 5.041      ;
; -2.509 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.883      ; 4.454      ;
; -2.509 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_16[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.439      ; 4.010      ;
; -2.508 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.587      ; 5.159      ;
; -2.507 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.179      ; 4.752      ;
; -2.503 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.771      ; 4.348      ;
; -2.497 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_16[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.125      ; 3.708      ;
; -2.496 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.315      ; 3.899      ;
; -2.490 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_16[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.917      ; 3.507      ;
; -2.474 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.766      ; 4.372      ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'RAMs_drive:RAM_controller|v_count_write_aux[0]'                                                                                                                                                                             ;
+--------+------------------------------------------------+------------------------------------------------+-----------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                        ; Launch Clock                                        ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------+-----------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.056 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[146] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.859      ; 2.863      ;
; -0.028 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[81]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 3.006      ; 2.538      ;
; -0.020 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[162] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.589      ; 2.629      ;
; 0.015  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[66]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.644      ; 2.719      ;
; 0.017  ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[146] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.859      ; 2.936      ;
; 0.022  ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[146] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.859      ; 2.941      ;
; 0.027  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[223] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.564      ; 2.151      ;
; 0.037  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[145] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.927      ; 2.524      ;
; 0.041  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[113] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.700      ; 2.301      ;
; 0.045  ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[81]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 3.006      ; 2.611      ;
; 0.050  ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[81]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 3.006      ; 2.616      ;
; 0.051  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[208] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.433      ; 2.544      ;
; 0.051  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[1]   ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 3.142      ; 2.753      ;
; 0.051  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[17]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.506      ; 2.117      ;
; 0.053  ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[162] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.589      ; 2.702      ;
; 0.056  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[23]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.499      ; 2.115      ;
; 0.058  ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[162] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.589      ; 2.707      ;
; 0.059  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[94]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.626      ; 2.745      ;
; 0.062  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[222] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.624      ; 2.746      ;
; 0.064  ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[146] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.859      ; 2.983      ;
; 0.068  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[226] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.313      ; 2.441      ;
; 0.077  ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[81]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 3.006      ; 2.643      ;
; 0.082  ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[146] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.859      ; 3.001      ;
; 0.088  ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[66]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.644      ; 2.792      ;
; 0.093  ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[66]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.644      ; 2.797      ;
; 0.094  ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; RAMs_drive:RAM_controller|Parity_register[146] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.859      ; 3.013      ;
; 0.100  ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[162] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.589      ; 2.749      ;
; 0.100  ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[223] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.564      ; 2.224      ;
; 0.105  ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[223] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.564      ; 2.229      ;
; 0.109  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[114] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.871      ; 3.040      ;
; 0.109  ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[146] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.859      ; 3.028      ;
; 0.109  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[15]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.580      ; 2.249      ;
; 0.110  ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[81]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 3.006      ; 2.676      ;
; 0.110  ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[145] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.927      ; 2.597      ;
; 0.112  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[44]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.132      ; 2.304      ;
; 0.112  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[50]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.505      ; 2.677      ;
; 0.114  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[95]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.410      ; 2.084      ;
; 0.114  ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[113] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.700      ; 2.374      ;
; 0.115  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[71]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.631      ; 2.306      ;
; 0.115  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[155] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.409      ; 2.084      ;
; 0.115  ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[145] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.927      ; 2.602      ;
; 0.118  ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[162] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.589      ; 2.767      ;
; 0.118  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[159] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.407      ; 2.085      ;
; 0.119  ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[113] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.700      ; 2.379      ;
; 0.121  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[86]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.662      ; 2.843      ;
; 0.122  ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; RAMs_drive:RAM_controller|Parity_register[81]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 3.006      ; 2.688      ;
; 0.124  ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[208] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.433      ; 2.617      ;
; 0.124  ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[1]   ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 3.142      ; 2.826      ;
; 0.124  ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[17]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.506      ; 2.190      ;
; 0.125  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[12]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.612      ; 2.797      ;
; 0.126  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[13]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.922      ; 2.608      ;
; 0.128  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[111] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 3.089      ; 2.777      ;
; 0.129  ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[208] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.433      ; 2.622      ;
; 0.129  ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[1]   ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 3.142      ; 2.831      ;
; 0.129  ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[17]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.506      ; 2.195      ;
; 0.129  ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[23]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.499      ; 2.188      ;
; 0.130  ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[66]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.644      ; 2.834      ;
; 0.130  ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; RAMs_drive:RAM_controller|Parity_register[162] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.589      ; 2.779      ;
; 0.132  ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[94]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.626      ; 2.818      ;
; 0.134  ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[23]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.499      ; 2.193      ;
; 0.135  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[78]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.523      ; 2.718      ;
; 0.135  ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[222] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.624      ; 2.819      ;
; 0.136  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[30]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.326      ; 2.522      ;
; 0.137  ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[94]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.626      ; 2.823      ;
; 0.137  ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[81]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 3.006      ; 2.703      ;
; 0.140  ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[222] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.624      ; 2.824      ;
; 0.141  ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[226] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.313      ; 2.514      ;
; 0.141  ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[223] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.564      ; 2.265      ;
; 0.145  ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[162] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.589      ; 2.794      ;
; 0.146  ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[226] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.313      ; 2.519      ;
; 0.147  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[20]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.235      ; 2.442      ;
; 0.153  ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[66]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.644      ; 2.857      ;
; 0.154  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[5]   ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 3.042      ; 2.756      ;
; 0.155  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[158] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.491      ; 2.706      ;
; 0.157  ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[145] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.927      ; 2.644      ;
; 0.158  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[125] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.625      ; 2.343      ;
; 0.161  ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[113] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.700      ; 2.421      ;
; 0.162  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[127] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.622      ; 2.344      ;
; 0.165  ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; RAMs_drive:RAM_controller|Parity_register[66]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.644      ; 2.869      ;
; 0.165  ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[223] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.564      ; 2.289      ;
; 0.167  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[161] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.473      ; 2.200      ;
; 0.170  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[135] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.489      ; 2.219      ;
; 0.171  ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[208] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.433      ; 2.664      ;
; 0.171  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[43]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.337      ; 2.068      ;
; 0.171  ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[1]   ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 3.142      ; 2.873      ;
; 0.171  ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[17]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.506      ; 2.237      ;
; 0.174  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[198] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.152      ; 2.386      ;
; 0.175  ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[145] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.927      ; 2.662      ;
; 0.176  ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[23]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.499      ; 2.235      ;
; 0.177  ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; RAMs_drive:RAM_controller|Parity_register[223] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.564      ; 2.301      ;
; 0.178  ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; RAMs_drive:RAM_controller|Parity_register[146] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.490      ; 2.728      ;
; 0.178  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[63]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.533      ; 2.271      ;
; 0.179  ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[94]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.626      ; 2.865      ;
; 0.179  ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[113] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.700      ; 2.439      ;
; 0.180  ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[66]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.644      ; 2.884      ;
; 0.182  ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[114] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.871      ; 3.113      ;
; 0.182  ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[222] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.624      ; 2.866      ;
; 0.182  ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[15]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.580      ; 2.322      ;
; 0.185  ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[44]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.132      ; 2.377      ;
; 0.185  ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[50]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.505      ; 2.750      ;
+--------+------------------------------------------------+------------------------------------------------+-----------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                            ;
+-------+------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.268 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.780      ; 1.494      ;
; 0.279 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.780      ; 1.505      ;
; 0.296 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.780      ; 1.522      ;
; 0.342 ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.374 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.164      ; 1.984      ;
; 0.521 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.780      ; 1.747      ;
; 0.537 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.780      ; 1.763      ;
; 0.580 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.780      ; 1.806      ;
; 0.601 ; RAMs_drive:RAM_controller|h_count_write_aux[0] ; RAMs_drive:RAM_controller|h_count_write_aux[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.820      ;
; 0.762 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.780      ; 1.988      ;
; 0.819 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.780      ; 1.545      ;
; 0.868 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.780      ; 2.094      ;
; 0.902 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.122      ;
; 0.910 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.780      ; 2.136      ;
; 0.915 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.164      ; 2.025      ;
; 0.925 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.780      ; 1.651      ;
; 0.935 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.780      ; 1.661      ;
; 1.016 ; RAMs_drive:RAM_controller|h_count_write_aux[4] ; RAMs_drive:RAM_controller|h_count_write_aux[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.235      ;
; 1.016 ; RAMs_drive:RAM_controller|h_count_write_aux[1] ; RAMs_drive:RAM_controller|h_count_write_aux[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.235      ;
; 1.078 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.780      ; 1.804      ;
; 1.116 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.780      ; 1.842      ;
; 1.133 ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.737      ;
; 1.162 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.780      ; 1.888      ;
; 1.174 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.778      ;
; 1.174 ; RAMs_drive:RAM_controller|h_count_write_aux[5] ; RAMs_drive:RAM_controller|h_count_write_aux[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.393      ;
; 1.185 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.405      ;
; 1.209 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.429      ;
; 1.215 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.819      ;
; 1.230 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.450      ;
; 1.235 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.839      ;
; 1.280 ; RAMs_drive:RAM_controller|h_count_write_aux[4] ; RAMs_drive:RAM_controller|h_count_write_aux[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.883      ;
; 1.284 ; RAMs_drive:RAM_controller|h_count_write_aux[2] ; RAMs_drive:RAM_controller|h_count_write_aux[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.503      ;
; 1.285 ; RAMs_drive:RAM_controller|h_count_write_aux[5] ; RAMs_drive:RAM_controller|h_count_write_aux[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.888      ;
; 1.288 ; RAMs_drive:RAM_controller|h_count_write_aux[3] ; RAMs_drive:RAM_controller|h_count_write_aux[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.507      ;
; 1.309 ; RAMs_drive:RAM_controller|h_count_write_aux[0] ; RAMs_drive:RAM_controller|h_count_write_aux[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.528      ;
; 1.321 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.541      ;
; 1.333 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.553      ;
; 1.335 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.939      ;
; 1.337 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.557      ;
; 1.344 ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.564      ;
; 1.369 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.589      ;
; 1.375 ; RAMs_drive:RAM_controller|h_count_write_aux[3] ; RAMs_drive:RAM_controller|h_count_write_aux[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.978      ;
; 1.400 ; RAMs_drive:RAM_controller|h_count_write_aux[1] ; RAMs_drive:RAM_controller|h_count_write_aux[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.619      ;
; 1.404 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.780      ; 2.130      ;
; 1.408 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.780      ; 2.134      ;
; 1.420 ; RAMs_drive:RAM_controller|h_count_write_aux[0] ; RAMs_drive:RAM_controller|h_count_write_aux[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.639      ;
; 1.428 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 2.032      ;
; 1.428 ; RAMs_drive:RAM_controller|h_count_write_aux[1] ; RAMs_drive:RAM_controller|h_count_write_aux[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.647      ;
; 1.429 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.649      ;
; 1.433 ; RAMs_drive:RAM_controller|h_count_write_aux[2] ; RAMs_drive:RAM_controller|h_count_write_aux[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.652      ;
; 1.443 ; RAMs_drive:RAM_controller|h_count_write_aux[4] ; RAMs_drive:RAM_controller|h_count_write_aux[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.662      ;
; 1.446 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.666      ;
; 1.446 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.780      ; 2.172      ;
; 1.448 ; RAMs_drive:RAM_controller|h_count_write_aux[0] ; RAMs_drive:RAM_controller|h_count_write_aux[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.667      ;
; 1.456 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.676      ;
; 1.464 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 2.068      ;
; 1.482 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.702      ;
; 1.487 ; RAMs_drive:RAM_controller|h_count_write_aux[1] ; RAMs_drive:RAM_controller|h_count_write_aux[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 2.090      ;
; 1.497 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.717      ;
; 1.507 ; RAMs_drive:RAM_controller|h_count_write_aux[0] ; RAMs_drive:RAM_controller|h_count_write_aux[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 2.110      ;
; 1.520 ; RAMs_drive:RAM_controller|h_count_write_aux[2] ; RAMs_drive:RAM_controller|h_count_write_aux[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 2.123      ;
; 1.524 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 2.128      ;
; 1.538 ; RAMs_drive:RAM_controller|h_count_write_aux[3] ; RAMs_drive:RAM_controller|h_count_write_aux[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.757      ;
; 1.552 ; RAMs_drive:RAM_controller|h_count_write_aux[5] ; RAMs_drive:RAM_controller|h_count_write_aux[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 2.155      ;
; 1.562 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.782      ;
; 1.575 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.795      ;
; 1.591 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.811      ;
; 1.594 ; RAMs_drive:RAM_controller|h_count_write_aux[4] ; RAMs_drive:RAM_controller|h_count_write_aux[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 2.197      ;
; 1.599 ; RAMs_drive:RAM_controller|h_count_write_aux[5] ; RAMs_drive:RAM_controller|h_count_write_aux[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 2.202      ;
; 1.603 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.823      ;
; 1.611 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.831      ;
; 1.623 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.843      ;
; 1.627 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.847      ;
; 1.649 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.869      ;
; 1.650 ; RAMs_drive:RAM_controller|h_count_write_aux[1] ; RAMs_drive:RAM_controller|h_count_write_aux[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.869      ;
; 1.670 ; RAMs_drive:RAM_controller|h_count_write_aux[0] ; RAMs_drive:RAM_controller|h_count_write_aux[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.889      ;
; 1.671 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.891      ;
; 1.683 ; RAMs_drive:RAM_controller|h_count_write_aux[2] ; RAMs_drive:RAM_controller|h_count_write_aux[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.902      ;
; 1.687 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.907      ;
; 1.689 ; RAMs_drive:RAM_controller|h_count_write_aux[3] ; RAMs_drive:RAM_controller|h_count_write_aux[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 2.292      ;
; 1.710 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.930      ;
; 1.723 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.943      ;
; 1.751 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.971      ;
; 1.801 ; RAMs_drive:RAM_controller|h_count_write_aux[1] ; RAMs_drive:RAM_controller|h_count_write_aux[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 2.404      ;
; 1.816 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.036      ;
; 1.821 ; RAMs_drive:RAM_controller|h_count_write_aux[0] ; RAMs_drive:RAM_controller|h_count_write_aux[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 2.424      ;
; 1.834 ; RAMs_drive:RAM_controller|h_count_write_aux[2] ; RAMs_drive:RAM_controller|h_count_write_aux[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 2.437      ;
; 1.852 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.072      ;
; 1.852 ; RAMs_drive:RAM_controller|h_count_write_aux[5] ; RAMs_drive:RAM_controller|h_count_write_aux[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 2.455      ;
; 1.855 ; RAMs_drive:RAM_controller|h_count_write_aux[6] ; RAMs_drive:RAM_controller|h_count_write_aux[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.090      ;
; 1.865 ; RAMs_drive:RAM_controller|h_count_write_aux[2] ; RAMs_drive:RAM_controller|h_count_write_aux[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 2.468      ;
; 1.871 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.091      ;
; 1.879 ; RAMs_drive:RAM_controller|h_count_write_aux[3] ; RAMs_drive:RAM_controller|h_count_write_aux[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.098      ;
; 1.908 ; RAMs_drive:RAM_controller|h_count_write_aux[1] ; RAMs_drive:RAM_controller|h_count_write_aux[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 2.511      ;
; 1.912 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.132      ;
; 1.933 ; RAMs_drive:RAM_controller|h_count_write_aux[8] ; RAMs_drive:RAM_controller|h_count_write_aux[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.168      ;
; 1.958 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.178      ;
; 1.964 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.184      ;
; 1.999 ; RAMs_drive:RAM_controller|h_count_write_aux[2] ; RAMs_drive:RAM_controller|h_count_write_aux[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 2.602      ;
; 2.000 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.220      ;
+-------+------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.342 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.344 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.579 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.797      ;
; 0.583 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.801      ;
; 0.588 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.806      ;
; 0.590 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.808      ;
; 0.605 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.823      ;
; 0.694 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.912      ;
; 0.713 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|Hcount[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.930      ;
; 0.724 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.942      ;
; 0.735 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|Hcount[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.317      ;
; 0.764 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.982      ;
; 0.766 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|Hcount[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.348      ;
; 0.830 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.048      ;
; 0.848 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.066      ;
; 0.862 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.867 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.085      ;
; 0.870 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.088      ;
; 0.872 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.090      ;
; 0.875 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.093      ;
; 0.877 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.095      ;
; 0.879 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.097      ;
; 0.935 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.510      ;
; 0.935 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.510      ;
; 0.937 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.512      ;
; 0.941 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.516      ;
; 0.954 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.187      ;
; 0.958 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.176      ;
; 0.968 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|Hcount[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.185      ;
; 0.974 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.192      ;
; 0.978 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.196      ;
; 0.978 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.196      ;
; 0.984 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.202      ;
; 0.987 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.205      ;
; 0.989 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.207      ;
; 0.989 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.207      ;
; 0.998 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.216      ;
; 1.027 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.260      ;
; 1.030 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.263      ;
; 1.039 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.286     ; 0.910      ;
; 1.065 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.298      ;
; 1.069 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|Hcount[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.285      ;
; 1.084 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.302      ;
; 1.084 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.302      ;
; 1.086 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.304      ;
; 1.094 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.312      ;
; 1.101 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.319      ;
; 1.108 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.326      ;
; 1.110 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.328      ;
; 1.119 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|Hcount[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.335      ;
; 1.122 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|Hcount[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.338      ;
; 1.162 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.286     ; 1.033      ;
; 1.173 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.335     ; 0.995      ;
; 1.211 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.429      ;
; 1.217 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.286     ; 1.088      ;
; 1.222 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.440      ;
; 1.229 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.462      ;
; 1.246 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.479      ;
; 1.247 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|Hcount[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.463      ;
; 1.248 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.486      ;
; 1.262 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.500      ;
; 1.270 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.488      ;
; 1.299 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.478      ;
; 1.299 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.478      ;
; 1.301 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.480      ;
; 1.305 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.484      ;
; 1.317 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.550      ;
; 1.317 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.550      ;
; 1.318 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.553      ;
; 1.332 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.550      ;
; 1.358 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.596      ;
; 1.359 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.597      ;
; 1.361 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.579      ;
; 1.370 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.588      ;
; 1.372 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.610      ;
; 1.375 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.593      ;
; 1.376 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.614      ;
; 1.378 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.616      ;
; 1.388 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.606      ;
; 1.392 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.610      ;
; 1.392 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.630      ;
; 1.414 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.647      ;
; 1.431 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.664      ;
; 1.432 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.665      ;
; 1.443 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 2.018      ;
; 1.443 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 2.018      ;
; 1.443 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 2.018      ;
; 1.447 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 2.022      ;
; 1.456 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.689      ;
; 1.457 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.685      ;
; 1.457 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.685      ;
; 1.459 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.687      ;
; 1.463 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 2.043      ;
; 1.463 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.691      ;
; 1.464 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 2.044      ;
; 1.464 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 2.044      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                      ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -2.941 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.077     ; 2.800      ;
; -2.926 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.077     ; 2.785      ;
; -2.890 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.070     ; 2.756      ;
; -2.890 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.070     ; 2.756      ;
; -2.875 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.077     ; 2.734      ;
; -2.875 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.077     ; 2.734      ;
; -2.875 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.077     ; 2.734      ;
; -2.751 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.077     ; 2.610      ;
; -2.737 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.077     ; 2.596      ;
; -2.728 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.066     ; 2.598      ;
; -2.728 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.066     ; 2.598      ;
; -2.715 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.070     ; 2.581      ;
; -2.715 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.070     ; 2.581      ;
; -2.706 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.059     ; 2.583      ;
; -2.706 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.059     ; 2.583      ;
; -2.704 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.077     ; 2.563      ;
; -2.704 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.077     ; 2.563      ;
; -2.704 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.077     ; 2.563      ;
; -2.676 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.067     ; 2.545      ;
; -2.676 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.067     ; 2.545      ;
; -2.676 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.067     ; 2.545      ;
; -2.676 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.067     ; 2.545      ;
; -2.676 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.067     ; 2.545      ;
; -2.676 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.067     ; 2.545      ;
; -2.672 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.066     ; 2.542      ;
; -2.672 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.066     ; 2.542      ;
; -2.591 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.283      ; 2.810      ;
; -2.591 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.283      ; 2.810      ;
; -2.591 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.283      ; 2.810      ;
; -2.591 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.283      ; 2.810      ;
; -2.591 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.283      ; 2.810      ;
; -2.591 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.283      ; 2.810      ;
; -2.590 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.284      ; 2.810      ;
; -2.590 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.284      ; 2.810      ;
; -2.590 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.284      ; 2.810      ;
; -2.590 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.284      ; 2.810      ;
; -2.590 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.284      ; 2.810      ;
; -2.590 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.284      ; 2.810      ;
; -2.574 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.066     ; 2.444      ;
; -2.574 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.066     ; 2.444      ;
; -2.554 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.059     ; 2.431      ;
; -2.554 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.059     ; 2.431      ;
; -2.541 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.279      ; 2.756      ;
; -2.534 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.066     ; 2.404      ;
; -2.534 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.066     ; 2.404      ;
; -2.531 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.067     ; 2.400      ;
; -2.531 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.067     ; 2.400      ;
; -2.531 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.067     ; 2.400      ;
; -2.531 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.067     ; 2.400      ;
; -2.531 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.067     ; 2.400      ;
; -2.531 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.067     ; 2.400      ;
; -2.475 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.065     ; 2.346      ;
; -2.475 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.065     ; 2.346      ;
; -2.475 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.065     ; 2.346      ;
; -2.475 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.065     ; 2.346      ;
; -2.475 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.065     ; 2.346      ;
; -2.475 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.065     ; 2.346      ;
; -2.475 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.065     ; 2.346      ;
; -2.475 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.065     ; 2.346      ;
; -2.475 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.065     ; 2.346      ;
; -2.475 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.065     ; 2.346      ;
; -2.399 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.283      ; 2.618      ;
; -2.399 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.283      ; 2.618      ;
; -2.399 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.283      ; 2.618      ;
; -2.399 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.283      ; 2.618      ;
; -2.399 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.283      ; 2.618      ;
; -2.399 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.283      ; 2.618      ;
; -2.394 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.284      ; 2.614      ;
; -2.394 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.284      ; 2.614      ;
; -2.394 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.284      ; 2.614      ;
; -2.394 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.284      ; 2.614      ;
; -2.394 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.284      ; 2.614      ;
; -2.394 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.284      ; 2.614      ;
; -2.366 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.279      ; 2.581      ;
; -2.342 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.065     ; 2.213      ;
; -2.342 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.065     ; 2.213      ;
; -2.342 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.065     ; 2.213      ;
; -2.342 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.065     ; 2.213      ;
; -2.342 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.065     ; 2.213      ;
; -2.342 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.065     ; 2.213      ;
; -2.342 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.065     ; 2.213      ;
; -2.342 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.065     ; 2.213      ;
; -2.342 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.065     ; 2.213      ;
; -2.342 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.065     ; 2.213      ;
; -2.325 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.284      ; 2.545      ;
; -2.325 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.284      ; 2.545      ;
; -2.324 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.282      ; 2.542      ;
; -2.324 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.282      ; 2.542      ;
; -2.324 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.282      ; 2.542      ;
; -2.324 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.282      ; 2.542      ;
; -2.186 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.282      ; 2.404      ;
; -2.186 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.282      ; 2.404      ;
; -2.186 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.282      ; 2.404      ;
; -2.186 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.282      ; 2.404      ;
; -2.180 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.284      ; 2.400      ;
; -2.180 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.284      ; 2.400      ;
; -2.163 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.277      ; 2.376      ;
; -2.163 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.277      ; 2.376      ;
; -2.163 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.277      ; 2.376      ;
; -2.163 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.277      ; 2.376      ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                                                             ;
+--------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                        ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -2.343 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.361      ; 3.139      ;
; -2.343 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.361      ; 3.139      ;
; -2.343 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.361      ; 3.139      ;
; -2.343 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.361      ; 3.139      ;
; -2.343 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.361      ; 3.139      ;
; -2.343 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.361      ; 3.139      ;
; -2.343 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.361      ; 3.139      ;
; -2.333 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.361      ; 3.129      ;
; -2.333 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.361      ; 3.129      ;
; -2.002 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.343      ; 2.780      ;
; -2.002 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.343      ; 2.780      ;
; -2.002 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.343      ; 2.780      ;
; -2.002 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.343      ; 2.780      ;
; -2.002 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.343      ; 2.780      ;
; -2.002 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.343      ; 2.780      ;
; -1.974 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.730      ; 3.139      ;
; -1.650 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.711      ; 2.796      ;
; -1.650 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.711      ; 2.796      ;
; -1.650 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.711      ; 2.796      ;
; -1.650 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.711      ; 2.796      ;
; -1.628 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.361      ; 2.924      ;
; -1.628 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.361      ; 2.924      ;
; -1.628 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.361      ; 2.924      ;
; -1.628 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.361      ; 2.924      ;
; -1.628 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.361      ; 2.924      ;
; -1.628 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.361      ; 2.924      ;
; -1.628 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.361      ; 2.924      ;
; -1.619 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.361      ; 2.915      ;
; -1.619 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.361      ; 2.915      ;
; -1.300 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.343      ; 2.578      ;
; -1.300 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.343      ; 2.578      ;
; -1.300 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.343      ; 2.578      ;
; -1.300 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.343      ; 2.578      ;
; -1.300 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.343      ; 2.578      ;
; -1.300 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.343      ; 2.578      ;
; -1.259 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.730      ; 2.924      ;
; -0.956 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.711      ; 2.602      ;
; -0.956 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.711      ; 2.602      ;
; -0.956 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.711      ; 2.602      ;
; -0.956 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.711      ; 2.602      ;
+--------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'SW[0]'                                                                                                                                                                         ;
+--------+------------------------------------------------+------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                  ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -0.395 ; VGA_generator:VGA_controller|Hcount[1]         ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.326      ; 4.843      ;
; -0.391 ; VGA_generator:VGA_controller|Hcount[6]         ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.327      ; 4.840      ;
; -0.300 ; VGA_generator:VGA_controller|Hcount[1]         ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.520      ; 4.659      ;
; -0.298 ; VGA_generator:VGA_controller|Hcount[3]         ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.327      ; 4.747      ;
; -0.296 ; VGA_generator:VGA_controller|Hcount[6]         ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.521      ; 4.656      ;
; -0.281 ; VGA_generator:VGA_controller|Hcount[1]         ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.517      ; 4.660      ;
; -0.279 ; VGA_generator:VGA_controller|Hcount[4]         ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.327      ; 4.728      ;
; -0.277 ; VGA_generator:VGA_controller|Hcount[6]         ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.518      ; 4.657      ;
; -0.265 ; VGA_generator:VGA_controller|Hcount[1]         ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.520      ; 4.660      ;
; -0.261 ; VGA_generator:VGA_controller|Hcount[6]         ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.521      ; 4.657      ;
; -0.255 ; VGA_generator:VGA_controller|Vcount[8]         ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.319      ; 4.696      ;
; -0.254 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.786      ; 5.189      ;
; -0.254 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.786      ; 5.188      ;
; -0.250 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.880      ; 5.164      ;
; -0.244 ; VGA_generator:VGA_controller|Hcount[2]         ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.327      ; 4.693      ;
; -0.236 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.500        ; 5.304      ; 5.189      ;
; -0.236 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.500        ; 5.304      ; 5.188      ;
; -0.232 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.500        ; 5.398      ; 5.164      ;
; -0.210 ; VGA_generator:VGA_controller|Vcount[1]         ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.337      ; 4.669      ;
; -0.209 ; VGA_generator:VGA_controller|Hcount[1]         ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.583      ; 4.665      ;
; -0.208 ; VGA_generator:VGA_controller|Hcount[1]         ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.341      ; 4.679      ;
; -0.206 ; VGA_generator:VGA_controller|Hcount[1]         ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.343      ; 4.684      ;
; -0.205 ; VGA_generator:VGA_controller|Hcount[6]         ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.584      ; 4.662      ;
; -0.204 ; VGA_generator:VGA_controller|Hcount[6]         ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.342      ; 4.676      ;
; -0.203 ; VGA_generator:VGA_controller|Hcount[1]         ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.584      ; 4.659      ;
; -0.203 ; VGA_generator:VGA_controller|Hcount[3]         ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.521      ; 4.563      ;
; -0.202 ; VGA_generator:VGA_controller|Hcount[6]         ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.344      ; 4.681      ;
; -0.200 ; VGA_generator:VGA_controller|Hcount[1]         ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.342      ; 4.678      ;
; -0.199 ; VGA_generator:VGA_controller|Hcount[6]         ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.585      ; 4.656      ;
; -0.196 ; VGA_generator:VGA_controller|Hcount[6]         ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.343      ; 4.675      ;
; -0.191 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.786      ; 5.126      ;
; -0.191 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.786      ; 5.125      ;
; -0.187 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.880      ; 5.101      ;
; -0.184 ; VGA_generator:VGA_controller|Hcount[7]         ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.327      ; 4.633      ;
; -0.184 ; VGA_generator:VGA_controller|Hcount[4]         ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.521      ; 4.544      ;
; -0.184 ; VGA_generator:VGA_controller|Hcount[3]         ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.518      ; 4.564      ;
; -0.180 ; VGA_generator:VGA_controller|Hcount[5]         ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.327      ; 4.629      ;
; -0.174 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.786      ; 5.109      ;
; -0.174 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.786      ; 5.108      ;
; -0.173 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.500        ; 5.304      ; 5.126      ;
; -0.173 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.500        ; 5.304      ; 5.125      ;
; -0.170 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.880      ; 5.084      ;
; -0.169 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.500        ; 5.398      ; 5.101      ;
; -0.168 ; VGA_generator:VGA_controller|Hcount[3]         ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.521      ; 4.564      ;
; -0.165 ; VGA_generator:VGA_controller|Hcount[4]         ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.518      ; 4.545      ;
; -0.156 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.500        ; 5.304      ; 5.109      ;
; -0.156 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.500        ; 5.304      ; 5.108      ;
; -0.154 ; VGA_generator:VGA_controller|Hcount[1]         ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.335      ; 4.600      ;
; -0.152 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.500        ; 5.398      ; 5.084      ;
; -0.151 ; VGA_generator:VGA_controller|Hcount[1]         ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.629      ; 4.661      ;
; -0.150 ; VGA_generator:VGA_controller|Hcount[1]         ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.517      ; 4.665      ;
; -0.150 ; VGA_generator:VGA_controller|Hcount[6]         ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.336      ; 4.597      ;
; -0.149 ; VGA_generator:VGA_controller|Hcount[2]         ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.521      ; 4.509      ;
; -0.149 ; VGA_generator:VGA_controller|Hcount[4]         ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.521      ; 4.545      ;
; -0.147 ; VGA_generator:VGA_controller|Hcount[1]         ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.520      ; 4.662      ;
; -0.147 ; VGA_generator:VGA_controller|Hcount[6]         ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.630      ; 4.658      ;
; -0.146 ; VGA_generator:VGA_controller|Hcount[6]         ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.518      ; 4.662      ;
; -0.143 ; VGA_generator:VGA_controller|Hcount[6]         ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.521      ; 4.659      ;
; -0.139 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.783      ; 5.038      ;
; -0.138 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.899      ; 5.050      ;
; -0.134 ; VGA_generator:VGA_controller|Vcount[6]         ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.330      ; 4.586      ;
; -0.134 ; VGA_generator:VGA_controller|Vcount[8]         ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.513      ; 4.486      ;
; -0.130 ; VGA_generator:VGA_controller|Hcount[1]         ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.335      ; 4.600      ;
; -0.130 ; VGA_generator:VGA_controller|Hcount[2]         ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.518      ; 4.510      ;
; -0.126 ; VGA_generator:VGA_controller|Hcount[6]         ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.336      ; 4.597      ;
; -0.121 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.500        ; 5.301      ; 5.038      ;
; -0.120 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.500        ; 5.417      ; 5.050      ;
; -0.119 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.783      ; 5.048      ;
; -0.118 ; VGA_generator:VGA_controller|Vcount[8]         ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.510      ; 4.490      ;
; -0.118 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.783      ; 5.047      ;
; -0.115 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.901      ; 5.052      ;
; -0.114 ; VGA_generator:VGA_controller|Hcount[2]         ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.521      ; 4.510      ;
; -0.112 ; VGA_generator:VGA_controller|Hcount[3]         ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.584      ; 4.569      ;
; -0.111 ; VGA_generator:VGA_controller|Hcount[3]         ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.342      ; 4.583      ;
; -0.109 ; VGA_generator:VGA_controller|Hcount[3]         ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.344      ; 4.588      ;
; -0.106 ; VGA_generator:VGA_controller|Hcount[3]         ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.585      ; 4.563      ;
; -0.104 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|writeDir_8[3]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.783      ; 5.177      ;
; -0.103 ; VGA_generator:VGA_controller|Hcount[3]         ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.343      ; 4.582      ;
; -0.103 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.781      ; 5.177      ;
; -0.101 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.500        ; 5.301      ; 5.048      ;
; -0.100 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.500        ; 5.301      ; 5.047      ;
; -0.098 ; VGA_generator:VGA_controller|Vcount[8]         ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.513      ; 4.486      ;
; -0.097 ; VGA_generator:VGA_controller|Vcount[7]         ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.966      ; 4.185      ;
; -0.097 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.500        ; 5.419      ; 5.052      ;
; -0.093 ; VGA_generator:VGA_controller|Hcount[4]         ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.584      ; 4.550      ;
; -0.092 ; VGA_generator:VGA_controller|Hcount[4]         ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.342      ; 4.564      ;
; -0.090 ; VGA_generator:VGA_controller|Hcount[4]         ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.344      ; 4.569      ;
; -0.089 ; VGA_generator:VGA_controller|Hcount[7]         ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.521      ; 4.449      ;
; -0.089 ; VGA_generator:VGA_controller|Vcount[1]         ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.531      ; 4.459      ;
; -0.087 ; VGA_generator:VGA_controller|Hcount[4]         ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.585      ; 4.544      ;
; -0.086 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|writeDir_8[3]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.500        ; 5.301      ; 5.177      ;
; -0.085 ; VGA_generator:VGA_controller|Hcount[5]         ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.521      ; 4.445      ;
; -0.085 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.786      ; 5.020      ;
; -0.085 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.786      ; 5.019      ;
; -0.085 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.500        ; 5.299      ; 5.177      ;
; -0.084 ; VGA_generator:VGA_controller|Hcount[4]         ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.343      ; 4.563      ;
; -0.081 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.880      ; 4.995      ;
; -0.076 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.783      ; 4.975      ;
; -0.075 ; VGA_generator:VGA_controller|Vcount[8]         ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.334      ; 4.539      ;
; -0.075 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.899      ; 4.987      ;
+--------+------------------------------------------------+------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'SW[0]'                                                                                                                                                               ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -5.344 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.580      ; 2.316      ;
; -5.330 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.237      ; 1.987      ;
; -5.300 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.533      ; 2.313      ;
; -5.293 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.532      ; 2.319      ;
; -5.282 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.190      ; 1.988      ;
; -5.281 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.189      ; 1.988      ;
; -5.233 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.467      ; 2.314      ;
; -5.232 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.466      ; 2.314      ;
; -5.230 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.466      ; 2.316      ;
; -5.229 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.463      ; 2.314      ;
; -5.224 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.463      ; 2.319      ;
; -5.215 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.123      ; 1.988      ;
; -5.215 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.123      ; 1.988      ;
; -5.215 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.124      ; 1.989      ;
; -5.212 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.120      ; 1.988      ;
; -5.208 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.120      ; 1.992      ;
; -5.100 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.275      ; 2.255      ;
; -5.100 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.275      ; 2.255      ;
; -5.065 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.932      ; 1.947      ;
; -5.065 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.932      ; 1.947      ;
; -5.030 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.281      ; 2.331      ;
; -5.030 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.281      ; 2.331      ;
; -5.026 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.282      ; 2.336      ;
; -5.005 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.588      ; 2.663      ;
; -4.995 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.938      ; 2.023      ;
; -4.995 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.938      ; 2.023      ;
; -4.991 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.939      ; 2.028      ;
; -4.990 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.226      ; 2.316      ;
; -4.976 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.883      ; 1.987      ;
; -4.957 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.541      ; 2.664      ;
; -4.956 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.540      ; 2.664      ;
; -4.946 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.179      ; 2.313      ;
; -4.939 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.178      ; 2.319      ;
; -4.931 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.264      ; 2.413      ;
; -4.928 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.836      ; 1.988      ;
; -4.927 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.835      ; 1.988      ;
; -4.896 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.921      ; 2.105      ;
; -4.893 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.588      ; 2.775      ;
; -4.890 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.474      ; 2.664      ;
; -4.890 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.474      ; 2.664      ;
; -4.890 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.475      ; 2.665      ;
; -4.887 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.471      ; 2.664      ;
; -4.883 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.471      ; 2.668      ;
; -4.879 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.113      ; 2.314      ;
; -4.878 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.588      ; 2.790      ;
; -4.878 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.112      ; 2.314      ;
; -4.876 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.112      ; 2.316      ;
; -4.875 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.109      ; 2.314      ;
; -4.870 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.109      ; 2.319      ;
; -4.861 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.769      ; 1.988      ;
; -4.861 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.769      ; 1.988      ;
; -4.861 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.770      ; 1.989      ;
; -4.858 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.766      ; 1.988      ;
; -4.854 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.766      ; 1.992      ;
; -4.847 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.588      ; 2.821      ;
; -4.845 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.541      ; 2.776      ;
; -4.844 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.540      ; 2.776      ;
; -4.830 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.541      ; 2.791      ;
; -4.829 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.540      ; 2.791      ;
; -4.799 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.541      ; 2.822      ;
; -4.798 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.540      ; 2.822      ;
; -4.783 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.588      ; 2.885      ;
; -4.778 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.474      ; 2.776      ;
; -4.778 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.474      ; 2.776      ;
; -4.778 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.475      ; 2.777      ;
; -4.775 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.471      ; 2.776      ;
; -4.771 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.471      ; 2.780      ;
; -4.764 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.587      ; 2.903      ;
; -4.763 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.474      ; 2.791      ;
; -4.763 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.474      ; 2.791      ;
; -4.763 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.475      ; 2.792      ;
; -4.760 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.471      ; 2.791      ;
; -4.756 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.471      ; 2.795      ;
; -4.746 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.921      ; 2.255      ;
; -4.746 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.921      ; 2.255      ;
; -4.742 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.283      ; 2.621      ;
; -4.742 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.283      ; 2.621      ;
; -4.739 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.588      ; 2.929      ;
; -4.735 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.541      ; 2.886      ;
; -4.734 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.540      ; 2.886      ;
; -4.734 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.587      ; 2.933      ;
; -4.732 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.474      ; 2.822      ;
; -4.732 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.474      ; 2.822      ;
; -4.732 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.475      ; 2.823      ;
; -4.729 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.471      ; 2.822      ;
; -4.727 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.237      ; 2.590      ;
; -4.725 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.471      ; 2.826      ;
; -4.720 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.540      ; 2.900      ;
; -4.713 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.539      ; 2.906      ;
; -4.711 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.578      ; 1.947      ;
; -4.711 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.578      ; 1.947      ;
; -4.691 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.541      ; 2.930      ;
; -4.690 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.540      ; 2.930      ;
; -4.686 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.540      ; 2.934      ;
; -4.685 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.539      ; 2.934      ;
; -4.679 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.190      ; 2.591      ;
; -4.678 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.189      ; 2.591      ;
; -4.676 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.927      ; 2.331      ;
; -4.676 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.927      ; 2.331      ;
; -4.672 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.289      ; 2.697      ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                                                             ;
+-------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                        ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 1.103 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.145      ; 2.515      ;
; 1.103 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.145      ; 2.515      ;
; 1.103 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.145      ; 2.515      ;
; 1.103 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.145      ; 2.515      ;
; 1.393 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.164      ; 2.824      ;
; 1.464 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.761      ; 2.492      ;
; 1.464 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.761      ; 2.492      ;
; 1.464 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.761      ; 2.492      ;
; 1.464 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.761      ; 2.492      ;
; 1.464 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.761      ; 2.492      ;
; 1.464 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.761      ; 2.492      ;
; 1.768 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.780      ; 2.815      ;
; 1.768 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.780      ; 2.815      ;
; 1.777 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.780      ; 2.824      ;
; 1.777 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.780      ; 2.824      ;
; 1.777 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.780      ; 2.824      ;
; 1.777 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.780      ; 2.824      ;
; 1.777 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.780      ; 2.824      ;
; 1.777 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.780      ; 2.824      ;
; 1.777 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.780      ; 2.824      ;
; 1.794 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.145      ; 2.706      ;
; 1.794 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.145      ; 2.706      ;
; 1.794 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.145      ; 2.706      ;
; 1.794 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.145      ; 2.706      ;
; 2.104 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.164      ; 3.035      ;
; 2.162 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.761      ; 2.690      ;
; 2.162 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.761      ; 2.690      ;
; 2.162 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.761      ; 2.690      ;
; 2.162 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.761      ; 2.690      ;
; 2.162 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.761      ; 2.690      ;
; 2.162 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.761      ; 2.690      ;
; 2.478 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.780      ; 3.025      ;
; 2.478 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.780      ; 3.025      ;
; 2.488 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.780      ; 3.035      ;
; 2.488 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.780      ; 3.035      ;
; 2.488 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.780      ; 3.035      ;
; 2.488 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.780      ; 3.035      ;
; 2.488 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.780      ; 3.035      ;
; 2.488 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.780      ; 3.035      ;
; 2.488 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.780      ; 3.035      ;
+-------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                      ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.143 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.747      ; 2.157      ;
; 1.143 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.747      ; 2.157      ;
; 1.199 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.691      ; 2.157      ;
; 1.199 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.691      ; 2.157      ;
; 1.199 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.691      ; 2.157      ;
; 1.199 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.691      ; 2.157      ;
; 1.289 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.747      ; 2.303      ;
; 1.289 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.747      ; 2.303      ;
; 1.345 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.691      ; 2.303      ;
; 1.345 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.691      ; 2.303      ;
; 1.345 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.691      ; 2.303      ;
; 1.345 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.691      ; 2.303      ;
; 1.356 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.698      ; 2.321      ;
; 1.356 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.698      ; 2.321      ;
; 1.362 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.696      ; 2.325      ;
; 1.362 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.696      ; 2.325      ;
; 1.362 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.696      ; 2.325      ;
; 1.362 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.696      ; 2.325      ;
; 1.499 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.696      ; 2.462      ;
; 1.499 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.696      ; 2.462      ;
; 1.499 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.696      ; 2.462      ;
; 1.499 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.696      ; 2.462      ;
; 1.500 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.698      ; 2.465      ;
; 1.500 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.698      ; 2.465      ;
; 1.535 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 2.495      ;
; 1.540 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 2.141      ;
; 1.540 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 2.141      ;
; 1.540 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 2.141      ;
; 1.540 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 2.141      ;
; 1.540 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 2.141      ;
; 1.540 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 2.141      ;
; 1.540 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 2.141      ;
; 1.540 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 2.141      ;
; 1.540 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 2.141      ;
; 1.540 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 2.141      ;
; 1.561 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.698      ; 2.526      ;
; 1.561 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.698      ; 2.526      ;
; 1.561 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.698      ; 2.526      ;
; 1.561 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.698      ; 2.526      ;
; 1.561 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.698      ; 2.526      ;
; 1.561 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.698      ; 2.526      ;
; 1.567 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.697      ; 2.531      ;
; 1.567 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.697      ; 2.531      ;
; 1.567 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.697      ; 2.531      ;
; 1.567 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.697      ; 2.531      ;
; 1.567 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.697      ; 2.531      ;
; 1.567 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.697      ; 2.531      ;
; 1.672 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 2.273      ;
; 1.672 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 2.273      ;
; 1.672 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 2.273      ;
; 1.672 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 2.273      ;
; 1.672 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 2.273      ;
; 1.672 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 2.273      ;
; 1.672 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 2.273      ;
; 1.672 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 2.273      ;
; 1.672 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 2.273      ;
; 1.672 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 2.273      ;
; 1.707 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 2.667      ;
; 1.722 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.332      ; 2.321      ;
; 1.722 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.332      ; 2.321      ;
; 1.722 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.332      ; 2.321      ;
; 1.722 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.332      ; 2.321      ;
; 1.722 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.332      ; 2.321      ;
; 1.722 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.332      ; 2.321      ;
; 1.724 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 2.325      ;
; 1.724 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 2.325      ;
; 1.744 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 2.351      ;
; 1.744 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 2.351      ;
; 1.754 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.698      ; 2.719      ;
; 1.754 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.698      ; 2.719      ;
; 1.754 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.698      ; 2.719      ;
; 1.754 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.698      ; 2.719      ;
; 1.754 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.698      ; 2.719      ;
; 1.754 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.698      ; 2.719      ;
; 1.755 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.697      ; 2.719      ;
; 1.755 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.697      ; 2.719      ;
; 1.755 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.697      ; 2.719      ;
; 1.755 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.697      ; 2.719      ;
; 1.755 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.697      ; 2.719      ;
; 1.755 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.697      ; 2.719      ;
; 1.764 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.333      ; 2.364      ;
; 1.764 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.333      ; 2.364      ;
; 1.861 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 2.462      ;
; 1.861 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 2.462      ;
; 1.866 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.332      ; 2.465      ;
; 1.866 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.332      ; 2.465      ;
; 1.866 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.332      ; 2.465      ;
; 1.866 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.332      ; 2.465      ;
; 1.866 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.332      ; 2.465      ;
; 1.866 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.332      ; 2.465      ;
; 1.888 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.322      ; 2.477      ;
; 1.888 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.322      ; 2.477      ;
; 1.888 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.322      ; 2.477      ;
; 1.894 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 2.501      ;
; 1.894 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 2.501      ;
; 1.899 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.329      ; 2.495      ;
; 1.899 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.329      ; 2.495      ;
; 1.916 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.333      ; 2.516      ;
; 1.916 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.333      ; 2.516      ;
; 1.920 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.322      ; 2.509      ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SW[0]'                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SW[0] ; Rise       ; SW[0]                                            ;
; -0.948 ; -0.948       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[13]~1|combout           ;
; -0.908 ; -0.908       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[13]          ;
; -0.907 ; -0.907       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[3]           ;
; -0.907 ; -0.907       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[4]           ;
; -0.903 ; -0.903       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[13]~1clkctrl|inclk[0]   ;
; -0.903 ; -0.903       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[13]~1clkctrl|outclk     ;
; -0.903 ; -0.903       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[0]           ;
; -0.902 ; -0.902       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[1]           ;
; -0.902 ; -0.902       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[2]           ;
; -0.892 ; -0.892       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[6]           ;
; -0.891 ; -0.891       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[12]          ;
; -0.888 ; -0.888       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[13]|datad               ;
; -0.887 ; -0.887       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[3]|datad                ;
; -0.887 ; -0.887       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[4]|datad                ;
; -0.883 ; -0.883       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[0]|datad                ;
; -0.882 ; -0.882       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[1]|datad                ;
; -0.882 ; -0.882       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[2]|datad                ;
; -0.879 ; -0.879       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[7]           ;
; -0.869 ; -0.869       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[6]|datab                ;
; -0.868 ; -0.868       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[12]|datab               ;
; -0.868 ; -0.868       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[11]          ;
; -0.868 ; -0.868       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[5]           ;
; -0.868 ; -0.868       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[8]           ;
; -0.867 ; -0.867       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[10]          ;
; -0.867 ; -0.867       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[9]           ;
; -0.866 ; -0.866       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[11]|datac               ;
; -0.866 ; -0.866       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[5]|datac                ;
; -0.866 ; -0.866       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[8]|datac                ;
; -0.865 ; -0.865       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[10]|datac               ;
; -0.865 ; -0.865       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[9]|datac                ;
; -0.858 ; -0.858       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[7]|dataa                ;
; -0.823 ; -0.823       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[7]|dataa                ;
; -0.815 ; -0.815       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[10]|datac               ;
; -0.815 ; -0.815       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[5]|datac                ;
; -0.815 ; -0.815       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[9]|datac                ;
; -0.814 ; -0.814       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[11]|datac               ;
; -0.814 ; -0.814       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[8]|datac                ;
; -0.813 ; -0.813       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[10]          ;
; -0.813 ; -0.813       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[5]           ;
; -0.813 ; -0.813       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[9]           ;
; -0.812 ; -0.812       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[12]|datab               ;
; -0.812 ; -0.812       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[6]|datab                ;
; -0.812 ; -0.812       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[11]          ;
; -0.812 ; -0.812       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[8]           ;
; -0.801 ; -0.801       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[7]           ;
; -0.798 ; -0.798       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[0]|datad                ;
; -0.797 ; -0.797       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[1]|datad                ;
; -0.797 ; -0.797       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[2]|datad                ;
; -0.793 ; -0.793       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[3]|datad                ;
; -0.793 ; -0.793       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[4]|datad                ;
; -0.791 ; -0.791       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[13]|datad               ;
; -0.788 ; -0.788       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[12]          ;
; -0.788 ; -0.788       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[6]           ;
; -0.778 ; -0.778       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[0]           ;
; -0.777 ; -0.777       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[1]           ;
; -0.777 ; -0.777       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[2]           ;
; -0.776 ; -0.776       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[13]~1clkctrl|inclk[0]   ;
; -0.776 ; -0.776       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[13]~1clkctrl|outclk     ;
; -0.773 ; -0.773       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[3]           ;
; -0.773 ; -0.773       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[4]           ;
; -0.771 ; -0.771       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[13]          ;
; -0.728 ; -0.728       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[13]~1|combout           ;
; 0.004  ; 0.004        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[15]~1|combout         ;
; 0.025  ; 0.025        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[0]         ;
; 0.025  ; 0.025        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[4]         ;
; 0.027  ; 0.027        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[5]         ;
; 0.028  ; 0.028        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[13]        ;
; 0.028  ; 0.028        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[2]         ;
; 0.028  ; 0.028        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[3]         ;
; 0.031  ; 0.031        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[15]~1clkctrl|inclk[0] ;
; 0.031  ; 0.031        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[15]~1clkctrl|outclk   ;
; 0.032  ; 0.032        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[9]         ;
; 0.035  ; 0.035        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[10]        ;
; 0.035  ; 0.035        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[6]         ;
; 0.035  ; 0.035        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[8]         ;
; 0.036  ; 0.036        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[7]          ;
; 0.038  ; 0.038        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[13]         ;
; 0.038  ; 0.038        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[14]         ;
; 0.038  ; 0.038        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[15]         ;
; 0.040  ; 0.040        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[15]~0clkctrl|inclk[0]  ;
; 0.040  ; 0.040        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[15]~0clkctrl|outclk    ;
; 0.040  ; 0.040        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[10]         ;
; 0.040  ; 0.040        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[5]          ;
; 0.040  ; 0.040        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[9]          ;
; 0.042  ; 0.042        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[1]          ;
; 0.042  ; 0.042        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[2]          ;
; 0.042  ; 0.042        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[3]          ;
; 0.042  ; 0.042        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[4]          ;
; 0.042  ; 0.042        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[6]          ;
; 0.045  ; 0.045        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[0]|datad              ;
; 0.045  ; 0.045        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[4]|datad              ;
; 0.047  ; 0.047        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[5]|datad              ;
; 0.048  ; 0.048        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[13]|datad             ;
; 0.048  ; 0.048        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[2]|datad              ;
; 0.048  ; 0.048        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[3]|datad              ;
; 0.051  ; 0.051        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[15]|datac             ;
; 0.052  ; 0.052        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[14]|datac             ;
; 0.052  ; 0.052        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[9]|datad              ;
; 0.052  ; 0.052        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[15]        ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'RAMs_drive:RAM_controller|v_count_write_aux[0]'                                                                             ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                         ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; 0.293 ; 0.293        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[141]|datac      ;
; 0.294 ; 0.294        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[181]|datad      ;
; 0.295 ; 0.295        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[81]|datad       ;
; 0.295 ; 0.295        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[141] ;
; 0.297 ; 0.297        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[117]|dataa      ;
; 0.298 ; 0.298        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[173] ;
; 0.302 ; 0.302        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[117] ;
; 0.302 ; 0.302        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[189] ;
; 0.304 ; 0.304        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[13]|datac       ;
; 0.306 ; 0.306        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[13]  ;
; 0.306 ; 0.306        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[39]  ;
; 0.307 ; 0.307        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[71]|datad       ;
; 0.307 ; 0.307        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[119] ;
; 0.308 ; 0.308        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[169] ;
; 0.309 ; 0.309        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[167]|datac      ;
; 0.309 ; 0.309        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[225]|datad      ;
; 0.311 ; 0.311        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[173]|dataa      ;
; 0.311 ; 0.311        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[167] ;
; 0.313 ; 0.313        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[199]|datac      ;
; 0.314 ; 0.314        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[181] ;
; 0.315 ; 0.315        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[109]|datac      ;
; 0.315 ; 0.315        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[199] ;
; 0.315 ; 0.315        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[81]  ;
; 0.316 ; 0.316        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[189]|datab      ;
; 0.317 ; 0.317        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[109] ;
; 0.318 ; 0.318        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[61]|datad       ;
; 0.320 ; 0.320        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Decoder0~220|combout            ;
; 0.320 ; 0.320        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[133]|datac      ;
; 0.320 ; 0.320        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[39]|datab       ;
; 0.320 ; 0.320        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[55]|datab       ;
; 0.321 ; 0.321        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[119]|datab      ;
; 0.321 ; 0.321        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[169]|dataa      ;
; 0.322 ; 0.322        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[53]|datac       ;
; 0.322 ; 0.322        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[133] ;
; 0.323 ; 0.323        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[5]|datad        ;
; 0.324 ; 0.324        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Decoder0~220|dataa              ;
; 0.324 ; 0.324        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[53]  ;
; 0.325 ; 0.325        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Decoder0~54|datac               ;
; 0.325 ; 0.325        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[201]|datac      ;
; 0.326 ; 0.326        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Decoder0~54|combout             ;
; 0.326 ; 0.326        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[93]|datac       ;
; 0.326 ; 0.326        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[97]|datac       ;
; 0.326 ; 0.326        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[201] ;
; 0.326 ; 0.326        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[55]  ;
; 0.327 ; 0.327        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[71]  ;
; 0.328 ; 0.328        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[153] ;
; 0.328 ; 0.328        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[185] ;
; 0.328 ; 0.328        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[93]  ;
; 0.328 ; 0.328        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[97]  ;
; 0.329 ; 0.329        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[155] ;
; 0.329 ; 0.329        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[187] ;
; 0.329 ; 0.329        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[225] ;
; 0.330 ; 0.330        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[105]|datac      ;
; 0.330 ; 0.330        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[177]|datac      ;
; 0.331 ; 0.331        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[87]|datad       ;
; 0.332 ; 0.332        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Decoder0~163|combout            ;
; 0.332 ; 0.332        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[221]|datad      ;
; 0.332 ; 0.332        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[7]|datad        ;
; 0.332 ; 0.332        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[105] ;
; 0.332 ; 0.332        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[177] ;
; 0.333 ; 0.333        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[231]|datad      ;
; 0.334 ; 0.334        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[135]|datad      ;
; 0.334 ; 0.334        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[183]|datad      ;
; 0.334 ; 0.334        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[37]|datad       ;
; 0.334 ; 0.334        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[25]  ;
; 0.335 ; 0.335        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Decoder0~41|datad               ;
; 0.335 ; 0.335        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Decoder0~77|combout             ;
; 0.335 ; 0.335        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Decoder0~96|combout             ;
; 0.335 ; 0.335        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[125]|datac      ;
; 0.335 ; 0.335        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[215]|datad      ;
; 0.335 ; 0.335        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[27]  ;
; 0.336 ; 0.336        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Decoder0~163|dataa              ;
; 0.336 ; 0.336        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Decoder0~77|datac               ;
; 0.336 ; 0.336        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Decoder0~96|datac               ;
; 0.336 ; 0.336        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[11]|datad       ;
; 0.336 ; 0.336        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[161] ;
; 0.336 ; 0.336        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[165] ;
; 0.337 ; 0.337        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[125] ;
; 0.338 ; 0.338        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Decoder0~188|combout            ;
; 0.338 ; 0.338        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[127] ;
; 0.338 ; 0.338        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[61]  ;
; 0.339 ; 0.339        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Decoder0~188|datac              ;
; 0.339 ; 0.339        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[29]|datac       ;
; 0.340 ; 0.340        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Decoder0~222|datad              ;
; 0.341 ; 0.341        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Decoder0~107|datad              ;
; 0.341 ; 0.341        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Decoder0~135|combout            ;
; 0.341 ; 0.341        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Decoder0~243|datad              ;
; 0.341 ; 0.341        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[113]|datac      ;
; 0.341 ; 0.341        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[153]|dataa      ;
; 0.341 ; 0.341        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[185]|dataa      ;
; 0.341 ; 0.341        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[45]|datac       ;
; 0.341 ; 0.341        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[29]  ;
; 0.342 ; 0.342        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Decoder0~47|combout             ;
; 0.342 ; 0.342        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Decoder0~47|datab               ;
; 0.342 ; 0.342        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[151]|datad      ;
; 0.342 ; 0.342        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[155]|dataa      ;
; 0.342 ; 0.342        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[187]|dataa      ;
; 0.343 ; 0.343        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Decoder0~147|combout            ;
; 0.343 ; 0.343        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[85]|datad       ;
; 0.343 ; 0.343        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[113] ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 9.824  ; 9.824        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 9.824  ; 9.824        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 9.827  ; 9.827        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.827  ; 9.827        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 9.859  ; 9.859        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 9.862  ; 9.862        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 10.137 ; 10.137       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 10.170 ; 10.170       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.170 ; 10.170       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[0]                                                                                                          ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[1]                                                                                                          ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[2]                                                                                                          ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[3]                                                                                                          ;
; 19.621 ; 19.837       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[0]                                                                                                           ;
; 19.621 ; 19.837       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[1]                                                                                                           ;
; 19.621 ; 19.837       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[2]                                                                                                           ;
; 19.621 ; 19.837       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[3]                                                                                                           ;
; 19.621 ; 19.837       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[4]                                                                                                           ;
; 19.621 ; 19.837       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[5]                                                                                                           ;
; 19.621 ; 19.837       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[6]                                                                                                           ;
; 19.621 ; 19.837       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[7]                                                                                                           ;
; 19.621 ; 19.837       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[0]                                                                                                          ;
; 19.621 ; 19.837       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[1]                                                                                                          ;
; 19.621 ; 19.837       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[2]                                                                                                          ;
; 19.621 ; 19.837       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[3]                                                                                                          ;
; 19.621 ; 19.837       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[4]                                                                                                          ;
; 19.621 ; 19.837       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[5]                                                                                                          ;
; 19.621 ; 19.837       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[6]                                                                                                          ;
; 19.621 ; 19.837       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[7]                                                                                                          ;
; 19.621 ; 19.837       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[8]                                                                                                          ;
; 19.621 ; 19.837       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[9]                                                                                                          ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[0]                                                                                                           ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[6]                                                                                                           ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_h                                                                                                          ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_v                                                                                                          ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[1]                                                                                                           ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[2]                                                                                                           ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[3]                                                                                                           ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[4]                                                                                                           ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[5]                                                                                                           ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[8]                                                                                                           ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[9]                                                                                                           ;
; 19.625 ; 19.855       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~portb_address_reg0    ;
; 19.625 ; 19.855       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~portb_re_reg          ;
; 19.625 ; 19.855       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~portb_address_reg0    ;
; 19.625 ; 19.855       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~portb_re_reg          ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_re_reg        ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_re_reg        ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_re_reg       ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_re_reg       ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_re_reg       ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_re_reg        ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~portb_address_reg0    ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~portb_re_reg          ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_address_reg0    ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_re_reg          ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~portb_address_reg0    ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~portb_re_reg          ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_re_reg        ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_re_reg        ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_re_reg        ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_re_reg        ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_re_reg        ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_re_reg        ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                ;
+---------+--------------+----------------+-----------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type            ; Clock                                               ; Clock Edge ; Target                                                                                                                                           ;
+---------+--------------+----------------+-----------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 639.736 ; 639.966      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~porta_address_reg0    ;
; 639.736 ; 639.966      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~porta_datain_reg0     ;
; 639.736 ; 639.966      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~porta_we_reg          ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_we_reg        ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_address_reg0    ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_datain_reg0     ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_we_reg          ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_address_reg0    ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_datain_reg0     ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_we_reg          ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_address_reg0    ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_datain_reg0     ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_we_reg          ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0  ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ;
+---------+--------------+----------------+-----------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 5.879 ; 6.364 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[2]    ; CLOCK_50   ; 5.879 ; 6.364 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]     ; CLOCK_50   ; 8.519 ; 9.077 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[0]    ; CLOCK_50   ; 5.872 ; 5.916 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[1]    ; CLOCK_50   ; 6.449 ; 6.466 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[2]    ; CLOCK_50   ; 8.519 ; 9.077 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]     ; CLOCK_50   ; 8.924 ; 9.593 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 5.705 ; 5.751 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 8.924 ; 9.593 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]    ; CLOCK_50   ; 3.722 ; 4.256 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50   ; 4.803 ; 5.382 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]    ; CLOCK_50   ; 4.318 ; 4.945 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50   ; 4.785 ; 5.397 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; 6.533 ; 7.127 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 6.533 ; 7.127 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 5.349 ; 5.916 ; Rise       ; SW[0]                                               ;
;  SW[0]    ; SW[0]      ; 2.443 ; 2.509 ; Rise       ; SW[0]                                               ;
;  SW[2]    ; SW[0]      ; 5.349 ; 5.916 ; Rise       ; SW[0]                                               ;
; SW[*]     ; SW[0]      ; 4.206 ; 4.740 ; Fall       ; SW[0]                                               ;
;  SW[0]    ; SW[0]      ; 0.808 ; 0.953 ; Fall       ; SW[0]                                               ;
;  SW[2]    ; SW[0]      ; 4.206 ; 4.740 ; Fall       ; SW[0]                                               ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+-----------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-----------+------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -3.724 ; -4.164 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[2]    ; CLOCK_50   ; -3.724 ; -4.164 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]     ; CLOCK_50   ; -1.773 ; -1.802 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[0]    ; CLOCK_50   ; -2.321 ; -2.450 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[1]    ; CLOCK_50   ; -1.773 ; -1.802 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[2]    ; CLOCK_50   ; -4.937 ; -5.402 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]     ; CLOCK_50   ; -2.382 ; -2.599 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -2.382 ; -2.599 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -5.836 ; -6.413 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]    ; CLOCK_50   ; -2.434 ; -2.900 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50   ; -2.384 ; -2.800 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]    ; CLOCK_50   ; -2.420 ; -2.882 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50   ; -2.484 ; -2.965 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; -4.028 ; -4.549 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -4.028 ; -4.549 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 2.070  ; 1.936  ; Rise       ; SW[0]                                               ;
;  SW[0]    ; SW[0]      ; 2.070  ; 1.936  ; Rise       ; SW[0]                                               ;
;  SW[2]    ; SW[0]      ; -0.551 ; -1.011 ; Rise       ; SW[0]                                               ;
; SW[*]     ; SW[0]      ; 1.957  ; 1.853  ; Fall       ; SW[0]                                               ;
;  SW[0]    ; SW[0]      ; 1.957  ; 1.853  ; Fall       ; SW[0]                                               ;
;  SW[2]    ; SW[0]      ; -0.634 ; -1.124 ; Fall       ; SW[0]                                               ;
+-----------+------------+--------+--------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 5.044 ; 5.116 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 4.587 ; 4.625 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 4.128 ; 4.169 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 5.044 ; 5.116 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 4.633 ; 4.667 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 4.508 ; 4.542 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 4.262 ; 4.285 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 3.888 ; 3.933 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 4.508 ; 4.534 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 4.484 ; 4.542 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 4.561 ; 4.593 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 4.317 ; 4.339 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 4.561 ; 4.593 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 4.105 ; 4.124 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 4.345 ; 4.381 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 3.667 ; 3.704 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 4.109 ; 4.143 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 3.667 ; 3.704 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 4.553 ; 4.621 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 4.153 ; 4.183 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 3.436 ; 3.477 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 3.797 ; 3.817 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 3.436 ; 3.477 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 4.032 ; 4.055 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 4.015 ; 4.070 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 3.644 ; 3.661 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 3.849 ; 3.868 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 4.082 ; 4.112 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 3.644 ; 3.661 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 3.877 ; 3.908 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                        ;
+-----------+-----------------+-----------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                          ; Note ;
+-----------+-----------------+-----------------------------------------------------+------+
; 56.43 MHz ; 56.43 MHz       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 58.86 MHz ; 58.86 MHz       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;      ;
; 213.4 MHz ; 213.4 MHz       ; SW[0]                                               ;      ;
+-----------+-----------------+-----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; -8.613 ; -1049.442     ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -7.362 ; -1100.263     ;
; SW[0]                                               ; -4.214 ; -258.357      ;
; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; -2.090 ; -343.358      ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; SW[0]                                               ; -3.581 ; -149.763      ;
; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; 0.053  ; 0.000         ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.145  ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 0.297  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                        ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; -2.613 ; -122.583      ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -2.051 ; -36.352       ;
; SW[0]                                               ; -0.404 ; -4.428        ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; SW[0]                                               ; -4.699 ; -90.473       ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 0.987  ; 0.000         ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.996  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; SW[0]                                               ; -3.000  ; -46.480       ;
; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; 0.373   ; 0.000         ;
; CLOCK_50                                            ; 9.784   ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 19.610  ; 0.000         ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 639.741 ; 0.000         ;
+-----------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                                                                                                          ; Launch Clock                                   ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -8.613 ; RAMs_drive:RAM_controller|readDir_32[13]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.249     ; 3.325      ;
; -8.613 ; RAMs_drive:RAM_controller|readDir_32[13]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.249     ; 3.325      ;
; -8.585 ; RAMs_drive:RAM_controller|readDir_32[15]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.246     ; 3.300      ;
; -8.585 ; RAMs_drive:RAM_controller|readDir_32[15]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.246     ; 3.300      ;
; -8.512 ; RAMs_drive:RAM_controller|readDir_32[13]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.239     ; 3.234      ;
; -8.512 ; RAMs_drive:RAM_controller|readDir_32[13]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.239     ; 3.234      ;
; -8.506 ; RAMs_drive:RAM_controller|readDir_32[15]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.236     ; 3.231      ;
; -8.506 ; RAMs_drive:RAM_controller|readDir_32[15]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.236     ; 3.231      ;
; -8.493 ; RAMs_drive:RAM_controller|readDir_32[13]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_re_reg       ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.242     ; 3.212      ;
; -8.493 ; RAMs_drive:RAM_controller|readDir_32[13]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.242     ; 3.212      ;
; -8.488 ; RAMs_drive:RAM_controller|readDir_32[14]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.249     ; 3.200      ;
; -8.488 ; RAMs_drive:RAM_controller|readDir_32[14]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.249     ; 3.200      ;
; -8.441 ; RAMs_drive:RAM_controller|readDir_32[15]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_re_reg       ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.239     ; 3.163      ;
; -8.441 ; RAMs_drive:RAM_controller|readDir_32[15]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.239     ; 3.163      ;
; -8.401 ; RAMs_drive:RAM_controller|readDir_32[13]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.236     ; 3.126      ;
; -8.401 ; RAMs_drive:RAM_controller|readDir_32[13]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.236     ; 3.126      ;
; -8.395 ; RAMs_drive:RAM_controller|Parity_register[1]  ; VGA_generator:VGA_controller|red[0]                                                                                                              ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.756     ; 5.595      ;
; -8.394 ; RAMs_drive:RAM_controller|Parity_register[1]  ; VGA_generator:VGA_controller|green[0]                                                                                                            ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.756     ; 5.594      ;
; -8.385 ; RAMs_drive:RAM_controller|readDir_32[13]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_re_reg       ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.244     ; 3.102      ;
; -8.385 ; RAMs_drive:RAM_controller|readDir_32[13]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.244     ; 3.102      ;
; -8.383 ; RAMs_drive:RAM_controller|readDir_32[15]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.244     ; 3.100      ;
; -8.383 ; RAMs_drive:RAM_controller|readDir_32[15]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.244     ; 3.100      ;
; -8.377 ; RAMs_drive:RAM_controller|readDir_32[14]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.239     ; 3.099      ;
; -8.377 ; RAMs_drive:RAM_controller|readDir_32[14]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.239     ; 3.099      ;
; -8.373 ; RAMs_drive:RAM_controller|readDir_32[15]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.233     ; 3.101      ;
; -8.373 ; RAMs_drive:RAM_controller|readDir_32[15]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.233     ; 3.101      ;
; -8.347 ; RAMs_drive:RAM_controller|Parity_register[1]  ; VGA_generator:VGA_controller|green[3]                                                                                                            ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.756     ; 5.547      ;
; -8.345 ; RAMs_drive:RAM_controller|Parity_register[1]  ; VGA_generator:VGA_controller|red[3]                                                                                                              ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.756     ; 5.545      ;
; -8.345 ; RAMs_drive:RAM_controller|readDir_32[14]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_re_reg       ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.242     ; 3.064      ;
; -8.345 ; RAMs_drive:RAM_controller|readDir_32[14]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.242     ; 3.064      ;
; -8.340 ; RAMs_drive:RAM_controller|readDir_32[4]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.264     ; 3.037      ;
; -8.335 ; RAMs_drive:RAM_controller|readDir_32[15]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_re_reg       ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.239     ; 3.057      ;
; -8.335 ; RAMs_drive:RAM_controller|readDir_32[15]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.239     ; 3.057      ;
; -8.330 ; RAMs_drive:RAM_controller|readDir_32[13]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.247     ; 3.044      ;
; -8.330 ; RAMs_drive:RAM_controller|readDir_32[13]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.247     ; 3.044      ;
; -8.327 ; RAMs_drive:RAM_controller|readDir_32[8]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.400     ; 2.888      ;
; -8.322 ; RAMs_drive:RAM_controller|Parity_register[81] ; VGA_generator:VGA_controller|red[0]                                                                                                              ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.624     ; 5.654      ;
; -8.321 ; RAMs_drive:RAM_controller|Parity_register[81] ; VGA_generator:VGA_controller|green[0]                                                                                                            ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.624     ; 5.653      ;
; -8.310 ; RAMs_drive:RAM_controller|readDir_32[15]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.236     ; 3.035      ;
; -8.310 ; RAMs_drive:RAM_controller|readDir_32[15]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.236     ; 3.035      ;
; -8.310 ; RAMs_drive:RAM_controller|readDir_16[13]      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.446     ; 2.825      ;
; -8.310 ; RAMs_drive:RAM_controller|readDir_16[13]      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.446     ; 2.825      ;
; -8.304 ; RAMs_drive:RAM_controller|readDir_16[13]      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.444     ; 2.821      ;
; -8.304 ; RAMs_drive:RAM_controller|readDir_16[13]      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.444     ; 2.821      ;
; -8.302 ; RAMs_drive:RAM_controller|readDir_32[13]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_re_reg       ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.245     ; 3.018      ;
; -8.302 ; RAMs_drive:RAM_controller|readDir_32[13]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.245     ; 3.018      ;
; -8.302 ; RAMs_drive:RAM_controller|readDir_32[13]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.239     ; 3.024      ;
; -8.302 ; RAMs_drive:RAM_controller|readDir_32[13]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.239     ; 3.024      ;
; -8.297 ; RAMs_drive:RAM_controller|readDir_32[15]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_re_reg       ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.232     ; 3.026      ;
; -8.297 ; RAMs_drive:RAM_controller|readDir_32[15]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.232     ; 3.026      ;
; -8.296 ; RAMs_drive:RAM_controller|readDir_32[7]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.221     ; 3.036      ;
; -8.294 ; RAMs_drive:RAM_controller|Parity_register[5]  ; VGA_generator:VGA_controller|red[0]                                                                                                              ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.665     ; 5.585      ;
; -8.293 ; RAMs_drive:RAM_controller|Parity_register[5]  ; VGA_generator:VGA_controller|green[0]                                                                                                            ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.665     ; 5.584      ;
; -8.287 ; RAMs_drive:RAM_controller|readDir_32[15]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_re_reg       ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.249     ; 2.999      ;
; -8.287 ; RAMs_drive:RAM_controller|readDir_32[15]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.249     ; 2.999      ;
; -8.286 ; RAMs_drive:RAM_controller|Parity_register[86] ; VGA_generator:VGA_controller|red[0]                                                                                                              ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.351     ; 5.891      ;
; -8.285 ; RAMs_drive:RAM_controller|Parity_register[86] ; VGA_generator:VGA_controller|green[0]                                                                                                            ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.351     ; 5.890      ;
; -8.281 ; RAMs_drive:RAM_controller|readDir_32[13]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_re_reg       ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.244     ; 2.998      ;
; -8.281 ; RAMs_drive:RAM_controller|readDir_32[13]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.244     ; 2.998      ;
; -8.280 ; RAMs_drive:RAM_controller|readDir_32[13]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_re_reg       ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.252     ; 2.989      ;
; -8.280 ; RAMs_drive:RAM_controller|readDir_32[13]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.252     ; 2.989      ;
; -8.280 ; RAMs_drive:RAM_controller|readDir_32[8]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.394     ; 2.847      ;
; -8.276 ; RAMs_drive:RAM_controller|readDir_32[14]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.236     ; 3.001      ;
; -8.276 ; RAMs_drive:RAM_controller|readDir_32[14]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.236     ; 3.001      ;
; -8.274 ; RAMs_drive:RAM_controller|Parity_register[81] ; VGA_generator:VGA_controller|green[3]                                                                                                            ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.624     ; 5.606      ;
; -8.272 ; RAMs_drive:RAM_controller|Parity_register[81] ; VGA_generator:VGA_controller|red[3]                                                                                                              ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.624     ; 5.604      ;
; -8.261 ; RAMs_drive:RAM_controller|readDir_32[15]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_re_reg       ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.241     ; 2.981      ;
; -8.261 ; RAMs_drive:RAM_controller|readDir_32[15]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.241     ; 2.981      ;
; -8.260 ; RAMs_drive:RAM_controller|readDir_32[15]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_re_reg       ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.237     ; 2.984      ;
; -8.260 ; RAMs_drive:RAM_controller|readDir_32[15]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.237     ; 2.984      ;
; -8.260 ; RAMs_drive:RAM_controller|readDir_32[14]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_re_reg       ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.242     ; 2.979      ;
; -8.260 ; RAMs_drive:RAM_controller|readDir_32[14]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.242     ; 2.979      ;
; -8.254 ; RAMs_drive:RAM_controller|readDir_32[7]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.212     ; 3.003      ;
; -8.254 ; RAMs_drive:RAM_controller|readDir_32[14]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.247     ; 2.968      ;
; -8.254 ; RAMs_drive:RAM_controller|readDir_32[14]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.247     ; 2.968      ;
; -8.246 ; RAMs_drive:RAM_controller|Parity_register[5]  ; VGA_generator:VGA_controller|green[3]                                                                                                            ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.665     ; 5.537      ;
; -8.244 ; RAMs_drive:RAM_controller|Parity_register[5]  ; VGA_generator:VGA_controller|red[3]                                                                                                              ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.665     ; 5.535      ;
; -8.242 ; RAMs_drive:RAM_controller|readDir_16[13]      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.450     ; 2.753      ;
; -8.242 ; RAMs_drive:RAM_controller|readDir_16[13]      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.450     ; 2.753      ;
; -8.239 ; RAMs_drive:RAM_controller|readDir_16[14]      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.264     ; 2.936      ;
; -8.239 ; RAMs_drive:RAM_controller|readDir_16[14]      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.264     ; 2.936      ;
; -8.238 ; RAMs_drive:RAM_controller|Parity_register[86] ; VGA_generator:VGA_controller|green[3]                                                                                                            ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.351     ; 5.843      ;
; -8.237 ; RAMs_drive:RAM_controller|Parity_register[2]  ; VGA_generator:VGA_controller|red[0]                                                                                                              ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.338     ; 5.855      ;
; -8.236 ; RAMs_drive:RAM_controller|Parity_register[86] ; VGA_generator:VGA_controller|red[3]                                                                                                              ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.351     ; 5.841      ;
; -8.236 ; RAMs_drive:RAM_controller|Parity_register[2]  ; VGA_generator:VGA_controller|green[0]                                                                                                            ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.338     ; 5.854      ;
; -8.235 ; RAMs_drive:RAM_controller|Parity_register[15] ; VGA_generator:VGA_controller|red[0]                                                                                                              ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.259     ; 5.932      ;
; -8.234 ; RAMs_drive:RAM_controller|Parity_register[15] ; VGA_generator:VGA_controller|green[0]                                                                                                            ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.259     ; 5.931      ;
; -8.232 ; RAMs_drive:RAM_controller|readDir_16[14]      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.266     ; 2.927      ;
; -8.232 ; RAMs_drive:RAM_controller|readDir_16[14]      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.266     ; 2.927      ;
; -8.231 ; RAMs_drive:RAM_controller|readDir_32[15]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_re_reg       ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.249     ; 2.943      ;
; -8.231 ; RAMs_drive:RAM_controller|readDir_32[15]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.249     ; 2.943      ;
; -8.223 ; RAMs_drive:RAM_controller|readDir_32[13]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.257     ; 2.927      ;
; -8.223 ; RAMs_drive:RAM_controller|readDir_32[13]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.257     ; 2.927      ;
; -8.221 ; RAMs_drive:RAM_controller|readDir_32[14]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_re_reg       ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.244     ; 2.938      ;
; -8.221 ; RAMs_drive:RAM_controller|readDir_32[14]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.244     ; 2.938      ;
; -8.218 ; RAMs_drive:RAM_controller|Parity_register[1]  ; VGA_generator:VGA_controller|red[1]                                                                                                              ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.755     ; 5.419      ;
; -8.216 ; RAMs_drive:RAM_controller|Parity_register[1]  ; VGA_generator:VGA_controller|green[1]                                                                                                            ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.755     ; 5.417      ;
; -8.215 ; RAMs_drive:RAM_controller|readDir_32[14]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_re_reg       ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.235     ; 2.941      ;
; -8.215 ; RAMs_drive:RAM_controller|readDir_32[14]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.235     ; 2.941      ;
; -8.214 ; RAMs_drive:RAM_controller|readDir_32[15]      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_re_reg       ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.245     ; 2.930      ;
+--------+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -7.362 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.282     ; 2.540      ;
; -7.362 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.278     ; 2.544      ;
; -7.362 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.282     ; 2.540      ;
; -7.340 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.278     ; 2.522      ;
; -7.340 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.274     ; 2.526      ;
; -7.340 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.278     ; 2.522      ;
; -7.324 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.276     ; 2.508      ;
; -7.324 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.276     ; 2.508      ;
; -7.323 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.272     ; 2.511      ;
; -7.269 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.287     ; 2.442      ;
; -7.269 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.283     ; 2.446      ;
; -7.269 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.287     ; 2.442      ;
; -7.250 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.275     ; 2.435      ;
; -7.250 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.275     ; 2.435      ;
; -7.250 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.274     ; 2.436      ;
; -7.250 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.274     ; 2.436      ;
; -7.249 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.271     ; 2.438      ;
; -7.249 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.270     ; 2.439      ;
; -7.211 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.279     ; 2.392      ;
; -7.211 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.275     ; 2.396      ;
; -7.211 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.279     ; 2.392      ;
; -7.210 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.274     ; 2.396      ;
; -7.210 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.270     ; 2.400      ;
; -7.210 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.274     ; 2.396      ;
; -7.201 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.283     ; 2.378      ;
; -7.201 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.283     ; 2.378      ;
; -7.200 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.279     ; 2.381      ;
; -7.193 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.146     ; 2.507      ;
; -7.193 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.146     ; 2.507      ;
; -7.193 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.145     ; 2.508      ;
; -7.193 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.145     ; 2.508      ;
; -7.192 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.142     ; 2.510      ;
; -7.192 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.141     ; 2.511      ;
; -7.185 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.287     ; 2.358      ;
; -7.185 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.283     ; 2.362      ;
; -7.185 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.287     ; 2.358      ;
; -7.166 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.278     ; 2.348      ;
; -7.166 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.274     ; 2.352      ;
; -7.166 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.278     ; 2.348      ;
; -7.162 ; RAMs_drive:RAM_controller|writeDir_16[11] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.294     ; 2.328      ;
; -7.157 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.284     ; 2.333      ;
; -7.157 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.284     ; 2.333      ;
; -7.156 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.280     ; 2.336      ;
; -7.153 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.145     ; 2.468      ;
; -7.153 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.141     ; 2.472      ;
; -7.153 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.145     ; 2.468      ;
; -7.151 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.285     ; 2.326      ;
; -7.151 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.285     ; 2.326      ;
; -7.150 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.281     ; 2.329      ;
; -7.119 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.147     ; 2.432      ;
; -7.119 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.143     ; 2.436      ;
; -7.119 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.147     ; 2.432      ;
; -7.108 ; RAMs_drive:RAM_controller|writeDir_16[11] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.296     ; 2.272      ;
; -7.101 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.153     ; 2.408      ;
; -7.101 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.149     ; 2.412      ;
; -7.101 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.153     ; 2.408      ;
; -7.095 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.281     ; 2.274      ;
; -7.095 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.277     ; 2.278      ;
; -7.095 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.281     ; 2.274      ;
; -7.087 ; RAMs_drive:RAM_controller|writeDir_16[11] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.299     ; 2.248      ;
; -7.079 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.149     ; 2.390      ;
; -7.079 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.145     ; 2.394      ;
; -7.079 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.149     ; 2.390      ;
; -7.066 ; RAMs_drive:RAM_controller|writeDir_16[11] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.298     ; 2.228      ;
; -7.026 ; RAMs_drive:RAM_controller|writeDir_16[11] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.298     ; 2.188      ;
; -7.020 ; RAMs_drive:RAM_controller|writeDir_16[11] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.295     ; 2.185      ;
; -7.016 ; RAMs_drive:RAM_controller|writeDir_16[11] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.299     ; 2.177      ;
; -7.013 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.276     ; 2.197      ;
; -7.013 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.272     ; 2.201      ;
; -7.013 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.276     ; 2.197      ;
; -6.981 ; RAMs_drive:RAM_controller|writeDir_16[1]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.329     ; 2.112      ;
; -6.975 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.154     ; 2.281      ;
; -6.975 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.150     ; 2.285      ;
; -6.975 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.154     ; 2.281      ;
; -6.961 ; RAMs_drive:RAM_controller|writeDir_16[1]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.327     ; 2.094      ;
; -6.954 ; RAMs_drive:RAM_controller|writeDir_16[12] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.294     ; 2.120      ;
; -6.951 ; RAMs_drive:RAM_controller|writeDir_16[1]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.326     ; 2.085      ;
; -6.951 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.279     ; 2.132      ;
; -6.951 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.279     ; 2.132      ;
; -6.950 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.275     ; 2.135      ;
; -6.933 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.155     ; 2.238      ;
; -6.933 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.151     ; 2.242      ;
; -6.933 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.155     ; 2.238      ;
; -6.924 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.158     ; 2.226      ;
; -6.924 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.154     ; 2.230      ;
; -6.924 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.158     ; 2.226      ;
; -6.924 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.156     ; 2.228      ;
; -6.924 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.152     ; 2.232      ;
; -6.924 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.156     ; 2.228      ;
; -6.901 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.158     ; 2.203      ;
; -6.901 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.154     ; 2.207      ;
; -6.901 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.158     ; 2.203      ;
; -6.894 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.150     ; 2.204      ;
; -6.894 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.150     ; 2.204      ;
; -6.893 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.146     ; 2.207      ;
; -6.870 ; RAMs_drive:RAM_controller|writeDir_16[1]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.324     ; 2.006      ;
; -6.858 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.150     ; 2.168      ;
; -6.858 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.150     ; 2.168      ;
; -6.857 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.146     ; 2.171      ;
; -6.851 ; RAMs_drive:RAM_controller|writeDir_16[7]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.177     ; 2.134      ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SW[0]'                                                                                                                                                                              ;
+--------+------------------------------------------------+-------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                   ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+-------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -4.214 ; VGA_generator:VGA_controller|Vcount[3]         ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.732      ; 8.169      ;
; -4.079 ; VGA_generator:VGA_controller|Vcount[5]         ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.732      ; 8.034      ;
; -4.078 ; VGA_generator:VGA_controller|Hcount[6]         ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.724      ; 8.025      ;
; -4.062 ; VGA_generator:VGA_controller|Hcount[1]         ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.724      ; 8.009      ;
; -3.976 ; VGA_generator:VGA_controller|Vcount[8]         ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.715      ; 7.914      ;
; -3.972 ; VGA_generator:VGA_controller|Hcount[3]         ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.724      ; 7.919      ;
; -3.965 ; VGA_generator:VGA_controller|Vcount[3]         ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.735      ; 7.908      ;
; -3.963 ; VGA_generator:VGA_controller|Hcount[4]         ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.724      ; 7.910      ;
; -3.923 ; VGA_generator:VGA_controller|Vcount[1]         ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.732      ; 7.878      ;
; -3.922 ; VGA_generator:VGA_controller|Vcount[4]         ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.732      ; 7.877      ;
; -3.919 ; VGA_generator:VGA_controller|Hcount[2]         ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.724      ; 7.866      ;
; -3.892 ; VGA_generator:VGA_controller|Vcount[7]         ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.396      ; 7.511      ;
; -3.870 ; VGA_generator:VGA_controller|Hcount[5]         ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.724      ; 7.817      ;
; -3.863 ; VGA_generator:VGA_controller|Hcount[7]         ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.724      ; 7.810      ;
; -3.850 ; VGA_generator:VGA_controller|Vcount[6]         ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.727      ; 7.800      ;
; -3.831 ; VGA_generator:VGA_controller|Vcount[3]         ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.735      ; 7.745      ;
; -3.830 ; VGA_generator:VGA_controller|Vcount[5]         ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.735      ; 7.773      ;
; -3.804 ; VGA_generator:VGA_controller|Vcount[2]         ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.732      ; 7.759      ;
; -3.795 ; VGA_generator:VGA_controller|Hcount[6]         ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.727      ; 7.730      ;
; -3.782 ; VGA_generator:VGA_controller|Vcount[0]         ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.727      ; 7.732      ;
; -3.779 ; VGA_generator:VGA_controller|Hcount[1]         ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.727      ; 7.714      ;
; -3.725 ; VGA_generator:VGA_controller|Vcount[1]         ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.735      ; 7.639      ;
; -3.711 ; VGA_generator:VGA_controller|Vcount[4]         ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.735      ; 7.625      ;
; -3.696 ; VGA_generator:VGA_controller|Vcount[5]         ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.735      ; 7.610      ;
; -3.687 ; VGA_generator:VGA_controller|Vcount[8]         ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.718      ; 7.613      ;
; -3.684 ; VGA_generator:VGA_controller|Hcount[6]         ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.727      ; 7.590      ;
; -3.683 ; VGA_generator:VGA_controller|Hcount[3]         ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.727      ; 7.618      ;
; -3.680 ; VGA_generator:VGA_controller|Hcount[4]         ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.727      ; 7.615      ;
; -3.673 ; VGA_generator:VGA_controller|Vcount[4]         ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.735      ; 7.616      ;
; -3.668 ; VGA_generator:VGA_controller|Hcount[1]         ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.727      ; 7.574      ;
; -3.661 ; VGA_generator:VGA_controller|Vcount[3]         ; RAMs_drive:RAM_controller|readDir_8[13]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.736      ; 7.594      ;
; -3.648 ; VGA_generator:VGA_controller|Vcount[2]         ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.735      ; 7.562      ;
; -3.636 ; VGA_generator:VGA_controller|Hcount[2]         ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.727      ; 7.571      ;
; -3.634 ; VGA_generator:VGA_controller|Vcount[1]         ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.735      ; 7.577      ;
; -3.630 ; VGA_generator:VGA_controller|Vcount[0]         ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.730      ; 7.539      ;
; -3.602 ; VGA_generator:VGA_controller|Vcount[7]         ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.399      ; 7.209      ;
; -3.586 ; VGA_generator:VGA_controller|Vcount[2]         ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.735      ; 7.529      ;
; -3.584 ; VGA_generator:VGA_controller|Vcount[8]         ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.718      ; 7.481      ;
; -3.581 ; VGA_generator:VGA_controller|Hcount[5]         ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.727      ; 7.516      ;
; -3.580 ; VGA_generator:VGA_controller|Hcount[7]         ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.727      ; 7.515      ;
; -3.580 ; VGA_generator:VGA_controller|Hcount[3]         ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.727      ; 7.486      ;
; -3.569 ; VGA_generator:VGA_controller|Hcount[4]         ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.727      ; 7.475      ;
; -3.567 ; VGA_generator:VGA_controller|Vcount[6]         ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.730      ; 7.505      ;
; -3.559 ; VGA_generator:VGA_controller|Hcount[8]         ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.392      ; 7.174      ;
; -3.551 ; VGA_generator:VGA_controller|Vcount[3]         ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.910      ; 7.437      ;
; -3.545 ; VGA_generator:VGA_controller|Vcount[3]         ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.912      ; 7.442      ;
; -3.544 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.715      ; 7.482      ;
; -3.526 ; VGA_generator:VGA_controller|Vcount[5]         ; RAMs_drive:RAM_controller|readDir_8[13]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.736      ; 7.459      ;
; -3.525 ; VGA_generator:VGA_controller|Hcount[2]         ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.727      ; 7.431      ;
; -3.514 ; VGA_generator:VGA_controller|Vcount[3]         ; RAMs_drive:RAM_controller|readDir_8[5]    ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.913      ; 7.379      ;
; -3.485 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.013      ; 7.645      ;
; -3.478 ; VGA_generator:VGA_controller|Hcount[5]         ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.727      ; 7.384      ;
; -3.476 ; VGA_generator:VGA_controller|Vcount[0]         ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.730      ; 7.414      ;
; -3.469 ; VGA_generator:VGA_controller|Hcount[7]         ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.727      ; 7.375      ;
; -3.468 ; VGA_generator:VGA_controller|Vcount[7]         ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.399      ; 7.046      ;
; -3.456 ; VGA_generator:VGA_controller|Vcount[6]         ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.730      ; 7.365      ;
; -3.439 ; VGA_generator:VGA_controller|Vcount[3]         ; RAMs_drive:RAM_controller|readDir_8[10]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.912      ; 7.441      ;
; -3.424 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.013      ; 7.584      ;
; -3.418 ; VGA_generator:VGA_controller|Vcount[7]         ; RAMs_drive:RAM_controller|readDir_8[13]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.400      ; 7.015      ;
; -3.416 ; VGA_generator:VGA_controller|Vcount[3]         ; RAMs_drive:RAM_controller|readDir_8[6]    ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.967      ; 7.363      ;
; -3.416 ; VGA_generator:VGA_controller|Vcount[5]         ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.910      ; 7.302      ;
; -3.410 ; VGA_generator:VGA_controller|Vcount[5]         ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.912      ; 7.307      ;
; -3.409 ; VGA_generator:VGA_controller|Vcount[3]         ; RAMs_drive:RAM_controller|readDir_8[8]    ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.910      ; 7.411      ;
; -3.408 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.013      ; 7.568      ;
; -3.379 ; VGA_generator:VGA_controller|Vcount[5]         ; RAMs_drive:RAM_controller|readDir_8[5]    ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.913      ; 7.244      ;
; -3.377 ; VGA_generator:VGA_controller|Vcount[3]         ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.968      ; 7.325      ;
; -3.369 ; VGA_generator:VGA_controller|Vcount[4]         ; RAMs_drive:RAM_controller|readDir_8[13]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.736      ; 7.302      ;
; -3.362 ; VGA_generator:VGA_controller|Vcount[3]         ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.001      ; 7.350      ;
; -3.360 ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.811      ; 7.226      ;
; -3.333 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.013      ; 7.493      ;
; -3.319 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.147      ; 7.521      ;
; -3.310 ; RAMs_drive:RAM_controller|h_count_write_aux[0] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.032      ; 7.489      ;
; -3.308 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.013      ; 7.468      ;
; -3.304 ; VGA_generator:VGA_controller|Vcount[5]         ; RAMs_drive:RAM_controller|readDir_8[10]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.912      ; 7.306      ;
; -3.301 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|writeDir_16[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.184      ; 7.676      ;
; -3.286 ; VGA_generator:VGA_controller|Vcount[3]         ; RAMs_drive:RAM_controller|readDir_8[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.750      ; 7.248      ;
; -3.284 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.147      ; 7.486      ;
; -3.281 ; VGA_generator:VGA_controller|Vcount[5]         ; RAMs_drive:RAM_controller|readDir_8[6]    ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.967      ; 7.228      ;
; -3.279 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|writeDir_32[14] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.146      ; 7.465      ;
; -3.274 ; VGA_generator:VGA_controller|Vcount[5]         ; RAMs_drive:RAM_controller|readDir_8[8]    ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.910      ; 7.276      ;
; -3.272 ; VGA_generator:VGA_controller|Vcount[8]         ; RAMs_drive:RAM_controller|readDir_16[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.824      ; 7.311      ;
; -3.271 ; VGA_generator:VGA_controller|Vcount[4]         ; RAMs_drive:RAM_controller|readDir_8[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.750      ; 7.233      ;
; -3.270 ; VGA_generator:VGA_controller|Hcount[8]         ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.395      ; 6.873      ;
; -3.266 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.013      ; 7.426      ;
; -3.260 ; VGA_generator:VGA_controller|Vcount[3]         ; RAMs_drive:RAM_controller|readDir_32[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.752      ; 7.229      ;
; -3.259 ; VGA_generator:VGA_controller|Vcount[4]         ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.910      ; 7.145      ;
; -3.259 ; RAMs_drive:RAM_controller|h_count_write_aux[8] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.696      ; 7.102      ;
; -3.258 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.147      ; 7.460      ;
; -3.253 ; VGA_generator:VGA_controller|Vcount[4]         ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.912      ; 7.150      ;
; -3.244 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.147      ; 7.446      ;
; -3.242 ; VGA_generator:VGA_controller|Vcount[5]         ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.968      ; 7.190      ;
; -3.242 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.147      ; 7.444      ;
; -3.232 ; VGA_generator:VGA_controller|Vcount[3]         ; RAMs_drive:RAM_controller|readDir_32[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.748      ; 7.194      ;
; -3.227 ; VGA_generator:VGA_controller|Vcount[5]         ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.001      ; 7.215      ;
; -3.222 ; VGA_generator:VGA_controller|Vcount[4]         ; RAMs_drive:RAM_controller|readDir_8[5]    ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.913      ; 7.087      ;
; -3.221 ; VGA_generator:VGA_controller|Vcount[3]         ; RAMs_drive:RAM_controller|readDir_8[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.751      ; 7.189      ;
; -3.216 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.147      ; 7.418      ;
; -3.213 ; VGA_generator:VGA_controller|Vcount[4]         ; RAMs_drive:RAM_controller|readDir_8[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.752      ; 7.181      ;
; -3.211 ; VGA_generator:VGA_controller|Vcount[4]         ; RAMs_drive:RAM_controller|readDir_8[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.751      ; 7.179      ;
; -3.208 ; RAMs_drive:RAM_controller|h_count_write_aux[7] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.696      ; 7.051      ;
+--------+------------------------------------------------+-------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'RAMs_drive:RAM_controller|v_count_write_aux[0]'                                                                                                                                                                             ;
+--------+------------------------------------------------+------------------------------------------------+-----------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                        ; Launch Clock                                        ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------+-----------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -2.090 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[215] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.352      ; 2.693      ;
; -2.028 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[183] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.351      ; 2.691      ;
; -2.005 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[215] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.352      ; 2.608      ;
; -1.996 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[215] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.352      ; 2.599      ;
; -1.967 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[115] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.302      ; 2.812      ;
; -1.953 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[139] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.770      ; 2.879      ;
; -1.943 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[183] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.351      ; 2.606      ;
; -1.934 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[183] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.351      ; 2.597      ;
; -1.882 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[115] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.302      ; 2.727      ;
; -1.874 ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; RAMs_drive:RAM_controller|Parity_register[215] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.016      ; 2.141      ;
; -1.873 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[115] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.302      ; 2.718      ;
; -1.868 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[139] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.770      ; 2.794      ;
; -1.859 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[139] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.770      ; 2.785      ;
; -1.857 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[105] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.585      ; 3.073      ;
; -1.848 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[97]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.577      ; 3.066      ;
; -1.823 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[51]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.145      ; 2.486      ;
; -1.812 ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; RAMs_drive:RAM_controller|Parity_register[183] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.015      ; 2.139      ;
; -1.806 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[41]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.488      ; 2.934      ;
; -1.801 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[201] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.585      ; 3.023      ;
; -1.794 ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; RAMs_drive:RAM_controller|Parity_register[215] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.352      ; 2.397      ;
; -1.792 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[211] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.380      ; 2.809      ;
; -1.787 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[137] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.445      ; 2.967      ;
; -1.772 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[117] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.478      ; 2.795      ;
; -1.772 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[129] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.469      ; 2.880      ;
; -1.772 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[105] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.585      ; 2.988      ;
; -1.765 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[219] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.599      ; 3.004      ;
; -1.765 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[147] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.397      ; 2.795      ;
; -1.763 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[105] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.585      ; 2.979      ;
; -1.763 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[97]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.577      ; 2.981      ;
; -1.757 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[35]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.239      ; 2.537      ;
; -1.754 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[97]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.577      ; 2.972      ;
; -1.751 ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; RAMs_drive:RAM_controller|Parity_register[115] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.966      ; 2.260      ;
; -1.741 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[91]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.551      ; 2.829      ;
; -1.739 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[177] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.627      ; 2.998      ;
; -1.737 ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; RAMs_drive:RAM_controller|Parity_register[139] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.434      ; 2.327      ;
; -1.732 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[51]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.145      ; 2.395      ;
; -1.732 ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; RAMs_drive:RAM_controller|Parity_register[183] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.351      ; 2.395      ;
; -1.725 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[99]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.408      ; 2.873      ;
; -1.725 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[217] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.635      ; 3.000      ;
; -1.723 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[215] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.352      ; 2.326      ;
; -1.723 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[51]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.145      ; 2.386      ;
; -1.721 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[227] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.118      ; 2.481      ;
; -1.721 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[41]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.488      ; 2.849      ;
; -1.716 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[201] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.585      ; 2.938      ;
; -1.712 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[41]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.488      ; 2.840      ;
; -1.707 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[201] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.585      ; 2.929      ;
; -1.707 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[211] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.380      ; 2.724      ;
; -1.706 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[109] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.838      ; 3.065      ;
; -1.702 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[137] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.445      ; 2.882      ;
; -1.700 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[202] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 1.000        ; 1.089      ; 2.848      ;
; -1.698 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[215] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.352      ; 2.301      ;
; -1.698 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[211] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.380      ; 2.715      ;
; -1.693 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[137] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.445      ; 2.873      ;
; -1.687 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[117] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.478      ; 2.710      ;
; -1.687 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[129] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.469      ; 2.795      ;
; -1.686 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[199] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.565      ; 2.888      ;
; -1.680 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[147] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.397      ; 2.710      ;
; -1.679 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[133] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.566      ; 2.884      ;
; -1.679 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[219] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.599      ; 2.918      ;
; -1.678 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[117] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.478      ; 2.701      ;
; -1.678 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[129] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.469      ; 2.786      ;
; -1.673 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[141] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.686      ; 2.879      ;
; -1.672 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[35]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.239      ; 2.452      ;
; -1.671 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[9]   ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.787      ; 3.189      ;
; -1.671 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[147] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.397      ; 2.701      ;
; -1.671 ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; RAMs_drive:RAM_controller|Parity_register[115] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.302      ; 2.516      ;
; -1.670 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[219] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.599      ; 2.909      ;
; -1.665 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[19]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.281      ; 2.587      ;
; -1.663 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[35]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.239      ; 2.443      ;
; -1.661 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[183] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.351      ; 2.324      ;
; -1.660 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[57]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.513      ; 2.911      ;
; -1.659 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[215] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.352      ; 2.262      ;
; -1.657 ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; RAMs_drive:RAM_controller|Parity_register[139] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.770      ; 2.583      ;
; -1.656 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[131] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.588      ; 2.883      ;
; -1.656 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[91]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.551      ; 2.744      ;
; -1.647 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[91]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.551      ; 2.735      ;
; -1.645 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[177] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.627      ; 2.904      ;
; -1.644 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[203] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.614      ; 2.891      ;
; -1.643 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[237] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.210      ; 2.480      ;
; -1.641 ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; RAMs_drive:RAM_controller|Parity_register[105] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.249      ; 2.521      ;
; -1.640 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[179] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.173      ; 2.476      ;
; -1.640 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[99]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.408      ; 2.788      ;
; -1.639 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[55]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.653      ; 2.827      ;
; -1.638 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[217] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.635      ; 2.913      ;
; -1.636 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[183] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.351      ; 2.299      ;
; -1.636 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[177] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.627      ; 2.895      ;
; -1.632 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[163] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.620      ; 2.892      ;
; -1.632 ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; RAMs_drive:RAM_controller|Parity_register[97]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.241      ; 2.514      ;
; -1.631 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[101] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.800      ; 3.071      ;
; -1.631 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[99]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.408      ; 2.779      ;
; -1.629 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[167] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.627      ; 2.890      ;
; -1.629 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[195] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.620      ; 2.888      ;
; -1.629 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[217] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.635      ; 2.904      ;
; -1.628 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[227] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.118      ; 2.388      ;
; -1.624 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[21]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.427      ; 2.793      ;
; -1.623 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[39]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.510      ; 2.793      ;
; -1.621 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[109] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.838      ; 2.980      ;
; -1.619 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[227] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.118      ; 2.379      ;
; -1.618 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[123] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.556      ; 2.811      ;
; -1.615 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[202] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 1.000        ; 1.089      ; 2.763      ;
+--------+------------------------------------------------+------------------------------------------------+-----------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SW[0]'                                                                                                                                                                             ;
+--------+------------------------------------------------+-------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                   ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+-------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -3.581 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.686      ; 3.185      ;
; -3.533 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.629      ; 3.176      ;
; -3.492 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.721      ; 3.309      ;
; -3.490 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_8[8]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.626      ; 3.216      ;
; -3.465 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.626      ; 3.241      ;
; -3.445 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_8[10]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.629      ; 3.264      ;
; -3.291 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.396      ; 3.185      ;
; -3.243 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.339      ; 3.176      ;
; -3.202 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.431      ; 3.309      ;
; -3.200 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_8[8]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.336      ; 3.216      ;
; -3.175 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.336      ; 3.241      ;
; -3.156 ; VGA_generator:VGA_controller|Vcount[6]         ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.640      ; 3.564      ;
; -3.155 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_8[10]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.339      ; 3.264      ;
; -3.154 ; VGA_generator:VGA_controller|Vcount[6]         ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.697      ; 3.623      ;
; -3.103 ; VGA_generator:VGA_controller|Vcount[6]         ; RAMs_drive:RAM_controller|readDir_8[8]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.637      ; 3.614      ;
; -3.090 ; VGA_generator:VGA_controller|Vcount[6]         ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.732      ; 3.722      ;
; -3.038 ; VGA_generator:VGA_controller|Vcount[6]         ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.637      ; 3.679      ;
; -3.018 ; VGA_generator:VGA_controller|Vcount[6]         ; RAMs_drive:RAM_controller|readDir_8[10]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.640      ; 3.702      ;
; -3.014 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_8[13]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.444      ; 3.510      ;
; -2.984 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_8[6]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.685      ; 3.781      ;
; -2.866 ; VGA_generator:VGA_controller|Vcount[6]         ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.350      ; 3.564      ;
; -2.864 ; VGA_generator:VGA_controller|Vcount[6]         ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.407      ; 3.623      ;
; -2.813 ; VGA_generator:VGA_controller|Vcount[6]         ; RAMs_drive:RAM_controller|readDir_8[8]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.347      ; 3.614      ;
; -2.800 ; VGA_generator:VGA_controller|Vcount[6]         ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.442      ; 3.722      ;
; -2.748 ; VGA_generator:VGA_controller|Vcount[6]         ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.347      ; 3.679      ;
; -2.728 ; VGA_generator:VGA_controller|Vcount[6]         ; RAMs_drive:RAM_controller|readDir_8[10]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.350      ; 3.702      ;
; -2.724 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_8[13]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.154      ; 3.510      ;
; -2.694 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_8[6]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.395      ; 3.781      ;
; -2.633 ; VGA_generator:VGA_controller|Vcount[6]         ; RAMs_drive:RAM_controller|readDir_8[13]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.455      ; 3.902      ;
; -2.611 ; VGA_generator:VGA_controller|Vcount[7]         ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.380      ; 3.849      ;
; -2.607 ; VGA_generator:VGA_controller|Vcount[6]         ; RAMs_drive:RAM_controller|readDir_8[6]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.696      ; 4.169      ;
; -2.558 ; VGA_generator:VGA_controller|Vcount[7]         ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.323      ; 3.845      ;
; -2.522 ; VGA_generator:VGA_controller|Vcount[7]         ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.415      ; 3.973      ;
; -2.520 ; VGA_generator:VGA_controller|Vcount[7]         ; RAMs_drive:RAM_controller|readDir_8[8]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.320      ; 3.880      ;
; -2.503 ; VGA_generator:VGA_controller|Hcount[9]         ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.376      ; 3.953      ;
; -2.495 ; VGA_generator:VGA_controller|Vcount[7]         ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.320      ; 3.905      ;
; -2.493 ; VGA_generator:VGA_controller|Hcount[9]         ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.319      ; 3.906      ;
; -2.475 ; VGA_generator:VGA_controller|Vcount[7]         ; RAMs_drive:RAM_controller|readDir_8[10]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.323      ; 3.928      ;
; -2.440 ; VGA_generator:VGA_controller|Hcount[9]         ; RAMs_drive:RAM_controller|readDir_8[8]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.316      ; 3.956      ;
; -2.431 ; VGA_generator:VGA_controller|Vcount[8]         ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.686      ; 4.335      ;
; -2.427 ; VGA_generator:VGA_controller|Hcount[9]         ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.411      ; 4.064      ;
; -2.411 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_16[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.686      ; 3.355      ;
; -2.402 ; VGA_generator:VGA_controller|Vcount[8]         ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.629      ; 4.307      ;
; -2.387 ; VGA_generator:VGA_controller|Hcount[9]         ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.316      ; 4.009      ;
; -2.374 ; VGA_generator:VGA_controller|Hcount[5]         ; RAMs_drive:RAM_controller|readDir_8[8]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.635      ; 4.341      ;
; -2.369 ; VGA_generator:VGA_controller|Hcount[5]         ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.695      ; 4.406      ;
; -2.367 ; VGA_generator:VGA_controller|Hcount[9]         ; RAMs_drive:RAM_controller|readDir_8[10]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.319      ; 4.032      ;
; -2.362 ; VGA_generator:VGA_controller|Hcount[5]         ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.730      ; 4.448      ;
; -2.349 ; VGA_generator:VGA_controller|Vcount[8]         ; RAMs_drive:RAM_controller|readDir_8[8]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.626      ; 4.357      ;
; -2.348 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_16[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.685      ; 3.417      ;
; -2.343 ; VGA_generator:VGA_controller|Vcount[6]         ; RAMs_drive:RAM_controller|readDir_8[13]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.165      ; 3.902      ;
; -2.342 ; VGA_generator:VGA_controller|Vcount[8]         ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.721      ; 4.459      ;
; -2.334 ; VGA_generator:VGA_controller|Hcount[5]         ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.638      ; 4.384      ;
; -2.331 ; VGA_generator:VGA_controller|Hcount[5]         ; RAMs_drive:RAM_controller|readDir_8[10]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.638      ; 4.387      ;
; -2.321 ; VGA_generator:VGA_controller|Vcount[7]         ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.090      ; 3.849      ;
; -2.317 ; VGA_generator:VGA_controller|Vcount[6]         ; RAMs_drive:RAM_controller|readDir_8[6]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.406      ; 4.169      ;
; -2.315 ; VGA_generator:VGA_controller|Vcount[8]         ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.626      ; 4.391      ;
; -2.314 ; VGA_generator:VGA_controller|Vcount[5]         ; RAMs_drive:RAM_controller|readDir_16[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.702      ; 3.468      ;
; -2.295 ; VGA_generator:VGA_controller|Vcount[8]         ; RAMs_drive:RAM_controller|readDir_8[10]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.629      ; 4.414      ;
; -2.291 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_16[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.730      ; 3.519      ;
; -2.289 ; VGA_generator:VGA_controller|Hcount[9]         ; RAMs_drive:RAM_controller|readDir_16[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.376      ; 3.167      ;
; -2.279 ; VGA_generator:VGA_controller|Hcount[5]         ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.635      ; 4.436      ;
; -2.274 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|writeDir_16[11] ; RAMs_drive:RAM_controller|v_count_write_aux[0]    ; SW[0]       ; 0.000        ; 5.986      ; 3.912      ;
; -2.272 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_16[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.547      ; 3.355      ;
; -2.268 ; VGA_generator:VGA_controller|Vcount[7]         ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.033      ; 3.845      ;
; -2.257 ; VGA_generator:VGA_controller|Vcount[5]         ; RAMs_drive:RAM_controller|readDir_16[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.701      ; 3.524      ;
; -2.246 ; VGA_generator:VGA_controller|Hcount[0]         ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.694      ; 4.528      ;
; -2.243 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_16[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.693      ; 3.530      ;
; -2.240 ; VGA_generator:VGA_controller|Vcount[5]         ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.702      ; 4.542      ;
; -2.235 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_16[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.693      ; 3.538      ;
; -2.232 ; VGA_generator:VGA_controller|Vcount[7]         ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.125      ; 3.973      ;
; -2.230 ; VGA_generator:VGA_controller|Vcount[7]         ; RAMs_drive:RAM_controller|readDir_8[8]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.030      ; 3.880      ;
; -2.226 ; VGA_generator:VGA_controller|Hcount[9]         ; RAMs_drive:RAM_controller|readDir_16[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.375      ; 3.229      ;
; -2.213 ; VGA_generator:VGA_controller|Vcount[5]         ; RAMs_drive:RAM_controller|readDir_8[10]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.645      ; 4.512      ;
; -2.213 ; VGA_generator:VGA_controller|Hcount[9]         ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.086      ; 3.953      ;
; -2.209 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_16[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.546      ; 3.417      ;
; -2.205 ; VGA_generator:VGA_controller|Vcount[7]         ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.030      ; 3.905      ;
; -2.203 ; VGA_generator:VGA_controller|Hcount[9]         ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.029      ; 3.906      ;
; -2.201 ; VGA_generator:VGA_controller|Hcount[0]         ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.637      ; 4.516      ;
; -2.201 ; VGA_generator:VGA_controller|Vcount[5]         ; RAMs_drive:RAM_controller|readDir_16[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.746      ; 3.625      ;
; -2.187 ; VGA_generator:VGA_controller|Vcount[5]         ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.645      ; 4.538      ;
; -2.185 ; VGA_generator:VGA_controller|Vcount[7]         ; RAMs_drive:RAM_controller|readDir_8[10]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.033      ; 3.928      ;
; -2.181 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_16[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.692      ; 3.591      ;
; -2.175 ; VGA_generator:VGA_controller|Vcount[5]         ; RAMs_drive:RAM_controller|readDir_16[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.563      ; 3.468      ;
; -2.169 ; VGA_generator:VGA_controller|Hcount[9]         ; RAMs_drive:RAM_controller|readDir_16[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.420      ; 3.331      ;
; -2.157 ; VGA_generator:VGA_controller|Hcount[0]         ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.729      ; 4.652      ;
; -2.155 ; VGA_generator:VGA_controller|Hcount[0]         ; RAMs_drive:RAM_controller|readDir_8[8]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.634      ; 4.559      ;
; -2.152 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_16[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.591      ; 3.519      ;
; -2.152 ; VGA_generator:VGA_controller|Vcount[5]         ; RAMs_drive:RAM_controller|readDir_16[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.709      ; 3.637      ;
; -2.151 ; VGA_generator:VGA_controller|Vcount[5]         ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.737      ; 4.666      ;
; -2.151 ; VGA_generator:VGA_controller|Hcount[1]         ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.637      ; 4.566      ;
; -2.150 ; VGA_generator:VGA_controller|Hcount[9]         ; RAMs_drive:RAM_controller|readDir_16[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.237      ; 3.167      ;
; -2.150 ; VGA_generator:VGA_controller|Hcount[9]         ; RAMs_drive:RAM_controller|readDir_8[8]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.026      ; 3.956      ;
; -2.149 ; VGA_generator:VGA_controller|Vcount[5]         ; RAMs_drive:RAM_controller|readDir_8[8]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.642      ; 4.573      ;
; -2.145 ; VGA_generator:VGA_controller|Vcount[4]         ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.702      ; 4.637      ;
; -2.145 ; VGA_generator:VGA_controller|Vcount[2]         ; RAMs_drive:RAM_controller|readDir_8[10]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.645      ; 4.580      ;
; -2.141 ; VGA_generator:VGA_controller|Vcount[8]         ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.396      ; 4.335      ;
; -2.139 ; VGA_generator:VGA_controller|Vcount[5]         ; RAMs_drive:RAM_controller|readDir_16[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.709      ; 3.650      ;
; -2.137 ; VGA_generator:VGA_controller|Hcount[9]         ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.121      ; 4.064      ;
; -2.133 ; VGA_generator:VGA_controller|Hcount[3]         ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.695      ; 4.642      ;
+--------+------------------------------------------------+-------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'RAMs_drive:RAM_controller|v_count_write_aux[0]'                                                                                                                                                                             ;
+-------+------------------------------------------------+------------------------------------------------+-----------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                        ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+-----------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.053 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[146] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.504      ; 2.617      ;
; 0.083 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[162] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.234      ; 2.377      ;
; 0.117 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[146] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.504      ; 2.681      ;
; 0.122 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[146] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.503      ; 2.685      ;
; 0.135 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[146] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.504      ; 2.699      ;
; 0.146 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[66]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.267      ; 2.473      ;
; 0.147 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[162] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.234      ; 2.441      ;
; 0.160 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[208] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.096      ; 2.316      ;
; 0.162 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[162] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.233      ; 2.455      ;
; 0.176 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[94]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.271      ; 2.507      ;
; 0.177 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[81]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.578      ; 2.315      ;
; 0.179 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[222] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.269      ; 2.508      ;
; 0.186 ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; RAMs_drive:RAM_controller|Parity_register[146] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.504      ; 2.750      ;
; 0.186 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[162] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.234      ; 2.480      ;
; 0.189 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[226] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.978      ; 2.227      ;
; 0.189 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[146] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.504      ; 2.753      ;
; 0.191 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[50]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.191      ; 2.442      ;
; 0.198 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[113] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.330      ; 2.088      ;
; 0.199 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[146] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.504      ; 2.763      ;
; 0.208 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[223] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.188      ; 1.956      ;
; 0.210 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[66]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.267      ; 2.537      ;
; 0.211 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[81]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.577      ; 2.348      ;
; 0.216 ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; RAMs_drive:RAM_controller|Parity_register[162] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.234      ; 2.510      ;
; 0.219 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[162] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.234      ; 2.513      ;
; 0.221 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[66]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.266      ; 2.547      ;
; 0.222 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[114] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.497      ; 2.779      ;
; 0.224 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[208] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.096      ; 2.380      ;
; 0.224 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[81]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.578      ; 2.362      ;
; 0.229 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[162] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.234      ; 2.523      ;
; 0.230 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[78]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.183      ; 2.473      ;
; 0.231 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[44]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.810      ; 2.101      ;
; 0.234 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[66]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.267      ; 2.561      ;
; 0.236 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[145] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.517      ; 2.313      ;
; 0.239 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[12]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.251      ; 2.550      ;
; 0.239 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[208] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.095      ; 2.394      ;
; 0.240 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[86]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.305      ; 2.605      ;
; 0.240 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[30]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.000      ; 2.300      ;
; 0.240 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[94]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.271      ; 2.571      ;
; 0.241 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[226] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.977      ; 2.278      ;
; 0.241 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[81]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.578      ; 2.379      ;
; 0.242 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[17]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.134      ; 1.936      ;
; 0.243 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[50]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.190      ; 2.493      ;
; 0.243 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[222] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.269      ; 2.572      ;
; 0.245 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[23]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.129      ; 1.934      ;
; 0.248 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[20]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.921      ; 2.229      ;
; 0.253 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[226] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.978      ; 2.291      ;
; 0.254 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[226] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.978      ; 2.292      ;
; 0.254 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[1]   ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.710      ; 2.524      ;
; 0.255 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[94]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.270      ; 2.585      ;
; 0.255 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[50]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.191      ; 2.506      ;
; 0.256 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[50]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.191      ; 2.507      ;
; 0.258 ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; RAMs_drive:RAM_controller|Parity_register[146] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.180      ; 2.498      ;
; 0.258 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[222] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.268      ; 2.586      ;
; 0.258 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[208] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.096      ; 2.414      ;
; 0.260 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[114] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.496      ; 2.816      ;
; 0.262 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[113] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.330      ; 2.152      ;
; 0.264 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[32]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.128      ; 2.452      ;
; 0.267 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[30]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.999      ; 2.326      ;
; 0.267 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[15]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.213      ; 2.040      ;
; 0.268 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[198] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.861      ; 2.189      ;
; 0.270 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[132] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.050      ; 2.380      ;
; 0.272 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[223] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.188      ; 2.020      ;
; 0.273 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[158] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.137      ; 2.470      ;
; 0.273 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[114] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.497      ; 2.830      ;
; 0.277 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[223] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.187      ; 2.024      ;
; 0.277 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[113] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.329      ; 2.166      ;
; 0.279 ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; RAMs_drive:RAM_controller|Parity_register[66]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.267      ; 2.606      ;
; 0.280 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[30]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.000      ; 2.340      ;
; 0.282 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[66]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.267      ; 2.609      ;
; 0.283 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[94]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.271      ; 2.614      ;
; 0.286 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[114] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.497      ; 2.843      ;
; 0.286 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[222] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.269      ; 2.615      ;
; 0.288 ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; RAMs_drive:RAM_controller|Parity_register[162] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.910      ; 2.258      ;
; 0.289 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[95]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.045      ; 1.894      ;
; 0.290 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[223] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.188      ; 2.038      ;
; 0.291 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[113] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.330      ; 2.181      ;
; 0.292 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[66]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.267      ; 2.619      ;
; 0.292 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[71]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.239      ; 2.091      ;
; 0.293 ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; RAMs_drive:RAM_controller|Parity_register[208] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.096      ; 2.449      ;
; 0.294 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[232] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.832      ; 2.186      ;
; 0.294 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[78]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.183      ; 2.537      ;
; 0.294 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[155] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.045      ; 1.899      ;
; 0.295 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[44]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.810      ; 2.165      ;
; 0.295 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[159] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.045      ; 1.900      ;
; 0.296 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[208] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.096      ; 2.452      ;
; 0.297 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[12]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.250      ; 2.607      ;
; 0.300 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[145] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.517      ; 2.377      ;
; 0.303 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[12]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.251      ; 2.614      ;
; 0.304 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[86]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.305      ; 2.669      ;
; 0.304 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[30]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.000      ; 2.364      ;
; 0.306 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[208] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.096      ; 2.462      ;
; 0.306 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[17]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.134      ; 2.000      ;
; 0.307 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[78]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.182      ; 2.549      ;
; 0.308 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[172] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.968      ; 2.336      ;
; 0.308 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[13]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.511      ; 2.379      ;
; 0.309 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[44]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.809      ; 2.178      ;
; 0.309 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[20]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.920      ; 2.289      ;
; 0.309 ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; RAMs_drive:RAM_controller|Parity_register[94]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.271      ; 2.640      ;
; 0.309 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[23]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 2.129      ; 1.998      ;
; 0.310 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[12]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 2.251      ; 2.621      ;
+-------+------------------------------------------------+------------------------------------------------+-----------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                             ;
+-------+------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.145 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.783      ; 1.342      ;
; 0.155 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.783      ; 1.352      ;
; 0.181 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.783      ; 1.378      ;
; 0.225 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.119      ; 1.758      ;
; 0.299 ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.372 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.783      ; 1.569      ;
; 0.375 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.783      ; 1.572      ;
; 0.420 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.783      ; 1.617      ;
; 0.539 ; RAMs_drive:RAM_controller|h_count_write_aux[0] ; RAMs_drive:RAM_controller|h_count_write_aux[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.738      ;
; 0.587 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.783      ; 1.784      ;
; 0.686 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.783      ; 1.883      ;
; 0.697 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.783      ; 1.394      ;
; 0.699 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.783      ; 1.896      ;
; 0.768 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.783      ; 1.465      ;
; 0.772 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.119      ; 1.805      ;
; 0.777 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.783      ; 1.474      ;
; 0.814 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.013      ;
; 0.915 ; RAMs_drive:RAM_controller|h_count_write_aux[4] ; RAMs_drive:RAM_controller|h_count_write_aux[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.114      ;
; 0.917 ; RAMs_drive:RAM_controller|h_count_write_aux[1] ; RAMs_drive:RAM_controller|h_count_write_aux[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.116      ;
; 0.919 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.783      ; 1.616      ;
; 0.967 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.783      ; 1.664      ;
; 0.973 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.783      ; 1.670      ;
; 1.030 ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.566      ;
; 1.044 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.579      ;
; 1.065 ; RAMs_drive:RAM_controller|h_count_write_aux[5] ; RAMs_drive:RAM_controller|h_count_write_aux[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.264      ;
; 1.084 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.284      ;
; 1.094 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.630      ;
; 1.108 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.308      ;
; 1.117 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.653      ;
; 1.128 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.328      ;
; 1.158 ; RAMs_drive:RAM_controller|h_count_write_aux[3] ; RAMs_drive:RAM_controller|h_count_write_aux[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.357      ;
; 1.168 ; RAMs_drive:RAM_controller|h_count_write_aux[4] ; RAMs_drive:RAM_controller|h_count_write_aux[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.703      ;
; 1.171 ; RAMs_drive:RAM_controller|h_count_write_aux[2] ; RAMs_drive:RAM_controller|h_count_write_aux[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.370      ;
; 1.173 ; RAMs_drive:RAM_controller|h_count_write_aux[5] ; RAMs_drive:RAM_controller|h_count_write_aux[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.708      ;
; 1.175 ; RAMs_drive:RAM_controller|h_count_write_aux[0] ; RAMs_drive:RAM_controller|h_count_write_aux[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.374      ;
; 1.191 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.390      ;
; 1.194 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.393      ;
; 1.204 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.740      ;
; 1.207 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.783      ; 1.904      ;
; 1.211 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.411      ;
; 1.223 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.783      ; 1.920      ;
; 1.232 ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.432      ;
; 1.244 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.444      ;
; 1.249 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.783      ; 1.946      ;
; 1.251 ; RAMs_drive:RAM_controller|h_count_write_aux[3] ; RAMs_drive:RAM_controller|h_count_write_aux[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.786      ;
; 1.256 ; RAMs_drive:RAM_controller|h_count_write_aux[1] ; RAMs_drive:RAM_controller|h_count_write_aux[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.455      ;
; 1.270 ; RAMs_drive:RAM_controller|h_count_write_aux[0] ; RAMs_drive:RAM_controller|h_count_write_aux[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.469      ;
; 1.281 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.817      ;
; 1.291 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.491      ;
; 1.291 ; RAMs_drive:RAM_controller|h_count_write_aux[4] ; RAMs_drive:RAM_controller|h_count_write_aux[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.490      ;
; 1.293 ; RAMs_drive:RAM_controller|h_count_write_aux[1] ; RAMs_drive:RAM_controller|h_count_write_aux[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.492      ;
; 1.294 ; RAMs_drive:RAM_controller|h_count_write_aux[2] ; RAMs_drive:RAM_controller|h_count_write_aux[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.493      ;
; 1.307 ; RAMs_drive:RAM_controller|h_count_write_aux[0] ; RAMs_drive:RAM_controller|h_count_write_aux[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.506      ;
; 1.314 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.850      ;
; 1.317 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.517      ;
; 1.334 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.534      ;
; 1.349 ; RAMs_drive:RAM_controller|h_count_write_aux[1] ; RAMs_drive:RAM_controller|h_count_write_aux[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.884      ;
; 1.354 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.554      ;
; 1.361 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.897      ;
; 1.363 ; RAMs_drive:RAM_controller|h_count_write_aux[0] ; RAMs_drive:RAM_controller|h_count_write_aux[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.898      ;
; 1.370 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.570      ;
; 1.374 ; RAMs_drive:RAM_controller|h_count_write_aux[3] ; RAMs_drive:RAM_controller|h_count_write_aux[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.573      ;
; 1.387 ; RAMs_drive:RAM_controller|h_count_write_aux[2] ; RAMs_drive:RAM_controller|h_count_write_aux[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.922      ;
; 1.405 ; RAMs_drive:RAM_controller|h_count_write_aux[5] ; RAMs_drive:RAM_controller|h_count_write_aux[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.940      ;
; 1.406 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.605      ;
; 1.428 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.628      ;
; 1.431 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.631      ;
; 1.449 ; RAMs_drive:RAM_controller|h_count_write_aux[4] ; RAMs_drive:RAM_controller|h_count_write_aux[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.984      ;
; 1.454 ; RAMs_drive:RAM_controller|h_count_write_aux[5] ; RAMs_drive:RAM_controller|h_count_write_aux[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.989      ;
; 1.456 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.656      ;
; 1.461 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.661      ;
; 1.464 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.664      ;
; 1.472 ; RAMs_drive:RAM_controller|h_count_write_aux[1] ; RAMs_drive:RAM_controller|h_count_write_aux[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.671      ;
; 1.479 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.679      ;
; 1.486 ; RAMs_drive:RAM_controller|h_count_write_aux[0] ; RAMs_drive:RAM_controller|h_count_write_aux[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.685      ;
; 1.508 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.708      ;
; 1.509 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.709      ;
; 1.510 ; RAMs_drive:RAM_controller|h_count_write_aux[2] ; RAMs_drive:RAM_controller|h_count_write_aux[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.709      ;
; 1.511 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.711      ;
; 1.518 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.717      ;
; 1.532 ; RAMs_drive:RAM_controller|h_count_write_aux[3] ; RAMs_drive:RAM_controller|h_count_write_aux[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 2.067      ;
; 1.566 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.766      ;
; 1.568 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.768      ;
; 1.630 ; RAMs_drive:RAM_controller|h_count_write_aux[1] ; RAMs_drive:RAM_controller|h_count_write_aux[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 2.165      ;
; 1.643 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.843      ;
; 1.644 ; RAMs_drive:RAM_controller|h_count_write_aux[0] ; RAMs_drive:RAM_controller|h_count_write_aux[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 2.179      ;
; 1.668 ; RAMs_drive:RAM_controller|h_count_write_aux[2] ; RAMs_drive:RAM_controller|h_count_write_aux[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 2.203      ;
; 1.671 ; RAMs_drive:RAM_controller|h_count_write_aux[2] ; RAMs_drive:RAM_controller|h_count_write_aux[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 2.206      ;
; 1.676 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.876      ;
; 1.676 ; RAMs_drive:RAM_controller|h_count_write_aux[5] ; RAMs_drive:RAM_controller|h_count_write_aux[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 2.211      ;
; 1.678 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.878      ;
; 1.694 ; RAMs_drive:RAM_controller|h_count_write_aux[6] ; RAMs_drive:RAM_controller|h_count_write_aux[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.906      ;
; 1.699 ; RAMs_drive:RAM_controller|h_count_write_aux[3] ; RAMs_drive:RAM_controller|h_count_write_aux[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.898      ;
; 1.715 ; RAMs_drive:RAM_controller|h_count_write_aux[1] ; RAMs_drive:RAM_controller|h_count_write_aux[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 2.250      ;
; 1.723 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.923      ;
; 1.755 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.955      ;
; 1.774 ; RAMs_drive:RAM_controller|h_count_write_aux[8] ; RAMs_drive:RAM_controller|h_count_write_aux[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.986      ;
; 1.775 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.975      ;
; 1.788 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.988      ;
; 1.809 ; RAMs_drive:RAM_controller|h_count_write_aux[2] ; RAMs_drive:RAM_controller|h_count_write_aux[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 2.344      ;
+-------+------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.297 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.299 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.519 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.717      ;
; 0.523 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.721      ;
; 0.528 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.726      ;
; 0.530 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.728      ;
; 0.543 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.741      ;
; 0.631 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.829      ;
; 0.661 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.859      ;
; 0.662 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|Hcount[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.859      ;
; 0.672 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|Hcount[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.201      ;
; 0.696 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.894      ;
; 0.706 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|Hcount[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.235      ;
; 0.753 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.951      ;
; 0.761 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.959      ;
; 0.768 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.966      ;
; 0.772 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.970      ;
; 0.773 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.971      ;
; 0.777 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.975      ;
; 0.779 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.977      ;
; 0.784 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.982      ;
; 0.786 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.984      ;
; 0.848 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.364      ;
; 0.849 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.365      ;
; 0.850 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.366      ;
; 0.850 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.048      ;
; 0.854 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.370      ;
; 0.862 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.073      ;
; 0.869 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|Hcount[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.066      ;
; 0.869 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.067      ;
; 0.873 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.071      ;
; 0.875 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.073      ;
; 0.875 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.073      ;
; 0.880 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.078      ;
; 0.882 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.080      ;
; 0.891 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.089      ;
; 0.906 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.104      ;
; 0.925 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.136      ;
; 0.928 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.139      ;
; 0.939 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 0.822      ;
; 0.958 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.156      ;
; 0.958 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.169      ;
; 0.964 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.162      ;
; 0.976 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.174      ;
; 0.976 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|Hcount[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.173      ;
; 0.976 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.174      ;
; 0.978 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.176      ;
; 0.995 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.193      ;
; 1.002 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.200      ;
; 1.025 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|Hcount[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.222      ;
; 1.028 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|Hcount[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.225      ;
; 1.048 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 0.931      ;
; 1.062 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.303     ; 0.903      ;
; 1.065 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.263      ;
; 1.096 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 0.979      ;
; 1.098 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.296      ;
; 1.108 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.319      ;
; 1.120 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.331      ;
; 1.126 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.348      ;
; 1.132 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|Hcount[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.329      ;
; 1.136 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.358      ;
; 1.138 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.336      ;
; 1.170 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.015      ; 1.329      ;
; 1.171 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.015      ; 1.330      ;
; 1.172 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.015      ; 1.331      ;
; 1.176 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.015      ; 1.335      ;
; 1.181 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.392      ;
; 1.181 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.395      ;
; 1.182 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.393      ;
; 1.187 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.385      ;
; 1.220 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.442      ;
; 1.220 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.418      ;
; 1.221 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.443      ;
; 1.222 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.444      ;
; 1.230 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.452      ;
; 1.231 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.453      ;
; 1.234 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.432      ;
; 1.234 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.456      ;
; 1.238 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.436      ;
; 1.245 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.443      ;
; 1.245 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.443      ;
; 1.268 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.479      ;
; 1.280 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.491      ;
; 1.296 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.812      ;
; 1.297 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.813      ;
; 1.298 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.814      ;
; 1.302 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.818      ;
; 1.305 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.832      ;
; 1.305 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.832      ;
; 1.305 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.506      ;
; 1.306 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.833      ;
; 1.306 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.507      ;
; 1.307 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.508      ;
; 1.308 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.835      ;
; 1.310 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.522      ;
; 1.311 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.512      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                       ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -2.613 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.043      ; 2.592      ;
; -2.612 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.043      ; 2.591      ;
; -2.577 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.048      ; 2.561      ;
; -2.577 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.048      ; 2.561      ;
; -2.566 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.043      ; 2.545      ;
; -2.566 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.043      ; 2.545      ;
; -2.566 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.043      ; 2.545      ;
; -2.457 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.043      ; 2.436      ;
; -2.449 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.043      ; 2.428      ;
; -2.427 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.051      ; 2.414      ;
; -2.427 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.051      ; 2.414      ;
; -2.424 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.048      ; 2.408      ;
; -2.424 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.048      ; 2.408      ;
; -2.420 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.043      ; 2.399      ;
; -2.420 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.043      ; 2.399      ;
; -2.420 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.043      ; 2.399      ;
; -2.404 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.059      ; 2.399      ;
; -2.404 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.059      ; 2.399      ;
; -2.377 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.050      ; 2.363      ;
; -2.377 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.050      ; 2.363      ;
; -2.377 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.050      ; 2.363      ;
; -2.377 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.050      ; 2.363      ;
; -2.377 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.050      ; 2.363      ;
; -2.377 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.050      ; 2.363      ;
; -2.375 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.051      ; 2.362      ;
; -2.375 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.051      ; 2.362      ;
; -2.321 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.369      ; 2.626      ;
; -2.321 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.369      ; 2.626      ;
; -2.321 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.369      ; 2.626      ;
; -2.321 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.369      ; 2.626      ;
; -2.321 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.369      ; 2.626      ;
; -2.321 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.369      ; 2.626      ;
; -2.300 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.051      ; 2.287      ;
; -2.300 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.051      ; 2.287      ;
; -2.296 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.370      ; 2.602      ;
; -2.296 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.370      ; 2.602      ;
; -2.296 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.370      ; 2.602      ;
; -2.296 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.370      ; 2.602      ;
; -2.296 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.370      ; 2.602      ;
; -2.296 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.370      ; 2.602      ;
; -2.287 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.059      ; 2.282      ;
; -2.287 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.059      ; 2.282      ;
; -2.269 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.051      ; 2.256      ;
; -2.269 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.051      ; 2.256      ;
; -2.265 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.050      ; 2.251      ;
; -2.265 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.050      ; 2.251      ;
; -2.265 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.050      ; 2.251      ;
; -2.265 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.050      ; 2.251      ;
; -2.265 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.050      ; 2.251      ;
; -2.265 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.050      ; 2.251      ;
; -2.260 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.365      ; 2.561      ;
; -2.206 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.052      ; 2.194      ;
; -2.206 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.052      ; 2.194      ;
; -2.206 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.052      ; 2.194      ;
; -2.206 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.052      ; 2.194      ;
; -2.206 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.052      ; 2.194      ;
; -2.206 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.052      ; 2.194      ;
; -2.206 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.052      ; 2.194      ;
; -2.206 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.052      ; 2.194      ;
; -2.206 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.052      ; 2.194      ;
; -2.206 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.052      ; 2.194      ;
; -2.141 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.369      ; 2.446      ;
; -2.141 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.369      ; 2.446      ;
; -2.141 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.369      ; 2.446      ;
; -2.141 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.369      ; 2.446      ;
; -2.141 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.369      ; 2.446      ;
; -2.141 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.369      ; 2.446      ;
; -2.133 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.370      ; 2.439      ;
; -2.133 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.370      ; 2.439      ;
; -2.133 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.370      ; 2.439      ;
; -2.133 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.370      ; 2.439      ;
; -2.133 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.370      ; 2.439      ;
; -2.133 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.370      ; 2.439      ;
; -2.107 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.365      ; 2.408      ;
; -2.081 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.052      ; 2.069      ;
; -2.081 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.052      ; 2.069      ;
; -2.081 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.052      ; 2.069      ;
; -2.081 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.052      ; 2.069      ;
; -2.081 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.052      ; 2.069      ;
; -2.081 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.052      ; 2.069      ;
; -2.081 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.052      ; 2.069      ;
; -2.081 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.052      ; 2.069      ;
; -2.081 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.052      ; 2.069      ;
; -2.081 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.052      ; 2.069      ;
; -2.059 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.367      ; 2.362      ;
; -2.059 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.367      ; 2.362      ;
; -2.059 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.367      ; 2.362      ;
; -2.059 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.367      ; 2.362      ;
; -2.058 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.369      ; 2.363      ;
; -2.058 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.369      ; 2.363      ;
; -1.953 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.367      ; 2.256      ;
; -1.953 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.367      ; 2.256      ;
; -1.953 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.367      ; 2.256      ;
; -1.953 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.367      ; 2.256      ;
; -1.946 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.369      ; 2.251      ;
; -1.946 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.369      ; 2.251      ;
; -1.927 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.357      ; 2.220      ;
; -1.927 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.357      ; 2.220      ;
; -1.927 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.357      ; 2.220      ;
; -1.927 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.357      ; 2.220      ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                                                              ;
+--------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                        ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -2.051 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.415      ; 2.901      ;
; -2.051 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.415      ; 2.901      ;
; -2.051 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.415      ; 2.901      ;
; -2.051 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.415      ; 2.901      ;
; -2.051 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.415      ; 2.901      ;
; -2.051 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.415      ; 2.901      ;
; -2.051 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.415      ; 2.901      ;
; -2.049 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.416      ; 2.900      ;
; -2.049 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.416      ; 2.900      ;
; -1.741 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.397      ; 2.573      ;
; -1.741 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.397      ; 2.573      ;
; -1.741 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.397      ; 2.573      ;
; -1.741 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.397      ; 2.573      ;
; -1.741 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.397      ; 2.573      ;
; -1.741 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.397      ; 2.573      ;
; -1.727 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.739      ; 2.901      ;
; -1.431 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.720      ; 2.586      ;
; -1.431 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.720      ; 2.586      ;
; -1.431 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.720      ; 2.586      ;
; -1.431 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.720      ; 2.586      ;
; -1.377 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.415      ; 2.727      ;
; -1.377 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.415      ; 2.727      ;
; -1.377 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.415      ; 2.727      ;
; -1.377 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.415      ; 2.727      ;
; -1.377 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.415      ; 2.727      ;
; -1.377 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.415      ; 2.727      ;
; -1.377 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.415      ; 2.727      ;
; -1.369 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.416      ; 2.720      ;
; -1.369 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.416      ; 2.720      ;
; -1.080 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.397      ; 2.412      ;
; -1.080 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.397      ; 2.412      ;
; -1.080 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.397      ; 2.412      ;
; -1.080 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.397      ; 2.412      ;
; -1.080 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.397      ; 2.412      ;
; -1.080 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.397      ; 2.412      ;
; -1.053 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.739      ; 2.727      ;
; -0.773 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.720      ; 2.428      ;
; -0.773 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.720      ; 2.428      ;
; -0.773 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.720      ; 2.428      ;
; -0.773 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.720      ; 2.428      ;
+--------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'SW[0]'                                                                                                                                                                          ;
+--------+------------------------------------------------+------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                  ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -0.404 ; VGA_generator:VGA_controller|Hcount[6]         ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.728      ; 4.329      ;
; -0.388 ; VGA_generator:VGA_controller|Hcount[1]         ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.728      ; 4.313      ;
; -0.328 ; VGA_generator:VGA_controller|Hcount[6]         ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.905      ; 4.185      ;
; -0.312 ; VGA_generator:VGA_controller|Hcount[1]         ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.905      ; 4.169      ;
; -0.309 ; VGA_generator:VGA_controller|Hcount[6]         ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.902      ; 4.187      ;
; -0.308 ; VGA_generator:VGA_controller|Vcount[8]         ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.719      ; 4.224      ;
; -0.304 ; VGA_generator:VGA_controller|Hcount[3]         ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.728      ; 4.229      ;
; -0.296 ; VGA_generator:VGA_controller|Hcount[6]         ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.904      ; 4.185      ;
; -0.293 ; VGA_generator:VGA_controller|Hcount[1]         ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.902      ; 4.171      ;
; -0.289 ; VGA_generator:VGA_controller|Hcount[4]         ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.728      ; 4.214      ;
; -0.280 ; VGA_generator:VGA_controller|Hcount[1]         ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.904      ; 4.169      ;
; -0.255 ; VGA_generator:VGA_controller|Vcount[1]         ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.736      ; 4.188      ;
; -0.250 ; VGA_generator:VGA_controller|Hcount[6]         ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.959      ; 4.189      ;
; -0.245 ; VGA_generator:VGA_controller|Hcount[2]         ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.728      ; 4.170      ;
; -0.243 ; VGA_generator:VGA_controller|Hcount[6]         ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.960      ; 4.183      ;
; -0.235 ; VGA_generator:VGA_controller|Hcount[6]         ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.742      ; 4.189      ;
; -0.234 ; VGA_generator:VGA_controller|Hcount[6]         ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.744      ; 4.194      ;
; -0.234 ; VGA_generator:VGA_controller|Hcount[1]         ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.959      ; 4.173      ;
; -0.228 ; VGA_generator:VGA_controller|Hcount[6]         ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.743      ; 4.188      ;
; -0.227 ; VGA_generator:VGA_controller|Hcount[1]         ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.960      ; 4.167      ;
; -0.219 ; VGA_generator:VGA_controller|Hcount[1]         ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.742      ; 4.173      ;
; -0.218 ; VGA_generator:VGA_controller|Hcount[1]         ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.744      ; 4.178      ;
; -0.213 ; VGA_generator:VGA_controller|Hcount[4]         ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.905      ; 4.070      ;
; -0.213 ; VGA_generator:VGA_controller|Hcount[3]         ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.905      ; 4.070      ;
; -0.212 ; VGA_generator:VGA_controller|Hcount[1]         ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.743      ; 4.172      ;
; -0.210 ; VGA_generator:VGA_controller|Hcount[6]         ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.993      ; 4.190      ;
; -0.202 ; VGA_generator:VGA_controller|Hcount[5]         ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.728      ; 4.127      ;
; -0.200 ; VGA_generator:VGA_controller|Vcount[8]         ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.896      ; 4.048      ;
; -0.194 ; VGA_generator:VGA_controller|Hcount[6]         ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.902      ; 4.188      ;
; -0.194 ; VGA_generator:VGA_controller|Hcount[4]         ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.902      ; 4.072      ;
; -0.194 ; VGA_generator:VGA_controller|Hcount[3]         ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.902      ; 4.072      ;
; -0.194 ; VGA_generator:VGA_controller|Hcount[1]         ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.993      ; 4.174      ;
; -0.191 ; VGA_generator:VGA_controller|Hcount[6]         ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.904      ; 4.185      ;
; -0.189 ; VGA_generator:VGA_controller|Hcount[7]         ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.728      ; 4.114      ;
; -0.187 ; VGA_generator:VGA_controller|Hcount[6]         ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.736      ; 4.116      ;
; -0.181 ; VGA_generator:VGA_controller|Hcount[4]         ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.904      ; 4.070      ;
; -0.181 ; VGA_generator:VGA_controller|Hcount[3]         ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.904      ; 4.070      ;
; -0.181 ; VGA_generator:VGA_controller|Vcount[8]         ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.893      ; 4.050      ;
; -0.178 ; VGA_generator:VGA_controller|Hcount[1]         ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.902      ; 4.172      ;
; -0.176 ; VGA_generator:VGA_controller|Vcount[6]         ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.731      ; 4.104      ;
; -0.175 ; VGA_generator:VGA_controller|Hcount[1]         ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.904      ; 4.169      ;
; -0.171 ; VGA_generator:VGA_controller|Hcount[1]         ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.736      ; 4.100      ;
; -0.170 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.500        ; 4.740      ; 4.631      ;
; -0.170 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.500        ; 4.740      ; 4.630      ;
; -0.169 ; VGA_generator:VGA_controller|Hcount[2]         ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.905      ; 4.026      ;
; -0.166 ; VGA_generator:VGA_controller|Vcount[8]         ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.895      ; 4.046      ;
; -0.166 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.500        ; 4.827      ; 4.613      ;
; -0.164 ; VGA_generator:VGA_controller|Hcount[6]         ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.736      ; 4.116      ;
; -0.150 ; VGA_generator:VGA_controller|Hcount[2]         ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.902      ; 4.028      ;
; -0.148 ; VGA_generator:VGA_controller|Hcount[1]         ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.736      ; 4.100      ;
; -0.147 ; VGA_generator:VGA_controller|Vcount[1]         ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.913      ; 4.012      ;
; -0.142 ; VGA_generator:VGA_controller|Vcount[8]         ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.733      ; 4.087      ;
; -0.141 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.269      ; 4.631      ;
; -0.141 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.269      ; 4.630      ;
; -0.140 ; VGA_generator:VGA_controller|Vcount[8]         ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.735      ; 4.091      ;
; -0.138 ; VGA_generator:VGA_controller|Hcount[3]         ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.742      ; 4.092      ;
; -0.137 ; VGA_generator:VGA_controller|Hcount[2]         ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.904      ; 4.026      ;
; -0.137 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.356      ; 4.613      ;
; -0.136 ; VGA_generator:VGA_controller|Hcount[3]         ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.744      ; 4.096      ;
; -0.136 ; VGA_generator:VGA_controller|Vcount[8]         ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.734      ; 4.087      ;
; -0.135 ; VGA_generator:VGA_controller|Hcount[4]         ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.959      ; 4.074      ;
; -0.135 ; VGA_generator:VGA_controller|Hcount[3]         ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.959      ; 4.074      ;
; -0.132 ; VGA_generator:VGA_controller|Hcount[3]         ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.743      ; 4.092      ;
; -0.128 ; VGA_generator:VGA_controller|Hcount[4]         ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.960      ; 4.068      ;
; -0.128 ; VGA_generator:VGA_controller|Hcount[3]         ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.960      ; 4.068      ;
; -0.128 ; VGA_generator:VGA_controller|Vcount[1]         ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.910      ; 4.014      ;
; -0.127 ; VGA_generator:VGA_controller|Vcount[7]         ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.400      ; 3.724      ;
; -0.122 ; VGA_generator:VGA_controller|Vcount[8]         ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.950      ; 4.052      ;
; -0.120 ; VGA_generator:VGA_controller|Hcount[4]         ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.742      ; 4.074      ;
; -0.119 ; VGA_generator:VGA_controller|Hcount[4]         ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.744      ; 4.079      ;
; -0.117 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.500        ; 4.740      ; 4.578      ;
; -0.117 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.500        ; 4.740      ; 4.577      ;
; -0.116 ; VGA_generator:VGA_controller|Vcount[8]         ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.951      ; 4.047      ;
; -0.113 ; VGA_generator:VGA_controller|Hcount[7]         ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.905      ; 3.970      ;
; -0.113 ; VGA_generator:VGA_controller|Hcount[4]         ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.743      ; 4.073      ;
; -0.113 ; VGA_generator:VGA_controller|Vcount[1]         ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.912      ; 4.010      ;
; -0.113 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.500        ; 4.827      ; 4.560      ;
; -0.111 ; VGA_generator:VGA_controller|Hcount[5]         ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.905      ; 3.968      ;
; -0.106 ; VGA_generator:VGA_controller|Vcount[4]         ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.736      ; 4.039      ;
; -0.101 ; VGA_generator:VGA_controller|Vcount[8]         ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.727      ; 4.021      ;
; -0.101 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.500        ; 4.740      ; 4.562      ;
; -0.101 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.500        ; 4.740      ; 4.561      ;
; -0.100 ; VGA_generator:VGA_controller|Vcount[6]         ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.908      ; 3.960      ;
; -0.097 ; VGA_generator:VGA_controller|Hcount[3]         ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.736      ; 4.026      ;
; -0.097 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.500        ; 4.827      ; 4.544      ;
; -0.095 ; VGA_generator:VGA_controller|Hcount[4]         ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.993      ; 4.075      ;
; -0.095 ; VGA_generator:VGA_controller|Hcount[3]         ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.993      ; 4.075      ;
; -0.094 ; VGA_generator:VGA_controller|Hcount[7]         ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.902      ; 3.972      ;
; -0.092 ; VGA_generator:VGA_controller|Hcount[5]         ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.902      ; 3.970      ;
; -0.091 ; VGA_generator:VGA_controller|Hcount[2]         ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.959      ; 4.030      ;
; -0.089 ; VGA_generator:VGA_controller|Vcount[1]         ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.750      ; 4.051      ;
; -0.089 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.500        ; 4.737      ; 4.518      ;
; -0.088 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.269      ; 4.578      ;
; -0.088 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.269      ; 4.577      ;
; -0.087 ; VGA_generator:VGA_controller|Vcount[1]         ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.752      ; 4.055      ;
; -0.084 ; VGA_generator:VGA_controller|Hcount[2]         ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.960      ; 4.024      ;
; -0.084 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.356      ; 4.560      ;
; -0.083 ; VGA_generator:VGA_controller|Vcount[1]         ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.751      ; 4.051      ;
; -0.082 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.500        ; 4.843      ; 4.525      ;
; -0.081 ; VGA_generator:VGA_controller|Hcount[7]         ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.904      ; 3.970      ;
+--------+------------------------------------------------+------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'SW[0]'                                                                                                                                                                ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -4.699 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.721      ; 2.102      ;
; -4.693 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.411      ; 1.798      ;
; -4.666 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.686      ; 2.100      ;
; -4.660 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.685      ; 2.105      ;
; -4.660 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.376      ; 1.796      ;
; -4.654 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.375      ; 1.801      ;
; -4.610 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.629      ; 2.099      ;
; -4.609 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.629      ; 2.100      ;
; -4.608 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.630      ; 2.102      ;
; -4.604 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.319      ; 1.795      ;
; -4.603 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.626      ; 2.103      ;
; -4.603 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.319      ; 1.796      ;
; -4.602 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.626      ; 2.104      ;
; -4.602 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.320      ; 1.798      ;
; -4.597 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.316      ; 1.799      ;
; -4.596 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.316      ; 1.800      ;
; -4.487 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.453      ; 2.046      ;
; -4.487 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.453      ; 2.046      ;
; -4.460 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.143      ; 1.763      ;
; -4.460 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.143      ; 1.763      ;
; -4.425 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.460      ; 2.115      ;
; -4.423 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.459      ; 2.116      ;
; -4.421 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.461      ; 2.120      ;
; -4.419 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.730      ; 2.391      ;
; -4.409 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.431      ; 2.102      ;
; -4.403 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.121      ; 1.798      ;
; -4.398 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.150      ; 1.832      ;
; -4.396 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.149      ; 1.833      ;
; -4.394 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.151      ; 1.837      ;
; -4.386 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.695      ; 2.389      ;
; -4.380 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.694      ; 2.394      ;
; -4.376 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.396      ; 2.100      ;
; -4.370 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.395      ; 2.105      ;
; -4.370 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.086      ; 1.796      ;
; -4.364 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.085      ; 1.801      ;
; -4.338 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.444      ; 2.186      ;
; -4.330 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.638      ; 2.388      ;
; -4.329 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.638      ; 2.389      ;
; -4.328 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.639      ; 2.391      ;
; -4.323 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.635      ; 2.392      ;
; -4.322 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.635      ; 2.393      ;
; -4.320 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.730      ; 2.490      ;
; -4.320 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.339      ; 2.099      ;
; -4.319 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.339      ; 2.100      ;
; -4.318 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.340      ; 2.102      ;
; -4.314 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.029      ; 1.795      ;
; -4.313 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.336      ; 2.103      ;
; -4.313 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.029      ; 1.796      ;
; -4.312 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.336      ; 2.104      ;
; -4.312 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.030      ; 1.798      ;
; -4.311 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.134      ; 1.903      ;
; -4.311 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.730      ; 2.499      ;
; -4.307 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.026      ; 1.799      ;
; -4.306 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.026      ; 1.800      ;
; -4.287 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.695      ; 2.488      ;
; -4.281 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.694      ; 2.493      ;
; -4.278 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.695      ; 2.497      ;
; -4.272 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.694      ; 2.502      ;
; -4.269 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.730      ; 2.541      ;
; -4.236 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.695      ; 2.539      ;
; -4.231 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.638      ; 2.487      ;
; -4.230 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.638      ; 2.488      ;
; -4.230 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.694      ; 2.544      ;
; -4.229 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.639      ; 2.490      ;
; -4.224 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.635      ; 2.491      ;
; -4.223 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.635      ; 2.492      ;
; -4.222 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.638      ; 2.496      ;
; -4.221 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.638      ; 2.497      ;
; -4.220 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.639      ; 2.499      ;
; -4.215 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.635      ; 2.500      ;
; -4.214 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.635      ; 2.501      ;
; -4.197 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.730      ; 2.613      ;
; -4.197 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.163      ; 2.046      ;
; -4.197 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.163      ; 2.046      ;
; -4.191 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.729      ; 2.618      ;
; -4.189 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.462      ; 2.353      ;
; -4.189 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.462      ; 2.353      ;
; -4.180 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.638      ; 2.538      ;
; -4.179 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.638      ; 2.539      ;
; -4.178 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.639      ; 2.541      ;
; -4.173 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.729      ; 2.636      ;
; -4.173 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.635      ; 2.542      ;
; -4.172 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.635      ; 2.543      ;
; -4.170 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.853      ; 1.763      ;
; -4.170 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.853      ; 1.763      ;
; -4.164 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.695      ; 2.611      ;
; -4.163 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.694      ; 2.611      ;
; -4.158 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.730      ; 2.652      ;
; -4.158 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.694      ; 2.616      ;
; -4.157 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.693      ; 2.616      ;
; -4.145 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.411      ; 2.346      ;
; -4.140 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.694      ; 2.634      ;
; -4.135 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.170      ; 2.115      ;
; -4.134 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.693      ; 2.639      ;
; -4.133 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.169      ; 2.116      ;
; -4.131 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.171      ; 2.120      ;
; -4.129 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.440      ; 2.391      ;
; -4.127 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.469      ; 2.422      ;
; -4.125 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.468      ; 2.423      ;
; -4.125 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.695      ; 2.650      ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                       ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 0.987 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.778      ; 2.019      ;
; 0.987 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.778      ; 2.019      ;
; 1.042 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.723      ; 2.019      ;
; 1.042 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.723      ; 2.019      ;
; 1.042 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.723      ; 2.019      ;
; 1.042 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.723      ; 2.019      ;
; 1.121 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.778      ; 2.153      ;
; 1.121 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.778      ; 2.153      ;
; 1.176 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.723      ; 2.153      ;
; 1.176 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.723      ; 2.153      ;
; 1.176 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.723      ; 2.153      ;
; 1.176 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.723      ; 2.153      ;
; 1.190 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.736      ; 2.180      ;
; 1.190 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.736      ; 2.180      ;
; 1.197 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.734      ; 2.185      ;
; 1.197 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.734      ; 2.185      ;
; 1.197 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.734      ; 2.185      ;
; 1.197 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.734      ; 2.185      ;
; 1.301 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.734      ; 2.289      ;
; 1.301 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.734      ; 2.289      ;
; 1.301 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.734      ; 2.289      ;
; 1.301 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.734      ; 2.289      ;
; 1.301 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.736      ; 2.291      ;
; 1.301 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.736      ; 2.291      ;
; 1.345 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.732      ; 2.331      ;
; 1.347 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 2.006      ;
; 1.347 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 2.006      ;
; 1.347 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 2.006      ;
; 1.347 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 2.006      ;
; 1.347 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 2.006      ;
; 1.347 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 2.006      ;
; 1.347 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 2.006      ;
; 1.347 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 2.006      ;
; 1.347 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 2.006      ;
; 1.347 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 2.006      ;
; 1.370 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.737      ; 2.361      ;
; 1.370 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.737      ; 2.361      ;
; 1.370 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.737      ; 2.361      ;
; 1.370 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.737      ; 2.361      ;
; 1.370 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.737      ; 2.361      ;
; 1.370 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.737      ; 2.361      ;
; 1.378 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.736      ; 2.368      ;
; 1.378 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.736      ; 2.368      ;
; 1.378 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.736      ; 2.368      ;
; 1.378 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.736      ; 2.368      ;
; 1.378 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.736      ; 2.368      ;
; 1.378 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.736      ; 2.368      ;
; 1.469 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 2.128      ;
; 1.469 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 2.128      ;
; 1.469 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 2.128      ;
; 1.469 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 2.128      ;
; 1.469 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 2.128      ;
; 1.469 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 2.128      ;
; 1.469 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 2.128      ;
; 1.469 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 2.128      ;
; 1.469 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 2.128      ;
; 1.469 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 2.128      ;
; 1.495 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.732      ; 2.481      ;
; 1.522 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 2.180      ;
; 1.522 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 2.180      ;
; 1.522 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 2.180      ;
; 1.522 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 2.180      ;
; 1.522 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 2.180      ;
; 1.522 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 2.180      ;
; 1.526 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 2.185      ;
; 1.526 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 2.185      ;
; 1.529 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.737      ; 2.520      ;
; 1.529 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.737      ; 2.520      ;
; 1.529 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.737      ; 2.520      ;
; 1.529 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.737      ; 2.520      ;
; 1.529 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.737      ; 2.520      ;
; 1.529 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.737      ; 2.520      ;
; 1.543 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 2.210      ;
; 1.543 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 2.210      ;
; 1.553 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.736      ; 2.543      ;
; 1.553 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.736      ; 2.543      ;
; 1.553 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.736      ; 2.543      ;
; 1.553 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.736      ; 2.543      ;
; 1.553 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.736      ; 2.543      ;
; 1.553 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.736      ; 2.543      ;
; 1.557 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 2.215      ;
; 1.557 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 2.215      ;
; 1.630 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 2.289      ;
; 1.630 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 2.289      ;
; 1.633 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 2.291      ;
; 1.633 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 2.291      ;
; 1.633 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 2.291      ;
; 1.633 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 2.291      ;
; 1.633 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 2.291      ;
; 1.633 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 2.291      ;
; 1.658 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 2.325      ;
; 1.658 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 2.325      ;
; 1.673 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.323      ;
; 1.673 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.323      ;
; 1.673 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.323      ;
; 1.676 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 2.331      ;
; 1.676 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 2.331      ;
; 1.681 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 2.339      ;
; 1.681 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 2.339      ;
; 1.700 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.350      ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                                                              ;
+-------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                        ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 0.996 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.100      ; 2.350      ;
; 0.996 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.100      ; 2.350      ;
; 0.996 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.100      ; 2.350      ;
; 0.996 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.100      ; 2.350      ;
; 1.264 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.119      ; 2.637      ;
; 1.317 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.764      ; 2.335      ;
; 1.317 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.764      ; 2.335      ;
; 1.317 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.764      ; 2.335      ;
; 1.317 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.764      ; 2.335      ;
; 1.317 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.764      ; 2.335      ;
; 1.317 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.764      ; 2.335      ;
; 1.593 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.783      ; 2.630      ;
; 1.593 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.783      ; 2.630      ;
; 1.600 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.783      ; 2.637      ;
; 1.600 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.783      ; 2.637      ;
; 1.600 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.783      ; 2.637      ;
; 1.600 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.783      ; 2.637      ;
; 1.600 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.783      ; 2.637      ;
; 1.600 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.783      ; 2.637      ;
; 1.600 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.783      ; 2.637      ;
; 1.651 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.100      ; 2.505      ;
; 1.651 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.100      ; 2.505      ;
; 1.651 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.100      ; 2.505      ;
; 1.651 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.100      ; 2.505      ;
; 1.934 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.119      ; 2.807      ;
; 1.974 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.764      ; 2.492      ;
; 1.974 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.764      ; 2.492      ;
; 1.974 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.764      ; 2.492      ;
; 1.974 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.764      ; 2.492      ;
; 1.974 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.764      ; 2.492      ;
; 1.974 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.764      ; 2.492      ;
; 2.269 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.783      ; 2.806      ;
; 2.269 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.783      ; 2.806      ;
; 2.270 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.783      ; 2.807      ;
; 2.270 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.783      ; 2.807      ;
; 2.270 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.783      ; 2.807      ;
; 2.270 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.783      ; 2.807      ;
; 2.270 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.783      ; 2.807      ;
; 2.270 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.783      ; 2.807      ;
; 2.270 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.783      ; 2.807      ;
+-------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SW[0]'                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SW[0] ; Rise       ; SW[0]                                           ;
; -0.857 ; -0.857       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[13]         ;
; -0.855 ; -0.855       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[3]          ;
; -0.855 ; -0.855       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[4]          ;
; -0.852 ; -0.852       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[0]          ;
; -0.852 ; -0.852       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[1]          ;
; -0.852 ; -0.852       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[2]          ;
; -0.843 ; -0.843       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[12]         ;
; -0.843 ; -0.843       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[6]          ;
; -0.835 ; -0.835       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[13]~1clkctrl|inclk[0]  ;
; -0.835 ; -0.835       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[13]~1clkctrl|outclk    ;
; -0.834 ; -0.834       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[7]          ;
; -0.833 ; -0.833       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[13]|datad              ;
; -0.832 ; -0.832       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[3]|datad               ;
; -0.832 ; -0.832       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[4]|datad               ;
; -0.829 ; -0.829       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[0]|datad               ;
; -0.828 ; -0.828       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[1]|datad               ;
; -0.828 ; -0.828       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[2]|datad               ;
; -0.816 ; -0.816       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[12]|datab              ;
; -0.816 ; -0.816       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[13]~1|combout          ;
; -0.816 ; -0.816       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[6]|datab               ;
; -0.816 ; -0.816       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[10]         ;
; -0.816 ; -0.816       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[9]          ;
; -0.815 ; -0.815       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[11]         ;
; -0.815 ; -0.815       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[5]          ;
; -0.815 ; -0.815       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[8]          ;
; -0.811 ; -0.811       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[10]|datac              ;
; -0.811 ; -0.811       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[9]|datac               ;
; -0.810 ; -0.810       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[11]|datac              ;
; -0.810 ; -0.810       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[5]|datac               ;
; -0.810 ; -0.810       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[8]|datac               ;
; -0.808 ; -0.808       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[7]|dataa               ;
; -0.593 ; -0.593       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[7]|dataa               ;
; -0.591 ; -0.591       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[10]|datac              ;
; -0.591 ; -0.591       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[5]|datac               ;
; -0.591 ; -0.591       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[9]|datac               ;
; -0.590 ; -0.590       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[11]|datac              ;
; -0.590 ; -0.590       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[8]|datac               ;
; -0.586 ; -0.586       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[10]         ;
; -0.586 ; -0.586       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[5]          ;
; -0.586 ; -0.586       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[9]          ;
; -0.585 ; -0.585       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[13]~1|combout          ;
; -0.585 ; -0.585       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[11]         ;
; -0.585 ; -0.585       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[8]          ;
; -0.584 ; -0.584       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[12]|datab              ;
; -0.584 ; -0.584       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[6]|datab               ;
; -0.572 ; -0.572       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[0]|datad               ;
; -0.572 ; -0.572       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[1]|datad               ;
; -0.572 ; -0.572       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[2]|datad               ;
; -0.569 ; -0.569       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[3]|datad               ;
; -0.569 ; -0.569       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[4]|datad               ;
; -0.567 ; -0.567       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[13]|datad              ;
; -0.567 ; -0.567       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[7]          ;
; -0.565 ; -0.565       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[13]~1clkctrl|inclk[0]  ;
; -0.565 ; -0.565       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[13]~1clkctrl|outclk    ;
; -0.559 ; -0.559       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[12]         ;
; -0.559 ; -0.559       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[6]          ;
; -0.550 ; -0.550       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[1]          ;
; -0.550 ; -0.550       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[2]          ;
; -0.549 ; -0.549       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[0]          ;
; -0.546 ; -0.546       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[3]          ;
; -0.546 ; -0.546       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[4]          ;
; -0.545 ; -0.545       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[13]         ;
; -0.008 ; -0.008       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[7]         ;
; -0.007 ; -0.007       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[14]        ;
; -0.007 ; -0.007       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[15]        ;
; -0.006 ; -0.006       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[13]        ;
; -0.004 ; -0.004       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[1]         ;
; -0.004 ; -0.004       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[2]         ;
; -0.004 ; -0.004       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[3]         ;
; -0.004 ; -0.004       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[4]         ;
; -0.004 ; -0.004       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[6]         ;
; -0.001 ; -0.001       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[10]        ;
; -0.001 ; -0.001       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[5]         ;
; -0.001 ; -0.001       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[9]         ;
; 0.013  ; 0.013        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[15]~0clkctrl|inclk[0] ;
; 0.013  ; 0.013        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[15]~0clkctrl|outclk   ;
; 0.015  ; 0.015        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[7]|datad              ;
; 0.017  ; 0.017        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[13]|datad             ;
; 0.017  ; 0.017        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[14]|datad             ;
; 0.017  ; 0.017        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[15]|datad             ;
; 0.017  ; 0.017        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[0]        ;
; 0.017  ; 0.017        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[4]        ;
; 0.019  ; 0.019        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[1]|datad              ;
; 0.019  ; 0.019        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[2]|datad              ;
; 0.019  ; 0.019        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[3]|datad              ;
; 0.019  ; 0.019        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[6]|datad              ;
; 0.019  ; 0.019        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[3]        ;
; 0.019  ; 0.019        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[5]        ;
; 0.019  ; 0.019        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[9]        ;
; 0.020  ; 0.020        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[4]|datad              ;
; 0.020  ; 0.020        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[13]       ;
; 0.020  ; 0.020        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[2]        ;
; 0.021  ; 0.021        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[10]       ;
; 0.021  ; 0.021        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[6]        ;
; 0.021  ; 0.021        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[8]        ;
; 0.022  ; 0.022        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[9]|datad              ;
; 0.023  ; 0.023        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[10]|datad             ;
; 0.023  ; 0.023        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[5]|datad              ;
; 0.030  ; 0.030        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[0]         ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'RAMs_drive:RAM_controller|v_count_write_aux[0]'                                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                         ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; 0.373 ; 0.373        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[194] ;
; 0.374 ; 0.374        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[117]|dataa      ;
; 0.374 ; 0.374        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[141]|datac      ;
; 0.379 ; 0.379        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[141] ;
; 0.379 ; 0.379        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[173] ;
; 0.380 ; 0.380        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[104] ;
; 0.381 ; 0.381        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[169] ;
; 0.382 ; 0.382        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[225]|datad      ;
; 0.383 ; 0.383        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[100] ;
; 0.383 ; 0.383        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[25]  ;
; 0.384 ; 0.384        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[173]|dataa      ;
; 0.385 ; 0.385        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[117] ;
; 0.385 ; 0.385        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[27]  ;
; 0.386 ; 0.386        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[169]|dataa      ;
; 0.388 ; 0.388        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[25]|dataa       ;
; 0.389 ; 0.389        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[199]|datac      ;
; 0.389 ; 0.389        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[39]  ;
; 0.390 ; 0.390        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[27]|datab       ;
; 0.391 ; 0.391        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[201]|datac      ;
; 0.392 ; 0.392        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[133]|datac      ;
; 0.392 ; 0.392        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[189] ;
; 0.393 ; 0.393        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAM_controller|Decoder0~211|combout            ;
; 0.393 ; 0.393        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[119] ;
; 0.394 ; 0.394        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[39]|datab       ;
; 0.394 ; 0.394        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[162] ;
; 0.394 ; 0.394        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[199] ;
; 0.394 ; 0.394        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[98]  ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[105]|datac      ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[167]|datac      ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[73]|datac       ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[112] ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[130] ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[166] ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[201] ;
; 0.397 ; 0.397        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAM_controller|Decoder0~144|combout            ;
; 0.397 ; 0.397        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Decoder0~147|datac              ;
; 0.397 ; 0.397        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Decoder0~41|datad               ;
; 0.397 ; 0.397        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[189]|datab      ;
; 0.397 ; 0.397        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAM_controller|Parity_register[194]|datad      ;
; 0.397 ; 0.397        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[133] ;
; 0.398 ; 0.398        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAM_controller|Decoder0~106|combout            ;
; 0.398 ; 0.398        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAM_controller|Decoder0~14|combout             ;
; 0.398 ; 0.398        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAM_controller|Decoder0~204|combout            ;
; 0.398 ; 0.398        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAM_controller|Decoder0~210|combout            ;
; 0.398 ; 0.398        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAM_controller|Decoder0~36|combout             ;
; 0.398 ; 0.398        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAM_controller|Decoder0~57|combout             ;
; 0.398 ; 0.398        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[119]|datab      ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Decoder0~147|combout            ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Decoder0~54|datac               ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[93]|datac       ;
; 0.400 ; 0.400        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAM_controller|Decoder0~36|datac               ;
; 0.400 ; 0.400        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[29]|datac       ;
; 0.400 ; 0.400        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[53]|datac       ;
; 0.400 ; 0.400        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[61]|datad       ;
; 0.400 ; 0.400        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[105] ;
; 0.400 ; 0.400        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[155] ;
; 0.400 ; 0.400        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[167] ;
; 0.400 ; 0.400        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[187] ;
; 0.400 ; 0.400        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[56]  ;
; 0.400 ; 0.400        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[73]  ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[203]|datac      ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Decoder0~77|datac               ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[113]|datac      ;
; 0.403 ; 0.403        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Decoder0~54|combout             ;
; 0.403 ; 0.403        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAM_controller|Decoder0~89|combout             ;
; 0.403 ; 0.403        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[181]|datad      ;
; 0.403 ; 0.403        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[97]|datac       ;
; 0.403 ; 0.403        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[18]  ;
; 0.403 ; 0.403        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[34]  ;
; 0.403 ; 0.403        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[4]   ;
; 0.404 ; 0.404        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Decoder0~77|combout             ;
; 0.404 ; 0.404        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Decoder0~96|datac               ;
; 0.404 ; 0.404        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAM_controller|Parity_register[104]|datad      ;
; 0.404 ; 0.404        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[55]|datab       ;
; 0.404 ; 0.404        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[110] ;
; 0.404 ; 0.404        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[228] ;
; 0.404 ; 0.404        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[93]  ;
; 0.405 ; 0.405        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAM_controller|Decoder0~194|combout            ;
; 0.405 ; 0.405        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAM_controller|Decoder0~85|combout             ;
; 0.405 ; 0.405        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[125]|datac      ;
; 0.405 ; 0.405        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[155]|dataa      ;
; 0.405 ; 0.405        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[187]|dataa      ;
; 0.405 ; 0.405        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[14]  ;
; 0.405 ; 0.405        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[153] ;
; 0.405 ; 0.405        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[185] ;
; 0.405 ; 0.405        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[214] ;
; 0.405 ; 0.405        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[29]  ;
; 0.405 ; 0.405        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[53]  ;
; 0.406 ; 0.406        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Decoder0~96|combout             ;
; 0.406 ; 0.406        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[81]|datad       ;
; 0.406 ; 0.406        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[203] ;
; 0.406 ; 0.406        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[212] ;
; 0.406 ; 0.406        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[225] ;
; 0.406 ; 0.406        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[8]   ;
; 0.407 ; 0.407        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Decoder0~135|dataa              ;
; 0.407 ; 0.407        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAM_controller|Decoder0~170|combout            ;
; 0.407 ; 0.407        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAM_controller|Decoder0~205|combout            ;
; 0.407 ; 0.407        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAM_controller|Decoder0~70|combout             ;
; 0.407 ; 0.407        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAM_controller|Parity_register[100]|datad      ;
; 0.407 ; 0.407        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[113] ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 9.784  ; 9.784        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 9.784  ; 9.784        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 9.786  ; 9.786        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.786  ; 9.786        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 9.859  ; 9.859        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 9.861  ; 9.861        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.213 ; 10.213       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 10.213 ; 10.213       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.610 ; 19.826       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[4]                                                                                                          ;
; 19.610 ; 19.826       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[5]                                                                                                          ;
; 19.610 ; 19.826       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[6]                                                                                                          ;
; 19.610 ; 19.826       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[7]                                                                                                          ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[0]                                                                                                          ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[1]                                                                                                          ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[2]                                                                                                          ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[3]                                                                                                          ;
; 19.613 ; 19.829       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[8]                                                                                                           ;
; 19.613 ; 19.829       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[9]                                                                                                           ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[2]                                                                                                           ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[3]                                                                                                           ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[4]                                                                                                           ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[5]                                                                                                           ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[6]                                                                                                           ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[7]                                                                                                           ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[1]                                                                                                           ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[2]                                                                                                           ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[3]                                                                                                           ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[4]                                                                                                           ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[5]                                                                                                           ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[0]                                                                                                           ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[1]                                                                                                           ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[0]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[1]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[2]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[3]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[4]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[5]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[6]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[7]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[8]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[9]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_h                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_v                                                                                                          ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[0]                                                                                                           ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[6]                                                                                                           ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[8]                                                                                                           ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[9]                                                                                                           ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[8]                                                                                                          ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[9]                                                                                                          ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[7]                                                                                                           ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[0]                                                                                                             ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[1]                                                                                                             ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[2]                                                                                                             ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[3]                                                                                                             ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[0]                                                                                                            ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[1]                                                                                                            ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[2]                                                                                                            ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[3]                                                                                                            ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[0]                                                                                                              ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[1]                                                                                                              ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[2]                                                                                                              ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[3]                                                                                                              ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_re_reg       ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_re_reg        ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_re_reg        ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_re_reg        ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~portb_address_reg0    ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~portb_re_reg          ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_re_reg        ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_re_reg       ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_re_reg       ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_re_reg       ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_re_reg        ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_re_reg       ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_re_reg       ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_re_reg        ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_re_reg       ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_re_reg        ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_re_reg       ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_re_reg       ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_re_reg       ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_re_reg       ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_re_reg       ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_re_reg       ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_re_reg       ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                 ;
+---------+--------------+----------------+-----------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type            ; Clock                                               ; Clock Edge ; Target                                                                                                                                           ;
+---------+--------------+----------------+-----------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 639.741 ; 639.971      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; 639.741 ; 639.971      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ;
; 639.741 ; 639.971      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; 639.741 ; 639.971      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ;
; 639.741 ; 639.971      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; 639.741 ; 639.971      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ;
; 639.741 ; 639.971      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_address_reg0    ;
; 639.741 ; 639.971      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_we_reg          ;
; 639.741 ; 639.971      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~porta_address_reg0    ;
; 639.741 ; 639.971      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~porta_we_reg          ;
; 639.741 ; 639.971      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_address_reg0    ;
; 639.741 ; 639.971      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_we_reg          ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_we_reg        ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_address_reg0    ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_we_reg          ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_address_reg0    ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_we_reg          ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_address_reg0    ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_we_reg          ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_we_reg       ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg        ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_datain_reg0     ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~porta_address_reg0    ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~porta_we_reg          ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~porta_datain_reg0     ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_datain_reg0     ;
; 639.744 ; 639.974      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 639.744 ; 639.974      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 639.744 ; 639.974      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 639.744 ; 639.974      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; 639.744 ; 639.974      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; 639.744 ; 639.974      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; 639.744 ; 639.974      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; 639.744 ; 639.974      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ;
; 639.744 ; 639.974      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; 639.744 ; 639.974      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; 639.744 ; 639.974      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; 639.744 ; 639.974      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; 639.744 ; 639.974      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; 639.744 ; 639.974      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; 639.744 ; 639.974      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; 639.744 ; 639.974      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; 639.744 ; 639.974      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 639.744 ; 639.974      ; 0.230          ; Low Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
+---------+--------------+----------------+-----------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 5.188 ; 5.584 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[2]    ; CLOCK_50   ; 5.188 ; 5.584 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]     ; CLOCK_50   ; 7.606 ; 7.973 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[0]    ; CLOCK_50   ; 5.260 ; 5.361 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[1]    ; CLOCK_50   ; 5.806 ; 5.816 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[2]    ; CLOCK_50   ; 7.606 ; 7.973 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]     ; CLOCK_50   ; 7.998 ; 8.435 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 5.094 ; 5.217 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 7.998 ; 8.435 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]    ; CLOCK_50   ; 3.249 ; 3.670 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50   ; 4.237 ; 4.735 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]    ; CLOCK_50   ; 3.809 ; 4.307 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50   ; 4.228 ; 4.709 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; 5.814 ; 6.281 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 5.814 ; 6.281 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 4.788 ; 5.234 ; Rise       ; SW[0]                                               ;
;  SW[0]    ; SW[0]      ; 2.212 ; 2.323 ; Rise       ; SW[0]                                               ;
;  SW[2]    ; SW[0]      ; 4.788 ; 5.234 ; Rise       ; SW[0]                                               ;
; SW[*]     ; SW[0]      ; 3.724 ; 4.111 ; Fall       ; SW[0]                                               ;
;  SW[0]    ; SW[0]      ; 0.748 ; 0.933 ; Fall       ; SW[0]                                               ;
;  SW[2]    ; SW[0]      ; 3.724 ; 4.111 ; Fall       ; SW[0]                                               ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+-----------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-----------+------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -3.226 ; -3.582 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[2]    ; CLOCK_50   ; -3.226 ; -3.582 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]     ; CLOCK_50   ; -1.568 ; -1.667 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[0]    ; CLOCK_50   ; -2.079 ; -2.215 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[1]    ; CLOCK_50   ; -1.568 ; -1.667 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[2]    ; CLOCK_50   ; -4.361 ; -4.688 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]     ; CLOCK_50   ; -2.034 ; -2.350 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -2.160 ; -2.350 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -5.195 ; -5.634 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]    ; CLOCK_50   ; -2.080 ; -2.473 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50   ; -2.034 ; -2.383 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]    ; CLOCK_50   ; -2.062 ; -2.454 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50   ; -2.128 ; -2.537 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; -3.541 ; -3.962 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -3.541 ; -3.962 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 1.785  ; 1.652  ; Rise       ; SW[0]                                               ;
;  SW[0]    ; SW[0]      ; 1.785  ; 1.652  ; Rise       ; SW[0]                                               ;
;  SW[2]    ; SW[0]      ; -0.494 ; -0.824 ; Rise       ; SW[0]                                               ;
; SW[*]     ; SW[0]      ; 1.688  ; 1.586  ; Fall       ; SW[0]                                               ;
;  SW[0]    ; SW[0]      ; 1.688  ; 1.586  ; Fall       ; SW[0]                                               ;
;  SW[2]    ; SW[0]      ; -0.560 ; -0.921 ; Fall       ; SW[0]                                               ;
+-----------+------------+--------+--------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 4.946 ; 4.941 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 4.486 ; 4.466 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 4.061 ; 4.064 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 4.946 ; 4.941 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 4.521 ; 4.498 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 4.409 ; 4.398 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 4.185 ; 4.143 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 3.838 ; 3.831 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 4.409 ; 4.351 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 4.408 ; 4.398 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 4.462 ; 4.455 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 4.234 ; 4.184 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 4.462 ; 4.455 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 4.038 ; 4.013 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 4.272 ; 4.228 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 3.651 ; 3.651 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 4.059 ; 4.039 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 3.651 ; 3.651 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 4.507 ; 4.501 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 4.093 ; 4.069 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 3.436 ; 3.427 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 3.771 ; 3.728 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 3.436 ; 3.427 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 3.986 ; 3.928 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 3.990 ; 3.980 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 3.628 ; 3.602 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 3.817 ; 3.767 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 4.036 ; 4.027 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 3.628 ; 3.602 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 3.854 ; 3.809 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; -5.744 ; -699.350      ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -4.932 ; -689.486      ;
; SW[0]                                               ; -2.775 ; -162.839      ;
; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; -1.080 ; -143.292      ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; SW[0]                                               ; -2.603 ; -122.816      ;
; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; -0.126 ; -0.775        ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.054  ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 0.179  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                        ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; -2.057 ; -98.432       ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -1.477 ; -26.328       ;
; SW[0]                                               ; -0.188 ; -1.378        ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; SW[0]                                               ; -3.250 ; -63.957       ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.529  ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 0.590  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; SW[0]                                               ; -3.000  ; -19.713       ;
; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; 0.240   ; 0.000         ;
; CLOCK_50                                            ; 9.584   ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 19.605  ; 0.000         ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 639.745 ; 0.000         ;
+-----------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                                                          ; Launch Clock                                   ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -5.744 ; RAMs_drive:RAM_controller|readDir_16[13]       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.820     ; 1.874      ;
; -5.744 ; RAMs_drive:RAM_controller|readDir_16[13]       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.820     ; 1.874      ;
; -5.735 ; RAMs_drive:RAM_controller|readDir_16[13]       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.818     ; 1.867      ;
; -5.735 ; RAMs_drive:RAM_controller|readDir_16[13]       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.818     ; 1.867      ;
; -5.692 ; RAMs_drive:RAM_controller|readDir_16[13]       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.823     ; 1.819      ;
; -5.692 ; RAMs_drive:RAM_controller|readDir_16[13]       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.823     ; 1.819      ;
; -5.672 ; RAMs_drive:RAM_controller|readDir_16[14]       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.709     ; 1.913      ;
; -5.672 ; RAMs_drive:RAM_controller|readDir_16[14]       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.709     ; 1.913      ;
; -5.663 ; RAMs_drive:RAM_controller|readDir_16[14]       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.707     ; 1.906      ;
; -5.663 ; RAMs_drive:RAM_controller|readDir_16[14]       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.707     ; 1.906      ;
; -5.637 ; RAMs_drive:RAM_controller|readDir_32[4]        ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.439     ; 2.148      ;
; -5.631 ; RAMs_drive:RAM_controller|readDir_16[12]       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.814     ; 1.767      ;
; -5.620 ; RAMs_drive:RAM_controller|readDir_16[14]       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.712     ; 1.858      ;
; -5.620 ; RAMs_drive:RAM_controller|readDir_16[14]       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.712     ; 1.858      ;
; -5.612 ; RAMs_drive:RAM_controller|readDir_16[9]        ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.819     ; 1.743      ;
; -5.609 ; RAMs_drive:RAM_controller|readDir_16[9]        ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.821     ; 1.738      ;
; -5.603 ; RAMs_drive:RAM_controller|readDir_32[7]        ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.408     ; 2.145      ;
; -5.600 ; RAMs_drive:RAM_controller|readDir_32[13]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.419     ; 2.131      ;
; -5.600 ; RAMs_drive:RAM_controller|readDir_32[13]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.419     ; 2.131      ;
; -5.592 ; RAMs_drive:RAM_controller|readDir_16[9]        ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.824     ; 1.718      ;
; -5.585 ; RAMs_drive:RAM_controller|readDir_32[8]        ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.520     ; 2.015      ;
; -5.577 ; RAMs_drive:RAM_controller|readDir_32[13]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.428     ; 2.099      ;
; -5.577 ; RAMs_drive:RAM_controller|readDir_32[13]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.428     ; 2.099      ;
; -5.575 ; RAMs_drive:RAM_controller|readDir_32[15]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_re_reg       ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.421     ; 2.104      ;
; -5.575 ; RAMs_drive:RAM_controller|readDir_32[15]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.421     ; 2.104      ;
; -5.571 ; RAMs_drive:RAM_controller|readDir_32[7]        ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.401     ; 2.120      ;
; -5.562 ; RAMs_drive:RAM_controller|readDir_32[15]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.426     ; 2.086      ;
; -5.562 ; RAMs_drive:RAM_controller|readDir_32[15]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.426     ; 2.086      ;
; -5.546 ; RAMs_drive:RAM_controller|Parity_register[81]  ; VGA_generator:VGA_controller|red[0]                                                                                                              ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.896     ; 3.598      ;
; -5.545 ; RAMs_drive:RAM_controller|readDir_32[15]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.417     ; 2.078      ;
; -5.545 ; RAMs_drive:RAM_controller|readDir_32[15]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.417     ; 2.078      ;
; -5.544 ; RAMs_drive:RAM_controller|readDir_32[13]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_re_reg       ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.423     ; 2.071      ;
; -5.544 ; RAMs_drive:RAM_controller|readDir_32[13]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.423     ; 2.071      ;
; -5.543 ; RAMs_drive:RAM_controller|Parity_register[81]  ; VGA_generator:VGA_controller|green[0]                                                                                                            ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.896     ; 3.595      ;
; -5.533 ; RAMs_drive:RAM_controller|readDir_16[13]       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.820     ; 1.663      ;
; -5.533 ; RAMs_drive:RAM_controller|readDir_16[13]       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.820     ; 1.663      ;
; -5.532 ; RAMs_drive:RAM_controller|Parity_register[5]   ; VGA_generator:VGA_controller|red[0]                                                                                                              ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.927     ; 3.553      ;
; -5.530 ; RAMs_drive:RAM_controller|readDir_32[8]        ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.514     ; 1.966      ;
; -5.529 ; RAMs_drive:RAM_controller|Parity_register[5]   ; VGA_generator:VGA_controller|green[0]                                                                                                            ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.927     ; 3.550      ;
; -5.529 ; RAMs_drive:RAM_controller|Parity_register[1]   ; VGA_generator:VGA_controller|red[0]                                                                                                              ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.923     ; 3.554      ;
; -5.529 ; RAMs_drive:RAM_controller|readDir_16[13]       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.825     ; 1.654      ;
; -5.529 ; RAMs_drive:RAM_controller|readDir_16[13]       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.825     ; 1.654      ;
; -5.526 ; RAMs_drive:RAM_controller|Parity_register[1]   ; VGA_generator:VGA_controller|green[0]                                                                                                            ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.923     ; 3.551      ;
; -5.525 ; RAMs_drive:RAM_controller|readDir_16[14]       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_re_reg       ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.707     ; 1.768      ;
; -5.525 ; RAMs_drive:RAM_controller|readDir_16[14]       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.707     ; 1.768      ;
; -5.521 ; RAMs_drive:RAM_controller|Parity_register[81]  ; VGA_generator:VGA_controller|green[3]                                                                                                            ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.896     ; 3.573      ;
; -5.519 ; RAMs_drive:RAM_controller|readDir_16[13]       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_re_reg       ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.816     ; 1.653      ;
; -5.519 ; RAMs_drive:RAM_controller|readDir_16[13]       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.816     ; 1.653      ;
; -5.518 ; RAMs_drive:RAM_controller|Parity_register[81]  ; VGA_generator:VGA_controller|red[3]                                                                                                              ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.896     ; 3.570      ;
; -5.516 ; RAMs_drive:RAM_controller|readDir_32[14]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.429     ; 2.037      ;
; -5.516 ; RAMs_drive:RAM_controller|readDir_32[14]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.429     ; 2.037      ;
; -5.512 ; RAMs_drive:RAM_controller|readDir_16[14]       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.709     ; 1.753      ;
; -5.512 ; RAMs_drive:RAM_controller|readDir_16[14]       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.709     ; 1.753      ;
; -5.508 ; RAMs_drive:RAM_controller|readDir_16[14]       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.714     ; 1.744      ;
; -5.508 ; RAMs_drive:RAM_controller|readDir_16[14]       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.714     ; 1.744      ;
; -5.507 ; RAMs_drive:RAM_controller|Parity_register[5]   ; VGA_generator:VGA_controller|green[3]                                                                                                            ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.927     ; 3.528      ;
; -5.504 ; RAMs_drive:RAM_controller|Parity_register[5]   ; VGA_generator:VGA_controller|red[3]                                                                                                              ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.927     ; 3.525      ;
; -5.504 ; RAMs_drive:RAM_controller|Parity_register[1]   ; VGA_generator:VGA_controller|green[3]                                                                                                            ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.923     ; 3.529      ;
; -5.501 ; RAMs_drive:RAM_controller|Parity_register[1]   ; VGA_generator:VGA_controller|red[3]                                                                                                              ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.923     ; 3.526      ;
; -5.501 ; RAMs_drive:RAM_controller|readDir_16[13]       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_re_reg       ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.818     ; 1.633      ;
; -5.501 ; RAMs_drive:RAM_controller|readDir_16[13]       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.818     ; 1.633      ;
; -5.488 ; RAMs_drive:RAM_controller|readDir_32[13]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_re_reg       ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.425     ; 2.013      ;
; -5.488 ; RAMs_drive:RAM_controller|readDir_32[13]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.425     ; 2.013      ;
; -5.486 ; RAMs_drive:RAM_controller|Parity_register[15]  ; VGA_generator:VGA_controller|red[0]                                                                                                              ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.613     ; 3.821      ;
; -5.486 ; RAMs_drive:RAM_controller|readDir_32[14]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.420     ; 2.016      ;
; -5.486 ; RAMs_drive:RAM_controller|readDir_32[14]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.420     ; 2.016      ;
; -5.485 ; RAMs_drive:RAM_controller|readDir_32[13]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.418     ; 2.017      ;
; -5.485 ; RAMs_drive:RAM_controller|readDir_32[13]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.418     ; 2.017      ;
; -5.483 ; RAMs_drive:RAM_controller|Parity_register[15]  ; VGA_generator:VGA_controller|green[0]                                                                                                            ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.613     ; 3.818      ;
; -5.482 ; RAMs_drive:RAM_controller|readDir_32[13]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.425     ; 2.007      ;
; -5.482 ; RAMs_drive:RAM_controller|readDir_32[13]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.425     ; 2.007      ;
; -5.475 ; RAMs_drive:RAM_controller|readDir_32[2]        ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.426     ; 1.999      ;
; -5.474 ; RAMs_drive:RAM_controller|readDir_32[12]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.515     ; 1.909      ;
; -5.474 ; RAMs_drive:RAM_controller|readDir_32[2]        ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.427     ; 1.997      ;
; -5.472 ; RAMs_drive:RAM_controller|readDir_32[15]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_re_reg       ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.429     ; 1.993      ;
; -5.472 ; RAMs_drive:RAM_controller|readDir_32[15]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.429     ; 1.993      ;
; -5.472 ; RAMs_drive:RAM_controller|readDir_32[14]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_re_reg       ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.424     ; 1.998      ;
; -5.472 ; RAMs_drive:RAM_controller|readDir_32[14]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.424     ; 1.998      ;
; -5.471 ; RAMs_drive:RAM_controller|readDir_32[2]        ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.434     ; 1.987      ;
; -5.470 ; RAMs_drive:RAM_controller|readDir_32[15]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.416     ; 2.004      ;
; -5.470 ; RAMs_drive:RAM_controller|readDir_32[15]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.416     ; 2.004      ;
; -5.467 ; RAMs_drive:RAM_controller|readDir_32[2]        ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.429     ; 1.988      ;
; -5.466 ; RAMs_drive:RAM_controller|readDir_32[2]        ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.432     ; 1.984      ;
; -5.461 ; RAMs_drive:RAM_controller|Parity_register[15]  ; VGA_generator:VGA_controller|green[3]                                                                                                            ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.613     ; 3.796      ;
; -5.459 ; RAMs_drive:RAM_controller|readDir_32[13]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_re_reg        ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.419     ; 1.990      ;
; -5.459 ; RAMs_drive:RAM_controller|readDir_32[13]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.419     ; 1.990      ;
; -5.458 ; RAMs_drive:RAM_controller|Parity_register[15]  ; VGA_generator:VGA_controller|red[3]                                                                                                              ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.613     ; 3.793      ;
; -5.453 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|red[0]                                                                                                              ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.679     ; 3.722      ;
; -5.451 ; RAMs_drive:RAM_controller|readDir_32[2]        ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.433     ; 1.968      ;
; -5.450 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|green[0]                                                                                                            ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.679     ; 3.719      ;
; -5.448 ; RAMs_drive:RAM_controller|readDir_32[2]        ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.434     ; 1.964      ;
; -5.448 ; RAMs_drive:RAM_controller|readDir_16[9]        ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.826     ; 1.572      ;
; -5.447 ; RAMs_drive:RAM_controller|readDir_16[14]       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_re_reg       ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.705     ; 1.692      ;
; -5.447 ; RAMs_drive:RAM_controller|readDir_16[14]       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.705     ; 1.692      ;
; -5.446 ; RAMs_drive:RAM_controller|Parity_register[9]   ; VGA_generator:VGA_controller|red[0]                                                                                                              ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.686     ; 3.708      ;
; -5.443 ; RAMs_drive:RAM_controller|Parity_register[9]   ; VGA_generator:VGA_controller|green[0]                                                                                                            ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.686     ; 3.705      ;
; -5.443 ; RAMs_drive:RAM_controller|readDir_32[2]        ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.429     ; 1.964      ;
; -5.443 ; RAMs_drive:RAM_controller|readDir_32[2]        ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.428     ; 1.965      ;
; -5.441 ; RAMs_drive:RAM_controller|readDir_32[2]        ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.435     ; 1.956      ;
; -5.441 ; RAMs_drive:RAM_controller|readDir_32[15]       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_re_reg       ; SW[0]                                          ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.421     ; 1.970      ;
+--------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -4.932 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.734     ; 1.647      ;
; -4.932 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.734     ; 1.647      ;
; -4.930 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.731     ; 1.648      ;
; -4.886 ; RAMs_drive:RAM_controller|writeDir_16[11] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.749     ; 1.586      ;
; -4.882 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.736     ; 1.595      ;
; -4.882 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.736     ; 1.595      ;
; -4.880 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.733     ; 1.596      ;
; -4.875 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.733     ; 1.591      ;
; -4.875 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.733     ; 1.591      ;
; -4.873 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.730     ; 1.592      ;
; -4.871 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.737     ; 1.583      ;
; -4.871 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.737     ; 1.583      ;
; -4.869 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.734     ; 1.584      ;
; -4.869 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.732     ; 1.586      ;
; -4.869 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.732     ; 1.586      ;
; -4.867 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.729     ; 1.587      ;
; -4.864 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.738     ; 1.575      ;
; -4.864 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.738     ; 1.575      ;
; -4.862 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.735     ; 1.576      ;
; -4.857 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.658     ; 1.648      ;
; -4.857 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.658     ; 1.648      ;
; -4.855 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.655     ; 1.649      ;
; -4.851 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.657     ; 1.643      ;
; -4.851 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.657     ; 1.643      ;
; -4.849 ; RAMs_drive:RAM_controller|writeDir_16[11] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.751     ; 1.547      ;
; -4.849 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.654     ; 1.644      ;
; -4.831 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.739     ; 1.541      ;
; -4.831 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.739     ; 1.541      ;
; -4.829 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.736     ; 1.542      ;
; -4.827 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.732     ; 1.544      ;
; -4.827 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.732     ; 1.544      ;
; -4.826 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.740     ; 1.535      ;
; -4.826 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.740     ; 1.535      ;
; -4.825 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.729     ; 1.545      ;
; -4.824 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.737     ; 1.536      ;
; -4.823 ; RAMs_drive:RAM_controller|writeDir_16[11] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.755     ; 1.517      ;
; -4.812 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.744     ; 1.517      ;
; -4.812 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.744     ; 1.517      ;
; -4.810 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.741     ; 1.518      ;
; -4.809 ; RAMs_drive:RAM_controller|writeDir_16[11] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.753     ; 1.505      ;
; -4.809 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.657     ; 1.601      ;
; -4.809 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.657     ; 1.601      ;
; -4.807 ; RAMs_drive:RAM_controller|writeDir_16[1]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.775     ; 1.481      ;
; -4.807 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.654     ; 1.602      ;
; -4.806 ; RAMs_drive:RAM_controller|writeDir_16[11] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.753     ; 1.502      ;
; -4.794 ; RAMs_drive:RAM_controller|writeDir_16[1]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.771     ; 1.472      ;
; -4.793 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.738     ; 1.504      ;
; -4.793 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.738     ; 1.504      ;
; -4.791 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.735     ; 1.505      ;
; -4.787 ; RAMs_drive:RAM_controller|writeDir_16[11] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.755     ; 1.481      ;
; -4.784 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.742     ; 1.491      ;
; -4.784 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.742     ; 1.491      ;
; -4.783 ; RAMs_drive:RAM_controller|writeDir_16[1]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.770     ; 1.462      ;
; -4.783 ; RAMs_drive:RAM_controller|writeDir_16[12] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.749     ; 1.483      ;
; -4.782 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.739     ; 1.492      ;
; -4.772 ; RAMs_drive:RAM_controller|writeDir_16[11] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.750     ; 1.471      ;
; -4.746 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.659     ; 1.536      ;
; -4.746 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.659     ; 1.536      ;
; -4.744 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.736     ; 1.457      ;
; -4.744 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.736     ; 1.457      ;
; -4.744 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.656     ; 1.537      ;
; -4.742 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.733     ; 1.458      ;
; -4.730 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.661     ; 1.518      ;
; -4.730 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.661     ; 1.518      ;
; -4.728 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.658     ; 1.519      ;
; -4.719 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.662     ; 1.506      ;
; -4.719 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.662     ; 1.506      ;
; -4.717 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.659     ; 1.507      ;
; -4.711 ; RAMs_drive:RAM_controller|writeDir_16[1]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.768     ; 1.392      ;
; -4.711 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.740     ; 1.420      ;
; -4.711 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.740     ; 1.420      ;
; -4.709 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.737     ; 1.421      ;
; -4.705 ; RAMs_drive:RAM_controller|writeDir_16[7]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.684     ; 1.470      ;
; -4.678 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.663     ; 1.464      ;
; -4.678 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.663     ; 1.464      ;
; -4.676 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.660     ; 1.465      ;
; -4.675 ; RAMs_drive:RAM_controller|writeDir_16[7]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.683     ; 1.441      ;
; -4.674 ; RAMs_drive:RAM_controller|writeDir_16[4]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.685     ; 1.438      ;
; -4.673 ; RAMs_drive:RAM_controller|writeDir_16[4]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.689     ; 1.433      ;
; -4.669 ; RAMs_drive:RAM_controller|writeDir_16[4]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.687     ; 1.431      ;
; -4.666 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.738     ; 1.377      ;
; -4.666 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.738     ; 1.377      ;
; -4.664 ; RAMs_drive:RAM_controller|writeDir_16[2]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.682     ; 1.431      ;
; -4.664 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.735     ; 1.378      ;
; -4.658 ; RAMs_drive:RAM_controller|writeDir_16[12] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.751     ; 1.356      ;
; -4.653 ; RAMs_drive:RAM_controller|writeDir_8[1]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_address_reg0    ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.577     ; 1.525      ;
; -4.651 ; RAMs_drive:RAM_controller|writeDir_16[7]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.685     ; 1.415      ;
; -4.650 ; RAMs_drive:RAM_controller|writeDir_8[1]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_address_reg0    ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.578     ; 1.521      ;
; -4.648 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.663     ; 1.434      ;
; -4.648 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.663     ; 1.434      ;
; -4.646 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.660     ; 1.435      ;
; -4.645 ; RAMs_drive:RAM_controller|writeDir_8[1]   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~porta_address_reg0    ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.579     ; 1.515      ;
; -4.645 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.734     ; 1.360      ;
; -4.645 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.731     ; 1.363      ;
; -4.645 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.734     ; 1.360      ;
; -4.645 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.664     ; 1.430      ;
; -4.645 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.664     ; 1.430      ;
; -4.644 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.669     ; 1.424      ;
; -4.644 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.669     ; 1.424      ;
; -4.643 ; RAMs_drive:RAM_controller|writeDir_16[11] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.757     ; 1.335      ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SW[0]'                                                                                                                                                                   ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                  ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -2.775 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_32[15] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.094      ; 5.344      ;
; -2.704 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.086      ; 5.256      ;
; -2.671 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_32[15] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.094      ; 5.240      ;
; -2.668 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_32[14] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.097      ; 5.230      ;
; -2.614 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.195      ; 5.125      ;
; -2.610 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.198      ; 5.130      ;
; -2.600 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.086      ; 5.152      ;
; -2.594 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.198      ; 5.095      ;
; -2.580 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_32[15] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.093      ; 5.148      ;
; -2.564 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_32[14] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.097      ; 5.126      ;
; -2.557 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_32[15] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.086      ; 5.118      ;
; -2.540 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_32[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.096      ; 5.087      ;
; -2.532 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.198      ; 5.125      ;
; -2.531 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_32[15] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.087      ; 5.093      ;
; -2.517 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_32[15] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.087      ; 5.079      ;
; -2.516 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.232      ; 5.068      ;
; -2.515 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_32[15] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.087      ; 5.077      ;
; -2.511 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_32[15] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 2.891      ; 4.877      ;
; -2.510 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.195      ; 5.021      ;
; -2.509 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.085      ; 5.060      ;
; -2.506 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.195      ; 5.097      ;
; -2.506 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.198      ; 5.026      ;
; -2.495 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_32[15] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.082      ; 5.052      ;
; -2.494 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_32[15] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.094      ; 5.063      ;
; -2.493 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.233      ; 5.045      ;
; -2.490 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.198      ; 4.991      ;
; -2.488 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.261      ; 5.076      ;
; -2.483 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_32[15] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.087      ; 5.045      ;
; -2.479 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_32[15] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.087      ; 5.041      ;
; -2.473 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_32[14] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.096      ; 5.034      ;
; -2.467 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_32[15] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.087      ; 5.029      ;
; -2.447 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_32[15] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.087      ; 5.009      ;
; -2.440 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 2.883      ; 4.789      ;
; -2.436 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_32[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.096      ; 4.983      ;
; -2.434 ; VGA_generator:VGA_controller|Vcount[0] ; RAMs_drive:RAM_controller|readDir_32[15] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.087      ; 4.996      ;
; -2.428 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.198      ; 5.021      ;
; -2.419 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.194      ; 4.929      ;
; -2.418 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_32[15] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.094      ; 4.987      ;
; -2.415 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.197      ; 4.934      ;
; -2.412 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.232      ; 4.964      ;
; -2.404 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_32[14] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 2.894      ; 4.763      ;
; -2.402 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.195      ; 4.993      ;
; -2.399 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.197      ; 4.899      ;
; -2.396 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_32[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.096      ; 4.943      ;
; -2.389 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.233      ; 4.941      ;
; -2.384 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.261      ; 4.972      ;
; -2.367 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.095      ; 4.932      ;
; -2.350 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 2.992      ; 4.658      ;
; -2.346 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 2.995      ; 4.663      ;
; -2.345 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_32[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.095      ; 4.891      ;
; -2.337 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.197      ; 4.929      ;
; -2.336 ; VGA_generator:VGA_controller|Vcount[0] ; RAMs_drive:RAM_controller|readDir_32[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.089      ; 4.876      ;
; -2.330 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 2.995      ; 4.628      ;
; -2.329 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.096      ; 4.895      ;
; -2.324 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_32[14] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.089      ; 4.878      ;
; -2.321 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.231      ; 4.872      ;
; -2.313 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.097      ; 4.880      ;
; -2.311 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.194      ; 4.901      ;
; -2.311 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_32[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.096      ; 4.858      ;
; -2.301 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.079      ; 4.846      ;
; -2.300 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_32[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.088      ; 4.839      ;
; -2.298 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.232      ; 4.849      ;
; -2.298 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_32[14] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.090      ; 4.853      ;
; -2.293 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.260      ; 4.880      ;
; -2.284 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_32[14] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.090      ; 4.839      ;
; -2.282 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_32[14] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.090      ; 4.837      ;
; -2.276 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_32[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 2.893      ; 4.620      ;
; -2.276 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_32[14] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.097      ; 4.838      ;
; -2.274 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_32[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.089      ; 4.814      ;
; -2.268 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 2.995      ; 4.658      ;
; -2.268 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_32[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.084      ; 4.803      ;
; -2.263 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.095      ; 4.828      ;
; -2.262 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.109      ; 4.842      ;
; -2.260 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_32[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.089      ; 4.800      ;
; -2.258 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_32[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.089      ; 4.798      ;
; -2.253 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_32[14] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.085      ; 4.803      ;
; -2.252 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.029      ; 4.601      ;
; -2.250 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_32[14] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.090      ; 4.805      ;
; -2.246 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_32[14] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.090      ; 4.801      ;
; -2.242 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.105      ; 4.816      ;
; -2.242 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 2.992      ; 4.630      ;
; -2.237 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_32[15] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 2.891      ; 4.603      ;
; -2.234 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_32[14] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.090      ; 4.789      ;
; -2.233 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.092      ; 4.782      ;
; -2.229 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.030      ; 4.578      ;
; -2.226 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_32[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.089      ; 4.766      ;
; -2.225 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.096      ; 4.791      ;
; -2.224 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.058      ; 4.609      ;
; -2.222 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_32[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.089      ; 4.762      ;
; -2.220 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.092      ; 4.782      ;
; -2.216 ; VGA_generator:VGA_controller|Vcount[0] ; RAMs_drive:RAM_controller|readDir_32[14] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.090      ; 4.771      ;
; -2.214 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_32[14] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.090      ; 4.769      ;
; -2.211 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.188      ; 4.715      ;
; -2.210 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_32[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.089      ; 4.750      ;
; -2.209 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.097      ; 4.776      ;
; -2.207 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.191      ; 4.720      ;
; -2.191 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.191      ; 4.685      ;
; -2.191 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_32[14] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.097      ; 4.753      ;
; -2.190 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_32[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.089      ; 4.730      ;
; -2.186 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_32[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.183      ; 4.777      ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'RAMs_drive:RAM_controller|v_count_write_aux[0]'                                                                                                                                                                             ;
+--------+------------------------------------------------+------------------------------------------------+-----------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                        ; Launch Clock                                        ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------+-----------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -1.080 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[215] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.943      ; 1.677      ;
; -1.072 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[215] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.943      ; 1.669      ;
; -1.007 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[115] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.888      ; 1.775      ;
; -1.006 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[183] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.942      ; 1.679      ;
; -0.999 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[139] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.203      ; 1.836      ;
; -0.998 ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; RAMs_drive:RAM_controller|Parity_register[215] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.718      ; 1.370      ;
; -0.998 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[215] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.943      ; 1.595      ;
; -0.997 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[183] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.942      ; 1.670      ;
; -0.989 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[115] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.888      ; 1.757      ;
; -0.968 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[105] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.069      ; 1.967      ;
; -0.964 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[139] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.203      ; 1.801      ;
; -0.961 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[97]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.067      ; 1.961      ;
; -0.933 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[105] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.069      ; 1.932      ;
; -0.927 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[201] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.059      ; 1.916      ;
; -0.926 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[97]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.067      ; 1.926      ;
; -0.925 ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; RAMs_drive:RAM_controller|Parity_register[115] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.663      ; 1.468      ;
; -0.924 ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; RAMs_drive:RAM_controller|Parity_register[183] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.717      ; 1.372      ;
; -0.923 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[183] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.942      ; 1.596      ;
; -0.920 ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; RAMs_drive:RAM_controller|Parity_register[215] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.943      ; 1.517      ;
; -0.919 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[41]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.017      ; 1.868      ;
; -0.917 ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; RAMs_drive:RAM_controller|Parity_register[139] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.978      ; 1.529      ;
; -0.915 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[115] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.888      ; 1.683      ;
; -0.904 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[51]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.788      ; 1.543      ;
; -0.904 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[139] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.203      ; 1.741      ;
; -0.899 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[129] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.006      ; 1.837      ;
; -0.898 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[215] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.943      ; 1.495      ;
; -0.897 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[51]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.788      ; 1.536      ;
; -0.897 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[211] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.953      ; 1.780      ;
; -0.896 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[201] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.059      ; 1.885      ;
; -0.890 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[147] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.948      ; 1.770      ;
; -0.886 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[219] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.088      ; 1.906      ;
; -0.886 ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; RAMs_drive:RAM_controller|Parity_register[105] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.844      ; 1.660      ;
; -0.884 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[41]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.017      ; 1.833      ;
; -0.883 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[137] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.001      ; 1.876      ;
; -0.881 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[117] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.000      ; 1.762      ;
; -0.879 ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; RAMs_drive:RAM_controller|Parity_register[97]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.842      ; 1.654      ;
; -0.875 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[91]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.056      ; 1.807      ;
; -0.873 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[105] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.069      ; 1.872      ;
; -0.867 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[35]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.841      ; 1.585      ;
; -0.866 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[117] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.000      ; 1.747      ;
; -0.866 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[215] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.943      ; 1.463      ;
; -0.866 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[97]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.067      ; 1.866      ;
; -0.865 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[211] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.953      ; 1.748      ;
; -0.864 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[129] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.006      ; 1.802      ;
; -0.863 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[217] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.106      ; 1.901      ;
; -0.862 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[177] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.101      ; 1.890      ;
; -0.857 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[35]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.841      ; 1.575      ;
; -0.855 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[147] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.948      ; 1.735      ;
; -0.851 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[219] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.088      ; 1.871      ;
; -0.848 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[227] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.759      ; 1.541      ;
; -0.848 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[215] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.943      ; 1.445      ;
; -0.848 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[137] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.001      ; 1.841      ;
; -0.847 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[109] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.261      ; 1.960      ;
; -0.847 ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; RAMs_drive:RAM_controller|Parity_register[115] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.888      ; 1.615      ;
; -0.846 ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; RAMs_drive:RAM_controller|Parity_register[183] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.942      ; 1.519      ;
; -0.845 ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; RAMs_drive:RAM_controller|Parity_register[201] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.834      ; 1.609      ;
; -0.843 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[133] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.065      ; 1.840      ;
; -0.843 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[199] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.061      ; 1.836      ;
; -0.843 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[227] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.759      ; 1.536      ;
; -0.841 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[141] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.141      ; 1.834      ;
; -0.840 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[91]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.056      ; 1.772      ;
; -0.839 ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; RAMs_drive:RAM_controller|Parity_register[139] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.203      ; 1.676      ;
; -0.837 ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; RAMs_drive:RAM_controller|Parity_register[41]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.792      ; 1.561      ;
; -0.832 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[201] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.059      ; 1.821      ;
; -0.831 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[177] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.101      ; 1.859      ;
; -0.830 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[99]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.984      ; 1.807      ;
; -0.828 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[217] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.106      ; 1.866      ;
; -0.825 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[115] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.888      ; 1.593      ;
; -0.824 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[183] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.942      ; 1.497      ;
; -0.824 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[41]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.017      ; 1.773      ;
; -0.823 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[51]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.788      ; 1.462      ;
; -0.822 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[203] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.087      ; 1.840      ;
; -0.822 ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; RAMs_drive:RAM_controller|Parity_register[51]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.563      ; 1.236      ;
; -0.821 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[57]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.028      ; 1.840      ;
; -0.817 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[139] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.203      ; 1.654      ;
; -0.817 ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; RAMs_drive:RAM_controller|Parity_register[129] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.781      ; 1.530      ;
; -0.816 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[99]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.984      ; 1.793      ;
; -0.815 ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; RAMs_drive:RAM_controller|Parity_register[211] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.728      ; 1.473      ;
; -0.814 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[131] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.089      ; 1.835      ;
; -0.813 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[55]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.117      ; 1.804      ;
; -0.813 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[237] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.802      ; 1.542      ;
; -0.812 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[109] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.261      ; 1.925      ;
; -0.808 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[237] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.802      ; 1.537      ;
; -0.808 ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; RAMs_drive:RAM_controller|Parity_register[147] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.723      ; 1.463      ;
; -0.808 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[133] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.065      ; 1.805      ;
; -0.808 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[199] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.061      ; 1.801      ;
; -0.808 ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; RAMs_drive:RAM_controller|Parity_register[105] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.069      ; 1.807      ;
; -0.806 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[141] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.141      ; 1.799      ;
; -0.804 ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; RAMs_drive:RAM_controller|Parity_register[219] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.863      ; 1.599      ;
; -0.804 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[129] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.006      ; 1.742      ;
; -0.803 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[215] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.943      ; 1.400      ;
; -0.802 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[19]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.884      ; 1.619      ;
; -0.802 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[123] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.040      ; 1.774      ;
; -0.802 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[211] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.953      ; 1.685      ;
; -0.801 ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; RAMs_drive:RAM_controller|Parity_register[137] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.776      ; 1.569      ;
; -0.801 ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; RAMs_drive:RAM_controller|Parity_register[97]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.067      ; 1.801      ;
; -0.800 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[167] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.109      ; 1.840      ;
; -0.799 ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; RAMs_drive:RAM_controller|Parity_register[117] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 0.775      ; 1.455      ;
; -0.798 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[163] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.111      ; 1.842      ;
; -0.796 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|Parity_register[9]   ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.500        ; 1.260      ; 2.045      ;
+--------+------------------------------------------------+------------------------------------------------+-----------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SW[0]'                                                                                                                                                                             ;
+--------+------------------------------------------------+-------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                   ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+-------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -2.603 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.432      ; 1.909      ;
; -2.559 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_8[8]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.392      ; 1.913      ;
; -2.554 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.461      ; 1.987      ;
; -2.549 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.395      ; 1.926      ;
; -2.544 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.373      ; 1.909      ;
; -2.512 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_8[10]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.395      ; 1.963      ;
; -2.500 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_8[8]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.333      ; 1.913      ;
; -2.500 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.392      ; 1.972      ;
; -2.495 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.402      ; 1.987      ;
; -2.490 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.336      ; 1.926      ;
; -2.453 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_8[10]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.336      ; 1.963      ;
; -2.441 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.333      ; 1.972      ;
; -2.345 ; VGA_generator:VGA_controller|Vcount[6]         ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.437      ; 2.172      ;
; -2.301 ; VGA_generator:VGA_controller|Vcount[6]         ; RAMs_drive:RAM_controller|readDir_8[8]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.397      ; 2.176      ;
; -2.296 ; VGA_generator:VGA_controller|Vcount[6]         ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.466      ; 2.250      ;
; -2.291 ; VGA_generator:VGA_controller|Vcount[6]         ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.400      ; 2.189      ;
; -2.286 ; VGA_generator:VGA_controller|Vcount[6]         ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.378      ; 2.172      ;
; -2.261 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_8[6]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.431      ; 2.250      ;
; -2.254 ; VGA_generator:VGA_controller|Vcount[6]         ; RAMs_drive:RAM_controller|readDir_8[10]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.400      ; 2.226      ;
; -2.242 ; VGA_generator:VGA_controller|Vcount[6]         ; RAMs_drive:RAM_controller|readDir_8[8]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.338      ; 2.176      ;
; -2.242 ; VGA_generator:VGA_controller|Vcount[6]         ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.397      ; 2.235      ;
; -2.237 ; VGA_generator:VGA_controller|Vcount[6]         ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.407      ; 2.250      ;
; -2.232 ; VGA_generator:VGA_controller|Vcount[6]         ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.341      ; 2.189      ;
; -2.229 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_8[13]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.278      ; 2.129      ;
; -2.202 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_8[6]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.372      ; 2.250      ;
; -2.195 ; VGA_generator:VGA_controller|Vcount[6]         ; RAMs_drive:RAM_controller|readDir_8[10]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.341      ; 2.226      ;
; -2.183 ; VGA_generator:VGA_controller|Vcount[6]         ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.338      ; 2.235      ;
; -2.170 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_8[13]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.219      ; 2.129      ;
; -2.062 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_16[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.985      ; 2.003      ;
; -2.022 ; VGA_generator:VGA_controller|Vcount[5]         ; RAMs_drive:RAM_controller|readDir_16[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.997      ; 2.055      ;
; -2.019 ; VGA_generator:VGA_controller|Vcount[7]         ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.249      ; 2.310      ;
; -2.003 ; VGA_generator:VGA_controller|Vcount[6]         ; RAMs_drive:RAM_controller|readDir_8[6]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.436      ; 2.513      ;
; -1.998 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_16[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.017      ; 2.099      ;
; -1.993 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_16[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.984      ; 2.071      ;
; -1.985 ; VGA_generator:VGA_controller|Hcount[9]         ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.249      ; 2.344      ;
; -1.979 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_16[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.991      ; 2.092      ;
; -1.975 ; VGA_generator:VGA_controller|Vcount[7]         ; RAMs_drive:RAM_controller|readDir_8[8]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.209      ; 2.314      ;
; -1.972 ; VGA_generator:VGA_controller|Hcount[9]         ; RAMs_drive:RAM_controller|readDir_16[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.802      ; 1.910      ;
; -1.971 ; VGA_generator:VGA_controller|Vcount[6]         ; RAMs_drive:RAM_controller|readDir_8[13]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.283      ; 2.392      ;
; -1.970 ; VGA_generator:VGA_controller|Vcount[7]         ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.278      ; 2.388      ;
; -1.965 ; VGA_generator:VGA_controller|Vcount[7]         ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.212      ; 2.327      ;
; -1.964 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_16[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.991      ; 2.107      ;
; -1.964 ; VGA_generator:VGA_controller|Hcount[9]         ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.278      ; 2.394      ;
; -1.963 ; VGA_generator:VGA_controller|Hcount[9]         ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.212      ; 2.329      ;
; -1.960 ; VGA_generator:VGA_controller|Vcount[7]         ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.190      ; 2.310      ;
; -1.958 ; VGA_generator:VGA_controller|Vcount[5]         ; RAMs_drive:RAM_controller|readDir_16[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.029      ; 2.151      ;
; -1.953 ; VGA_generator:VGA_controller|Vcount[5]         ; RAMs_drive:RAM_controller|readDir_16[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.996      ; 2.123      ;
; -1.944 ; VGA_generator:VGA_controller|Vcount[6]         ; RAMs_drive:RAM_controller|readDir_8[6]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.377      ; 2.513      ;
; -1.941 ; VGA_generator:VGA_controller|Hcount[5]         ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.466      ; 2.605      ;
; -1.939 ; VGA_generator:VGA_controller|Vcount[5]         ; RAMs_drive:RAM_controller|readDir_16[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.003      ; 2.144      ;
; -1.928 ; VGA_generator:VGA_controller|Vcount[7]         ; RAMs_drive:RAM_controller|readDir_8[10]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.212      ; 2.364      ;
; -1.926 ; VGA_generator:VGA_controller|Hcount[9]         ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.190      ; 2.344      ;
; -1.926 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_16[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.990      ; 2.144      ;
; -1.926 ; VGA_generator:VGA_controller|Hcount[9]         ; RAMs_drive:RAM_controller|readDir_8[8]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.209      ; 2.363      ;
; -1.924 ; VGA_generator:VGA_controller|Vcount[5]         ; RAMs_drive:RAM_controller|readDir_16[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.003      ; 2.159      ;
; -1.916 ; VGA_generator:VGA_controller|Vcount[7]         ; RAMs_drive:RAM_controller|readDir_8[8]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.150      ; 2.314      ;
; -1.916 ; VGA_generator:VGA_controller|Vcount[7]         ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.209      ; 2.373      ;
; -1.912 ; VGA_generator:VGA_controller|Vcount[6]         ; RAMs_drive:RAM_controller|readDir_8[13]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.224      ; 2.392      ;
; -1.912 ; VGA_generator:VGA_controller|Vcount[8]         ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.432      ; 2.600      ;
; -1.911 ; VGA_generator:VGA_controller|Vcount[7]         ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.219      ; 2.388      ;
; -1.910 ; VGA_generator:VGA_controller|Hcount[9]         ; RAMs_drive:RAM_controller|readDir_16[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.834      ; 2.004      ;
; -1.906 ; VGA_generator:VGA_controller|Vcount[7]         ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.153      ; 2.327      ;
; -1.905 ; VGA_generator:VGA_controller|Hcount[9]         ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.219      ; 2.394      ;
; -1.904 ; VGA_generator:VGA_controller|Hcount[9]         ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.153      ; 2.329      ;
; -1.903 ; VGA_generator:VGA_controller|Hcount[9]         ; RAMs_drive:RAM_controller|readDir_16[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.801      ; 1.978      ;
; -1.899 ; VGA_generator:VGA_controller|Hcount[9]         ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.209      ; 2.390      ;
; -1.893 ; VGA_generator:VGA_controller|Hcount[9]         ; RAMs_drive:RAM_controller|readDir_8[10]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.212      ; 2.399      ;
; -1.889 ; VGA_generator:VGA_controller|Hcount[9]         ; RAMs_drive:RAM_controller|readDir_16[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.808      ; 1.999      ;
; -1.886 ; VGA_generator:VGA_controller|Vcount[5]         ; RAMs_drive:RAM_controller|readDir_16[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.002      ; 2.196      ;
; -1.882 ; VGA_generator:VGA_controller|Hcount[5]         ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.407      ; 2.605      ;
; -1.878 ; VGA_generator:VGA_controller|Hcount[5]         ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.400      ; 2.602      ;
; -1.871 ; VGA_generator:VGA_controller|Hcount[9]         ; RAMs_drive:RAM_controller|readDir_16[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.808      ; 2.017      ;
; -1.869 ; VGA_generator:VGA_controller|Vcount[7]         ; RAMs_drive:RAM_controller|readDir_8[10]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.153      ; 2.364      ;
; -1.868 ; VGA_generator:VGA_controller|Vcount[8]         ; RAMs_drive:RAM_controller|readDir_8[8]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.392      ; 2.604      ;
; -1.867 ; VGA_generator:VGA_controller|Hcount[9]         ; RAMs_drive:RAM_controller|readDir_8[8]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.150      ; 2.363      ;
; -1.865 ; VGA_generator:VGA_controller|Hcount[5]         ; RAMs_drive:RAM_controller|readDir_8[8]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.397      ; 2.612      ;
; -1.864 ; VGA_generator:VGA_controller|Hcount[5]         ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.437      ; 2.653      ;
; -1.863 ; VGA_generator:VGA_controller|Vcount[8]         ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.461      ; 2.678      ;
; -1.858 ; VGA_generator:VGA_controller|Vcount[8]         ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.395      ; 2.617      ;
; -1.857 ; VGA_generator:VGA_controller|Vcount[7]         ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.150      ; 2.373      ;
; -1.853 ; VGA_generator:VGA_controller|Vcount[8]         ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.373      ; 2.600      ;
; -1.849 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|writeDir_16[11] ; RAMs_drive:RAM_controller|v_count_write_aux[0]    ; SW[0]       ; 0.000        ; 4.120      ; 2.396      ;
; -1.843 ; VGA_generator:VGA_controller|Hcount[5]         ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.397      ; 2.634      ;
; -1.841 ; VGA_generator:VGA_controller|Hcount[5]         ; RAMs_drive:RAM_controller|readDir_8[10]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.400      ; 2.639      ;
; -1.840 ; VGA_generator:VGA_controller|Hcount[9]         ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.150      ; 2.390      ;
; -1.836 ; VGA_generator:VGA_controller|Hcount[9]         ; RAMs_drive:RAM_controller|readDir_16[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.807      ; 2.051      ;
; -1.834 ; VGA_generator:VGA_controller|Hcount[9]         ; RAMs_drive:RAM_controller|readDir_8[10]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.153      ; 2.399      ;
; -1.825 ; VGA_generator:VGA_controller|Hcount[0]         ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.437      ; 2.692      ;
; -1.822 ; VGA_generator:VGA_controller|Vcount[5]         ; RAMs_drive:RAM_controller|readDir_8[10]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.407      ; 2.665      ;
; -1.821 ; VGA_generator:VGA_controller|Vcount[8]         ; RAMs_drive:RAM_controller|readDir_8[10]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.395      ; 2.654      ;
; -1.820 ; VGA_generator:VGA_controller|Vcount[9]         ; RAMs_drive:RAM_controller|readDir_16[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.990      ; 2.250      ;
; -1.819 ; VGA_generator:VGA_controller|Hcount[5]         ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.341      ; 2.602      ;
; -1.818 ; VGA_generator:VGA_controller|Hcount[1]         ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.437      ; 2.699      ;
; -1.809 ; VGA_generator:VGA_controller|Vcount[8]         ; RAMs_drive:RAM_controller|readDir_8[8]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.333      ; 2.604      ;
; -1.809 ; VGA_generator:VGA_controller|Vcount[8]         ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.392      ; 2.663      ;
; -1.806 ; VGA_generator:VGA_controller|Hcount[5]         ; RAMs_drive:RAM_controller|readDir_8[8]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.338      ; 2.612      ;
; -1.805 ; VGA_generator:VGA_controller|Hcount[5]         ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.378      ; 2.653      ;
; -1.804 ; VGA_generator:VGA_controller|Vcount[8]         ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.402      ; 2.678      ;
; -1.804 ; VGA_generator:VGA_controller|Hcount[0]         ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.466      ; 2.742      ;
; -1.803 ; VGA_generator:VGA_controller|Hcount[0]         ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.400      ; 2.677      ;
+--------+------------------------------------------------+-------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'RAMs_drive:RAM_controller|v_count_write_aux[0]'                                                                                                                                                                              ;
+--------+------------------------------------------------+------------------------------------------------+-----------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                        ; Launch Clock                                        ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------+-----------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.126 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[146] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.642      ; 1.576      ;
; -0.101 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[66]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.516      ; 1.475      ;
; -0.091 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[146] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.642      ; 1.611      ;
; -0.085 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[146] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.642      ; 1.617      ;
; -0.083 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[12]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.538      ; 1.515      ;
; -0.082 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[162] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.463      ; 1.441      ;
; -0.072 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[226] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.321      ; 1.309      ;
; -0.066 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[66]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.516      ; 1.510      ;
; -0.060 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[66]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.516      ; 1.516      ;
; -0.055 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[146] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.642      ; 1.647      ;
; -0.053 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[208] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.386      ; 1.393      ;
; -0.052 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[114] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.656      ; 1.664      ;
; -0.052 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[146] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.642      ; 1.650      ;
; -0.051 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[50]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.443      ; 1.452      ;
; -0.048 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[12]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.538      ; 1.550      ;
; -0.047 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[162] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.463      ; 1.476      ;
; -0.043 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[78]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.457      ; 1.474      ;
; -0.042 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[12]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.538      ; 1.556      ;
; -0.042 ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; RAMs_drive:RAM_controller|Parity_register[146] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.642      ; 1.660      ;
; -0.041 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[162] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.463      ; 1.482      ;
; -0.037 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[226] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.321      ; 1.344      ;
; -0.036 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[222] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.499      ; 1.523      ;
; -0.033 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[146] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.642      ; 1.669      ;
; -0.032 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[94]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.495      ; 1.523      ;
; -0.031 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[226] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.321      ; 1.350      ;
; -0.030 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[66]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.516      ; 1.546      ;
; -0.027 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[66]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.516      ; 1.549      ;
; -0.018 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[86]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.525      ; 1.567      ;
; -0.018 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[208] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.386      ; 1.428      ;
; -0.017 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[114] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.656      ; 1.699      ;
; -0.017 ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; RAMs_drive:RAM_controller|Parity_register[66]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.516      ; 1.559      ;
; -0.016 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[50]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.443      ; 1.487      ;
; -0.014 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[30]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.317      ; 1.363      ;
; -0.012 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[32]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.419      ; 1.467      ;
; -0.012 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[12]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.538      ; 1.586      ;
; -0.012 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[208] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.386      ; 1.434      ;
; -0.011 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[162] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.463      ; 1.512      ;
; -0.011 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[114] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.656      ; 1.705      ;
; -0.010 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[50]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.443      ; 1.493      ;
; -0.009 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[12]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.538      ; 1.589      ;
; -0.008 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[78]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.457      ; 1.509      ;
; -0.008 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[66]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.516      ; 1.568      ;
; -0.008 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[162] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.463      ; 1.515      ;
; -0.002 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[78]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.457      ; 1.515      ;
; -0.001 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[226] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.321      ; 1.380      ;
; -0.001 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[222] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.499      ; 1.558      ;
; 0.001  ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; RAMs_drive:RAM_controller|Parity_register[12]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.538      ; 1.599      ;
; 0.002  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[20]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.261      ; 1.323      ;
; 0.002  ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; RAMs_drive:RAM_controller|Parity_register[162] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.463      ; 1.525      ;
; 0.002  ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[226] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.321      ; 1.383      ;
; 0.003  ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[94]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.495      ; 1.558      ;
; 0.005  ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[222] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.499      ; 1.564      ;
; 0.006  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[6]   ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.590      ; 1.656      ;
; 0.006  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[81]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 1.796      ; 1.362      ;
; 0.009  ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[94]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.495      ; 1.564      ;
; 0.010  ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[12]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.538      ; 1.608      ;
; 0.011  ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[162] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.463      ; 1.534      ;
; 0.012  ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; RAMs_drive:RAM_controller|Parity_register[226] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.321      ; 1.393      ;
; 0.013  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[158] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.413      ; 1.486      ;
; 0.015  ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; RAMs_drive:RAM_controller|Parity_register[146] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.426      ; 1.501      ;
; 0.016  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[44]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.162      ; 1.238      ;
; 0.017  ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[86]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.525      ; 1.602      ;
; 0.018  ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[208] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.386      ; 1.464      ;
; 0.019  ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[114] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.656      ; 1.735      ;
; 0.020  ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[50]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.443      ; 1.523      ;
; 0.021  ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[30]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.317      ; 1.398      ;
; 0.021  ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[226] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.321      ; 1.402      ;
; 0.021  ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[208] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.386      ; 1.467      ;
; 0.022  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[68]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.417      ; 1.499      ;
; 0.022  ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[114] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.656      ; 1.738      ;
; 0.023  ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[86]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.525      ; 1.608      ;
; 0.023  ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[32]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.419      ; 1.502      ;
; 0.023  ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[50]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.443      ; 1.526      ;
; 0.027  ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[30]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.317      ; 1.404      ;
; 0.028  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[70]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.361      ; 1.449      ;
; 0.028  ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[78]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.457      ; 1.545      ;
; 0.029  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[198] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.216      ; 1.305      ;
; 0.029  ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[32]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.419      ; 1.508      ;
; 0.031  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[132] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.347      ; 1.438      ;
; 0.031  ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; RAMs_drive:RAM_controller|Parity_register[208] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.386      ; 1.477      ;
; 0.031  ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[78]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.457      ; 1.548      ;
; 0.032  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[16]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.361      ; 1.453      ;
; 0.032  ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; RAMs_drive:RAM_controller|Parity_register[114] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.656      ; 1.748      ;
; 0.033  ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; RAMs_drive:RAM_controller|Parity_register[50]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.443      ; 1.536      ;
; 0.035  ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[222] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.499      ; 1.594      ;
; 0.037  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[232] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.202      ; 1.299      ;
; 0.037  ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[20]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.261      ; 1.358      ;
; 0.038  ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[222] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.499      ; 1.597      ;
; 0.039  ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|Parity_register[94]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.495      ; 1.594      ;
; 0.040  ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; RAMs_drive:RAM_controller|Parity_register[66]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.300      ; 1.400      ;
; 0.040  ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[208] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.386      ; 1.486      ;
; 0.041  ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[6]   ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.590      ; 1.691      ;
; 0.041  ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[114] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.656      ; 1.757      ;
; 0.041  ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; RAMs_drive:RAM_controller|Parity_register[78]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.457      ; 1.558      ;
; 0.041  ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|Parity_register[81]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; -0.500       ; 1.796      ; 1.397      ;
; 0.042  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[62]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.416      ; 1.518      ;
; 0.042  ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|Parity_register[50]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.443      ; 1.545      ;
; 0.042  ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|Parity_register[94]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.495      ; 1.597      ;
; 0.043  ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|Parity_register[20]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.261      ; 1.364      ;
; 0.044  ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|Parity_register[184] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; 0.000        ; 1.367      ; 1.471      ;
+--------+------------------------------------------------+------------------------------------------------+-----------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                             ;
+-------+------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.054 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 0.808      ;
; 0.064 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 0.818      ;
; 0.066 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 0.820      ;
; 0.107 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.700      ; 1.086      ;
; 0.176 ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.195 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 0.949      ;
; 0.203 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 0.957      ;
; 0.219 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 0.973      ;
; 0.322 ; RAMs_drive:RAM_controller|h_count_write_aux[0] ; RAMs_drive:RAM_controller|h_count_write_aux[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.443      ;
; 0.331 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.085      ;
; 0.363 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.117      ;
; 0.414 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.168      ;
; 0.483 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.605      ;
; 0.536 ; RAMs_drive:RAM_controller|h_count_write_aux[4] ; RAMs_drive:RAM_controller|h_count_write_aux[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.657      ;
; 0.539 ; RAMs_drive:RAM_controller|h_count_write_aux[1] ; RAMs_drive:RAM_controller|h_count_write_aux[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.660      ;
; 0.576 ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.263      ; 0.923      ;
; 0.585 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.475      ; 0.839      ;
; 0.619 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.263      ; 0.966      ;
; 0.619 ; RAMs_drive:RAM_controller|h_count_write_aux[5] ; RAMs_drive:RAM_controller|h_count_write_aux[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.740      ;
; 0.620 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.742      ;
; 0.627 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.263      ; 0.974      ;
; 0.631 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.753      ;
; 0.632 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.263      ; 0.979      ;
; 0.633 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.700      ; 1.112      ;
; 0.641 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.763      ;
; 0.650 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.475      ; 0.904      ;
; 0.652 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.475      ; 0.906      ;
; 0.660 ; RAMs_drive:RAM_controller|h_count_write_aux[4] ; RAMs_drive:RAM_controller|h_count_write_aux[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.262      ; 1.006      ;
; 0.661 ; RAMs_drive:RAM_controller|h_count_write_aux[5] ; RAMs_drive:RAM_controller|h_count_write_aux[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.262      ; 1.007      ;
; 0.666 ; RAMs_drive:RAM_controller|h_count_write_aux[2] ; RAMs_drive:RAM_controller|h_count_write_aux[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.787      ;
; 0.684 ; RAMs_drive:RAM_controller|h_count_write_aux[3] ; RAMs_drive:RAM_controller|h_count_write_aux[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.805      ;
; 0.691 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.263      ; 1.038      ;
; 0.699 ; RAMs_drive:RAM_controller|h_count_write_aux[0] ; RAMs_drive:RAM_controller|h_count_write_aux[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.820      ;
; 0.705 ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.827      ;
; 0.705 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.827      ;
; 0.707 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.829      ;
; 0.713 ; RAMs_drive:RAM_controller|h_count_write_aux[3] ; RAMs_drive:RAM_controller|h_count_write_aux[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.262      ; 1.059      ;
; 0.715 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.837      ;
; 0.728 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.850      ;
; 0.729 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.475      ; 0.983      ;
; 0.745 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.475      ; 0.999      ;
; 0.746 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.263      ; 1.093      ;
; 0.751 ; RAMs_drive:RAM_controller|h_count_write_aux[1] ; RAMs_drive:RAM_controller|h_count_write_aux[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.872      ;
; 0.754 ; RAMs_drive:RAM_controller|h_count_write_aux[1] ; RAMs_drive:RAM_controller|h_count_write_aux[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.875      ;
; 0.758 ; RAMs_drive:RAM_controller|h_count_write_aux[2] ; RAMs_drive:RAM_controller|h_count_write_aux[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.879      ;
; 0.763 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.885      ;
; 0.764 ; RAMs_drive:RAM_controller|h_count_write_aux[4] ; RAMs_drive:RAM_controller|h_count_write_aux[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.885      ;
; 0.765 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.887      ;
; 0.765 ; RAMs_drive:RAM_controller|h_count_write_aux[0] ; RAMs_drive:RAM_controller|h_count_write_aux[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.886      ;
; 0.768 ; RAMs_drive:RAM_controller|h_count_write_aux[0] ; RAMs_drive:RAM_controller|h_count_write_aux[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.889      ;
; 0.769 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.263      ; 1.116      ;
; 0.772 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.894      ;
; 0.779 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.901      ;
; 0.780 ; RAMs_drive:RAM_controller|h_count_write_aux[1] ; RAMs_drive:RAM_controller|h_count_write_aux[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.262      ; 1.126      ;
; 0.781 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.475      ; 1.035      ;
; 0.787 ; RAMs_drive:RAM_controller|h_count_write_aux[2] ; RAMs_drive:RAM_controller|h_count_write_aux[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.262      ; 1.133      ;
; 0.793 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.915      ;
; 0.794 ; RAMs_drive:RAM_controller|h_count_write_aux[0] ; RAMs_drive:RAM_controller|h_count_write_aux[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.262      ; 1.140      ;
; 0.806 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.263      ; 1.153      ;
; 0.814 ; RAMs_drive:RAM_controller|h_count_write_aux[5] ; RAMs_drive:RAM_controller|h_count_write_aux[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.262      ; 1.160      ;
; 0.817 ; RAMs_drive:RAM_controller|h_count_write_aux[3] ; RAMs_drive:RAM_controller|h_count_write_aux[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.938      ;
; 0.833 ; RAMs_drive:RAM_controller|h_count_write_aux[4] ; RAMs_drive:RAM_controller|h_count_write_aux[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.262      ; 1.179      ;
; 0.834 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.956      ;
; 0.834 ; RAMs_drive:RAM_controller|h_count_write_aux[5] ; RAMs_drive:RAM_controller|h_count_write_aux[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.262      ; 1.180      ;
; 0.842 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.964      ;
; 0.843 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.965      ;
; 0.851 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.973      ;
; 0.856 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.978      ;
; 0.856 ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.978      ;
; 0.857 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.979      ;
; 0.865 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.987      ;
; 0.884 ; RAMs_drive:RAM_controller|h_count_write_aux[1] ; RAMs_drive:RAM_controller|h_count_write_aux[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.005      ;
; 0.886 ; RAMs_drive:RAM_controller|h_count_write_aux[3] ; RAMs_drive:RAM_controller|h_count_write_aux[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.262      ; 1.232      ;
; 0.889 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.475      ; 1.143      ;
; 0.891 ; RAMs_drive:RAM_controller|h_count_write_aux[2] ; RAMs_drive:RAM_controller|h_count_write_aux[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.012      ;
; 0.894 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.016      ;
; 0.898 ; RAMs_drive:RAM_controller|h_count_write_aux[0] ; RAMs_drive:RAM_controller|h_count_write_aux[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.019      ;
; 0.902 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.024      ;
; 0.915 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.037      ;
; 0.917 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.475      ; 1.171      ;
; 0.926 ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.048      ;
; 0.934 ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.056      ;
; 0.940 ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.475      ; 1.194      ;
; 0.953 ; RAMs_drive:RAM_controller|h_count_write_aux[1] ; RAMs_drive:RAM_controller|h_count_write_aux[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.262      ; 1.299      ;
; 0.960 ; RAMs_drive:RAM_controller|h_count_write_aux[2] ; RAMs_drive:RAM_controller|h_count_write_aux[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.262      ; 1.306      ;
; 0.967 ; RAMs_drive:RAM_controller|h_count_write_aux[0] ; RAMs_drive:RAM_controller|h_count_write_aux[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.262      ; 1.313      ;
; 0.970 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.092      ;
; 0.979 ; RAMs_drive:RAM_controller|h_count_write_aux[6] ; RAMs_drive:RAM_controller|h_count_write_aux[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.109      ;
; 0.993 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.115      ;
; 0.998 ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.120      ;
; 1.003 ; RAMs_drive:RAM_controller|h_count_write_aux[2] ; RAMs_drive:RAM_controller|h_count_write_aux[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.262      ; 1.349      ;
; 1.005 ; RAMs_drive:RAM_controller|h_count_write_aux[3] ; RAMs_drive:RAM_controller|h_count_write_aux[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.126      ;
; 1.016 ; RAMs_drive:RAM_controller|h_count_write_aux[8] ; RAMs_drive:RAM_controller|h_count_write_aux[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.146      ;
; 1.025 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.147      ;
; 1.030 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.152      ;
; 1.031 ; RAMs_drive:RAM_controller|h_count_write_aux[5] ; RAMs_drive:RAM_controller|h_count_write_aux[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.262      ; 1.377      ;
; 1.053 ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.175      ;
; 1.059 ; RAMs_drive:RAM_controller|h_count_write_aux[1] ; RAMs_drive:RAM_controller|h_count_write_aux[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.262      ; 1.405      ;
; 1.062 ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.184      ;
; 1.076 ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.198      ;
+-------+------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.179 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.311 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.314 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.434      ;
; 0.316 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.325 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.445      ;
; 0.365 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.485      ;
; 0.373 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|Hcount[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.492      ;
; 0.374 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|Hcount[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.688      ;
; 0.383 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.503      ;
; 0.390 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|Hcount[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.704      ;
; 0.404 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.523      ;
; 0.441 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.560      ;
; 0.456 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.463 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.583      ;
; 0.469 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.472 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.474 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.594      ;
; 0.477 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.597      ;
; 0.477 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.597      ;
; 0.497 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|Hcount[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.616      ;
; 0.510 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.823      ;
; 0.511 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.824      ;
; 0.512 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.639      ;
; 0.512 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.825      ;
; 0.516 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.829      ;
; 0.519 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.638      ;
; 0.519 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.639      ;
; 0.524 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.529 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.649      ;
; 0.532 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.652      ;
; 0.538 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.658      ;
; 0.540 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.660      ;
; 0.540 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.660      ;
; 0.543 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.663      ;
; 0.552 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.679      ;
; 0.553 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.680      ;
; 0.554 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.150     ; 0.488      ;
; 0.554 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|Hcount[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.672      ;
; 0.572 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.699      ;
; 0.577 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|Hcount[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.695      ;
; 0.582 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|Hcount[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.700      ;
; 0.582 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.702      ;
; 0.586 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.706      ;
; 0.592 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.712      ;
; 0.595 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.715      ;
; 0.598 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.718      ;
; 0.601 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.721      ;
; 0.609 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.729      ;
; 0.625 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.150     ; 0.559      ;
; 0.626 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.177     ; 0.533      ;
; 0.649 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|Hcount[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.767      ;
; 0.654 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.150     ; 0.588      ;
; 0.661 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.788      ;
; 0.664 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.784      ;
; 0.666 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.792      ;
; 0.672 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.792      ;
; 0.673 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.800      ;
; 0.678 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.804      ;
; 0.686 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.806      ;
; 0.706 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 0.807      ;
; 0.707 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 0.808      ;
; 0.708 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 0.809      ;
; 0.710 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.837      ;
; 0.711 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.838      ;
; 0.712 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 0.813      ;
; 0.713 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.841      ;
; 0.727 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.847      ;
; 0.728 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.848      ;
; 0.732 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.858      ;
; 0.732 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.858      ;
; 0.736 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.856      ;
; 0.741 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.867      ;
; 0.744 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.870      ;
; 0.744 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.870      ;
; 0.745 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.865      ;
; 0.749 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.869      ;
; 0.753 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.879      ;
; 0.754 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.881      ;
; 0.757 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.877      ;
; 0.765 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.892      ;
; 0.770 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.897      ;
; 0.777 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.904      ;
; 0.779 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.906      ;
; 0.780 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.907      ;
; 0.781 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.909      ;
; 0.782 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|Vcount[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.173     ; 0.693      ;
; 0.782 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.910      ;
; 0.782 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.910      ;
; 0.784 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.097      ;
; 0.785 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.098      ;
; 0.785 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.098      ;
; 0.785 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.913      ;
; 0.788 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.101      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                       ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -2.057 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.078     ; 1.907      ;
; -2.057 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.078     ; 1.907      ;
; -2.026 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.078     ; 1.876      ;
; -2.026 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.078     ; 1.876      ;
; -2.026 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.078     ; 1.876      ;
; -2.024 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.071     ; 1.881      ;
; -2.024 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.071     ; 1.881      ;
; -1.915 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.071     ; 1.772      ;
; -1.915 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.071     ; 1.772      ;
; -1.904 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.066     ; 1.766      ;
; -1.904 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.066     ; 1.766      ;
; -1.880 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.121      ; 1.929      ;
; -1.880 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.121      ; 1.929      ;
; -1.880 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.121      ; 1.929      ;
; -1.880 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.121      ; 1.929      ;
; -1.880 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.121      ; 1.929      ;
; -1.880 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.121      ; 1.929      ;
; -1.873 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.071     ; 1.730      ;
; -1.873 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.071     ; 1.730      ;
; -1.873 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.071     ; 1.730      ;
; -1.873 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.071     ; 1.730      ;
; -1.873 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.071     ; 1.730      ;
; -1.873 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.071     ; 1.730      ;
; -1.870 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.070     ; 1.728      ;
; -1.870 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.070     ; 1.728      ;
; -1.868 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.121      ; 1.917      ;
; -1.868 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.121      ; 1.917      ;
; -1.868 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.121      ; 1.917      ;
; -1.868 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.121      ; 1.917      ;
; -1.868 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.121      ; 1.917      ;
; -1.868 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.121      ; 1.917      ;
; -1.836 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.117      ; 1.881      ;
; -1.763 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.070     ; 1.621      ;
; -1.763 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.070     ; 1.621      ;
; -1.763 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.070     ; 1.621      ;
; -1.763 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.070     ; 1.621      ;
; -1.763 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.070     ; 1.621      ;
; -1.763 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.070     ; 1.621      ;
; -1.763 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.070     ; 1.621      ;
; -1.763 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.070     ; 1.621      ;
; -1.763 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.070     ; 1.621      ;
; -1.763 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.070     ; 1.621      ;
; -1.685 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.115      ; 1.728      ;
; -1.685 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.115      ; 1.728      ;
; -1.685 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.115      ; 1.728      ;
; -1.685 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.115      ; 1.728      ;
; -1.685 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.117      ; 1.730      ;
; -1.685 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.117      ; 1.730      ;
; -1.594 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.116      ; 1.638      ;
; -1.594 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.116      ; 1.638      ;
; -1.594 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.116      ; 1.638      ;
; -1.594 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.116      ; 1.638      ;
; -1.593 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.078     ; 1.443      ;
; -1.589 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.078     ; 1.439      ;
; -1.578 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.078     ; 1.428      ;
; -1.578 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.078     ; 1.428      ;
; -1.578 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.078     ; 1.428      ;
; -1.569 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.071     ; 1.426      ;
; -1.569 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.071     ; 1.426      ;
; -1.568 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.142      ; 1.638      ;
; -1.568 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.142      ; 1.638      ;
; -1.475 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.071     ; 1.332      ;
; -1.475 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.071     ; 1.332      ;
; -1.471 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.066     ; 1.333      ;
; -1.471 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.066     ; 1.333      ;
; -1.454 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.071     ; 1.311      ;
; -1.454 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.071     ; 1.311      ;
; -1.454 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.071     ; 1.311      ;
; -1.454 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.071     ; 1.311      ;
; -1.454 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.071     ; 1.311      ;
; -1.454 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.071     ; 1.311      ;
; -1.452 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.070     ; 1.310      ;
; -1.452 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.070     ; 1.310      ;
; -1.411 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.121      ; 1.460      ;
; -1.411 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.121      ; 1.460      ;
; -1.411 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.121      ; 1.460      ;
; -1.411 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.121      ; 1.460      ;
; -1.411 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.121      ; 1.460      ;
; -1.411 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.121      ; 1.460      ;
; -1.402 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.121      ; 1.451      ;
; -1.402 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.121      ; 1.451      ;
; -1.402 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.121      ; 1.451      ;
; -1.402 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.121      ; 1.451      ;
; -1.402 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.121      ; 1.451      ;
; -1.402 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.121      ; 1.451      ;
; -1.381 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.117      ; 1.426      ;
; -1.351 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.070     ; 1.209      ;
; -1.351 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.070     ; 1.209      ;
; -1.351 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.070     ; 1.209      ;
; -1.351 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.070     ; 1.209      ;
; -1.351 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.070     ; 1.209      ;
; -1.351 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.070     ; 1.209      ;
; -1.351 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.070     ; 1.209      ;
; -1.351 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.070     ; 1.209      ;
; -1.351 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.070     ; 1.209      ;
; -1.351 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.070     ; 1.209      ;
; -1.267 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.115      ; 1.310      ;
; -1.267 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.115      ; 1.310      ;
; -1.267 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.115      ; 1.310      ;
; -1.267 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.115      ; 1.310      ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                                                              ;
+--------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                        ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -1.477 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.221      ; 2.125      ;
; -1.477 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.221      ; 2.125      ;
; -1.477 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.221      ; 2.125      ;
; -1.477 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.221      ; 2.125      ;
; -1.477 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.221      ; 2.125      ;
; -1.477 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.221      ; 2.125      ;
; -1.477 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.221      ; 2.125      ;
; -1.464 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.221      ; 2.112      ;
; -1.464 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.221      ; 2.112      ;
; -1.264 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.207      ; 1.898      ;
; -1.264 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.207      ; 1.898      ;
; -1.264 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.207      ; 1.898      ;
; -1.264 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.207      ; 1.898      ;
; -1.264 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.207      ; 1.898      ;
; -1.264 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.207      ; 1.898      ;
; -1.261 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.437      ; 2.125      ;
; -1.054 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.423      ; 1.904      ;
; -1.054 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.423      ; 1.904      ;
; -1.054 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.423      ; 1.904      ;
; -1.054 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.423      ; 1.904      ;
; -0.476 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.221      ; 1.624      ;
; -0.476 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.221      ; 1.624      ;
; -0.476 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.221      ; 1.624      ;
; -0.476 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.221      ; 1.624      ;
; -0.476 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.221      ; 1.624      ;
; -0.476 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.221      ; 1.624      ;
; -0.476 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.221      ; 1.624      ;
; -0.468 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.221      ; 1.616      ;
; -0.468 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.221      ; 1.616      ;
; -0.314 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.207      ; 1.448      ;
; -0.314 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.207      ; 1.448      ;
; -0.314 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.207      ; 1.448      ;
; -0.314 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.207      ; 1.448      ;
; -0.314 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.207      ; 1.448      ;
; -0.314 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.207      ; 1.448      ;
; -0.260 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.437      ; 1.624      ;
; -0.109 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.423      ; 1.459      ;
; -0.109 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.423      ; 1.459      ;
; -0.109 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.423      ; 1.459      ;
; -0.109 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.423      ; 1.459      ;
+--------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'SW[0]'                                                                                                                                                               ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.188 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.074      ; 2.728      ;
; -0.169 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.078      ; 2.713      ;
; -0.147 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.186      ; 2.636      ;
; -0.143 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.079      ; 2.688      ;
; -0.138 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.183      ; 2.637      ;
; -0.132 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.190      ; 2.625      ;
; -0.129 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.079      ; 2.674      ;
; -0.127 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.186      ; 2.635      ;
; -0.127 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.079      ; 2.672      ;
; -0.122 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.187      ; 2.625      ;
; -0.110 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.190      ; 2.622      ;
; -0.109 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.086      ; 2.661      ;
; -0.106 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.191      ; 2.600      ;
; -0.100 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.220      ; 2.640      ;
; -0.100 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.085      ; 2.655      ;
; -0.098 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.083      ; 2.651      ;
; -0.096 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.084      ; 2.650      ;
; -0.096 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.188      ; 2.600      ;
; -0.095 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.079      ; 2.640      ;
; -0.094 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.221      ; 2.634      ;
; -0.092 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.191      ; 2.586      ;
; -0.091 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.079      ; 2.636      ;
; -0.090 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.191      ; 2.584      ;
; -0.090 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 2.883      ; 2.439      ;
; -0.088 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.224      ; 2.632      ;
; -0.084 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.191      ; 2.597      ;
; -0.082 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.188      ; 2.586      ;
; -0.080 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.188      ; 2.584      ;
; -0.079 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.079      ; 2.624      ;
; -0.078 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.225      ; 2.622      ;
; -0.070 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.191      ; 2.583      ;
; -0.068 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.198      ; 2.569      ;
; -0.068 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.191      ; 2.581      ;
; -0.065 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.080      ; 2.602      ;
; -0.062 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.225      ; 2.607      ;
; -0.060 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.183      ; 2.639      ;
; -0.060 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.089      ; 2.619      ;
; -0.059 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.249      ; 2.635      ;
; -0.059 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.079      ; 2.604      ;
; -0.059 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.195      ; 2.570      ;
; -0.058 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.191      ; 2.552      ;
; -0.057 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.087      ; 2.614      ;
; -0.056 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.088      ; 2.614      ;
; -0.054 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.186      ; 2.635      ;
; -0.054 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.191      ; 2.548      ;
; -0.053 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 2.995      ; 2.351      ;
; -0.052 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.080      ; 2.602      ;
; -0.052 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.226      ; 2.597      ;
; -0.049 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.187      ; 2.632      ;
; -0.048 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.198      ; 2.568      ;
; -0.048 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.188      ; 2.552      ;
; -0.048 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.225      ; 2.593      ;
; -0.046 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.225      ; 2.591      ;
; -0.044 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.188      ; 2.548      ;
; -0.043 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.253      ; 2.623      ;
; -0.043 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 2.992      ; 2.351      ;
; -0.042 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.191      ; 2.536      ;
; -0.040 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.190      ; 2.625      ;
; -0.038 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.226      ; 2.583      ;
; -0.036 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.191      ; 2.549      ;
; -0.036 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.226      ; 2.581      ;
; -0.034 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.090      ; 2.594      ;
; -0.032 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.188      ; 2.536      ;
; -0.032 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.191      ; 2.545      ;
; -0.031 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 2.995      ; 2.348      ;
; -0.031 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.088      ; 2.589      ;
; -0.030 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.089      ; 2.589      ;
; -0.023 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.188      ; 2.607      ;
; -0.022 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.191      ; 2.516      ;
; -0.021 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.232      ; 2.573      ;
; -0.021 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.097      ; 2.588      ;
; -0.020 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.191      ; 2.533      ;
; -0.020 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.090      ; 2.580      ;
; -0.019 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.095      ; 2.584      ;
; -0.018 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.084      ; 2.559      ;
; -0.018 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.090      ; 2.578      ;
; -0.017 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.085      ; 2.568      ;
; -0.017 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.096      ; 2.583      ;
; -0.017 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.088      ; 2.575      ;
; -0.017 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.254      ; 2.598      ;
; -0.016 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.089      ; 2.575      ;
; -0.015 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.233      ; 2.567      ;
; -0.015 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.088      ; 2.573      ;
; -0.014 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.225      ; 2.559      ;
; -0.014 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.089      ; 2.573      ;
; -0.014 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.191      ; 2.600      ;
; -0.012 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.188      ; 2.516      ;
; -0.010 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.225      ; 2.555      ;
; -0.009 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.188      ; 2.593      ;
; -0.009 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.029      ; 2.358      ;
; -0.007 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.188      ; 2.591      ;
; -0.005 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.084      ; 2.559      ;
; -0.004 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.226      ; 2.549      ;
; -0.003 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.254      ; 2.584      ;
; -0.001 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.254      ; 2.582      ;
; 0.000  ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.191      ; 2.513      ;
; 0.000  ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.226      ; 2.545      ;
; 0.000  ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.191      ; 2.586      ;
; 0.001  ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.030      ; 2.348      ;
; 0.002  ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.225      ; 2.543      ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'SW[0]'                                                                                                                                                                ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -3.250 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.278      ; 1.108      ;
; -3.239 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.461      ; 1.302      ;
; -3.222 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.249      ; 1.107      ;
; -3.216 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.248      ; 1.112      ;
; -3.211 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.432      ; 1.301      ;
; -3.202 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.431      ; 1.309      ;
; -3.191 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.219      ; 1.108      ;
; -3.185 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.213      ; 1.108      ;
; -3.184 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.212      ; 1.108      ;
; -3.184 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.212      ; 1.108      ;
; -3.180 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.402      ; 1.302      ;
; -3.179 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.209      ; 1.110      ;
; -3.178 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.209      ; 1.111      ;
; -3.174 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.395      ; 1.301      ;
; -3.172 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.396      ; 1.304      ;
; -3.171 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.395      ; 1.304      ;
; -3.167 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.392      ; 1.305      ;
; -3.164 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.392      ; 1.308      ;
; -3.163 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.190      ; 1.107      ;
; -3.157 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.189      ; 1.112      ;
; -3.152 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.373      ; 1.301      ;
; -3.143 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.372      ; 1.309      ;
; -3.126 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.154      ; 1.108      ;
; -3.125 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.153      ; 1.108      ;
; -3.125 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.153      ; 1.108      ;
; -3.124 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.284      ; 1.240      ;
; -3.124 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.284      ; 1.240      ;
; -3.120 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.150      ; 1.110      ;
; -3.119 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.150      ; 1.111      ;
; -3.118 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.101      ; 1.063      ;
; -3.118 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.101      ; 1.063      ;
; -3.115 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.336      ; 1.301      ;
; -3.113 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.337      ; 1.304      ;
; -3.112 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.336      ; 1.304      ;
; -3.108 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.333      ; 1.305      ;
; -3.105 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.333      ; 1.308      ;
; -3.077 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.289      ; 1.292      ;
; -3.075 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.288      ; 1.293      ;
; -3.072 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.289      ; 1.297      ;
; -3.071 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.106      ; 1.115      ;
; -3.069 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.105      ; 1.116      ;
; -3.066 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.106      ; 1.120      ;
; -3.065 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.225      ; 1.240      ;
; -3.065 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.225      ; 1.240      ;
; -3.062 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.466      ; 1.484      ;
; -3.059 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.042      ; 1.063      ;
; -3.059 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.042      ; 1.063      ;
; -3.034 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.437      ; 1.483      ;
; -3.028 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.436      ; 1.488      ;
; -3.019 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.095      ; 1.156      ;
; -3.018 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.230      ; 1.292      ;
; -3.017 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.278      ; 1.341      ;
; -3.016 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.229      ; 1.293      ;
; -3.013 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.230      ; 1.297      ;
; -3.012 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.047      ; 1.115      ;
; -3.010 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.046      ; 1.116      ;
; -3.007 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.047      ; 1.120      ;
; -3.003 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.407      ; 1.484      ;
; -2.997 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.401      ; 1.484      ;
; -2.996 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.400      ; 1.484      ;
; -2.996 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.400      ; 1.484      ;
; -2.995 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.466      ; 1.551      ;
; -2.991 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.397      ; 1.486      ;
; -2.990 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.397      ; 1.487      ;
; -2.984 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.466      ; 1.562      ;
; -2.979 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.466      ; 1.567      ;
; -2.977 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.466      ; 1.569      ;
; -2.975 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.378      ; 1.483      ;
; -2.970 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.466      ; 1.576      ;
; -2.969 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.377      ; 1.488      ;
; -2.967 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.437      ; 1.550      ;
; -2.961 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.436      ; 1.555      ;
; -2.960 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.036      ; 1.156      ;
; -2.959 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.466      ; 1.587      ;
; -2.958 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.219      ; 1.341      ;
; -2.956 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.437      ; 1.561      ;
; -2.951 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.437      ; 1.566      ;
; -2.950 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.436      ; 1.566      ;
; -2.949 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.437      ; 1.568      ;
; -2.945 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.436      ; 1.571      ;
; -2.943 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.436      ; 1.573      ;
; -2.942 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.437      ; 1.575      ;
; -2.938 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.342      ; 1.484      ;
; -2.937 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.341      ; 1.484      ;
; -2.937 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.341      ; 1.484      ;
; -2.936 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.407      ; 1.551      ;
; -2.936 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.436      ; 1.580      ;
; -2.934 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.466      ; 1.612      ;
; -2.932 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.338      ; 1.486      ;
; -2.931 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.338      ; 1.487      ;
; -2.931 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.437      ; 1.586      ;
; -2.930 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.401      ; 1.551      ;
; -2.929 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.289      ; 1.440      ;
; -2.929 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.289      ; 1.440      ;
; -2.929 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.400      ; 1.551      ;
; -2.929 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.400      ; 1.551      ;
; -2.927 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.278      ; 1.431      ;
; -2.925 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.407      ; 1.562      ;
; -2.925 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.436      ; 1.591      ;
; -2.924 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.397      ; 1.553      ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                                                              ;
+-------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                        ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 0.529 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.685      ; 1.408      ;
; 0.529 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.685      ; 1.408      ;
; 0.529 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.685      ; 1.408      ;
; 0.529 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.685      ; 1.408      ;
; 0.672 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.700      ; 1.566      ;
; 0.743 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.460      ; 1.397      ;
; 0.743 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.460      ; 1.397      ;
; 0.743 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.460      ; 1.397      ;
; 0.743 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.460      ; 1.397      ;
; 0.743 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.460      ; 1.397      ;
; 0.743 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.460      ; 1.397      ;
; 0.889 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.558      ;
; 0.889 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.558      ;
; 0.897 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.566      ;
; 0.897 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.566      ;
; 0.897 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.566      ;
; 0.897 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.566      ;
; 0.897 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.566      ;
; 0.897 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.566      ;
; 0.897 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.566      ;
; 1.469 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.685      ; 1.848      ;
; 1.469 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.685      ; 1.848      ;
; 1.469 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.685      ; 1.848      ;
; 1.469 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.685      ; 1.848      ;
; 1.665 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.700      ; 2.059      ;
; 1.688 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.460      ; 1.842      ;
; 1.688 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.460      ; 1.842      ;
; 1.688 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.460      ; 1.842      ;
; 1.688 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.460      ; 1.842      ;
; 1.688 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.460      ; 1.842      ;
; 1.688 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write_aux[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.460      ; 1.842      ;
; 1.878 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.475      ; 2.047      ;
; 1.878 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.475      ; 2.047      ;
; 1.890 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.475      ; 2.059      ;
; 1.890 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.475      ; 2.059      ;
; 1.890 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.475      ; 2.059      ;
; 1.890 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.475      ; 2.059      ;
; 1.890 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.475      ; 2.059      ;
; 1.890 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.475      ; 2.059      ;
; 1.890 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write_aux[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.475      ; 2.059      ;
+-------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                       ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 0.590 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.175      ;
; 0.590 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.175      ;
; 0.617 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.364      ; 1.175      ;
; 0.617 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.364      ; 1.175      ;
; 0.617 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.364      ; 1.175      ;
; 0.617 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.364      ; 1.175      ;
; 0.707 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.266      ;
; 0.707 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.266      ;
; 0.708 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.265      ;
; 0.708 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.265      ;
; 0.708 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.265      ;
; 0.708 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.265      ;
; 0.803 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.168      ;
; 0.803 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.168      ;
; 0.803 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.168      ;
; 0.803 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.168      ;
; 0.803 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.168      ;
; 0.803 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.168      ;
; 0.803 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.168      ;
; 0.803 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.168      ;
; 0.803 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.168      ;
; 0.803 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.168      ;
; 0.817 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.376      ;
; 0.837 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.400      ;
; 0.837 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.400      ;
; 0.837 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.400      ;
; 0.837 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.400      ;
; 0.837 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.400      ;
; 0.837 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.400      ;
; 0.845 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.409      ;
; 0.845 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.409      ;
; 0.845 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.409      ;
; 0.845 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.409      ;
; 0.845 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.409      ;
; 0.845 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.409      ;
; 0.901 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 1.265      ;
; 0.901 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 1.265      ;
; 0.903 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 1.266      ;
; 0.903 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 1.266      ;
; 0.903 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 1.266      ;
; 0.903 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 1.266      ;
; 0.903 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 1.266      ;
; 0.903 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 1.266      ;
; 0.919 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 1.287      ;
; 0.919 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 1.287      ;
; 0.922 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 1.286      ;
; 0.922 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 1.286      ;
; 1.007 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.592      ;
; 1.007 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.592      ;
; 1.013 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 1.376      ;
; 1.013 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 1.376      ;
; 1.022 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 1.378      ;
; 1.022 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 1.378      ;
; 1.022 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 1.378      ;
; 1.033 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 1.389      ;
; 1.034 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.364      ; 1.592      ;
; 1.034 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.364      ; 1.592      ;
; 1.034 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.364      ; 1.592      ;
; 1.034 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.364      ; 1.592      ;
; 1.035 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 1.392      ;
; 1.121 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.680      ;
; 1.121 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.680      ;
; 1.122 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.679      ;
; 1.122 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.679      ;
; 1.122 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.679      ;
; 1.122 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.679      ;
; 1.210 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.575      ;
; 1.210 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.575      ;
; 1.210 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.575      ;
; 1.210 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.575      ;
; 1.210 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.575      ;
; 1.210 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.575      ;
; 1.210 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.575      ;
; 1.210 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.575      ;
; 1.210 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.575      ;
; 1.210 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.575      ;
; 1.267 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.826      ;
; 1.296 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.860      ;
; 1.296 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.860      ;
; 1.296 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.860      ;
; 1.296 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.860      ;
; 1.296 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.860      ;
; 1.296 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.860      ;
; 1.308 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.871      ;
; 1.308 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.871      ;
; 1.308 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.871      ;
; 1.308 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.871      ;
; 1.308 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.871      ;
; 1.308 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.871      ;
; 1.315 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 1.679      ;
; 1.315 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 1.679      ;
; 1.317 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 1.680      ;
; 1.317 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 1.680      ;
; 1.317 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 1.680      ;
; 1.317 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 1.680      ;
; 1.317 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 1.680      ;
; 1.317 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 1.680      ;
; 1.346 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 1.714      ;
; 1.346 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 1.714      ;
; 1.356 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 1.720      ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SW[0]'                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SW[0] ; Rise       ; SW[0]                                            ;
; -0.595 ; -0.595       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[13]~1|combout           ;
; -0.503 ; -0.503       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[13]~1clkctrl|inclk[0]   ;
; -0.503 ; -0.503       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[13]~1clkctrl|outclk     ;
; -0.477 ; -0.477       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[0]           ;
; -0.477 ; -0.477       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[13]          ;
; -0.476 ; -0.476       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[1]           ;
; -0.476 ; -0.476       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[2]           ;
; -0.476 ; -0.476       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[3]           ;
; -0.476 ; -0.476       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[4]           ;
; -0.473 ; -0.473       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[0]|datad                ;
; -0.473 ; -0.473       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[13]|datad               ;
; -0.472 ; -0.472       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[1]|datad                ;
; -0.472 ; -0.472       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[2]|datad                ;
; -0.472 ; -0.472       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[3]|datad                ;
; -0.472 ; -0.472       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[4]|datad                ;
; -0.472 ; -0.472       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[12]          ;
; -0.472 ; -0.472       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[6]           ;
; -0.462 ; -0.462       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[7]           ;
; -0.461 ; -0.461       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[11]|datac               ;
; -0.461 ; -0.461       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[12]|datab               ;
; -0.461 ; -0.461       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[5]|datac                ;
; -0.461 ; -0.461       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[6]|datab                ;
; -0.461 ; -0.461       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[8]|datac                ;
; -0.460 ; -0.460       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[10]|datac               ;
; -0.460 ; -0.460       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[9]|datac                ;
; -0.458 ; -0.458       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[11]          ;
; -0.458 ; -0.458       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[5]           ;
; -0.458 ; -0.458       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[8]           ;
; -0.457 ; -0.457       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[10]          ;
; -0.457 ; -0.457       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[9]           ;
; -0.453 ; -0.453       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_8[7]|dataa                ;
; -0.080 ; -0.080       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[7]|dataa                ;
; -0.080 ; -0.080       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[15]~1|combout         ;
; -0.076 ; -0.076       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[5]           ;
; -0.075 ; -0.075       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[10]          ;
; -0.075 ; -0.075       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[11]          ;
; -0.075 ; -0.075       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[8]           ;
; -0.075 ; -0.075       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[9]           ;
; -0.073 ; -0.073       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[5]|datac                ;
; -0.072 ; -0.072       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[10]|datac               ;
; -0.072 ; -0.072       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[11]|datac               ;
; -0.072 ; -0.072       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[12]|datab               ;
; -0.072 ; -0.072       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[6]|datab                ;
; -0.072 ; -0.072       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[8]|datac                ;
; -0.072 ; -0.072       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[9]|datac                ;
; -0.071 ; -0.071       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[7]           ;
; -0.061 ; -0.061       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[12]          ;
; -0.061 ; -0.061       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[6]           ;
; -0.060 ; -0.060       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[0]|datad                ;
; -0.060 ; -0.060       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[2]|datad                ;
; -0.060 ; -0.060       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[3]|datad                ;
; -0.060 ; -0.060       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[4]|datad                ;
; -0.059 ; -0.059       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[1]|datad                ;
; -0.058 ; -0.058       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[13]|datad               ;
; -0.055 ; -0.055       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[0]           ;
; -0.055 ; -0.055       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[2]           ;
; -0.055 ; -0.055       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[3]           ;
; -0.055 ; -0.055       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[4]           ;
; -0.054 ; -0.054       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[1]           ;
; -0.053 ; -0.053       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_8[13]          ;
; -0.028 ; -0.028       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[13]~1clkctrl|inclk[0]   ;
; -0.028 ; -0.028       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_8[13]~1clkctrl|outclk     ;
; -0.024 ; -0.024       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[15]~0|combout          ;
; -0.023 ; -0.023       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[15]~1clkctrl|inclk[0] ;
; -0.023 ; -0.023       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[15]~1clkctrl|outclk   ;
; -0.002 ; -0.002       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[4]         ;
; -0.001 ; -0.001       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[0]         ;
; -0.001 ; -0.001       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[5]         ;
; 0.001  ; 0.001        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[2]         ;
; 0.001  ; 0.001        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[3]         ;
; 0.002  ; 0.002        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[4]|datad              ;
; 0.002  ; 0.002        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[13]        ;
; 0.002  ; 0.002        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[9]         ;
; 0.002  ; 0.002        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[10]         ;
; 0.002  ; 0.002        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[11]         ;
; 0.002  ; 0.002        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[12]         ;
; 0.003  ; 0.003        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[0]|datad              ;
; 0.003  ; 0.003        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[5]|datad              ;
; 0.004  ; 0.004        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[10]        ;
; 0.004  ; 0.004        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[6]         ;
; 0.004  ; 0.004        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[8]         ;
; 0.005  ; 0.005        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[2]|datad              ;
; 0.005  ; 0.005        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[3]|datad              ;
; 0.005  ; 0.005        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|writeDir_8[10]|datac              ;
; 0.005  ; 0.005        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|writeDir_8[11]|datac              ;
; 0.005  ; 0.005        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|writeDir_8[12]|datac              ;
; 0.006  ; 0.006        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[13]|datad             ;
; 0.006  ; 0.006        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[9]|datad              ;
; 0.006  ; 0.006        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[13]         ;
; 0.008  ; 0.008        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[10]|datad             ;
; 0.008  ; 0.008        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[6]|datad              ;
; 0.008  ; 0.008        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[8]|datad              ;
; 0.008  ; 0.008        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|writeDir_8[0]|datad               ;
; 0.008  ; 0.008        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|writeDir_8[1]|datad               ;
; 0.008  ; 0.008        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|writeDir_8[2]|datad               ;
; 0.008  ; 0.008        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|writeDir_8[3]|datad               ;
; 0.008  ; 0.008        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|writeDir_8[4]|datad               ;
; 0.008  ; 0.008        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|writeDir_8[5]|datad               ;
; 0.008  ; 0.008        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|writeDir_8[6]|datad               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'RAMs_drive:RAM_controller|v_count_write_aux[0]'                                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                         ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; 0.240 ; 0.240        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[5]|datad        ;
; 0.245 ; 0.245        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[5]   ;
; 0.258 ; 0.258        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[81]|datad       ;
; 0.262 ; 0.262        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[3]|datad        ;
; 0.263 ; 0.263        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[81]  ;
; 0.267 ; 0.267        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[1]   ;
; 0.267 ; 0.267        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[3]   ;
; 0.272 ; 0.272        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[45]  ;
; 0.274 ; 0.274        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[111] ;
; 0.275 ; 0.275        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[45]|datac       ;
; 0.276 ; 0.276        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[1]|dataa        ;
; 0.276 ; 0.276        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[13]  ;
; 0.277 ; 0.277        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[111]|datac      ;
; 0.278 ; 0.278        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[9]|datad        ;
; 0.279 ; 0.279        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[13]|datac       ;
; 0.282 ; 0.282        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[37]|datad       ;
; 0.283 ; 0.283        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[87]|datad       ;
; 0.283 ; 0.283        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[9]   ;
; 0.285 ; 0.285        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[71]|datad       ;
; 0.287 ; 0.287        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[101] ;
; 0.287 ; 0.287        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[109] ;
; 0.287 ; 0.287        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[139] ;
; 0.287 ; 0.287        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[37]  ;
; 0.288 ; 0.288        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[87]  ;
; 0.289 ; 0.289        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[103]|datad      ;
; 0.290 ; 0.290        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[101]|datac      ;
; 0.290 ; 0.290        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[109]|datac      ;
; 0.290 ; 0.290        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[143]|datad      ;
; 0.290 ; 0.290        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[151]|datad      ;
; 0.290 ; 0.290        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[205]|datad      ;
; 0.290 ; 0.290        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[229]|datad      ;
; 0.290 ; 0.290        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[71]  ;
; 0.291 ; 0.291        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[181]|datad      ;
; 0.291 ; 0.291        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[85]|datad       ;
; 0.291 ; 0.291        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[89]|datad       ;
; 0.291 ; 0.291        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[113] ;
; 0.292 ; 0.292        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[135]|datad      ;
; 0.292 ; 0.292        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[65]|datad       ;
; 0.293 ; 0.293        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[193]|datad      ;
; 0.294 ; 0.294        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[113]|datac      ;
; 0.294 ; 0.294        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[103] ;
; 0.295 ; 0.295        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[197]|datad      ;
; 0.295 ; 0.295        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[143] ;
; 0.295 ; 0.295        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[145] ;
; 0.295 ; 0.295        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[151] ;
; 0.295 ; 0.295        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[205] ;
; 0.295 ; 0.295        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[229] ;
; 0.296 ; 0.296        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[139]|dataa      ;
; 0.296 ; 0.296        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[49]|datad       ;
; 0.296 ; 0.296        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[181] ;
; 0.296 ; 0.296        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[85]  ;
; 0.296 ; 0.296        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[89]  ;
; 0.297 ; 0.297        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[135] ;
; 0.297 ; 0.297        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[65]  ;
; 0.298 ; 0.298        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[145]|datac      ;
; 0.298 ; 0.298        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[193] ;
; 0.299 ; 0.299        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[107]|datad      ;
; 0.299 ; 0.299        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[55]|datab       ;
; 0.299 ; 0.299        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[207] ;
; 0.300 ; 0.300        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[61]|datad       ;
; 0.300 ; 0.300        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[197] ;
; 0.300 ; 0.300        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[223] ;
; 0.301 ; 0.301        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Decoder0~163|combout            ;
; 0.301 ; 0.301        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[59]|datad       ;
; 0.301 ; 0.301        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[33]  ;
; 0.301 ; 0.301        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[49]  ;
; 0.302 ; 0.302        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Decoder0~104|datad              ;
; 0.303 ; 0.303        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[189] ;
; 0.303 ; 0.303        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[55]  ;
; 0.304 ; 0.304        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[33]|datac       ;
; 0.304 ; 0.304        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[107] ;
; 0.304 ; 0.304        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[125] ;
; 0.304 ; 0.304        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[93]  ;
; 0.304 ; 0.304        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[97]  ;
; 0.305 ; 0.305        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[119] ;
; 0.305 ; 0.305        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[61]  ;
; 0.306 ; 0.306        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[225]|datad      ;
; 0.306 ; 0.306        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[165] ;
; 0.306 ; 0.306        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[59]  ;
; 0.307 ; 0.307        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Decoder0~104|combout            ;
; 0.307 ; 0.307        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Decoder0~220|combout            ;
; 0.307 ; 0.307        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[125]|datac      ;
; 0.307 ; 0.307        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[69]|datad       ;
; 0.307 ; 0.307        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[93]|datac       ;
; 0.307 ; 0.307        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[97]|datac       ;
; 0.307 ; 0.307        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[105] ;
; 0.307 ; 0.307        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[167] ;
; 0.307 ; 0.307        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[171] ;
; 0.308 ; 0.308        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Decoder0~163|dataa              ;
; 0.308 ; 0.308        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[209]|datad      ;
; 0.308 ; 0.308        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[141] ;
; 0.308 ; 0.308        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[39]  ;
; 0.309 ; 0.309        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Decoder0~91|datad               ;
; 0.309 ; 0.309        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[221]|datad      ;
; 0.310 ; 0.310        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Decoder0~63|combout             ;
; 0.310 ; 0.310        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[105]|datac      ;
; 0.310 ; 0.310        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[167]|datac      ;
; 0.310 ; 0.310        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[171]|datac      ;
; 0.310 ; 0.310        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[207]|datab      ;
; 0.310 ; 0.310        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write_aux[0] ; Rise       ; RAM_controller|Parity_register[91]|datab       ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 9.584  ; 9.584        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 9.584  ; 9.584        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 9.586  ; 9.586        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.586  ; 9.586        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.618  ; 9.618        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 9.627  ; 9.627        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 9.629  ; 9.629        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 10.371 ; 10.371       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.373 ; 10.373       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 10.382 ; 10.382       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.414 ; 10.414       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 10.414 ; 10.414       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.605 ; 19.821       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|address_reg_b[0]                 ;
; 19.605 ; 19.821       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|address_reg_b[1]                 ;
; 19.605 ; 19.821       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ;
; 19.605 ; 19.821       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ;
; 19.605 ; 19.821       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[2]                 ;
; 19.605 ; 19.821       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|address_reg_b[0]                   ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|rden_b_store                     ;
; 19.620 ; 19.850       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~portb_address_reg0    ;
; 19.620 ; 19.850       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~portb_re_reg          ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_re_reg       ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_re_reg        ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_re_reg        ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_re_reg        ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_re_reg        ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_re_reg        ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_re_reg        ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_re_reg        ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_re_reg        ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_re_reg        ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_re_reg        ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_re_reg        ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_re_reg        ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_re_reg        ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~portb_address_reg0    ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~portb_re_reg          ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_address_reg0    ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_re_reg          ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~portb_address_reg0    ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~portb_re_reg          ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~portb_address_reg0    ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~portb_re_reg          ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~portb_address_reg0    ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~portb_re_reg          ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_re_reg        ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                  ;
+---------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                                                           ;
+---------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 639.745 ; 639.961      ; 0.216          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|v_count_write_aux[9]                                                                                                   ;
; 639.746 ; 639.962      ; 0.216          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|h_count_write_aux[6]                                                                                                   ;
; 639.746 ; 639.962      ; 0.216          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|h_count_write_aux[7]                                                                                                   ;
; 639.746 ; 639.962      ; 0.216          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|h_count_write_aux[8]                                                                                                   ;
; 639.746 ; 639.962      ; 0.216          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|h_count_write_aux[9]                                                                                                   ;
; 639.750 ; 639.980      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; 639.750 ; 639.980      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ;
; 639.750 ; 639.980      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; 639.750 ; 639.980      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ;
; 639.750 ; 639.980      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; 639.750 ; 639.980      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ;
; 639.750 ; 639.980      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_address_reg0    ;
; 639.750 ; 639.980      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_we_reg          ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg        ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_address_reg0    ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_we_reg          ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_address_reg0    ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_we_reg          ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~porta_address_reg0    ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~porta_we_reg          ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ;
+---------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 3.384 ; 4.125 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[2]    ; CLOCK_50   ; 3.384 ; 4.125 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]     ; CLOCK_50   ; 4.857 ; 5.657 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[0]    ; CLOCK_50   ; 3.391 ; 3.670 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[1]    ; CLOCK_50   ; 3.845 ; 4.007 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[2]    ; CLOCK_50   ; 4.857 ; 5.657 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]     ; CLOCK_50   ; 5.028 ; 6.005 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 3.292 ; 3.517 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 5.028 ; 6.005 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]    ; CLOCK_50   ; 2.155 ; 2.830 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50   ; 2.793 ; 3.576 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]    ; CLOCK_50   ; 2.529 ; 3.289 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50   ; 2.778 ; 3.556 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; 3.718 ; 4.563 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 3.718 ; 4.563 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 2.975 ; 3.956 ; Rise       ; SW[0]                                               ;
;  SW[0]    ; SW[0]      ; 1.347 ; 1.616 ; Rise       ; SW[0]                                               ;
;  SW[2]    ; SW[0]      ; 2.975 ; 3.956 ; Rise       ; SW[0]                                               ;
; SW[*]     ; SW[0]      ; 1.972 ; 2.832 ; Fall       ; SW[0]                                               ;
;  SW[0]    ; SW[0]      ; 0.177 ; 0.391 ; Fall       ; SW[0]                                               ;
;  SW[2]    ; SW[0]      ; 1.972 ; 2.832 ; Fall       ; SW[0]                                               ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+-----------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-----------+------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -2.172 ; -2.733 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[2]    ; CLOCK_50   ; -2.172 ; -2.733 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]     ; CLOCK_50   ; -1.070 ; -1.281 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[0]    ; CLOCK_50   ; -1.291 ; -1.639 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[1]    ; CLOCK_50   ; -1.070 ; -1.281 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[2]    ; CLOCK_50   ; -2.763 ; -3.482 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]     ; CLOCK_50   ; -1.327 ; -1.757 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -1.327 ; -1.757 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -3.294 ; -4.087 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]    ; CLOCK_50   ; -1.393 ; -2.027 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50   ; -1.364 ; -1.951 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]    ; CLOCK_50   ; -1.370 ; -1.995 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50   ; -1.435 ; -2.070 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; -2.303 ; -2.975 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -2.303 ; -2.975 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 1.330  ; 1.009  ; Rise       ; SW[0]                                               ;
;  SW[0]    ; SW[0]      ; 1.330  ; 1.009  ; Rise       ; SW[0]                                               ;
;  SW[2]    ; SW[0]      ; -0.115 ; -0.861 ; Rise       ; SW[0]                                               ;
; SW[*]     ; SW[0]      ; 1.517  ; 1.161  ; Fall       ; SW[0]                                               ;
;  SW[0]    ; SW[0]      ; 1.517  ; 1.161  ; Fall       ; SW[0]                                               ;
;  SW[2]    ; SW[0]      ; 0.037  ; -0.674 ; Fall       ; SW[0]                                               ;
+-----------+------------+--------+--------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 3.051 ; 3.191 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.713 ; 2.849 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.444 ; 2.562 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 3.051 ; 3.191 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.745 ; 2.852 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.703 ; 2.801 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.527 ; 2.609 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.304 ; 2.389 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.659 ; 2.759 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.703 ; 2.801 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.687 ; 2.836 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.555 ; 2.641 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.687 ; 2.836 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.408 ; 2.499 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.565 ; 2.673 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 2.168 ; 2.281 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.428 ; 2.559 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.168 ; 2.281 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.757 ; 2.891 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.459 ; 2.561 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.033 ; 2.114 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.250 ; 2.328 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.033 ; 2.114 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.375 ; 2.470 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.425 ; 2.517 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.133 ; 2.220 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.277 ; 2.358 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.402 ; 2.544 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.133 ; 2.220 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.286 ; 2.389 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                     ;
+------------------------------------------------------+-----------+----------+----------+----------+---------------------+
; Clock                                                ; Setup     ; Hold     ; Recovery ; Removal  ; Minimum Pulse Width ;
+------------------------------------------------------+-----------+----------+----------+----------+---------------------+
; Worst-case Slack                                     ; -9.583    ; -4.102   ; -2.941   ; -5.344   ; -3.000              ;
;  CLK25|altpll_component|auto_generated|pll1|clk[0]   ; -9.583    ; 0.179    ; -2.941   ; 0.590    ; 19.605              ;
;  CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -8.246    ; 0.054    ; -2.343   ; 0.529    ; 639.736             ;
;  CLOCK_50                                            ; N/A       ; N/A      ; N/A      ; N/A      ; 9.584               ;
;  RAMs_drive:RAM_controller|v_count_write_aux[0]      ; -2.249    ; -0.126   ; N/A      ; N/A      ; 0.240               ;
;  SW[0]                                               ; -4.555    ; -4.102   ; -0.404   ; -5.344   ; -3.000              ;
; Design-wide TNS                                      ; -3077.726 ; -171.942 ; -184.124 ; -103.098 ; -55.073             ;
;  CLK25|altpll_component|auto_generated|pll1|clk[0]   ; -1175.382 ; 0.000    ; -137.733 ; 0.000    ; 0.000               ;
;  CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -1245.689 ; 0.000    ; -41.653  ; 0.000    ; 0.000               ;
;  CLOCK_50                                            ; N/A       ; N/A      ; N/A      ; N/A      ; 0.000               ;
;  RAMs_drive:RAM_controller|v_count_write_aux[0]      ; -373.893  ; -0.775   ; N/A      ; N/A      ; 0.000               ;
;  SW[0]                                               ; -282.762  ; -171.838 ; -4.738   ; -103.098 ; -55.073             ;
+------------------------------------------------------+-----------+----------+----------+----------+---------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 5.879 ; 6.364 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[2]    ; CLOCK_50   ; 5.879 ; 6.364 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]     ; CLOCK_50   ; 8.519 ; 9.077 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[0]    ; CLOCK_50   ; 5.872 ; 5.916 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[1]    ; CLOCK_50   ; 6.449 ; 6.466 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[2]    ; CLOCK_50   ; 8.519 ; 9.077 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]     ; CLOCK_50   ; 8.924 ; 9.593 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 5.705 ; 5.751 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 8.924 ; 9.593 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]    ; CLOCK_50   ; 3.722 ; 4.256 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50   ; 4.803 ; 5.382 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]    ; CLOCK_50   ; 4.318 ; 4.945 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50   ; 4.785 ; 5.397 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; 6.533 ; 7.127 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 6.533 ; 7.127 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 5.349 ; 5.916 ; Rise       ; SW[0]                                               ;
;  SW[0]    ; SW[0]      ; 2.443 ; 2.509 ; Rise       ; SW[0]                                               ;
;  SW[2]    ; SW[0]      ; 5.349 ; 5.916 ; Rise       ; SW[0]                                               ;
; SW[*]     ; SW[0]      ; 4.206 ; 4.740 ; Fall       ; SW[0]                                               ;
;  SW[0]    ; SW[0]      ; 0.808 ; 0.953 ; Fall       ; SW[0]                                               ;
;  SW[2]    ; SW[0]      ; 4.206 ; 4.740 ; Fall       ; SW[0]                                               ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+-----------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-----------+------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -2.172 ; -2.733 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[2]    ; CLOCK_50   ; -2.172 ; -2.733 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]     ; CLOCK_50   ; -1.070 ; -1.281 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[0]    ; CLOCK_50   ; -1.291 ; -1.639 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[1]    ; CLOCK_50   ; -1.070 ; -1.281 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[2]    ; CLOCK_50   ; -2.763 ; -3.482 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]     ; CLOCK_50   ; -1.327 ; -1.757 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -1.327 ; -1.757 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -3.294 ; -4.087 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]    ; CLOCK_50   ; -1.393 ; -2.027 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50   ; -1.364 ; -1.951 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]    ; CLOCK_50   ; -1.370 ; -1.995 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50   ; -1.435 ; -2.070 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; -2.303 ; -2.975 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -2.303 ; -2.975 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 2.070  ; 1.936  ; Rise       ; SW[0]                                               ;
;  SW[0]    ; SW[0]      ; 2.070  ; 1.936  ; Rise       ; SW[0]                                               ;
;  SW[2]    ; SW[0]      ; -0.115 ; -0.824 ; Rise       ; SW[0]                                               ;
; SW[*]     ; SW[0]      ; 1.957  ; 1.853  ; Fall       ; SW[0]                                               ;
;  SW[0]    ; SW[0]      ; 1.957  ; 1.853  ; Fall       ; SW[0]                                               ;
;  SW[2]    ; SW[0]      ; 0.037  ; -0.674 ; Fall       ; SW[0]                                               ;
+-----------+------------+--------+--------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 5.044 ; 5.116 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 4.587 ; 4.625 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 4.128 ; 4.169 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 5.044 ; 5.116 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 4.633 ; 4.667 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 4.508 ; 4.542 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 4.262 ; 4.285 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 3.888 ; 3.933 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 4.508 ; 4.534 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 4.484 ; 4.542 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 4.561 ; 4.593 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 4.317 ; 4.339 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 4.561 ; 4.593 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 4.105 ; 4.124 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 4.345 ; 4.381 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 2.168 ; 2.281 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.428 ; 2.559 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.168 ; 2.281 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.757 ; 2.891 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.459 ; 2.561 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.033 ; 2.114 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.250 ; 2.328 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.033 ; 2.114 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.375 ; 2.470 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.425 ; 2.517 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.133 ; 2.220 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.277 ; 2.358 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.402 ; 2.544 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.133 ; 2.220 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.286 ; 2.389 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 41884    ; 318      ; 37979    ; 112      ;
; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 19278    ; 19278    ; 0        ; 0        ;
; SW[0]                                               ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 0        ; 0        ; 1334     ; 723      ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 15104    ; 0        ; 521      ;
; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 10       ; 10       ;
; SW[0]                                               ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1688     ; 888      ; 0        ; 0        ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; 0        ; 1666     ; 0        ; 1666     ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]                                               ; 47917    ; 0        ; 32328    ; 0        ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]                                               ; 0        ; 19358    ; 0        ; 13350    ;
; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; SW[0]                                               ; 1015     ; 1015     ; 726      ; 726      ;
; SW[0]                                               ; SW[0]                                               ; 616      ; 616      ; 410      ; 410      ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 41884    ; 318      ; 37979    ; 112      ;
; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 19278    ; 19278    ; 0        ; 0        ;
; SW[0]                                               ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 0        ; 0        ; 1334     ; 723      ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 15104    ; 0        ; 521      ;
; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 10       ; 10       ;
; SW[0]                                               ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1688     ; 888      ; 0        ; 0        ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; 0        ; 1666     ; 0        ; 1666     ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]                                               ; 47917    ; 0        ; 32328    ; 0        ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]                                               ; 0        ; 19358    ; 0        ; 13350    ;
; RAMs_drive:RAM_controller|v_count_write_aux[0]      ; SW[0]                                               ; 1015     ; 1015     ; 726      ; 726      ;
; SW[0]                                               ; SW[0]                                               ; 616      ; 616      ; 410      ; 410      ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                    ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; SW[0]                                               ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 54       ; 54       ; 0        ; 0        ;
; SW[0]                                               ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 20       ; 20       ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]                                               ; 3164     ; 0        ; 3164     ; 0        ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]                                               ; 0        ; 840      ; 0        ; 840      ;
; SW[0]                                               ; SW[0]                                               ; 56       ; 56       ; 56       ; 56       ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                     ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; SW[0]                                               ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 54       ; 54       ; 0        ; 0        ;
; SW[0]                                               ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 20       ; 20       ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]                                               ; 3164     ; 0        ; 3164     ; 0        ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]                                               ; 0        ; 840      ; 0        ; 840      ;
; SW[0]                                               ; SW[0]                                               ; 56       ; 56       ; 56       ; 56       ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 625   ; 625  ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Fri Jun 07 18:44:56 2024
Info: Command: quartus_sta RAMCore2 -c RAMCore2
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 328 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'RAMCore2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {CLK25|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name {CLK25|altpll_component|auto_generated|pll1|clk[0]} {CLK25|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {CLK_24M|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 64 -duty_cycle 50.00 -name {CLK_24M|altpll_component|auto_generated|pll1|clk[0]} {CLK_24M|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name SW[0] SW[0]
    Info (332105): create_clock -period 1.000 -name RAMs_drive:RAM_controller|v_count_write_aux[0] RAMs_drive:RAM_controller|v_count_write_aux[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: CLK_24M|altpll_component|auto_generated|pll1|clk[0] with master clock period: 20.000 found on PLL node: CLK_24M|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 10.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -9.583
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.583           -1175.382 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -8.246           -1245.689 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.555            -282.762 SW[0] 
    Info (332119):    -2.249            -373.893 RAMs_drive:RAM_controller|v_count_write_aux[0] 
Info (332146): Worst-case hold slack is -4.102
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.102            -171.838 SW[0] 
    Info (332119):    -0.056              -0.104 RAMs_drive:RAM_controller|v_count_write_aux[0] 
    Info (332119):     0.268               0.000 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.342               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -2.941
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.941            -137.733 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.343             -41.653 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.395              -4.738 SW[0] 
Info (332146): Worst-case removal slack is -5.344
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.344            -103.098 SW[0] 
    Info (332119):     1.103               0.000 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.143               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -55.073 SW[0] 
    Info (332119):     0.293               0.000 RAMs_drive:RAM_controller|v_count_write_aux[0] 
    Info (332119):     9.824               0.000 CLOCK_50 
    Info (332119):    19.618               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   639.736               0.000 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: CLK_24M|altpll_component|auto_generated|pll1|clk[0] with master clock period: 20.000 found on PLL node: CLK_24M|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 10.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.613
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.613           -1049.442 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -7.362           -1100.263 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.214            -258.357 SW[0] 
    Info (332119):    -2.090            -343.358 RAMs_drive:RAM_controller|v_count_write_aux[0] 
Info (332146): Worst-case hold slack is -3.581
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.581            -149.763 SW[0] 
    Info (332119):     0.053               0.000 RAMs_drive:RAM_controller|v_count_write_aux[0] 
    Info (332119):     0.145               0.000 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.297               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -2.613
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.613            -122.583 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.051             -36.352 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.404              -4.428 SW[0] 
Info (332146): Worst-case removal slack is -4.699
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.699             -90.473 SW[0] 
    Info (332119):     0.987               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.996               0.000 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -46.480 SW[0] 
    Info (332119):     0.373               0.000 RAMs_drive:RAM_controller|v_count_write_aux[0] 
    Info (332119):     9.784               0.000 CLOCK_50 
    Info (332119):    19.610               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   639.741               0.000 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: CLK_24M|altpll_component|auto_generated|pll1|clk[0] with master clock period: 20.000 found on PLL node: CLK_24M|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 10.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.744
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.744            -699.350 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.932            -689.486 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.775            -162.839 SW[0] 
    Info (332119):    -1.080            -143.292 RAMs_drive:RAM_controller|v_count_write_aux[0] 
Info (332146): Worst-case hold slack is -2.603
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.603            -122.816 SW[0] 
    Info (332119):    -0.126              -0.775 RAMs_drive:RAM_controller|v_count_write_aux[0] 
    Info (332119):     0.054               0.000 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.179               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -2.057
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.057             -98.432 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.477             -26.328 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.188              -1.378 SW[0] 
Info (332146): Worst-case removal slack is -3.250
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.250             -63.957 SW[0] 
    Info (332119):     0.529               0.000 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.590               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -19.713 SW[0] 
    Info (332119):     0.240               0.000 RAMs_drive:RAM_controller|v_count_write_aux[0] 
    Info (332119):     9.584               0.000 CLOCK_50 
    Info (332119):    19.605               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   639.745               0.000 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4638 megabytes
    Info: Processing ended: Fri Jun 07 18:44:59 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


