<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MachineScheduler.cpp source code [llvm/llvm/lib/CodeGen/MachineScheduler.cpp] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::DOTGraphTraits,llvm::GraphTraits "/>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/MachineScheduler.cpp'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>lib</a>/<a href='./'>CodeGen</a>/<a href='MachineScheduler.cpp.html'>MachineScheduler.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- MachineScheduler.cpp - Machine Instruction Scheduler ---------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// MachineScheduler schedules machine instructions after phi elimination. It</i></td></tr>
<tr><th id="10">10</th><td><i>// preserves LiveIntervals so it can be invoked before register allocation.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineScheduler.h.html">"llvm/CodeGen/MachineScheduler.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../include/llvm/ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../include/llvm/ADT/PriorityQueue.h.html">"llvm/ADT/PriorityQueue.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../include/llvm/ADT/iterator_range.h.html">"llvm/ADT/iterator_range.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../include/llvm/Analysis/AliasAnalysis.h.html">"llvm/Analysis/AliasAnalysis.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../include/llvm/CodeGen/LiveInterval.h.html">"llvm/CodeGen/LiveInterval.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../include/llvm/CodeGen/LiveIntervals.h.html">"llvm/CodeGen/LiveIntervals.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineDominators.h.html">"llvm/CodeGen/MachineDominators.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineLoopInfo.h.html">"llvm/CodeGen/MachineLoopInfo.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../include/llvm/CodeGen/MachinePassRegistry.h.html">"llvm/CodeGen/MachinePassRegistry.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../include/llvm/CodeGen/Passes.h.html">"llvm/CodeGen/Passes.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../include/llvm/CodeGen/RegisterClassInfo.h.html">"llvm/CodeGen/RegisterClassInfo.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../include/llvm/CodeGen/RegisterPressure.h.html">"llvm/CodeGen/RegisterPressure.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../include/llvm/CodeGen/ScheduleDAG.h.html">"llvm/CodeGen/ScheduleDAG.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html">"llvm/CodeGen/ScheduleDAGInstrs.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../include/llvm/CodeGen/ScheduleDAGMutation.h.html">"llvm/CodeGen/ScheduleDAGMutation.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../include/llvm/CodeGen/ScheduleDFS.h.html">"llvm/CodeGen/ScheduleDFS.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html">"llvm/CodeGen/ScheduleHazardRecognizer.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../include/llvm/CodeGen/SlotIndexes.h.html">"llvm/CodeGen/SlotIndexes.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetFrameLowering.h.html">"llvm/CodeGen/TargetFrameLowering.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetLowering.h.html">"llvm/CodeGen/TargetLowering.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetPassConfig.h.html">"llvm/CodeGen/TargetPassConfig.h"</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetSchedule.h.html">"llvm/CodeGen/TargetSchedule.h"</a></u></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="50">50</th><td><u>#include "llvm/Config/llvm-config.h"</u></td></tr>
<tr><th id="51">51</th><td><u>#include <a href="../../include/llvm/MC/LaneBitmask.h.html">"llvm/MC/LaneBitmask.h"</a></u></td></tr>
<tr><th id="52">52</th><td><u>#include <a href="../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="53">53</th><td><u>#include <a href="../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="54">54</th><td><u>#include <a href="../../include/llvm/Support/Compiler.h.html">"llvm/Support/Compiler.h"</a></u></td></tr>
<tr><th id="55">55</th><td><u>#include <a href="../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="56">56</th><td><u>#include <a href="../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="57">57</th><td><u>#include <a href="../../include/llvm/Support/GraphWriter.h.html">"llvm/Support/GraphWriter.h"</a></u></td></tr>
<tr><th id="58">58</th><td><u>#include <a href="../../include/llvm/Support/MachineValueType.h.html">"llvm/Support/MachineValueType.h"</a></u></td></tr>
<tr><th id="59">59</th><td><u>#include <a href="../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="60">60</th><td><u>#include <a href="../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="61">61</th><td><u>#include <a href="../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="62">62</th><td><u>#include <a href="../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="63">63</th><td><u>#include <a href="../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="64">64</th><td><u>#include <a href="../../../../include/c++/7/limits.html">&lt;limits&gt;</a></u></td></tr>
<tr><th id="65">65</th><td><u>#include <a href="../../../../include/c++/7/memory.html">&lt;memory&gt;</a></u></td></tr>
<tr><th id="66">66</th><td><u>#include <a href="../../../../include/c++/7/string.html">&lt;string&gt;</a></u></td></tr>
<tr><th id="67">67</th><td><u>#include <a href="../../../../include/c++/7/tuple.html">&lt;tuple&gt;</a></u></td></tr>
<tr><th id="68">68</th><td><u>#include <a href="../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="69">69</th><td><u>#include <a href="../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"machine-scheduler"</u></td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="decl def" id="llvm::ForceTopDown" title='llvm::ForceTopDown' data-ref="llvm::ForceTopDown">ForceTopDown</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"misched-topdown"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="78">78</th><td>                           <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Force top-down list scheduling"</q>));</td></tr>
<tr><th id="79">79</th><td><span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="decl def" id="llvm::ForceBottomUp" title='llvm::ForceBottomUp' data-ref="llvm::ForceBottomUp">ForceBottomUp</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"misched-bottomup"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="80">80</th><td>                            <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Force bottom-up list scheduling"</q>));</td></tr>
<tr><th id="81">81</th><td><span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="82">82</th><td><dfn class="decl def" id="llvm::DumpCriticalPathLength" title='llvm::DumpCriticalPathLength' data-ref="llvm::DumpCriticalPathLength">DumpCriticalPathLength</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"misched-dcpl"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="83">83</th><td>                       <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Print critical path length to stdout"</q>));</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><u>#<span data-ppcond="87">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="88">88</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="ViewMISchedDAGs" title='ViewMISchedDAGs' data-type='cl::opt&lt;bool&gt;' data-ref="ViewMISchedDAGs">ViewMISchedDAGs</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"view-misched-dags"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="89">89</th><td>  <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Pop up a window to show MISched dags after they are processed"</q>));</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><i class="doc" data-doc="ViewMISchedCutoff">/// In some situations a few uninteresting nodes depend on nearly all other</i></td></tr>
<tr><th id="92">92</th><td><i class="doc" data-doc="ViewMISchedCutoff">/// nodes in the graph, provide a cutoff to hide them.</i></td></tr>
<tr><th id="93">93</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="ViewMISchedCutoff" title='ViewMISchedCutoff' data-type='cl::opt&lt;unsigned int&gt;' data-ref="ViewMISchedCutoff">ViewMISchedCutoff</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"view-misched-cutoff"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="94">94</th><td>  <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Hide nodes with more predecessor/successor than cutoff"</q>));</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="MISchedCutoff" title='MISchedCutoff' data-type='cl::opt&lt;unsigned int&gt;' data-ref="MISchedCutoff">MISchedCutoff</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"misched-cutoff"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="97">97</th><td>  <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Stop scheduling after N instructions"</q>), <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(~<var>0U</var>));</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a>&gt; <dfn class="tu decl def" id="SchedOnlyFunc" title='SchedOnlyFunc' data-type='cl::opt&lt;std::string&gt;' data-ref="SchedOnlyFunc">SchedOnlyFunc</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"misched-only-func"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="100">100</th><td>  <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Only schedule this function"</q>));</td></tr>
<tr><th id="101">101</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="SchedOnlyBlock" title='SchedOnlyBlock' data-type='cl::opt&lt;unsigned int&gt;' data-ref="SchedOnlyBlock">SchedOnlyBlock</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"misched-only-block"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="102">102</th><td>                                        <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Only schedule this MBB#"</q>));</td></tr>
<tr><th id="103">103</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="PrintDAGs" title='PrintDAGs' data-type='cl::opt&lt;bool&gt;' data-ref="PrintDAGs">PrintDAGs</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"misched-print-dags"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="104">104</th><td>                              <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Print schedule DAGs"</q>));</td></tr>
<tr><th id="105">105</th><td><u>#<span data-ppcond="87">else</span></u></td></tr>
<tr><th id="106">106</th><td><em>static</em> <em>const</em> <em>bool</em> ViewMISchedDAGs = <b>false</b>;</td></tr>
<tr><th id="107">107</th><td><em>static</em> <em>const</em> <em>bool</em> PrintDAGs = <b>false</b>;</td></tr>
<tr><th id="108">108</th><td><u>#<span data-ppcond="87">endif</span> // NDEBUG</u></td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><i class="doc" data-doc="ReadyListLimit">/// Avoid quadratic complexity in unusually large basic blocks by limiting the</i></td></tr>
<tr><th id="111">111</th><td><i class="doc" data-doc="ReadyListLimit">/// size of the ready lists.</i></td></tr>
<tr><th id="112">112</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="ReadyListLimit" title='ReadyListLimit' data-type='cl::opt&lt;unsigned int&gt;' data-ref="ReadyListLimit">ReadyListLimit</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"misched-limit"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="113">113</th><td>  <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Limit ready list to N instructions"</q>), <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>256</var>));</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableRegPressure" title='EnableRegPressure' data-type='cl::opt&lt;bool&gt;' data-ref="EnableRegPressure">EnableRegPressure</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"misched-regpressure"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="116">116</th><td>  <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable register pressure scheduling."</q>), <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>));</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableCyclicPath" title='EnableCyclicPath' data-type='cl::opt&lt;bool&gt;' data-ref="EnableCyclicPath">EnableCyclicPath</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"misched-cyclicpath"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="119">119</th><td>  <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable cyclic critical path analysis."</q>), <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>));</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableMemOpCluster" title='EnableMemOpCluster' data-type='cl::opt&lt;bool&gt;' data-ref="EnableMemOpCluster">EnableMemOpCluster</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"misched-cluster"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="122">122</th><td>                                        <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable memop clustering."</q>),</td></tr>
<tr><th id="123">123</th><td>                                        <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>));</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="VerifyScheduling" title='VerifyScheduling' data-type='cl::opt&lt;bool&gt;' data-ref="VerifyScheduling">VerifyScheduling</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"verify-misched"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="126">126</th><td>  <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Verify machine instrs before and after machine scheduling"</q>));</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><i  data-doc="MinSubtreeSize">// DAG subtrees must have at least this many nodes.</i></td></tr>
<tr><th id="129">129</th><td><em>static</em> <em>const</em> <em>unsigned</em> <dfn class="tu decl def" id="MinSubtreeSize" title='MinSubtreeSize' data-type='const unsigned int' data-ref="MinSubtreeSize">MinSubtreeSize</dfn> = <var>8</var>;</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><i>// Pin the vtables to this file.</i></td></tr>
<tr><th id="132">132</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedStrategy" title='llvm::MachineSchedStrategy' data-ref="llvm::MachineSchedStrategy">MachineSchedStrategy</a>::<dfn class="virtual decl def" id="_ZN4llvm20MachineSchedStrategy6anchorEv" title='llvm::MachineSchedStrategy::anchor' data-ref="_ZN4llvm20MachineSchedStrategy6anchorEv">anchor</dfn>() {}</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGMutation.h.html#llvm::ScheduleDAGMutation" title='llvm::ScheduleDAGMutation' data-ref="llvm::ScheduleDAGMutation">ScheduleDAGMutation</a>::<dfn class="virtual decl def" id="_ZN4llvm19ScheduleDAGMutation6anchorEv" title='llvm::ScheduleDAGMutation::anchor' data-ref="_ZN4llvm19ScheduleDAGMutation6anchorEv">anchor</dfn>() {}</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="137">137</th><td><i>// Machine Instruction Scheduling Pass and Registry</i></td></tr>
<tr><th id="138">138</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a>::<dfn class="decl def" id="_ZN4llvm19MachineSchedContextC1Ev" title='llvm::MachineSchedContext::MachineSchedContext' data-ref="_ZN4llvm19MachineSchedContextC1Ev">MachineSchedContext</dfn>() {</td></tr>
<tr><th id="141">141</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext::RegClassInfo" title='llvm::MachineSchedContext::RegClassInfo' data-ref="llvm::MachineSchedContext::RegClassInfo">RegClassInfo</a> = <b>new</b> <a class="type" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo" title='llvm::RegisterClassInfo' data-ref="llvm::RegisterClassInfo">RegisterClassInfo</a><a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZN4llvm17RegisterClassInfoC1Ev" title='llvm::RegisterClassInfo::RegisterClassInfo' data-ref="_ZN4llvm17RegisterClassInfoC1Ev">(</a>);</td></tr>
<tr><th id="142">142</th><td>}</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a>::<dfn class="virtual decl def" id="_ZN4llvm19MachineSchedContextD1Ev" title='llvm::MachineSchedContext::~MachineSchedContext' data-ref="_ZN4llvm19MachineSchedContextD1Ev">~MachineSchedContext</dfn>() {</td></tr>
<tr><th id="145">145</th><td>  <b>delete</b> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext::RegClassInfo" title='llvm::MachineSchedContext::RegClassInfo' data-ref="llvm::MachineSchedContext::RegClassInfo">RegClassInfo</a>;</td></tr>
<tr><th id="146">146</th><td>}</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td><b>namespace</b> {</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><i class="doc" data-doc="(anonymousnamespace)::MachineSchedulerBase">/// Base class for a machine scheduler class that can run at any point.</i></td></tr>
<tr><th id="151">151</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::MachineSchedulerBase" title='(anonymous namespace)::MachineSchedulerBase' data-ref="(anonymousnamespace)::MachineSchedulerBase">MachineSchedulerBase</dfn> : <b>public</b> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a>,</td></tr>
<tr><th id="152">152</th><td>                             <b>public</b> <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="153">153</th><td><b>public</b>:</td></tr>
<tr><th id="154">154</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_120MachineSchedulerBaseC1ERc" title='(anonymous namespace)::MachineSchedulerBase::MachineSchedulerBase' data-type='void (anonymous namespace)::MachineSchedulerBase::MachineSchedulerBase(char &amp; ID)' data-ref="_ZN12_GLOBAL__N_120MachineSchedulerBaseC1ERc">MachineSchedulerBase</dfn>(<em>char</em> &amp;<dfn class="local col5 decl" id="205ID" title='ID' data-type='char &amp;' data-ref="205ID">ID</dfn>): <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="local col5 ref" href="#205ID" title='ID' data-ref="205ID">ID</a>) {}</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZNK12_GLOBAL__N_120MachineSchedulerBase5printERN4llvm11raw_ostreamEPKNS1_6ModuleE" title='(anonymous namespace)::MachineSchedulerBase::print' data-type='void (anonymous namespace)::MachineSchedulerBase::print(llvm::raw_ostream &amp; O, const llvm::Module *  = nullptr) const' data-ref="_ZNK12_GLOBAL__N_120MachineSchedulerBase5printERN4llvm11raw_ostreamEPKNS1_6ModuleE">print</a>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col6 decl" id="206O" title='O' data-type='llvm::raw_ostream &amp;' data-ref="206O">O</dfn>, <em>const</em> <a class="type" href="../../include/llvm/IR/Module.h.html#llvm::Module" title='llvm::Module' data-ref="llvm::Module">Module</a>* = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><b>protected</b>:</td></tr>
<tr><th id="159">159</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120MachineSchedulerBase15scheduleRegionsERN4llvm17ScheduleDAGInstrsEb" title='(anonymous namespace)::MachineSchedulerBase::scheduleRegions' data-type='void (anonymous namespace)::MachineSchedulerBase::scheduleRegions(llvm::ScheduleDAGInstrs &amp; Scheduler, bool FixKillFlags)' data-ref="_ZN12_GLOBAL__N_120MachineSchedulerBase15scheduleRegionsERN4llvm17ScheduleDAGInstrsEb">scheduleRegions</a>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> &amp;<dfn class="local col7 decl" id="207Scheduler" title='Scheduler' data-type='llvm::ScheduleDAGInstrs &amp;' data-ref="207Scheduler">Scheduler</dfn>, <em>bool</em> <dfn class="local col8 decl" id="208FixKillFlags" title='FixKillFlags' data-type='bool' data-ref="208FixKillFlags">FixKillFlags</dfn>);</td></tr>
<tr><th id="160">160</th><td>};</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td><i class="doc" data-doc="(anonymousnamespace)::MachineScheduler">/// MachineScheduler runs after coalescing and before register allocation.</i></td></tr>
<tr><th id="163">163</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::MachineScheduler" title='(anonymous namespace)::MachineScheduler' data-ref="(anonymousnamespace)::MachineScheduler">MachineScheduler</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::MachineSchedulerBase" title='(anonymous namespace)::MachineSchedulerBase' data-ref="(anonymousnamespace)::MachineSchedulerBase">MachineSchedulerBase</a> {</td></tr>
<tr><th id="164">164</th><td><b>public</b>:</td></tr>
<tr><th id="165">165</th><td>  <a class="tu decl" href="#_ZN12_GLOBAL__N_116MachineSchedulerC1Ev" title='(anonymous namespace)::MachineScheduler::MachineScheduler' data-type='void (anonymous namespace)::MachineScheduler::MachineScheduler()' data-ref="_ZN12_GLOBAL__N_116MachineSchedulerC1Ev">MachineScheduler</a>();</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZNK12_GLOBAL__N_116MachineScheduler16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::MachineScheduler::getAnalysisUsage' data-type='void (anonymous namespace)::MachineScheduler::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_116MachineScheduler16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</a>(<a class="type" href="../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col9 decl" id="209AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="209AU">AU</dfn>) <em>const</em> override;</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_116MachineScheduler20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::MachineScheduler::runOnMachineFunction' data-type='bool (anonymous namespace)::MachineScheduler::runOnMachineFunction(llvm::MachineFunction &amp; )' data-ref="_ZN12_GLOBAL__N_116MachineScheduler20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>&amp;) override;</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::MachineScheduler::ID" title='(anonymous namespace)::MachineScheduler::ID' data-type='char' data-ref="(anonymousnamespace)::MachineScheduler::ID">ID</dfn>; <i  data-doc="(anonymousnamespace)::MachineScheduler::ID">// Class identification, replacement for typeinfo</i></td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td><b>protected</b>:</td></tr>
<tr><th id="174">174</th><td>  <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> *<a class="tu decl" href="#_ZN12_GLOBAL__N_116MachineScheduler22createMachineSchedulerEv" title='(anonymous namespace)::MachineScheduler::createMachineScheduler' data-type='llvm::ScheduleDAGInstrs * (anonymous namespace)::MachineScheduler::createMachineScheduler()' data-ref="_ZN12_GLOBAL__N_116MachineScheduler22createMachineSchedulerEv">createMachineScheduler</a>();</td></tr>
<tr><th id="175">175</th><td>};</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td><i class="doc" data-doc="(anonymousnamespace)::PostMachineScheduler">/// PostMachineScheduler runs after shortly before code emission.</i></td></tr>
<tr><th id="178">178</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::PostMachineScheduler" title='(anonymous namespace)::PostMachineScheduler' data-ref="(anonymousnamespace)::PostMachineScheduler">PostMachineScheduler</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::MachineSchedulerBase" title='(anonymous namespace)::MachineSchedulerBase' data-ref="(anonymousnamespace)::MachineSchedulerBase">MachineSchedulerBase</a> {</td></tr>
<tr><th id="179">179</th><td><b>public</b>:</td></tr>
<tr><th id="180">180</th><td>  <a class="tu decl" href="#_ZN12_GLOBAL__N_120PostMachineSchedulerC1Ev" title='(anonymous namespace)::PostMachineScheduler::PostMachineScheduler' data-type='void (anonymous namespace)::PostMachineScheduler::PostMachineScheduler()' data-ref="_ZN12_GLOBAL__N_120PostMachineSchedulerC1Ev">PostMachineScheduler</a>();</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZNK12_GLOBAL__N_120PostMachineScheduler16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::PostMachineScheduler::getAnalysisUsage' data-type='void (anonymous namespace)::PostMachineScheduler::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_120PostMachineScheduler16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</a>(<a class="type" href="../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col0 decl" id="210AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="210AU">AU</dfn>) <em>const</em> override;</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_120PostMachineScheduler20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::PostMachineScheduler::runOnMachineFunction' data-type='bool (anonymous namespace)::PostMachineScheduler::runOnMachineFunction(llvm::MachineFunction &amp; )' data-ref="_ZN12_GLOBAL__N_120PostMachineScheduler20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>&amp;) override;</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::PostMachineScheduler::ID" title='(anonymous namespace)::PostMachineScheduler::ID' data-type='char' data-ref="(anonymousnamespace)::PostMachineScheduler::ID">ID</dfn>; <i  data-doc="(anonymousnamespace)::PostMachineScheduler::ID">// Class identification, replacement for typeinfo</i></td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td><b>protected</b>:</td></tr>
<tr><th id="189">189</th><td>  <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> *<a class="tu decl" href="#_ZN12_GLOBAL__N_120PostMachineScheduler26createPostMachineSchedulerEv" title='(anonymous namespace)::PostMachineScheduler::createPostMachineScheduler' data-type='llvm::ScheduleDAGInstrs * (anonymous namespace)::PostMachineScheduler::createPostMachineScheduler()' data-ref="_ZN12_GLOBAL__N_120PostMachineScheduler26createPostMachineSchedulerEv">createPostMachineScheduler</a>();</td></tr>
<tr><th id="190">190</th><td>};</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::MachineScheduler" title='(anonymous namespace)::MachineScheduler' data-ref="(anonymousnamespace)::MachineScheduler">MachineScheduler</a>::<dfn class="tu decl def" id="(anonymousnamespace)::MachineScheduler::ID" title='(anonymous namespace)::MachineScheduler::ID' data-type='char' data-ref="(anonymousnamespace)::MachineScheduler::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::MachineSchedulerID" title='llvm::MachineSchedulerID' data-ref="llvm::MachineSchedulerID">MachineSchedulerID</dfn> = <a class="tu type" href="#(anonymousnamespace)::MachineScheduler" title='(anonymous namespace)::MachineScheduler' data-ref="(anonymousnamespace)::MachineScheduler">MachineScheduler</a>::<a class="tu ref" href="#(anonymousnamespace)::MachineScheduler::ID" title='(anonymous namespace)::MachineScheduler::ID' data-ref="(anonymousnamespace)::MachineScheduler::ID">ID</a>;</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#47" title="static void *initializeMachineSchedulerPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(MachineScheduler, DEBUG_TYPE,</td></tr>
<tr><th id="199">199</th><td>                      <q>"Machine Instruction Scheduler"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="200">200</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeAAResultsWrapperPassPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(AAResultsWrapperPass)</td></tr>
<tr><th id="201">201</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeMachineLoopInfoPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineLoopInfo)</td></tr>
<tr><th id="202">202</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeSlotIndexesPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(SlotIndexes)</td></tr>
<tr><th id="203">203</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeLiveIntervalsPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(LiveIntervals)</td></tr>
<tr><th id="204">204</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;Machine Instruction Scheduler&quot;, &quot;machine-scheduler&quot;, &amp;MachineScheduler::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;MachineScheduler&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeMachineSchedulerPassFlag; void llvm::initializeMachineSchedulerPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeMachineSchedulerPassFlag, initializeMachineSchedulerPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::MachineScheduler" title='(anonymous namespace)::MachineScheduler' data-ref="(anonymousnamespace)::MachineScheduler">MachineScheduler</a>, <a class="macro" href="#73" title="&quot;machine-scheduler&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="205">205</th><td>                    <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Machine Instruction Scheduler"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td><a class="tu type" href="#(anonymousnamespace)::MachineScheduler" title='(anonymous namespace)::MachineScheduler' data-ref="(anonymousnamespace)::MachineScheduler">MachineScheduler</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_116MachineSchedulerC1Ev" title='(anonymous namespace)::MachineScheduler::MachineScheduler' data-type='void (anonymous namespace)::MachineScheduler::MachineScheduler()' data-ref="_ZN12_GLOBAL__N_116MachineSchedulerC1Ev">MachineScheduler</dfn>() : <a class="tu type" href="#(anonymousnamespace)::MachineSchedulerBase" title='(anonymous namespace)::MachineSchedulerBase' data-ref="(anonymousnamespace)::MachineSchedulerBase">MachineSchedulerBase</a><a class="tu ref" href="#_ZN12_GLOBAL__N_120MachineSchedulerBaseC1ERc" title='(anonymous namespace)::MachineSchedulerBase::MachineSchedulerBase' data-use='c' data-ref="_ZN12_GLOBAL__N_120MachineSchedulerBaseC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::MachineScheduler::ID" title='(anonymous namespace)::MachineScheduler::ID' data-use='a' data-ref="(anonymousnamespace)::MachineScheduler::ID">ID</a>) {</td></tr>
<tr><th id="208">208</th><td>  <a class="ref" href="#204" title='llvm::initializeMachineSchedulerPass' data-ref="_ZN4llvm30initializeMachineSchedulerPassERNS_12PassRegistryE">initializeMachineSchedulerPass</a>(<span class='refarg'>*<a class="type" href="../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="209">209</th><td>}</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineScheduler" title='(anonymous namespace)::MachineScheduler' data-ref="(anonymousnamespace)::MachineScheduler">MachineScheduler</a>::<dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_116MachineScheduler16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::MachineScheduler::getAnalysisUsage' data-type='void (anonymous namespace)::MachineScheduler::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_116MachineScheduler16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col1 decl" id="211AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="211AU">AU</dfn>) <em>const</em> {</td></tr>
<tr><th id="212">212</th><td>  <a class="local col1 ref" href="#211AU" title='AU' data-ref="211AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="213">213</th><td>  <a class="local col1 ref" href="#211AU" title='AU' data-ref="211AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage13addRequiredIDERc" title='llvm::AnalysisUsage::addRequiredID' data-ref="_ZN4llvm13AnalysisUsage13addRequiredIDERc">addRequiredID</a>(<span class='refarg'><a class="ref" href="../../include/llvm/CodeGen/Passes.h.html#llvm::MachineDominatorsID" title='llvm::MachineDominatorsID' data-ref="llvm::MachineDominatorsID">MachineDominatorsID</a></span>);</td></tr>
<tr><th id="214">214</th><td>  <a class="local col1 ref" href="#211AU" title='AU' data-ref="211AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="215">215</th><td>  <a class="local col1 ref" href="#211AU" title='AU' data-ref="211AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AAResultsWrapperPass" title='llvm::AAResultsWrapperPass' data-ref="llvm::AAResultsWrapperPass">AAResultsWrapperPass</a>&gt;();</td></tr>
<tr><th id="216">216</th><td>  <a class="local col1 ref" href="#211AU" title='AU' data-ref="211AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig" title='llvm::TargetPassConfig' data-ref="llvm::TargetPassConfig">TargetPassConfig</a>&gt;();</td></tr>
<tr><th id="217">217</th><td>  <a class="local col1 ref" href="#211AU" title='AU' data-ref="211AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndexes" title='llvm::SlotIndexes' data-ref="llvm::SlotIndexes">SlotIndexes</a>&gt;();</td></tr>
<tr><th id="218">218</th><td>  <a class="local col1 ref" href="#211AU" title='AU' data-ref="211AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndexes" title='llvm::SlotIndexes' data-ref="llvm::SlotIndexes">SlotIndexes</a>&gt;();</td></tr>
<tr><th id="219">219</th><td>  <a class="local col1 ref" href="#211AU" title='AU' data-ref="211AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="220">220</th><td>  <a class="local col1 ref" href="#211AU" title='AU' data-ref="211AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="221">221</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col1 ref" href="#211AU" title='AU' data-ref="211AU">AU</a></span>);</td></tr>
<tr><th id="222">222</th><td>}</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::PostMachineScheduler" title='(anonymous namespace)::PostMachineScheduler' data-ref="(anonymousnamespace)::PostMachineScheduler">PostMachineScheduler</a>::<dfn class="tu decl def" id="(anonymousnamespace)::PostMachineScheduler::ID" title='(anonymous namespace)::PostMachineScheduler::ID' data-type='char' data-ref="(anonymousnamespace)::PostMachineScheduler::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::PostMachineSchedulerID" title='llvm::PostMachineSchedulerID' data-ref="llvm::PostMachineSchedulerID">PostMachineSchedulerID</dfn> = <a class="tu type" href="#(anonymousnamespace)::PostMachineScheduler" title='(anonymous namespace)::PostMachineScheduler' data-ref="(anonymousnamespace)::PostMachineScheduler">PostMachineScheduler</a>::<a class="tu ref" href="#(anonymousnamespace)::PostMachineScheduler::ID" title='(anonymous namespace)::PostMachineScheduler::ID' data-ref="(anonymousnamespace)::PostMachineScheduler::ID">ID</a>;</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#33" title="static void *initializePostMachineSchedulerPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;PostRA Machine Instruction Scheduler&quot;, &quot;postmisched&quot;, &amp;PostMachineScheduler::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;PostMachineScheduler&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializePostMachineSchedulerPassFlag; void llvm::initializePostMachineSchedulerPass(PassRegistry &amp;Registry) { llvm::call_once(InitializePostMachineSchedulerPassFlag, initializePostMachineSchedulerPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::PostMachineScheduler" title='(anonymous namespace)::PostMachineScheduler' data-ref="(anonymousnamespace)::PostMachineScheduler">PostMachineScheduler</a>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"postmisched"</q>,</td></tr>
<tr><th id="229">229</th><td>                <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"PostRA Machine Instruction Scheduler"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td><a class="tu type" href="#(anonymousnamespace)::PostMachineScheduler" title='(anonymous namespace)::PostMachineScheduler' data-ref="(anonymousnamespace)::PostMachineScheduler">PostMachineScheduler</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120PostMachineSchedulerC1Ev" title='(anonymous namespace)::PostMachineScheduler::PostMachineScheduler' data-type='void (anonymous namespace)::PostMachineScheduler::PostMachineScheduler()' data-ref="_ZN12_GLOBAL__N_120PostMachineSchedulerC1Ev">PostMachineScheduler</dfn>() : <a class="tu type" href="#(anonymousnamespace)::MachineSchedulerBase" title='(anonymous namespace)::MachineSchedulerBase' data-ref="(anonymousnamespace)::MachineSchedulerBase">MachineSchedulerBase</a><a class="tu ref" href="#_ZN12_GLOBAL__N_120MachineSchedulerBaseC1ERc" title='(anonymous namespace)::MachineSchedulerBase::MachineSchedulerBase' data-use='c' data-ref="_ZN12_GLOBAL__N_120MachineSchedulerBaseC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::PostMachineScheduler::ID" title='(anonymous namespace)::PostMachineScheduler::ID' data-use='a' data-ref="(anonymousnamespace)::PostMachineScheduler::ID">ID</a>) {</td></tr>
<tr><th id="232">232</th><td>  <a class="ref" href="#228" title='llvm::initializePostMachineSchedulerPass' data-ref="_ZN4llvm34initializePostMachineSchedulerPassERNS_12PassRegistryE">initializePostMachineSchedulerPass</a>(<span class='refarg'>*<a class="type" href="../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="233">233</th><td>}</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::PostMachineScheduler" title='(anonymous namespace)::PostMachineScheduler' data-ref="(anonymousnamespace)::PostMachineScheduler">PostMachineScheduler</a>::<dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_120PostMachineScheduler16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::PostMachineScheduler::getAnalysisUsage' data-type='void (anonymous namespace)::PostMachineScheduler::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_120PostMachineScheduler16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col2 decl" id="212AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="212AU">AU</dfn>) <em>const</em> {</td></tr>
<tr><th id="236">236</th><td>  <a class="local col2 ref" href="#212AU" title='AU' data-ref="212AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="237">237</th><td>  <a class="local col2 ref" href="#212AU" title='AU' data-ref="212AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage13addRequiredIDERc" title='llvm::AnalysisUsage::addRequiredID' data-ref="_ZN4llvm13AnalysisUsage13addRequiredIDERc">addRequiredID</a>(<span class='refarg'><a class="ref" href="../../include/llvm/CodeGen/Passes.h.html#llvm::MachineDominatorsID" title='llvm::MachineDominatorsID' data-ref="llvm::MachineDominatorsID">MachineDominatorsID</a></span>);</td></tr>
<tr><th id="238">238</th><td>  <a class="local col2 ref" href="#212AU" title='AU' data-ref="212AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="239">239</th><td>  <a class="local col2 ref" href="#212AU" title='AU' data-ref="212AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig" title='llvm::TargetPassConfig' data-ref="llvm::TargetPassConfig">TargetPassConfig</a>&gt;();</td></tr>
<tr><th id="240">240</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col2 ref" href="#212AU" title='AU' data-ref="212AU">AU</a></span>);</td></tr>
<tr><th id="241">241</th><td>}</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td><a class="type" href="../../include/llvm/CodeGen/MachinePassRegistry.h.html#llvm::MachinePassRegistry" title='llvm::MachinePassRegistry' data-ref="llvm::MachinePassRegistry">MachinePassRegistry</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedRegistry" title='llvm::MachineSchedRegistry' data-ref="llvm::MachineSchedRegistry">MachineSchedRegistry</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedRegistry::ScheduleDAGCtor" title='llvm::MachineSchedRegistry::ScheduleDAGCtor' data-type='llvm::ScheduleDAGInstrs *(*)(llvm::MachineSchedContext *)' data-ref="llvm::MachineSchedRegistry::ScheduleDAGCtor">ScheduleDAGCtor</a>&gt;</td></tr>
<tr><th id="244">244</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedRegistry" title='llvm::MachineSchedRegistry' data-ref="llvm::MachineSchedRegistry">MachineSchedRegistry</a>::<a class="ref fake" href="../../include/llvm/CodeGen/MachinePassRegistry.h.html#73" title='llvm::MachinePassRegistry&lt;llvm::ScheduleDAGInstrs *(*)(llvm::MachineSchedContext *)&gt;::MachinePassRegistry' data-ref="_ZN4llvm19MachinePassRegistryIPFPNS_17ScheduleDAGInstrsEPNS_19MachineSchedContextEEEC1Ev"></a><dfn class="decl def" id="llvm::MachineSchedRegistry::Registry" title='llvm::MachineSchedRegistry::Registry' data-ref="llvm::MachineSchedRegistry::Registry">Registry</dfn>;</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td><i class="doc" data-doc="_ZL22useDefaultMachineSchedPN4llvm19MachineSchedContextE">/// A dummy default scheduler factory indicates whether the scheduler</i></td></tr>
<tr><th id="247">247</th><td><i class="doc" data-doc="_ZL22useDefaultMachineSchedPN4llvm19MachineSchedContextE">/// is overridden on the command line.</i></td></tr>
<tr><th id="248">248</th><td><em>static</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> *<dfn class="tu decl def" id="_ZL22useDefaultMachineSchedPN4llvm19MachineSchedContextE" title='useDefaultMachineSched' data-type='llvm::ScheduleDAGInstrs * useDefaultMachineSched(llvm::MachineSchedContext * C)' data-ref="_ZL22useDefaultMachineSchedPN4llvm19MachineSchedContextE">useDefaultMachineSched</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a> *<dfn class="local col3 decl" id="213C" title='C' data-type='llvm::MachineSchedContext *' data-ref="213C">C</dfn>) {</td></tr>
<tr><th id="249">249</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="250">250</th><td>}</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td><i class="doc" data-doc="MachineSchedOpt">/// MachineSchedOpt allows command line selection of the scheduler.</i></td></tr>
<tr><th id="253">253</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedRegistry" title='llvm::MachineSchedRegistry' data-ref="llvm::MachineSchedRegistry">MachineSchedRegistry</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedRegistry::ScheduleDAGCtor" title='llvm::MachineSchedRegistry::ScheduleDAGCtor' data-type='llvm::ScheduleDAGInstrs *(*)(llvm::MachineSchedContext *)' data-ref="llvm::MachineSchedRegistry::ScheduleDAGCtor">ScheduleDAGCtor</a>, <b>false</b>,</td></tr>
<tr><th id="254">254</th><td>               <a class="type" href="../../include/llvm/CodeGen/MachinePassRegistry.h.html#llvm::RegisterPassParser" title='llvm::RegisterPassParser' data-ref="llvm::RegisterPassParser">RegisterPassParser</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedRegistry" title='llvm::MachineSchedRegistry' data-ref="llvm::MachineSchedRegistry">MachineSchedRegistry</a>&gt;&gt;</td></tr>
<tr><th id="255">255</th><td><dfn class="tu decl def" id="MachineSchedOpt" title='MachineSchedOpt' data-type='cl::opt&lt;MachineSchedRegistry::ScheduleDAGCtor, false, RegisterPassParser&lt;MachineSchedRegistry&gt; &gt;' data-ref="MachineSchedOpt">MachineSchedOpt</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"misched"</q>,</td></tr>
<tr><th id="256">256</th><td>                <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(&amp;<a class="tu ref" href="#_ZL22useDefaultMachineSchedPN4llvm19MachineSchedContextE" title='useDefaultMachineSched' data-use='a' data-ref="_ZL22useDefaultMachineSchedPN4llvm19MachineSchedContextE">useDefaultMachineSched</a>), <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="257">257</th><td>                <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Machine instruction scheduler to use"</q>));</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td><em>static</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedRegistry" title='llvm::MachineSchedRegistry' data-ref="llvm::MachineSchedRegistry">MachineSchedRegistry</a></td></tr>
<tr><th id="260">260</th><td><dfn class="tu decl def" id="DefaultSchedRegistry" title='DefaultSchedRegistry' data-type='llvm::MachineSchedRegistry' data-ref="DefaultSchedRegistry">DefaultSchedRegistry</dfn><a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20MachineSchedRegistryC1EPKcS2_PFPNS_17ScheduleDAGInstrsEPNS_19MachineSchedContextEE" title='llvm::MachineSchedRegistry::MachineSchedRegistry' data-ref="_ZN4llvm20MachineSchedRegistryC1EPKcS2_PFPNS_17ScheduleDAGInstrsEPNS_19MachineSchedContextEE">(</a><q>"default"</q>, <q>"Use the target's default scheduler choice."</q>,</td></tr>
<tr><th id="261">261</th><td>                     <a class="tu ref" href="#_ZL22useDefaultMachineSchedPN4llvm19MachineSchedContextE" title='useDefaultMachineSched' data-use='r' data-ref="_ZL22useDefaultMachineSchedPN4llvm19MachineSchedContextE">useDefaultMachineSched</a>);</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableMachineSched" title='EnableMachineSched' data-type='cl::opt&lt;bool&gt;' data-ref="EnableMachineSched">EnableMachineSched</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="264">264</th><td>    <q>"enable-misched"</q>,</td></tr>
<tr><th id="265">265</th><td>    <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable the machine instruction scheduling pass."</q>), <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>),</td></tr>
<tr><th id="266">266</th><td>    <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnablePostRAMachineSched" title='EnablePostRAMachineSched' data-type='cl::opt&lt;bool&gt;' data-ref="EnablePostRAMachineSched">EnablePostRAMachineSched</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="269">269</th><td>    <q>"enable-post-misched"</q>,</td></tr>
<tr><th id="270">270</th><td>    <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable the post-ra machine instruction scheduling pass."</q>),</td></tr>
<tr><th id="271">271</th><td>    <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>), <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td><i class="doc" data-doc="_ZL13priorNonDebugN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEES3_">/// Decrement this iterator until reaching the top or a non-debug instr.</i></td></tr>
<tr><th id="274">274</th><td><em>static</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a></td></tr>
<tr><th id="275">275</th><td><dfn class="tu decl def" id="_ZL13priorNonDebugN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEES3_" title='priorNonDebug' data-type='MachineBasicBlock::const_iterator priorNonDebug(MachineBasicBlock::const_iterator I, MachineBasicBlock::const_iterator Beg)' data-ref="_ZL13priorNonDebugN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEES3_">priorNonDebug</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col4 decl" id="214I" title='I' data-type='MachineBasicBlock::const_iterator' data-ref="214I">I</dfn>,</td></tr>
<tr><th id="276">276</th><td>              <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col5 decl" id="215Beg" title='Beg' data-type='MachineBasicBlock::const_iterator' data-ref="215Beg">Beg</dfn>) {</td></tr>
<tr><th id="277">277</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (I != Beg &amp;&amp; &quot;reached the top of the region, cannot decrement&quot;) ? void (0) : __assert_fail (&quot;I != Beg &amp;&amp; \&quot;reached the top of the region, cannot decrement\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 277, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#214I" title='I' data-ref="214I">I</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#215Beg" title='Beg' data-ref="215Beg">Beg</a> &amp;&amp; <q>"reached the top of the region, cannot decrement"</q>);</td></tr>
<tr><th id="278">278</th><td>  <b>while</b> (<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col4 ref" href="#214I" title='I' data-ref="214I">I</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#215Beg" title='Beg' data-ref="215Beg">Beg</a>) {</td></tr>
<tr><th id="279">279</th><td>    <b>if</b> (!<a class="local col4 ref" href="#214I" title='I' data-ref="214I">I</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="280">280</th><td>      <b>break</b>;</td></tr>
<tr><th id="281">281</th><td>  }</td></tr>
<tr><th id="282">282</th><td>  <b>return</b> <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1EOS3_"></a><a class="local col4 ref" href="#214I" title='I' data-ref="214I">I</a>;</td></tr>
<tr><th id="283">283</th><td>}</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td><i class="doc" data-doc="_ZL13priorNonDebugN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS0_IKS1_Lb0EEE">/// Non-const version.</i></td></tr>
<tr><th id="286">286</th><td><em>static</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a></td></tr>
<tr><th id="287">287</th><td><dfn class="tu decl def" id="_ZL13priorNonDebugN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS0_IKS1_Lb0EEE" title='priorNonDebug' data-type='MachineBasicBlock::iterator priorNonDebug(MachineBasicBlock::iterator I, MachineBasicBlock::const_iterator Beg)' data-ref="_ZL13priorNonDebugN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS0_IKS1_Lb0EEE">priorNonDebug</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="216I" title='I' data-type='MachineBasicBlock::iterator' data-ref="216I">I</dfn>,</td></tr>
<tr><th id="288">288</th><td>              <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col7 decl" id="217Beg" title='Beg' data-type='MachineBasicBlock::const_iterator' data-ref="217Beg">Beg</dfn>) {</td></tr>
<tr><th id="289">289</th><td>  <b>return</b> <a class="tu ref" href="#_ZL13priorNonDebugN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEES3_" title='priorNonDebug' data-use='c' data-ref="_ZL13priorNonDebugN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEES3_">priorNonDebug</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE">(</a><a class="local col6 ref" href="#216I" title='I' data-ref="216I">I</a>), <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1ERKS3_"></a><a class="local col7 ref" href="#217Beg" title='Beg' data-ref="217Beg">Beg</a>)</td></tr>
<tr><th id="290">290</th><td>      .<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIterator19getNonConstIteratorEv" title='llvm::MachineInstrBundleIterator::getNonConstIterator' data-ref="_ZNK4llvm26MachineInstrBundleIterator19getNonConstIteratorEv">getNonConstIterator</a>();</td></tr>
<tr><th id="291">291</th><td>}</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td><i class="doc" data-doc="_ZL11nextIfDebugN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEES3_">/// If this iterator is a debug value, increment until reaching the End or a</i></td></tr>
<tr><th id="294">294</th><td><i class="doc" data-doc="_ZL11nextIfDebugN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEES3_">/// non-debug instruction.</i></td></tr>
<tr><th id="295">295</th><td><em>static</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a></td></tr>
<tr><th id="296">296</th><td><dfn class="tu decl def" id="_ZL11nextIfDebugN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEES3_" title='nextIfDebug' data-type='MachineBasicBlock::const_iterator nextIfDebug(MachineBasicBlock::const_iterator I, MachineBasicBlock::const_iterator End)' data-ref="_ZL11nextIfDebugN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEES3_">nextIfDebug</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col8 decl" id="218I" title='I' data-type='MachineBasicBlock::const_iterator' data-ref="218I">I</dfn>,</td></tr>
<tr><th id="297">297</th><td>            <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col9 decl" id="219End" title='End' data-type='MachineBasicBlock::const_iterator' data-ref="219End">End</dfn>) {</td></tr>
<tr><th id="298">298</th><td>  <b>for</b>(; <a class="local col8 ref" href="#218I" title='I' data-ref="218I">I</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col9 ref" href="#219End" title='End' data-ref="219End">End</a>; <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col8 ref" href="#218I" title='I' data-ref="218I">I</a>) {</td></tr>
<tr><th id="299">299</th><td>    <b>if</b> (!<a class="local col8 ref" href="#218I" title='I' data-ref="218I">I</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="300">300</th><td>      <b>break</b>;</td></tr>
<tr><th id="301">301</th><td>  }</td></tr>
<tr><th id="302">302</th><td>  <b>return</b> <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1EOS3_"></a><a class="local col8 ref" href="#218I" title='I' data-ref="218I">I</a>;</td></tr>
<tr><th id="303">303</th><td>}</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td><i class="doc" data-doc="_ZL11nextIfDebugN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS0_IKS1_Lb0EEE">/// Non-const version.</i></td></tr>
<tr><th id="306">306</th><td><em>static</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a></td></tr>
<tr><th id="307">307</th><td><dfn class="tu decl def" id="_ZL11nextIfDebugN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS0_IKS1_Lb0EEE" title='nextIfDebug' data-type='MachineBasicBlock::iterator nextIfDebug(MachineBasicBlock::iterator I, MachineBasicBlock::const_iterator End)' data-ref="_ZL11nextIfDebugN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS0_IKS1_Lb0EEE">nextIfDebug</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="220I" title='I' data-type='MachineBasicBlock::iterator' data-ref="220I">I</dfn>,</td></tr>
<tr><th id="308">308</th><td>            <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col1 decl" id="221End" title='End' data-type='MachineBasicBlock::const_iterator' data-ref="221End">End</dfn>) {</td></tr>
<tr><th id="309">309</th><td>  <b>return</b> <a class="tu ref" href="#_ZL11nextIfDebugN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEES3_" title='nextIfDebug' data-use='c' data-ref="_ZL11nextIfDebugN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEES3_">nextIfDebug</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE">(</a><a class="local col0 ref" href="#220I" title='I' data-ref="220I">I</a>), <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1ERKS3_"></a><a class="local col1 ref" href="#221End" title='End' data-ref="221End">End</a>)</td></tr>
<tr><th id="310">310</th><td>      .<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIterator19getNonConstIteratorEv" title='llvm::MachineInstrBundleIterator::getNonConstIterator' data-ref="_ZNK4llvm26MachineInstrBundleIterator19getNonConstIteratorEv">getNonConstIterator</a>();</td></tr>
<tr><th id="311">311</th><td>}</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116MachineScheduler22createMachineSchedulerEv">/// Instantiate a ScheduleDAGInstrs that will be owned by the caller.</i></td></tr>
<tr><th id="314">314</th><td><a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> *<a class="tu type" href="#(anonymousnamespace)::MachineScheduler" title='(anonymous namespace)::MachineScheduler' data-ref="(anonymousnamespace)::MachineScheduler">MachineScheduler</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_116MachineScheduler22createMachineSchedulerEv" title='(anonymous namespace)::MachineScheduler::createMachineScheduler' data-type='llvm::ScheduleDAGInstrs * (anonymous namespace)::MachineScheduler::createMachineScheduler()' data-ref="_ZN12_GLOBAL__N_116MachineScheduler22createMachineSchedulerEv">createMachineScheduler</dfn>() {</td></tr>
<tr><th id="315">315</th><td>  <i>// Select the scheduler, or set the default.</i></td></tr>
<tr><th id="316">316</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedRegistry" title='llvm::MachineSchedRegistry' data-ref="llvm::MachineSchedRegistry">MachineSchedRegistry</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedRegistry::ScheduleDAGCtor" title='llvm::MachineSchedRegistry::ScheduleDAGCtor' data-type='llvm::ScheduleDAGInstrs *(*)(llvm::MachineSchedContext *)' data-ref="llvm::MachineSchedRegistry::ScheduleDAGCtor">ScheduleDAGCtor</a> <dfn class="local col2 decl" id="222Ctor" title='Ctor' data-type='MachineSchedRegistry::ScheduleDAGCtor' data-ref="222Ctor">Ctor</dfn> = <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#MachineSchedOpt" title='MachineSchedOpt' data-use='m' data-ref="MachineSchedOpt">MachineSchedOpt</a>;</td></tr>
<tr><th id="317">317</th><td>  <b>if</b> (<a class="local col2 ref" href="#222Ctor" title='Ctor' data-ref="222Ctor">Ctor</a> != <a class="tu ref" href="#_ZL22useDefaultMachineSchedPN4llvm19MachineSchedContextE" title='useDefaultMachineSched' data-use='r' data-ref="_ZL22useDefaultMachineSchedPN4llvm19MachineSchedContextE">useDefaultMachineSched</a>)</td></tr>
<tr><th id="318">318</th><td>    <b>return</b> <a class="local col2 ref" href="#222Ctor" title='Ctor' data-ref="222Ctor">Ctor</a>(<b>this</b>);</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td>  <i>// Get the default scheduler set by the target for this function.</i></td></tr>
<tr><th id="321">321</th><td>  <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> *<dfn class="local col3 decl" id="223Scheduler" title='Scheduler' data-type='llvm::ScheduleDAGInstrs *' data-ref="223Scheduler">Scheduler</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext::PassConfig" title='llvm::MachineSchedContext::PassConfig' data-ref="llvm::MachineSchedContext::PassConfig">PassConfig</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZNK4llvm16TargetPassConfig22createMachineSchedulerEPNS_19MachineSchedContextE" title='llvm::TargetPassConfig::createMachineScheduler' data-ref="_ZNK4llvm16TargetPassConfig22createMachineSchedulerEPNS_19MachineSchedContextE">createMachineScheduler</a>(<b>this</b>);</td></tr>
<tr><th id="322">322</th><td>  <b>if</b> (<a class="local col3 ref" href="#223Scheduler" title='Scheduler' data-ref="223Scheduler">Scheduler</a>)</td></tr>
<tr><th id="323">323</th><td>    <b>return</b> <a class="local col3 ref" href="#223Scheduler" title='Scheduler' data-ref="223Scheduler">Scheduler</a>;</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td>  <i>// Default to GenericScheduler.</i></td></tr>
<tr><th id="326">326</th><td>  <b>return</b> <a class="ref" href="#_ZN4llvm22createGenericSchedLiveEPNS_19MachineSchedContextE" title='llvm::createGenericSchedLive' data-ref="_ZN4llvm22createGenericSchedLiveEPNS_19MachineSchedContextE">createGenericSchedLive</a>(<b>this</b>);</td></tr>
<tr><th id="327">327</th><td>}</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120PostMachineScheduler26createPostMachineSchedulerEv">/// Instantiate a ScheduleDAGInstrs for PostRA scheduling that will be owned by</i></td></tr>
<tr><th id="330">330</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120PostMachineScheduler26createPostMachineSchedulerEv">/// the caller. We don't have a command line option to override the postRA</i></td></tr>
<tr><th id="331">331</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120PostMachineScheduler26createPostMachineSchedulerEv">/// scheduler. The Target must configure it.</i></td></tr>
<tr><th id="332">332</th><td><a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> *<a class="tu type" href="#(anonymousnamespace)::PostMachineScheduler" title='(anonymous namespace)::PostMachineScheduler' data-ref="(anonymousnamespace)::PostMachineScheduler">PostMachineScheduler</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120PostMachineScheduler26createPostMachineSchedulerEv" title='(anonymous namespace)::PostMachineScheduler::createPostMachineScheduler' data-type='llvm::ScheduleDAGInstrs * (anonymous namespace)::PostMachineScheduler::createPostMachineScheduler()' data-ref="_ZN12_GLOBAL__N_120PostMachineScheduler26createPostMachineSchedulerEv">createPostMachineScheduler</dfn>() {</td></tr>
<tr><th id="333">333</th><td>  <i>// Get the postRA scheduler set by the target for this function.</i></td></tr>
<tr><th id="334">334</th><td>  <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> *<dfn class="local col4 decl" id="224Scheduler" title='Scheduler' data-type='llvm::ScheduleDAGInstrs *' data-ref="224Scheduler">Scheduler</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext::PassConfig" title='llvm::MachineSchedContext::PassConfig' data-ref="llvm::MachineSchedContext::PassConfig">PassConfig</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZNK4llvm16TargetPassConfig26createPostMachineSchedulerEPNS_19MachineSchedContextE" title='llvm::TargetPassConfig::createPostMachineScheduler' data-ref="_ZNK4llvm16TargetPassConfig26createPostMachineSchedulerEPNS_19MachineSchedContextE">createPostMachineScheduler</a>(<b>this</b>);</td></tr>
<tr><th id="335">335</th><td>  <b>if</b> (<a class="local col4 ref" href="#224Scheduler" title='Scheduler' data-ref="224Scheduler">Scheduler</a>)</td></tr>
<tr><th id="336">336</th><td>    <b>return</b> <a class="local col4 ref" href="#224Scheduler" title='Scheduler' data-ref="224Scheduler">Scheduler</a>;</td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td>  <i>// Default to GenericScheduler.</i></td></tr>
<tr><th id="339">339</th><td>  <b>return</b> <a class="ref" href="#_ZN4llvm24createGenericSchedPostRAEPNS_19MachineSchedContextE" title='llvm::createGenericSchedPostRA' data-ref="_ZN4llvm24createGenericSchedPostRAEPNS_19MachineSchedContextE">createGenericSchedPostRA</a>(<b>this</b>);</td></tr>
<tr><th id="340">340</th><td>}</td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116MachineScheduler20runOnMachineFunctionERN4llvm15MachineFunctionE">/// Top-level MachineScheduler pass driver.</i></td></tr>
<tr><th id="343">343</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116MachineScheduler20runOnMachineFunctionERN4llvm15MachineFunctionE">///</i></td></tr>
<tr><th id="344">344</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116MachineScheduler20runOnMachineFunctionERN4llvm15MachineFunctionE">/// Visit blocks in function order. Divide each block into scheduling regions</i></td></tr>
<tr><th id="345">345</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116MachineScheduler20runOnMachineFunctionERN4llvm15MachineFunctionE">/// and visit them bottom-up. Visiting regions bottom-up is not required, but is</i></td></tr>
<tr><th id="346">346</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116MachineScheduler20runOnMachineFunctionERN4llvm15MachineFunctionE">/// consistent with the DAG builder, which traverses the interior of the</i></td></tr>
<tr><th id="347">347</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116MachineScheduler20runOnMachineFunctionERN4llvm15MachineFunctionE">/// scheduling regions bottom-up.</i></td></tr>
<tr><th id="348">348</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116MachineScheduler20runOnMachineFunctionERN4llvm15MachineFunctionE">///</i></td></tr>
<tr><th id="349">349</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116MachineScheduler20runOnMachineFunctionERN4llvm15MachineFunctionE">/// This design avoids exposing scheduling boundaries to the DAG builder,</i></td></tr>
<tr><th id="350">350</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116MachineScheduler20runOnMachineFunctionERN4llvm15MachineFunctionE">/// simplifying the DAG builder's support for "special" target instructions.</i></td></tr>
<tr><th id="351">351</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116MachineScheduler20runOnMachineFunctionERN4llvm15MachineFunctionE">/// At the same time the design allows target schedulers to operate across</i></td></tr>
<tr><th id="352">352</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116MachineScheduler20runOnMachineFunctionERN4llvm15MachineFunctionE">/// scheduling boundaries, for example to bundle the boundary instructions</i></td></tr>
<tr><th id="353">353</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116MachineScheduler20runOnMachineFunctionERN4llvm15MachineFunctionE">/// without reordering them. This creates complexity, because the target</i></td></tr>
<tr><th id="354">354</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116MachineScheduler20runOnMachineFunctionERN4llvm15MachineFunctionE">/// scheduler must update the RegionBegin and RegionEnd positions cached by</i></td></tr>
<tr><th id="355">355</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116MachineScheduler20runOnMachineFunctionERN4llvm15MachineFunctionE">/// ScheduleDAGInstrs whenever adding or removing instructions. A much simpler</i></td></tr>
<tr><th id="356">356</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116MachineScheduler20runOnMachineFunctionERN4llvm15MachineFunctionE">/// design would be to split blocks at scheduling boundaries, but LLVM has a</i></td></tr>
<tr><th id="357">357</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116MachineScheduler20runOnMachineFunctionERN4llvm15MachineFunctionE">/// general bias against block splitting purely for implementation simplicity.</i></td></tr>
<tr><th id="358">358</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MachineScheduler" title='(anonymous namespace)::MachineScheduler' data-ref="(anonymousnamespace)::MachineScheduler">MachineScheduler</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_116MachineScheduler20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::MachineScheduler::runOnMachineFunction' data-type='bool (anonymous namespace)::MachineScheduler::runOnMachineFunction(llvm::MachineFunction &amp; mf)' data-ref="_ZN12_GLOBAL__N_116MachineScheduler20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="225mf" title='mf' data-type='llvm::MachineFunction &amp;' data-ref="225mf">mf</dfn>) {</td></tr>
<tr><th id="359">359</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col5 ref" href="#225mf" title='mf' data-ref="225mf">mf</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="360">360</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td>  <b>if</b> (<a class="tu ref" href="#EnableMachineSched" title='EnableMachineSched' data-use='m' data-ref="EnableMachineSched">EnableMachineSched</a>.<a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl6Option17getNumOccurrencesEv" title='llvm::cl::Option::getNumOccurrences' data-ref="_ZNK4llvm2cl6Option17getNumOccurrencesEv">getNumOccurrences</a>()) {</td></tr>
<tr><th id="363">363</th><td>    <b>if</b> (!<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableMachineSched" title='EnableMachineSched' data-use='m' data-ref="EnableMachineSched">EnableMachineSched</a>)</td></tr>
<tr><th id="364">364</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="365">365</th><td>  } <b>else</b> <b>if</b> (!<a class="local col5 ref" href="#225mf" title='mf' data-ref="225mf">mf</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo22enableMachineSchedulerEv" title='llvm::TargetSubtargetInfo::enableMachineScheduler' data-ref="_ZNK4llvm19TargetSubtargetInfo22enableMachineSchedulerEv">enableMachineScheduler</a>())</td></tr>
<tr><th id="366">366</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Before MISched:\n&quot;; mf.print(dbgs()); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Before MISched:\n"</q>; <a class="local col5 ref" href="#225mf" title='mf' data-ref="225mf">mf</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction5printERNS_11raw_ostreamEPKNS_11SlotIndexesE" title='llvm::MachineFunction::print' data-ref="_ZNK4llvm15MachineFunction5printERNS_11raw_ostreamEPKNS_11SlotIndexesE">print</a>(<span class='refarg'><a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>()));</td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td>  <i>// Initialize the context of the pass.</i></td></tr>
<tr><th id="371">371</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext::MF" title='llvm::MachineSchedContext::MF' data-ref="llvm::MachineSchedContext::MF">MF</a> = &amp;<a class="local col5 ref" href="#225mf" title='mf' data-ref="225mf">mf</a>;</td></tr>
<tr><th id="372">372</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext::MLI" title='llvm::MachineSchedContext::MLI' data-ref="llvm::MachineSchedContext::MLI">MLI</a> = &amp;<a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="373">373</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext::MDT" title='llvm::MachineSchedContext::MDT' data-ref="llvm::MachineSchedContext::MDT">MDT</a> = &amp;<a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="374">374</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext::PassConfig" title='llvm::MachineSchedContext::PassConfig' data-ref="llvm::MachineSchedContext::PassConfig">PassConfig</a> = &amp;<a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig" title='llvm::TargetPassConfig' data-ref="llvm::TargetPassConfig">TargetPassConfig</a>&gt;();</td></tr>
<tr><th id="375">375</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext::AA" title='llvm::MachineSchedContext::AA' data-ref="llvm::MachineSchedContext::AA">AA</a> = &amp;<a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AAResultsWrapperPass" title='llvm::AAResultsWrapperPass' data-ref="llvm::AAResultsWrapperPass">AAResultsWrapperPass</a>&gt;().<a class="ref" href="../../include/llvm/Analysis/AliasAnalysis.h.html#_ZN4llvm20AAResultsWrapperPass12getAAResultsEv" title='llvm::AAResultsWrapperPass::getAAResults' data-ref="_ZN4llvm20AAResultsWrapperPass12getAAResultsEv">getAAResults</a>();</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext::LIS" title='llvm::MachineSchedContext::LIS' data-ref="llvm::MachineSchedContext::LIS">LIS</a> = &amp;<a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td>  <b>if</b> (<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#VerifyScheduling" title='VerifyScheduling' data-use='m' data-ref="VerifyScheduling">VerifyScheduling</a>) {</td></tr>
<tr><th id="380">380</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { LIS-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext::LIS" title='llvm::MachineSchedContext::LIS' data-ref="llvm::MachineSchedContext::LIS">LIS</a>-&gt;<a class="member" href="../../include/llvm/Pass.h.html#_ZNK4llvm4Pass4dumpEv" title='llvm::Pass::dump' data-ref="_ZNK4llvm4Pass4dumpEv">dump</a>());</td></tr>
<tr><th id="381">381</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext::MF" title='llvm::MachineSchedContext::MF' data-ref="llvm::MachineSchedContext::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction6verifyEPNS_4PassEPKcb" title='llvm::MachineFunction::verify' data-ref="_ZNK4llvm15MachineFunction6verifyEPNS_4PassEPKcb">verify</a>(<b>this</b>, <q>"Before machine scheduling."</q>);</td></tr>
<tr><th id="382">382</th><td>  }</td></tr>
<tr><th id="383">383</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext::RegClassInfo" title='llvm::MachineSchedContext::RegClassInfo' data-ref="llvm::MachineSchedContext::RegClassInfo">RegClassInfo</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZN4llvm17RegisterClassInfo20runOnMachineFunctionERKNS_15MachineFunctionE" title='llvm::RegisterClassInfo::runOnMachineFunction' data-ref="_ZN4llvm17RegisterClassInfo20runOnMachineFunctionERKNS_15MachineFunctionE">runOnMachineFunction</a>(*<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext::MF" title='llvm::MachineSchedContext::MF' data-ref="llvm::MachineSchedContext::MF">MF</a>);</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td>  <i>// Instantiate the selected scheduler for this target, function, and</i></td></tr>
<tr><th id="386">386</th><td><i>  // optimization level.</i></td></tr>
<tr><th id="387">387</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a>&gt; <dfn class="local col6 decl" id="226Scheduler" title='Scheduler' data-type='std::unique_ptr&lt;ScheduleDAGInstrs&gt;' data-ref="226Scheduler">Scheduler</dfn><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1ENSt15__uniq_ptr_implIT_T0_E7pointerE" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1ENSt15__uniq_ptr_implIT_T0_E7pointerE">(</a><a class="tu member" href="#_ZN12_GLOBAL__N_116MachineScheduler22createMachineSchedulerEv" title='(anonymous namespace)::MachineScheduler::createMachineScheduler' data-use='c' data-ref="_ZN12_GLOBAL__N_116MachineScheduler22createMachineSchedulerEv">createMachineScheduler</a>());</td></tr>
<tr><th id="388">388</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_120MachineSchedulerBase15scheduleRegionsERN4llvm17ScheduleDAGInstrsEb" title='(anonymous namespace)::MachineSchedulerBase::scheduleRegions' data-use='c' data-ref="_ZN12_GLOBAL__N_120MachineSchedulerBase15scheduleRegionsERN4llvm17ScheduleDAGInstrsEb">scheduleRegions</a>(<span class='refarg'><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="local col6 ref" href="#226Scheduler" title='Scheduler' data-ref="226Scheduler">Scheduler</a></span>, <b>false</b>);</td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { LIS-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext::LIS" title='llvm::MachineSchedContext::LIS' data-ref="llvm::MachineSchedContext::LIS">LIS</a>-&gt;<a class="member" href="../../include/llvm/Pass.h.html#_ZNK4llvm4Pass4dumpEv" title='llvm::Pass::dump' data-ref="_ZNK4llvm4Pass4dumpEv">dump</a>());</td></tr>
<tr><th id="391">391</th><td>  <b>if</b> (<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#VerifyScheduling" title='VerifyScheduling' data-use='m' data-ref="VerifyScheduling">VerifyScheduling</a>)</td></tr>
<tr><th id="392">392</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext::MF" title='llvm::MachineSchedContext::MF' data-ref="llvm::MachineSchedContext::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction6verifyEPNS_4PassEPKcb" title='llvm::MachineFunction::verify' data-ref="_ZNK4llvm15MachineFunction6verifyEPNS_4PassEPKcb">verify</a>(<b>this</b>, <q>"After machine scheduling."</q>);</td></tr>
<tr><th id="393">393</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="394">394</th><td>}</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PostMachineScheduler" title='(anonymous namespace)::PostMachineScheduler' data-ref="(anonymousnamespace)::PostMachineScheduler">PostMachineScheduler</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_120PostMachineScheduler20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::PostMachineScheduler::runOnMachineFunction' data-type='bool (anonymous namespace)::PostMachineScheduler::runOnMachineFunction(llvm::MachineFunction &amp; mf)' data-ref="_ZN12_GLOBAL__N_120PostMachineScheduler20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="227mf" title='mf' data-type='llvm::MachineFunction &amp;' data-ref="227mf">mf</dfn>) {</td></tr>
<tr><th id="397">397</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col7 ref" href="#227mf" title='mf' data-ref="227mf">mf</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="398">398</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td>  <b>if</b> (<a class="tu ref" href="#EnablePostRAMachineSched" title='EnablePostRAMachineSched' data-use='m' data-ref="EnablePostRAMachineSched">EnablePostRAMachineSched</a>.<a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl6Option17getNumOccurrencesEv" title='llvm::cl::Option::getNumOccurrences' data-ref="_ZNK4llvm2cl6Option17getNumOccurrencesEv">getNumOccurrences</a>()) {</td></tr>
<tr><th id="401">401</th><td>    <b>if</b> (!<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnablePostRAMachineSched" title='EnablePostRAMachineSched' data-use='m' data-ref="EnablePostRAMachineSched">EnablePostRAMachineSched</a>)</td></tr>
<tr><th id="402">402</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="403">403</th><td>  } <b>else</b> <b>if</b> (!<a class="local col7 ref" href="#227mf" title='mf' data-ref="227mf">mf</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo21enablePostRASchedulerEv" title='llvm::TargetSubtargetInfo::enablePostRAScheduler' data-ref="_ZNK4llvm19TargetSubtargetInfo21enablePostRASchedulerEv">enablePostRAScheduler</a>()) {</td></tr>
<tr><th id="404">404</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Subtarget disables post-MI-sched.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Subtarget disables post-MI-sched.\n"</q>);</td></tr>
<tr><th id="405">405</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="406">406</th><td>  }</td></tr>
<tr><th id="407">407</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Before post-MI-sched:\n&quot;; mf.print(dbgs()); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Before post-MI-sched:\n"</q>; <a class="local col7 ref" href="#227mf" title='mf' data-ref="227mf">mf</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction5printERNS_11raw_ostreamEPKNS_11SlotIndexesE" title='llvm::MachineFunction::print' data-ref="_ZNK4llvm15MachineFunction5printERNS_11raw_ostreamEPKNS_11SlotIndexesE">print</a>(<span class='refarg'><a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>()));</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td>  <i>// Initialize the context of the pass.</i></td></tr>
<tr><th id="410">410</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext::MF" title='llvm::MachineSchedContext::MF' data-ref="llvm::MachineSchedContext::MF">MF</a> = &amp;<a class="local col7 ref" href="#227mf" title='mf' data-ref="227mf">mf</a>;</td></tr>
<tr><th id="411">411</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext::MLI" title='llvm::MachineSchedContext::MLI' data-ref="llvm::MachineSchedContext::MLI">MLI</a> = &amp;<a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="412">412</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext::PassConfig" title='llvm::MachineSchedContext::PassConfig' data-ref="llvm::MachineSchedContext::PassConfig">PassConfig</a> = &amp;<a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig" title='llvm::TargetPassConfig' data-ref="llvm::TargetPassConfig">TargetPassConfig</a>&gt;();</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td>  <b>if</b> (<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#VerifyScheduling" title='VerifyScheduling' data-use='m' data-ref="VerifyScheduling">VerifyScheduling</a>)</td></tr>
<tr><th id="415">415</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext::MF" title='llvm::MachineSchedContext::MF' data-ref="llvm::MachineSchedContext::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction6verifyEPNS_4PassEPKcb" title='llvm::MachineFunction::verify' data-ref="_ZNK4llvm15MachineFunction6verifyEPNS_4PassEPKcb">verify</a>(<b>this</b>, <q>"Before post machine scheduling."</q>);</td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td>  <i>// Instantiate the selected scheduler for this target, function, and</i></td></tr>
<tr><th id="418">418</th><td><i>  // optimization level.</i></td></tr>
<tr><th id="419">419</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a>&gt; <dfn class="local col8 decl" id="228Scheduler" title='Scheduler' data-type='std::unique_ptr&lt;ScheduleDAGInstrs&gt;' data-ref="228Scheduler">Scheduler</dfn><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1ENSt15__uniq_ptr_implIT_T0_E7pointerE" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1ENSt15__uniq_ptr_implIT_T0_E7pointerE">(</a><a class="tu member" href="#_ZN12_GLOBAL__N_120PostMachineScheduler26createPostMachineSchedulerEv" title='(anonymous namespace)::PostMachineScheduler::createPostMachineScheduler' data-use='c' data-ref="_ZN12_GLOBAL__N_120PostMachineScheduler26createPostMachineSchedulerEv">createPostMachineScheduler</a>());</td></tr>
<tr><th id="420">420</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_120MachineSchedulerBase15scheduleRegionsERN4llvm17ScheduleDAGInstrsEb" title='(anonymous namespace)::MachineSchedulerBase::scheduleRegions' data-use='c' data-ref="_ZN12_GLOBAL__N_120MachineSchedulerBase15scheduleRegionsERN4llvm17ScheduleDAGInstrsEb">scheduleRegions</a>(<span class='refarg'><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="local col8 ref" href="#228Scheduler" title='Scheduler' data-ref="228Scheduler">Scheduler</a></span>, <b>true</b>);</td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td>  <b>if</b> (<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#VerifyScheduling" title='VerifyScheduling' data-use='m' data-ref="VerifyScheduling">VerifyScheduling</a>)</td></tr>
<tr><th id="423">423</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext::MF" title='llvm::MachineSchedContext::MF' data-ref="llvm::MachineSchedContext::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction6verifyEPNS_4PassEPKcb" title='llvm::MachineFunction::verify' data-ref="_ZNK4llvm15MachineFunction6verifyEPNS_4PassEPKcb">verify</a>(<b>this</b>, <q>"After post machine scheduling."</q>);</td></tr>
<tr><th id="424">424</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="425">425</th><td>}</td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td><i class="doc" data-doc="_ZL15isSchedBoundaryN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPNS_17MachineBasicBlockEPNS_15MachineFunctionEPKNS_15TargetInstrInfoE">/// Return true of the given instruction should not be included in a scheduling</i></td></tr>
<tr><th id="428">428</th><td><i class="doc" data-doc="_ZL15isSchedBoundaryN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPNS_17MachineBasicBlockEPNS_15MachineFunctionEPKNS_15TargetInstrInfoE">/// region.</i></td></tr>
<tr><th id="429">429</th><td><i class="doc" data-doc="_ZL15isSchedBoundaryN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPNS_17MachineBasicBlockEPNS_15MachineFunctionEPKNS_15TargetInstrInfoE">///</i></td></tr>
<tr><th id="430">430</th><td><i class="doc" data-doc="_ZL15isSchedBoundaryN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPNS_17MachineBasicBlockEPNS_15MachineFunctionEPKNS_15TargetInstrInfoE">/// MachineScheduler does not currently support scheduling across calls. To</i></td></tr>
<tr><th id="431">431</th><td><i class="doc" data-doc="_ZL15isSchedBoundaryN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPNS_17MachineBasicBlockEPNS_15MachineFunctionEPKNS_15TargetInstrInfoE">/// handle calls, the DAG builder needs to be modified to create register</i></td></tr>
<tr><th id="432">432</th><td><i class="doc" data-doc="_ZL15isSchedBoundaryN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPNS_17MachineBasicBlockEPNS_15MachineFunctionEPKNS_15TargetInstrInfoE">/// anti/output dependencies on the registers clobbered by the call's regmask</i></td></tr>
<tr><th id="433">433</th><td><i class="doc" data-doc="_ZL15isSchedBoundaryN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPNS_17MachineBasicBlockEPNS_15MachineFunctionEPKNS_15TargetInstrInfoE">/// operand. In PreRA scheduling, the stack pointer adjustment already prevents</i></td></tr>
<tr><th id="434">434</th><td><i class="doc" data-doc="_ZL15isSchedBoundaryN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPNS_17MachineBasicBlockEPNS_15MachineFunctionEPKNS_15TargetInstrInfoE">/// scheduling across calls. In PostRA scheduling, we need the isCall to enforce</i></td></tr>
<tr><th id="435">435</th><td><i class="doc" data-doc="_ZL15isSchedBoundaryN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPNS_17MachineBasicBlockEPNS_15MachineFunctionEPKNS_15TargetInstrInfoE">/// the boundary, but there would be no benefit to postRA scheduling across</i></td></tr>
<tr><th id="436">436</th><td><i class="doc" data-doc="_ZL15isSchedBoundaryN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPNS_17MachineBasicBlockEPNS_15MachineFunctionEPKNS_15TargetInstrInfoE">/// calls this late anyway.</i></td></tr>
<tr><th id="437">437</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL15isSchedBoundaryN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPNS_17MachineBasicBlockEPNS_15MachineFunctionEPKNS_15TargetInstrInfoE" title='isSchedBoundary' data-type='bool isSchedBoundary(MachineBasicBlock::iterator MI, llvm::MachineBasicBlock * MBB, llvm::MachineFunction * MF, const llvm::TargetInstrInfo * TII)' data-ref="_ZL15isSchedBoundaryN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPNS_17MachineBasicBlockEPNS_15MachineFunctionEPKNS_15TargetInstrInfoE">isSchedBoundary</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="229MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="229MI">MI</dfn>,</td></tr>
<tr><th id="438">438</th><td>                            <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="230MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="230MBB">MBB</dfn>,</td></tr>
<tr><th id="439">439</th><td>                            <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col1 decl" id="231MF" title='MF' data-type='llvm::MachineFunction *' data-ref="231MF">MF</dfn>,</td></tr>
<tr><th id="440">440</th><td>                            <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col2 decl" id="232TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="232TII">TII</dfn>) {</td></tr>
<tr><th id="441">441</th><td>  <b>return</b> <a class="local col9 ref" href="#229MI" title='MI' data-ref="229MI">MI</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() || <a class="local col2 ref" href="#232TII" title='TII' data-ref="232TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::isSchedulingBoundary' data-ref="_ZNK4llvm15TargetInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE">isSchedulingBoundary</a>(<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#229MI" title='MI' data-ref="229MI">MI</a>, <a class="local col0 ref" href="#230MBB" title='MBB' data-ref="230MBB">MBB</a>, *<a class="local col1 ref" href="#231MF" title='MF' data-ref="231MF">MF</a>);</td></tr>
<tr><th id="442">442</th><td>}</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td><i class="doc">/// A region of an MBB for scheduling.</i></td></tr>
<tr><th id="445">445</th><td><b>namespace</b> {</td></tr>
<tr><th id="446">446</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::SchedRegion" title='(anonymous namespace)::SchedRegion' data-ref="(anonymousnamespace)::SchedRegion">SchedRegion</dfn> {</td></tr>
<tr><th id="447">447</th><td>  <i class="doc" data-doc="(anonymousnamespace)::SchedRegion::RegionBegin">/// RegionBegin is the first instruction in the scheduling region, and</i></td></tr>
<tr><th id="448">448</th><td><i class="doc" data-doc="(anonymousnamespace)::SchedRegion::RegionBegin">  /// RegionEnd is either MBB-&gt;end() or the scheduling boundary after the</i></td></tr>
<tr><th id="449">449</th><td><i class="doc" data-doc="(anonymousnamespace)::SchedRegion::RegionBegin">  /// last instruction in the scheduling region. These iterators cannot refer</i></td></tr>
<tr><th id="450">450</th><td><i class="doc" data-doc="(anonymousnamespace)::SchedRegion::RegionBegin">  /// to instructions outside of the identified scheduling region because</i></td></tr>
<tr><th id="451">451</th><td><i class="doc" data-doc="(anonymousnamespace)::SchedRegion::RegionBegin">  /// those may be reordered before scheduling this region.</i></td></tr>
<tr><th id="452">452</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="tu decl" id="(anonymousnamespace)::SchedRegion::RegionBegin" title='(anonymous namespace)::SchedRegion::RegionBegin' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::SchedRegion::RegionBegin">RegionBegin</dfn>;</td></tr>
<tr><th id="453">453</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="tu decl" id="(anonymousnamespace)::SchedRegion::RegionEnd" title='(anonymous namespace)::SchedRegion::RegionEnd' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::SchedRegion::RegionEnd">RegionEnd</dfn>;</td></tr>
<tr><th id="454">454</th><td>  <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::SchedRegion::NumRegionInstrs" title='(anonymous namespace)::SchedRegion::NumRegionInstrs' data-type='unsigned int' data-ref="(anonymousnamespace)::SchedRegion::NumRegionInstrs">NumRegionInstrs</dfn>;</td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_111SchedRegionC1EN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_j" title='(anonymous namespace)::SchedRegion::SchedRegion' data-type='void (anonymous namespace)::SchedRegion::SchedRegion(MachineBasicBlock::iterator B, MachineBasicBlock::iterator E, unsigned int N)' data-ref="_ZN12_GLOBAL__N_111SchedRegionC1EN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_j">SchedRegion</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="233B" title='B' data-type='MachineBasicBlock::iterator' data-ref="233B">B</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="234E" title='E' data-type='MachineBasicBlock::iterator' data-ref="234E">E</dfn>,</td></tr>
<tr><th id="457">457</th><td>              <em>unsigned</em> <dfn class="local col5 decl" id="235N" title='N' data-type='unsigned int' data-ref="235N">N</dfn>) :</td></tr>
<tr><th id="458">458</th><td>    <a class="tu member" href="#(anonymousnamespace)::SchedRegion::RegionBegin" title='(anonymous namespace)::SchedRegion::RegionBegin' data-use='w' data-ref="(anonymousnamespace)::SchedRegion::RegionBegin">RegionBegin</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_">(</a><a class="local col3 ref" href="#233B" title='B' data-ref="233B">B</a>), <a class="tu member" href="#(anonymousnamespace)::SchedRegion::RegionEnd" title='(anonymous namespace)::SchedRegion::RegionEnd' data-use='w' data-ref="(anonymousnamespace)::SchedRegion::RegionEnd">RegionEnd</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_">(</a><a class="local col4 ref" href="#234E" title='E' data-ref="234E">E</a>), <a class="tu member" href="#(anonymousnamespace)::SchedRegion::NumRegionInstrs" title='(anonymous namespace)::SchedRegion::NumRegionInstrs' data-use='w' data-ref="(anonymousnamespace)::SchedRegion::NumRegionInstrs">NumRegionInstrs</a>(<a class="local col5 ref" href="#235N" title='N' data-ref="235N">N</a>) {}</td></tr>
<tr><th id="459">459</th><td>};</td></tr>
<tr><th id="460">460</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td><b>using</b> <dfn class="typedef" id="MBBRegionsVector" title='MBBRegionsVector' data-type='SmallVector&lt;(anonymous namespace)::SchedRegion, 16&gt;' data-ref="MBBRegionsVector">MBBRegionsVector</dfn> = <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::SchedRegion" title='(anonymous namespace)::SchedRegion' data-ref="(anonymousnamespace)::SchedRegion">SchedRegion</a>, <var>16</var>&gt;;</td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td><em>static</em> <em>void</em></td></tr>
<tr><th id="465">465</th><td><dfn class="tu decl def" id="_ZL15getSchedRegionsPN4llvm17MachineBasicBlockERNS_11SmallVectorIN12_GLOBAL__N_111SchedRegionELj16EEEb" title='getSchedRegions' data-type='void getSchedRegions(llvm::MachineBasicBlock * MBB, MBBRegionsVector &amp; Regions, bool RegionsTopDown)' data-ref="_ZL15getSchedRegionsPN4llvm17MachineBasicBlockERNS_11SmallVectorIN12_GLOBAL__N_111SchedRegionELj16EEEb">getSchedRegions</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="236MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="236MBB">MBB</dfn>,</td></tr>
<tr><th id="466">466</th><td>                <a class="typedef" href="#MBBRegionsVector" title='MBBRegionsVector' data-type='SmallVector&lt;(anonymous namespace)::SchedRegion, 16&gt;' data-ref="MBBRegionsVector">MBBRegionsVector</a> &amp;<dfn class="local col7 decl" id="237Regions" title='Regions' data-type='MBBRegionsVector &amp;' data-ref="237Regions">Regions</dfn>,</td></tr>
<tr><th id="467">467</th><td>                <em>bool</em> <dfn class="local col8 decl" id="238RegionsTopDown" title='RegionsTopDown' data-type='bool' data-ref="238RegionsTopDown">RegionsTopDown</dfn>) {</td></tr>
<tr><th id="468">468</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col9 decl" id="239MF" title='MF' data-type='llvm::MachineFunction *' data-ref="239MF">MF</dfn> = <a class="local col6 ref" href="#236MBB" title='MBB' data-ref="236MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="469">469</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col0 decl" id="240TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="240TII">TII</dfn> = <a class="local col9 ref" href="#239MF" title='MF' data-ref="239MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="241I" title='I' data-type='MachineBasicBlock::iterator' data-ref="241I">I</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><b>nullptr</b>;</td></tr>
<tr><th id="472">472</th><td>  <b>for</b>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="242RegionEnd" title='RegionEnd' data-type='MachineBasicBlock::iterator' data-ref="242RegionEnd">RegionEnd</dfn> = <a class="local col6 ref" href="#236MBB" title='MBB' data-ref="236MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="473">473</th><td>      <a class="local col2 ref" href="#242RegionEnd" title='RegionEnd' data-ref="242RegionEnd">RegionEnd</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col6 ref" href="#236MBB" title='MBB' data-ref="236MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(); <a class="local col2 ref" href="#242RegionEnd" title='RegionEnd' data-ref="242RegionEnd">RegionEnd</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col1 ref" href="#241I" title='I' data-ref="241I">I</a>) {</td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td>    <i>// Avoid decrementing RegionEnd for blocks with no terminator.</i></td></tr>
<tr><th id="476">476</th><td>    <b>if</b> (<a class="local col2 ref" href="#242RegionEnd" title='RegionEnd' data-ref="242RegionEnd">RegionEnd</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col6 ref" href="#236MBB" title='MBB' data-ref="236MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>() ||</td></tr>
<tr><th id="477">477</th><td>        <a class="tu ref" href="#_ZL15isSchedBoundaryN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPNS_17MachineBasicBlockEPNS_15MachineFunctionEPKNS_15TargetInstrInfoE" title='isSchedBoundary' data-use='c' data-ref="_ZL15isSchedBoundaryN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPNS_17MachineBasicBlockEPNS_15MachineFunctionEPKNS_15TargetInstrInfoE">isSchedBoundary</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a>&amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#242RegionEnd" title='RegionEnd' data-ref="242RegionEnd">RegionEnd</a>), &amp;*<a class="local col6 ref" href="#236MBB" title='MBB' data-ref="236MBB">MBB</a>, <a class="local col9 ref" href="#239MF" title='MF' data-ref="239MF">MF</a>, <a class="local col0 ref" href="#240TII" title='TII' data-ref="240TII">TII</a>)) {</td></tr>
<tr><th id="478">478</th><td>      <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col2 ref" href="#242RegionEnd" title='RegionEnd' data-ref="242RegionEnd">RegionEnd</a>;</td></tr>
<tr><th id="479">479</th><td>    }</td></tr>
<tr><th id="480">480</th><td></td></tr>
<tr><th id="481">481</th><td>    <i>// The next region starts above the previous region. Look backward in the</i></td></tr>
<tr><th id="482">482</th><td><i>    // instruction stream until we find the nearest boundary.</i></td></tr>
<tr><th id="483">483</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="243NumRegionInstrs" title='NumRegionInstrs' data-type='unsigned int' data-ref="243NumRegionInstrs">NumRegionInstrs</dfn> = <var>0</var>;</td></tr>
<tr><th id="484">484</th><td>    <a class="local col1 ref" href="#241I" title='I' data-ref="241I">I</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col2 ref" href="#242RegionEnd" title='RegionEnd' data-ref="242RegionEnd">RegionEnd</a>;</td></tr>
<tr><th id="485">485</th><td>    <b>for</b> (;<a class="local col1 ref" href="#241I" title='I' data-ref="241I">I</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col6 ref" href="#236MBB" title='MBB' data-ref="236MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(); <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col1 ref" href="#241I" title='I' data-ref="241I">I</a>) {</td></tr>
<tr><th id="486">486</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="244MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="244MI">MI</dfn> = <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#241I" title='I' data-ref="241I">I</a>);</td></tr>
<tr><th id="487">487</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL15isSchedBoundaryN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPNS_17MachineBasicBlockEPNS_15MachineFunctionEPKNS_15TargetInstrInfoE" title='isSchedBoundary' data-use='c' data-ref="_ZL15isSchedBoundaryN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPNS_17MachineBasicBlockEPNS_15MachineFunctionEPKNS_15TargetInstrInfoE">isSchedBoundary</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a>&amp;<a class="local col4 ref" href="#244MI" title='MI' data-ref="244MI">MI</a>, &amp;*<a class="local col6 ref" href="#236MBB" title='MBB' data-ref="236MBB">MBB</a>, <a class="local col9 ref" href="#239MF" title='MF' data-ref="239MF">MF</a>, <a class="local col0 ref" href="#240TII" title='TII' data-ref="240TII">TII</a>))</td></tr>
<tr><th id="488">488</th><td>        <b>break</b>;</td></tr>
<tr><th id="489">489</th><td>      <b>if</b> (!<a class="local col4 ref" href="#244MI" title='MI' data-ref="244MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>()) {</td></tr>
<tr><th id="490">490</th><td>        <i>// MBB::size() uses instr_iterator to count. Here we need a bundle to</i></td></tr>
<tr><th id="491">491</th><td><i>        // count as a single instruction.</i></td></tr>
<tr><th id="492">492</th><td>        ++<a class="local col3 ref" href="#243NumRegionInstrs" title='NumRegionInstrs' data-ref="243NumRegionInstrs">NumRegionInstrs</a>;</td></tr>
<tr><th id="493">493</th><td>      }</td></tr>
<tr><th id="494">494</th><td>    }</td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td>    <i>// It's possible we found a scheduling region that only has debug</i></td></tr>
<tr><th id="497">497</th><td><i>    // instructions. Don't bother scheduling these.</i></td></tr>
<tr><th id="498">498</th><td>    <b>if</b> (<a class="local col3 ref" href="#243NumRegionInstrs" title='NumRegionInstrs' data-ref="243NumRegionInstrs">NumRegionInstrs</a> != <var>0</var>)</td></tr>
<tr><th id="499">499</th><td>      <a class="local col7 ref" href="#237Regions" title='Regions' data-ref="237Regions">Regions</a>.<a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-use='c' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="tu type" href="#(anonymousnamespace)::SchedRegion" title='(anonymous namespace)::SchedRegion' data-ref="(anonymousnamespace)::SchedRegion">SchedRegion</a><a class="tu ref" href="#_ZN12_GLOBAL__N_111SchedRegionC1EN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_j" title='(anonymous namespace)::SchedRegion::SchedRegion' data-use='c' data-ref="_ZN12_GLOBAL__N_111SchedRegionC1EN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_j">(</a><a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#241I" title='I' data-ref="241I">I</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#242RegionEnd" title='RegionEnd' data-ref="242RegionEnd">RegionEnd</a>, <a class="local col3 ref" href="#243NumRegionInstrs" title='NumRegionInstrs' data-ref="243NumRegionInstrs">NumRegionInstrs</a>));</td></tr>
<tr><th id="500">500</th><td>  }</td></tr>
<tr><th id="501">501</th><td></td></tr>
<tr><th id="502">502</th><td>  <b>if</b> (<a class="local col8 ref" href="#238RegionsTopDown" title='RegionsTopDown' data-ref="238RegionsTopDown">RegionsTopDown</a>)</td></tr>
<tr><th id="503">503</th><td>    <span class="namespace">std::</span><a class="tu ref" href="../../../../include/c++/7/bits/stl_algo.h.html#_ZSt7reverseT_S_" title='std::reverse' data-use='c' data-ref="_ZSt7reverseT_S_">reverse</a>(<a class="local col7 ref" href="#237Regions" title='Regions' data-ref="237Regions">Regions</a>.<a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <a class="local col7 ref" href="#237Regions" title='Regions' data-ref="237Regions">Regions</a>.<a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>());</td></tr>
<tr><th id="504">504</th><td>}</td></tr>
<tr><th id="505">505</th><td></td></tr>
<tr><th id="506">506</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120MachineSchedulerBase15scheduleRegionsERN4llvm17ScheduleDAGInstrsEb">/// Main driver for both MachineScheduler and PostMachineScheduler.</i></td></tr>
<tr><th id="507">507</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineSchedulerBase" title='(anonymous namespace)::MachineSchedulerBase' data-ref="(anonymousnamespace)::MachineSchedulerBase">MachineSchedulerBase</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120MachineSchedulerBase15scheduleRegionsERN4llvm17ScheduleDAGInstrsEb" title='(anonymous namespace)::MachineSchedulerBase::scheduleRegions' data-type='void (anonymous namespace)::MachineSchedulerBase::scheduleRegions(llvm::ScheduleDAGInstrs &amp; Scheduler, bool FixKillFlags)' data-ref="_ZN12_GLOBAL__N_120MachineSchedulerBase15scheduleRegionsERN4llvm17ScheduleDAGInstrsEb">scheduleRegions</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> &amp;<dfn class="local col5 decl" id="245Scheduler" title='Scheduler' data-type='llvm::ScheduleDAGInstrs &amp;' data-ref="245Scheduler">Scheduler</dfn>,</td></tr>
<tr><th id="508">508</th><td>                                           <em>bool</em> <dfn class="local col6 decl" id="246FixKillFlags" title='FixKillFlags' data-type='bool' data-ref="246FixKillFlags">FixKillFlags</dfn>) {</td></tr>
<tr><th id="509">509</th><td>  <i>// Visit all machine basic blocks.</i></td></tr>
<tr><th id="510">510</th><td><i>  //</i></td></tr>
<tr><th id="511">511</th><td><i>  // TODO: Visit blocks in global postorder or postorder within the bottom-up</i></td></tr>
<tr><th id="512">512</th><td><i>  // loop tree. Then we can optionally compute global RegPressure.</i></td></tr>
<tr><th id="513">513</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> <dfn class="local col7 decl" id="247MBB" title='MBB' data-type='MachineFunction::iterator' data-ref="247MBB">MBB</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext::MF" title='llvm::MachineSchedContext::MF' data-ref="llvm::MachineSchedContext::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5beginEv" title='llvm::MachineFunction::begin' data-ref="_ZN4llvm15MachineFunction5beginEv">begin</a>(), <dfn class="local col8 decl" id="248MBBEnd" title='MBBEnd' data-type='MachineFunction::iterator' data-ref="248MBBEnd">MBBEnd</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext::MF" title='llvm::MachineSchedContext::MF' data-ref="llvm::MachineSchedContext::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv">end</a>();</td></tr>
<tr><th id="514">514</th><td>       <a class="local col7 ref" href="#247MBB" title='MBB' data-ref="247MBB">MBB</a> <a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col8 ref" href="#248MBBEnd" title='MBBEnd' data-ref="248MBBEnd">MBBEnd</a>; <a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col7 ref" href="#247MBB" title='MBB' data-ref="247MBB">MBB</a>) {</td></tr>
<tr><th id="515">515</th><td></td></tr>
<tr><th id="516">516</th><td>    <a class="local col5 ref" href="#245Scheduler" title='Scheduler' data-ref="245Scheduler">Scheduler</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrs10startBlockEPNS_17MachineBasicBlockE" title='llvm::ScheduleDAGInstrs::startBlock' data-ref="_ZN4llvm17ScheduleDAGInstrs10startBlockEPNS_17MachineBasicBlockE">startBlock</a>(&amp;<a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col7 ref" href="#247MBB" title='MBB' data-ref="247MBB">MBB</a>);</td></tr>
<tr><th id="517">517</th><td></td></tr>
<tr><th id="518">518</th><td><u>#<span data-ppcond="518">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="519">519</th><td>    <b>if</b> (<a class="tu ref" href="#SchedOnlyFunc" title='SchedOnlyFunc' data-use='m' data-ref="SchedOnlyFunc">SchedOnlyFunc</a>.<a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl6Option17getNumOccurrencesEv" title='llvm::cl::Option::getNumOccurrences' data-ref="_ZNK4llvm2cl6Option17getNumOccurrencesEv">getNumOccurrences</a>() &amp;&amp; <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="tu ref" href="#SchedOnlyFunc" title='SchedOnlyFunc' data-use='r' data-ref="SchedOnlyFunc">SchedOnlyFunc</a> <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvmneENS_9StringRefES0_" title='llvm::operator!=' data-ref="_ZN4llvmneENS_9StringRefES0_">!=</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext::MF" title='llvm::MachineSchedContext::MF' data-ref="llvm::MachineSchedContext::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv">getName</a>())</td></tr>
<tr><th id="520">520</th><td>      <b>continue</b>;</td></tr>
<tr><th id="521">521</th><td>    <b>if</b> (<a class="tu ref" href="#SchedOnlyBlock" title='SchedOnlyBlock' data-use='m' data-ref="SchedOnlyBlock">SchedOnlyBlock</a>.<a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl6Option17getNumOccurrencesEv" title='llvm::cl::Option::getNumOccurrences' data-ref="_ZNK4llvm2cl6Option17getNumOccurrencesEv">getNumOccurrences</a>()</td></tr>
<tr><th id="522">522</th><td>        &amp;&amp; (<em>int</em>)<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#SchedOnlyBlock" title='SchedOnlyBlock' data-use='m' data-ref="SchedOnlyBlock">SchedOnlyBlock</a> != <a class="local col7 ref" href="#247MBB" title='MBB' data-ref="247MBB">MBB</a><a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>())</td></tr>
<tr><th id="523">523</th><td>      <b>continue</b>;</td></tr>
<tr><th id="524">524</th><td><u>#<span data-ppcond="518">endif</span></u></td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td>    <i>// Break the block into scheduling regions [I, RegionEnd). RegionEnd</i></td></tr>
<tr><th id="527">527</th><td><i>    // points to the scheduling boundary at the bottom of the region. The DAG</i></td></tr>
<tr><th id="528">528</th><td><i>    // does not include RegionEnd, but the region does (i.e. the next</i></td></tr>
<tr><th id="529">529</th><td><i>    // RegionEnd is above the previous RegionBegin). If the current block has</i></td></tr>
<tr><th id="530">530</th><td><i>    // no terminator then RegionEnd == MBB-&gt;end() for the bottom region.</i></td></tr>
<tr><th id="531">531</th><td><i>    //</i></td></tr>
<tr><th id="532">532</th><td><i>    // All the regions of MBB are first found and stored in MBBRegions, which</i></td></tr>
<tr><th id="533">533</th><td><i>    // will be processed (MBB) top-down if initialized with true.</i></td></tr>
<tr><th id="534">534</th><td><i>    //</i></td></tr>
<tr><th id="535">535</th><td><i>    // The Scheduler may insert instructions during either schedule() or</i></td></tr>
<tr><th id="536">536</th><td><i>    // exitRegion(), even for empty regions. So the local iterators 'I' and</i></td></tr>
<tr><th id="537">537</th><td><i>    // 'RegionEnd' are invalid across these calls. Instructions must not be</i></td></tr>
<tr><th id="538">538</th><td><i>    // added to other regions than the current one without updating MBBRegions.</i></td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td>    <a class="typedef" href="#MBBRegionsVector" title='MBBRegionsVector' data-type='SmallVector&lt;(anonymous namespace)::SchedRegion, 16&gt;' data-ref="MBBRegionsVector">MBBRegionsVector</a> <a class="tu ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-use='c' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="249MBBRegions" title='MBBRegions' data-type='MBBRegionsVector' data-ref="249MBBRegions">MBBRegions</dfn>;</td></tr>
<tr><th id="541">541</th><td>    <a class="tu ref" href="#_ZL15getSchedRegionsPN4llvm17MachineBasicBlockERNS_11SmallVectorIN12_GLOBAL__N_111SchedRegionELj16EEEb" title='getSchedRegions' data-use='c' data-ref="_ZL15getSchedRegionsPN4llvm17MachineBasicBlockERNS_11SmallVectorIN12_GLOBAL__N_111SchedRegionELj16EEEb">getSchedRegions</a>(&amp;<a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col7 ref" href="#247MBB" title='MBB' data-ref="247MBB">MBB</a>, <span class='refarg'><a class="local col9 ref" href="#249MBBRegions" title='MBBRegions' data-ref="249MBBRegions">MBBRegions</a></span>, <a class="local col5 ref" href="#245Scheduler" title='Scheduler' data-ref="245Scheduler">Scheduler</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs24doMBBSchedRegionsTopDownEv" title='llvm::ScheduleDAGInstrs::doMBBSchedRegionsTopDown' data-ref="_ZNK4llvm17ScheduleDAGInstrs24doMBBSchedRegionsTopDownEv">doMBBSchedRegionsTopDown</a>());</td></tr>
<tr><th id="542">542</th><td>    <b>for</b> (<a class="typedef" href="#MBBRegionsVector" title='MBBRegionsVector' data-type='SmallVector&lt;(anonymous namespace)::SchedRegion, 16&gt;' data-ref="MBBRegionsVector">MBBRegionsVector</a>::<a class="typedef" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl{(anonymousnamespace)::SchedRegion}::iterator" title='llvm::SmallVectorImpl&lt;(anonymous namespace)::SchedRegion&gt;::iterator' data-type='typename SuperClass::iterator' data-ref="llvm::SmallVectorImpl{(anonymousnamespace)::SchedRegion}::iterator">iterator</a> <dfn class="local col0 decl" id="250R" title='R' data-type='MBBRegionsVector::iterator' data-ref="250R">R</dfn> = <a class="local col9 ref" href="#249MBBRegions" title='MBBRegions' data-ref="249MBBRegions">MBBRegions</a>.<a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>();</td></tr>
<tr><th id="543">543</th><td>         <a class="local col0 ref" href="#250R" title='R' data-ref="250R">R</a> != <a class="local col9 ref" href="#249MBBRegions" title='MBBRegions' data-ref="249MBBRegions">MBBRegions</a>.<a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>(); ++<a class="local col0 ref" href="#250R" title='R' data-ref="250R">R</a>) {</td></tr>
<tr><th id="544">544</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="251I" title='I' data-type='MachineBasicBlock::iterator' data-ref="251I">I</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#250R" title='R' data-ref="250R">R</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::SchedRegion::RegionBegin" title='(anonymous namespace)::SchedRegion::RegionBegin' data-use='r' data-ref="(anonymousnamespace)::SchedRegion::RegionBegin">RegionBegin</a>;</td></tr>
<tr><th id="545">545</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="252RegionEnd" title='RegionEnd' data-type='MachineBasicBlock::iterator' data-ref="252RegionEnd">RegionEnd</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#250R" title='R' data-ref="250R">R</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::SchedRegion::RegionEnd" title='(anonymous namespace)::SchedRegion::RegionEnd' data-use='r' data-ref="(anonymousnamespace)::SchedRegion::RegionEnd">RegionEnd</a>;</td></tr>
<tr><th id="546">546</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="253NumRegionInstrs" title='NumRegionInstrs' data-type='unsigned int' data-ref="253NumRegionInstrs">NumRegionInstrs</dfn> = <a class="local col0 ref" href="#250R" title='R' data-ref="250R">R</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::SchedRegion::NumRegionInstrs" title='(anonymous namespace)::SchedRegion::NumRegionInstrs' data-use='r' data-ref="(anonymousnamespace)::SchedRegion::NumRegionInstrs">NumRegionInstrs</a>;</td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td>      <i>// Notify the scheduler of the region, even if we may skip scheduling</i></td></tr>
<tr><th id="549">549</th><td><i>      // it. Perhaps it still needs to be bundled.</i></td></tr>
<tr><th id="550">550</th><td>      <a class="local col5 ref" href="#245Scheduler" title='Scheduler' data-ref="245Scheduler">Scheduler</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrs11enterRegionEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_j" title='llvm::ScheduleDAGInstrs::enterRegion' data-ref="_ZN4llvm17ScheduleDAGInstrs11enterRegionEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_j">enterRegion</a>(&amp;<a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col7 ref" href="#247MBB" title='MBB' data-ref="247MBB">MBB</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#251I" title='I' data-ref="251I">I</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#252RegionEnd" title='RegionEnd' data-ref="252RegionEnd">RegionEnd</a>, <a class="local col3 ref" href="#253NumRegionInstrs" title='NumRegionInstrs' data-ref="253NumRegionInstrs">NumRegionInstrs</a>);</td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td>      <i>// Skip empty scheduling regions (0 or 1 schedulable instructions).</i></td></tr>
<tr><th id="553">553</th><td>      <b>if</b> (<a class="local col1 ref" href="#251I" title='I' data-ref="251I">I</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col2 ref" href="#252RegionEnd" title='RegionEnd' data-ref="252RegionEnd">RegionEnd</a> || <a class="local col1 ref" href="#251I" title='I' data-ref="251I">I</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#252RegionEnd" title='RegionEnd' data-ref="252RegionEnd">RegionEnd</a>)) {</td></tr>
<tr><th id="554">554</th><td>        <i>// Close the current region. Bundle the terminator if needed.</i></td></tr>
<tr><th id="555">555</th><td><i>        // This invalidates 'RegionEnd' and 'I'.</i></td></tr>
<tr><th id="556">556</th><td>        <a class="local col5 ref" href="#245Scheduler" title='Scheduler' data-ref="245Scheduler">Scheduler</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrs10exitRegionEv" title='llvm::ScheduleDAGInstrs::exitRegion' data-ref="_ZN4llvm17ScheduleDAGInstrs10exitRegionEv">exitRegion</a>();</td></tr>
<tr><th id="557">557</th><td>        <b>continue</b>;</td></tr>
<tr><th id="558">558</th><td>      }</td></tr>
<tr><th id="559">559</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;********** MI Scheduling **********\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"********** MI Scheduling **********\n"</q>);</td></tr>
<tr><th id="560">560</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; MF-&gt;getName() &lt;&lt; &quot;:&quot; &lt;&lt; printMBBReference(*MBB) &lt;&lt; &quot; &quot; &lt;&lt; MBB-&gt;getName() &lt;&lt; &quot;\n  From: &quot; &lt;&lt; *I &lt;&lt; &quot;    To: &quot;; if (RegionEnd != MBB-&gt;end()) dbgs() &lt;&lt; *RegionEnd; else dbgs() &lt;&lt; &quot;End&quot;; dbgs() &lt;&lt; &quot; RegionInstrs: &quot; &lt;&lt; NumRegionInstrs &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext::MF" title='llvm::MachineSchedContext::MF' data-ref="llvm::MachineSchedContext::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":"</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(<a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col7 ref" href="#247MBB" title='MBB' data-ref="247MBB">MBB</a>)</td></tr>
<tr><th id="561">561</th><td>                        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col7 ref" href="#247MBB" title='MBB' data-ref="247MBB">MBB</a><a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7getNameEv" title='llvm::MachineBasicBlock::getName' data-ref="_ZNK4llvm17MachineBasicBlock7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n  From: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#251I" title='I' data-ref="251I">I</a></td></tr>
<tr><th id="562">562</th><td>                        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    To: "</q>;</td></tr>
<tr><th id="563">563</th><td>                 <b>if</b> (<a class="local col2 ref" href="#252RegionEnd" title='RegionEnd' data-ref="252RegionEnd">RegionEnd</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#247MBB" title='MBB' data-ref="247MBB">MBB</a><a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#252RegionEnd" title='RegionEnd' data-ref="252RegionEnd">RegionEnd</a>;</td></tr>
<tr><th id="564">564</th><td>                 <b>else</b> <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"End"</q>;</td></tr>
<tr><th id="565">565</th><td>                 <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" RegionInstrs: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col3 ref" href="#253NumRegionInstrs" title='NumRegionInstrs' data-ref="253NumRegionInstrs">NumRegionInstrs</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="566">566</th><td>      <b>if</b> (<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="ref" href="#llvm::DumpCriticalPathLength" title='llvm::DumpCriticalPathLength' data-ref="llvm::DumpCriticalPathLength">DumpCriticalPathLength</a>) {</td></tr>
<tr><th id="567">567</th><td>        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext::MF" title='llvm::MachineSchedContext::MF' data-ref="llvm::MachineSchedContext::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv">getName</a>();</td></tr>
<tr><th id="568">568</th><td>        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":%bb. "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col7 ref" href="#247MBB" title='MBB' data-ref="247MBB">MBB</a><a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>();</td></tr>
<tr><th id="569">569</th><td>        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col7 ref" href="#247MBB" title='MBB' data-ref="247MBB">MBB</a><a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7getNameEv" title='llvm::MachineBasicBlock::getName' data-ref="_ZNK4llvm17MachineBasicBlock7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" \n"</q>;</td></tr>
<tr><th id="570">570</th><td>      }</td></tr>
<tr><th id="571">571</th><td></td></tr>
<tr><th id="572">572</th><td>      <i>// Schedule a region: possibly reorder instructions.</i></td></tr>
<tr><th id="573">573</th><td><i>      // This invalidates the original region iterators.</i></td></tr>
<tr><th id="574">574</th><td>      <a class="local col5 ref" href="#245Scheduler" title='Scheduler' data-ref="245Scheduler">Scheduler</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrs8scheduleEv" title='llvm::ScheduleDAGInstrs::schedule' data-ref="_ZN4llvm17ScheduleDAGInstrs8scheduleEv">schedule</a>();</td></tr>
<tr><th id="575">575</th><td></td></tr>
<tr><th id="576">576</th><td>      <i>// Close the current region.</i></td></tr>
<tr><th id="577">577</th><td>      <a class="local col5 ref" href="#245Scheduler" title='Scheduler' data-ref="245Scheduler">Scheduler</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrs10exitRegionEv" title='llvm::ScheduleDAGInstrs::exitRegion' data-ref="_ZN4llvm17ScheduleDAGInstrs10exitRegionEv">exitRegion</a>();</td></tr>
<tr><th id="578">578</th><td>    }</td></tr>
<tr><th id="579">579</th><td>    <a class="local col5 ref" href="#245Scheduler" title='Scheduler' data-ref="245Scheduler">Scheduler</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrs11finishBlockEv" title='llvm::ScheduleDAGInstrs::finishBlock' data-ref="_ZN4llvm17ScheduleDAGInstrs11finishBlockEv">finishBlock</a>();</td></tr>
<tr><th id="580">580</th><td>    <i>// FIXME: Ideally, no further passes should rely on kill flags. However,</i></td></tr>
<tr><th id="581">581</th><td><i>    // thumb2 size reduction is currently an exception, so the PostMIScheduler</i></td></tr>
<tr><th id="582">582</th><td><i>    // needs to do this.</i></td></tr>
<tr><th id="583">583</th><td>    <b>if</b> (<a class="local col6 ref" href="#246FixKillFlags" title='FixKillFlags' data-ref="246FixKillFlags">FixKillFlags</a>)</td></tr>
<tr><th id="584">584</th><td>      <a class="local col5 ref" href="#245Scheduler" title='Scheduler' data-ref="245Scheduler">Scheduler</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrs10fixupKillsERNS_17MachineBasicBlockE" title='llvm::ScheduleDAGInstrs::fixupKills' data-ref="_ZN4llvm17ScheduleDAGInstrs10fixupKillsERNS_17MachineBasicBlockE">fixupKills</a>(<span class='refarg'><a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col7 ref" href="#247MBB" title='MBB' data-ref="247MBB">MBB</a></span>);</td></tr>
<tr><th id="585">585</th><td>  }</td></tr>
<tr><th id="586">586</th><td>  <a class="local col5 ref" href="#245Scheduler" title='Scheduler' data-ref="245Scheduler">Scheduler</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrs16finalizeScheduleEv" title='llvm::ScheduleDAGInstrs::finalizeSchedule' data-ref="_ZN4llvm17ScheduleDAGInstrs16finalizeScheduleEv">finalizeSchedule</a>();</td></tr>
<tr><th id="587">587</th><td>}</td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineSchedulerBase" title='(anonymous namespace)::MachineSchedulerBase' data-ref="(anonymousnamespace)::MachineSchedulerBase">MachineSchedulerBase</a>::<dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_120MachineSchedulerBase5printERN4llvm11raw_ostreamEPKNS1_6ModuleE" title='(anonymous namespace)::MachineSchedulerBase::print' data-type='void (anonymous namespace)::MachineSchedulerBase::print(llvm::raw_ostream &amp; O, const llvm::Module * m = nullptr) const' data-ref="_ZNK12_GLOBAL__N_120MachineSchedulerBase5printERN4llvm11raw_ostreamEPKNS1_6ModuleE">print</dfn>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col4 decl" id="254O" title='O' data-type='llvm::raw_ostream &amp;' data-ref="254O">O</dfn>, <em>const</em> <a class="type" href="../../include/llvm/IR/Module.h.html#llvm::Module" title='llvm::Module' data-ref="llvm::Module">Module</a>* <dfn class="local col5 decl" id="255m" title='m' data-type='const llvm::Module *' data-ref="255m">m</dfn>) <em>const</em> {</td></tr>
<tr><th id="590">590</th><td>  <i>// unimplemented</i></td></tr>
<tr><th id="591">591</th><td>}</td></tr>
<tr><th id="592">592</th><td></td></tr>
<tr><th id="593">593</th><td><u>#<span data-ppcond="593">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="594">594</th><td><a class="macro" href="../../include/llvm/Support/Compiler.h.html#473" title="__attribute__((noinline)) __attribute__((__used__))" data-ref="_M/LLVM_DUMP_METHOD">LLVM_DUMP_METHOD</a> <em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ReadyQueue" title='llvm::ReadyQueue' data-ref="llvm::ReadyQueue">ReadyQueue</a>::<dfn class="decl def" id="_ZNK4llvm10ReadyQueue4dumpEv" title='llvm::ReadyQueue::dump' data-ref="_ZNK4llvm10ReadyQueue4dumpEv">dump</dfn>() <em>const</em> {</td></tr>
<tr><th id="595">595</th><td>  <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Queue "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ReadyQueue::Name" title='llvm::ReadyQueue::Name' data-ref="llvm::ReadyQueue::Name">Name</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>": "</q>;</td></tr>
<tr><th id="596">596</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="256SU" title='SU' data-type='const llvm::SUnit *' data-ref="256SU">SU</dfn> : <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ReadyQueue::Queue" title='llvm::ReadyQueue::Queue' data-ref="llvm::ReadyQueue::Queue">Queue</a>)</td></tr>
<tr><th id="597">597</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col6 ref" href="#256SU" title='SU' data-ref="256SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q>;</td></tr>
<tr><th id="598">598</th><td>  <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="599">599</th><td>}</td></tr>
<tr><th id="600">600</th><td><u>#<span data-ppcond="593">endif</span></u></td></tr>
<tr><th id="601">601</th><td></td></tr>
<tr><th id="602">602</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="603">603</th><td><i>// ScheduleDAGMI - Basic machine instruction scheduling. This is</i></td></tr>
<tr><th id="604">604</th><td><i>// independent of PreRA/PostRA scheduling and involves no extra book-keeping for</i></td></tr>
<tr><th id="605">605</th><td><i>// virtual registers.</i></td></tr>
<tr><th id="606">606</th><td><i>// ===----------------------------------------------------------------------===/</i></td></tr>
<tr><th id="607">607</th><td><i></i></td></tr>
<tr><th id="608">608</th><td><i>// Provide a vtable anchor.</i></td></tr>
<tr><th id="609">609</th><td><a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a>::<dfn class="virtual decl def" id="_ZN4llvm13ScheduleDAGMID1Ev" title='llvm::ScheduleDAGMI::~ScheduleDAGMI' data-ref="_ZN4llvm13ScheduleDAGMID1Ev">~ScheduleDAGMI</dfn>() = <b>default</b>;</td></tr>
<tr><th id="610">610</th><td></td></tr>
<tr><th id="611">611</th><td><i class="doc">/// ReleaseSucc - Decrement the NumPredsLeft count of a successor. When</i></td></tr>
<tr><th id="612">612</th><td><i class="doc">/// NumPredsLeft reaches zero, release the successor node.</i></td></tr>
<tr><th id="613">613</th><td><i class="doc">///</i></td></tr>
<tr><th id="614">614</th><td><i class="doc">/// FIXME: Adjust SuccSU height based on MinLatency.</i></td></tr>
<tr><th id="615">615</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a>::<dfn class="decl def" id="_ZN4llvm13ScheduleDAGMI11releaseSuccEPNS_5SUnitEPNS_4SDepE" title='llvm::ScheduleDAGMI::releaseSucc' data-ref="_ZN4llvm13ScheduleDAGMI11releaseSuccEPNS_5SUnitEPNS_4SDepE">releaseSucc</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="257SU" title='SU' data-type='llvm::SUnit *' data-ref="257SU">SU</dfn>, <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> *<dfn class="local col8 decl" id="258SuccEdge" title='SuccEdge' data-type='llvm::SDep *' data-ref="258SuccEdge">SuccEdge</dfn>) {</td></tr>
<tr><th id="616">616</th><td>  <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="259SuccSU" title='SuccSU' data-type='llvm::SUnit *' data-ref="259SuccSU">SuccSU</dfn> = <a class="local col8 ref" href="#258SuccEdge" title='SuccEdge' data-ref="258SuccEdge">SuccEdge</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td>  <b>if</b> (<a class="local col8 ref" href="#258SuccEdge" title='SuccEdge' data-ref="258SuccEdge">SuccEdge</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isWeakEv" title='llvm::SDep::isWeak' data-ref="_ZNK4llvm4SDep6isWeakEv">isWeak</a>()) {</td></tr>
<tr><th id="619">619</th><td>    --<a class="local col9 ref" href="#259SuccSU" title='SuccSU' data-ref="259SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::WeakPredsLeft" title='llvm::SUnit::WeakPredsLeft' data-ref="llvm::SUnit::WeakPredsLeft">WeakPredsLeft</a>;</td></tr>
<tr><th id="620">620</th><td>    <b>if</b> (<a class="local col8 ref" href="#258SuccEdge" title='SuccEdge' data-ref="258SuccEdge">SuccEdge</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep9isClusterEv" title='llvm::SDep::isCluster' data-ref="_ZNK4llvm4SDep9isClusterEv">isCluster</a>())</td></tr>
<tr><th id="621">621</th><td>      <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::NextClusterSucc" title='llvm::ScheduleDAGMI::NextClusterSucc' data-ref="llvm::ScheduleDAGMI::NextClusterSucc">NextClusterSucc</a> = <a class="local col9 ref" href="#259SuccSU" title='SuccSU' data-ref="259SuccSU">SuccSU</a>;</td></tr>
<tr><th id="622">622</th><td>    <b>return</b>;</td></tr>
<tr><th id="623">623</th><td>  }</td></tr>
<tr><th id="624">624</th><td><u>#<span data-ppcond="624">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="625">625</th><td>  <b>if</b> (<a class="local col9 ref" href="#259SuccSU" title='SuccSU' data-ref="259SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumPredsLeft" title='llvm::SUnit::NumPredsLeft' data-ref="llvm::SUnit::NumPredsLeft">NumPredsLeft</a> == <var>0</var>) {</td></tr>
<tr><th id="626">626</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"*** Scheduling failed! ***\n"</q>;</td></tr>
<tr><th id="627">627</th><td>    <a class="virtual member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8dumpNodeERKNS_5SUnitE" title='llvm::ScheduleDAGInstrs::dumpNode' data-ref="_ZNK4llvm17ScheduleDAGInstrs8dumpNodeERKNS_5SUnitE">dumpNode</a>(*<a class="local col9 ref" href="#259SuccSU" title='SuccSU' data-ref="259SuccSU">SuccSU</a>);</td></tr>
<tr><th id="628">628</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" has been released too many times!\n"</q>;</td></tr>
<tr><th id="629">629</th><td>    <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(nullptr, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 629)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<b>nullptr</b>);</td></tr>
<tr><th id="630">630</th><td>  }</td></tr>
<tr><th id="631">631</th><td><u>#<span data-ppcond="624">endif</span></u></td></tr>
<tr><th id="632">632</th><td>  <i>// SU-&gt;TopReadyCycle was set to CurrCycle when it was scheduled. However,</i></td></tr>
<tr><th id="633">633</th><td><i>  // CurrCycle may have advanced since then.</i></td></tr>
<tr><th id="634">634</th><td>  <b>if</b> (<a class="local col9 ref" href="#259SuccSU" title='SuccSU' data-ref="259SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::TopReadyCycle" title='llvm::SUnit::TopReadyCycle' data-ref="llvm::SUnit::TopReadyCycle">TopReadyCycle</a> &lt; <a class="local col7 ref" href="#257SU" title='SU' data-ref="257SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::TopReadyCycle" title='llvm::SUnit::TopReadyCycle' data-ref="llvm::SUnit::TopReadyCycle">TopReadyCycle</a> + <a class="local col8 ref" href="#258SuccEdge" title='SuccEdge' data-ref="258SuccEdge">SuccEdge</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep10getLatencyEv" title='llvm::SDep::getLatency' data-ref="_ZNK4llvm4SDep10getLatencyEv">getLatency</a>())</td></tr>
<tr><th id="635">635</th><td>    <a class="local col9 ref" href="#259SuccSU" title='SuccSU' data-ref="259SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::TopReadyCycle" title='llvm::SUnit::TopReadyCycle' data-ref="llvm::SUnit::TopReadyCycle">TopReadyCycle</a> = <a class="local col7 ref" href="#257SU" title='SU' data-ref="257SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::TopReadyCycle" title='llvm::SUnit::TopReadyCycle' data-ref="llvm::SUnit::TopReadyCycle">TopReadyCycle</a> + <a class="local col8 ref" href="#258SuccEdge" title='SuccEdge' data-ref="258SuccEdge">SuccEdge</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep10getLatencyEv" title='llvm::SDep::getLatency' data-ref="_ZNK4llvm4SDep10getLatencyEv">getLatency</a>();</td></tr>
<tr><th id="636">636</th><td></td></tr>
<tr><th id="637">637</th><td>  --<a class="local col9 ref" href="#259SuccSU" title='SuccSU' data-ref="259SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumPredsLeft" title='llvm::SUnit::NumPredsLeft' data-ref="llvm::SUnit::NumPredsLeft">NumPredsLeft</a>;</td></tr>
<tr><th id="638">638</th><td>  <b>if</b> (<a class="local col9 ref" href="#259SuccSU" title='SuccSU' data-ref="259SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumPredsLeft" title='llvm::SUnit::NumPredsLeft' data-ref="llvm::SUnit::NumPredsLeft">NumPredsLeft</a> == <var>0</var> &amp;&amp; <a class="local col9 ref" href="#259SuccSU" title='SuccSU' data-ref="259SuccSU">SuccSU</a> != &amp;<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::ExitSU" title='llvm::ScheduleDAG::ExitSU' data-ref="llvm::ScheduleDAG::ExitSU">ExitSU</a>)</td></tr>
<tr><th id="639">639</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::SchedImpl" title='llvm::ScheduleDAGMI::SchedImpl' data-ref="llvm::ScheduleDAGMI::SchedImpl">SchedImpl</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20MachineSchedStrategy14releaseTopNodeEPNS_5SUnitE" title='llvm::MachineSchedStrategy::releaseTopNode' data-ref="_ZN4llvm20MachineSchedStrategy14releaseTopNodeEPNS_5SUnitE">releaseTopNode</a>(<a class="local col9 ref" href="#259SuccSU" title='SuccSU' data-ref="259SuccSU">SuccSU</a>);</td></tr>
<tr><th id="640">640</th><td>}</td></tr>
<tr><th id="641">641</th><td></td></tr>
<tr><th id="642">642</th><td><i class="doc">/// releaseSuccessors - Call releaseSucc on each of SU's successors.</i></td></tr>
<tr><th id="643">643</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a>::<dfn class="decl def" id="_ZN4llvm13ScheduleDAGMI17releaseSuccessorsEPNS_5SUnitE" title='llvm::ScheduleDAGMI::releaseSuccessors' data-ref="_ZN4llvm13ScheduleDAGMI17releaseSuccessorsEPNS_5SUnitE">releaseSuccessors</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="260SU" title='SU' data-type='llvm::SUnit *' data-ref="260SU">SU</dfn>) {</td></tr>
<tr><th id="644">644</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col1 decl" id="261Succ" title='Succ' data-type='llvm::SDep &amp;' data-ref="261Succ">Succ</dfn> : <a class="local col0 ref" href="#260SU" title='SU' data-ref="260SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>)</td></tr>
<tr><th id="645">645</th><td>    <a class="member" href="#_ZN4llvm13ScheduleDAGMI11releaseSuccEPNS_5SUnitEPNS_4SDepE" title='llvm::ScheduleDAGMI::releaseSucc' data-ref="_ZN4llvm13ScheduleDAGMI11releaseSuccEPNS_5SUnitEPNS_4SDepE">releaseSucc</a>(<a class="local col0 ref" href="#260SU" title='SU' data-ref="260SU">SU</a>, &amp;<a class="local col1 ref" href="#261Succ" title='Succ' data-ref="261Succ">Succ</a>);</td></tr>
<tr><th id="646">646</th><td>}</td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td><i class="doc">/// ReleasePred - Decrement the NumSuccsLeft count of a predecessor. When</i></td></tr>
<tr><th id="649">649</th><td><i class="doc">/// NumSuccsLeft reaches zero, release the predecessor node.</i></td></tr>
<tr><th id="650">650</th><td><i class="doc">///</i></td></tr>
<tr><th id="651">651</th><td><i class="doc">/// FIXME: Adjust PredSU height based on MinLatency.</i></td></tr>
<tr><th id="652">652</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a>::<dfn class="decl def" id="_ZN4llvm13ScheduleDAGMI11releasePredEPNS_5SUnitEPNS_4SDepE" title='llvm::ScheduleDAGMI::releasePred' data-ref="_ZN4llvm13ScheduleDAGMI11releasePredEPNS_5SUnitEPNS_4SDepE">releasePred</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="262SU" title='SU' data-type='llvm::SUnit *' data-ref="262SU">SU</dfn>, <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> *<dfn class="local col3 decl" id="263PredEdge" title='PredEdge' data-type='llvm::SDep *' data-ref="263PredEdge">PredEdge</dfn>) {</td></tr>
<tr><th id="653">653</th><td>  <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="264PredSU" title='PredSU' data-type='llvm::SUnit *' data-ref="264PredSU">PredSU</dfn> = <a class="local col3 ref" href="#263PredEdge" title='PredEdge' data-ref="263PredEdge">PredEdge</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td>  <b>if</b> (<a class="local col3 ref" href="#263PredEdge" title='PredEdge' data-ref="263PredEdge">PredEdge</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isWeakEv" title='llvm::SDep::isWeak' data-ref="_ZNK4llvm4SDep6isWeakEv">isWeak</a>()) {</td></tr>
<tr><th id="656">656</th><td>    --<a class="local col4 ref" href="#264PredSU" title='PredSU' data-ref="264PredSU">PredSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::WeakSuccsLeft" title='llvm::SUnit::WeakSuccsLeft' data-ref="llvm::SUnit::WeakSuccsLeft">WeakSuccsLeft</a>;</td></tr>
<tr><th id="657">657</th><td>    <b>if</b> (<a class="local col3 ref" href="#263PredEdge" title='PredEdge' data-ref="263PredEdge">PredEdge</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep9isClusterEv" title='llvm::SDep::isCluster' data-ref="_ZNK4llvm4SDep9isClusterEv">isCluster</a>())</td></tr>
<tr><th id="658">658</th><td>      <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::NextClusterPred" title='llvm::ScheduleDAGMI::NextClusterPred' data-ref="llvm::ScheduleDAGMI::NextClusterPred">NextClusterPred</a> = <a class="local col4 ref" href="#264PredSU" title='PredSU' data-ref="264PredSU">PredSU</a>;</td></tr>
<tr><th id="659">659</th><td>    <b>return</b>;</td></tr>
<tr><th id="660">660</th><td>  }</td></tr>
<tr><th id="661">661</th><td><u>#<span data-ppcond="661">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="662">662</th><td>  <b>if</b> (<a class="local col4 ref" href="#264PredSU" title='PredSU' data-ref="264PredSU">PredSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumSuccsLeft" title='llvm::SUnit::NumSuccsLeft' data-ref="llvm::SUnit::NumSuccsLeft">NumSuccsLeft</a> == <var>0</var>) {</td></tr>
<tr><th id="663">663</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"*** Scheduling failed! ***\n"</q>;</td></tr>
<tr><th id="664">664</th><td>    <a class="virtual member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8dumpNodeERKNS_5SUnitE" title='llvm::ScheduleDAGInstrs::dumpNode' data-ref="_ZNK4llvm17ScheduleDAGInstrs8dumpNodeERKNS_5SUnitE">dumpNode</a>(*<a class="local col4 ref" href="#264PredSU" title='PredSU' data-ref="264PredSU">PredSU</a>);</td></tr>
<tr><th id="665">665</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" has been released too many times!\n"</q>;</td></tr>
<tr><th id="666">666</th><td>    <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(nullptr, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 666)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<b>nullptr</b>);</td></tr>
<tr><th id="667">667</th><td>  }</td></tr>
<tr><th id="668">668</th><td><u>#<span data-ppcond="661">endif</span></u></td></tr>
<tr><th id="669">669</th><td>  <i>// SU-&gt;BotReadyCycle was set to CurrCycle when it was scheduled. However,</i></td></tr>
<tr><th id="670">670</th><td><i>  // CurrCycle may have advanced since then.</i></td></tr>
<tr><th id="671">671</th><td>  <b>if</b> (<a class="local col4 ref" href="#264PredSU" title='PredSU' data-ref="264PredSU">PredSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::BotReadyCycle" title='llvm::SUnit::BotReadyCycle' data-ref="llvm::SUnit::BotReadyCycle">BotReadyCycle</a> &lt; <a class="local col2 ref" href="#262SU" title='SU' data-ref="262SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::BotReadyCycle" title='llvm::SUnit::BotReadyCycle' data-ref="llvm::SUnit::BotReadyCycle">BotReadyCycle</a> + <a class="local col3 ref" href="#263PredEdge" title='PredEdge' data-ref="263PredEdge">PredEdge</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep10getLatencyEv" title='llvm::SDep::getLatency' data-ref="_ZNK4llvm4SDep10getLatencyEv">getLatency</a>())</td></tr>
<tr><th id="672">672</th><td>    <a class="local col4 ref" href="#264PredSU" title='PredSU' data-ref="264PredSU">PredSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::BotReadyCycle" title='llvm::SUnit::BotReadyCycle' data-ref="llvm::SUnit::BotReadyCycle">BotReadyCycle</a> = <a class="local col2 ref" href="#262SU" title='SU' data-ref="262SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::BotReadyCycle" title='llvm::SUnit::BotReadyCycle' data-ref="llvm::SUnit::BotReadyCycle">BotReadyCycle</a> + <a class="local col3 ref" href="#263PredEdge" title='PredEdge' data-ref="263PredEdge">PredEdge</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep10getLatencyEv" title='llvm::SDep::getLatency' data-ref="_ZNK4llvm4SDep10getLatencyEv">getLatency</a>();</td></tr>
<tr><th id="673">673</th><td></td></tr>
<tr><th id="674">674</th><td>  --<a class="local col4 ref" href="#264PredSU" title='PredSU' data-ref="264PredSU">PredSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumSuccsLeft" title='llvm::SUnit::NumSuccsLeft' data-ref="llvm::SUnit::NumSuccsLeft">NumSuccsLeft</a>;</td></tr>
<tr><th id="675">675</th><td>  <b>if</b> (<a class="local col4 ref" href="#264PredSU" title='PredSU' data-ref="264PredSU">PredSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumSuccsLeft" title='llvm::SUnit::NumSuccsLeft' data-ref="llvm::SUnit::NumSuccsLeft">NumSuccsLeft</a> == <var>0</var> &amp;&amp; <a class="local col4 ref" href="#264PredSU" title='PredSU' data-ref="264PredSU">PredSU</a> != &amp;<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::EntrySU" title='llvm::ScheduleDAG::EntrySU' data-ref="llvm::ScheduleDAG::EntrySU">EntrySU</a>)</td></tr>
<tr><th id="676">676</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::SchedImpl" title='llvm::ScheduleDAGMI::SchedImpl' data-ref="llvm::ScheduleDAGMI::SchedImpl">SchedImpl</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20MachineSchedStrategy17releaseBottomNodeEPNS_5SUnitE" title='llvm::MachineSchedStrategy::releaseBottomNode' data-ref="_ZN4llvm20MachineSchedStrategy17releaseBottomNodeEPNS_5SUnitE">releaseBottomNode</a>(<a class="local col4 ref" href="#264PredSU" title='PredSU' data-ref="264PredSU">PredSU</a>);</td></tr>
<tr><th id="677">677</th><td>}</td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td><i class="doc">/// releasePredecessors - Call releasePred on each of SU's predecessors.</i></td></tr>
<tr><th id="680">680</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a>::<dfn class="decl def" id="_ZN4llvm13ScheduleDAGMI19releasePredecessorsEPNS_5SUnitE" title='llvm::ScheduleDAGMI::releasePredecessors' data-ref="_ZN4llvm13ScheduleDAGMI19releasePredecessorsEPNS_5SUnitE">releasePredecessors</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="265SU" title='SU' data-type='llvm::SUnit *' data-ref="265SU">SU</dfn>) {</td></tr>
<tr><th id="681">681</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col6 decl" id="266Pred" title='Pred' data-type='llvm::SDep &amp;' data-ref="266Pred">Pred</dfn> : <a class="local col5 ref" href="#265SU" title='SU' data-ref="265SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>)</td></tr>
<tr><th id="682">682</th><td>    <a class="member" href="#_ZN4llvm13ScheduleDAGMI11releasePredEPNS_5SUnitEPNS_4SDepE" title='llvm::ScheduleDAGMI::releasePred' data-ref="_ZN4llvm13ScheduleDAGMI11releasePredEPNS_5SUnitEPNS_4SDepE">releasePred</a>(<a class="local col5 ref" href="#265SU" title='SU' data-ref="265SU">SU</a>, &amp;<a class="local col6 ref" href="#266Pred" title='Pred' data-ref="266Pred">Pred</a>);</td></tr>
<tr><th id="683">683</th><td>}</td></tr>
<tr><th id="684">684</th><td></td></tr>
<tr><th id="685">685</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a>::<dfn class="virtual decl def" id="_ZN4llvm13ScheduleDAGMI10startBlockEPNS_17MachineBasicBlockE" title='llvm::ScheduleDAGMI::startBlock' data-ref="_ZN4llvm13ScheduleDAGMI10startBlockEPNS_17MachineBasicBlockE">startBlock</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="267bb" title='bb' data-type='llvm::MachineBasicBlock *' data-ref="267bb">bb</dfn>) {</td></tr>
<tr><th id="686">686</th><td>  <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a>::<a class="virtual member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrs10startBlockEPNS_17MachineBasicBlockE" title='llvm::ScheduleDAGInstrs::startBlock' data-ref="_ZN4llvm17ScheduleDAGInstrs10startBlockEPNS_17MachineBasicBlockE">startBlock</a>(<a class="local col7 ref" href="#267bb" title='bb' data-ref="267bb">bb</a>);</td></tr>
<tr><th id="687">687</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::SchedImpl" title='llvm::ScheduleDAGMI::SchedImpl' data-ref="llvm::ScheduleDAGMI::SchedImpl">SchedImpl</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20MachineSchedStrategy8enterMBBEPNS_17MachineBasicBlockE" title='llvm::MachineSchedStrategy::enterMBB' data-ref="_ZN4llvm20MachineSchedStrategy8enterMBBEPNS_17MachineBasicBlockE">enterMBB</a>(<a class="local col7 ref" href="#267bb" title='bb' data-ref="267bb">bb</a>);</td></tr>
<tr><th id="688">688</th><td>}</td></tr>
<tr><th id="689">689</th><td></td></tr>
<tr><th id="690">690</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a>::<dfn class="virtual decl def" id="_ZN4llvm13ScheduleDAGMI11finishBlockEv" title='llvm::ScheduleDAGMI::finishBlock' data-ref="_ZN4llvm13ScheduleDAGMI11finishBlockEv">finishBlock</dfn>() {</td></tr>
<tr><th id="691">691</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::SchedImpl" title='llvm::ScheduleDAGMI::SchedImpl' data-ref="llvm::ScheduleDAGMI::SchedImpl">SchedImpl</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20MachineSchedStrategy8leaveMBBEv" title='llvm::MachineSchedStrategy::leaveMBB' data-ref="_ZN4llvm20MachineSchedStrategy8leaveMBBEv">leaveMBB</a>();</td></tr>
<tr><th id="692">692</th><td>  <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a>::<a class="virtual member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrs11finishBlockEv" title='llvm::ScheduleDAGInstrs::finishBlock' data-ref="_ZN4llvm17ScheduleDAGInstrs11finishBlockEv">finishBlock</a>();</td></tr>
<tr><th id="693">693</th><td>}</td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td><i class="doc">/// enterRegion - Called back from MachineScheduler::runOnMachineFunction after</i></td></tr>
<tr><th id="696">696</th><td><i class="doc">/// crossing a scheduling boundary. [begin, end) includes all instructions in</i></td></tr>
<tr><th id="697">697</th><td><i class="doc">/// the region, including the boundary itself and single-instruction regions</i></td></tr>
<tr><th id="698">698</th><td><i class="doc">/// that don't get scheduled.</i></td></tr>
<tr><th id="699">699</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a>::<dfn class="virtual decl def" id="_ZN4llvm13ScheduleDAGMI11enterRegionEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_j" title='llvm::ScheduleDAGMI::enterRegion' data-ref="_ZN4llvm13ScheduleDAGMI11enterRegionEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_j">enterRegion</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="268bb" title='bb' data-type='llvm::MachineBasicBlock *' data-ref="268bb">bb</dfn>,</td></tr>
<tr><th id="700">700</th><td>                                     <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="269begin" title='begin' data-type='MachineBasicBlock::iterator' data-ref="269begin">begin</dfn>,</td></tr>
<tr><th id="701">701</th><td>                                     <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="270end" title='end' data-type='MachineBasicBlock::iterator' data-ref="270end">end</dfn>,</td></tr>
<tr><th id="702">702</th><td>                                     <em>unsigned</em> <dfn class="local col1 decl" id="271regioninstrs" title='regioninstrs' data-type='unsigned int' data-ref="271regioninstrs">regioninstrs</dfn>)</td></tr>
<tr><th id="703">703</th><td>{</td></tr>
<tr><th id="704">704</th><td>  <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a>::<a class="virtual member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrs11enterRegionEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_j" title='llvm::ScheduleDAGInstrs::enterRegion' data-ref="_ZN4llvm17ScheduleDAGInstrs11enterRegionEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_j">enterRegion</a>(<a class="local col8 ref" href="#268bb" title='bb' data-ref="268bb">bb</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#269begin" title='begin' data-ref="269begin">begin</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#270end" title='end' data-ref="270end">end</a>, <a class="local col1 ref" href="#271regioninstrs" title='regioninstrs' data-ref="271regioninstrs">regioninstrs</a>);</td></tr>
<tr><th id="705">705</th><td></td></tr>
<tr><th id="706">706</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::SchedImpl" title='llvm::ScheduleDAGMI::SchedImpl' data-ref="llvm::ScheduleDAGMI::SchedImpl">SchedImpl</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20MachineSchedStrategy10initPolicyENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_j" title='llvm::MachineSchedStrategy::initPolicy' data-ref="_ZN4llvm20MachineSchedStrategy10initPolicyENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_j">initPolicy</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#269begin" title='begin' data-ref="269begin">begin</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#270end" title='end' data-ref="270end">end</a>, <a class="local col1 ref" href="#271regioninstrs" title='regioninstrs' data-ref="271regioninstrs">regioninstrs</a>);</td></tr>
<tr><th id="707">707</th><td>}</td></tr>
<tr><th id="708">708</th><td></td></tr>
<tr><th id="709">709</th><td><i class="doc">/// This is normally called from the main scheduler loop but may also be invoked</i></td></tr>
<tr><th id="710">710</th><td><i class="doc">/// by the scheduling strategy to perform additional code motion.</i></td></tr>
<tr><th id="711">711</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a>::<dfn class="decl def" id="_ZN4llvm13ScheduleDAGMI15moveInstructionEPNS_12MachineInstrENS_26MachineInstrBundleIteratorIS1_Lb0EEE" title='llvm::ScheduleDAGMI::moveInstruction' data-ref="_ZN4llvm13ScheduleDAGMI15moveInstructionEPNS_12MachineInstrENS_26MachineInstrBundleIteratorIS1_Lb0EEE">moveInstruction</dfn>(</td></tr>
<tr><th id="712">712</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="272MI" title='MI' data-type='llvm::MachineInstr *' data-ref="272MI">MI</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="273InsertPos" title='InsertPos' data-type='MachineBasicBlock::iterator' data-ref="273InsertPos">InsertPos</dfn>) {</td></tr>
<tr><th id="713">713</th><td>  <i>// Advance RegionBegin if the first instruction moves down.</i></td></tr>
<tr><th id="714">714</th><td>  <b>if</b> (&amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionBegin" title='llvm::ScheduleDAGInstrs::RegionBegin' data-ref="llvm::ScheduleDAGInstrs::RegionBegin">RegionBegin</a> == <a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI">MI</a>)</td></tr>
<tr><th id="715">715</th><td>    <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionBegin" title='llvm::ScheduleDAGInstrs::RegionBegin' data-ref="llvm::ScheduleDAGInstrs::RegionBegin">RegionBegin</a>;</td></tr>
<tr><th id="716">716</th><td></td></tr>
<tr><th id="717">717</th><td>  <i>// Update the instruction stream.</i></td></tr>
<tr><th id="718">718</th><td>  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_">splice</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#273InsertPos" title='InsertPos' data-ref="273InsertPos">InsertPos</a>, <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI">MI</a>);</td></tr>
<tr><th id="719">719</th><td></td></tr>
<tr><th id="720">720</th><td>  <i>// Update LiveIntervals</i></td></tr>
<tr><th id="721">721</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>)</td></tr>
<tr><th id="722">722</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals10handleMoveERNS_12MachineInstrEb" title='llvm::LiveIntervals::handleMove' data-ref="_ZN4llvm13LiveIntervals10handleMoveERNS_12MachineInstrEb">handleMove</a>(<span class='refarg'>*<a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI">MI</a></span>, <i>/*UpdateFlags=*/</i><b>true</b>);</td></tr>
<tr><th id="723">723</th><td></td></tr>
<tr><th id="724">724</th><td>  <i>// Recede RegionBegin if an instruction moves above the first.</i></td></tr>
<tr><th id="725">725</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionBegin" title='llvm::ScheduleDAGInstrs::RegionBegin' data-ref="llvm::ScheduleDAGInstrs::RegionBegin">RegionBegin</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col3 ref" href="#273InsertPos" title='InsertPos' data-ref="273InsertPos">InsertPos</a>)</td></tr>
<tr><th id="726">726</th><td>    <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionBegin" title='llvm::ScheduleDAGInstrs::RegionBegin' data-ref="llvm::ScheduleDAGInstrs::RegionBegin">RegionBegin</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI">MI</a>;</td></tr>
<tr><th id="727">727</th><td>}</td></tr>
<tr><th id="728">728</th><td></td></tr>
<tr><th id="729">729</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a>::<dfn class="decl def" id="_ZN4llvm13ScheduleDAGMI15checkSchedLimitEv" title='llvm::ScheduleDAGMI::checkSchedLimit' data-ref="_ZN4llvm13ScheduleDAGMI15checkSchedLimitEv">checkSchedLimit</dfn>() {</td></tr>
<tr><th id="730">730</th><td><u>#<span data-ppcond="730">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="731">731</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::NumInstrsScheduled" title='llvm::ScheduleDAGMI::NumInstrsScheduled' data-ref="llvm::ScheduleDAGMI::NumInstrsScheduled">NumInstrsScheduled</a> == <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#MISchedCutoff" title='MISchedCutoff' data-use='m' data-ref="MISchedCutoff">MISchedCutoff</a> &amp;&amp; <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#MISchedCutoff" title='MISchedCutoff' data-use='m' data-ref="MISchedCutoff">MISchedCutoff</a> != ~<var>0U</var>) {</td></tr>
<tr><th id="732">732</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentTop" title='llvm::ScheduleDAGMI::CurrentTop' data-ref="llvm::ScheduleDAGMI::CurrentTop">CurrentTop</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentBottom" title='llvm::ScheduleDAGMI::CurrentBottom' data-ref="llvm::ScheduleDAGMI::CurrentBottom">CurrentBottom</a>;</td></tr>
<tr><th id="733">733</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="734">734</th><td>  }</td></tr>
<tr><th id="735">735</th><td>  ++<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::NumInstrsScheduled" title='llvm::ScheduleDAGMI::NumInstrsScheduled' data-ref="llvm::ScheduleDAGMI::NumInstrsScheduled">NumInstrsScheduled</a>;</td></tr>
<tr><th id="736">736</th><td><u>#<span data-ppcond="730">endif</span></u></td></tr>
<tr><th id="737">737</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="738">738</th><td>}</td></tr>
<tr><th id="739">739</th><td></td></tr>
<tr><th id="740">740</th><td><i class="doc">/// Per-region scheduling driver, called back from</i></td></tr>
<tr><th id="741">741</th><td><i class="doc">/// MachineScheduler::runOnMachineFunction. This is a simplified driver that</i></td></tr>
<tr><th id="742">742</th><td><i class="doc">/// does not consider liveness or register pressure. It is useful for PostRA</i></td></tr>
<tr><th id="743">743</th><td><i class="doc">/// scheduling and potentially other custom schedulers.</i></td></tr>
<tr><th id="744">744</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a>::<dfn class="virtual decl def" id="_ZN4llvm13ScheduleDAGMI8scheduleEv" title='llvm::ScheduleDAGMI::schedule' data-ref="_ZN4llvm13ScheduleDAGMI8scheduleEv">schedule</dfn>() {</td></tr>
<tr><th id="745">745</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;ScheduleDAGMI::schedule starting\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"ScheduleDAGMI::schedule starting\n"</q>);</td></tr>
<tr><th id="746">746</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { SchedImpl-&gt;dumpPolicy(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::SchedImpl" title='llvm::ScheduleDAGMI::SchedImpl' data-ref="llvm::ScheduleDAGMI::SchedImpl">SchedImpl</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm20MachineSchedStrategy10dumpPolicyEv" title='llvm::MachineSchedStrategy::dumpPolicy' data-ref="_ZNK4llvm20MachineSchedStrategy10dumpPolicyEv">dumpPolicy</a>());</td></tr>
<tr><th id="747">747</th><td></td></tr>
<tr><th id="748">748</th><td>  <i>// Build the DAG.</i></td></tr>
<tr><th id="749">749</th><td>  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrs15buildSchedGraphEPNS_9AAResultsEPNS_18RegPressureTrackerEPNS_13PressureDiffsEPNS_13LiveIntervalsEb" title='llvm::ScheduleDAGInstrs::buildSchedGraph' data-ref="_ZN4llvm17ScheduleDAGInstrs15buildSchedGraphEPNS_9AAResultsEPNS_18RegPressureTrackerEPNS_13PressureDiffsEPNS_13LiveIntervalsEb">buildSchedGraph</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::AA" title='llvm::ScheduleDAGMI::AA' data-ref="llvm::ScheduleDAGMI::AA">AA</a>);</td></tr>
<tr><th id="750">750</th><td></td></tr>
<tr><th id="751">751</th><td>  <a class="member" href="#_ZN4llvm13ScheduleDAGMI14postprocessDAGEv" title='llvm::ScheduleDAGMI::postprocessDAG' data-ref="_ZN4llvm13ScheduleDAGMI14postprocessDAGEv">postprocessDAG</a>();</td></tr>
<tr><th id="752">752</th><td></td></tr>
<tr><th id="753">753</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="274TopRoots" title='TopRoots' data-type='SmallVector&lt;llvm::SUnit *, 8&gt;' data-ref="274TopRoots">TopRoots</dfn>, <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="275BotRoots" title='BotRoots' data-type='SmallVector&lt;llvm::SUnit *, 8&gt;' data-ref="275BotRoots">BotRoots</dfn>;</td></tr>
<tr><th id="754">754</th><td>  <a class="member" href="#_ZN4llvm13ScheduleDAGMI21findRootsAndBiasEdgesERNS_15SmallVectorImplIPNS_5SUnitEEES5_" title='llvm::ScheduleDAGMI::findRootsAndBiasEdges' data-ref="_ZN4llvm13ScheduleDAGMI21findRootsAndBiasEdgesERNS_15SmallVectorImplIPNS_5SUnitEEES5_">findRootsAndBiasEdges</a>(<span class='refarg'><a class="local col4 ref" href="#274TopRoots" title='TopRoots' data-ref="274TopRoots">TopRoots</a></span>, <span class='refarg'><a class="local col5 ref" href="#275BotRoots" title='BotRoots' data-ref="275BotRoots">BotRoots</a></span>);</td></tr>
<tr><th id="755">755</th><td></td></tr>
<tr><th id="756">756</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="virtual member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs4dumpEv" title='llvm::ScheduleDAGInstrs::dump' data-ref="_ZNK4llvm17ScheduleDAGInstrs4dumpEv">dump</a>());</td></tr>
<tr><th id="757">757</th><td>  <b>if</b> (<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#PrintDAGs" title='PrintDAGs' data-use='m' data-ref="PrintDAGs">PrintDAGs</a>) <a class="virtual member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs4dumpEv" title='llvm::ScheduleDAGInstrs::dump' data-ref="_ZNK4llvm17ScheduleDAGInstrs4dumpEv">dump</a>();</td></tr>
<tr><th id="758">758</th><td>  <b>if</b> (<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#ViewMISchedDAGs" title='ViewMISchedDAGs' data-use='m' data-ref="ViewMISchedDAGs">ViewMISchedDAGs</a>) <a class="virtual member" href="#_ZN4llvm13ScheduleDAGMI9viewGraphEv" title='llvm::ScheduleDAGMI::viewGraph' data-ref="_ZN4llvm13ScheduleDAGMI9viewGraphEv">viewGraph</a>();</td></tr>
<tr><th id="759">759</th><td></td></tr>
<tr><th id="760">760</th><td>  <i>// Initialize the strategy before modifying the DAG.</i></td></tr>
<tr><th id="761">761</th><td><i>  // This may initialize a DFSResult to be used for queue priority.</i></td></tr>
<tr><th id="762">762</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::SchedImpl" title='llvm::ScheduleDAGMI::SchedImpl' data-ref="llvm::ScheduleDAGMI::SchedImpl">SchedImpl</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20MachineSchedStrategy10initializeEPNS_13ScheduleDAGMIE" title='llvm::MachineSchedStrategy::initialize' data-ref="_ZN4llvm20MachineSchedStrategy10initializeEPNS_13ScheduleDAGMIE">initialize</a>(<b>this</b>);</td></tr>
<tr><th id="763">763</th><td></td></tr>
<tr><th id="764">764</th><td>  <i>// Initialize ready queues now that the DAG and priority data are finalized.</i></td></tr>
<tr><th id="765">765</th><td>  <a class="member" href="#_ZN4llvm13ScheduleDAGMI10initQueuesENS_8ArrayRefIPNS_5SUnitEEES4_" title='llvm::ScheduleDAGMI::initQueues' data-ref="_ZN4llvm13ScheduleDAGMI10initQueuesENS_8ArrayRefIPNS_5SUnitEEES4_">initQueues</a>(<a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col4 ref" href="#274TopRoots" title='TopRoots' data-ref="274TopRoots">TopRoots</a>, <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col5 ref" href="#275BotRoots" title='BotRoots' data-ref="275BotRoots">BotRoots</a>);</td></tr>
<tr><th id="766">766</th><td></td></tr>
<tr><th id="767">767</th><td>  <em>bool</em> <dfn class="local col6 decl" id="276IsTopNode" title='IsTopNode' data-type='bool' data-ref="276IsTopNode">IsTopNode</dfn> = <b>false</b>;</td></tr>
<tr><th id="768">768</th><td>  <b>while</b> (<b>true</b>) {</td></tr>
<tr><th id="769">769</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;** ScheduleDAGMI::schedule picking next node\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"** ScheduleDAGMI::schedule picking next node\n"</q>);</td></tr>
<tr><th id="770">770</th><td>    <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="277SU" title='SU' data-type='llvm::SUnit *' data-ref="277SU">SU</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::SchedImpl" title='llvm::ScheduleDAGMI::SchedImpl' data-ref="llvm::ScheduleDAGMI::SchedImpl">SchedImpl</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20MachineSchedStrategy8pickNodeERb" title='llvm::MachineSchedStrategy::pickNode' data-ref="_ZN4llvm20MachineSchedStrategy8pickNodeERb">pickNode</a>(<span class='refarg'><a class="local col6 ref" href="#276IsTopNode" title='IsTopNode' data-ref="276IsTopNode">IsTopNode</a></span>);</td></tr>
<tr><th id="771">771</th><td>    <b>if</b> (!<a class="local col7 ref" href="#277SU" title='SU' data-ref="277SU">SU</a>) <b>break</b>;</td></tr>
<tr><th id="772">772</th><td></td></tr>
<tr><th id="773">773</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!SU-&gt;isScheduled &amp;&amp; &quot;Node already scheduled&quot;) ? void (0) : __assert_fail (&quot;!SU-&gt;isScheduled &amp;&amp; \&quot;Node already scheduled\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 773, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col7 ref" href="#277SU" title='SU' data-ref="277SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduled" title='llvm::SUnit::isScheduled' data-ref="llvm::SUnit::isScheduled">isScheduled</a> &amp;&amp; <q>"Node already scheduled"</q>);</td></tr>
<tr><th id="774">774</th><td>    <b>if</b> (!<a class="member" href="#_ZN4llvm13ScheduleDAGMI15checkSchedLimitEv" title='llvm::ScheduleDAGMI::checkSchedLimit' data-ref="_ZN4llvm13ScheduleDAGMI15checkSchedLimitEv">checkSchedLimit</a>())</td></tr>
<tr><th id="775">775</th><td>      <b>break</b>;</td></tr>
<tr><th id="776">776</th><td></td></tr>
<tr><th id="777">777</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="278MI" title='MI' data-type='llvm::MachineInstr *' data-ref="278MI">MI</dfn> = <a class="local col7 ref" href="#277SU" title='SU' data-ref="277SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="778">778</th><td>    <b>if</b> (<a class="local col6 ref" href="#276IsTopNode" title='IsTopNode' data-ref="276IsTopNode">IsTopNode</a>) {</td></tr>
<tr><th id="779">779</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SU-&gt;isTopReady() &amp;&amp; &quot;node still has unscheduled dependencies&quot;) ? void (0) : __assert_fail (&quot;SU-&gt;isTopReady() &amp;&amp; \&quot;node still has unscheduled dependencies\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 779, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#277SU" title='SU' data-ref="277SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit10isTopReadyEv" title='llvm::SUnit::isTopReady' data-ref="_ZNK4llvm5SUnit10isTopReadyEv">isTopReady</a>() &amp;&amp; <q>"node still has unscheduled dependencies"</q>);</td></tr>
<tr><th id="780">780</th><td>      <b>if</b> (&amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentTop" title='llvm::ScheduleDAGMI::CurrentTop' data-ref="llvm::ScheduleDAGMI::CurrentTop">CurrentTop</a> == <a class="local col8 ref" href="#278MI" title='MI' data-ref="278MI">MI</a>)</td></tr>
<tr><th id="781">781</th><td>        <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentTop" title='llvm::ScheduleDAGMI::CurrentTop' data-ref="llvm::ScheduleDAGMI::CurrentTop">CurrentTop</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="tu ref" href="#_ZL11nextIfDebugN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS0_IKS1_Lb0EEE" title='nextIfDebug' data-use='c' data-ref="_ZL11nextIfDebugN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS0_IKS1_Lb0EEE">nextIfDebug</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentTop" title='llvm::ScheduleDAGMI::CurrentTop' data-ref="llvm::ScheduleDAGMI::CurrentTop">CurrentTop</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE"></a><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentBottom" title='llvm::ScheduleDAGMI::CurrentBottom' data-ref="llvm::ScheduleDAGMI::CurrentBottom">CurrentBottom</a>);</td></tr>
<tr><th id="782">782</th><td>      <b>else</b></td></tr>
<tr><th id="783">783</th><td>        <a class="member" href="#_ZN4llvm13ScheduleDAGMI15moveInstructionEPNS_12MachineInstrENS_26MachineInstrBundleIteratorIS1_Lb0EEE" title='llvm::ScheduleDAGMI::moveInstruction' data-ref="_ZN4llvm13ScheduleDAGMI15moveInstructionEPNS_12MachineInstrENS_26MachineInstrBundleIteratorIS1_Lb0EEE">moveInstruction</a>(<a class="local col8 ref" href="#278MI" title='MI' data-ref="278MI">MI</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentTop" title='llvm::ScheduleDAGMI::CurrentTop' data-ref="llvm::ScheduleDAGMI::CurrentTop">CurrentTop</a>);</td></tr>
<tr><th id="784">784</th><td>    } <b>else</b> {</td></tr>
<tr><th id="785">785</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SU-&gt;isBottomReady() &amp;&amp; &quot;node still has unscheduled dependencies&quot;) ? void (0) : __assert_fail (&quot;SU-&gt;isBottomReady() &amp;&amp; \&quot;node still has unscheduled dependencies\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 785, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#277SU" title='SU' data-ref="277SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit13isBottomReadyEv" title='llvm::SUnit::isBottomReady' data-ref="_ZNK4llvm5SUnit13isBottomReadyEv">isBottomReady</a>() &amp;&amp; <q>"node still has unscheduled dependencies"</q>);</td></tr>
<tr><th id="786">786</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="279priorII" title='priorII' data-type='MachineBasicBlock::iterator' data-ref="279priorII">priorII</dfn> =</td></tr>
<tr><th id="787">787</th><td>        <a class="tu ref" href="#_ZL13priorNonDebugN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS0_IKS1_Lb0EEE" title='priorNonDebug' data-use='c' data-ref="_ZL13priorNonDebugN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS0_IKS1_Lb0EEE">priorNonDebug</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentBottom" title='llvm::ScheduleDAGMI::CurrentBottom' data-ref="llvm::ScheduleDAGMI::CurrentBottom">CurrentBottom</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE"></a><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentTop" title='llvm::ScheduleDAGMI::CurrentTop' data-ref="llvm::ScheduleDAGMI::CurrentTop">CurrentTop</a>);</td></tr>
<tr><th id="788">788</th><td>      <b>if</b> (&amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#279priorII" title='priorII' data-ref="279priorII">priorII</a> == <a class="local col8 ref" href="#278MI" title='MI' data-ref="278MI">MI</a>)</td></tr>
<tr><th id="789">789</th><td>        <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentBottom" title='llvm::ScheduleDAGMI::CurrentBottom' data-ref="llvm::ScheduleDAGMI::CurrentBottom">CurrentBottom</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col9 ref" href="#279priorII" title='priorII' data-ref="279priorII">priorII</a>;</td></tr>
<tr><th id="790">790</th><td>      <b>else</b> {</td></tr>
<tr><th id="791">791</th><td>        <b>if</b> (&amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentTop" title='llvm::ScheduleDAGMI::CurrentTop' data-ref="llvm::ScheduleDAGMI::CurrentTop">CurrentTop</a> == <a class="local col8 ref" href="#278MI" title='MI' data-ref="278MI">MI</a>)</td></tr>
<tr><th id="792">792</th><td>          <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentTop" title='llvm::ScheduleDAGMI::CurrentTop' data-ref="llvm::ScheduleDAGMI::CurrentTop">CurrentTop</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="tu ref" href="#_ZL11nextIfDebugN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS0_IKS1_Lb0EEE" title='nextIfDebug' data-use='c' data-ref="_ZL11nextIfDebugN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS0_IKS1_Lb0EEE">nextIfDebug</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentTop" title='llvm::ScheduleDAGMI::CurrentTop' data-ref="llvm::ScheduleDAGMI::CurrentTop">CurrentTop</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE"></a><a class="local col9 ref" href="#279priorII" title='priorII' data-ref="279priorII">priorII</a>);</td></tr>
<tr><th id="793">793</th><td>        <a class="member" href="#_ZN4llvm13ScheduleDAGMI15moveInstructionEPNS_12MachineInstrENS_26MachineInstrBundleIteratorIS1_Lb0EEE" title='llvm::ScheduleDAGMI::moveInstruction' data-ref="_ZN4llvm13ScheduleDAGMI15moveInstructionEPNS_12MachineInstrENS_26MachineInstrBundleIteratorIS1_Lb0EEE">moveInstruction</a>(<a class="local col8 ref" href="#278MI" title='MI' data-ref="278MI">MI</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentBottom" title='llvm::ScheduleDAGMI::CurrentBottom' data-ref="llvm::ScheduleDAGMI::CurrentBottom">CurrentBottom</a>);</td></tr>
<tr><th id="794">794</th><td>        <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentBottom" title='llvm::ScheduleDAGMI::CurrentBottom' data-ref="llvm::ScheduleDAGMI::CurrentBottom">CurrentBottom</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col8 ref" href="#278MI" title='MI' data-ref="278MI">MI</a>;</td></tr>
<tr><th id="795">795</th><td>      }</td></tr>
<tr><th id="796">796</th><td>    }</td></tr>
<tr><th id="797">797</th><td>    <i>// Notify the scheduling strategy before updating the DAG.</i></td></tr>
<tr><th id="798">798</th><td><i>    // This sets the scheduled node's ReadyCycle to CurrCycle. When updateQueues</i></td></tr>
<tr><th id="799">799</th><td><i>    // runs, it can then use the accurate ReadyCycle time to determine whether</i></td></tr>
<tr><th id="800">800</th><td><i>    // newly released nodes can move to the readyQ.</i></td></tr>
<tr><th id="801">801</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::SchedImpl" title='llvm::ScheduleDAGMI::SchedImpl' data-ref="llvm::ScheduleDAGMI::SchedImpl">SchedImpl</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20MachineSchedStrategy9schedNodeEPNS_5SUnitEb" title='llvm::MachineSchedStrategy::schedNode' data-ref="_ZN4llvm20MachineSchedStrategy9schedNodeEPNS_5SUnitEb">schedNode</a>(<a class="local col7 ref" href="#277SU" title='SU' data-ref="277SU">SU</a>, <a class="local col6 ref" href="#276IsTopNode" title='IsTopNode' data-ref="276IsTopNode">IsTopNode</a>);</td></tr>
<tr><th id="802">802</th><td></td></tr>
<tr><th id="803">803</th><td>    <a class="member" href="#_ZN4llvm13ScheduleDAGMI12updateQueuesEPNS_5SUnitEb" title='llvm::ScheduleDAGMI::updateQueues' data-ref="_ZN4llvm13ScheduleDAGMI12updateQueuesEPNS_5SUnitEb">updateQueues</a>(<a class="local col7 ref" href="#277SU" title='SU' data-ref="277SU">SU</a>, <a class="local col6 ref" href="#276IsTopNode" title='IsTopNode' data-ref="276IsTopNode">IsTopNode</a>);</td></tr>
<tr><th id="804">804</th><td>  }</td></tr>
<tr><th id="805">805</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (CurrentTop == CurrentBottom &amp;&amp; &quot;Nonempty unscheduled zone.&quot;) ? void (0) : __assert_fail (&quot;CurrentTop == CurrentBottom &amp;&amp; \&quot;Nonempty unscheduled zone.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 805, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentTop" title='llvm::ScheduleDAGMI::CurrentTop' data-ref="llvm::ScheduleDAGMI::CurrentTop">CurrentTop</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentBottom" title='llvm::ScheduleDAGMI::CurrentBottom' data-ref="llvm::ScheduleDAGMI::CurrentBottom">CurrentBottom</a> &amp;&amp; <q>"Nonempty unscheduled zone."</q>);</td></tr>
<tr><th id="806">806</th><td></td></tr>
<tr><th id="807">807</th><td>  <a class="member" href="#_ZN4llvm13ScheduleDAGMI16placeDebugValuesEv" title='llvm::ScheduleDAGMI::placeDebugValues' data-ref="_ZN4llvm13ScheduleDAGMI16placeDebugValuesEv">placeDebugValues</a>();</td></tr>
<tr><th id="808">808</th><td></td></tr>
<tr><th id="809">809</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { { dbgs() &lt;&lt; &quot;*** Final schedule for &quot; &lt;&lt; printMBBReference(*begin()-&gt;getParent()) &lt;&lt; &quot; ***\n&quot;; dumpSchedule(); dbgs() &lt;&lt; &apos;\n&apos;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="810">810</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"*** Final schedule for "</q></td></tr>
<tr><th id="811">811</th><td>           <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs5beginEv" title='llvm::ScheduleDAGInstrs::begin' data-ref="_ZNK4llvm17ScheduleDAGInstrs5beginEv">begin</a>()<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" ***\n"</q>;</td></tr>
<tr><th id="812">812</th><td>    <a class="member" href="#_ZNK4llvm13ScheduleDAGMI12dumpScheduleEv" title='llvm::ScheduleDAGMI::dumpSchedule' data-ref="_ZNK4llvm13ScheduleDAGMI12dumpScheduleEv">dumpSchedule</a>();</td></tr>
<tr><th id="813">813</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="814">814</th><td>  });</td></tr>
<tr><th id="815">815</th><td>}</td></tr>
<tr><th id="816">816</th><td></td></tr>
<tr><th id="817">817</th><td><i class="doc">/// Apply each ScheduleDAGMutation step in order.</i></td></tr>
<tr><th id="818">818</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a>::<dfn class="decl def" id="_ZN4llvm13ScheduleDAGMI14postprocessDAGEv" title='llvm::ScheduleDAGMI::postprocessDAG' data-ref="_ZN4llvm13ScheduleDAGMI14postprocessDAGEv">postprocessDAG</dfn>() {</td></tr>
<tr><th id="819">819</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col0 decl" id="280m" title='m' data-type='std::unique_ptr&lt;llvm::ScheduleDAGMutation, std::default_delete&lt;llvm::ScheduleDAGMutation&gt; &gt; &amp;' data-ref="280m">m</dfn> : <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::Mutations" title='llvm::ScheduleDAGMI::Mutations' data-ref="llvm::ScheduleDAGMI::Mutations">Mutations</a>)</td></tr>
<tr><th id="820">820</th><td>    <a class="local col0 ref" href="#280m" title='m' data-ref="280m">m</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../include/llvm/CodeGen/ScheduleDAGMutation.h.html#_ZN4llvm19ScheduleDAGMutation5applyEPNS_17ScheduleDAGInstrsE" title='llvm::ScheduleDAGMutation::apply' data-ref="_ZN4llvm19ScheduleDAGMutation5applyEPNS_17ScheduleDAGInstrsE">apply</a>(<b>this</b>);</td></tr>
<tr><th id="821">821</th><td>}</td></tr>
<tr><th id="822">822</th><td></td></tr>
<tr><th id="823">823</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a>::</td></tr>
<tr><th id="824">824</th><td><dfn class="decl def" id="_ZN4llvm13ScheduleDAGMI21findRootsAndBiasEdgesERNS_15SmallVectorImplIPNS_5SUnitEEES5_" title='llvm::ScheduleDAGMI::findRootsAndBiasEdges' data-ref="_ZN4llvm13ScheduleDAGMI21findRootsAndBiasEdgesERNS_15SmallVectorImplIPNS_5SUnitEEES5_">findRootsAndBiasEdges</dfn>(<a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; &amp;<dfn class="local col1 decl" id="281TopRoots" title='TopRoots' data-type='SmallVectorImpl&lt;llvm::SUnit *&gt; &amp;' data-ref="281TopRoots">TopRoots</dfn>,</td></tr>
<tr><th id="825">825</th><td>                      <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; &amp;<dfn class="local col2 decl" id="282BotRoots" title='BotRoots' data-type='SmallVectorImpl&lt;llvm::SUnit *&gt; &amp;' data-ref="282BotRoots">BotRoots</dfn>) {</td></tr>
<tr><th id="826">826</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> &amp;<dfn class="local col3 decl" id="283SU" title='SU' data-type='llvm::SUnit &amp;' data-ref="283SU">SU</dfn> : <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>) {</td></tr>
<tr><th id="827">827</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!SU.isBoundaryNode() &amp;&amp; &quot;Boundary node should not be in SUnits&quot;) ? void (0) : __assert_fail (&quot;!SU.isBoundaryNode() &amp;&amp; \&quot;Boundary node should not be in SUnits\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 827, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col3 ref" href="#283SU" title='SU' data-ref="283SU">SU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit14isBoundaryNodeEv" title='llvm::SUnit::isBoundaryNode' data-ref="_ZNK4llvm5SUnit14isBoundaryNodeEv">isBoundaryNode</a>() &amp;&amp; <q>"Boundary node should not be in SUnits"</q>);</td></tr>
<tr><th id="828">828</th><td></td></tr>
<tr><th id="829">829</th><td>    <i>// Order predecessors so DFSResult follows the critical path.</i></td></tr>
<tr><th id="830">830</th><td>    <a class="local col3 ref" href="#283SU" title='SU' data-ref="283SU">SU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit16biasCriticalPathEv" title='llvm::SUnit::biasCriticalPath' data-ref="_ZN4llvm5SUnit16biasCriticalPathEv">biasCriticalPath</a>();</td></tr>
<tr><th id="831">831</th><td></td></tr>
<tr><th id="832">832</th><td>    <i>// A SUnit is ready to top schedule if it has no predecessors.</i></td></tr>
<tr><th id="833">833</th><td>    <b>if</b> (!<a class="local col3 ref" href="#283SU" title='SU' data-ref="283SU">SU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumPredsLeft" title='llvm::SUnit::NumPredsLeft' data-ref="llvm::SUnit::NumPredsLeft">NumPredsLeft</a>)</td></tr>
<tr><th id="834">834</th><td>      <a class="local col1 ref" href="#281TopRoots" title='TopRoots' data-ref="281TopRoots">TopRoots</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col3 ref" href="#283SU" title='SU' data-ref="283SU">SU</a>);</td></tr>
<tr><th id="835">835</th><td>    <i>// A SUnit is ready to bottom schedule if it has no successors.</i></td></tr>
<tr><th id="836">836</th><td>    <b>if</b> (!<a class="local col3 ref" href="#283SU" title='SU' data-ref="283SU">SU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumSuccsLeft" title='llvm::SUnit::NumSuccsLeft' data-ref="llvm::SUnit::NumSuccsLeft">NumSuccsLeft</a>)</td></tr>
<tr><th id="837">837</th><td>      <a class="local col2 ref" href="#282BotRoots" title='BotRoots' data-ref="282BotRoots">BotRoots</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col3 ref" href="#283SU" title='SU' data-ref="283SU">SU</a>);</td></tr>
<tr><th id="838">838</th><td>  }</td></tr>
<tr><th id="839">839</th><td>  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::ExitSU" title='llvm::ScheduleDAG::ExitSU' data-ref="llvm::ScheduleDAG::ExitSU">ExitSU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit16biasCriticalPathEv" title='llvm::SUnit::biasCriticalPath' data-ref="_ZN4llvm5SUnit16biasCriticalPathEv">biasCriticalPath</a>();</td></tr>
<tr><th id="840">840</th><td>}</td></tr>
<tr><th id="841">841</th><td></td></tr>
<tr><th id="842">842</th><td><i class="doc">/// Identify DAG roots and setup scheduler queues.</i></td></tr>
<tr><th id="843">843</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a>::<dfn class="decl def" id="_ZN4llvm13ScheduleDAGMI10initQueuesENS_8ArrayRefIPNS_5SUnitEEES4_" title='llvm::ScheduleDAGMI::initQueues' data-ref="_ZN4llvm13ScheduleDAGMI10initQueuesENS_8ArrayRefIPNS_5SUnitEEES4_">initQueues</dfn>(<a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; <dfn class="local col4 decl" id="284TopRoots" title='TopRoots' data-type='ArrayRef&lt;llvm::SUnit *&gt;' data-ref="284TopRoots">TopRoots</dfn>,</td></tr>
<tr><th id="844">844</th><td>                               <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; <dfn class="local col5 decl" id="285BotRoots" title='BotRoots' data-type='ArrayRef&lt;llvm::SUnit *&gt;' data-ref="285BotRoots">BotRoots</dfn>) {</td></tr>
<tr><th id="845">845</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::NextClusterSucc" title='llvm::ScheduleDAGMI::NextClusterSucc' data-ref="llvm::ScheduleDAGMI::NextClusterSucc">NextClusterSucc</a> = <b>nullptr</b>;</td></tr>
<tr><th id="846">846</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::NextClusterPred" title='llvm::ScheduleDAGMI::NextClusterPred' data-ref="llvm::ScheduleDAGMI::NextClusterPred">NextClusterPred</a> = <b>nullptr</b>;</td></tr>
<tr><th id="847">847</th><td></td></tr>
<tr><th id="848">848</th><td>  <i>// Release all DAG roots for scheduling, not including EntrySU/ExitSU.</i></td></tr>
<tr><th id="849">849</th><td><i>  //</i></td></tr>
<tr><th id="850">850</th><td><i>  // Nodes with unreleased weak edges can still be roots.</i></td></tr>
<tr><th id="851">851</th><td><i>  // Release top roots in forward order.</i></td></tr>
<tr><th id="852">852</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="286SU" title='SU' data-type='llvm::SUnit *' data-ref="286SU">SU</dfn> : <a class="local col4 ref" href="#284TopRoots" title='TopRoots' data-ref="284TopRoots">TopRoots</a>)</td></tr>
<tr><th id="853">853</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::SchedImpl" title='llvm::ScheduleDAGMI::SchedImpl' data-ref="llvm::ScheduleDAGMI::SchedImpl">SchedImpl</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20MachineSchedStrategy14releaseTopNodeEPNS_5SUnitE" title='llvm::MachineSchedStrategy::releaseTopNode' data-ref="_ZN4llvm20MachineSchedStrategy14releaseTopNodeEPNS_5SUnitE">releaseTopNode</a>(<a class="local col6 ref" href="#286SU" title='SU' data-ref="286SU">SU</a>);</td></tr>
<tr><th id="854">854</th><td></td></tr>
<tr><th id="855">855</th><td>  <i>// Release bottom roots in reverse order so the higher priority nodes appear</i></td></tr>
<tr><th id="856">856</th><td><i>  // first. This is more natural and slightly more efficient.</i></td></tr>
<tr><th id="857">857</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt;::<a class="typedef" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorTemplateCommon{llvm::SUnit*,void}::const_reverse_iterator" title='llvm::SmallVectorTemplateCommon&lt;llvm::SUnit *, void&gt;::const_reverse_iterator' data-type='std::reverse_iterator&lt;const_iterator&gt;' data-ref="llvm::SmallVectorTemplateCommon{llvm::SUnit*,void}::const_reverse_iterator">const_reverse_iterator</a></td></tr>
<tr><th id="858">858</th><td>         <dfn class="local col7 decl" id="287I" title='I' data-type='SmallVectorImpl&lt;SUnit *&gt;::const_reverse_iterator' data-ref="287I">I</dfn> = <a class="local col5 ref" href="#285BotRoots" title='BotRoots' data-ref="285BotRoots">BotRoots</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef6rbeginEv" title='llvm::ArrayRef::rbegin' data-ref="_ZNK4llvm8ArrayRef6rbeginEv">rbegin</a>(), <dfn class="local col8 decl" id="288E" title='E' data-type='SmallVectorImpl&lt;SUnit *&gt;::const_reverse_iterator' data-ref="288E">E</dfn> = <a class="local col5 ref" href="#285BotRoots" title='BotRoots' data-ref="285BotRoots">BotRoots</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4rendEv" title='llvm::ArrayRef::rend' data-ref="_ZNK4llvm8ArrayRef4rendEv">rend</a>(); <a class="local col7 ref" href="#287I" title='I' data-ref="287I">I</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#_ZStneRKSt16reverse_iteratorIT_ES3_" title='std::operator!=' data-ref="_ZStneRKSt16reverse_iteratorIT_ES3_">!=</a> <a class="local col8 ref" href="#288E" title='E' data-ref="288E">E</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#_ZNSt16reverse_iteratorppEv" title='std::reverse_iterator::operator++' data-ref="_ZNSt16reverse_iteratorppEv">++</a><a class="local col7 ref" href="#287I" title='I' data-ref="287I">I</a>) {</td></tr>
<tr><th id="859">859</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::SchedImpl" title='llvm::ScheduleDAGMI::SchedImpl' data-ref="llvm::ScheduleDAGMI::SchedImpl">SchedImpl</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20MachineSchedStrategy17releaseBottomNodeEPNS_5SUnitE" title='llvm::MachineSchedStrategy::releaseBottomNode' data-ref="_ZN4llvm20MachineSchedStrategy17releaseBottomNodeEPNS_5SUnitE">releaseBottomNode</a>(<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#_ZNKSt16reverse_iteratordeEv" title='std::reverse_iterator::operator*' data-ref="_ZNKSt16reverse_iteratordeEv">*</a><a class="local col7 ref" href="#287I" title='I' data-ref="287I">I</a>);</td></tr>
<tr><th id="860">860</th><td>  }</td></tr>
<tr><th id="861">861</th><td></td></tr>
<tr><th id="862">862</th><td>  <a class="member" href="#_ZN4llvm13ScheduleDAGMI17releaseSuccessorsEPNS_5SUnitE" title='llvm::ScheduleDAGMI::releaseSuccessors' data-ref="_ZN4llvm13ScheduleDAGMI17releaseSuccessorsEPNS_5SUnitE">releaseSuccessors</a>(&amp;<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::EntrySU" title='llvm::ScheduleDAG::EntrySU' data-ref="llvm::ScheduleDAG::EntrySU">EntrySU</a>);</td></tr>
<tr><th id="863">863</th><td>  <a class="member" href="#_ZN4llvm13ScheduleDAGMI19releasePredecessorsEPNS_5SUnitE" title='llvm::ScheduleDAGMI::releasePredecessors' data-ref="_ZN4llvm13ScheduleDAGMI19releasePredecessorsEPNS_5SUnitE">releasePredecessors</a>(&amp;<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::ExitSU" title='llvm::ScheduleDAG::ExitSU' data-ref="llvm::ScheduleDAG::ExitSU">ExitSU</a>);</td></tr>
<tr><th id="864">864</th><td></td></tr>
<tr><th id="865">865</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::SchedImpl" title='llvm::ScheduleDAGMI::SchedImpl' data-ref="llvm::ScheduleDAGMI::SchedImpl">SchedImpl</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20MachineSchedStrategy13registerRootsEv" title='llvm::MachineSchedStrategy::registerRoots' data-ref="_ZN4llvm20MachineSchedStrategy13registerRootsEv">registerRoots</a>();</td></tr>
<tr><th id="866">866</th><td></td></tr>
<tr><th id="867">867</th><td>  <i>// Advance past initial DebugValues.</i></td></tr>
<tr><th id="868">868</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentTop" title='llvm::ScheduleDAGMI::CurrentTop' data-ref="llvm::ScheduleDAGMI::CurrentTop">CurrentTop</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="tu ref" href="#_ZL11nextIfDebugN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS0_IKS1_Lb0EEE" title='nextIfDebug' data-use='c' data-ref="_ZL11nextIfDebugN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS0_IKS1_Lb0EEE">nextIfDebug</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionBegin" title='llvm::ScheduleDAGInstrs::RegionBegin' data-ref="llvm::ScheduleDAGInstrs::RegionBegin">RegionBegin</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE"></a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionEnd" title='llvm::ScheduleDAGInstrs::RegionEnd' data-ref="llvm::ScheduleDAGInstrs::RegionEnd">RegionEnd</a>);</td></tr>
<tr><th id="869">869</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentBottom" title='llvm::ScheduleDAGMI::CurrentBottom' data-ref="llvm::ScheduleDAGMI::CurrentBottom">CurrentBottom</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionEnd" title='llvm::ScheduleDAGInstrs::RegionEnd' data-ref="llvm::ScheduleDAGInstrs::RegionEnd">RegionEnd</a>;</td></tr>
<tr><th id="870">870</th><td>}</td></tr>
<tr><th id="871">871</th><td></td></tr>
<tr><th id="872">872</th><td><i class="doc">/// Update scheduler queues after scheduling an instruction.</i></td></tr>
<tr><th id="873">873</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a>::<dfn class="decl def" id="_ZN4llvm13ScheduleDAGMI12updateQueuesEPNS_5SUnitEb" title='llvm::ScheduleDAGMI::updateQueues' data-ref="_ZN4llvm13ScheduleDAGMI12updateQueuesEPNS_5SUnitEb">updateQueues</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="289SU" title='SU' data-type='llvm::SUnit *' data-ref="289SU">SU</dfn>, <em>bool</em> <dfn class="local col0 decl" id="290IsTopNode" title='IsTopNode' data-type='bool' data-ref="290IsTopNode">IsTopNode</dfn>) {</td></tr>
<tr><th id="874">874</th><td>  <i>// Release dependent instructions for scheduling.</i></td></tr>
<tr><th id="875">875</th><td>  <b>if</b> (<a class="local col0 ref" href="#290IsTopNode" title='IsTopNode' data-ref="290IsTopNode">IsTopNode</a>)</td></tr>
<tr><th id="876">876</th><td>    <a class="member" href="#_ZN4llvm13ScheduleDAGMI17releaseSuccessorsEPNS_5SUnitE" title='llvm::ScheduleDAGMI::releaseSuccessors' data-ref="_ZN4llvm13ScheduleDAGMI17releaseSuccessorsEPNS_5SUnitE">releaseSuccessors</a>(<a class="local col9 ref" href="#289SU" title='SU' data-ref="289SU">SU</a>);</td></tr>
<tr><th id="877">877</th><td>  <b>else</b></td></tr>
<tr><th id="878">878</th><td>    <a class="member" href="#_ZN4llvm13ScheduleDAGMI19releasePredecessorsEPNS_5SUnitE" title='llvm::ScheduleDAGMI::releasePredecessors' data-ref="_ZN4llvm13ScheduleDAGMI19releasePredecessorsEPNS_5SUnitE">releasePredecessors</a>(<a class="local col9 ref" href="#289SU" title='SU' data-ref="289SU">SU</a>);</td></tr>
<tr><th id="879">879</th><td></td></tr>
<tr><th id="880">880</th><td>  <a class="local col9 ref" href="#289SU" title='SU' data-ref="289SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduled" title='llvm::SUnit::isScheduled' data-ref="llvm::SUnit::isScheduled">isScheduled</a> = <b>true</b>;</td></tr>
<tr><th id="881">881</th><td>}</td></tr>
<tr><th id="882">882</th><td></td></tr>
<tr><th id="883">883</th><td><i class="doc">/// Reinsert any remaining debug_values, just like the PostRA scheduler.</i></td></tr>
<tr><th id="884">884</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a>::<dfn class="decl def" id="_ZN4llvm13ScheduleDAGMI16placeDebugValuesEv" title='llvm::ScheduleDAGMI::placeDebugValues' data-ref="_ZN4llvm13ScheduleDAGMI16placeDebugValuesEv">placeDebugValues</dfn>() {</td></tr>
<tr><th id="885">885</th><td>  <i>// If first instruction was a DBG_VALUE then put it back.</i></td></tr>
<tr><th id="886">886</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::FirstDbgValue" title='llvm::ScheduleDAGInstrs::FirstDbgValue' data-ref="llvm::ScheduleDAGInstrs::FirstDbgValue">FirstDbgValue</a>) {</td></tr>
<tr><th id="887">887</th><td>    <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_">splice</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionBegin" title='llvm::ScheduleDAGInstrs::RegionBegin' data-ref="llvm::ScheduleDAGInstrs::RegionBegin">RegionBegin</a>, <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::FirstDbgValue" title='llvm::ScheduleDAGInstrs::FirstDbgValue' data-ref="llvm::ScheduleDAGInstrs::FirstDbgValue">FirstDbgValue</a>);</td></tr>
<tr><th id="888">888</th><td>    <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionBegin" title='llvm::ScheduleDAGInstrs::RegionBegin' data-ref="llvm::ScheduleDAGInstrs::RegionBegin">RegionBegin</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::FirstDbgValue" title='llvm::ScheduleDAGInstrs::FirstDbgValue' data-ref="llvm::ScheduleDAGInstrs::FirstDbgValue">FirstDbgValue</a>;</td></tr>
<tr><th id="889">889</th><td>  }</td></tr>
<tr><th id="890">890</th><td></td></tr>
<tr><th id="891">891</th><td>  <b>for</b> (<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt;&gt;::<a class="typedef" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector{std::pair{llvm::MachineInstr*,llvm::MachineInstr*},std::allocator{std::pair{llvm::MachineInstr*,llvm::MachineInstr*}}}::iterator" title='std::vector&lt;std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;, std::allocator&lt;std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt; &gt; &gt;::iterator' data-type='__gnu_cxx::__normal_iterator&lt;pointer, vector&lt;pair&lt;MachineInstr *, MachineInstr *&gt;, allocator&lt;pair&lt;MachineInstr *, MachineInstr *&gt; &gt; &gt; &gt;' data-ref="std::vector{std::pair{llvm::MachineInstr*,llvm::MachineInstr*},std::allocator{std::pair{llvm::MachineInstr*,llvm::MachineInstr*}}}::iterator">iterator</a></td></tr>
<tr><th id="892">892</th><td>         <dfn class="local col1 decl" id="291DI" title='DI' data-type='std::vector&lt;std::pair&lt;MachineInstr *, MachineInstr *&gt; &gt;::iterator' data-ref="291DI">DI</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::DbgValues" title='llvm::ScheduleDAGInstrs::DbgValues' data-ref="llvm::ScheduleDAGInstrs::DbgValues">DbgValues</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(), <dfn class="local col2 decl" id="292DE" title='DE' data-type='std::vector&lt;std::pair&lt;MachineInstr *, MachineInstr *&gt; &gt;::iterator' data-ref="292DE">DE</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::DbgValues" title='llvm::ScheduleDAGInstrs::DbgValues' data-ref="llvm::ScheduleDAGInstrs::DbgValues">DbgValues</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(); <a class="local col1 ref" href="#291DI" title='DI' data-ref="291DI">DI</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col2 ref" href="#292DE" title='DE' data-ref="292DE">DE</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator--" title='__gnu_cxx::__normal_iterator::operator--' data-ref="__gnu_cxx::__normal_iterator::operator--">--</a><a class="local col1 ref" href="#291DI" title='DI' data-ref="291DI">DI</a>) {</td></tr>
<tr><th id="893">893</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; <dfn class="local col3 decl" id="293P" title='P' data-type='std::pair&lt;MachineInstr *, MachineInstr *&gt;' data-ref="293P">P</dfn> = <a class="ref fake" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1ERKSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1ERKSt4pairIT_T0_E"></a><a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt; *, std::vector&lt;std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;, std::allocator&lt;std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt; &gt; &gt; &gt;::__normal_iterator' data-ref="__gnu_cxx::__normal_iterator{std::pair{llvm::MachineInstr*,llvm::MachineInstr*}*,std::vector{std::pair{llvm::MachineInstr*,llvm::MachineInstr*},std::a3217068"></a><a class="local col1 ref" href="#291DI" title='DI' data-ref="291DI">DI</a>);</td></tr>
<tr><th id="894">894</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="294DbgValue" title='DbgValue' data-type='llvm::MachineInstr *' data-ref="294DbgValue">DbgValue</dfn> = <a class="local col3 ref" href="#293P" title='P' data-ref="293P">P</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="895">895</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="295OrigPrevMI" title='OrigPrevMI' data-type='MachineBasicBlock::iterator' data-ref="295OrigPrevMI">OrigPrevMI</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col3 ref" href="#293P" title='P' data-ref="293P">P</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="896">896</th><td>    <b>if</b> (&amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionBegin" title='llvm::ScheduleDAGInstrs::RegionBegin' data-ref="llvm::ScheduleDAGInstrs::RegionBegin">RegionBegin</a> == <a class="local col4 ref" href="#294DbgValue" title='DbgValue' data-ref="294DbgValue">DbgValue</a>)</td></tr>
<tr><th id="897">897</th><td>      <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionBegin" title='llvm::ScheduleDAGInstrs::RegionBegin' data-ref="llvm::ScheduleDAGInstrs::RegionBegin">RegionBegin</a>;</td></tr>
<tr><th id="898">898</th><td>    <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_">splice</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col5 ref" href="#295OrigPrevMI" title='OrigPrevMI' data-ref="295OrigPrevMI">OrigPrevMI</a>, <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col4 ref" href="#294DbgValue" title='DbgValue' data-ref="294DbgValue">DbgValue</a>);</td></tr>
<tr><th id="899">899</th><td>    <b>if</b> (<a class="local col5 ref" href="#295OrigPrevMI" title='OrigPrevMI' data-ref="295OrigPrevMI">OrigPrevMI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionEnd" title='llvm::ScheduleDAGInstrs::RegionEnd' data-ref="llvm::ScheduleDAGInstrs::RegionEnd">RegionEnd</a>))</td></tr>
<tr><th id="900">900</th><td>      <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionEnd" title='llvm::ScheduleDAGInstrs::RegionEnd' data-ref="llvm::ScheduleDAGInstrs::RegionEnd">RegionEnd</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col4 ref" href="#294DbgValue" title='DbgValue' data-ref="294DbgValue">DbgValue</a>;</td></tr>
<tr><th id="901">901</th><td>  }</td></tr>
<tr><th id="902">902</th><td>  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::DbgValues" title='llvm::ScheduleDAGInstrs::DbgValues' data-ref="llvm::ScheduleDAGInstrs::DbgValues">DbgValues</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="903">903</th><td>  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::FirstDbgValue" title='llvm::ScheduleDAGInstrs::FirstDbgValue' data-ref="llvm::ScheduleDAGInstrs::FirstDbgValue">FirstDbgValue</a> = <b>nullptr</b>;</td></tr>
<tr><th id="904">904</th><td>}</td></tr>
<tr><th id="905">905</th><td></td></tr>
<tr><th id="906">906</th><td><u>#<span data-ppcond="906">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="907">907</th><td><a class="macro" href="../../include/llvm/Support/Compiler.h.html#473" title="__attribute__((noinline)) __attribute__((__used__))" data-ref="_M/LLVM_DUMP_METHOD">LLVM_DUMP_METHOD</a> <em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a>::<dfn class="decl def" id="_ZNK4llvm13ScheduleDAGMI12dumpScheduleEv" title='llvm::ScheduleDAGMI::dumpSchedule' data-ref="_ZNK4llvm13ScheduleDAGMI12dumpScheduleEv">dumpSchedule</dfn>() <em>const</em> {</td></tr>
<tr><th id="908">908</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="296MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="296MI">MI</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs5beginEv" title='llvm::ScheduleDAGInstrs::begin' data-ref="_ZNK4llvm17ScheduleDAGInstrs5beginEv">begin</a>(), <dfn class="local col7 decl" id="297ME" title='ME' data-type='MachineBasicBlock::iterator' data-ref="297ME">ME</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs3endEv" title='llvm::ScheduleDAGInstrs::end' data-ref="_ZNK4llvm17ScheduleDAGInstrs3endEv">end</a>(); <a class="local col6 ref" href="#296MI" title='MI' data-ref="296MI">MI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#297ME" title='ME' data-ref="297ME">ME</a>; <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col6 ref" href="#296MI" title='MI' data-ref="296MI">MI</a>) {</td></tr>
<tr><th id="909">909</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="298SU" title='SU' data-type='llvm::SUnit *' data-ref="298SU"><a class="local col8 ref" href="#298SU" title='SU' data-ref="298SU">SU</a></dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE" title='llvm::ScheduleDAGInstrs::getSUnit' data-ref="_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE">getSUnit</a>(&amp;(<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#296MI" title='MI' data-ref="296MI">MI</a>)))</td></tr>
<tr><th id="910">910</th><td>      <a class="virtual member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8dumpNodeERKNS_5SUnitE" title='llvm::ScheduleDAGInstrs::dumpNode' data-ref="_ZNK4llvm17ScheduleDAGInstrs8dumpNodeERKNS_5SUnitE">dumpNode</a>(*<a class="local col8 ref" href="#298SU" title='SU' data-ref="298SU">SU</a>);</td></tr>
<tr><th id="911">911</th><td>    <b>else</b></td></tr>
<tr><th id="912">912</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Missing SUnit\n"</q>;</td></tr>
<tr><th id="913">913</th><td>  }</td></tr>
<tr><th id="914">914</th><td>}</td></tr>
<tr><th id="915">915</th><td><u>#<span data-ppcond="906">endif</span></u></td></tr>
<tr><th id="916">916</th><td></td></tr>
<tr><th id="917">917</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="918">918</th><td><i>// ScheduleDAGMILive - Base class for MachineInstr scheduling with LiveIntervals</i></td></tr>
<tr><th id="919">919</th><td><i>// preservation.</i></td></tr>
<tr><th id="920">920</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="921">921</th><td></td></tr>
<tr><th id="922">922</th><td><a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive" title='llvm::ScheduleDAGMILive' data-ref="llvm::ScheduleDAGMILive">ScheduleDAGMILive</a>::<dfn class="virtual decl def" id="_ZN4llvm17ScheduleDAGMILiveD1Ev" title='llvm::ScheduleDAGMILive::~ScheduleDAGMILive' data-ref="_ZN4llvm17ScheduleDAGMILiveD1Ev">~ScheduleDAGMILive</dfn>() {</td></tr>
<tr><th id="923">923</th><td>  <b>delete</b> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::DFSResult" title='llvm::ScheduleDAGMILive::DFSResult' data-ref="llvm::ScheduleDAGMILive::DFSResult">DFSResult</a>;</td></tr>
<tr><th id="924">924</th><td>}</td></tr>
<tr><th id="925">925</th><td></td></tr>
<tr><th id="926">926</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive" title='llvm::ScheduleDAGMILive' data-ref="llvm::ScheduleDAGMILive">ScheduleDAGMILive</a>::<dfn class="decl def" id="_ZN4llvm17ScheduleDAGMILive15collectVRegUsesERNS_5SUnitE" title='llvm::ScheduleDAGMILive::collectVRegUses' data-ref="_ZN4llvm17ScheduleDAGMILive15collectVRegUsesERNS_5SUnitE">collectVRegUses</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> &amp;<dfn class="local col9 decl" id="299SU" title='SU' data-type='llvm::SUnit &amp;' data-ref="299SU">SU</dfn>) {</td></tr>
<tr><th id="927">927</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="300MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="300MI">MI</dfn> = *<a class="local col9 ref" href="#299SU" title='SU' data-ref="299SU">SU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="928">928</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="301MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="301MO">MO</dfn> : <a class="local col0 ref" href="#300MI" title='MI' data-ref="300MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="929">929</th><td>    <b>if</b> (!<a class="local col1 ref" href="#301MO" title='MO' data-ref="301MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="930">930</th><td>      <b>continue</b>;</td></tr>
<tr><th id="931">931</th><td>    <b>if</b> (!<a class="local col1 ref" href="#301MO" title='MO' data-ref="301MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8readsRegEv" title='llvm::MachineOperand::readsReg' data-ref="_ZNK4llvm14MachineOperand8readsRegEv">readsReg</a>())</td></tr>
<tr><th id="932">932</th><td>      <b>continue</b>;</td></tr>
<tr><th id="933">933</th><td>    <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::TrackLaneMasks" title='llvm::ScheduleDAGInstrs::TrackLaneMasks' data-ref="llvm::ScheduleDAGInstrs::TrackLaneMasks">TrackLaneMasks</a> &amp;&amp; !<a class="local col1 ref" href="#301MO" title='MO' data-ref="301MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="934">934</th><td>      <b>continue</b>;</td></tr>
<tr><th id="935">935</th><td></td></tr>
<tr><th id="936">936</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="302Reg" title='Reg' data-type='unsigned int' data-ref="302Reg">Reg</dfn> = <a class="local col1 ref" href="#301MO" title='MO' data-ref="301MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="937">937</th><td>    <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col2 ref" href="#302Reg" title='Reg' data-ref="302Reg">Reg</a>))</td></tr>
<tr><th id="938">938</th><td>      <b>continue</b>;</td></tr>
<tr><th id="939">939</th><td></td></tr>
<tr><th id="940">940</th><td>    <i>// Ignore re-defs.</i></td></tr>
<tr><th id="941">941</th><td>    <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::TrackLaneMasks" title='llvm::ScheduleDAGInstrs::TrackLaneMasks' data-ref="llvm::ScheduleDAGInstrs::TrackLaneMasks">TrackLaneMasks</a>) {</td></tr>
<tr><th id="942">942</th><td>      <em>bool</em> <dfn class="local col3 decl" id="303FoundDef" title='FoundDef' data-type='bool' data-ref="303FoundDef">FoundDef</dfn> = <b>false</b>;</td></tr>
<tr><th id="943">943</th><td>      <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="304MO2" title='MO2' data-type='const llvm::MachineOperand &amp;' data-ref="304MO2">MO2</dfn> : <a class="local col0 ref" href="#300MI" title='MI' data-ref="300MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="944">944</th><td>        <b>if</b> (<a class="local col4 ref" href="#304MO2" title='MO2' data-ref="304MO2">MO2</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col4 ref" href="#304MO2" title='MO2' data-ref="304MO2">MO2</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="local col4 ref" href="#304MO2" title='MO2' data-ref="304MO2">MO2</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col2 ref" href="#302Reg" title='Reg' data-ref="302Reg">Reg</a> &amp;&amp; !<a class="local col4 ref" href="#304MO2" title='MO2' data-ref="304MO2">MO2</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>()) {</td></tr>
<tr><th id="945">945</th><td>          <a class="local col3 ref" href="#303FoundDef" title='FoundDef' data-ref="303FoundDef">FoundDef</a> = <b>true</b>;</td></tr>
<tr><th id="946">946</th><td>          <b>break</b>;</td></tr>
<tr><th id="947">947</th><td>        }</td></tr>
<tr><th id="948">948</th><td>      }</td></tr>
<tr><th id="949">949</th><td>      <b>if</b> (<a class="local col3 ref" href="#303FoundDef" title='FoundDef' data-ref="303FoundDef">FoundDef</a>)</td></tr>
<tr><th id="950">950</th><td>        <b>continue</b>;</td></tr>
<tr><th id="951">951</th><td>    }</td></tr>
<tr><th id="952">952</th><td></td></tr>
<tr><th id="953">953</th><td>    <i>// Record this local VReg use.</i></td></tr>
<tr><th id="954">954</th><td>    <a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::VReg2SUnitMultiMap" title='llvm::VReg2SUnitMultiMap' data-type='SparseMultiSet&lt;llvm::VReg2SUnit, llvm::VirtReg2IndexFunctor&gt;' data-ref="llvm::VReg2SUnitMultiMap">VReg2SUnitMultiMap</a>::<a class="typedef" href="../../include/llvm/ADT/SparseMultiSet.h.html#llvm::SparseMultiSet{llvm::VReg2SUnit,llvm::VirtReg2IndexFunctor,unsignedchar}::iterator" title='llvm::SparseMultiSet&lt;llvm::VReg2SUnit, llvm::VirtReg2IndexFunctor, unsigned char&gt;::iterator' data-type='iterator_base&lt;llvm::SparseMultiSet&lt;llvm::VReg2SUnit, llvm::VirtReg2IndexFunctor, unsigned char&gt; *&gt;' data-ref="llvm::SparseMultiSet{llvm::VReg2SUnit,llvm::VirtReg2IndexFunctor,unsignedchar}::iterator">iterator</a> <dfn class="local col5 decl" id="305UI" title='UI' data-type='VReg2SUnitMultiMap::iterator' data-ref="305UI">UI</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::VRegUses" title='llvm::ScheduleDAGMILive::VRegUses' data-ref="llvm::ScheduleDAGMILive::VRegUses">VRegUses</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet4findERKNT0_13argument_typeE" title='llvm::SparseMultiSet::find' data-ref="_ZN4llvm14SparseMultiSet4findERKNT0_13argument_typeE">find</a>(<a class="local col2 ref" href="#302Reg" title='Reg' data-ref="302Reg">Reg</a>);</td></tr>
<tr><th id="955">955</th><td>    <b>for</b> (; <a class="local col5 ref" href="#305UI" title='UI' data-ref="305UI">UI</a> <a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZNK4llvm14SparseMultiSet13iterator_baseneERKNS0_13iterator_baseIT_EE" title='llvm::SparseMultiSet::iterator_base::operator!=' data-ref="_ZNK4llvm14SparseMultiSet13iterator_baseneERKNS0_13iterator_baseIT_EE">!=</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::VRegUses" title='llvm::ScheduleDAGMILive::VRegUses' data-ref="llvm::ScheduleDAGMILive::VRegUses">VRegUses</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet3endEv" title='llvm::SparseMultiSet::end' data-ref="_ZN4llvm14SparseMultiSet3endEv">end</a>(); <a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet13iterator_baseppEv" title='llvm::SparseMultiSet::iterator_base::operator++' data-ref="_ZN4llvm14SparseMultiSet13iterator_baseppEv">++</a><a class="local col5 ref" href="#305UI" title='UI' data-ref="305UI">UI</a>) {</td></tr>
<tr><th id="956">956</th><td>      <b>if</b> (<a class="local col5 ref" href="#305UI" title='UI' data-ref="305UI">UI</a><a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZNK4llvm14SparseMultiSet13iterator_baseptEv" title='llvm::SparseMultiSet::iterator_base::operator-&gt;' data-ref="_ZNK4llvm14SparseMultiSet13iterator_baseptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::VReg2SUnit::SU" title='llvm::VReg2SUnit::SU' data-ref="llvm::VReg2SUnit::SU">SU</a> == &amp;<a class="local col9 ref" href="#299SU" title='SU' data-ref="299SU">SU</a>)</td></tr>
<tr><th id="957">957</th><td>        <b>break</b>;</td></tr>
<tr><th id="958">958</th><td>    }</td></tr>
<tr><th id="959">959</th><td>    <b>if</b> (<a class="local col5 ref" href="#305UI" title='UI' data-ref="305UI">UI</a> <a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZNK4llvm14SparseMultiSet13iterator_baseeqERKNS0_13iterator_baseIT_EE" title='llvm::SparseMultiSet::iterator_base::operator==' data-ref="_ZNK4llvm14SparseMultiSet13iterator_baseeqERKNS0_13iterator_baseIT_EE">==</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::VRegUses" title='llvm::ScheduleDAGMILive::VRegUses' data-ref="llvm::ScheduleDAGMILive::VRegUses">VRegUses</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet3endEv" title='llvm::SparseMultiSet::end' data-ref="_ZN4llvm14SparseMultiSet3endEv">end</a>())</td></tr>
<tr><th id="960">960</th><td>      <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::VRegUses" title='llvm::ScheduleDAGMILive::VRegUses' data-ref="llvm::ScheduleDAGMILive::VRegUses">VRegUses</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet6insertERKT_" title='llvm::SparseMultiSet::insert' data-ref="_ZN4llvm14SparseMultiSet6insertERKT_">insert</a>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::VReg2SUnit" title='llvm::VReg2SUnit' data-ref="llvm::VReg2SUnit">VReg2SUnit</a><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm10VReg2SUnitC1EjNS_11LaneBitmaskEPNS_5SUnitE" title='llvm::VReg2SUnit::VReg2SUnit' data-ref="_ZN4llvm10VReg2SUnitC1EjNS_11LaneBitmaskEPNS_5SUnitE">(</a><a class="local col2 ref" href="#302Reg" title='Reg' data-ref="302Reg">Reg</a>, <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask7getNoneEv" title='llvm::LaneBitmask::getNone' data-ref="_ZN4llvm11LaneBitmask7getNoneEv">getNone</a>(), &amp;<a class="local col9 ref" href="#299SU" title='SU' data-ref="299SU">SU</a>));</td></tr>
<tr><th id="961">961</th><td>  }</td></tr>
<tr><th id="962">962</th><td>}</td></tr>
<tr><th id="963">963</th><td></td></tr>
<tr><th id="964">964</th><td><i class="doc">/// enterRegion - Called back from MachineScheduler::runOnMachineFunction after</i></td></tr>
<tr><th id="965">965</th><td><i class="doc">/// crossing a scheduling boundary. [begin, end) includes all instructions in</i></td></tr>
<tr><th id="966">966</th><td><i class="doc">/// the region, including the boundary itself and single-instruction regions</i></td></tr>
<tr><th id="967">967</th><td><i class="doc">/// that don't get scheduled.</i></td></tr>
<tr><th id="968">968</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive" title='llvm::ScheduleDAGMILive' data-ref="llvm::ScheduleDAGMILive">ScheduleDAGMILive</a>::<dfn class="virtual decl def" id="_ZN4llvm17ScheduleDAGMILive11enterRegionEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_j" title='llvm::ScheduleDAGMILive::enterRegion' data-ref="_ZN4llvm17ScheduleDAGMILive11enterRegionEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_j">enterRegion</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="306bb" title='bb' data-type='llvm::MachineBasicBlock *' data-ref="306bb">bb</dfn>,</td></tr>
<tr><th id="969">969</th><td>                                <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="307begin" title='begin' data-type='MachineBasicBlock::iterator' data-ref="307begin">begin</dfn>,</td></tr>
<tr><th id="970">970</th><td>                                <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="308end" title='end' data-type='MachineBasicBlock::iterator' data-ref="308end">end</dfn>,</td></tr>
<tr><th id="971">971</th><td>                                <em>unsigned</em> <dfn class="local col9 decl" id="309regioninstrs" title='regioninstrs' data-type='unsigned int' data-ref="309regioninstrs">regioninstrs</dfn>)</td></tr>
<tr><th id="972">972</th><td>{</td></tr>
<tr><th id="973">973</th><td>  <i>// ScheduleDAGMI initializes SchedImpl's per-region policy.</i></td></tr>
<tr><th id="974">974</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a>::<a class="virtual member" href="#_ZN4llvm13ScheduleDAGMI11enterRegionEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_j" title='llvm::ScheduleDAGMI::enterRegion' data-ref="_ZN4llvm13ScheduleDAGMI11enterRegionEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_j">enterRegion</a>(<a class="local col6 ref" href="#306bb" title='bb' data-ref="306bb">bb</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#307begin" title='begin' data-ref="307begin">begin</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#308end" title='end' data-ref="308end">end</a>, <a class="local col9 ref" href="#309regioninstrs" title='regioninstrs' data-ref="309regioninstrs">regioninstrs</a>);</td></tr>
<tr><th id="975">975</th><td></td></tr>
<tr><th id="976">976</th><td>  <i>// For convenience remember the end of the liveness region.</i></td></tr>
<tr><th id="977">977</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::LiveRegionEnd" title='llvm::ScheduleDAGMILive::LiveRegionEnd' data-ref="llvm::ScheduleDAGMILive::LiveRegionEnd">LiveRegionEnd</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> (<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionEnd" title='llvm::ScheduleDAGInstrs::RegionEnd' data-ref="llvm::ScheduleDAGInstrs::RegionEnd">RegionEnd</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col6 ref" href="#306bb" title='bb' data-ref="306bb">bb</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) ? <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionEnd" title='llvm::ScheduleDAGInstrs::RegionEnd' data-ref="llvm::ScheduleDAGInstrs::RegionEnd">RegionEnd</a> : <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionEnd" title='llvm::ScheduleDAGInstrs::RegionEnd' data-ref="llvm::ScheduleDAGInstrs::RegionEnd">RegionEnd</a>);</td></tr>
<tr><th id="978">978</th><td></td></tr>
<tr><th id="979">979</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::SUPressureDiffs" title='llvm::ScheduleDAGMILive::SUPressureDiffs' data-ref="llvm::ScheduleDAGMILive::SUPressureDiffs">SUPressureDiffs</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm13PressureDiffs5clearEv" title='llvm::PressureDiffs::clear' data-ref="_ZN4llvm13PressureDiffs5clearEv">clear</a>();</td></tr>
<tr><th id="980">980</th><td></td></tr>
<tr><th id="981">981</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::ShouldTrackPressure" title='llvm::ScheduleDAGMILive::ShouldTrackPressure' data-ref="llvm::ScheduleDAGMILive::ShouldTrackPressure">ShouldTrackPressure</a> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::SchedImpl" title='llvm::ScheduleDAGMI::SchedImpl' data-ref="llvm::ScheduleDAGMI::SchedImpl">SchedImpl</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm20MachineSchedStrategy19shouldTrackPressureEv" title='llvm::MachineSchedStrategy::shouldTrackPressure' data-ref="_ZNK4llvm20MachineSchedStrategy19shouldTrackPressureEv">shouldTrackPressure</a>();</td></tr>
<tr><th id="982">982</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::ShouldTrackLaneMasks" title='llvm::ScheduleDAGMILive::ShouldTrackLaneMasks' data-ref="llvm::ScheduleDAGMILive::ShouldTrackLaneMasks">ShouldTrackLaneMasks</a> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::SchedImpl" title='llvm::ScheduleDAGMI::SchedImpl' data-ref="llvm::ScheduleDAGMI::SchedImpl">SchedImpl</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm20MachineSchedStrategy20shouldTrackLaneMasksEv" title='llvm::MachineSchedStrategy::shouldTrackLaneMasks' data-ref="_ZNK4llvm20MachineSchedStrategy20shouldTrackLaneMasksEv">shouldTrackLaneMasks</a>();</td></tr>
<tr><th id="983">983</th><td></td></tr>
<tr><th id="984">984</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!ShouldTrackLaneMasks || ShouldTrackPressure) &amp;&amp; &quot;ShouldTrackLaneMasks requires ShouldTrackPressure&quot;) ? void (0) : __assert_fail (&quot;(!ShouldTrackLaneMasks || ShouldTrackPressure) &amp;&amp; \&quot;ShouldTrackLaneMasks requires ShouldTrackPressure\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 985, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::ShouldTrackLaneMasks" title='llvm::ScheduleDAGMILive::ShouldTrackLaneMasks' data-ref="llvm::ScheduleDAGMILive::ShouldTrackLaneMasks">ShouldTrackLaneMasks</a> || <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::ShouldTrackPressure" title='llvm::ScheduleDAGMILive::ShouldTrackPressure' data-ref="llvm::ScheduleDAGMILive::ShouldTrackPressure">ShouldTrackPressure</a>) &amp;&amp;</td></tr>
<tr><th id="985">985</th><td>         <q>"ShouldTrackLaneMasks requires ShouldTrackPressure"</q>);</td></tr>
<tr><th id="986">986</th><td>}</td></tr>
<tr><th id="987">987</th><td></td></tr>
<tr><th id="988">988</th><td><i>// Setup the register pressure trackers for the top scheduled top and bottom</i></td></tr>
<tr><th id="989">989</th><td><i>// scheduled regions.</i></td></tr>
<tr><th id="990">990</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive" title='llvm::ScheduleDAGMILive' data-ref="llvm::ScheduleDAGMILive">ScheduleDAGMILive</a>::<dfn class="decl def" id="_ZN4llvm17ScheduleDAGMILive15initRegPressureEv" title='llvm::ScheduleDAGMILive::initRegPressure' data-ref="_ZN4llvm17ScheduleDAGMILive15initRegPressureEv">initRegPressure</dfn>() {</td></tr>
<tr><th id="991">991</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::VRegUses" title='llvm::ScheduleDAGMILive::VRegUses' data-ref="llvm::ScheduleDAGMILive::VRegUses">VRegUses</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet5clearEv" title='llvm::SparseMultiSet::clear' data-ref="_ZN4llvm14SparseMultiSet5clearEv">clear</a>();</td></tr>
<tr><th id="992">992</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::VRegUses" title='llvm::ScheduleDAGMILive::VRegUses' data-ref="llvm::ScheduleDAGMILive::VRegUses">VRegUses</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet11setUniverseEj" title='llvm::SparseMultiSet::setUniverse' data-ref="_ZN4llvm14SparseMultiSet11setUniverseEj">setUniverse</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv" title='llvm::MachineRegisterInfo::getNumVirtRegs' data-ref="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv">getNumVirtRegs</a>());</td></tr>
<tr><th id="993">993</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> &amp;<dfn class="local col0 decl" id="310SU" title='SU' data-type='llvm::SUnit &amp;' data-ref="310SU">SU</dfn> : <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>)</td></tr>
<tr><th id="994">994</th><td>    <a class="member" href="#_ZN4llvm17ScheduleDAGMILive15collectVRegUsesERNS_5SUnitE" title='llvm::ScheduleDAGMILive::collectVRegUses' data-ref="_ZN4llvm17ScheduleDAGMILive15collectVRegUsesERNS_5SUnitE">collectVRegUses</a>(<span class='refarg'><a class="local col0 ref" href="#310SU" title='SU' data-ref="310SU">SU</a></span>);</td></tr>
<tr><th id="995">995</th><td></td></tr>
<tr><th id="996">996</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::TopRPTracker" title='llvm::ScheduleDAGMILive::TopRPTracker' data-ref="llvm::ScheduleDAGMILive::TopRPTracker">TopRPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker4initEPKNS_15MachineFunctionEPKNS_17RegisterClassInfoEPKNS_13LiveIntervalsEPKNS_17MachineBasicBlockENS_26MachineInstrBundl9302404" title='llvm::RegPressureTracker::init' data-ref="_ZN4llvm18RegPressureTracker4initEPKNS_15MachineFunctionEPKNS_17RegisterClassInfoEPKNS_13LiveIntervalsEPKNS_17MachineBasicBlockENS_26MachineInstrBundl9302404">init</a>(&amp;<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>, <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::RegClassInfo" title='llvm::ScheduleDAGMILive::RegClassInfo' data-ref="llvm::ScheduleDAGMILive::RegClassInfo">RegClassInfo</a>, <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>, <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE"></a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionBegin" title='llvm::ScheduleDAGInstrs::RegionBegin' data-ref="llvm::ScheduleDAGInstrs::RegionBegin">RegionBegin</a>,</td></tr>
<tr><th id="997">997</th><td>                    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::ShouldTrackLaneMasks" title='llvm::ScheduleDAGMILive::ShouldTrackLaneMasks' data-ref="llvm::ScheduleDAGMILive::ShouldTrackLaneMasks">ShouldTrackLaneMasks</a>, <b>false</b>);</td></tr>
<tr><th id="998">998</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::BotRPTracker" title='llvm::ScheduleDAGMILive::BotRPTracker' data-ref="llvm::ScheduleDAGMILive::BotRPTracker">BotRPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker4initEPKNS_15MachineFunctionEPKNS_17RegisterClassInfoEPKNS_13LiveIntervalsEPKNS_17MachineBasicBlockENS_26MachineInstrBundl9302404" title='llvm::RegPressureTracker::init' data-ref="_ZN4llvm18RegPressureTracker4initEPKNS_15MachineFunctionEPKNS_17RegisterClassInfoEPKNS_13LiveIntervalsEPKNS_17MachineBasicBlockENS_26MachineInstrBundl9302404">init</a>(&amp;<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>, <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::RegClassInfo" title='llvm::ScheduleDAGMILive::RegClassInfo' data-ref="llvm::ScheduleDAGMILive::RegClassInfo">RegClassInfo</a>, <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>, <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE"></a><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::LiveRegionEnd" title='llvm::ScheduleDAGMILive::LiveRegionEnd' data-ref="llvm::ScheduleDAGMILive::LiveRegionEnd">LiveRegionEnd</a>,</td></tr>
<tr><th id="999">999</th><td>                    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::ShouldTrackLaneMasks" title='llvm::ScheduleDAGMILive::ShouldTrackLaneMasks' data-ref="llvm::ScheduleDAGMILive::ShouldTrackLaneMasks">ShouldTrackLaneMasks</a>, <b>false</b>);</td></tr>
<tr><th id="1000">1000</th><td></td></tr>
<tr><th id="1001">1001</th><td>  <i>// Close the RPTracker to finalize live ins.</i></td></tr>
<tr><th id="1002">1002</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::RPTracker" title='llvm::ScheduleDAGMILive::RPTracker' data-ref="llvm::ScheduleDAGMILive::RPTracker">RPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker11closeRegionEv" title='llvm::RegPressureTracker::closeRegion' data-ref="_ZN4llvm18RegPressureTracker11closeRegionEv">closeRegion</a>();</td></tr>
<tr><th id="1003">1003</th><td></td></tr>
<tr><th id="1004">1004</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { RPTracker.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::RPTracker" title='llvm::ScheduleDAGMILive::RPTracker' data-ref="llvm::ScheduleDAGMILive::RPTracker">RPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm18RegPressureTracker4dumpEv" title='llvm::RegPressureTracker::dump' data-ref="_ZNK4llvm18RegPressureTracker4dumpEv">dump</a>());</td></tr>
<tr><th id="1005">1005</th><td></td></tr>
<tr><th id="1006">1006</th><td>  <i>// Initialize the live ins and live outs.</i></td></tr>
<tr><th id="1007">1007</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::TopRPTracker" title='llvm::ScheduleDAGMILive::TopRPTracker' data-ref="llvm::ScheduleDAGMILive::TopRPTracker">TopRPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker11addLiveRegsENS_8ArrayRefINS_16RegisterMaskPairEEE" title='llvm::RegPressureTracker::addLiveRegs' data-ref="_ZN4llvm18RegPressureTracker11addLiveRegsENS_8ArrayRefINS_16RegisterMaskPairEEE">addLiveRegs</a>(<a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::RPTracker" title='llvm::ScheduleDAGMILive::RPTracker' data-ref="llvm::ScheduleDAGMILive::RPTracker">RPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker11getPressureEv" title='llvm::RegPressureTracker::getPressure' data-ref="_ZN4llvm18RegPressureTracker11getPressureEv">getPressure</a>().<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::LiveInRegs" title='llvm::RegisterPressure::LiveInRegs' data-ref="llvm::RegisterPressure::LiveInRegs">LiveInRegs</a>);</td></tr>
<tr><th id="1008">1008</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::BotRPTracker" title='llvm::ScheduleDAGMILive::BotRPTracker' data-ref="llvm::ScheduleDAGMILive::BotRPTracker">BotRPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker11addLiveRegsENS_8ArrayRefINS_16RegisterMaskPairEEE" title='llvm::RegPressureTracker::addLiveRegs' data-ref="_ZN4llvm18RegPressureTracker11addLiveRegsENS_8ArrayRefINS_16RegisterMaskPairEEE">addLiveRegs</a>(<a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::RPTracker" title='llvm::ScheduleDAGMILive::RPTracker' data-ref="llvm::ScheduleDAGMILive::RPTracker">RPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker11getPressureEv" title='llvm::RegPressureTracker::getPressure' data-ref="_ZN4llvm18RegPressureTracker11getPressureEv">getPressure</a>().<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::LiveOutRegs" title='llvm::RegisterPressure::LiveOutRegs' data-ref="llvm::RegisterPressure::LiveOutRegs">LiveOutRegs</a>);</td></tr>
<tr><th id="1009">1009</th><td></td></tr>
<tr><th id="1010">1010</th><td>  <i>// Close one end of the tracker so we can call</i></td></tr>
<tr><th id="1011">1011</th><td><i>  // getMaxUpward/DownwardPressureDelta before advancing across any</i></td></tr>
<tr><th id="1012">1012</th><td><i>  // instructions. This converts currently live regs into live ins/outs.</i></td></tr>
<tr><th id="1013">1013</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::TopRPTracker" title='llvm::ScheduleDAGMILive::TopRPTracker' data-ref="llvm::ScheduleDAGMILive::TopRPTracker">TopRPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker8closeTopEv" title='llvm::RegPressureTracker::closeTop' data-ref="_ZN4llvm18RegPressureTracker8closeTopEv">closeTop</a>();</td></tr>
<tr><th id="1014">1014</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::BotRPTracker" title='llvm::ScheduleDAGMILive::BotRPTracker' data-ref="llvm::ScheduleDAGMILive::BotRPTracker">BotRPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker11closeBottomEv" title='llvm::RegPressureTracker::closeBottom' data-ref="_ZN4llvm18RegPressureTracker11closeBottomEv">closeBottom</a>();</td></tr>
<tr><th id="1015">1015</th><td></td></tr>
<tr><th id="1016">1016</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::BotRPTracker" title='llvm::ScheduleDAGMILive::BotRPTracker' data-ref="llvm::ScheduleDAGMILive::BotRPTracker">BotRPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker12initLiveThruERKS0_" title='llvm::RegPressureTracker::initLiveThru' data-ref="_ZN4llvm18RegPressureTracker12initLiveThruERKS0_">initLiveThru</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::RPTracker" title='llvm::ScheduleDAGMILive::RPTracker' data-ref="llvm::ScheduleDAGMILive::RPTracker">RPTracker</a>);</td></tr>
<tr><th id="1017">1017</th><td>  <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::BotRPTracker" title='llvm::ScheduleDAGMILive::BotRPTracker' data-ref="llvm::ScheduleDAGMILive::BotRPTracker">BotRPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm18RegPressureTracker11getLiveThruEv" title='llvm::RegPressureTracker::getLiveThru' data-ref="_ZNK4llvm18RegPressureTracker11getLiveThruEv">getLiveThru</a>().<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>()) {</td></tr>
<tr><th id="1018">1018</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::TopRPTracker" title='llvm::ScheduleDAGMILive::TopRPTracker' data-ref="llvm::ScheduleDAGMILive::TopRPTracker">TopRPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker12initLiveThruENS_8ArrayRefIjEE" title='llvm::RegPressureTracker::initLiveThru' data-ref="_ZN4llvm18RegPressureTracker12initLiveThruENS_8ArrayRefIjEE">initLiveThru</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::BotRPTracker" title='llvm::ScheduleDAGMILive::BotRPTracker' data-ref="llvm::ScheduleDAGMILive::BotRPTracker">BotRPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm18RegPressureTracker11getLiveThruEv" title='llvm::RegPressureTracker::getLiveThru' data-ref="_ZNK4llvm18RegPressureTracker11getLiveThruEv">getLiveThru</a>());</td></tr>
<tr><th id="1019">1019</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Live Thru: &quot;; dumpRegSetPressure(BotRPTracker.getLiveThru(), TRI); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Live Thru: "</q>;</td></tr>
<tr><th id="1020">1020</th><td>               <a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18dumpRegSetPressureENS_8ArrayRefIjEEPKNS_18TargetRegisterInfoE" title='llvm::dumpRegSetPressure' data-ref="_ZN4llvm18dumpRegSetPressureENS_8ArrayRefIjEEPKNS_18TargetRegisterInfoE">dumpRegSetPressure</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::BotRPTracker" title='llvm::ScheduleDAGMILive::BotRPTracker' data-ref="llvm::ScheduleDAGMILive::BotRPTracker">BotRPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm18RegPressureTracker11getLiveThruEv" title='llvm::RegPressureTracker::getLiveThru' data-ref="_ZNK4llvm18RegPressureTracker11getLiveThruEv">getLiveThru</a>(), <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>));</td></tr>
<tr><th id="1021">1021</th><td>  };</td></tr>
<tr><th id="1022">1022</th><td></td></tr>
<tr><th id="1023">1023</th><td>  <i>// For each live out vreg reduce the pressure change associated with other</i></td></tr>
<tr><th id="1024">1024</th><td><i>  // uses of the same vreg below the live-out reaching def.</i></td></tr>
<tr><th id="1025">1025</th><td>  <a class="member" href="#_ZN4llvm17ScheduleDAGMILive19updatePressureDiffsENS_8ArrayRefINS_16RegisterMaskPairEEE" title='llvm::ScheduleDAGMILive::updatePressureDiffs' data-ref="_ZN4llvm17ScheduleDAGMILive19updatePressureDiffsENS_8ArrayRefINS_16RegisterMaskPairEEE">updatePressureDiffs</a>(<a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::RPTracker" title='llvm::ScheduleDAGMILive::RPTracker' data-ref="llvm::ScheduleDAGMILive::RPTracker">RPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker11getPressureEv" title='llvm::RegPressureTracker::getPressure' data-ref="_ZN4llvm18RegPressureTracker11getPressureEv">getPressure</a>().<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::LiveOutRegs" title='llvm::RegisterPressure::LiveOutRegs' data-ref="llvm::RegisterPressure::LiveOutRegs">LiveOutRegs</a>);</td></tr>
<tr><th id="1026">1026</th><td></td></tr>
<tr><th id="1027">1027</th><td>  <i>// Account for liveness generated by the region boundary.</i></td></tr>
<tr><th id="1028">1028</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::LiveRegionEnd" title='llvm::ScheduleDAGMILive::LiveRegionEnd' data-ref="llvm::ScheduleDAGMILive::LiveRegionEnd">LiveRegionEnd</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionEnd" title='llvm::ScheduleDAGInstrs::RegionEnd' data-ref="llvm::ScheduleDAGInstrs::RegionEnd">RegionEnd</a>) {</td></tr>
<tr><th id="1029">1029</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a>, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="311LiveUses" title='LiveUses' data-type='SmallVector&lt;llvm::RegisterMaskPair, 8&gt;' data-ref="311LiveUses">LiveUses</dfn>;</td></tr>
<tr><th id="1030">1030</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::BotRPTracker" title='llvm::ScheduleDAGMILive::BotRPTracker' data-ref="llvm::ScheduleDAGMILive::BotRPTracker">BotRPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker6recedeEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE" title='llvm::RegPressureTracker::recede' data-ref="_ZN4llvm18RegPressureTracker6recedeEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE">recede</a>(&amp;<a class="local col1 ref" href="#311LiveUses" title='LiveUses' data-ref="311LiveUses">LiveUses</a>);</td></tr>
<tr><th id="1031">1031</th><td>    <a class="member" href="#_ZN4llvm17ScheduleDAGMILive19updatePressureDiffsENS_8ArrayRefINS_16RegisterMaskPairEEE" title='llvm::ScheduleDAGMILive::updatePressureDiffs' data-ref="_ZN4llvm17ScheduleDAGMILive19updatePressureDiffsENS_8ArrayRefINS_16RegisterMaskPairEEE">updatePressureDiffs</a>(<a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col1 ref" href="#311LiveUses" title='LiveUses' data-ref="311LiveUses">LiveUses</a>);</td></tr>
<tr><th id="1032">1032</th><td>  }</td></tr>
<tr><th id="1033">1033</th><td></td></tr>
<tr><th id="1034">1034</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Top Pressure:\n&quot;; dumpRegSetPressure(TopRPTracker.getRegSetPressureAtPos(), TRI); dbgs() &lt;&lt; &quot;Bottom Pressure:\n&quot;; dumpRegSetPressure(BotRPTracker.getRegSetPressureAtPos(), TRI);; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Top Pressure:\n"</q>;</td></tr>
<tr><th id="1035">1035</th><td>             <a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18dumpRegSetPressureENS_8ArrayRefIjEEPKNS_18TargetRegisterInfoE" title='llvm::dumpRegSetPressure' data-ref="_ZN4llvm18dumpRegSetPressureENS_8ArrayRefIjEEPKNS_18TargetRegisterInfoE">dumpRegSetPressure</a>(<a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::TopRPTracker" title='llvm::ScheduleDAGMILive::TopRPTracker' data-ref="llvm::ScheduleDAGMILive::TopRPTracker">TopRPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm18RegPressureTracker22getRegSetPressureAtPosEv" title='llvm::RegPressureTracker::getRegSetPressureAtPos' data-ref="_ZNK4llvm18RegPressureTracker22getRegSetPressureAtPosEv">getRegSetPressureAtPos</a>(), <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>);</td></tr>
<tr><th id="1036">1036</th><td>             <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Bottom Pressure:\n"</q>;</td></tr>
<tr><th id="1037">1037</th><td>             <a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18dumpRegSetPressureENS_8ArrayRefIjEEPKNS_18TargetRegisterInfoE" title='llvm::dumpRegSetPressure' data-ref="_ZN4llvm18dumpRegSetPressureENS_8ArrayRefIjEEPKNS_18TargetRegisterInfoE">dumpRegSetPressure</a>(<a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::BotRPTracker" title='llvm::ScheduleDAGMILive::BotRPTracker' data-ref="llvm::ScheduleDAGMILive::BotRPTracker">BotRPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm18RegPressureTracker22getRegSetPressureAtPosEv" title='llvm::RegPressureTracker::getRegSetPressureAtPos' data-ref="_ZNK4llvm18RegPressureTracker22getRegSetPressureAtPosEv">getRegSetPressureAtPos</a>(), <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>););</td></tr>
<tr><th id="1038">1038</th><td></td></tr>
<tr><th id="1039">1039</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((BotRPTracker.getPos() == RegionEnd || (RegionEnd-&gt;isDebugInstr() &amp;&amp; BotRPTracker.getPos() == priorNonDebug(RegionEnd, RegionBegin))) &amp;&amp; &quot;Can&apos;t find the region bottom&quot;) ? void (0) : __assert_fail (&quot;(BotRPTracker.getPos() == RegionEnd || (RegionEnd-&gt;isDebugInstr() &amp;&amp; BotRPTracker.getPos() == priorNonDebug(RegionEnd, RegionBegin))) &amp;&amp; \&quot;Can&apos;t find the region bottom\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 1042, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::BotRPTracker" title='llvm::ScheduleDAGMILive::BotRPTracker' data-ref="llvm::ScheduleDAGMILive::BotRPTracker">BotRPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm18RegPressureTracker6getPosEv" title='llvm::RegPressureTracker::getPos' data-ref="_ZNK4llvm18RegPressureTracker6getPosEv">getPos</a>() <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE"></a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionEnd" title='llvm::ScheduleDAGInstrs::RegionEnd' data-ref="llvm::ScheduleDAGInstrs::RegionEnd">RegionEnd</a> ||</td></tr>
<tr><th id="1040">1040</th><td>          (<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionEnd" title='llvm::ScheduleDAGInstrs::RegionEnd' data-ref="llvm::ScheduleDAGInstrs::RegionEnd">RegionEnd</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>() &amp;&amp;</td></tr>
<tr><th id="1041">1041</th><td>           <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::BotRPTracker" title='llvm::ScheduleDAGMILive::BotRPTracker' data-ref="llvm::ScheduleDAGMILive::BotRPTracker">BotRPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm18RegPressureTracker6getPosEv" title='llvm::RegPressureTracker::getPos' data-ref="_ZNK4llvm18RegPressureTracker6getPosEv">getPos</a>() <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE"></a><a class="tu ref" href="#_ZL13priorNonDebugN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS0_IKS1_Lb0EEE" title='priorNonDebug' data-use='c' data-ref="_ZL13priorNonDebugN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS0_IKS1_Lb0EEE">priorNonDebug</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionEnd" title='llvm::ScheduleDAGInstrs::RegionEnd' data-ref="llvm::ScheduleDAGInstrs::RegionEnd">RegionEnd</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE"></a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionBegin" title='llvm::ScheduleDAGInstrs::RegionBegin' data-ref="llvm::ScheduleDAGInstrs::RegionBegin">RegionBegin</a>))) &amp;&amp;</td></tr>
<tr><th id="1042">1042</th><td>         <q>"Can't find the region bottom"</q>);</td></tr>
<tr><th id="1043">1043</th><td></td></tr>
<tr><th id="1044">1044</th><td>  <i>// Cache the list of excess pressure sets in this region. This will also track</i></td></tr>
<tr><th id="1045">1045</th><td><i>  // the max pressure in the scheduled code for these sets.</i></td></tr>
<tr><th id="1046">1046</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::RegionCriticalPSets" title='llvm::ScheduleDAGMILive::RegionCriticalPSets' data-ref="llvm::ScheduleDAGMILive::RegionCriticalPSets">RegionCriticalPSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="1047">1047</th><td>  <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col2 decl" id="312RegionPressure" title='RegionPressure' data-type='const std::vector&lt;unsigned int&gt; &amp;' data-ref="312RegionPressure">RegionPressure</dfn> =</td></tr>
<tr><th id="1048">1048</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::RPTracker" title='llvm::ScheduleDAGMILive::RPTracker' data-ref="llvm::ScheduleDAGMILive::RPTracker">RPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker11getPressureEv" title='llvm::RegPressureTracker::getPressure' data-ref="_ZN4llvm18RegPressureTracker11getPressureEv">getPressure</a>().<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::MaxSetPressure" title='llvm::RegisterPressure::MaxSetPressure' data-ref="llvm::RegisterPressure::MaxSetPressure">MaxSetPressure</a>;</td></tr>
<tr><th id="1049">1049</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="313i" title='i' data-type='unsigned int' data-ref="313i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="314e" title='e' data-type='unsigned int' data-ref="314e">e</dfn> = <a class="local col2 ref" href="#312RegionPressure" title='RegionPressure' data-ref="312RegionPressure">RegionPressure</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col3 ref" href="#313i" title='i' data-ref="313i">i</a> &lt; <a class="local col4 ref" href="#314e" title='e' data-ref="314e">e</a>; ++<a class="local col3 ref" href="#313i" title='i' data-ref="313i">i</a>) {</td></tr>
<tr><th id="1050">1050</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="315Limit" title='Limit' data-type='unsigned int' data-ref="315Limit">Limit</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::RegClassInfo" title='llvm::ScheduleDAGMILive::RegClassInfo' data-ref="llvm::ScheduleDAGMILive::RegClassInfo">RegClassInfo</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZNK4llvm17RegisterClassInfo22getRegPressureSetLimitEj" title='llvm::RegisterClassInfo::getRegPressureSetLimit' data-ref="_ZNK4llvm17RegisterClassInfo22getRegPressureSetLimitEj">getRegPressureSetLimit</a>(<a class="local col3 ref" href="#313i" title='i' data-ref="313i">i</a>);</td></tr>
<tr><th id="1051">1051</th><td>    <b>if</b> (<a class="local col2 ref" href="#312RegionPressure" title='RegionPressure' data-ref="312RegionPressure">RegionPressure</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col3 ref" href="#313i" title='i' data-ref="313i">i</a>]</a> &gt; <a class="local col5 ref" href="#315Limit" title='Limit' data-ref="315Limit">Limit</a>) {</td></tr>
<tr><th id="1052">1052</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; TRI-&gt;getRegPressureSetName(i) &lt;&lt; &quot; Limit &quot; &lt;&lt; Limit &lt;&lt; &quot; Actual &quot; &lt;&lt; RegionPressure[i] &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo21getRegPressureSetNameEj" title='llvm::TargetRegisterInfo::getRegPressureSetName' data-ref="_ZNK4llvm18TargetRegisterInfo21getRegPressureSetNameEj">getRegPressureSetName</a>(<a class="local col3 ref" href="#313i" title='i' data-ref="313i">i</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" Limit "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#315Limit" title='Limit' data-ref="315Limit">Limit</a></td></tr>
<tr><th id="1053">1053</th><td>                        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" Actual "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col2 ref" href="#312RegionPressure" title='RegionPressure' data-ref="312RegionPressure">RegionPressure</a>[<a class="local col3 ref" href="#313i" title='i' data-ref="313i">i</a>] <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="1054">1054</th><td>      <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::RegionCriticalPSets" title='llvm::ScheduleDAGMILive::RegionCriticalPSets' data-ref="llvm::ScheduleDAGMILive::RegionCriticalPSets">RegionCriticalPSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a><a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm14PressureChangeC1Ej" title='llvm::PressureChange::PressureChange' data-ref="_ZN4llvm14PressureChangeC1Ej">(</a><a class="local col3 ref" href="#313i" title='i' data-ref="313i">i</a>));</td></tr>
<tr><th id="1055">1055</th><td>    }</td></tr>
<tr><th id="1056">1056</th><td>  }</td></tr>
<tr><th id="1057">1057</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Excess PSets: &quot;; for (const PressureChange &amp;RCPS : RegionCriticalPSets) dbgs() &lt;&lt; TRI-&gt;getRegPressureSetName(RCPS.getPSet()) &lt;&lt; &quot; &quot;; dbgs() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Excess PSets: "</q>;</td></tr>
<tr><th id="1058">1058</th><td>             <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a> &amp;<dfn class="local col6 decl" id="316RCPS" title='RCPS' data-type='const llvm::PressureChange &amp;' data-ref="316RCPS">RCPS</dfn></td></tr>
<tr><th id="1059">1059</th><td>                  : <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::RegionCriticalPSets" title='llvm::ScheduleDAGMILive::RegionCriticalPSets' data-ref="llvm::ScheduleDAGMILive::RegionCriticalPSets">RegionCriticalPSets</a>) <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</td></tr>
<tr><th id="1060">1060</th><td>             <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo21getRegPressureSetNameEj" title='llvm::TargetRegisterInfo::getRegPressureSetName' data-ref="_ZNK4llvm18TargetRegisterInfo21getRegPressureSetNameEj">getRegPressureSetName</a>(<a class="local col6 ref" href="#1057" title='RCPS' data-ref="316RCPS">RCPS</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7getPSetEv" title='llvm::PressureChange::getPSet' data-ref="_ZNK4llvm14PressureChange7getPSetEv">getPSet</a>()) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q>;</td></tr>
<tr><th id="1061">1061</th><td>             <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="1062">1062</th><td>}</td></tr>
<tr><th id="1063">1063</th><td></td></tr>
<tr><th id="1064">1064</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive" title='llvm::ScheduleDAGMILive' data-ref="llvm::ScheduleDAGMILive">ScheduleDAGMILive</a>::</td></tr>
<tr><th id="1065">1065</th><td><dfn class="decl def" id="_ZN4llvm17ScheduleDAGMILive23updateScheduledPressureEPKNS_5SUnitERKSt6vectorIjSaIjEE" title='llvm::ScheduleDAGMILive::updateScheduledPressure' data-ref="_ZN4llvm17ScheduleDAGMILive23updateScheduledPressureEPKNS_5SUnitERKSt6vectorIjSaIjEE">updateScheduledPressure</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="317SU" title='SU' data-type='const llvm::SUnit *' data-ref="317SU">SU</dfn>,</td></tr>
<tr><th id="1066">1066</th><td>                        <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col8 decl" id="318NewMaxPressure" title='NewMaxPressure' data-type='const std::vector&lt;unsigned int&gt; &amp;' data-ref="318NewMaxPressure">NewMaxPressure</dfn>) {</td></tr>
<tr><th id="1067">1067</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureDiff" title='llvm::PressureDiff' data-ref="llvm::PressureDiff">PressureDiff</a> &amp;<dfn class="local col9 decl" id="319PDiff" title='PDiff' data-type='const llvm::PressureDiff &amp;' data-ref="319PDiff">PDiff</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm17ScheduleDAGMILive15getPressureDiffEPKNS_5SUnitE" title='llvm::ScheduleDAGMILive::getPressureDiff' data-ref="_ZN4llvm17ScheduleDAGMILive15getPressureDiffEPKNS_5SUnitE">getPressureDiff</a>(<a class="local col7 ref" href="#317SU" title='SU' data-ref="317SU">SU</a>);</td></tr>
<tr><th id="1068">1068</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="320CritIdx" title='CritIdx' data-type='unsigned int' data-ref="320CritIdx">CritIdx</dfn> = <var>0</var>, <dfn class="local col1 decl" id="321CritEnd" title='CritEnd' data-type='unsigned int' data-ref="321CritEnd">CritEnd</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::RegionCriticalPSets" title='llvm::ScheduleDAGMILive::RegionCriticalPSets' data-ref="llvm::ScheduleDAGMILive::RegionCriticalPSets">RegionCriticalPSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="1069">1069</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a> &amp;<dfn class="local col2 decl" id="322PC" title='PC' data-type='const llvm::PressureChange &amp;' data-ref="322PC">PC</dfn> : <a class="local col9 ref" href="#319PDiff" title='PDiff' data-ref="319PDiff">PDiff</a>) {</td></tr>
<tr><th id="1070">1070</th><td>    <b>if</b> (!<a class="local col2 ref" href="#322PC" title='PC' data-ref="322PC">PC</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7isValidEv" title='llvm::PressureChange::isValid' data-ref="_ZNK4llvm14PressureChange7isValidEv">isValid</a>())</td></tr>
<tr><th id="1071">1071</th><td>      <b>break</b>;</td></tr>
<tr><th id="1072">1072</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="323ID" title='ID' data-type='unsigned int' data-ref="323ID">ID</dfn> = <a class="local col2 ref" href="#322PC" title='PC' data-ref="322PC">PC</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7getPSetEv" title='llvm::PressureChange::getPSet' data-ref="_ZNK4llvm14PressureChange7getPSetEv">getPSet</a>();</td></tr>
<tr><th id="1073">1073</th><td>    <b>while</b> (<a class="local col0 ref" href="#320CritIdx" title='CritIdx' data-ref="320CritIdx">CritIdx</a> != <a class="local col1 ref" href="#321CritEnd" title='CritEnd' data-ref="321CritEnd">CritEnd</a> &amp;&amp; <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::RegionCriticalPSets" title='llvm::ScheduleDAGMILive::RegionCriticalPSets' data-ref="llvm::ScheduleDAGMILive::RegionCriticalPSets">RegionCriticalPSets</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#320CritIdx" title='CritIdx' data-ref="320CritIdx">CritIdx</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7getPSetEv" title='llvm::PressureChange::getPSet' data-ref="_ZNK4llvm14PressureChange7getPSetEv">getPSet</a>() &lt; <a class="local col3 ref" href="#323ID" title='ID' data-ref="323ID">ID</a>)</td></tr>
<tr><th id="1074">1074</th><td>      ++<a class="local col0 ref" href="#320CritIdx" title='CritIdx' data-ref="320CritIdx">CritIdx</a>;</td></tr>
<tr><th id="1075">1075</th><td>    <b>if</b> (<a class="local col0 ref" href="#320CritIdx" title='CritIdx' data-ref="320CritIdx">CritIdx</a> != <a class="local col1 ref" href="#321CritEnd" title='CritEnd' data-ref="321CritEnd">CritEnd</a> &amp;&amp; <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::RegionCriticalPSets" title='llvm::ScheduleDAGMILive::RegionCriticalPSets' data-ref="llvm::ScheduleDAGMILive::RegionCriticalPSets">RegionCriticalPSets</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#320CritIdx" title='CritIdx' data-ref="320CritIdx">CritIdx</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7getPSetEv" title='llvm::PressureChange::getPSet' data-ref="_ZNK4llvm14PressureChange7getPSetEv">getPSet</a>() == <a class="local col3 ref" href="#323ID" title='ID' data-ref="323ID">ID</a>) {</td></tr>
<tr><th id="1076">1076</th><td>      <b>if</b> ((<em>int</em>)<a class="local col8 ref" href="#318NewMaxPressure" title='NewMaxPressure' data-ref="318NewMaxPressure">NewMaxPressure</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col3 ref" href="#323ID" title='ID' data-ref="323ID">ID</a>]</a> &gt; <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::RegionCriticalPSets" title='llvm::ScheduleDAGMILive::RegionCriticalPSets' data-ref="llvm::ScheduleDAGMILive::RegionCriticalPSets">RegionCriticalPSets</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#320CritIdx" title='CritIdx' data-ref="320CritIdx">CritIdx</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange10getUnitIncEv" title='llvm::PressureChange::getUnitInc' data-ref="_ZNK4llvm14PressureChange10getUnitIncEv">getUnitInc</a>()</td></tr>
<tr><th id="1077">1077</th><td>          &amp;&amp; <a class="local col8 ref" href="#318NewMaxPressure" title='NewMaxPressure' data-ref="318NewMaxPressure">NewMaxPressure</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col3 ref" href="#323ID" title='ID' data-ref="323ID">ID</a>]</a> &lt;= (<em>unsigned</em>)<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a>&gt;::<a class="ref" href="../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIsE3maxEv" title='std::numeric_limits&lt;short&gt;::max' data-ref="_ZNSt14numeric_limitsIsE3maxEv">max</a>())</td></tr>
<tr><th id="1078">1078</th><td>        <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::RegionCriticalPSets" title='llvm::ScheduleDAGMILive::RegionCriticalPSets' data-ref="llvm::ScheduleDAGMILive::RegionCriticalPSets">RegionCriticalPSets</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#320CritIdx" title='CritIdx' data-ref="320CritIdx">CritIdx</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm14PressureChange10setUnitIncEi" title='llvm::PressureChange::setUnitInc' data-ref="_ZN4llvm14PressureChange10setUnitIncEi">setUnitInc</a>(<a class="local col8 ref" href="#318NewMaxPressure" title='NewMaxPressure' data-ref="318NewMaxPressure">NewMaxPressure</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col3 ref" href="#323ID" title='ID' data-ref="323ID">ID</a>]</a>);</td></tr>
<tr><th id="1079">1079</th><td>    }</td></tr>
<tr><th id="1080">1080</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="324Limit" title='Limit' data-type='unsigned int' data-ref="324Limit">Limit</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::RegClassInfo" title='llvm::ScheduleDAGMILive::RegClassInfo' data-ref="llvm::ScheduleDAGMILive::RegClassInfo">RegClassInfo</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZNK4llvm17RegisterClassInfo22getRegPressureSetLimitEj" title='llvm::RegisterClassInfo::getRegPressureSetLimit' data-ref="_ZNK4llvm17RegisterClassInfo22getRegPressureSetLimitEj">getRegPressureSetLimit</a>(<a class="local col3 ref" href="#323ID" title='ID' data-ref="323ID">ID</a>);</td></tr>
<tr><th id="1081">1081</th><td>    <b>if</b> (<a class="local col8 ref" href="#318NewMaxPressure" title='NewMaxPressure' data-ref="318NewMaxPressure">NewMaxPressure</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col3 ref" href="#323ID" title='ID' data-ref="323ID">ID</a>]</a> &gt;= <a class="local col4 ref" href="#324Limit" title='Limit' data-ref="324Limit">Limit</a> - <var>2</var>) {</td></tr>
<tr><th id="1082">1082</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;  &quot; &lt;&lt; TRI-&gt;getRegPressureSetName(ID) &lt;&lt; &quot;: &quot; &lt;&lt; NewMaxPressure[ID] &lt;&lt; ((NewMaxPressure[ID] &gt; Limit) ? &quot; &gt; &quot; : &quot; &lt;= &quot;) &lt;&lt; Limit &lt;&lt; &quot;(+ &quot; &lt;&lt; BotRPTracker.getLiveThru()[ID] &lt;&lt; &quot; livethru)\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo21getRegPressureSetNameEj" title='llvm::TargetRegisterInfo::getRegPressureSetName' data-ref="_ZNK4llvm18TargetRegisterInfo21getRegPressureSetNameEj">getRegPressureSetName</a>(<a class="local col3 ref" href="#323ID" title='ID' data-ref="323ID">ID</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>": "</q></td></tr>
<tr><th id="1083">1083</th><td>                        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col8 ref" href="#318NewMaxPressure" title='NewMaxPressure' data-ref="318NewMaxPressure">NewMaxPressure</a>[<a class="local col3 ref" href="#323ID" title='ID' data-ref="323ID">ID</a>]</td></tr>
<tr><th id="1084">1084</th><td>                        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> ((<a class="local col8 ref" href="#318NewMaxPressure" title='NewMaxPressure' data-ref="318NewMaxPressure">NewMaxPressure</a>[<a class="local col3 ref" href="#323ID" title='ID' data-ref="323ID">ID</a>] &gt; <a class="local col4 ref" href="#324Limit" title='Limit' data-ref="324Limit">Limit</a>) ? <q>" &gt; "</q> : <q>" &lt;= "</q>)</td></tr>
<tr><th id="1085">1085</th><td>                        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col4 ref" href="#324Limit" title='Limit' data-ref="324Limit">Limit</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"(+ "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::BotRPTracker" title='llvm::ScheduleDAGMILive::BotRPTracker' data-ref="llvm::ScheduleDAGMILive::BotRPTracker">BotRPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm18RegPressureTracker11getLiveThruEv" title='llvm::RegPressureTracker::getLiveThru' data-ref="_ZNK4llvm18RegPressureTracker11getLiveThruEv">getLiveThru</a>()[<a class="local col3 ref" href="#323ID" title='ID' data-ref="323ID">ID</a>]</td></tr>
<tr><th id="1086">1086</th><td>                        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" livethru)\n"</q>);</td></tr>
<tr><th id="1087">1087</th><td>    }</td></tr>
<tr><th id="1088">1088</th><td>  }</td></tr>
<tr><th id="1089">1089</th><td>}</td></tr>
<tr><th id="1090">1090</th><td></td></tr>
<tr><th id="1091">1091</th><td><i class="doc">/// Update the PressureDiff array for liveness after scheduling this</i></td></tr>
<tr><th id="1092">1092</th><td><i class="doc">/// instruction.</i></td></tr>
<tr><th id="1093">1093</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive" title='llvm::ScheduleDAGMILive' data-ref="llvm::ScheduleDAGMILive">ScheduleDAGMILive</a>::<dfn class="decl def" id="_ZN4llvm17ScheduleDAGMILive19updatePressureDiffsENS_8ArrayRefINS_16RegisterMaskPairEEE" title='llvm::ScheduleDAGMILive::updatePressureDiffs' data-ref="_ZN4llvm17ScheduleDAGMILive19updatePressureDiffsENS_8ArrayRefINS_16RegisterMaskPairEEE">updatePressureDiffs</dfn>(</td></tr>
<tr><th id="1094">1094</th><td>    <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a>&gt; <dfn class="local col5 decl" id="325LiveUses" title='LiveUses' data-type='ArrayRef&lt;llvm::RegisterMaskPair&gt;' data-ref="325LiveUses">LiveUses</dfn>) {</td></tr>
<tr><th id="1095">1095</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a> &amp;<dfn class="local col6 decl" id="326P" title='P' data-type='const llvm::RegisterMaskPair &amp;' data-ref="326P">P</dfn> : <a class="local col5 ref" href="#325LiveUses" title='LiveUses' data-ref="325LiveUses">LiveUses</a>) {</td></tr>
<tr><th id="1096">1096</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="327Reg" title='Reg' data-type='unsigned int' data-ref="327Reg">Reg</dfn> = <a class="local col6 ref" href="#326P" title='P' data-ref="326P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a>;</td></tr>
<tr><th id="1097">1097</th><td>    <i class="doc">/// FIXME: Currently assuming single-use physregs.</i></td></tr>
<tr><th id="1098">1098</th><td>    <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col7 ref" href="#327Reg" title='Reg' data-ref="327Reg">Reg</a>))</td></tr>
<tr><th id="1099">1099</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1100">1100</th><td></td></tr>
<tr><th id="1101">1101</th><td>    <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::ShouldTrackLaneMasks" title='llvm::ScheduleDAGMILive::ShouldTrackLaneMasks' data-ref="llvm::ScheduleDAGMILive::ShouldTrackLaneMasks">ShouldTrackLaneMasks</a>) {</td></tr>
<tr><th id="1102">1102</th><td>      <i>// If the register has just become live then other uses won't change</i></td></tr>
<tr><th id="1103">1103</th><td><i>      // this fact anymore =&gt; decrement pressure.</i></td></tr>
<tr><th id="1104">1104</th><td><i>      // If the register has just become dead then other uses make it come</i></td></tr>
<tr><th id="1105">1105</th><td><i>      // back to life =&gt; increment pressure.</i></td></tr>
<tr><th id="1106">1106</th><td>      <em>bool</em> <dfn class="local col8 decl" id="328Decrement" title='Decrement' data-type='bool' data-ref="328Decrement">Decrement</dfn> = <a class="local col6 ref" href="#326P" title='P' data-ref="326P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>();</td></tr>
<tr><th id="1107">1107</th><td></td></tr>
<tr><th id="1108">1108</th><td>      <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::VReg2SUnit" title='llvm::VReg2SUnit' data-ref="llvm::VReg2SUnit">VReg2SUnit</a> &amp;<dfn class="local col9 decl" id="329V2SU" title='V2SU' data-type='const llvm::VReg2SUnit &amp;' data-ref="329V2SU">V2SU</dfn></td></tr>
<tr><th id="1109">1109</th><td>           : <a class="ref" href="../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::VRegUses" title='llvm::ScheduleDAGMILive::VRegUses' data-ref="llvm::ScheduleDAGMILive::VRegUses">VRegUses</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet4findERKNT0_13argument_typeE" title='llvm::SparseMultiSet::find' data-ref="_ZN4llvm14SparseMultiSet4findERKNT0_13argument_typeE">find</a>(<a class="local col7 ref" href="#327Reg" title='Reg' data-ref="327Reg">Reg</a>), <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::VRegUses" title='llvm::ScheduleDAGMILive::VRegUses' data-ref="llvm::ScheduleDAGMILive::VRegUses">VRegUses</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet3endEv" title='llvm::SparseMultiSet::end' data-ref="_ZN4llvm14SparseMultiSet3endEv">end</a>())) {</td></tr>
<tr><th id="1110">1110</th><td>        <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> &amp;<dfn class="local col0 decl" id="330SU" title='SU' data-type='llvm::SUnit &amp;' data-ref="330SU">SU</dfn> = *<a class="local col9 ref" href="#329V2SU" title='V2SU' data-ref="329V2SU">V2SU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::VReg2SUnit::SU" title='llvm::VReg2SUnit::SU' data-ref="llvm::VReg2SUnit::SU">SU</a>;</td></tr>
<tr><th id="1111">1111</th><td>        <b>if</b> (<a class="local col0 ref" href="#330SU" title='SU' data-ref="330SU">SU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduled" title='llvm::SUnit::isScheduled' data-ref="llvm::SUnit::isScheduled">isScheduled</a> || &amp;<a class="local col0 ref" href="#330SU" title='SU' data-ref="330SU">SU</a> == &amp;<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::ExitSU" title='llvm::ScheduleDAG::ExitSU' data-ref="llvm::ScheduleDAG::ExitSU">ExitSU</a>)</td></tr>
<tr><th id="1112">1112</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1113">1113</th><td></td></tr>
<tr><th id="1114">1114</th><td>        <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureDiff" title='llvm::PressureDiff' data-ref="llvm::PressureDiff">PressureDiff</a> &amp;<dfn class="local col1 decl" id="331PDiff" title='PDiff' data-type='llvm::PressureDiff &amp;' data-ref="331PDiff">PDiff</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm17ScheduleDAGMILive15getPressureDiffEPKNS_5SUnitE" title='llvm::ScheduleDAGMILive::getPressureDiff' data-ref="_ZN4llvm17ScheduleDAGMILive15getPressureDiffEPKNS_5SUnitE">getPressureDiff</a>(&amp;<a class="local col0 ref" href="#330SU" title='SU' data-ref="330SU">SU</a>);</td></tr>
<tr><th id="1115">1115</th><td>        <a class="local col1 ref" href="#331PDiff" title='PDiff' data-ref="331PDiff">PDiff</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm12PressureDiff17addPressureChangeEjbPKNS_19MachineRegisterInfoE" title='llvm::PressureDiff::addPressureChange' data-ref="_ZN4llvm12PressureDiff17addPressureChangeEjbPKNS_19MachineRegisterInfoE">addPressureChange</a>(<a class="local col7 ref" href="#327Reg" title='Reg' data-ref="327Reg">Reg</a>, <a class="local col8 ref" href="#328Decrement" title='Decrement' data-ref="328Decrement">Decrement</a>, &amp;<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>);</td></tr>
<tr><th id="1116">1116</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;  UpdateRegP: SU(&quot; &lt;&lt; SU.NodeNum &lt;&lt; &quot;) &quot; &lt;&lt; printReg(Reg, TRI) &lt;&lt; &apos;:&apos; &lt;&lt; PrintLaneMask(P.LaneMask) &lt;&lt; &apos; &apos; &lt;&lt; *SU.getInstr(); dbgs() &lt;&lt; &quot;              to &quot;; PDiff.dump(*TRI);; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  UpdateRegP: SU("</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col0 ref" href="#330SU" title='SU' data-ref="330SU">SU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") "</q></td></tr>
<tr><th id="1117">1117</th><td>                          <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col7 ref" href="#327Reg" title='Reg' data-ref="327Reg">Reg</a>, <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>':'</kbd></td></tr>
<tr><th id="1118">1118</th><td>                          <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm13PrintLaneMaskENS_11LaneBitmaskE" title='llvm::PrintLaneMask' data-ref="_ZN4llvm13PrintLaneMaskENS_11LaneBitmaskE">PrintLaneMask</a>(<a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col6 ref" href="#326P" title='P' data-ref="326P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>' '</kbd> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col0 ref" href="#330SU" title='SU' data-ref="330SU">SU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="1119">1119</th><td>                   <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"              to "</q>; <a class="local col1 ref" href="#331PDiff" title='PDiff' data-ref="331PDiff">PDiff</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm12PressureDiff4dumpERKNS_18TargetRegisterInfoE" title='llvm::PressureDiff::dump' data-ref="_ZNK4llvm12PressureDiff4dumpERKNS_18TargetRegisterInfoE">dump</a>(*<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>););</td></tr>
<tr><th id="1120">1120</th><td>      }</td></tr>
<tr><th id="1121">1121</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1122">1122</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (P.LaneMask.any()) ? void (0) : __assert_fail (&quot;P.LaneMask.any()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 1122, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#326P" title='P' data-ref="326P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>());</td></tr>
<tr><th id="1123">1123</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;  LiveReg: &quot; &lt;&lt; printVRegOrUnit(Reg, TRI) &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  LiveReg: "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm15printVRegOrUnitEjPKNS_18TargetRegisterInfoE" title='llvm::printVRegOrUnit' data-ref="_ZN4llvm15printVRegOrUnitEjPKNS_18TargetRegisterInfoE">printVRegOrUnit</a>(<a class="local col7 ref" href="#327Reg" title='Reg' data-ref="327Reg">Reg</a>, <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="1124">1124</th><td>      <i>// This may be called before CurrentBottom has been initialized. However,</i></td></tr>
<tr><th id="1125">1125</th><td><i>      // BotRPTracker must have a valid position. We want the value live into the</i></td></tr>
<tr><th id="1126">1126</th><td><i>      // instruction or live out of the block, so ask for the previous</i></td></tr>
<tr><th id="1127">1127</th><td><i>      // instruction's live-out.</i></td></tr>
<tr><th id="1128">1128</th><td>      <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col2 decl" id="332LI" title='LI' data-type='const llvm::LiveInterval &amp;' data-ref="332LI">LI</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col7 ref" href="#327Reg" title='Reg' data-ref="327Reg">Reg</a>);</td></tr>
<tr><th id="1129">1129</th><td>      <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col3 decl" id="333VNI" title='VNI' data-type='llvm::VNInfo *' data-ref="333VNI">VNI</dfn>;</td></tr>
<tr><th id="1130">1130</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col4 decl" id="334I" title='I' data-type='MachineBasicBlock::const_iterator' data-ref="334I">I</dfn> =</td></tr>
<tr><th id="1131">1131</th><td>        <a class="tu ref" href="#_ZL11nextIfDebugN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEES3_" title='nextIfDebug' data-use='c' data-ref="_ZL11nextIfDebugN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEES3_">nextIfDebug</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::BotRPTracker" title='llvm::ScheduleDAGMILive::BotRPTracker' data-ref="llvm::ScheduleDAGMILive::BotRPTracker">BotRPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm18RegPressureTracker6getPosEv" title='llvm::RegPressureTracker::getPos' data-ref="_ZNK4llvm18RegPressureTracker6getPosEv">getPos</a>(), <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE"></a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="1132">1132</th><td>      <b>if</b> (<a class="local col4 ref" href="#334I" title='I' data-ref="334I">I</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE"></a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="1133">1133</th><td>        <a class="local col3 ref" href="#333VNI" title='VNI' data-ref="333VNI">VNI</a> = <a class="local col2 ref" href="#332LI" title='LI' data-ref="332LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange15getVNInfoBeforeENS_9SlotIndexE" title='llvm::LiveRange::getVNInfoBefore' data-ref="_ZNK4llvm9LiveRange15getVNInfoBeforeENS_9SlotIndexE">getVNInfoBefore</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals12getMBBEndIdxEPKNS_17MachineBasicBlockE" title='llvm::LiveIntervals::getMBBEndIdx' data-ref="_ZNK4llvm13LiveIntervals12getMBBEndIdxEPKNS_17MachineBasicBlockE">getMBBEndIdx</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>));</td></tr>
<tr><th id="1134">1134</th><td>      <b>else</b> {</td></tr>
<tr><th id="1135">1135</th><td>        <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveQueryResult" title='llvm::LiveQueryResult' data-ref="llvm::LiveQueryResult">LiveQueryResult</a> <dfn class="local col5 decl" id="335LRQ" title='LRQ' data-type='llvm::LiveQueryResult' data-ref="335LRQ">LRQ</dfn> = <a class="local col2 ref" href="#332LI" title='LI' data-ref="332LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE" title='llvm::LiveRange::Query' data-ref="_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE">Query</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#334I" title='I' data-ref="334I">I</a>));</td></tr>
<tr><th id="1136">1136</th><td>        <a class="local col3 ref" href="#333VNI" title='VNI' data-ref="333VNI">VNI</a> = <a class="local col5 ref" href="#335LRQ" title='LRQ' data-ref="335LRQ">LRQ</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult7valueInEv" title='llvm::LiveQueryResult::valueIn' data-ref="_ZNK4llvm15LiveQueryResult7valueInEv">valueIn</a>();</td></tr>
<tr><th id="1137">1137</th><td>      }</td></tr>
<tr><th id="1138">1138</th><td>      <i>// RegisterPressureTracker guarantees that readsReg is true for LiveUses.</i></td></tr>
<tr><th id="1139">1139</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (VNI &amp;&amp; &quot;No live value at use.&quot;) ? void (0) : __assert_fail (&quot;VNI &amp;&amp; \&quot;No live value at use.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 1139, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#333VNI" title='VNI' data-ref="333VNI">VNI</a> &amp;&amp; <q>"No live value at use."</q>);</td></tr>
<tr><th id="1140">1140</th><td>      <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::VReg2SUnit" title='llvm::VReg2SUnit' data-ref="llvm::VReg2SUnit">VReg2SUnit</a> &amp;<dfn class="local col6 decl" id="336V2SU" title='V2SU' data-type='const llvm::VReg2SUnit &amp;' data-ref="336V2SU">V2SU</dfn></td></tr>
<tr><th id="1141">1141</th><td>           : <a class="ref" href="../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::VRegUses" title='llvm::ScheduleDAGMILive::VRegUses' data-ref="llvm::ScheduleDAGMILive::VRegUses">VRegUses</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet4findERKNT0_13argument_typeE" title='llvm::SparseMultiSet::find' data-ref="_ZN4llvm14SparseMultiSet4findERKNT0_13argument_typeE">find</a>(<a class="local col7 ref" href="#327Reg" title='Reg' data-ref="327Reg">Reg</a>), <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::VRegUses" title='llvm::ScheduleDAGMILive::VRegUses' data-ref="llvm::ScheduleDAGMILive::VRegUses">VRegUses</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet3endEv" title='llvm::SparseMultiSet::end' data-ref="_ZN4llvm14SparseMultiSet3endEv">end</a>())) {</td></tr>
<tr><th id="1142">1142</th><td>        <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="337SU" title='SU' data-type='llvm::SUnit *' data-ref="337SU">SU</dfn> = <a class="local col6 ref" href="#336V2SU" title='V2SU' data-ref="336V2SU">V2SU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::VReg2SUnit::SU" title='llvm::VReg2SUnit::SU' data-ref="llvm::VReg2SUnit::SU">SU</a>;</td></tr>
<tr><th id="1143">1143</th><td>        <i>// If this use comes before the reaching def, it cannot be a last use,</i></td></tr>
<tr><th id="1144">1144</th><td><i>        // so decrease its pressure change.</i></td></tr>
<tr><th id="1145">1145</th><td>        <b>if</b> (!<a class="local col7 ref" href="#337SU" title='SU' data-ref="337SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduled" title='llvm::SUnit::isScheduled' data-ref="llvm::SUnit::isScheduled">isScheduled</a> &amp;&amp; <a class="local col7 ref" href="#337SU" title='SU' data-ref="337SU">SU</a> != &amp;<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::ExitSU" title='llvm::ScheduleDAG::ExitSU' data-ref="llvm::ScheduleDAG::ExitSU">ExitSU</a>) {</td></tr>
<tr><th id="1146">1146</th><td>          <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveQueryResult" title='llvm::LiveQueryResult' data-ref="llvm::LiveQueryResult">LiveQueryResult</a> <dfn class="local col8 decl" id="338LRQ" title='LRQ' data-type='llvm::LiveQueryResult' data-ref="338LRQ">LRQ</dfn> =</td></tr>
<tr><th id="1147">1147</th><td>              <a class="local col2 ref" href="#332LI" title='LI' data-ref="332LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE" title='llvm::LiveRange::Query' data-ref="_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE">Query</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col7 ref" href="#337SU" title='SU' data-ref="337SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()));</td></tr>
<tr><th id="1148">1148</th><td>          <b>if</b> (<a class="local col8 ref" href="#338LRQ" title='LRQ' data-ref="338LRQ">LRQ</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult7valueInEv" title='llvm::LiveQueryResult::valueIn' data-ref="_ZNK4llvm15LiveQueryResult7valueInEv">valueIn</a>() == <a class="local col3 ref" href="#333VNI" title='VNI' data-ref="333VNI">VNI</a>) {</td></tr>
<tr><th id="1149">1149</th><td>            <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureDiff" title='llvm::PressureDiff' data-ref="llvm::PressureDiff">PressureDiff</a> &amp;<dfn class="local col9 decl" id="339PDiff" title='PDiff' data-type='llvm::PressureDiff &amp;' data-ref="339PDiff">PDiff</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm17ScheduleDAGMILive15getPressureDiffEPKNS_5SUnitE" title='llvm::ScheduleDAGMILive::getPressureDiff' data-ref="_ZN4llvm17ScheduleDAGMILive15getPressureDiffEPKNS_5SUnitE">getPressureDiff</a>(<a class="local col7 ref" href="#337SU" title='SU' data-ref="337SU">SU</a>);</td></tr>
<tr><th id="1150">1150</th><td>            <a class="local col9 ref" href="#339PDiff" title='PDiff' data-ref="339PDiff">PDiff</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm12PressureDiff17addPressureChangeEjbPKNS_19MachineRegisterInfoE" title='llvm::PressureDiff::addPressureChange' data-ref="_ZN4llvm12PressureDiff17addPressureChangeEjbPKNS_19MachineRegisterInfoE">addPressureChange</a>(<a class="local col7 ref" href="#327Reg" title='Reg' data-ref="327Reg">Reg</a>, <b>true</b>, &amp;<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>);</td></tr>
<tr><th id="1151">1151</th><td>            <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;  UpdateRegP: SU(&quot; &lt;&lt; SU-&gt;NodeNum &lt;&lt; &quot;) &quot; &lt;&lt; *SU-&gt;getInstr(); dbgs() &lt;&lt; &quot;              to &quot;; PDiff.dump(*TRI);; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  UpdateRegP: SU("</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col7 ref" href="#337SU" title='SU' data-ref="337SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") "</q></td></tr>
<tr><th id="1152">1152</th><td>                              <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col7 ref" href="#337SU" title='SU' data-ref="337SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="1153">1153</th><td>                       <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"              to "</q>; <a class="local col9 ref" href="#339PDiff" title='PDiff' data-ref="339PDiff">PDiff</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm12PressureDiff4dumpERKNS_18TargetRegisterInfoE" title='llvm::PressureDiff::dump' data-ref="_ZNK4llvm12PressureDiff4dumpERKNS_18TargetRegisterInfoE">dump</a>(*<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>););</td></tr>
<tr><th id="1154">1154</th><td>          }</td></tr>
<tr><th id="1155">1155</th><td>        }</td></tr>
<tr><th id="1156">1156</th><td>      }</td></tr>
<tr><th id="1157">1157</th><td>    }</td></tr>
<tr><th id="1158">1158</th><td>  }</td></tr>
<tr><th id="1159">1159</th><td>}</td></tr>
<tr><th id="1160">1160</th><td></td></tr>
<tr><th id="1161">1161</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive" title='llvm::ScheduleDAGMILive' data-ref="llvm::ScheduleDAGMILive">ScheduleDAGMILive</a>::<dfn class="virtual decl def" id="_ZNK4llvm17ScheduleDAGMILive4dumpEv" title='llvm::ScheduleDAGMILive::dump' data-ref="_ZNK4llvm17ScheduleDAGMILive4dumpEv">dump</dfn>() <em>const</em> {</td></tr>
<tr><th id="1162">1162</th><td><u>#<span data-ppcond="1162">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="1163">1163</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::EntrySU" title='llvm::ScheduleDAG::EntrySU' data-ref="llvm::ScheduleDAG::EntrySU">EntrySU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>() != <b>nullptr</b>)</td></tr>
<tr><th id="1164">1164</th><td>    <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm11ScheduleDAG11dumpNodeAllERKNS_5SUnitE" title='llvm::ScheduleDAG::dumpNodeAll' data-ref="_ZNK4llvm11ScheduleDAG11dumpNodeAllERKNS_5SUnitE">dumpNodeAll</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::EntrySU" title='llvm::ScheduleDAG::EntrySU' data-ref="llvm::ScheduleDAG::EntrySU">EntrySU</a>);</td></tr>
<tr><th id="1165">1165</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> &amp;<dfn class="local col0 decl" id="340SU" title='SU' data-type='const llvm::SUnit &amp;' data-ref="340SU">SU</dfn> : <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>) {</td></tr>
<tr><th id="1166">1166</th><td>    <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm11ScheduleDAG11dumpNodeAllERKNS_5SUnitE" title='llvm::ScheduleDAG::dumpNodeAll' data-ref="_ZNK4llvm11ScheduleDAG11dumpNodeAllERKNS_5SUnitE">dumpNodeAll</a>(<a class="local col0 ref" href="#340SU" title='SU' data-ref="340SU">SU</a>);</td></tr>
<tr><th id="1167">1167</th><td>    <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::ShouldTrackPressure" title='llvm::ScheduleDAGMILive::ShouldTrackPressure' data-ref="llvm::ScheduleDAGMILive::ShouldTrackPressure">ShouldTrackPressure</a>) {</td></tr>
<tr><th id="1168">1168</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Pressure Diff      : "</q>;</td></tr>
<tr><th id="1169">1169</th><td>      <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm17ScheduleDAGMILive15getPressureDiffEPKNS_5SUnitE" title='llvm::ScheduleDAGMILive::getPressureDiff' data-ref="_ZNK4llvm17ScheduleDAGMILive15getPressureDiffEPKNS_5SUnitE">getPressureDiff</a>(&amp;<a class="local col0 ref" href="#340SU" title='SU' data-ref="340SU">SU</a>).<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm12PressureDiff4dumpERKNS_18TargetRegisterInfoE" title='llvm::PressureDiff::dump' data-ref="_ZNK4llvm12PressureDiff4dumpERKNS_18TargetRegisterInfoE">dump</a>(*<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>);</td></tr>
<tr><th id="1170">1170</th><td>    }</td></tr>
<tr><th id="1171">1171</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Single Issue       : "</q>;</td></tr>
<tr><th id="1172">1172</th><td>    <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::SchedModel" title='llvm::ScheduleDAGInstrs::SchedModel' data-ref="llvm::ScheduleDAGInstrs::SchedModel">SchedModel</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel14mustBeginGroupEPKNS_12MachineInstrEPKNS_16MCSchedClassDescE" title='llvm::TargetSchedModel::mustBeginGroup' data-ref="_ZNK4llvm16TargetSchedModel14mustBeginGroupEPKNS_12MachineInstrEPKNS_16MCSchedClassDescE">mustBeginGroup</a>(<a class="local col0 ref" href="#340SU" title='SU' data-ref="340SU">SU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()) &amp;&amp;</td></tr>
<tr><th id="1173">1173</th><td>        <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::SchedModel" title='llvm::ScheduleDAGInstrs::SchedModel' data-ref="llvm::ScheduleDAGInstrs::SchedModel">SchedModel</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel12mustEndGroupEPKNS_12MachineInstrEPKNS_16MCSchedClassDescE" title='llvm::TargetSchedModel::mustEndGroup' data-ref="_ZNK4llvm16TargetSchedModel12mustEndGroupEPKNS_12MachineInstrEPKNS_16MCSchedClassDescE">mustEndGroup</a>(<a class="local col0 ref" href="#340SU" title='SU' data-ref="340SU">SU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()))</td></tr>
<tr><th id="1174">1174</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"true;"</q>;</td></tr>
<tr><th id="1175">1175</th><td>    <b>else</b></td></tr>
<tr><th id="1176">1176</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"false;"</q>;</td></tr>
<tr><th id="1177">1177</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="1178">1178</th><td>  }</td></tr>
<tr><th id="1179">1179</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::ExitSU" title='llvm::ScheduleDAG::ExitSU' data-ref="llvm::ScheduleDAG::ExitSU">ExitSU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>() != <b>nullptr</b>)</td></tr>
<tr><th id="1180">1180</th><td>    <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm11ScheduleDAG11dumpNodeAllERKNS_5SUnitE" title='llvm::ScheduleDAG::dumpNodeAll' data-ref="_ZNK4llvm11ScheduleDAG11dumpNodeAllERKNS_5SUnitE">dumpNodeAll</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::ExitSU" title='llvm::ScheduleDAG::ExitSU' data-ref="llvm::ScheduleDAG::ExitSU">ExitSU</a>);</td></tr>
<tr><th id="1181">1181</th><td><u>#<span data-ppcond="1162">endif</span></u></td></tr>
<tr><th id="1182">1182</th><td>}</td></tr>
<tr><th id="1183">1183</th><td></td></tr>
<tr><th id="1184">1184</th><td><i class="doc">/// schedule - Called back from MachineScheduler::runOnMachineFunction</i></td></tr>
<tr><th id="1185">1185</th><td><i class="doc">/// after setting up the current scheduling region. [RegionBegin, RegionEnd)</i></td></tr>
<tr><th id="1186">1186</th><td><i class="doc">/// only includes instructions that have DAG nodes, not scheduling boundaries.</i></td></tr>
<tr><th id="1187">1187</th><td><i class="doc">///</i></td></tr>
<tr><th id="1188">1188</th><td><i class="doc">/// This is a skeletal driver, with all the functionality pushed into helpers,</i></td></tr>
<tr><th id="1189">1189</th><td><i class="doc">/// so that it can be easily extended by experimental schedulers. Generally,</i></td></tr>
<tr><th id="1190">1190</th><td><i class="doc">/// implementing MachineSchedStrategy should be sufficient to implement a new</i></td></tr>
<tr><th id="1191">1191</th><td><i class="doc">/// scheduling algorithm. However, if a scheduler further subclasses</i></td></tr>
<tr><th id="1192">1192</th><td><i class="doc">/// ScheduleDAGMILive then it will want to override this virtual method in order</i></td></tr>
<tr><th id="1193">1193</th><td><i class="doc">/// to update any specialized state.</i></td></tr>
<tr><th id="1194">1194</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive" title='llvm::ScheduleDAGMILive' data-ref="llvm::ScheduleDAGMILive">ScheduleDAGMILive</a>::<dfn class="virtual decl def" id="_ZN4llvm17ScheduleDAGMILive8scheduleEv" title='llvm::ScheduleDAGMILive::schedule' data-ref="_ZN4llvm17ScheduleDAGMILive8scheduleEv">schedule</dfn>() {</td></tr>
<tr><th id="1195">1195</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;ScheduleDAGMILive::schedule starting\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"ScheduleDAGMILive::schedule starting\n"</q>);</td></tr>
<tr><th id="1196">1196</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { SchedImpl-&gt;dumpPolicy(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::SchedImpl" title='llvm::ScheduleDAGMI::SchedImpl' data-ref="llvm::ScheduleDAGMI::SchedImpl">SchedImpl</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm20MachineSchedStrategy10dumpPolicyEv" title='llvm::MachineSchedStrategy::dumpPolicy' data-ref="_ZNK4llvm20MachineSchedStrategy10dumpPolicyEv">dumpPolicy</a>());</td></tr>
<tr><th id="1197">1197</th><td>  <a class="member" href="#_ZN4llvm17ScheduleDAGMILive23buildDAGWithRegPressureEv" title='llvm::ScheduleDAGMILive::buildDAGWithRegPressure' data-ref="_ZN4llvm17ScheduleDAGMILive23buildDAGWithRegPressureEv">buildDAGWithRegPressure</a>();</td></tr>
<tr><th id="1198">1198</th><td></td></tr>
<tr><th id="1199">1199</th><td>  <a class="member" href="#_ZN4llvm13ScheduleDAGMI14postprocessDAGEv" title='llvm::ScheduleDAGMI::postprocessDAG' data-ref="_ZN4llvm13ScheduleDAGMI14postprocessDAGEv">postprocessDAG</a>();</td></tr>
<tr><th id="1200">1200</th><td></td></tr>
<tr><th id="1201">1201</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="341TopRoots" title='TopRoots' data-type='SmallVector&lt;llvm::SUnit *, 8&gt;' data-ref="341TopRoots">TopRoots</dfn>, <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="342BotRoots" title='BotRoots' data-type='SmallVector&lt;llvm::SUnit *, 8&gt;' data-ref="342BotRoots">BotRoots</dfn>;</td></tr>
<tr><th id="1202">1202</th><td>  <a class="member" href="#_ZN4llvm13ScheduleDAGMI21findRootsAndBiasEdgesERNS_15SmallVectorImplIPNS_5SUnitEEES5_" title='llvm::ScheduleDAGMI::findRootsAndBiasEdges' data-ref="_ZN4llvm13ScheduleDAGMI21findRootsAndBiasEdgesERNS_15SmallVectorImplIPNS_5SUnitEEES5_">findRootsAndBiasEdges</a>(<span class='refarg'><a class="local col1 ref" href="#341TopRoots" title='TopRoots' data-ref="341TopRoots">TopRoots</a></span>, <span class='refarg'><a class="local col2 ref" href="#342BotRoots" title='BotRoots' data-ref="342BotRoots">BotRoots</a></span>);</td></tr>
<tr><th id="1203">1203</th><td></td></tr>
<tr><th id="1204">1204</th><td>  <i>// Initialize the strategy before modifying the DAG.</i></td></tr>
<tr><th id="1205">1205</th><td><i>  // This may initialize a DFSResult to be used for queue priority.</i></td></tr>
<tr><th id="1206">1206</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::SchedImpl" title='llvm::ScheduleDAGMI::SchedImpl' data-ref="llvm::ScheduleDAGMI::SchedImpl">SchedImpl</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20MachineSchedStrategy10initializeEPNS_13ScheduleDAGMIE" title='llvm::MachineSchedStrategy::initialize' data-ref="_ZN4llvm20MachineSchedStrategy10initializeEPNS_13ScheduleDAGMIE">initialize</a>(<b>this</b>);</td></tr>
<tr><th id="1207">1207</th><td></td></tr>
<tr><th id="1208">1208</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="virtual member" href="#_ZNK4llvm17ScheduleDAGMILive4dumpEv" title='llvm::ScheduleDAGMILive::dump' data-ref="_ZNK4llvm17ScheduleDAGMILive4dumpEv">dump</a>());</td></tr>
<tr><th id="1209">1209</th><td>  <b>if</b> (<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#PrintDAGs" title='PrintDAGs' data-use='m' data-ref="PrintDAGs">PrintDAGs</a>) <a class="virtual member" href="#_ZNK4llvm17ScheduleDAGMILive4dumpEv" title='llvm::ScheduleDAGMILive::dump' data-ref="_ZNK4llvm17ScheduleDAGMILive4dumpEv">dump</a>();</td></tr>
<tr><th id="1210">1210</th><td>  <b>if</b> (<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#ViewMISchedDAGs" title='ViewMISchedDAGs' data-use='m' data-ref="ViewMISchedDAGs">ViewMISchedDAGs</a>) <a class="virtual member" href="#_ZN4llvm13ScheduleDAGMI9viewGraphEv" title='llvm::ScheduleDAGMI::viewGraph' data-ref="_ZN4llvm13ScheduleDAGMI9viewGraphEv">viewGraph</a>();</td></tr>
<tr><th id="1211">1211</th><td></td></tr>
<tr><th id="1212">1212</th><td>  <i>// Initialize ready queues now that the DAG and priority data are finalized.</i></td></tr>
<tr><th id="1213">1213</th><td>  <a class="member" href="#_ZN4llvm17ScheduleDAGMILive10initQueuesENS_8ArrayRefIPNS_5SUnitEEES4_" title='llvm::ScheduleDAGMILive::initQueues' data-ref="_ZN4llvm17ScheduleDAGMILive10initQueuesENS_8ArrayRefIPNS_5SUnitEEES4_">initQueues</a>(<a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col1 ref" href="#341TopRoots" title='TopRoots' data-ref="341TopRoots">TopRoots</a>, <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col2 ref" href="#342BotRoots" title='BotRoots' data-ref="342BotRoots">BotRoots</a>);</td></tr>
<tr><th id="1214">1214</th><td></td></tr>
<tr><th id="1215">1215</th><td>  <em>bool</em> <dfn class="local col3 decl" id="343IsTopNode" title='IsTopNode' data-type='bool' data-ref="343IsTopNode">IsTopNode</dfn> = <b>false</b>;</td></tr>
<tr><th id="1216">1216</th><td>  <b>while</b> (<b>true</b>) {</td></tr>
<tr><th id="1217">1217</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;** ScheduleDAGMILive::schedule picking next node\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"** ScheduleDAGMILive::schedule picking next node\n"</q>);</td></tr>
<tr><th id="1218">1218</th><td>    <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="344SU" title='SU' data-type='llvm::SUnit *' data-ref="344SU">SU</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::SchedImpl" title='llvm::ScheduleDAGMI::SchedImpl' data-ref="llvm::ScheduleDAGMI::SchedImpl">SchedImpl</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20MachineSchedStrategy8pickNodeERb" title='llvm::MachineSchedStrategy::pickNode' data-ref="_ZN4llvm20MachineSchedStrategy8pickNodeERb">pickNode</a>(<span class='refarg'><a class="local col3 ref" href="#343IsTopNode" title='IsTopNode' data-ref="343IsTopNode">IsTopNode</a></span>);</td></tr>
<tr><th id="1219">1219</th><td>    <b>if</b> (!<a class="local col4 ref" href="#344SU" title='SU' data-ref="344SU">SU</a>) <b>break</b>;</td></tr>
<tr><th id="1220">1220</th><td></td></tr>
<tr><th id="1221">1221</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!SU-&gt;isScheduled &amp;&amp; &quot;Node already scheduled&quot;) ? void (0) : __assert_fail (&quot;!SU-&gt;isScheduled &amp;&amp; \&quot;Node already scheduled\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 1221, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col4 ref" href="#344SU" title='SU' data-ref="344SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduled" title='llvm::SUnit::isScheduled' data-ref="llvm::SUnit::isScheduled">isScheduled</a> &amp;&amp; <q>"Node already scheduled"</q>);</td></tr>
<tr><th id="1222">1222</th><td>    <b>if</b> (!<a class="member" href="#_ZN4llvm13ScheduleDAGMI15checkSchedLimitEv" title='llvm::ScheduleDAGMI::checkSchedLimit' data-ref="_ZN4llvm13ScheduleDAGMI15checkSchedLimitEv">checkSchedLimit</a>())</td></tr>
<tr><th id="1223">1223</th><td>      <b>break</b>;</td></tr>
<tr><th id="1224">1224</th><td></td></tr>
<tr><th id="1225">1225</th><td>    <a class="member" href="#_ZN4llvm17ScheduleDAGMILive10scheduleMIEPNS_5SUnitEb" title='llvm::ScheduleDAGMILive::scheduleMI' data-ref="_ZN4llvm17ScheduleDAGMILive10scheduleMIEPNS_5SUnitEb">scheduleMI</a>(<a class="local col4 ref" href="#344SU" title='SU' data-ref="344SU">SU</a>, <a class="local col3 ref" href="#343IsTopNode" title='IsTopNode' data-ref="343IsTopNode">IsTopNode</a>);</td></tr>
<tr><th id="1226">1226</th><td></td></tr>
<tr><th id="1227">1227</th><td>    <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::DFSResult" title='llvm::ScheduleDAGMILive::DFSResult' data-ref="llvm::ScheduleDAGMILive::DFSResult">DFSResult</a>) {</td></tr>
<tr><th id="1228">1228</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="345SubtreeID" title='SubtreeID' data-type='unsigned int' data-ref="345SubtreeID">SubtreeID</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::DFSResult" title='llvm::ScheduleDAGMILive::DFSResult' data-ref="llvm::ScheduleDAGMILive::DFSResult">DFSResult</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#_ZNK4llvm14SchedDFSResult12getSubtreeIDEPKNS_5SUnitE" title='llvm::SchedDFSResult::getSubtreeID' data-ref="_ZNK4llvm14SchedDFSResult12getSubtreeIDEPKNS_5SUnitE">getSubtreeID</a>(<a class="local col4 ref" href="#344SU" title='SU' data-ref="344SU">SU</a>);</td></tr>
<tr><th id="1229">1229</th><td>      <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::ScheduledTrees" title='llvm::ScheduleDAGMILive::ScheduledTrees' data-ref="llvm::ScheduleDAGMILive::ScheduledTrees">ScheduledTrees</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col5 ref" href="#345SubtreeID" title='SubtreeID' data-ref="345SubtreeID">SubtreeID</a>)) {</td></tr>
<tr><th id="1230">1230</th><td>        <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::ScheduledTrees" title='llvm::ScheduleDAGMILive::ScheduledTrees' data-ref="llvm::ScheduleDAGMILive::ScheduledTrees">ScheduledTrees</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col5 ref" href="#345SubtreeID" title='SubtreeID' data-ref="345SubtreeID">SubtreeID</a>);</td></tr>
<tr><th id="1231">1231</th><td>        <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::DFSResult" title='llvm::ScheduleDAGMILive::DFSResult' data-ref="llvm::ScheduleDAGMILive::DFSResult">DFSResult</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#_ZN4llvm14SchedDFSResult12scheduleTreeEj" title='llvm::SchedDFSResult::scheduleTree' data-ref="_ZN4llvm14SchedDFSResult12scheduleTreeEj">scheduleTree</a>(<a class="local col5 ref" href="#345SubtreeID" title='SubtreeID' data-ref="345SubtreeID">SubtreeID</a>);</td></tr>
<tr><th id="1232">1232</th><td>        <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::SchedImpl" title='llvm::ScheduleDAGMI::SchedImpl' data-ref="llvm::ScheduleDAGMI::SchedImpl">SchedImpl</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20MachineSchedStrategy12scheduleTreeEj" title='llvm::MachineSchedStrategy::scheduleTree' data-ref="_ZN4llvm20MachineSchedStrategy12scheduleTreeEj">scheduleTree</a>(<a class="local col5 ref" href="#345SubtreeID" title='SubtreeID' data-ref="345SubtreeID">SubtreeID</a>);</td></tr>
<tr><th id="1233">1233</th><td>      }</td></tr>
<tr><th id="1234">1234</th><td>    }</td></tr>
<tr><th id="1235">1235</th><td></td></tr>
<tr><th id="1236">1236</th><td>    <i>// Notify the scheduling strategy after updating the DAG.</i></td></tr>
<tr><th id="1237">1237</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::SchedImpl" title='llvm::ScheduleDAGMI::SchedImpl' data-ref="llvm::ScheduleDAGMI::SchedImpl">SchedImpl</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20MachineSchedStrategy9schedNodeEPNS_5SUnitEb" title='llvm::MachineSchedStrategy::schedNode' data-ref="_ZN4llvm20MachineSchedStrategy9schedNodeEPNS_5SUnitEb">schedNode</a>(<a class="local col4 ref" href="#344SU" title='SU' data-ref="344SU">SU</a>, <a class="local col3 ref" href="#343IsTopNode" title='IsTopNode' data-ref="343IsTopNode">IsTopNode</a>);</td></tr>
<tr><th id="1238">1238</th><td></td></tr>
<tr><th id="1239">1239</th><td>    <a class="member" href="#_ZN4llvm13ScheduleDAGMI12updateQueuesEPNS_5SUnitEb" title='llvm::ScheduleDAGMI::updateQueues' data-ref="_ZN4llvm13ScheduleDAGMI12updateQueuesEPNS_5SUnitEb">updateQueues</a>(<a class="local col4 ref" href="#344SU" title='SU' data-ref="344SU">SU</a>, <a class="local col3 ref" href="#343IsTopNode" title='IsTopNode' data-ref="343IsTopNode">IsTopNode</a>);</td></tr>
<tr><th id="1240">1240</th><td>  }</td></tr>
<tr><th id="1241">1241</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (CurrentTop == CurrentBottom &amp;&amp; &quot;Nonempty unscheduled zone.&quot;) ? void (0) : __assert_fail (&quot;CurrentTop == CurrentBottom &amp;&amp; \&quot;Nonempty unscheduled zone.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 1241, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentTop" title='llvm::ScheduleDAGMI::CurrentTop' data-ref="llvm::ScheduleDAGMI::CurrentTop">CurrentTop</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentBottom" title='llvm::ScheduleDAGMI::CurrentBottom' data-ref="llvm::ScheduleDAGMI::CurrentBottom">CurrentBottom</a> &amp;&amp; <q>"Nonempty unscheduled zone."</q>);</td></tr>
<tr><th id="1242">1242</th><td></td></tr>
<tr><th id="1243">1243</th><td>  <a class="member" href="#_ZN4llvm13ScheduleDAGMI16placeDebugValuesEv" title='llvm::ScheduleDAGMI::placeDebugValues' data-ref="_ZN4llvm13ScheduleDAGMI16placeDebugValuesEv">placeDebugValues</a>();</td></tr>
<tr><th id="1244">1244</th><td></td></tr>
<tr><th id="1245">1245</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { { dbgs() &lt;&lt; &quot;*** Final schedule for &quot; &lt;&lt; printMBBReference(*begin()-&gt;getParent()) &lt;&lt; &quot; ***\n&quot;; dumpSchedule(); dbgs() &lt;&lt; &apos;\n&apos;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="1246">1246</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"*** Final schedule for "</q></td></tr>
<tr><th id="1247">1247</th><td>           <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs5beginEv" title='llvm::ScheduleDAGInstrs::begin' data-ref="_ZNK4llvm17ScheduleDAGInstrs5beginEv">begin</a>()<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" ***\n"</q>;</td></tr>
<tr><th id="1248">1248</th><td>    <a class="member" href="#_ZNK4llvm13ScheduleDAGMI12dumpScheduleEv" title='llvm::ScheduleDAGMI::dumpSchedule' data-ref="_ZNK4llvm13ScheduleDAGMI12dumpScheduleEv">dumpSchedule</a>();</td></tr>
<tr><th id="1249">1249</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="1250">1250</th><td>  });</td></tr>
<tr><th id="1251">1251</th><td>}</td></tr>
<tr><th id="1252">1252</th><td></td></tr>
<tr><th id="1253">1253</th><td><i class="doc">/// Build the DAG and setup three register pressure trackers.</i></td></tr>
<tr><th id="1254">1254</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive" title='llvm::ScheduleDAGMILive' data-ref="llvm::ScheduleDAGMILive">ScheduleDAGMILive</a>::<dfn class="decl def" id="_ZN4llvm17ScheduleDAGMILive23buildDAGWithRegPressureEv" title='llvm::ScheduleDAGMILive::buildDAGWithRegPressure' data-ref="_ZN4llvm17ScheduleDAGMILive23buildDAGWithRegPressureEv">buildDAGWithRegPressure</dfn>() {</td></tr>
<tr><th id="1255">1255</th><td>  <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::ShouldTrackPressure" title='llvm::ScheduleDAGMILive::ShouldTrackPressure' data-ref="llvm::ScheduleDAGMILive::ShouldTrackPressure">ShouldTrackPressure</a>) {</td></tr>
<tr><th id="1256">1256</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::RPTracker" title='llvm::ScheduleDAGMILive::RPTracker' data-ref="llvm::ScheduleDAGMILive::RPTracker">RPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker5resetEv" title='llvm::RegPressureTracker::reset' data-ref="_ZN4llvm18RegPressureTracker5resetEv">reset</a>();</td></tr>
<tr><th id="1257">1257</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::RegionCriticalPSets" title='llvm::ScheduleDAGMILive::RegionCriticalPSets' data-ref="llvm::ScheduleDAGMILive::RegionCriticalPSets">RegionCriticalPSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="1258">1258</th><td>    <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrs15buildSchedGraphEPNS_9AAResultsEPNS_18RegPressureTrackerEPNS_13PressureDiffsEPNS_13LiveIntervalsEb" title='llvm::ScheduleDAGInstrs::buildSchedGraph' data-ref="_ZN4llvm17ScheduleDAGInstrs15buildSchedGraphEPNS_9AAResultsEPNS_18RegPressureTrackerEPNS_13PressureDiffsEPNS_13LiveIntervalsEb">buildSchedGraph</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::AA" title='llvm::ScheduleDAGMI::AA' data-ref="llvm::ScheduleDAGMI::AA">AA</a>);</td></tr>
<tr><th id="1259">1259</th><td>    <b>return</b>;</td></tr>
<tr><th id="1260">1260</th><td>  }</td></tr>
<tr><th id="1261">1261</th><td></td></tr>
<tr><th id="1262">1262</th><td>  <i>// Initialize the register pressure tracker used by buildSchedGraph.</i></td></tr>
<tr><th id="1263">1263</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::RPTracker" title='llvm::ScheduleDAGMILive::RPTracker' data-ref="llvm::ScheduleDAGMILive::RPTracker">RPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker4initEPKNS_15MachineFunctionEPKNS_17RegisterClassInfoEPKNS_13LiveIntervalsEPKNS_17MachineBasicBlockENS_26MachineInstrBundl9302404" title='llvm::RegPressureTracker::init' data-ref="_ZN4llvm18RegPressureTracker4initEPKNS_15MachineFunctionEPKNS_17RegisterClassInfoEPKNS_13LiveIntervalsEPKNS_17MachineBasicBlockENS_26MachineInstrBundl9302404">init</a>(&amp;<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>, <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::RegClassInfo" title='llvm::ScheduleDAGMILive::RegClassInfo' data-ref="llvm::ScheduleDAGMILive::RegClassInfo">RegClassInfo</a>, <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>, <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE"></a><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::LiveRegionEnd" title='llvm::ScheduleDAGMILive::LiveRegionEnd' data-ref="llvm::ScheduleDAGMILive::LiveRegionEnd">LiveRegionEnd</a>,</td></tr>
<tr><th id="1264">1264</th><td>                 <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::ShouldTrackLaneMasks" title='llvm::ScheduleDAGMILive::ShouldTrackLaneMasks' data-ref="llvm::ScheduleDAGMILive::ShouldTrackLaneMasks">ShouldTrackLaneMasks</a>, <i>/*TrackUntiedDefs=*/</i><b>true</b>);</td></tr>
<tr><th id="1265">1265</th><td></td></tr>
<tr><th id="1266">1266</th><td>  <i>// Account for liveness generate by the region boundary.</i></td></tr>
<tr><th id="1267">1267</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::LiveRegionEnd" title='llvm::ScheduleDAGMILive::LiveRegionEnd' data-ref="llvm::ScheduleDAGMILive::LiveRegionEnd">LiveRegionEnd</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionEnd" title='llvm::ScheduleDAGInstrs::RegionEnd' data-ref="llvm::ScheduleDAGInstrs::RegionEnd">RegionEnd</a>)</td></tr>
<tr><th id="1268">1268</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::RPTracker" title='llvm::ScheduleDAGMILive::RPTracker' data-ref="llvm::ScheduleDAGMILive::RPTracker">RPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker6recedeEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE" title='llvm::RegPressureTracker::recede' data-ref="_ZN4llvm18RegPressureTracker6recedeEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE">recede</a>();</td></tr>
<tr><th id="1269">1269</th><td></td></tr>
<tr><th id="1270">1270</th><td>  <i>// Build the DAG, and compute current register pressure.</i></td></tr>
<tr><th id="1271">1271</th><td>  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrs15buildSchedGraphEPNS_9AAResultsEPNS_18RegPressureTrackerEPNS_13PressureDiffsEPNS_13LiveIntervalsEb" title='llvm::ScheduleDAGInstrs::buildSchedGraph' data-ref="_ZN4llvm17ScheduleDAGInstrs15buildSchedGraphEPNS_9AAResultsEPNS_18RegPressureTrackerEPNS_13PressureDiffsEPNS_13LiveIntervalsEb">buildSchedGraph</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::AA" title='llvm::ScheduleDAGMI::AA' data-ref="llvm::ScheduleDAGMI::AA">AA</a>, &amp;<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::RPTracker" title='llvm::ScheduleDAGMILive::RPTracker' data-ref="llvm::ScheduleDAGMILive::RPTracker">RPTracker</a>, &amp;<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::SUPressureDiffs" title='llvm::ScheduleDAGMILive::SUPressureDiffs' data-ref="llvm::ScheduleDAGMILive::SUPressureDiffs">SUPressureDiffs</a>, <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>, <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::ShouldTrackLaneMasks" title='llvm::ScheduleDAGMILive::ShouldTrackLaneMasks' data-ref="llvm::ScheduleDAGMILive::ShouldTrackLaneMasks">ShouldTrackLaneMasks</a>);</td></tr>
<tr><th id="1272">1272</th><td></td></tr>
<tr><th id="1273">1273</th><td>  <i>// Initialize top/bottom trackers after computing region pressure.</i></td></tr>
<tr><th id="1274">1274</th><td>  <a class="member" href="#_ZN4llvm17ScheduleDAGMILive15initRegPressureEv" title='llvm::ScheduleDAGMILive::initRegPressure' data-ref="_ZN4llvm17ScheduleDAGMILive15initRegPressureEv">initRegPressure</a>();</td></tr>
<tr><th id="1275">1275</th><td>}</td></tr>
<tr><th id="1276">1276</th><td></td></tr>
<tr><th id="1277">1277</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive" title='llvm::ScheduleDAGMILive' data-ref="llvm::ScheduleDAGMILive">ScheduleDAGMILive</a>::<dfn class="decl def" id="_ZN4llvm17ScheduleDAGMILive16computeDFSResultEv" title='llvm::ScheduleDAGMILive::computeDFSResult' data-ref="_ZN4llvm17ScheduleDAGMILive16computeDFSResultEv">computeDFSResult</dfn>() {</td></tr>
<tr><th id="1278">1278</th><td>  <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::DFSResult" title='llvm::ScheduleDAGMILive::DFSResult' data-ref="llvm::ScheduleDAGMILive::DFSResult">DFSResult</a>)</td></tr>
<tr><th id="1279">1279</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::DFSResult" title='llvm::ScheduleDAGMILive::DFSResult' data-ref="llvm::ScheduleDAGMILive::DFSResult">DFSResult</a> = <b>new</b> <a class="type" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult" title='llvm::SchedDFSResult' data-ref="llvm::SchedDFSResult">SchedDFSResult</a><a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#_ZN4llvm14SchedDFSResultC1Ebj" title='llvm::SchedDFSResult::SchedDFSResult' data-ref="_ZN4llvm14SchedDFSResultC1Ebj">(</a><i>/*BottomU*/</i><b>true</b>, <a class="tu ref" href="#MinSubtreeSize" title='MinSubtreeSize' data-use='r' data-ref="MinSubtreeSize">MinSubtreeSize</a>);</td></tr>
<tr><th id="1280">1280</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::DFSResult" title='llvm::ScheduleDAGMILive::DFSResult' data-ref="llvm::ScheduleDAGMILive::DFSResult">DFSResult</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#_ZN4llvm14SchedDFSResult5clearEv" title='llvm::SchedDFSResult::clear' data-ref="_ZN4llvm14SchedDFSResult5clearEv">clear</a>();</td></tr>
<tr><th id="1281">1281</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::ScheduledTrees" title='llvm::ScheduleDAGMILive::ScheduledTrees' data-ref="llvm::ScheduleDAGMILive::ScheduledTrees">ScheduledTrees</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5clearEv" title='llvm::BitVector::clear' data-ref="_ZN4llvm9BitVector5clearEv">clear</a>();</td></tr>
<tr><th id="1282">1282</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::DFSResult" title='llvm::ScheduleDAGMILive::DFSResult' data-ref="llvm::ScheduleDAGMILive::DFSResult">DFSResult</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#_ZN4llvm14SchedDFSResult6resizeEj" title='llvm::SchedDFSResult::resize' data-ref="_ZN4llvm14SchedDFSResult6resizeEj">resize</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>());</td></tr>
<tr><th id="1283">1283</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::DFSResult" title='llvm::ScheduleDAGMILive::DFSResult' data-ref="llvm::ScheduleDAGMILive::DFSResult">DFSResult</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#_ZN4llvm14SchedDFSResult7computeENS_8ArrayRefINS_5SUnitEEE" title='llvm::SchedDFSResult::compute' data-ref="_ZN4llvm14SchedDFSResult7computeENS_8ArrayRefINS_5SUnitEEE">compute</a>(<a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>);</td></tr>
<tr><th id="1284">1284</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::ScheduledTrees" title='llvm::ScheduleDAGMILive::ScheduledTrees' data-ref="llvm::ScheduleDAGMILive::ScheduledTrees">ScheduledTrees</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector6resizeEjb" title='llvm::BitVector::resize' data-ref="_ZN4llvm9BitVector6resizeEjb">resize</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::DFSResult" title='llvm::ScheduleDAGMILive::DFSResult' data-ref="llvm::ScheduleDAGMILive::DFSResult">DFSResult</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#_ZNK4llvm14SchedDFSResult14getNumSubtreesEv" title='llvm::SchedDFSResult::getNumSubtrees' data-ref="_ZNK4llvm14SchedDFSResult14getNumSubtreesEv">getNumSubtrees</a>());</td></tr>
<tr><th id="1285">1285</th><td>}</td></tr>
<tr><th id="1286">1286</th><td></td></tr>
<tr><th id="1287">1287</th><td><i class="doc">/// Compute the max cyclic critical path through the DAG. The scheduling DAG</i></td></tr>
<tr><th id="1288">1288</th><td><i class="doc">/// only provides the critical path for single block loops. To handle loops that</i></td></tr>
<tr><th id="1289">1289</th><td><i class="doc">/// span blocks, we could use the vreg path latencies provided by</i></td></tr>
<tr><th id="1290">1290</th><td><i class="doc">/// MachineTraceMetrics instead. However, MachineTraceMetrics is not currently</i></td></tr>
<tr><th id="1291">1291</th><td><i class="doc">/// available for use in the scheduler.</i></td></tr>
<tr><th id="1292">1292</th><td><i class="doc">///</i></td></tr>
<tr><th id="1293">1293</th><td><i class="doc">/// The cyclic path estimation identifies a def-use pair that crosses the back</i></td></tr>
<tr><th id="1294">1294</th><td><i class="doc">/// edge and considers the depth and height of the nodes. For example, consider</i></td></tr>
<tr><th id="1295">1295</th><td><i class="doc">/// the following instruction sequence where each instruction has unit latency</i></td></tr>
<tr><th id="1296">1296</th><td><i class="doc">/// and defines an epomymous virtual register:</i></td></tr>
<tr><th id="1297">1297</th><td><i class="doc">///</i></td></tr>
<tr><th id="1298">1298</th><td><i class="doc">/// a-&gt;b(a,c)-&gt;c(b)-&gt;d(c)-&gt;exit</i></td></tr>
<tr><th id="1299">1299</th><td><i class="doc">///</i></td></tr>
<tr><th id="1300">1300</th><td><i class="doc">/// The cyclic critical path is a two cycles: b-&gt;c-&gt;b</i></td></tr>
<tr><th id="1301">1301</th><td><i class="doc">/// The acyclic critical path is four cycles: a-&gt;b-&gt;c-&gt;d-&gt;exit</i></td></tr>
<tr><th id="1302">1302</th><td><i class="doc">/// LiveOutHeight = height(c) = len(c-&gt;d-&gt;exit) = 2</i></td></tr>
<tr><th id="1303">1303</th><td><i class="doc">/// LiveOutDepth = depth(c) + 1 = len(a-&gt;b-&gt;c) + 1 = 3</i></td></tr>
<tr><th id="1304">1304</th><td><i class="doc">/// LiveInHeight = height(b) + 1 = len(b-&gt;c-&gt;d-&gt;exit) + 1 = 4</i></td></tr>
<tr><th id="1305">1305</th><td><i class="doc">/// LiveInDepth = depth(b) = len(a-&gt;b) = 1</i></td></tr>
<tr><th id="1306">1306</th><td><i class="doc">///</i></td></tr>
<tr><th id="1307">1307</th><td><i class="doc">/// LiveOutDepth - LiveInDepth = 3 - 1 = 2</i></td></tr>
<tr><th id="1308">1308</th><td><i class="doc">/// LiveInHeight - LiveOutHeight = 4 - 2 = 2</i></td></tr>
<tr><th id="1309">1309</th><td><i class="doc">/// CyclicCriticalPath = min(2, 2) = 2</i></td></tr>
<tr><th id="1310">1310</th><td><i class="doc">///</i></td></tr>
<tr><th id="1311">1311</th><td><i class="doc">/// This could be relevant to PostRA scheduling, but is currently implemented</i></td></tr>
<tr><th id="1312">1312</th><td><i class="doc">/// assuming LiveIntervals.</i></td></tr>
<tr><th id="1313">1313</th><td><em>unsigned</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive" title='llvm::ScheduleDAGMILive' data-ref="llvm::ScheduleDAGMILive">ScheduleDAGMILive</a>::<dfn class="decl def" id="_ZN4llvm17ScheduleDAGMILive25computeCyclicCriticalPathEv" title='llvm::ScheduleDAGMILive::computeCyclicCriticalPath' data-ref="_ZN4llvm17ScheduleDAGMILive25computeCyclicCriticalPathEv">computeCyclicCriticalPath</dfn>() {</td></tr>
<tr><th id="1314">1314</th><td>  <i>// This only applies to single block loop.</i></td></tr>
<tr><th id="1315">1315</th><td>  <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_" title='llvm::MachineBasicBlock::isSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_">isSuccessor</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>))</td></tr>
<tr><th id="1316">1316</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1317">1317</th><td></td></tr>
<tr><th id="1318">1318</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="346MaxCyclicLatency" title='MaxCyclicLatency' data-type='unsigned int' data-ref="346MaxCyclicLatency">MaxCyclicLatency</dfn> = <var>0</var>;</td></tr>
<tr><th id="1319">1319</th><td>  <i>// Visit each live out vreg def to find def/use pairs that cross iterations.</i></td></tr>
<tr><th id="1320">1320</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a> &amp;<dfn class="local col7 decl" id="347P" title='P' data-type='const llvm::RegisterMaskPair &amp;' data-ref="347P">P</dfn> : <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::RPTracker" title='llvm::ScheduleDAGMILive::RPTracker' data-ref="llvm::ScheduleDAGMILive::RPTracker">RPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker11getPressureEv" title='llvm::RegPressureTracker::getPressure' data-ref="_ZN4llvm18RegPressureTracker11getPressureEv">getPressure</a>().<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::LiveOutRegs" title='llvm::RegisterPressure::LiveOutRegs' data-ref="llvm::RegisterPressure::LiveOutRegs">LiveOutRegs</a>) {</td></tr>
<tr><th id="1321">1321</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="348Reg" title='Reg' data-type='unsigned int' data-ref="348Reg">Reg</dfn> = <a class="local col7 ref" href="#347P" title='P' data-ref="347P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a>;</td></tr>
<tr><th id="1322">1322</th><td>    <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col8 ref" href="#348Reg" title='Reg' data-ref="348Reg">Reg</a>))</td></tr>
<tr><th id="1323">1323</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1324">1324</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col9 decl" id="349LI" title='LI' data-type='const llvm::LiveInterval &amp;' data-ref="349LI">LI</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col8 ref" href="#348Reg" title='Reg' data-ref="348Reg">Reg</a>);</td></tr>
<tr><th id="1325">1325</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col0 decl" id="350DefVNI" title='DefVNI' data-type='const llvm::VNInfo *' data-ref="350DefVNI">DefVNI</dfn> = <a class="local col9 ref" href="#349LI" title='LI' data-ref="349LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange15getVNInfoBeforeENS_9SlotIndexE" title='llvm::LiveRange::getVNInfoBefore' data-ref="_ZNK4llvm9LiveRange15getVNInfoBeforeENS_9SlotIndexE">getVNInfoBefore</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals12getMBBEndIdxEPKNS_17MachineBasicBlockE" title='llvm::LiveIntervals::getMBBEndIdx' data-ref="_ZNK4llvm13LiveIntervals12getMBBEndIdxEPKNS_17MachineBasicBlockE">getMBBEndIdx</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>));</td></tr>
<tr><th id="1326">1326</th><td>    <b>if</b> (!<a class="local col0 ref" href="#350DefVNI" title='DefVNI' data-ref="350DefVNI">DefVNI</a>)</td></tr>
<tr><th id="1327">1327</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1328">1328</th><td></td></tr>
<tr><th id="1329">1329</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="351DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="351DefMI">DefMI</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getInstructionFromIndex' data-ref="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#350DefVNI" title='DefVNI' data-ref="350DefVNI">DefVNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>);</td></tr>
<tr><th id="1330">1330</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="352DefSU" title='DefSU' data-type='const llvm::SUnit *' data-ref="352DefSU">DefSU</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE" title='llvm::ScheduleDAGInstrs::getSUnit' data-ref="_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE">getSUnit</a>(<a class="local col1 ref" href="#351DefMI" title='DefMI' data-ref="351DefMI">DefMI</a>);</td></tr>
<tr><th id="1331">1331</th><td>    <b>if</b> (!<a class="local col2 ref" href="#352DefSU" title='DefSU' data-ref="352DefSU">DefSU</a>)</td></tr>
<tr><th id="1332">1332</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1333">1333</th><td></td></tr>
<tr><th id="1334">1334</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="353LiveOutHeight" title='LiveOutHeight' data-type='unsigned int' data-ref="353LiveOutHeight">LiveOutHeight</dfn> = <a class="local col2 ref" href="#352DefSU" title='DefSU' data-ref="352DefSU">DefSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>();</td></tr>
<tr><th id="1335">1335</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="354LiveOutDepth" title='LiveOutDepth' data-type='unsigned int' data-ref="354LiveOutDepth">LiveOutDepth</dfn> = <a class="local col2 ref" href="#352DefSU" title='DefSU' data-ref="352DefSU">DefSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>() + <a class="local col2 ref" href="#352DefSU" title='DefSU' data-ref="352DefSU">DefSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Latency" title='llvm::SUnit::Latency' data-ref="llvm::SUnit::Latency">Latency</a>;</td></tr>
<tr><th id="1336">1336</th><td>    <i>// Visit all local users of the vreg def.</i></td></tr>
<tr><th id="1337">1337</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::VReg2SUnit" title='llvm::VReg2SUnit' data-ref="llvm::VReg2SUnit">VReg2SUnit</a> &amp;<dfn class="local col5 decl" id="355V2SU" title='V2SU' data-type='const llvm::VReg2SUnit &amp;' data-ref="355V2SU">V2SU</dfn></td></tr>
<tr><th id="1338">1338</th><td>         : <a class="ref" href="../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::VRegUses" title='llvm::ScheduleDAGMILive::VRegUses' data-ref="llvm::ScheduleDAGMILive::VRegUses">VRegUses</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet4findERKNT0_13argument_typeE" title='llvm::SparseMultiSet::find' data-ref="_ZN4llvm14SparseMultiSet4findERKNT0_13argument_typeE">find</a>(<a class="local col8 ref" href="#348Reg" title='Reg' data-ref="348Reg">Reg</a>), <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::VRegUses" title='llvm::ScheduleDAGMILive::VRegUses' data-ref="llvm::ScheduleDAGMILive::VRegUses">VRegUses</a>.<a class="ref" href="../../include/llvm/ADT/SparseMultiSet.h.html#_ZN4llvm14SparseMultiSet3endEv" title='llvm::SparseMultiSet::end' data-ref="_ZN4llvm14SparseMultiSet3endEv">end</a>())) {</td></tr>
<tr><th id="1339">1339</th><td>      <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="356SU" title='SU' data-type='llvm::SUnit *' data-ref="356SU">SU</dfn> = <a class="local col5 ref" href="#355V2SU" title='V2SU' data-ref="355V2SU">V2SU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::VReg2SUnit::SU" title='llvm::VReg2SUnit::SU' data-ref="llvm::VReg2SUnit::SU">SU</a>;</td></tr>
<tr><th id="1340">1340</th><td>      <b>if</b> (<a class="local col6 ref" href="#356SU" title='SU' data-ref="356SU">SU</a> == &amp;<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::ExitSU" title='llvm::ScheduleDAG::ExitSU' data-ref="llvm::ScheduleDAG::ExitSU">ExitSU</a>)</td></tr>
<tr><th id="1341">1341</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1342">1342</th><td></td></tr>
<tr><th id="1343">1343</th><td>      <i>// Only consider uses of the phi.</i></td></tr>
<tr><th id="1344">1344</th><td>      <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveQueryResult" title='llvm::LiveQueryResult' data-ref="llvm::LiveQueryResult">LiveQueryResult</a> <dfn class="local col7 decl" id="357LRQ" title='LRQ' data-type='llvm::LiveQueryResult' data-ref="357LRQ">LRQ</dfn> = <a class="local col9 ref" href="#349LI" title='LI' data-ref="349LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE" title='llvm::LiveRange::Query' data-ref="_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE">Query</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col6 ref" href="#356SU" title='SU' data-ref="356SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()));</td></tr>
<tr><th id="1345">1345</th><td>      <b>if</b> (!<a class="local col7 ref" href="#357LRQ" title='LRQ' data-ref="357LRQ">LRQ</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult7valueInEv" title='llvm::LiveQueryResult::valueIn' data-ref="_ZNK4llvm15LiveQueryResult7valueInEv">valueIn</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm6VNInfo8isPHIDefEv" title='llvm::VNInfo::isPHIDef' data-ref="_ZNK4llvm6VNInfo8isPHIDefEv">isPHIDef</a>())</td></tr>
<tr><th id="1346">1346</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1347">1347</th><td></td></tr>
<tr><th id="1348">1348</th><td>      <i>// Assume that a path spanning two iterations is a cycle, which could</i></td></tr>
<tr><th id="1349">1349</th><td><i>      // overestimate in strange cases. This allows cyclic latency to be</i></td></tr>
<tr><th id="1350">1350</th><td><i>      // estimated as the minimum slack of the vreg's depth or height.</i></td></tr>
<tr><th id="1351">1351</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="358CyclicLatency" title='CyclicLatency' data-type='unsigned int' data-ref="358CyclicLatency">CyclicLatency</dfn> = <var>0</var>;</td></tr>
<tr><th id="1352">1352</th><td>      <b>if</b> (<a class="local col4 ref" href="#354LiveOutDepth" title='LiveOutDepth' data-ref="354LiveOutDepth">LiveOutDepth</a> &gt; <a class="local col6 ref" href="#356SU" title='SU' data-ref="356SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>())</td></tr>
<tr><th id="1353">1353</th><td>        <a class="local col8 ref" href="#358CyclicLatency" title='CyclicLatency' data-ref="358CyclicLatency">CyclicLatency</a> = <a class="local col4 ref" href="#354LiveOutDepth" title='LiveOutDepth' data-ref="354LiveOutDepth">LiveOutDepth</a> - <a class="local col6 ref" href="#356SU" title='SU' data-ref="356SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>();</td></tr>
<tr><th id="1354">1354</th><td></td></tr>
<tr><th id="1355">1355</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="359LiveInHeight" title='LiveInHeight' data-type='unsigned int' data-ref="359LiveInHeight">LiveInHeight</dfn> = <a class="local col6 ref" href="#356SU" title='SU' data-ref="356SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>() + <a class="local col2 ref" href="#352DefSU" title='DefSU' data-ref="352DefSU">DefSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Latency" title='llvm::SUnit::Latency' data-ref="llvm::SUnit::Latency">Latency</a>;</td></tr>
<tr><th id="1356">1356</th><td>      <b>if</b> (<a class="local col9 ref" href="#359LiveInHeight" title='LiveInHeight' data-ref="359LiveInHeight">LiveInHeight</a> &gt; <a class="local col3 ref" href="#353LiveOutHeight" title='LiveOutHeight' data-ref="353LiveOutHeight">LiveOutHeight</a>) {</td></tr>
<tr><th id="1357">1357</th><td>        <b>if</b> (<a class="local col9 ref" href="#359LiveInHeight" title='LiveInHeight' data-ref="359LiveInHeight">LiveInHeight</a> - <a class="local col3 ref" href="#353LiveOutHeight" title='LiveOutHeight' data-ref="353LiveOutHeight">LiveOutHeight</a> &lt; <a class="local col8 ref" href="#358CyclicLatency" title='CyclicLatency' data-ref="358CyclicLatency">CyclicLatency</a>)</td></tr>
<tr><th id="1358">1358</th><td>          <a class="local col8 ref" href="#358CyclicLatency" title='CyclicLatency' data-ref="358CyclicLatency">CyclicLatency</a> = <a class="local col9 ref" href="#359LiveInHeight" title='LiveInHeight' data-ref="359LiveInHeight">LiveInHeight</a> - <a class="local col3 ref" href="#353LiveOutHeight" title='LiveOutHeight' data-ref="353LiveOutHeight">LiveOutHeight</a>;</td></tr>
<tr><th id="1359">1359</th><td>      } <b>else</b></td></tr>
<tr><th id="1360">1360</th><td>        <a class="local col8 ref" href="#358CyclicLatency" title='CyclicLatency' data-ref="358CyclicLatency">CyclicLatency</a> = <var>0</var>;</td></tr>
<tr><th id="1361">1361</th><td></td></tr>
<tr><th id="1362">1362</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Cyclic Path: SU(&quot; &lt;&lt; DefSU-&gt;NodeNum &lt;&lt; &quot;) -&gt; SU(&quot; &lt;&lt; SU-&gt;NodeNum &lt;&lt; &quot;) = &quot; &lt;&lt; CyclicLatency &lt;&lt; &quot;c\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Cyclic Path: SU("</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col2 ref" href="#352DefSU" title='DefSU' data-ref="352DefSU">DefSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") -&gt; SU("</q></td></tr>
<tr><th id="1363">1363</th><td>                        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col6 ref" href="#356SU" title='SU' data-ref="356SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") = "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col8 ref" href="#358CyclicLatency" title='CyclicLatency' data-ref="358CyclicLatency">CyclicLatency</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"c\n"</q>);</td></tr>
<tr><th id="1364">1364</th><td>      <b>if</b> (<a class="local col8 ref" href="#358CyclicLatency" title='CyclicLatency' data-ref="358CyclicLatency">CyclicLatency</a> &gt; <a class="local col6 ref" href="#346MaxCyclicLatency" title='MaxCyclicLatency' data-ref="346MaxCyclicLatency">MaxCyclicLatency</a>)</td></tr>
<tr><th id="1365">1365</th><td>        <a class="local col6 ref" href="#346MaxCyclicLatency" title='MaxCyclicLatency' data-ref="346MaxCyclicLatency">MaxCyclicLatency</a> = <a class="local col8 ref" href="#358CyclicLatency" title='CyclicLatency' data-ref="358CyclicLatency">CyclicLatency</a>;</td></tr>
<tr><th id="1366">1366</th><td>    }</td></tr>
<tr><th id="1367">1367</th><td>  }</td></tr>
<tr><th id="1368">1368</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Cyclic Critical Path: &quot; &lt;&lt; MaxCyclicLatency &lt;&lt; &quot;c\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Cyclic Critical Path: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col6 ref" href="#346MaxCyclicLatency" title='MaxCyclicLatency' data-ref="346MaxCyclicLatency">MaxCyclicLatency</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"c\n"</q>);</td></tr>
<tr><th id="1369">1369</th><td>  <b>return</b> <a class="local col6 ref" href="#346MaxCyclicLatency" title='MaxCyclicLatency' data-ref="346MaxCyclicLatency">MaxCyclicLatency</a>;</td></tr>
<tr><th id="1370">1370</th><td>}</td></tr>
<tr><th id="1371">1371</th><td></td></tr>
<tr><th id="1372">1372</th><td><i class="doc">/// Release ExitSU predecessors and setup scheduler queues. Re-position</i></td></tr>
<tr><th id="1373">1373</th><td><i class="doc">/// the Top RP tracker in case the region beginning has changed.</i></td></tr>
<tr><th id="1374">1374</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive" title='llvm::ScheduleDAGMILive' data-ref="llvm::ScheduleDAGMILive">ScheduleDAGMILive</a>::<dfn class="decl def" id="_ZN4llvm17ScheduleDAGMILive10initQueuesENS_8ArrayRefIPNS_5SUnitEEES4_" title='llvm::ScheduleDAGMILive::initQueues' data-ref="_ZN4llvm17ScheduleDAGMILive10initQueuesENS_8ArrayRefIPNS_5SUnitEEES4_">initQueues</dfn>(<a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; <dfn class="local col0 decl" id="360TopRoots" title='TopRoots' data-type='ArrayRef&lt;llvm::SUnit *&gt;' data-ref="360TopRoots">TopRoots</dfn>,</td></tr>
<tr><th id="1375">1375</th><td>                                   <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; <dfn class="local col1 decl" id="361BotRoots" title='BotRoots' data-type='ArrayRef&lt;llvm::SUnit *&gt;' data-ref="361BotRoots">BotRoots</dfn>) {</td></tr>
<tr><th id="1376">1376</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a>::<a class="member" href="#_ZN4llvm13ScheduleDAGMI10initQueuesENS_8ArrayRefIPNS_5SUnitEEES4_" title='llvm::ScheduleDAGMI::initQueues' data-ref="_ZN4llvm13ScheduleDAGMI10initQueuesENS_8ArrayRefIPNS_5SUnitEEES4_">initQueues</a>(<a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::SUnit *&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIPNS_5SUnitEEC1ERKS3_"></a><a class="local col0 ref" href="#360TopRoots" title='TopRoots' data-ref="360TopRoots">TopRoots</a>, <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::SUnit *&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIPNS_5SUnitEEC1ERKS3_"></a><a class="local col1 ref" href="#361BotRoots" title='BotRoots' data-ref="361BotRoots">BotRoots</a>);</td></tr>
<tr><th id="1377">1377</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::ShouldTrackPressure" title='llvm::ScheduleDAGMILive::ShouldTrackPressure' data-ref="llvm::ScheduleDAGMILive::ShouldTrackPressure">ShouldTrackPressure</a>) {</td></tr>
<tr><th id="1378">1378</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TopRPTracker.getPos() == RegionBegin &amp;&amp; &quot;bad initial Top tracker&quot;) ? void (0) : __assert_fail (&quot;TopRPTracker.getPos() == RegionBegin &amp;&amp; \&quot;bad initial Top tracker\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 1378, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::TopRPTracker" title='llvm::ScheduleDAGMILive::TopRPTracker' data-ref="llvm::ScheduleDAGMILive::TopRPTracker">TopRPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm18RegPressureTracker6getPosEv" title='llvm::RegPressureTracker::getPos' data-ref="_ZNK4llvm18RegPressureTracker6getPosEv">getPos</a>() <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE"></a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionBegin" title='llvm::ScheduleDAGInstrs::RegionBegin' data-ref="llvm::ScheduleDAGInstrs::RegionBegin">RegionBegin</a> &amp;&amp; <q>"bad initial Top tracker"</q>);</td></tr>
<tr><th id="1379">1379</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::TopRPTracker" title='llvm::ScheduleDAGMILive::TopRPTracker' data-ref="llvm::ScheduleDAGMILive::TopRPTracker">TopRPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker6setPosENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE" title='llvm::RegPressureTracker::setPos' data-ref="_ZN4llvm18RegPressureTracker6setPosENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE">setPos</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE"></a><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentTop" title='llvm::ScheduleDAGMI::CurrentTop' data-ref="llvm::ScheduleDAGMI::CurrentTop">CurrentTop</a>);</td></tr>
<tr><th id="1380">1380</th><td>  }</td></tr>
<tr><th id="1381">1381</th><td>}</td></tr>
<tr><th id="1382">1382</th><td></td></tr>
<tr><th id="1383">1383</th><td><i class="doc">/// Move an instruction and update register pressure.</i></td></tr>
<tr><th id="1384">1384</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive" title='llvm::ScheduleDAGMILive' data-ref="llvm::ScheduleDAGMILive">ScheduleDAGMILive</a>::<dfn class="decl def" id="_ZN4llvm17ScheduleDAGMILive10scheduleMIEPNS_5SUnitEb" title='llvm::ScheduleDAGMILive::scheduleMI' data-ref="_ZN4llvm17ScheduleDAGMILive10scheduleMIEPNS_5SUnitEb">scheduleMI</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="362SU" title='SU' data-type='llvm::SUnit *' data-ref="362SU">SU</dfn>, <em>bool</em> <dfn class="local col3 decl" id="363IsTopNode" title='IsTopNode' data-type='bool' data-ref="363IsTopNode">IsTopNode</dfn>) {</td></tr>
<tr><th id="1385">1385</th><td>  <i>// Move the instruction to its new location in the instruction stream.</i></td></tr>
<tr><th id="1386">1386</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="364MI" title='MI' data-type='llvm::MachineInstr *' data-ref="364MI">MI</dfn> = <a class="local col2 ref" href="#362SU" title='SU' data-ref="362SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="1387">1387</th><td></td></tr>
<tr><th id="1388">1388</th><td>  <b>if</b> (<a class="local col3 ref" href="#363IsTopNode" title='IsTopNode' data-ref="363IsTopNode">IsTopNode</a>) {</td></tr>
<tr><th id="1389">1389</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SU-&gt;isTopReady() &amp;&amp; &quot;node still has unscheduled dependencies&quot;) ? void (0) : __assert_fail (&quot;SU-&gt;isTopReady() &amp;&amp; \&quot;node still has unscheduled dependencies\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 1389, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#362SU" title='SU' data-ref="362SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit10isTopReadyEv" title='llvm::SUnit::isTopReady' data-ref="_ZNK4llvm5SUnit10isTopReadyEv">isTopReady</a>() &amp;&amp; <q>"node still has unscheduled dependencies"</q>);</td></tr>
<tr><th id="1390">1390</th><td>    <b>if</b> (&amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentTop" title='llvm::ScheduleDAGMI::CurrentTop' data-ref="llvm::ScheduleDAGMI::CurrentTop">CurrentTop</a> == <a class="local col4 ref" href="#364MI" title='MI' data-ref="364MI">MI</a>)</td></tr>
<tr><th id="1391">1391</th><td>      <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentTop" title='llvm::ScheduleDAGMI::CurrentTop' data-ref="llvm::ScheduleDAGMI::CurrentTop">CurrentTop</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="tu ref" href="#_ZL11nextIfDebugN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS0_IKS1_Lb0EEE" title='nextIfDebug' data-use='c' data-ref="_ZL11nextIfDebugN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS0_IKS1_Lb0EEE">nextIfDebug</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentTop" title='llvm::ScheduleDAGMI::CurrentTop' data-ref="llvm::ScheduleDAGMI::CurrentTop">CurrentTop</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE"></a><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentBottom" title='llvm::ScheduleDAGMI::CurrentBottom' data-ref="llvm::ScheduleDAGMI::CurrentBottom">CurrentBottom</a>);</td></tr>
<tr><th id="1392">1392</th><td>    <b>else</b> {</td></tr>
<tr><th id="1393">1393</th><td>      <a class="member" href="#_ZN4llvm13ScheduleDAGMI15moveInstructionEPNS_12MachineInstrENS_26MachineInstrBundleIteratorIS1_Lb0EEE" title='llvm::ScheduleDAGMI::moveInstruction' data-ref="_ZN4llvm13ScheduleDAGMI15moveInstructionEPNS_12MachineInstrENS_26MachineInstrBundleIteratorIS1_Lb0EEE">moveInstruction</a>(<a class="local col4 ref" href="#364MI" title='MI' data-ref="364MI">MI</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentTop" title='llvm::ScheduleDAGMI::CurrentTop' data-ref="llvm::ScheduleDAGMI::CurrentTop">CurrentTop</a>);</td></tr>
<tr><th id="1394">1394</th><td>      <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::TopRPTracker" title='llvm::ScheduleDAGMILive::TopRPTracker' data-ref="llvm::ScheduleDAGMILive::TopRPTracker">TopRPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker6setPosENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE" title='llvm::RegPressureTracker::setPos' data-ref="_ZN4llvm18RegPressureTracker6setPosENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE">setPos</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col4 ref" href="#364MI" title='MI' data-ref="364MI">MI</a>);</td></tr>
<tr><th id="1395">1395</th><td>    }</td></tr>
<tr><th id="1396">1396</th><td></td></tr>
<tr><th id="1397">1397</th><td>    <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::ShouldTrackPressure" title='llvm::ScheduleDAGMILive::ShouldTrackPressure' data-ref="llvm::ScheduleDAGMILive::ShouldTrackPressure">ShouldTrackPressure</a>) {</td></tr>
<tr><th id="1398">1398</th><td>      <i>// Update top scheduled pressure.</i></td></tr>
<tr><th id="1399">1399</th><td>      <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands" title='llvm::RegisterOperands' data-ref="llvm::RegisterOperands">RegisterOperands</a> <a class="ref fake" href="../../include/llvm/CodeGen/RegisterPressure.h.html#165" title='llvm::RegisterOperands::RegisterOperands' data-ref="_ZN4llvm16RegisterOperandsC1Ev"></a><dfn class="local col5 decl" id="365RegOpers" title='RegOpers' data-type='llvm::RegisterOperands' data-ref="365RegOpers">RegOpers</dfn>;</td></tr>
<tr><th id="1400">1400</th><td>      <a class="local col5 ref" href="#365RegOpers" title='RegOpers' data-ref="365RegOpers">RegOpers</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm16RegisterOperands7collectERKNS_12MachineInstrERKNS_18TargetRegisterInfoERKNS_19MachineRegisterInfoEbb" title='llvm::RegisterOperands::collect' data-ref="_ZN4llvm16RegisterOperands7collectERKNS_12MachineInstrERKNS_18TargetRegisterInfoERKNS_19MachineRegisterInfoEbb">collect</a>(*<a class="local col4 ref" href="#364MI" title='MI' data-ref="364MI">MI</a>, *<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>, <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>, <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::ShouldTrackLaneMasks" title='llvm::ScheduleDAGMILive::ShouldTrackLaneMasks' data-ref="llvm::ScheduleDAGMILive::ShouldTrackLaneMasks">ShouldTrackLaneMasks</a>, <b>false</b>);</td></tr>
<tr><th id="1401">1401</th><td>      <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::ShouldTrackLaneMasks" title='llvm::ScheduleDAGMILive::ShouldTrackLaneMasks' data-ref="llvm::ScheduleDAGMILive::ShouldTrackLaneMasks">ShouldTrackLaneMasks</a>) {</td></tr>
<tr><th id="1402">1402</th><td>        <i>// Adjust liveness and add missing dead+read-undef flags.</i></td></tr>
<tr><th id="1403">1403</th><td>        <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col6 decl" id="366SlotIdx" title='SlotIdx' data-type='llvm::SlotIndex' data-ref="366SlotIdx">SlotIdx</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col4 ref" href="#364MI" title='MI' data-ref="364MI">MI</a>).<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>();</td></tr>
<tr><th id="1404">1404</th><td>        <a class="local col5 ref" href="#365RegOpers" title='RegOpers' data-ref="365RegOpers">RegOpers</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm16RegisterOperands18adjustLaneLivenessERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoENS_9SlotIndexEPNS_12MachineInstrE" title='llvm::RegisterOperands::adjustLaneLiveness' data-ref="_ZN4llvm16RegisterOperands18adjustLaneLivenessERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoENS_9SlotIndexEPNS_12MachineInstrE">adjustLaneLiveness</a>(*<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>, <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col6 ref" href="#366SlotIdx" title='SlotIdx' data-ref="366SlotIdx">SlotIdx</a>, <a class="local col4 ref" href="#364MI" title='MI' data-ref="364MI">MI</a>);</td></tr>
<tr><th id="1405">1405</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1406">1406</th><td>        <i>// Adjust for missing dead-def flags.</i></td></tr>
<tr><th id="1407">1407</th><td>        <a class="local col5 ref" href="#365RegOpers" title='RegOpers' data-ref="365RegOpers">RegOpers</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm16RegisterOperands14detectDeadDefsERKNS_12MachineInstrERKNS_13LiveIntervalsE" title='llvm::RegisterOperands::detectDeadDefs' data-ref="_ZN4llvm16RegisterOperands14detectDeadDefsERKNS_12MachineInstrERKNS_13LiveIntervalsE">detectDeadDefs</a>(*<a class="local col4 ref" href="#364MI" title='MI' data-ref="364MI">MI</a>, *<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>);</td></tr>
<tr><th id="1408">1408</th><td>      }</td></tr>
<tr><th id="1409">1409</th><td></td></tr>
<tr><th id="1410">1410</th><td>      <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::TopRPTracker" title='llvm::ScheduleDAGMILive::TopRPTracker' data-ref="llvm::ScheduleDAGMILive::TopRPTracker">TopRPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker7advanceERKNS_16RegisterOperandsE" title='llvm::RegPressureTracker::advance' data-ref="_ZN4llvm18RegPressureTracker7advanceERKNS_16RegisterOperandsE">advance</a>(<a class="local col5 ref" href="#365RegOpers" title='RegOpers' data-ref="365RegOpers">RegOpers</a>);</td></tr>
<tr><th id="1411">1411</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TopRPTracker.getPos() == CurrentTop &amp;&amp; &quot;out of sync&quot;) ? void (0) : __assert_fail (&quot;TopRPTracker.getPos() == CurrentTop &amp;&amp; \&quot;out of sync\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 1411, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::TopRPTracker" title='llvm::ScheduleDAGMILive::TopRPTracker' data-ref="llvm::ScheduleDAGMILive::TopRPTracker">TopRPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm18RegPressureTracker6getPosEv" title='llvm::RegPressureTracker::getPos' data-ref="_ZNK4llvm18RegPressureTracker6getPosEv">getPos</a>() <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE"></a><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentTop" title='llvm::ScheduleDAGMI::CurrentTop' data-ref="llvm::ScheduleDAGMI::CurrentTop">CurrentTop</a> &amp;&amp; <q>"out of sync"</q>);</td></tr>
<tr><th id="1412">1412</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Top Pressure:\n&quot;; dumpRegSetPressure( TopRPTracker.getRegSetPressureAtPos(), TRI);; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Top Pressure:\n"</q>; <a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18dumpRegSetPressureENS_8ArrayRefIjEEPKNS_18TargetRegisterInfoE" title='llvm::dumpRegSetPressure' data-ref="_ZN4llvm18dumpRegSetPressureENS_8ArrayRefIjEEPKNS_18TargetRegisterInfoE">dumpRegSetPressure</a>(</td></tr>
<tr><th id="1413">1413</th><td>                     <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::TopRPTracker" title='llvm::ScheduleDAGMILive::TopRPTracker' data-ref="llvm::ScheduleDAGMILive::TopRPTracker">TopRPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm18RegPressureTracker22getRegSetPressureAtPosEv" title='llvm::RegPressureTracker::getRegSetPressureAtPos' data-ref="_ZNK4llvm18RegPressureTracker22getRegSetPressureAtPosEv">getRegSetPressureAtPos</a>(), <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>););</td></tr>
<tr><th id="1414">1414</th><td></td></tr>
<tr><th id="1415">1415</th><td>      <a class="member" href="#_ZN4llvm17ScheduleDAGMILive23updateScheduledPressureEPKNS_5SUnitERKSt6vectorIjSaIjEE" title='llvm::ScheduleDAGMILive::updateScheduledPressure' data-ref="_ZN4llvm17ScheduleDAGMILive23updateScheduledPressureEPKNS_5SUnitERKSt6vectorIjSaIjEE">updateScheduledPressure</a>(<a class="local col2 ref" href="#362SU" title='SU' data-ref="362SU">SU</a>, <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::TopRPTracker" title='llvm::ScheduleDAGMILive::TopRPTracker' data-ref="llvm::ScheduleDAGMILive::TopRPTracker">TopRPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker11getPressureEv" title='llvm::RegPressureTracker::getPressure' data-ref="_ZN4llvm18RegPressureTracker11getPressureEv">getPressure</a>().<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::MaxSetPressure" title='llvm::RegisterPressure::MaxSetPressure' data-ref="llvm::RegisterPressure::MaxSetPressure">MaxSetPressure</a>);</td></tr>
<tr><th id="1416">1416</th><td>    }</td></tr>
<tr><th id="1417">1417</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1418">1418</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SU-&gt;isBottomReady() &amp;&amp; &quot;node still has unscheduled dependencies&quot;) ? void (0) : __assert_fail (&quot;SU-&gt;isBottomReady() &amp;&amp; \&quot;node still has unscheduled dependencies\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 1418, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#362SU" title='SU' data-ref="362SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit13isBottomReadyEv" title='llvm::SUnit::isBottomReady' data-ref="_ZNK4llvm5SUnit13isBottomReadyEv">isBottomReady</a>() &amp;&amp; <q>"node still has unscheduled dependencies"</q>);</td></tr>
<tr><th id="1419">1419</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="367priorII" title='priorII' data-type='MachineBasicBlock::iterator' data-ref="367priorII">priorII</dfn> =</td></tr>
<tr><th id="1420">1420</th><td>      <a class="tu ref" href="#_ZL13priorNonDebugN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS0_IKS1_Lb0EEE" title='priorNonDebug' data-use='c' data-ref="_ZL13priorNonDebugN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS0_IKS1_Lb0EEE">priorNonDebug</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentBottom" title='llvm::ScheduleDAGMI::CurrentBottom' data-ref="llvm::ScheduleDAGMI::CurrentBottom">CurrentBottom</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE"></a><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentTop" title='llvm::ScheduleDAGMI::CurrentTop' data-ref="llvm::ScheduleDAGMI::CurrentTop">CurrentTop</a>);</td></tr>
<tr><th id="1421">1421</th><td>    <b>if</b> (&amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#367priorII" title='priorII' data-ref="367priorII">priorII</a> == <a class="local col4 ref" href="#364MI" title='MI' data-ref="364MI">MI</a>)</td></tr>
<tr><th id="1422">1422</th><td>      <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentBottom" title='llvm::ScheduleDAGMI::CurrentBottom' data-ref="llvm::ScheduleDAGMI::CurrentBottom">CurrentBottom</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col7 ref" href="#367priorII" title='priorII' data-ref="367priorII">priorII</a>;</td></tr>
<tr><th id="1423">1423</th><td>    <b>else</b> {</td></tr>
<tr><th id="1424">1424</th><td>      <b>if</b> (&amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentTop" title='llvm::ScheduleDAGMI::CurrentTop' data-ref="llvm::ScheduleDAGMI::CurrentTop">CurrentTop</a> == <a class="local col4 ref" href="#364MI" title='MI' data-ref="364MI">MI</a>) {</td></tr>
<tr><th id="1425">1425</th><td>        <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentTop" title='llvm::ScheduleDAGMI::CurrentTop' data-ref="llvm::ScheduleDAGMI::CurrentTop">CurrentTop</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="tu ref" href="#_ZL11nextIfDebugN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS0_IKS1_Lb0EEE" title='nextIfDebug' data-use='c' data-ref="_ZL11nextIfDebugN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS0_IKS1_Lb0EEE">nextIfDebug</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentTop" title='llvm::ScheduleDAGMI::CurrentTop' data-ref="llvm::ScheduleDAGMI::CurrentTop">CurrentTop</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE"></a><a class="local col7 ref" href="#367priorII" title='priorII' data-ref="367priorII">priorII</a>);</td></tr>
<tr><th id="1426">1426</th><td>        <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::TopRPTracker" title='llvm::ScheduleDAGMILive::TopRPTracker' data-ref="llvm::ScheduleDAGMILive::TopRPTracker">TopRPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker6setPosENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE" title='llvm::RegPressureTracker::setPos' data-ref="_ZN4llvm18RegPressureTracker6setPosENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE">setPos</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE"></a><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentTop" title='llvm::ScheduleDAGMI::CurrentTop' data-ref="llvm::ScheduleDAGMI::CurrentTop">CurrentTop</a>);</td></tr>
<tr><th id="1427">1427</th><td>      }</td></tr>
<tr><th id="1428">1428</th><td>      <a class="member" href="#_ZN4llvm13ScheduleDAGMI15moveInstructionEPNS_12MachineInstrENS_26MachineInstrBundleIteratorIS1_Lb0EEE" title='llvm::ScheduleDAGMI::moveInstruction' data-ref="_ZN4llvm13ScheduleDAGMI15moveInstructionEPNS_12MachineInstrENS_26MachineInstrBundleIteratorIS1_Lb0EEE">moveInstruction</a>(<a class="local col4 ref" href="#364MI" title='MI' data-ref="364MI">MI</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentBottom" title='llvm::ScheduleDAGMI::CurrentBottom' data-ref="llvm::ScheduleDAGMI::CurrentBottom">CurrentBottom</a>);</td></tr>
<tr><th id="1429">1429</th><td>      <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentBottom" title='llvm::ScheduleDAGMI::CurrentBottom' data-ref="llvm::ScheduleDAGMI::CurrentBottom">CurrentBottom</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col4 ref" href="#364MI" title='MI' data-ref="364MI">MI</a>;</td></tr>
<tr><th id="1430">1430</th><td>      <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::BotRPTracker" title='llvm::ScheduleDAGMILive::BotRPTracker' data-ref="llvm::ScheduleDAGMILive::BotRPTracker">BotRPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker6setPosENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE" title='llvm::RegPressureTracker::setPos' data-ref="_ZN4llvm18RegPressureTracker6setPosENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE">setPos</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE"></a><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentBottom" title='llvm::ScheduleDAGMI::CurrentBottom' data-ref="llvm::ScheduleDAGMI::CurrentBottom">CurrentBottom</a>);</td></tr>
<tr><th id="1431">1431</th><td>    }</td></tr>
<tr><th id="1432">1432</th><td>    <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::ShouldTrackPressure" title='llvm::ScheduleDAGMILive::ShouldTrackPressure' data-ref="llvm::ScheduleDAGMILive::ShouldTrackPressure">ShouldTrackPressure</a>) {</td></tr>
<tr><th id="1433">1433</th><td>      <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands" title='llvm::RegisterOperands' data-ref="llvm::RegisterOperands">RegisterOperands</a> <a class="ref fake" href="../../include/llvm/CodeGen/RegisterPressure.h.html#165" title='llvm::RegisterOperands::RegisterOperands' data-ref="_ZN4llvm16RegisterOperandsC1Ev"></a><dfn class="local col8 decl" id="368RegOpers" title='RegOpers' data-type='llvm::RegisterOperands' data-ref="368RegOpers">RegOpers</dfn>;</td></tr>
<tr><th id="1434">1434</th><td>      <a class="local col8 ref" href="#368RegOpers" title='RegOpers' data-ref="368RegOpers">RegOpers</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm16RegisterOperands7collectERKNS_12MachineInstrERKNS_18TargetRegisterInfoERKNS_19MachineRegisterInfoEbb" title='llvm::RegisterOperands::collect' data-ref="_ZN4llvm16RegisterOperands7collectERKNS_12MachineInstrERKNS_18TargetRegisterInfoERKNS_19MachineRegisterInfoEbb">collect</a>(*<a class="local col4 ref" href="#364MI" title='MI' data-ref="364MI">MI</a>, *<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>, <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>, <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::ShouldTrackLaneMasks" title='llvm::ScheduleDAGMILive::ShouldTrackLaneMasks' data-ref="llvm::ScheduleDAGMILive::ShouldTrackLaneMasks">ShouldTrackLaneMasks</a>, <b>false</b>);</td></tr>
<tr><th id="1435">1435</th><td>      <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::ShouldTrackLaneMasks" title='llvm::ScheduleDAGMILive::ShouldTrackLaneMasks' data-ref="llvm::ScheduleDAGMILive::ShouldTrackLaneMasks">ShouldTrackLaneMasks</a>) {</td></tr>
<tr><th id="1436">1436</th><td>        <i>// Adjust liveness and add missing dead+read-undef flags.</i></td></tr>
<tr><th id="1437">1437</th><td>        <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col9 decl" id="369SlotIdx" title='SlotIdx' data-type='llvm::SlotIndex' data-ref="369SlotIdx">SlotIdx</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col4 ref" href="#364MI" title='MI' data-ref="364MI">MI</a>).<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>();</td></tr>
<tr><th id="1438">1438</th><td>        <a class="local col8 ref" href="#368RegOpers" title='RegOpers' data-ref="368RegOpers">RegOpers</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm16RegisterOperands18adjustLaneLivenessERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoENS_9SlotIndexEPNS_12MachineInstrE" title='llvm::RegisterOperands::adjustLaneLiveness' data-ref="_ZN4llvm16RegisterOperands18adjustLaneLivenessERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoENS_9SlotIndexEPNS_12MachineInstrE">adjustLaneLiveness</a>(*<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>, <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col9 ref" href="#369SlotIdx" title='SlotIdx' data-ref="369SlotIdx">SlotIdx</a>, <a class="local col4 ref" href="#364MI" title='MI' data-ref="364MI">MI</a>);</td></tr>
<tr><th id="1439">1439</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1440">1440</th><td>        <i>// Adjust for missing dead-def flags.</i></td></tr>
<tr><th id="1441">1441</th><td>        <a class="local col8 ref" href="#368RegOpers" title='RegOpers' data-ref="368RegOpers">RegOpers</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm16RegisterOperands14detectDeadDefsERKNS_12MachineInstrERKNS_13LiveIntervalsE" title='llvm::RegisterOperands::detectDeadDefs' data-ref="_ZN4llvm16RegisterOperands14detectDeadDefsERKNS_12MachineInstrERKNS_13LiveIntervalsE">detectDeadDefs</a>(*<a class="local col4 ref" href="#364MI" title='MI' data-ref="364MI">MI</a>, *<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>);</td></tr>
<tr><th id="1442">1442</th><td>      }</td></tr>
<tr><th id="1443">1443</th><td></td></tr>
<tr><th id="1444">1444</th><td>      <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::BotRPTracker" title='llvm::ScheduleDAGMILive::BotRPTracker' data-ref="llvm::ScheduleDAGMILive::BotRPTracker">BotRPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm18RegPressureTracker6getPosEv" title='llvm::RegPressureTracker::getPos' data-ref="_ZNK4llvm18RegPressureTracker6getPosEv">getPos</a>() <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE"></a><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentBottom" title='llvm::ScheduleDAGMI::CurrentBottom' data-ref="llvm::ScheduleDAGMI::CurrentBottom">CurrentBottom</a>)</td></tr>
<tr><th id="1445">1445</th><td>        <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::BotRPTracker" title='llvm::ScheduleDAGMILive::BotRPTracker' data-ref="llvm::ScheduleDAGMILive::BotRPTracker">BotRPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker21recedeSkipDebugValuesEv" title='llvm::RegPressureTracker::recedeSkipDebugValues' data-ref="_ZN4llvm18RegPressureTracker21recedeSkipDebugValuesEv">recedeSkipDebugValues</a>();</td></tr>
<tr><th id="1446">1446</th><td>      <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a>, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="370LiveUses" title='LiveUses' data-type='SmallVector&lt;llvm::RegisterMaskPair, 8&gt;' data-ref="370LiveUses">LiveUses</dfn>;</td></tr>
<tr><th id="1447">1447</th><td>      <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::BotRPTracker" title='llvm::ScheduleDAGMILive::BotRPTracker' data-ref="llvm::ScheduleDAGMILive::BotRPTracker">BotRPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE" title='llvm::RegPressureTracker::recede' data-ref="_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE">recede</a>(<a class="local col8 ref" href="#368RegOpers" title='RegOpers' data-ref="368RegOpers">RegOpers</a>, &amp;<a class="local col0 ref" href="#370LiveUses" title='LiveUses' data-ref="370LiveUses">LiveUses</a>);</td></tr>
<tr><th id="1448">1448</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (BotRPTracker.getPos() == CurrentBottom &amp;&amp; &quot;out of sync&quot;) ? void (0) : __assert_fail (&quot;BotRPTracker.getPos() == CurrentBottom &amp;&amp; \&quot;out of sync\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 1448, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::BotRPTracker" title='llvm::ScheduleDAGMILive::BotRPTracker' data-ref="llvm::ScheduleDAGMILive::BotRPTracker">BotRPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm18RegPressureTracker6getPosEv" title='llvm::RegPressureTracker::getPos' data-ref="_ZNK4llvm18RegPressureTracker6getPosEv">getPos</a>() <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE"></a><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentBottom" title='llvm::ScheduleDAGMI::CurrentBottom' data-ref="llvm::ScheduleDAGMI::CurrentBottom">CurrentBottom</a> &amp;&amp; <q>"out of sync"</q>);</td></tr>
<tr><th id="1449">1449</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Bottom Pressure:\n&quot;; dumpRegSetPressure( BotRPTracker.getRegSetPressureAtPos(), TRI);; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Bottom Pressure:\n"</q>; <a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18dumpRegSetPressureENS_8ArrayRefIjEEPKNS_18TargetRegisterInfoE" title='llvm::dumpRegSetPressure' data-ref="_ZN4llvm18dumpRegSetPressureENS_8ArrayRefIjEEPKNS_18TargetRegisterInfoE">dumpRegSetPressure</a>(</td></tr>
<tr><th id="1450">1450</th><td>                     <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::BotRPTracker" title='llvm::ScheduleDAGMILive::BotRPTracker' data-ref="llvm::ScheduleDAGMILive::BotRPTracker">BotRPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm18RegPressureTracker22getRegSetPressureAtPosEv" title='llvm::RegPressureTracker::getRegSetPressureAtPos' data-ref="_ZNK4llvm18RegPressureTracker22getRegSetPressureAtPosEv">getRegSetPressureAtPos</a>(), <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>););</td></tr>
<tr><th id="1451">1451</th><td></td></tr>
<tr><th id="1452">1452</th><td>      <a class="member" href="#_ZN4llvm17ScheduleDAGMILive23updateScheduledPressureEPKNS_5SUnitERKSt6vectorIjSaIjEE" title='llvm::ScheduleDAGMILive::updateScheduledPressure' data-ref="_ZN4llvm17ScheduleDAGMILive23updateScheduledPressureEPKNS_5SUnitERKSt6vectorIjSaIjEE">updateScheduledPressure</a>(<a class="local col2 ref" href="#362SU" title='SU' data-ref="362SU">SU</a>, <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::BotRPTracker" title='llvm::ScheduleDAGMILive::BotRPTracker' data-ref="llvm::ScheduleDAGMILive::BotRPTracker">BotRPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker11getPressureEv" title='llvm::RegPressureTracker::getPressure' data-ref="_ZN4llvm18RegPressureTracker11getPressureEv">getPressure</a>().<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::MaxSetPressure" title='llvm::RegisterPressure::MaxSetPressure' data-ref="llvm::RegisterPressure::MaxSetPressure">MaxSetPressure</a>);</td></tr>
<tr><th id="1453">1453</th><td>      <a class="member" href="#_ZN4llvm17ScheduleDAGMILive19updatePressureDiffsENS_8ArrayRefINS_16RegisterMaskPairEEE" title='llvm::ScheduleDAGMILive::updatePressureDiffs' data-ref="_ZN4llvm17ScheduleDAGMILive19updatePressureDiffsENS_8ArrayRefINS_16RegisterMaskPairEEE">updatePressureDiffs</a>(<a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col0 ref" href="#370LiveUses" title='LiveUses' data-ref="370LiveUses">LiveUses</a>);</td></tr>
<tr><th id="1454">1454</th><td>    }</td></tr>
<tr><th id="1455">1455</th><td>  }</td></tr>
<tr><th id="1456">1456</th><td>}</td></tr>
<tr><th id="1457">1457</th><td></td></tr>
<tr><th id="1458">1458</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1459">1459</th><td><i>// BaseMemOpClusterMutation - DAG post-processing to cluster loads or stores.</i></td></tr>
<tr><th id="1460">1460</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1461">1461</th><td></td></tr>
<tr><th id="1462">1462</th><td><b>namespace</b> {</td></tr>
<tr><th id="1463">1463</th><td></td></tr>
<tr><th id="1464">1464</th><td><i class="doc" data-doc="(anonymousnamespace)::BaseMemOpClusterMutation">/// Post-process the DAG to create cluster edges between neighboring</i></td></tr>
<tr><th id="1465">1465</th><td><i class="doc" data-doc="(anonymousnamespace)::BaseMemOpClusterMutation">/// loads or between neighboring stores.</i></td></tr>
<tr><th id="1466">1466</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::BaseMemOpClusterMutation" title='(anonymous namespace)::BaseMemOpClusterMutation' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation">BaseMemOpClusterMutation</dfn> : <b>public</b> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGMutation.h.html#llvm::ScheduleDAGMutation" title='llvm::ScheduleDAGMutation' data-ref="llvm::ScheduleDAGMutation">ScheduleDAGMutation</a> {</td></tr>
<tr><th id="1467">1467</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo" title='(anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo">MemOpInfo</dfn> {</td></tr>
<tr><th id="1468">1468</th><td>    <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="tu decl" id="(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::SU" title='(anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo::SU' data-type='llvm::SUnit *' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::SU">SU</dfn>;</td></tr>
<tr><th id="1469">1469</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="tu decl" id="(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp" title='(anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp' data-type='const llvm::MachineOperand *' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp">BaseOp</dfn>;</td></tr>
<tr><th id="1470">1470</th><td>    <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="tu decl" id="(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::Offset" title='(anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo::Offset' data-type='int64_t' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::Offset">Offset</dfn>;</td></tr>
<tr><th id="1471">1471</th><td></td></tr>
<tr><th id="1472">1472</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_124BaseMemOpClusterMutation9MemOpInfoC1EPN4llvm5SUnitEPKNS2_14MachineOperandEl" title='(anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo::MemOpInfo' data-type='void (anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo::MemOpInfo(llvm::SUnit * su, const llvm::MachineOperand * Op, int64_t ofs)' data-ref="_ZN12_GLOBAL__N_124BaseMemOpClusterMutation9MemOpInfoC1EPN4llvm5SUnitEPKNS2_14MachineOperandEl">MemOpInfo</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="371su" title='su' data-type='llvm::SUnit *' data-ref="371su">su</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col2 decl" id="372Op" title='Op' data-type='const llvm::MachineOperand *' data-ref="372Op">Op</dfn>, <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col3 decl" id="373ofs" title='ofs' data-type='int64_t' data-ref="373ofs">ofs</dfn>)</td></tr>
<tr><th id="1473">1473</th><td>        : <a class="tu member" href="#(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::SU" title='(anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo::SU' data-use='w' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::SU">SU</a>(<a class="local col1 ref" href="#371su" title='su' data-ref="371su">su</a>), <a class="tu member" href="#(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp" title='(anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp' data-use='w' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp">BaseOp</a>(<a class="local col2 ref" href="#372Op" title='Op' data-ref="372Op">Op</a>), <a class="tu member" href="#(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::Offset" title='(anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo::Offset' data-use='w' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::Offset">Offset</a>(<a class="local col3 ref" href="#373ofs" title='ofs' data-ref="373ofs">ofs</a>) {}</td></tr>
<tr><th id="1474">1474</th><td></td></tr>
<tr><th id="1475">1475</th><td>    <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_124BaseMemOpClusterMutation9MemOpInfoltERKS1_" title='(anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo::operator&lt;' data-type='bool (anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo::operator&lt;(const (anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo &amp; RHS) const' data-ref="_ZNK12_GLOBAL__N_124BaseMemOpClusterMutation9MemOpInfoltERKS1_"><b>operator</b>&lt;</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo" title='(anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo">MemOpInfo</a> &amp;<dfn class="local col4 decl" id="374RHS" title='RHS' data-type='const (anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo &amp;' data-ref="374RHS">RHS</dfn>) <em>const</em> {</td></tr>
<tr><th id="1476">1476</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp" title='(anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp' data-use='r' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp">BaseOp</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv">getType</a>() != <a class="local col4 ref" href="#374RHS" title='RHS' data-ref="374RHS">RHS</a>.<a class="tu member" href="#(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp" title='(anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp' data-use='r' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp">BaseOp</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv">getType</a>())</td></tr>
<tr><th id="1477">1477</th><td>        <b>return</b> <a class="tu member" href="#(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp" title='(anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp' data-use='r' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp">BaseOp</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv">getType</a>() &lt; <a class="local col4 ref" href="#374RHS" title='RHS' data-ref="374RHS">RHS</a>.<a class="tu member" href="#(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp" title='(anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp' data-use='r' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp">BaseOp</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv">getType</a>();</td></tr>
<tr><th id="1478">1478</th><td></td></tr>
<tr><th id="1479">1479</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp" title='(anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp' data-use='r' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp">BaseOp</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="1480">1480</th><td>        <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/tuple.html#_ZSt10make_tupleDpOT_" title='std::make_tuple' data-ref="_ZSt10make_tupleDpOT_">make_tuple</a>(<a class="tu member" href="#(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp" title='(anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp' data-use='r' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp">BaseOp</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="tu member" href="#(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::Offset" title='(anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo::Offset' data-use='r' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::Offset">Offset</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::SU" title='(anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo::SU' data-use='r' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a></span>) <a class="ref" href="../../../../include/c++/7/tuple.html#_ZStltRKSt5tupleIJDpT_EERKS_IJDpT0_EE" title='std::operator&lt;' data-ref="_ZStltRKSt5tupleIJDpT_EERKS_IJDpT0_EE">&lt;</a></td></tr>
<tr><th id="1481">1481</th><td>               <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/tuple.html#_ZSt10make_tupleDpOT_" title='std::make_tuple' data-ref="_ZSt10make_tupleDpOT_">make_tuple</a>(<a class="local col4 ref" href="#374RHS" title='RHS' data-ref="374RHS">RHS</a>.<a class="tu member" href="#(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp" title='(anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp' data-use='r' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp">BaseOp</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col4 ref" href="#374RHS" title='RHS' data-ref="374RHS">RHS</a>.<a class="tu member" href="#(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::Offset" title='(anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo::Offset' data-use='r' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::Offset">Offset</a>,</td></tr>
<tr><th id="1482">1482</th><td>                               <span class='refarg'><a class="local col4 ref" href="#374RHS" title='RHS' data-ref="374RHS">RHS</a>.<a class="tu member" href="#(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::SU" title='(anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo::SU' data-use='r' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a></span>);</td></tr>
<tr><th id="1483">1483</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp" title='(anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp' data-use='r' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp">BaseOp</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>()) {</td></tr>
<tr><th id="1484">1484</th><td>        <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="375MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="375MF">MF</dfn> =</td></tr>
<tr><th id="1485">1485</th><td>            *<a class="tu member" href="#(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp" title='(anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp' data-use='r' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp">BaseOp</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1486">1486</th><td>        <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetFrameLowering" title='llvm::TargetFrameLowering' data-ref="llvm::TargetFrameLowering">TargetFrameLowering</a> &amp;<dfn class="local col6 decl" id="376TFI" title='TFI' data-type='const llvm::TargetFrameLowering &amp;' data-ref="376TFI">TFI</dfn> = *<a class="local col5 ref" href="#375MF" title='MF' data-ref="375MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo16getFrameLoweringEv" title='llvm::TargetSubtargetInfo::getFrameLowering' data-ref="_ZNK4llvm19TargetSubtargetInfo16getFrameLoweringEv">getFrameLowering</a>();</td></tr>
<tr><th id="1487">1487</th><td>        <em>bool</em> <dfn class="local col7 decl" id="377StackGrowsDown" title='StackGrowsDown' data-type='bool' data-ref="377StackGrowsDown">StackGrowsDown</dfn> = <a class="local col6 ref" href="#376TFI" title='TFI' data-ref="376TFI">TFI</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering23getStackGrowthDirectionEv" title='llvm::TargetFrameLowering::getStackGrowthDirection' data-ref="_ZNK4llvm19TargetFrameLowering23getStackGrowthDirectionEv">getStackGrowthDirection</a>() ==</td></tr>
<tr><th id="1488">1488</th><td>                              <a class="type" href="../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetFrameLowering" title='llvm::TargetFrameLowering' data-ref="llvm::TargetFrameLowering">TargetFrameLowering</a>::<a class="enum" href="../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetFrameLowering::StackDirection::StackGrowsDown" title='llvm::TargetFrameLowering::StackDirection::StackGrowsDown' data-ref="llvm::TargetFrameLowering::StackDirection::StackGrowsDown">StackGrowsDown</a>;</td></tr>
<tr><th id="1489">1489</th><td>        <i>// Can't use tuple comparison here since we might need to use a</i></td></tr>
<tr><th id="1490">1490</th><td><i>        // different order when the stack grows down.</i></td></tr>
<tr><th id="1491">1491</th><td>        <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp" title='(anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp' data-use='r' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp">BaseOp</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>() != <a class="local col4 ref" href="#374RHS" title='RHS' data-ref="374RHS">RHS</a>.<a class="tu member" href="#(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp" title='(anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp' data-use='r' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp">BaseOp</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>())</td></tr>
<tr><th id="1492">1492</th><td>          <b>return</b> <a class="local col7 ref" href="#377StackGrowsDown" title='StackGrowsDown' data-ref="377StackGrowsDown">StackGrowsDown</a> ? <a class="tu member" href="#(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp" title='(anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp' data-use='r' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp">BaseOp</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>() &gt; <a class="local col4 ref" href="#374RHS" title='RHS' data-ref="374RHS">RHS</a>.<a class="tu member" href="#(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp" title='(anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp' data-use='r' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp">BaseOp</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>()</td></tr>
<tr><th id="1493">1493</th><td>                                : <a class="tu member" href="#(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp" title='(anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp' data-use='r' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp">BaseOp</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>() &lt; <a class="local col4 ref" href="#374RHS" title='RHS' data-ref="374RHS">RHS</a>.<a class="tu member" href="#(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp" title='(anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp' data-use='r' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp">BaseOp</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="1494">1494</th><td></td></tr>
<tr><th id="1495">1495</th><td>        <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::Offset" title='(anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo::Offset' data-use='r' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::Offset">Offset</a> != <a class="local col4 ref" href="#374RHS" title='RHS' data-ref="374RHS">RHS</a>.<a class="tu member" href="#(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::Offset" title='(anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo::Offset' data-use='r' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::Offset">Offset</a>)</td></tr>
<tr><th id="1496">1496</th><td>          <b>return</b> <a class="local col7 ref" href="#377StackGrowsDown" title='StackGrowsDown' data-ref="377StackGrowsDown">StackGrowsDown</a> ? <a class="tu member" href="#(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::Offset" title='(anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo::Offset' data-use='r' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::Offset">Offset</a> &gt; <a class="local col4 ref" href="#374RHS" title='RHS' data-ref="374RHS">RHS</a>.<a class="tu member" href="#(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::Offset" title='(anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo::Offset' data-use='r' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::Offset">Offset</a> : <a class="tu member" href="#(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::Offset" title='(anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo::Offset' data-use='r' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::Offset">Offset</a> &lt; <a class="local col4 ref" href="#374RHS" title='RHS' data-ref="374RHS">RHS</a>.<a class="tu member" href="#(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::Offset" title='(anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo::Offset' data-use='r' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::Offset">Offset</a>;</td></tr>
<tr><th id="1497">1497</th><td></td></tr>
<tr><th id="1498">1498</th><td>        <b>return</b> <a class="tu member" href="#(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::SU" title='(anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo::SU' data-use='r' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> &lt; <a class="local col4 ref" href="#374RHS" title='RHS' data-ref="374RHS">RHS</a>.<a class="tu member" href="#(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::SU" title='(anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo::SU' data-use='r' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>;</td></tr>
<tr><th id="1499">1499</th><td>      }</td></tr>
<tr><th id="1500">1500</th><td></td></tr>
<tr><th id="1501">1501</th><td>      <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;MemOpClusterMutation only supports register or frame &quot; &quot;index bases.&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 1502)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"MemOpClusterMutation only supports register or frame "</q></td></tr>
<tr><th id="1502">1502</th><td>                       <q>"index bases."</q>);</td></tr>
<tr><th id="1503">1503</th><td>    }</td></tr>
<tr><th id="1504">1504</th><td>  };</td></tr>
<tr><th id="1505">1505</th><td></td></tr>
<tr><th id="1506">1506</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::BaseMemOpClusterMutation::TII" title='(anonymous namespace)::BaseMemOpClusterMutation::TII' data-type='const llvm::TargetInstrInfo *' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::TII">TII</dfn>;</td></tr>
<tr><th id="1507">1507</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::BaseMemOpClusterMutation::TRI" title='(anonymous namespace)::BaseMemOpClusterMutation::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::TRI">TRI</dfn>;</td></tr>
<tr><th id="1508">1508</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::BaseMemOpClusterMutation::IsLoad" title='(anonymous namespace)::BaseMemOpClusterMutation::IsLoad' data-type='bool' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::IsLoad">IsLoad</dfn>;</td></tr>
<tr><th id="1509">1509</th><td></td></tr>
<tr><th id="1510">1510</th><td><b>public</b>:</td></tr>
<tr><th id="1511">1511</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_124BaseMemOpClusterMutationC1EPKN4llvm15TargetInstrInfoEPKNS1_18TargetRegisterInfoEb" title='(anonymous namespace)::BaseMemOpClusterMutation::BaseMemOpClusterMutation' data-type='void (anonymous namespace)::BaseMemOpClusterMutation::BaseMemOpClusterMutation(const llvm::TargetInstrInfo * tii, const llvm::TargetRegisterInfo * tri, bool IsLoad)' data-ref="_ZN12_GLOBAL__N_124BaseMemOpClusterMutationC1EPKN4llvm15TargetInstrInfoEPKNS1_18TargetRegisterInfoEb">BaseMemOpClusterMutation</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col8 decl" id="378tii" title='tii' data-type='const llvm::TargetInstrInfo *' data-ref="378tii">tii</dfn>,</td></tr>
<tr><th id="1512">1512</th><td>                           <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col9 decl" id="379tri" title='tri' data-type='const llvm::TargetRegisterInfo *' data-ref="379tri">tri</dfn>, <em>bool</em> <dfn class="local col0 decl" id="380IsLoad" title='IsLoad' data-type='bool' data-ref="380IsLoad">IsLoad</dfn>)</td></tr>
<tr><th id="1513">1513</th><td>      : <a class="tu member" href="#(anonymousnamespace)::BaseMemOpClusterMutation::TII" title='(anonymous namespace)::BaseMemOpClusterMutation::TII' data-use='w' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::TII">TII</a>(<a class="local col8 ref" href="#378tii" title='tii' data-ref="378tii">tii</a>), <a class="tu member" href="#(anonymousnamespace)::BaseMemOpClusterMutation::TRI" title='(anonymous namespace)::BaseMemOpClusterMutation::TRI' data-use='w' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::TRI">TRI</a>(<a class="local col9 ref" href="#379tri" title='tri' data-ref="379tri">tri</a>), <a class="tu member" href="#(anonymousnamespace)::BaseMemOpClusterMutation::IsLoad" title='(anonymous namespace)::BaseMemOpClusterMutation::IsLoad' data-use='w' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::IsLoad">IsLoad</a>(<a class="local col0 ref" href="#380IsLoad" title='IsLoad' data-ref="380IsLoad">IsLoad</a>) {}</td></tr>
<tr><th id="1514">1514</th><td></td></tr>
<tr><th id="1515">1515</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_124BaseMemOpClusterMutation5applyEPN4llvm17ScheduleDAGInstrsE" title='(anonymous namespace)::BaseMemOpClusterMutation::apply' data-type='void (anonymous namespace)::BaseMemOpClusterMutation::apply(llvm::ScheduleDAGInstrs * DAGInstrs)' data-ref="_ZN12_GLOBAL__N_124BaseMemOpClusterMutation5applyEPN4llvm17ScheduleDAGInstrsE">apply</a>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> *<dfn class="local col1 decl" id="381DAGInstrs" title='DAGInstrs' data-type='llvm::ScheduleDAGInstrs *' data-ref="381DAGInstrs">DAGInstrs</dfn>) override;</td></tr>
<tr><th id="1516">1516</th><td></td></tr>
<tr><th id="1517">1517</th><td><b>protected</b>:</td></tr>
<tr><th id="1518">1518</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_124BaseMemOpClusterMutation24clusterNeighboringMemOpsEN4llvm8ArrayRefIPNS1_5SUnitEEEPNS1_17ScheduleDAGInstrsE" title='(anonymous namespace)::BaseMemOpClusterMutation::clusterNeighboringMemOps' data-type='void (anonymous namespace)::BaseMemOpClusterMutation::clusterNeighboringMemOps(ArrayRef&lt;llvm::SUnit *&gt; MemOps, llvm::ScheduleDAGInstrs * DAG)' data-ref="_ZN12_GLOBAL__N_124BaseMemOpClusterMutation24clusterNeighboringMemOpsEN4llvm8ArrayRefIPNS1_5SUnitEEEPNS1_17ScheduleDAGInstrsE">clusterNeighboringMemOps</a>(<a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; <dfn class="local col2 decl" id="382MemOps" title='MemOps' data-type='ArrayRef&lt;llvm::SUnit *&gt;' data-ref="382MemOps">MemOps</dfn>, <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> *<dfn class="local col3 decl" id="383DAG" title='DAG' data-type='llvm::ScheduleDAGInstrs *' data-ref="383DAG">DAG</dfn>);</td></tr>
<tr><th id="1519">1519</th><td>};</td></tr>
<tr><th id="1520">1520</th><td></td></tr>
<tr><th id="1521">1521</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::StoreClusterMutation" title='(anonymous namespace)::StoreClusterMutation' data-ref="(anonymousnamespace)::StoreClusterMutation">StoreClusterMutation</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::BaseMemOpClusterMutation" title='(anonymous namespace)::BaseMemOpClusterMutation' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation">BaseMemOpClusterMutation</a> {</td></tr>
<tr><th id="1522">1522</th><td><b>public</b>:</td></tr>
<tr><th id="1523">1523</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_120StoreClusterMutationC1EPKN4llvm15TargetInstrInfoEPKNS1_18TargetRegisterInfoE" title='(anonymous namespace)::StoreClusterMutation::StoreClusterMutation' data-type='void (anonymous namespace)::StoreClusterMutation::StoreClusterMutation(const llvm::TargetInstrInfo * tii, const llvm::TargetRegisterInfo * tri)' data-ref="_ZN12_GLOBAL__N_120StoreClusterMutationC1EPKN4llvm15TargetInstrInfoEPKNS1_18TargetRegisterInfoE">StoreClusterMutation</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col4 decl" id="384tii" title='tii' data-type='const llvm::TargetInstrInfo *' data-ref="384tii">tii</dfn>,</td></tr>
<tr><th id="1524">1524</th><td>                       <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col5 decl" id="385tri" title='tri' data-type='const llvm::TargetRegisterInfo *' data-ref="385tri">tri</dfn>)</td></tr>
<tr><th id="1525">1525</th><td>      : <a class="tu type" href="#(anonymousnamespace)::BaseMemOpClusterMutation" title='(anonymous namespace)::BaseMemOpClusterMutation' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation">BaseMemOpClusterMutation</a><a class="tu ref" href="#_ZN12_GLOBAL__N_124BaseMemOpClusterMutationC1EPKN4llvm15TargetInstrInfoEPKNS1_18TargetRegisterInfoEb" title='(anonymous namespace)::BaseMemOpClusterMutation::BaseMemOpClusterMutation' data-use='c' data-ref="_ZN12_GLOBAL__N_124BaseMemOpClusterMutationC1EPKN4llvm15TargetInstrInfoEPKNS1_18TargetRegisterInfoEb">(</a><a class="local col4 ref" href="#384tii" title='tii' data-ref="384tii">tii</a>, <a class="local col5 ref" href="#385tri" title='tri' data-ref="385tri">tri</a>, <b>false</b>) {}</td></tr>
<tr><th id="1526">1526</th><td>};</td></tr>
<tr><th id="1527">1527</th><td></td></tr>
<tr><th id="1528">1528</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::LoadClusterMutation" title='(anonymous namespace)::LoadClusterMutation' data-ref="(anonymousnamespace)::LoadClusterMutation">LoadClusterMutation</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::BaseMemOpClusterMutation" title='(anonymous namespace)::BaseMemOpClusterMutation' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation">BaseMemOpClusterMutation</a> {</td></tr>
<tr><th id="1529">1529</th><td><b>public</b>:</td></tr>
<tr><th id="1530">1530</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119LoadClusterMutationC1EPKN4llvm15TargetInstrInfoEPKNS1_18TargetRegisterInfoE" title='(anonymous namespace)::LoadClusterMutation::LoadClusterMutation' data-type='void (anonymous namespace)::LoadClusterMutation::LoadClusterMutation(const llvm::TargetInstrInfo * tii, const llvm::TargetRegisterInfo * tri)' data-ref="_ZN12_GLOBAL__N_119LoadClusterMutationC1EPKN4llvm15TargetInstrInfoEPKNS1_18TargetRegisterInfoE">LoadClusterMutation</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col6 decl" id="386tii" title='tii' data-type='const llvm::TargetInstrInfo *' data-ref="386tii">tii</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col7 decl" id="387tri" title='tri' data-type='const llvm::TargetRegisterInfo *' data-ref="387tri">tri</dfn>)</td></tr>
<tr><th id="1531">1531</th><td>      : <a class="tu type" href="#(anonymousnamespace)::BaseMemOpClusterMutation" title='(anonymous namespace)::BaseMemOpClusterMutation' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation">BaseMemOpClusterMutation</a><a class="tu ref" href="#_ZN12_GLOBAL__N_124BaseMemOpClusterMutationC1EPKN4llvm15TargetInstrInfoEPKNS1_18TargetRegisterInfoEb" title='(anonymous namespace)::BaseMemOpClusterMutation::BaseMemOpClusterMutation' data-use='c' data-ref="_ZN12_GLOBAL__N_124BaseMemOpClusterMutationC1EPKN4llvm15TargetInstrInfoEPKNS1_18TargetRegisterInfoEb">(</a><a class="local col6 ref" href="#386tii" title='tii' data-ref="386tii">tii</a>, <a class="local col7 ref" href="#387tri" title='tri' data-ref="387tri">tri</a>, <b>true</b>) {}</td></tr>
<tr><th id="1532">1532</th><td>};</td></tr>
<tr><th id="1533">1533</th><td></td></tr>
<tr><th id="1534">1534</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="1535">1535</th><td></td></tr>
<tr><th id="1536">1536</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="1537">1537</th><td></td></tr>
<tr><th id="1538">1538</th><td><span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAGMutation.h.html#llvm::ScheduleDAGMutation" title='llvm::ScheduleDAGMutation' data-ref="llvm::ScheduleDAGMutation">ScheduleDAGMutation</a>&gt;</td></tr>
<tr><th id="1539">1539</th><td><dfn class="decl def" id="_ZN4llvm28createLoadClusterDAGMutationEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE" title='llvm::createLoadClusterDAGMutation' data-ref="_ZN4llvm28createLoadClusterDAGMutationEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">createLoadClusterDAGMutation</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col8 decl" id="388TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="388TII">TII</dfn>,</td></tr>
<tr><th id="1540">1540</th><td>                             <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col9 decl" id="389TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="389TRI">TRI</dfn>) {</td></tr>
<tr><th id="1541">1541</th><td>  <b>return</b> <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref fake" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-use='c' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></a><a class="tu ref" href="#EnableMemOpCluster" title='EnableMemOpCluster' data-use='m' data-ref="EnableMemOpCluster">EnableMemOpCluster</a> ? <span class="namespace">llvm::</span><a class="tu ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-use='c' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="tu type" href="#(anonymousnamespace)::LoadClusterMutation" title='(anonymous namespace)::LoadClusterMutation' data-ref="(anonymousnamespace)::LoadClusterMutation">LoadClusterMutation</a>&gt;(<span class='refarg'><a class="local col8 ref" href="#388TII" title='TII' data-ref="388TII">TII</a></span>, <span class='refarg'><a class="local col9 ref" href="#389TRI" title='TRI' data-ref="389TRI">TRI</a></span>)</td></tr>
<tr><th id="1542">1542</th><td>                            : <a class="tu ref fake" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EDn" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-use='c' data-ref="_ZNSt10unique_ptrC1EDn"></a><b>nullptr</b>;</td></tr>
<tr><th id="1543">1543</th><td>}</td></tr>
<tr><th id="1544">1544</th><td></td></tr>
<tr><th id="1545">1545</th><td><span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAGMutation.h.html#llvm::ScheduleDAGMutation" title='llvm::ScheduleDAGMutation' data-ref="llvm::ScheduleDAGMutation">ScheduleDAGMutation</a>&gt;</td></tr>
<tr><th id="1546">1546</th><td><dfn class="decl def" id="_ZN4llvm29createStoreClusterDAGMutationEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE" title='llvm::createStoreClusterDAGMutation' data-ref="_ZN4llvm29createStoreClusterDAGMutationEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">createStoreClusterDAGMutation</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col0 decl" id="390TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="390TII">TII</dfn>,</td></tr>
<tr><th id="1547">1547</th><td>                              <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="391TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="391TRI">TRI</dfn>) {</td></tr>
<tr><th id="1548">1548</th><td>  <b>return</b> <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref fake" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-use='c' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></a><a class="tu ref" href="#EnableMemOpCluster" title='EnableMemOpCluster' data-use='m' data-ref="EnableMemOpCluster">EnableMemOpCluster</a> ? <span class="namespace">llvm::</span><a class="tu ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-use='c' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="tu type" href="#(anonymousnamespace)::StoreClusterMutation" title='(anonymous namespace)::StoreClusterMutation' data-ref="(anonymousnamespace)::StoreClusterMutation">StoreClusterMutation</a>&gt;(<span class='refarg'><a class="local col0 ref" href="#390TII" title='TII' data-ref="390TII">TII</a></span>, <span class='refarg'><a class="local col1 ref" href="#391TRI" title='TRI' data-ref="391TRI">TRI</a></span>)</td></tr>
<tr><th id="1549">1549</th><td>                            : <a class="tu ref fake" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EDn" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-use='c' data-ref="_ZNSt10unique_ptrC1EDn"></a><b>nullptr</b>;</td></tr>
<tr><th id="1550">1550</th><td>}</td></tr>
<tr><th id="1551">1551</th><td></td></tr>
<tr><th id="1552">1552</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="1553">1553</th><td></td></tr>
<tr><th id="1554">1554</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::BaseMemOpClusterMutation" title='(anonymous namespace)::BaseMemOpClusterMutation' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation">BaseMemOpClusterMutation</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_124BaseMemOpClusterMutation24clusterNeighboringMemOpsEN4llvm8ArrayRefIPNS1_5SUnitEEEPNS1_17ScheduleDAGInstrsE" title='(anonymous namespace)::BaseMemOpClusterMutation::clusterNeighboringMemOps' data-type='void (anonymous namespace)::BaseMemOpClusterMutation::clusterNeighboringMemOps(ArrayRef&lt;llvm::SUnit *&gt; MemOps, llvm::ScheduleDAGInstrs * DAG)' data-ref="_ZN12_GLOBAL__N_124BaseMemOpClusterMutation24clusterNeighboringMemOpsEN4llvm8ArrayRefIPNS1_5SUnitEEEPNS1_17ScheduleDAGInstrsE">clusterNeighboringMemOps</dfn>(</td></tr>
<tr><th id="1555">1555</th><td>    <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; <dfn class="local col2 decl" id="392MemOps" title='MemOps' data-type='ArrayRef&lt;llvm::SUnit *&gt;' data-ref="392MemOps">MemOps</dfn>, <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> *<dfn class="local col3 decl" id="393DAG" title='DAG' data-type='llvm::ScheduleDAGInstrs *' data-ref="393DAG">DAG</dfn>) {</td></tr>
<tr><th id="1556">1556</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo" title='(anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo">MemOpInfo</a>, <var>32</var>&gt; <a class="tu ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-use='c' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="394MemOpRecords" title='MemOpRecords' data-type='SmallVector&lt;(anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo, 32&gt;' data-ref="394MemOpRecords">MemOpRecords</dfn>;</td></tr>
<tr><th id="1557">1557</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="395SU" title='SU' data-type='llvm::SUnit *' data-ref="395SU">SU</dfn> : <a class="local col2 ref" href="#392MemOps" title='MemOps' data-ref="392MemOps">MemOps</a>) {</td></tr>
<tr><th id="1558">1558</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col6 decl" id="396BaseOp" title='BaseOp' data-type='const llvm::MachineOperand *' data-ref="396BaseOp">BaseOp</dfn>;</td></tr>
<tr><th id="1559">1559</th><td>    <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col7 decl" id="397Offset" title='Offset' data-type='int64_t' data-ref="397Offset">Offset</dfn>;</td></tr>
<tr><th id="1560">1560</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::BaseMemOpClusterMutation::TII" title='(anonymous namespace)::BaseMemOpClusterMutation::TII' data-use='r' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlPKNS_18TargetRegisterInfoE" title='llvm::TargetInstrInfo::getMemOperandWithOffset' data-ref="_ZNK4llvm15TargetInstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlPKNS_18TargetRegisterInfoE">getMemOperandWithOffset</a>(*<a class="local col5 ref" href="#395SU" title='SU' data-ref="395SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>(), <span class='refarg'><a class="local col6 ref" href="#396BaseOp" title='BaseOp' data-ref="396BaseOp">BaseOp</a></span>, <span class='refarg'><a class="local col7 ref" href="#397Offset" title='Offset' data-ref="397Offset">Offset</a></span>, <a class="tu member" href="#(anonymousnamespace)::BaseMemOpClusterMutation::TRI" title='(anonymous namespace)::BaseMemOpClusterMutation::TRI' data-use='r' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::TRI">TRI</a>))</td></tr>
<tr><th id="1561">1561</th><td>      <a class="local col4 ref" href="#394MemOpRecords" title='MemOpRecords' data-ref="394MemOpRecords">MemOpRecords</a>.<a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-use='c' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="tu type" href="#(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo" title='(anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo">MemOpInfo</a><a class="tu ref" href="#_ZN12_GLOBAL__N_124BaseMemOpClusterMutation9MemOpInfoC1EPN4llvm5SUnitEPKNS2_14MachineOperandEl" title='(anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo::MemOpInfo' data-use='c' data-ref="_ZN12_GLOBAL__N_124BaseMemOpClusterMutation9MemOpInfoC1EPN4llvm5SUnitEPKNS2_14MachineOperandEl">(</a><a class="local col5 ref" href="#395SU" title='SU' data-ref="395SU">SU</a>, <a class="local col6 ref" href="#396BaseOp" title='BaseOp' data-ref="396BaseOp">BaseOp</a>, <a class="local col7 ref" href="#397Offset" title='Offset' data-ref="397Offset">Offset</a>));</td></tr>
<tr><th id="1562">1562</th><td>  }</td></tr>
<tr><th id="1563">1563</th><td>  <b>if</b> (<a class="local col4 ref" href="#394MemOpRecords" title='MemOpRecords' data-ref="394MemOpRecords">MemOpRecords</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &lt; <var>2</var>)</td></tr>
<tr><th id="1564">1564</th><td>    <b>return</b>;</td></tr>
<tr><th id="1565">1565</th><td></td></tr>
<tr><th id="1566">1566</th><td>  <span class="namespace">llvm::</span><a class="tu ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm4sortEOT_" title='llvm::sort' data-use='c' data-ref="_ZN4llvm4sortEOT_">sort</a>(<span class='refarg'><a class="local col4 ref" href="#394MemOpRecords" title='MemOpRecords' data-ref="394MemOpRecords">MemOpRecords</a></span>);</td></tr>
<tr><th id="1567">1567</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="398ClusterLength" title='ClusterLength' data-type='unsigned int' data-ref="398ClusterLength">ClusterLength</dfn> = <var>1</var>;</td></tr>
<tr><th id="1568">1568</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="399Idx" title='Idx' data-type='unsigned int' data-ref="399Idx">Idx</dfn> = <var>0</var>, <dfn class="local col0 decl" id="400End" title='End' data-type='unsigned int' data-ref="400End">End</dfn> = <a class="local col4 ref" href="#394MemOpRecords" title='MemOpRecords' data-ref="394MemOpRecords">MemOpRecords</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col9 ref" href="#399Idx" title='Idx' data-ref="399Idx">Idx</a> &lt; (<a class="local col0 ref" href="#400End" title='End' data-ref="400End">End</a> - <var>1</var>); ++<a class="local col9 ref" href="#399Idx" title='Idx' data-ref="399Idx">Idx</a>) {</td></tr>
<tr><th id="1569">1569</th><td>    <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="401SUa" title='SUa' data-type='llvm::SUnit *' data-ref="401SUa">SUa</dfn> = <a class="local col4 ref" href="#394MemOpRecords" title='MemOpRecords' data-ref="394MemOpRecords">MemOpRecords</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#399Idx" title='Idx' data-ref="399Idx">Idx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::SU" title='(anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo::SU' data-use='r' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::SU">SU</a>;</td></tr>
<tr><th id="1570">1570</th><td>    <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="402SUb" title='SUb' data-type='llvm::SUnit *' data-ref="402SUb">SUb</dfn> = <a class="local col4 ref" href="#394MemOpRecords" title='MemOpRecords' data-ref="394MemOpRecords">MemOpRecords</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#399Idx" title='Idx' data-ref="399Idx">Idx</a>+<var>1</var>]</a>.<a class="tu ref" href="#(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::SU" title='(anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo::SU' data-use='r' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::SU">SU</a>;</td></tr>
<tr><th id="1571">1571</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::BaseMemOpClusterMutation::TII" title='(anonymous namespace)::BaseMemOpClusterMutation::TII' data-use='r' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo19shouldClusterMemOpsERKNS_14MachineOperandES3_j" title='llvm::TargetInstrInfo::shouldClusterMemOps' data-ref="_ZNK4llvm15TargetInstrInfo19shouldClusterMemOpsERKNS_14MachineOperandES3_j">shouldClusterMemOps</a>(*<a class="local col4 ref" href="#394MemOpRecords" title='MemOpRecords' data-ref="394MemOpRecords">MemOpRecords</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#399Idx" title='Idx' data-ref="399Idx">Idx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp" title='(anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp' data-use='r' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp">BaseOp</a>,</td></tr>
<tr><th id="1572">1572</th><td>                                 *<a class="local col4 ref" href="#394MemOpRecords" title='MemOpRecords' data-ref="394MemOpRecords">MemOpRecords</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#399Idx" title='Idx' data-ref="399Idx">Idx</a> + <var>1</var>]</a>.<a class="tu ref" href="#(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp" title='(anonymous namespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp' data-use='r' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::MemOpInfo::BaseOp">BaseOp</a>,</td></tr>
<tr><th id="1573">1573</th><td>                                 <a class="local col8 ref" href="#398ClusterLength" title='ClusterLength' data-ref="398ClusterLength">ClusterLength</a>) &amp;&amp;</td></tr>
<tr><th id="1574">1574</th><td>        <a class="local col3 ref" href="#393DAG" title='DAG' data-ref="393DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrs7addEdgeEPNS_5SUnitERKNS_4SDepE" title='llvm::ScheduleDAGInstrs::addEdge' data-ref="_ZN4llvm17ScheduleDAGInstrs7addEdgeEPNS_5SUnitERKNS_4SDepE">addEdge</a>(<a class="local col2 ref" href="#402SUb" title='SUb' data-ref="402SUb">SUb</a>, <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE">(</a><a class="local col1 ref" href="#401SUa" title='SUa' data-ref="401SUa">SUa</a>, <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::OrderKind::Cluster" title='llvm::SDep::OrderKind::Cluster' data-ref="llvm::SDep::OrderKind::Cluster">Cluster</a>))) {</td></tr>
<tr><th id="1575">1575</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Cluster ld/st SU(&quot; &lt;&lt; SUa-&gt;NodeNum &lt;&lt; &quot;) - SU(&quot; &lt;&lt; SUb-&gt;NodeNum &lt;&lt; &quot;)\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Cluster ld/st SU("</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#401SUa" title='SUa' data-ref="401SUa">SUa</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") - SU("</q></td></tr>
<tr><th id="1576">1576</th><td>                        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col2 ref" href="#402SUb" title='SUb' data-ref="402SUb">SUb</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>")\n"</q>);</td></tr>
<tr><th id="1577">1577</th><td>      <i>// Copy successor edges from SUa to SUb. Interleaving computation</i></td></tr>
<tr><th id="1578">1578</th><td><i>      // dependent on SUa can prevent load combining due to register reuse.</i></td></tr>
<tr><th id="1579">1579</th><td><i>      // Predecessor edges do not need to be copied from SUb to SUa since nearby</i></td></tr>
<tr><th id="1580">1580</th><td><i>      // loads should have effectively the same inputs.</i></td></tr>
<tr><th id="1581">1581</th><td>      <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col3 decl" id="403Succ" title='Succ' data-type='const llvm::SDep &amp;' data-ref="403Succ">Succ</dfn> : <a class="local col1 ref" href="#401SUa" title='SUa' data-ref="401SUa">SUa</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="1582">1582</th><td>        <b>if</b> (<a class="local col3 ref" href="#403Succ" title='Succ' data-ref="403Succ">Succ</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>() == <a class="local col2 ref" href="#402SUb" title='SUb' data-ref="402SUb">SUb</a>)</td></tr>
<tr><th id="1583">1583</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1584">1584</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;  Copy Succ SU(&quot; &lt;&lt; Succ.getSUnit()-&gt;NodeNum &lt;&lt; &quot;)\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Copy Succ SU("</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col3 ref" href="#403Succ" title='Succ' data-ref="403Succ">Succ</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a></td></tr>
<tr><th id="1585">1585</th><td>                          <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>")\n"</q>);</td></tr>
<tr><th id="1586">1586</th><td>        <a class="local col3 ref" href="#393DAG" title='DAG' data-ref="393DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrs7addEdgeEPNS_5SUnitERKNS_4SDepE" title='llvm::ScheduleDAGInstrs::addEdge' data-ref="_ZN4llvm17ScheduleDAGInstrs7addEdgeEPNS_5SUnitERKNS_4SDepE">addEdge</a>(<a class="local col3 ref" href="#403Succ" title='Succ' data-ref="403Succ">Succ</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>(), <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE">(</a><a class="local col2 ref" href="#402SUb" title='SUb' data-ref="402SUb">SUb</a>, <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::OrderKind::Artificial" title='llvm::SDep::OrderKind::Artificial' data-ref="llvm::SDep::OrderKind::Artificial">Artificial</a>));</td></tr>
<tr><th id="1587">1587</th><td>      }</td></tr>
<tr><th id="1588">1588</th><td>      ++<a class="local col8 ref" href="#398ClusterLength" title='ClusterLength' data-ref="398ClusterLength">ClusterLength</a>;</td></tr>
<tr><th id="1589">1589</th><td>    } <b>else</b></td></tr>
<tr><th id="1590">1590</th><td>      <a class="local col8 ref" href="#398ClusterLength" title='ClusterLength' data-ref="398ClusterLength">ClusterLength</a> = <var>1</var>;</td></tr>
<tr><th id="1591">1591</th><td>  }</td></tr>
<tr><th id="1592">1592</th><td>}</td></tr>
<tr><th id="1593">1593</th><td></td></tr>
<tr><th id="1594">1594</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_124BaseMemOpClusterMutation5applyEPN4llvm17ScheduleDAGInstrsE">/// Callback from DAG postProcessing to create cluster edges for loads.</i></td></tr>
<tr><th id="1595">1595</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::BaseMemOpClusterMutation" title='(anonymous namespace)::BaseMemOpClusterMutation' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation">BaseMemOpClusterMutation</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_124BaseMemOpClusterMutation5applyEPN4llvm17ScheduleDAGInstrsE" title='(anonymous namespace)::BaseMemOpClusterMutation::apply' data-type='void (anonymous namespace)::BaseMemOpClusterMutation::apply(llvm::ScheduleDAGInstrs * DAG)' data-ref="_ZN12_GLOBAL__N_124BaseMemOpClusterMutation5applyEPN4llvm17ScheduleDAGInstrsE">apply</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> *<dfn class="local col4 decl" id="404DAG" title='DAG' data-type='llvm::ScheduleDAGInstrs *' data-ref="404DAG">DAG</dfn>) {</td></tr>
<tr><th id="1596">1596</th><td>  <i>// Map DAG NodeNum to store chain ID.</i></td></tr>
<tr><th id="1597">1597</th><td>  <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <a class="ref fake" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col5 decl" id="405StoreChainIDs" title='StoreChainIDs' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="405StoreChainIDs">StoreChainIDs</dfn>;</td></tr>
<tr><th id="1598">1598</th><td>  <i>// Map each store chain to a set of dependent MemOps.</i></td></tr>
<tr><th id="1599">1599</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*,<var>4</var>&gt;, <var>32</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="406StoreChainDependents" title='StoreChainDependents' data-type='SmallVector&lt;SmallVector&lt;llvm::SUnit *, 4&gt;, 32&gt;' data-ref="406StoreChainDependents">StoreChainDependents</dfn>;</td></tr>
<tr><th id="1600">1600</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> &amp;<dfn class="local col7 decl" id="407SU" title='SU' data-type='llvm::SUnit &amp;' data-ref="407SU">SU</dfn> : <a class="local col4 ref" href="#404DAG" title='DAG' data-ref="404DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>) {</td></tr>
<tr><th id="1601">1601</th><td>    <b>if</b> ((<a class="tu member" href="#(anonymousnamespace)::BaseMemOpClusterMutation::IsLoad" title='(anonymous namespace)::BaseMemOpClusterMutation::IsLoad' data-use='r' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::IsLoad">IsLoad</a> &amp;&amp; !<a class="local col7 ref" href="#407SU" title='SU' data-ref="407SU">SU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>()) ||</td></tr>
<tr><th id="1602">1602</th><td>        (!<a class="tu member" href="#(anonymousnamespace)::BaseMemOpClusterMutation::IsLoad" title='(anonymous namespace)::BaseMemOpClusterMutation::IsLoad' data-use='r' data-ref="(anonymousnamespace)::BaseMemOpClusterMutation::IsLoad">IsLoad</a> &amp;&amp; !<a class="local col7 ref" href="#407SU" title='SU' data-ref="407SU">SU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>()))</td></tr>
<tr><th id="1603">1603</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1604">1604</th><td></td></tr>
<tr><th id="1605">1605</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="408ChainPredID" title='ChainPredID' data-type='unsigned int' data-ref="408ChainPredID">ChainPredID</dfn> = <a class="local col4 ref" href="#404DAG" title='DAG' data-ref="404DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="1606">1606</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col9 decl" id="409Pred" title='Pred' data-type='const llvm::SDep &amp;' data-ref="409Pred">Pred</dfn> : <a class="local col7 ref" href="#407SU" title='SU' data-ref="407SU">SU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>) {</td></tr>
<tr><th id="1607">1607</th><td>      <b>if</b> (<a class="local col9 ref" href="#409Pred" title='Pred' data-ref="409Pred">Pred</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isCtrlEv" title='llvm::SDep::isCtrl' data-ref="_ZNK4llvm4SDep6isCtrlEv">isCtrl</a>()) {</td></tr>
<tr><th id="1608">1608</th><td>        <a class="local col8 ref" href="#408ChainPredID" title='ChainPredID' data-ref="408ChainPredID">ChainPredID</a> = <a class="local col9 ref" href="#409Pred" title='Pred' data-ref="409Pred">Pred</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>;</td></tr>
<tr><th id="1609">1609</th><td>        <b>break</b>;</td></tr>
<tr><th id="1610">1610</th><td>      }</td></tr>
<tr><th id="1611">1611</th><td>    }</td></tr>
<tr><th id="1612">1612</th><td>    <i>// Check if this chain-like pred has been seen</i></td></tr>
<tr><th id="1613">1613</th><td><i>    // before. ChainPredID==MaxNodeID at the top of the schedule.</i></td></tr>
<tr><th id="1614">1614</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="410NumChains" title='NumChains' data-type='unsigned int' data-ref="410NumChains">NumChains</dfn> = <a class="local col6 ref" href="#406StoreChainDependents" title='StoreChainDependents' data-ref="406StoreChainDependents">StoreChainDependents</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="1615">1615</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;::<a class="typedef" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,unsignedint,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseMapPair{unsignedint,unsignedint}},unsigne6908935" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt; &gt;, unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt; &gt;::iterator' data-type='DenseMapIterator&lt;unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,unsignedint,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseMapPair{unsignedint,unsignedint}},unsigne6908935">iterator</a>, <em>bool</em>&gt; <dfn class="local col1 decl" id="411Result" title='Result' data-type='std::pair&lt;DenseMap&lt;unsigned int, unsigned int&gt;::iterator, bool&gt;' data-ref="411Result">Result</dfn> =</td></tr>
<tr><th id="1616">1616</th><td>      <a class="local col5 ref" href="#405StoreChainIDs" title='StoreChainIDs' data-ref="405StoreChainIDs">StoreChainIDs</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col8 ref" href="#408ChainPredID" title='ChainPredID' data-ref="408ChainPredID">ChainPredID</a></span>, <span class='refarg'><a class="local col0 ref" href="#410NumChains" title='NumChains' data-ref="410NumChains">NumChains</a></span>));</td></tr>
<tr><th id="1617">1617</th><td>    <b>if</b> (<a class="local col1 ref" href="#411Result" title='Result' data-ref="411Result">Result</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::DenseMapIterator&lt;unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt;, false&gt;, bool&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="1618">1618</th><td>      <a class="local col6 ref" href="#406StoreChainDependents" title='StoreChainDependents' data-ref="406StoreChainDependents">StoreChainDependents</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE" title='llvm::SmallVectorImpl::resize' data-ref="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE">resize</a>(<a class="local col0 ref" href="#410NumChains" title='NumChains' data-ref="410NumChains">NumChains</a> + <var>1</var>);</td></tr>
<tr><th id="1619">1619</th><td>    <a class="local col6 ref" href="#406StoreChainDependents" title='StoreChainDependents' data-ref="406StoreChainDependents">StoreChainDependents</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#411Result" title='Result' data-ref="411Result">Result</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::DenseMapIterator&lt;unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt;, false&gt;, bool&gt;::first' data-ref="std::pair::first">first</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>]</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col7 ref" href="#407SU" title='SU' data-ref="407SU">SU</a>);</td></tr>
<tr><th id="1620">1620</th><td>  }</td></tr>
<tr><th id="1621">1621</th><td></td></tr>
<tr><th id="1622">1622</th><td>  <i>// Iterate over the store chains.</i></td></tr>
<tr><th id="1623">1623</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col2 decl" id="412SCD" title='SCD' data-type='llvm::SmallVector&lt;llvm::SUnit *, 4&gt; &amp;' data-ref="412SCD">SCD</dfn> : <a class="local col6 ref" href="#406StoreChainDependents" title='StoreChainDependents' data-ref="406StoreChainDependents">StoreChainDependents</a>)</td></tr>
<tr><th id="1624">1624</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_124BaseMemOpClusterMutation24clusterNeighboringMemOpsEN4llvm8ArrayRefIPNS1_5SUnitEEEPNS1_17ScheduleDAGInstrsE" title='(anonymous namespace)::BaseMemOpClusterMutation::clusterNeighboringMemOps' data-use='c' data-ref="_ZN12_GLOBAL__N_124BaseMemOpClusterMutation24clusterNeighboringMemOpsEN4llvm8ArrayRefIPNS1_5SUnitEEEPNS1_17ScheduleDAGInstrsE">clusterNeighboringMemOps</a>(<a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col2 ref" href="#412SCD" title='SCD' data-ref="412SCD">SCD</a>, <a class="local col4 ref" href="#404DAG" title='DAG' data-ref="404DAG">DAG</a>);</td></tr>
<tr><th id="1625">1625</th><td>}</td></tr>
<tr><th id="1626">1626</th><td></td></tr>
<tr><th id="1627">1627</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1628">1628</th><td><i>// CopyConstrain - DAG post-processing to encourage copy elimination.</i></td></tr>
<tr><th id="1629">1629</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1630">1630</th><td></td></tr>
<tr><th id="1631">1631</th><td><b>namespace</b> {</td></tr>
<tr><th id="1632">1632</th><td></td></tr>
<tr><th id="1633">1633</th><td><i class="doc" data-doc="(anonymousnamespace)::CopyConstrain">/// Post-process the DAG to create weak edges from all uses of a copy to</i></td></tr>
<tr><th id="1634">1634</th><td><i class="doc" data-doc="(anonymousnamespace)::CopyConstrain">/// the one use that defines the copy's source vreg, most likely an induction</i></td></tr>
<tr><th id="1635">1635</th><td><i class="doc" data-doc="(anonymousnamespace)::CopyConstrain">/// variable increment.</i></td></tr>
<tr><th id="1636">1636</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::CopyConstrain" title='(anonymous namespace)::CopyConstrain' data-ref="(anonymousnamespace)::CopyConstrain">CopyConstrain</dfn> : <b>public</b> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGMutation.h.html#llvm::ScheduleDAGMutation" title='llvm::ScheduleDAGMutation' data-ref="llvm::ScheduleDAGMutation">ScheduleDAGMutation</a> {</td></tr>
<tr><th id="1637">1637</th><td>  <i  data-doc="(anonymousnamespace)::CopyConstrain::RegionBeginIdx">// Transient state.</i></td></tr>
<tr><th id="1638">1638</th><td>  <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="tu decl" id="(anonymousnamespace)::CopyConstrain::RegionBeginIdx" title='(anonymous namespace)::CopyConstrain::RegionBeginIdx' data-type='llvm::SlotIndex' data-ref="(anonymousnamespace)::CopyConstrain::RegionBeginIdx">RegionBeginIdx</dfn>;</td></tr>
<tr><th id="1639">1639</th><td></td></tr>
<tr><th id="1640">1640</th><td>  <i  data-doc="(anonymousnamespace)::CopyConstrain::RegionEndIdx">// RegionEndIdx is the slot index of the last non-debug instruction in the</i></td></tr>
<tr><th id="1641">1641</th><td><i  data-doc="(anonymousnamespace)::CopyConstrain::RegionEndIdx">  // scheduling region. So we may have RegionBeginIdx == RegionEndIdx.</i></td></tr>
<tr><th id="1642">1642</th><td>  <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="tu decl" id="(anonymousnamespace)::CopyConstrain::RegionEndIdx" title='(anonymous namespace)::CopyConstrain::RegionEndIdx' data-type='llvm::SlotIndex' data-ref="(anonymousnamespace)::CopyConstrain::RegionEndIdx">RegionEndIdx</dfn>;</td></tr>
<tr><th id="1643">1643</th><td></td></tr>
<tr><th id="1644">1644</th><td><b>public</b>:</td></tr>
<tr><th id="1645">1645</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_113CopyConstrainC1EPKN4llvm15TargetInstrInfoEPKNS1_18TargetRegisterInfoE" title='(anonymous namespace)::CopyConstrain::CopyConstrain' data-type='void (anonymous namespace)::CopyConstrain::CopyConstrain(const llvm::TargetInstrInfo * , const llvm::TargetRegisterInfo * )' data-ref="_ZN12_GLOBAL__N_113CopyConstrainC1EPKN4llvm15TargetInstrInfoEPKNS1_18TargetRegisterInfoE">CopyConstrain</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *) {}</td></tr>
<tr><th id="1646">1646</th><td></td></tr>
<tr><th id="1647">1647</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_113CopyConstrain5applyEPN4llvm17ScheduleDAGInstrsE" title='(anonymous namespace)::CopyConstrain::apply' data-type='void (anonymous namespace)::CopyConstrain::apply(llvm::ScheduleDAGInstrs * DAGInstrs)' data-ref="_ZN12_GLOBAL__N_113CopyConstrain5applyEPN4llvm17ScheduleDAGInstrsE">apply</a>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> *<dfn class="local col3 decl" id="413DAGInstrs" title='DAGInstrs' data-type='llvm::ScheduleDAGInstrs *' data-ref="413DAGInstrs">DAGInstrs</dfn>) override;</td></tr>
<tr><th id="1648">1648</th><td></td></tr>
<tr><th id="1649">1649</th><td><b>protected</b>:</td></tr>
<tr><th id="1650">1650</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_113CopyConstrain18constrainLocalCopyEPN4llvm5SUnitEPNS1_17ScheduleDAGMILiveE" title='(anonymous namespace)::CopyConstrain::constrainLocalCopy' data-type='void (anonymous namespace)::CopyConstrain::constrainLocalCopy(llvm::SUnit * CopySU, llvm::ScheduleDAGMILive * DAG)' data-ref="_ZN12_GLOBAL__N_113CopyConstrain18constrainLocalCopyEPN4llvm5SUnitEPNS1_17ScheduleDAGMILiveE">constrainLocalCopy</a>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="414CopySU" title='CopySU' data-type='llvm::SUnit *' data-ref="414CopySU">CopySU</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive" title='llvm::ScheduleDAGMILive' data-ref="llvm::ScheduleDAGMILive">ScheduleDAGMILive</a> *<dfn class="local col5 decl" id="415DAG" title='DAG' data-type='llvm::ScheduleDAGMILive *' data-ref="415DAG">DAG</dfn>);</td></tr>
<tr><th id="1651">1651</th><td>};</td></tr>
<tr><th id="1652">1652</th><td></td></tr>
<tr><th id="1653">1653</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="1654">1654</th><td></td></tr>
<tr><th id="1655">1655</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="1656">1656</th><td></td></tr>
<tr><th id="1657">1657</th><td><span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAGMutation.h.html#llvm::ScheduleDAGMutation" title='llvm::ScheduleDAGMutation' data-ref="llvm::ScheduleDAGMutation">ScheduleDAGMutation</a>&gt;</td></tr>
<tr><th id="1658">1658</th><td><dfn class="decl def" id="_ZN4llvm30createCopyConstrainDAGMutationEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE" title='llvm::createCopyConstrainDAGMutation' data-ref="_ZN4llvm30createCopyConstrainDAGMutationEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">createCopyConstrainDAGMutation</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col6 decl" id="416TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="416TII">TII</dfn>,</td></tr>
<tr><th id="1659">1659</th><td>                               <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col7 decl" id="417TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="417TRI">TRI</dfn>) {</td></tr>
<tr><th id="1660">1660</th><td>  <b>return</b> <a class="tu ref fake" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-use='c' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></a><span class="namespace">llvm::</span><a class="tu ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-use='c' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="tu type" href="#(anonymousnamespace)::CopyConstrain" title='(anonymous namespace)::CopyConstrain' data-ref="(anonymousnamespace)::CopyConstrain">CopyConstrain</a>&gt;(<span class='refarg'><a class="local col6 ref" href="#416TII" title='TII' data-ref="416TII">TII</a></span>, <span class='refarg'><a class="local col7 ref" href="#417TRI" title='TRI' data-ref="417TRI">TRI</a></span>);</td></tr>
<tr><th id="1661">1661</th><td>}</td></tr>
<tr><th id="1662">1662</th><td></td></tr>
<tr><th id="1663">1663</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="1664">1664</th><td></td></tr>
<tr><th id="1665">1665</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113CopyConstrain18constrainLocalCopyEPN4llvm5SUnitEPNS1_17ScheduleDAGMILiveE">/// constrainLocalCopy handles two possibilities:</i></td></tr>
<tr><th id="1666">1666</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113CopyConstrain18constrainLocalCopyEPN4llvm5SUnitEPNS1_17ScheduleDAGMILiveE">/// 1) Local src:</i></td></tr>
<tr><th id="1667">1667</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113CopyConstrain18constrainLocalCopyEPN4llvm5SUnitEPNS1_17ScheduleDAGMILiveE">/// I0:     = dst</i></td></tr>
<tr><th id="1668">1668</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113CopyConstrain18constrainLocalCopyEPN4llvm5SUnitEPNS1_17ScheduleDAGMILiveE">/// I1: src = ...</i></td></tr>
<tr><th id="1669">1669</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113CopyConstrain18constrainLocalCopyEPN4llvm5SUnitEPNS1_17ScheduleDAGMILiveE">/// I2:     = dst</i></td></tr>
<tr><th id="1670">1670</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113CopyConstrain18constrainLocalCopyEPN4llvm5SUnitEPNS1_17ScheduleDAGMILiveE">/// I3: dst = src (copy)</i></td></tr>
<tr><th id="1671">1671</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113CopyConstrain18constrainLocalCopyEPN4llvm5SUnitEPNS1_17ScheduleDAGMILiveE">/// (create pred-&gt;succ edges I0-&gt;I1, I2-&gt;I1)</i></td></tr>
<tr><th id="1672">1672</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113CopyConstrain18constrainLocalCopyEPN4llvm5SUnitEPNS1_17ScheduleDAGMILiveE">///</i></td></tr>
<tr><th id="1673">1673</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113CopyConstrain18constrainLocalCopyEPN4llvm5SUnitEPNS1_17ScheduleDAGMILiveE">/// 2) Local copy:</i></td></tr>
<tr><th id="1674">1674</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113CopyConstrain18constrainLocalCopyEPN4llvm5SUnitEPNS1_17ScheduleDAGMILiveE">/// I0: dst = src (copy)</i></td></tr>
<tr><th id="1675">1675</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113CopyConstrain18constrainLocalCopyEPN4llvm5SUnitEPNS1_17ScheduleDAGMILiveE">/// I1:     = dst</i></td></tr>
<tr><th id="1676">1676</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113CopyConstrain18constrainLocalCopyEPN4llvm5SUnitEPNS1_17ScheduleDAGMILiveE">/// I2: src = ...</i></td></tr>
<tr><th id="1677">1677</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113CopyConstrain18constrainLocalCopyEPN4llvm5SUnitEPNS1_17ScheduleDAGMILiveE">/// I3:     = dst</i></td></tr>
<tr><th id="1678">1678</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113CopyConstrain18constrainLocalCopyEPN4llvm5SUnitEPNS1_17ScheduleDAGMILiveE">/// (create pred-&gt;succ edges I1-&gt;I2, I3-&gt;I2)</i></td></tr>
<tr><th id="1679">1679</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113CopyConstrain18constrainLocalCopyEPN4llvm5SUnitEPNS1_17ScheduleDAGMILiveE">///</i></td></tr>
<tr><th id="1680">1680</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113CopyConstrain18constrainLocalCopyEPN4llvm5SUnitEPNS1_17ScheduleDAGMILiveE">/// Although the MachineScheduler is currently constrained to single blocks,</i></td></tr>
<tr><th id="1681">1681</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113CopyConstrain18constrainLocalCopyEPN4llvm5SUnitEPNS1_17ScheduleDAGMILiveE">/// this algorithm should handle extended blocks. An EBB is a set of</i></td></tr>
<tr><th id="1682">1682</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113CopyConstrain18constrainLocalCopyEPN4llvm5SUnitEPNS1_17ScheduleDAGMILiveE">/// contiguously numbered blocks such that the previous block in the EBB is</i></td></tr>
<tr><th id="1683">1683</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113CopyConstrain18constrainLocalCopyEPN4llvm5SUnitEPNS1_17ScheduleDAGMILiveE">/// always the single predecessor.</i></td></tr>
<tr><th id="1684">1684</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::CopyConstrain" title='(anonymous namespace)::CopyConstrain' data-ref="(anonymousnamespace)::CopyConstrain">CopyConstrain</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_113CopyConstrain18constrainLocalCopyEPN4llvm5SUnitEPNS1_17ScheduleDAGMILiveE" title='(anonymous namespace)::CopyConstrain::constrainLocalCopy' data-type='void (anonymous namespace)::CopyConstrain::constrainLocalCopy(llvm::SUnit * CopySU, llvm::ScheduleDAGMILive * DAG)' data-ref="_ZN12_GLOBAL__N_113CopyConstrain18constrainLocalCopyEPN4llvm5SUnitEPNS1_17ScheduleDAGMILiveE">constrainLocalCopy</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="418CopySU" title='CopySU' data-type='llvm::SUnit *' data-ref="418CopySU">CopySU</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive" title='llvm::ScheduleDAGMILive' data-ref="llvm::ScheduleDAGMILive">ScheduleDAGMILive</a> *<dfn class="local col9 decl" id="419DAG" title='DAG' data-type='llvm::ScheduleDAGMILive *' data-ref="419DAG">DAG</dfn>) {</td></tr>
<tr><th id="1685">1685</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="local col0 decl" id="420LIS" title='LIS' data-type='llvm::LiveIntervals *' data-ref="420LIS">LIS</dfn> = <a class="local col9 ref" href="#419DAG" title='DAG' data-ref="419DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13ScheduleDAGMI6getLISEv" title='llvm::ScheduleDAGMI::getLIS' data-ref="_ZNK4llvm13ScheduleDAGMI6getLISEv">getLIS</a>();</td></tr>
<tr><th id="1686">1686</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="421Copy" title='Copy' data-type='llvm::MachineInstr *' data-ref="421Copy">Copy</dfn> = <a class="local col8 ref" href="#418CopySU" title='CopySU' data-ref="418CopySU">CopySU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="1687">1687</th><td></td></tr>
<tr><th id="1688">1688</th><td>  <i>// Check for pure vreg copies.</i></td></tr>
<tr><th id="1689">1689</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="422SrcOp" title='SrcOp' data-type='const llvm::MachineOperand &amp;' data-ref="422SrcOp">SrcOp</dfn> = <a class="local col1 ref" href="#421Copy" title='Copy' data-ref="421Copy">Copy</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="1690">1690</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="423SrcReg" title='SrcReg' data-type='unsigned int' data-ref="423SrcReg">SrcReg</dfn> = <a class="local col2 ref" href="#422SrcOp" title='SrcOp' data-ref="422SrcOp">SrcOp</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1691">1691</th><td>  <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col3 ref" href="#423SrcReg" title='SrcReg' data-ref="423SrcReg">SrcReg</a>) || !<a class="local col2 ref" href="#422SrcOp" title='SrcOp' data-ref="422SrcOp">SrcOp</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8readsRegEv" title='llvm::MachineOperand::readsReg' data-ref="_ZNK4llvm14MachineOperand8readsRegEv">readsReg</a>())</td></tr>
<tr><th id="1692">1692</th><td>    <b>return</b>;</td></tr>
<tr><th id="1693">1693</th><td></td></tr>
<tr><th id="1694">1694</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="424DstOp" title='DstOp' data-type='const llvm::MachineOperand &amp;' data-ref="424DstOp">DstOp</dfn> = <a class="local col1 ref" href="#421Copy" title='Copy' data-ref="421Copy">Copy</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1695">1695</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="425DstReg" title='DstReg' data-type='unsigned int' data-ref="425DstReg">DstReg</dfn> = <a class="local col4 ref" href="#424DstOp" title='DstOp' data-ref="424DstOp">DstOp</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1696">1696</th><td>  <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col5 ref" href="#425DstReg" title='DstReg' data-ref="425DstReg">DstReg</a>) || <a class="local col4 ref" href="#424DstOp" title='DstOp' data-ref="424DstOp">DstOp</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="1697">1697</th><td>    <b>return</b>;</td></tr>
<tr><th id="1698">1698</th><td></td></tr>
<tr><th id="1699">1699</th><td>  <i>// Check if either the dest or source is local. If it's live across a back</i></td></tr>
<tr><th id="1700">1700</th><td><i>  // edge, it's not local. Note that if both vregs are live across the back</i></td></tr>
<tr><th id="1701">1701</th><td><i>  // edge, we cannot successfully contrain the copy without cyclic scheduling.</i></td></tr>
<tr><th id="1702">1702</th><td><i>  // If both the copy's source and dest are local live intervals, then we</i></td></tr>
<tr><th id="1703">1703</th><td><i>  // should treat the dest as the global for the purpose of adding</i></td></tr>
<tr><th id="1704">1704</th><td><i>  // constraints. This adds edges from source's other uses to the copy.</i></td></tr>
<tr><th id="1705">1705</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="426LocalReg" title='LocalReg' data-type='unsigned int' data-ref="426LocalReg">LocalReg</dfn> = <a class="local col3 ref" href="#423SrcReg" title='SrcReg' data-ref="423SrcReg">SrcReg</a>;</td></tr>
<tr><th id="1706">1706</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="427GlobalReg" title='GlobalReg' data-type='unsigned int' data-ref="427GlobalReg">GlobalReg</dfn> = <a class="local col5 ref" href="#425DstReg" title='DstReg' data-ref="425DstReg">DstReg</a>;</td></tr>
<tr><th id="1707">1707</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> *<dfn class="local col8 decl" id="428LocalLI" title='LocalLI' data-type='llvm::LiveInterval *' data-ref="428LocalLI">LocalLI</dfn> = &amp;<a class="local col0 ref" href="#420LIS" title='LIS' data-ref="420LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col6 ref" href="#426LocalReg" title='LocalReg' data-ref="426LocalReg">LocalReg</a>);</td></tr>
<tr><th id="1708">1708</th><td>  <b>if</b> (!<a class="local col8 ref" href="#428LocalLI" title='LocalLI' data-ref="428LocalLI">LocalLI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange7isLocalENS_9SlotIndexES1_" title='llvm::LiveRange::isLocal' data-ref="_ZNK4llvm9LiveRange7isLocalENS_9SlotIndexES1_">isLocal</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="tu member" href="#(anonymousnamespace)::CopyConstrain::RegionBeginIdx" title='(anonymous namespace)::CopyConstrain::RegionBeginIdx' data-use='r' data-ref="(anonymousnamespace)::CopyConstrain::RegionBeginIdx">RegionBeginIdx</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="tu member" href="#(anonymousnamespace)::CopyConstrain::RegionEndIdx" title='(anonymous namespace)::CopyConstrain::RegionEndIdx' data-use='r' data-ref="(anonymousnamespace)::CopyConstrain::RegionEndIdx">RegionEndIdx</a>)) {</td></tr>
<tr><th id="1709">1709</th><td>    <a class="local col6 ref" href="#426LocalReg" title='LocalReg' data-ref="426LocalReg">LocalReg</a> = <a class="local col5 ref" href="#425DstReg" title='DstReg' data-ref="425DstReg">DstReg</a>;</td></tr>
<tr><th id="1710">1710</th><td>    <a class="local col7 ref" href="#427GlobalReg" title='GlobalReg' data-ref="427GlobalReg">GlobalReg</a> = <a class="local col3 ref" href="#423SrcReg" title='SrcReg' data-ref="423SrcReg">SrcReg</a>;</td></tr>
<tr><th id="1711">1711</th><td>    <a class="local col8 ref" href="#428LocalLI" title='LocalLI' data-ref="428LocalLI">LocalLI</a> = &amp;<a class="local col0 ref" href="#420LIS" title='LIS' data-ref="420LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col6 ref" href="#426LocalReg" title='LocalReg' data-ref="426LocalReg">LocalReg</a>);</td></tr>
<tr><th id="1712">1712</th><td>    <b>if</b> (!<a class="local col8 ref" href="#428LocalLI" title='LocalLI' data-ref="428LocalLI">LocalLI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange7isLocalENS_9SlotIndexES1_" title='llvm::LiveRange::isLocal' data-ref="_ZNK4llvm9LiveRange7isLocalENS_9SlotIndexES1_">isLocal</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="tu member" href="#(anonymousnamespace)::CopyConstrain::RegionBeginIdx" title='(anonymous namespace)::CopyConstrain::RegionBeginIdx' data-use='r' data-ref="(anonymousnamespace)::CopyConstrain::RegionBeginIdx">RegionBeginIdx</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="tu member" href="#(anonymousnamespace)::CopyConstrain::RegionEndIdx" title='(anonymous namespace)::CopyConstrain::RegionEndIdx' data-use='r' data-ref="(anonymousnamespace)::CopyConstrain::RegionEndIdx">RegionEndIdx</a>))</td></tr>
<tr><th id="1713">1713</th><td>      <b>return</b>;</td></tr>
<tr><th id="1714">1714</th><td>  }</td></tr>
<tr><th id="1715">1715</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> *<dfn class="local col9 decl" id="429GlobalLI" title='GlobalLI' data-type='llvm::LiveInterval *' data-ref="429GlobalLI">GlobalLI</dfn> = &amp;<a class="local col0 ref" href="#420LIS" title='LIS' data-ref="420LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col7 ref" href="#427GlobalReg" title='GlobalReg' data-ref="427GlobalReg">GlobalReg</a>);</td></tr>
<tr><th id="1716">1716</th><td></td></tr>
<tr><th id="1717">1717</th><td>  <i>// Find the global segment after the start of the local LI.</i></td></tr>
<tr><th id="1718">1718</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="typedef" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::iterator" title='llvm::LiveRange::iterator' data-type='Segments::iterator' data-ref="llvm::LiveRange::iterator">iterator</a> <dfn class="local col0 decl" id="430GlobalSegment" title='GlobalSegment' data-type='LiveInterval::iterator' data-ref="430GlobalSegment">GlobalSegment</dfn> = <a class="local col9 ref" href="#429GlobalLI" title='GlobalLI' data-ref="429GlobalLI">GlobalLI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange4findENS_9SlotIndexE" title='llvm::LiveRange::find' data-ref="_ZN4llvm9LiveRange4findENS_9SlotIndexE">find</a>(<a class="local col8 ref" href="#428LocalLI" title='LocalLI' data-ref="428LocalLI">LocalLI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange10beginIndexEv" title='llvm::LiveRange::beginIndex' data-ref="_ZNK4llvm9LiveRange10beginIndexEv">beginIndex</a>());</td></tr>
<tr><th id="1719">1719</th><td>  <i>// If GlobalLI does not overlap LocalLI-&gt;start, then a copy directly feeds a</i></td></tr>
<tr><th id="1720">1720</th><td><i>  // local live range. We could create edges from other global uses to the local</i></td></tr>
<tr><th id="1721">1721</th><td><i>  // start, but the coalescer should have already eliminated these cases, so</i></td></tr>
<tr><th id="1722">1722</th><td><i>  // don't bother dealing with it.</i></td></tr>
<tr><th id="1723">1723</th><td>  <b>if</b> (<a class="local col0 ref" href="#430GlobalSegment" title='GlobalSegment' data-ref="430GlobalSegment">GlobalSegment</a> == <a class="local col9 ref" href="#429GlobalLI" title='GlobalLI' data-ref="429GlobalLI">GlobalLI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange3endEv" title='llvm::LiveRange::end' data-ref="_ZN4llvm9LiveRange3endEv">end</a>())</td></tr>
<tr><th id="1724">1724</th><td>    <b>return</b>;</td></tr>
<tr><th id="1725">1725</th><td></td></tr>
<tr><th id="1726">1726</th><td>  <i>// If GlobalSegment is killed at the LocalLI-&gt;start, the call to find()</i></td></tr>
<tr><th id="1727">1727</th><td><i>  // returned the next global segment. But if GlobalSegment overlaps with</i></td></tr>
<tr><th id="1728">1728</th><td><i>  // LocalLI-&gt;start, then advance to the next segment. If a hole in GlobalLI</i></td></tr>
<tr><th id="1729">1729</th><td><i>  // exists in LocalLI's vicinity, GlobalSegment will be the end of the hole.</i></td></tr>
<tr><th id="1730">1730</th><td>  <b>if</b> (<a class="local col0 ref" href="#430GlobalSegment" title='GlobalSegment' data-ref="430GlobalSegment">GlobalSegment</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange7Segment8containsENS_9SlotIndexE" title='llvm::LiveRange::Segment::contains' data-ref="_ZNK4llvm9LiveRange7Segment8containsENS_9SlotIndexE">contains</a>(<a class="local col8 ref" href="#428LocalLI" title='LocalLI' data-ref="428LocalLI">LocalLI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange10beginIndexEv" title='llvm::LiveRange::beginIndex' data-ref="_ZNK4llvm9LiveRange10beginIndexEv">beginIndex</a>()))</td></tr>
<tr><th id="1731">1731</th><td>    ++<a class="local col0 ref" href="#430GlobalSegment" title='GlobalSegment' data-ref="430GlobalSegment">GlobalSegment</a>;</td></tr>
<tr><th id="1732">1732</th><td></td></tr>
<tr><th id="1733">1733</th><td>  <b>if</b> (<a class="local col0 ref" href="#430GlobalSegment" title='GlobalSegment' data-ref="430GlobalSegment">GlobalSegment</a> == <a class="local col9 ref" href="#429GlobalLI" title='GlobalLI' data-ref="429GlobalLI">GlobalLI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange3endEv" title='llvm::LiveRange::end' data-ref="_ZN4llvm9LiveRange3endEv">end</a>())</td></tr>
<tr><th id="1734">1734</th><td>    <b>return</b>;</td></tr>
<tr><th id="1735">1735</th><td></td></tr>
<tr><th id="1736">1736</th><td>  <i>// Check if GlobalLI contains a hole in the vicinity of LocalLI.</i></td></tr>
<tr><th id="1737">1737</th><td>  <b>if</b> (<a class="local col0 ref" href="#430GlobalSegment" title='GlobalSegment' data-ref="430GlobalSegment">GlobalSegment</a> != <a class="local col9 ref" href="#429GlobalLI" title='GlobalLI' data-ref="429GlobalLI">GlobalLI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange5beginEv" title='llvm::LiveRange::begin' data-ref="_ZN4llvm9LiveRange5beginEv">begin</a>()) {</td></tr>
<tr><th id="1738">1738</th><td>    <i>// Two address defs have no hole.</i></td></tr>
<tr><th id="1739">1739</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a>::<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm9SlotIndex11isSameInstrES0_S0_" title='llvm::SlotIndex::isSameInstr' data-ref="_ZN4llvm9SlotIndex11isSameInstrES0_S0_">isSameInstr</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="local col0 ref" href="#430GlobalSegment" title='GlobalSegment' data-ref="430GlobalSegment">GlobalSegment</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a>,</td></tr>
<tr><th id="1740">1740</th><td>                               <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#430GlobalSegment" title='GlobalSegment' data-ref="430GlobalSegment">GlobalSegment</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a>)) {</td></tr>
<tr><th id="1741">1741</th><td>      <b>return</b>;</td></tr>
<tr><th id="1742">1742</th><td>    }</td></tr>
<tr><th id="1743">1743</th><td>    <i>// If the prior global segment may be defined by the same two-address</i></td></tr>
<tr><th id="1744">1744</th><td><i>    // instruction that also defines LocalLI, then can't make a hole here.</i></td></tr>
<tr><th id="1745">1745</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a>::<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm9SlotIndex11isSameInstrES0_S0_" title='llvm::SlotIndex::isSameInstr' data-ref="_ZN4llvm9SlotIndex11isSameInstrES0_S0_">isSameInstr</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="local col0 ref" href="#430GlobalSegment" title='GlobalSegment' data-ref="430GlobalSegment">GlobalSegment</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a>,</td></tr>
<tr><th id="1746">1746</th><td>                               <a class="local col8 ref" href="#428LocalLI" title='LocalLI' data-ref="428LocalLI">LocalLI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange10beginIndexEv" title='llvm::LiveRange::beginIndex' data-ref="_ZNK4llvm9LiveRange10beginIndexEv">beginIndex</a>())) {</td></tr>
<tr><th id="1747">1747</th><td>      <b>return</b>;</td></tr>
<tr><th id="1748">1748</th><td>    }</td></tr>
<tr><th id="1749">1749</th><td>    <i>// If GlobalLI has a prior segment, it must be live into the EBB. Otherwise</i></td></tr>
<tr><th id="1750">1750</th><td><i>    // it would be a disconnected component in the live range.</i></td></tr>
<tr><th id="1751">1751</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (std::prev(GlobalSegment)-&gt;start &lt; LocalLI-&gt;beginIndex() &amp;&amp; &quot;Disconnected LRG within the scheduling region.&quot;) ? void (0) : __assert_fail (&quot;std::prev(GlobalSegment)-&gt;start &lt; LocalLI-&gt;beginIndex() &amp;&amp; \&quot;Disconnected LRG within the scheduling region.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 1752, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(std::<a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="local col0 ref" href="#430GlobalSegment" title='GlobalSegment' data-ref="430GlobalSegment">GlobalSegment</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexltES0_" title='llvm::SlotIndex::operator&lt;' data-ref="_ZNK4llvm9SlotIndexltES0_">&lt;</a> <a class="local col8 ref" href="#428LocalLI" title='LocalLI' data-ref="428LocalLI">LocalLI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange10beginIndexEv" title='llvm::LiveRange::beginIndex' data-ref="_ZNK4llvm9LiveRange10beginIndexEv">beginIndex</a>() &amp;&amp;</td></tr>
<tr><th id="1752">1752</th><td>           <q>"Disconnected LRG within the scheduling region."</q>);</td></tr>
<tr><th id="1753">1753</th><td>  }</td></tr>
<tr><th id="1754">1754</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="431GlobalDef" title='GlobalDef' data-type='llvm::MachineInstr *' data-ref="431GlobalDef">GlobalDef</dfn> = <a class="local col0 ref" href="#420LIS" title='LIS' data-ref="420LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getInstructionFromIndex' data-ref="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#430GlobalSegment" title='GlobalSegment' data-ref="430GlobalSegment">GlobalSegment</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a>);</td></tr>
<tr><th id="1755">1755</th><td>  <b>if</b> (!<a class="local col1 ref" href="#431GlobalDef" title='GlobalDef' data-ref="431GlobalDef">GlobalDef</a>)</td></tr>
<tr><th id="1756">1756</th><td>    <b>return</b>;</td></tr>
<tr><th id="1757">1757</th><td></td></tr>
<tr><th id="1758">1758</th><td>  <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="432GlobalSU" title='GlobalSU' data-type='llvm::SUnit *' data-ref="432GlobalSU">GlobalSU</dfn> = <a class="local col9 ref" href="#419DAG" title='DAG' data-ref="419DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE" title='llvm::ScheduleDAGInstrs::getSUnit' data-ref="_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE">getSUnit</a>(<a class="local col1 ref" href="#431GlobalDef" title='GlobalDef' data-ref="431GlobalDef">GlobalDef</a>);</td></tr>
<tr><th id="1759">1759</th><td>  <b>if</b> (!<a class="local col2 ref" href="#432GlobalSU" title='GlobalSU' data-ref="432GlobalSU">GlobalSU</a>)</td></tr>
<tr><th id="1760">1760</th><td>    <b>return</b>;</td></tr>
<tr><th id="1761">1761</th><td></td></tr>
<tr><th id="1762">1762</th><td>  <i>// GlobalDef is the bottom of the GlobalLI hole. Open the hole by</i></td></tr>
<tr><th id="1763">1763</th><td><i>  // constraining the uses of the last local def to precede GlobalDef.</i></td></tr>
<tr><th id="1764">1764</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*,<var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="433LocalUses" title='LocalUses' data-type='SmallVector&lt;llvm::SUnit *, 8&gt;' data-ref="433LocalUses">LocalUses</dfn>;</td></tr>
<tr><th id="1765">1765</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col4 decl" id="434LastLocalVN" title='LastLocalVN' data-type='const llvm::VNInfo *' data-ref="434LastLocalVN">LastLocalVN</dfn> = <a class="local col8 ref" href="#428LocalLI" title='LocalLI' data-ref="428LocalLI">LocalLI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange15getVNInfoBeforeENS_9SlotIndexE" title='llvm::LiveRange::getVNInfoBefore' data-ref="_ZNK4llvm9LiveRange15getVNInfoBeforeENS_9SlotIndexE">getVNInfoBefore</a>(<a class="local col8 ref" href="#428LocalLI" title='LocalLI' data-ref="428LocalLI">LocalLI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange8endIndexEv" title='llvm::LiveRange::endIndex' data-ref="_ZNK4llvm9LiveRange8endIndexEv">endIndex</a>());</td></tr>
<tr><th id="1766">1766</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="435LastLocalDef" title='LastLocalDef' data-type='llvm::MachineInstr *' data-ref="435LastLocalDef">LastLocalDef</dfn> = <a class="local col0 ref" href="#420LIS" title='LIS' data-ref="420LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getInstructionFromIndex' data-ref="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col4 ref" href="#434LastLocalVN" title='LastLocalVN' data-ref="434LastLocalVN">LastLocalVN</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>);</td></tr>
<tr><th id="1767">1767</th><td>  <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="436LastLocalSU" title='LastLocalSU' data-type='llvm::SUnit *' data-ref="436LastLocalSU">LastLocalSU</dfn> = <a class="local col9 ref" href="#419DAG" title='DAG' data-ref="419DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE" title='llvm::ScheduleDAGInstrs::getSUnit' data-ref="_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE">getSUnit</a>(<a class="local col5 ref" href="#435LastLocalDef" title='LastLocalDef' data-ref="435LastLocalDef">LastLocalDef</a>);</td></tr>
<tr><th id="1768">1768</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col7 decl" id="437Succ" title='Succ' data-type='const llvm::SDep &amp;' data-ref="437Succ">Succ</dfn> : <a class="local col6 ref" href="#436LastLocalSU" title='LastLocalSU' data-ref="436LastLocalSU">LastLocalSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="1769">1769</th><td>    <b>if</b> (<a class="local col7 ref" href="#437Succ" title='Succ' data-ref="437Succ">Succ</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() != <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Data" title='llvm::SDep::Kind::Data' data-ref="llvm::SDep::Kind::Data">Data</a> || <a class="local col7 ref" href="#437Succ" title='Succ' data-ref="437Succ">Succ</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>() != <a class="local col6 ref" href="#426LocalReg" title='LocalReg' data-ref="426LocalReg">LocalReg</a>)</td></tr>
<tr><th id="1770">1770</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1771">1771</th><td>    <b>if</b> (<a class="local col7 ref" href="#437Succ" title='Succ' data-ref="437Succ">Succ</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>() == <a class="local col2 ref" href="#432GlobalSU" title='GlobalSU' data-ref="432GlobalSU">GlobalSU</a>)</td></tr>
<tr><th id="1772">1772</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1773">1773</th><td>    <b>if</b> (!<a class="local col9 ref" href="#419DAG" title='DAG' data-ref="419DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrs10canAddEdgeEPNS_5SUnitES2_" title='llvm::ScheduleDAGInstrs::canAddEdge' data-ref="_ZN4llvm17ScheduleDAGInstrs10canAddEdgeEPNS_5SUnitES2_">canAddEdge</a>(<a class="local col2 ref" href="#432GlobalSU" title='GlobalSU' data-ref="432GlobalSU">GlobalSU</a>, <a class="local col7 ref" href="#437Succ" title='Succ' data-ref="437Succ">Succ</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()))</td></tr>
<tr><th id="1774">1774</th><td>      <b>return</b>;</td></tr>
<tr><th id="1775">1775</th><td>    <a class="local col3 ref" href="#433LocalUses" title='LocalUses' data-ref="433LocalUses">LocalUses</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col7 ref" href="#437Succ" title='Succ' data-ref="437Succ">Succ</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>());</td></tr>
<tr><th id="1776">1776</th><td>  }</td></tr>
<tr><th id="1777">1777</th><td>  <i>// Open the top of the GlobalLI hole by constraining any earlier global uses</i></td></tr>
<tr><th id="1778">1778</th><td><i>  // to precede the start of LocalLI.</i></td></tr>
<tr><th id="1779">1779</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*,<var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="438GlobalUses" title='GlobalUses' data-type='SmallVector&lt;llvm::SUnit *, 8&gt;' data-ref="438GlobalUses">GlobalUses</dfn>;</td></tr>
<tr><th id="1780">1780</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="439FirstLocalDef" title='FirstLocalDef' data-type='llvm::MachineInstr *' data-ref="439FirstLocalDef">FirstLocalDef</dfn> =</td></tr>
<tr><th id="1781">1781</th><td>    <a class="local col0 ref" href="#420LIS" title='LIS' data-ref="420LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getInstructionFromIndex' data-ref="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="local col8 ref" href="#428LocalLI" title='LocalLI' data-ref="428LocalLI">LocalLI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange10beginIndexEv" title='llvm::LiveRange::beginIndex' data-ref="_ZNK4llvm9LiveRange10beginIndexEv">beginIndex</a>());</td></tr>
<tr><th id="1782">1782</th><td>  <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="440FirstLocalSU" title='FirstLocalSU' data-type='llvm::SUnit *' data-ref="440FirstLocalSU">FirstLocalSU</dfn> = <a class="local col9 ref" href="#419DAG" title='DAG' data-ref="419DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE" title='llvm::ScheduleDAGInstrs::getSUnit' data-ref="_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE">getSUnit</a>(<a class="local col9 ref" href="#439FirstLocalDef" title='FirstLocalDef' data-ref="439FirstLocalDef">FirstLocalDef</a>);</td></tr>
<tr><th id="1783">1783</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col1 decl" id="441Pred" title='Pred' data-type='const llvm::SDep &amp;' data-ref="441Pred">Pred</dfn> : <a class="local col2 ref" href="#432GlobalSU" title='GlobalSU' data-ref="432GlobalSU">GlobalSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>) {</td></tr>
<tr><th id="1784">1784</th><td>    <b>if</b> (<a class="local col1 ref" href="#441Pred" title='Pred' data-ref="441Pred">Pred</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() != <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Anti" title='llvm::SDep::Kind::Anti' data-ref="llvm::SDep::Kind::Anti">Anti</a> || <a class="local col1 ref" href="#441Pred" title='Pred' data-ref="441Pred">Pred</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>() != <a class="local col7 ref" href="#427GlobalReg" title='GlobalReg' data-ref="427GlobalReg">GlobalReg</a>)</td></tr>
<tr><th id="1785">1785</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1786">1786</th><td>    <b>if</b> (<a class="local col1 ref" href="#441Pred" title='Pred' data-ref="441Pred">Pred</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>() == <a class="local col0 ref" href="#440FirstLocalSU" title='FirstLocalSU' data-ref="440FirstLocalSU">FirstLocalSU</a>)</td></tr>
<tr><th id="1787">1787</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1788">1788</th><td>    <b>if</b> (!<a class="local col9 ref" href="#419DAG" title='DAG' data-ref="419DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrs10canAddEdgeEPNS_5SUnitES2_" title='llvm::ScheduleDAGInstrs::canAddEdge' data-ref="_ZN4llvm17ScheduleDAGInstrs10canAddEdgeEPNS_5SUnitES2_">canAddEdge</a>(<a class="local col0 ref" href="#440FirstLocalSU" title='FirstLocalSU' data-ref="440FirstLocalSU">FirstLocalSU</a>, <a class="local col1 ref" href="#441Pred" title='Pred' data-ref="441Pred">Pred</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()))</td></tr>
<tr><th id="1789">1789</th><td>      <b>return</b>;</td></tr>
<tr><th id="1790">1790</th><td>    <a class="local col8 ref" href="#438GlobalUses" title='GlobalUses' data-ref="438GlobalUses">GlobalUses</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col1 ref" href="#441Pred" title='Pred' data-ref="441Pred">Pred</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>());</td></tr>
<tr><th id="1791">1791</th><td>  }</td></tr>
<tr><th id="1792">1792</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Constraining copy SU(&quot; &lt;&lt; CopySU-&gt;NodeNum &lt;&lt; &quot;)\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Constraining copy SU("</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col8 ref" href="#418CopySU" title='CopySU' data-ref="418CopySU">CopySU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>")\n"</q>);</td></tr>
<tr><th id="1793">1793</th><td>  <i>// Add the weak edges.</i></td></tr>
<tr><th id="1794">1794</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt;::<a class="typedef" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl{llvm::SUnit*}::const_iterator" title='llvm::SmallVectorImpl&lt;llvm::SUnit *&gt;::const_iterator' data-type='typename SuperClass::const_iterator' data-ref="llvm::SmallVectorImpl{llvm::SUnit*}::const_iterator">const_iterator</a></td></tr>
<tr><th id="1795">1795</th><td>         <dfn class="local col2 decl" id="442I" title='I' data-type='SmallVectorImpl&lt;SUnit *&gt;::const_iterator' data-ref="442I">I</dfn> = <a class="local col3 ref" href="#433LocalUses" title='LocalUses' data-ref="433LocalUses">LocalUses</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <dfn class="local col3 decl" id="443E" title='E' data-type='SmallVectorImpl&lt;SUnit *&gt;::const_iterator' data-ref="443E">E</dfn> = <a class="local col3 ref" href="#433LocalUses" title='LocalUses' data-ref="433LocalUses">LocalUses</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>(); <a class="local col2 ref" href="#442I" title='I' data-ref="442I">I</a> != <a class="local col3 ref" href="#443E" title='E' data-ref="443E">E</a>; ++<a class="local col2 ref" href="#442I" title='I' data-ref="442I">I</a>) {</td></tr>
<tr><th id="1796">1796</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;  Local use SU(&quot; &lt;&lt; (*I)-&gt;NodeNum &lt;&lt; &quot;) -&gt; SU(&quot; &lt;&lt; GlobalSU-&gt;NodeNum &lt;&lt; &quot;)\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Local use SU("</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> (*<a class="local col2 ref" href="#442I" title='I' data-ref="442I">I</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") -&gt; SU("</q></td></tr>
<tr><th id="1797">1797</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col2 ref" href="#432GlobalSU" title='GlobalSU' data-ref="432GlobalSU">GlobalSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>")\n"</q>);</td></tr>
<tr><th id="1798">1798</th><td>    <a class="local col9 ref" href="#419DAG" title='DAG' data-ref="419DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrs7addEdgeEPNS_5SUnitERKNS_4SDepE" title='llvm::ScheduleDAGInstrs::addEdge' data-ref="_ZN4llvm17ScheduleDAGInstrs7addEdgeEPNS_5SUnitERKNS_4SDepE">addEdge</a>(<a class="local col2 ref" href="#432GlobalSU" title='GlobalSU' data-ref="432GlobalSU">GlobalSU</a>, <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE">(</a>*<a class="local col2 ref" href="#442I" title='I' data-ref="442I">I</a>, <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::OrderKind::Weak" title='llvm::SDep::OrderKind::Weak' data-ref="llvm::SDep::OrderKind::Weak">Weak</a>));</td></tr>
<tr><th id="1799">1799</th><td>  }</td></tr>
<tr><th id="1800">1800</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt;::<a class="typedef" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl{llvm::SUnit*}::const_iterator" title='llvm::SmallVectorImpl&lt;llvm::SUnit *&gt;::const_iterator' data-type='typename SuperClass::const_iterator' data-ref="llvm::SmallVectorImpl{llvm::SUnit*}::const_iterator">const_iterator</a></td></tr>
<tr><th id="1801">1801</th><td>         <dfn class="local col4 decl" id="444I" title='I' data-type='SmallVectorImpl&lt;SUnit *&gt;::const_iterator' data-ref="444I">I</dfn> = <a class="local col8 ref" href="#438GlobalUses" title='GlobalUses' data-ref="438GlobalUses">GlobalUses</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <dfn class="local col5 decl" id="445E" title='E' data-type='SmallVectorImpl&lt;SUnit *&gt;::const_iterator' data-ref="445E">E</dfn> = <a class="local col8 ref" href="#438GlobalUses" title='GlobalUses' data-ref="438GlobalUses">GlobalUses</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>(); <a class="local col4 ref" href="#444I" title='I' data-ref="444I">I</a> != <a class="local col5 ref" href="#445E" title='E' data-ref="445E">E</a>; ++<a class="local col4 ref" href="#444I" title='I' data-ref="444I">I</a>) {</td></tr>
<tr><th id="1802">1802</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;  Global use SU(&quot; &lt;&lt; (*I)-&gt;NodeNum &lt;&lt; &quot;) -&gt; SU(&quot; &lt;&lt; FirstLocalSU-&gt;NodeNum &lt;&lt; &quot;)\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Global use SU("</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> (*<a class="local col4 ref" href="#444I" title='I' data-ref="444I">I</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") -&gt; SU("</q></td></tr>
<tr><th id="1803">1803</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col0 ref" href="#440FirstLocalSU" title='FirstLocalSU' data-ref="440FirstLocalSU">FirstLocalSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>")\n"</q>);</td></tr>
<tr><th id="1804">1804</th><td>    <a class="local col9 ref" href="#419DAG" title='DAG' data-ref="419DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrs7addEdgeEPNS_5SUnitERKNS_4SDepE" title='llvm::ScheduleDAGInstrs::addEdge' data-ref="_ZN4llvm17ScheduleDAGInstrs7addEdgeEPNS_5SUnitERKNS_4SDepE">addEdge</a>(<a class="local col0 ref" href="#440FirstLocalSU" title='FirstLocalSU' data-ref="440FirstLocalSU">FirstLocalSU</a>, <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE">(</a>*<a class="local col4 ref" href="#444I" title='I' data-ref="444I">I</a>, <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::OrderKind::Weak" title='llvm::SDep::OrderKind::Weak' data-ref="llvm::SDep::OrderKind::Weak">Weak</a>));</td></tr>
<tr><th id="1805">1805</th><td>  }</td></tr>
<tr><th id="1806">1806</th><td>}</td></tr>
<tr><th id="1807">1807</th><td></td></tr>
<tr><th id="1808">1808</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113CopyConstrain5applyEPN4llvm17ScheduleDAGInstrsE">/// Callback from DAG postProcessing to create weak edges to encourage</i></td></tr>
<tr><th id="1809">1809</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113CopyConstrain5applyEPN4llvm17ScheduleDAGInstrsE">/// copy elimination.</i></td></tr>
<tr><th id="1810">1810</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::CopyConstrain" title='(anonymous namespace)::CopyConstrain' data-ref="(anonymousnamespace)::CopyConstrain">CopyConstrain</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_113CopyConstrain5applyEPN4llvm17ScheduleDAGInstrsE" title='(anonymous namespace)::CopyConstrain::apply' data-type='void (anonymous namespace)::CopyConstrain::apply(llvm::ScheduleDAGInstrs * DAGInstrs)' data-ref="_ZN12_GLOBAL__N_113CopyConstrain5applyEPN4llvm17ScheduleDAGInstrsE">apply</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> *<dfn class="local col6 decl" id="446DAGInstrs" title='DAGInstrs' data-type='llvm::ScheduleDAGInstrs *' data-ref="446DAGInstrs">DAGInstrs</dfn>) {</td></tr>
<tr><th id="1811">1811</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a> *<dfn class="local col7 decl" id="447DAG" title='DAG' data-type='llvm::ScheduleDAGMI *' data-ref="447DAG">DAG</dfn> = <b>static_cast</b>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a>*&gt;(<a class="local col6 ref" href="#446DAGInstrs" title='DAGInstrs' data-ref="446DAGInstrs">DAGInstrs</a>);</td></tr>
<tr><th id="1812">1812</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DAG-&gt;hasVRegLiveness() &amp;&amp; &quot;Expect VRegs with LiveIntervals&quot;) ? void (0) : __assert_fail (&quot;DAG-&gt;hasVRegLiveness() &amp;&amp; \&quot;Expect VRegs with LiveIntervals\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 1812, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#447DAG" title='DAG' data-ref="447DAG">DAG</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13ScheduleDAGMI15hasVRegLivenessEv" title='llvm::ScheduleDAGMI::hasVRegLiveness' data-ref="_ZNK4llvm13ScheduleDAGMI15hasVRegLivenessEv">hasVRegLiveness</a>() &amp;&amp; <q>"Expect VRegs with LiveIntervals"</q>);</td></tr>
<tr><th id="1813">1813</th><td></td></tr>
<tr><th id="1814">1814</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="448FirstPos" title='FirstPos' data-type='MachineBasicBlock::iterator' data-ref="448FirstPos">FirstPos</dfn> = <a class="tu ref" href="#_ZL11nextIfDebugN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS0_IKS1_Lb0EEE" title='nextIfDebug' data-use='c' data-ref="_ZL11nextIfDebugN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS0_IKS1_Lb0EEE">nextIfDebug</a>(<a class="local col7 ref" href="#447DAG" title='DAG' data-ref="447DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs5beginEv" title='llvm::ScheduleDAGInstrs::begin' data-ref="_ZNK4llvm17ScheduleDAGInstrs5beginEv">begin</a>(), <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE"></a><a class="local col7 ref" href="#447DAG" title='DAG' data-ref="447DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs3endEv" title='llvm::ScheduleDAGInstrs::end' data-ref="_ZNK4llvm17ScheduleDAGInstrs3endEv">end</a>());</td></tr>
<tr><th id="1815">1815</th><td>  <b>if</b> (<a class="local col8 ref" href="#448FirstPos" title='FirstPos' data-ref="448FirstPos">FirstPos</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col7 ref" href="#447DAG" title='DAG' data-ref="447DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs3endEv" title='llvm::ScheduleDAGInstrs::end' data-ref="_ZNK4llvm17ScheduleDAGInstrs3endEv">end</a>())</td></tr>
<tr><th id="1816">1816</th><td>    <b>return</b>;</td></tr>
<tr><th id="1817">1817</th><td>  <a class="tu member" href="#(anonymousnamespace)::CopyConstrain::RegionBeginIdx" title='(anonymous namespace)::CopyConstrain::RegionBeginIdx' data-use='w' data-ref="(anonymousnamespace)::CopyConstrain::RegionBeginIdx">RegionBeginIdx</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSEOS0_">=</a> <a class="local col7 ref" href="#447DAG" title='DAG' data-ref="447DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13ScheduleDAGMI6getLISEv" title='llvm::ScheduleDAGMI::getLIS' data-ref="_ZNK4llvm13ScheduleDAGMI6getLISEv">getLIS</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#448FirstPos" title='FirstPos' data-ref="448FirstPos">FirstPos</a>);</td></tr>
<tr><th id="1818">1818</th><td>  <a class="tu member" href="#(anonymousnamespace)::CopyConstrain::RegionEndIdx" title='(anonymous namespace)::CopyConstrain::RegionEndIdx' data-use='w' data-ref="(anonymousnamespace)::CopyConstrain::RegionEndIdx">RegionEndIdx</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSEOS0_">=</a> <a class="local col7 ref" href="#447DAG" title='DAG' data-ref="447DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13ScheduleDAGMI6getLISEv" title='llvm::ScheduleDAGMI::getLIS' data-ref="_ZNK4llvm13ScheduleDAGMI6getLISEv">getLIS</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(</td></tr>
<tr><th id="1819">1819</th><td>      <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="tu ref" href="#_ZL13priorNonDebugN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS0_IKS1_Lb0EEE" title='priorNonDebug' data-use='c' data-ref="_ZL13priorNonDebugN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS0_IKS1_Lb0EEE">priorNonDebug</a>(<a class="local col7 ref" href="#447DAG" title='DAG' data-ref="447DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs3endEv" title='llvm::ScheduleDAGInstrs::end' data-ref="_ZNK4llvm17ScheduleDAGInstrs3endEv">end</a>(), <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE"></a><a class="local col7 ref" href="#447DAG" title='DAG' data-ref="447DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs5beginEv" title='llvm::ScheduleDAGInstrs::begin' data-ref="_ZNK4llvm17ScheduleDAGInstrs5beginEv">begin</a>()));</td></tr>
<tr><th id="1820">1820</th><td></td></tr>
<tr><th id="1821">1821</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> &amp;<dfn class="local col9 decl" id="449SU" title='SU' data-type='llvm::SUnit &amp;' data-ref="449SU">SU</dfn> : <a class="local col7 ref" href="#447DAG" title='DAG' data-ref="447DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>) {</td></tr>
<tr><th id="1822">1822</th><td>    <b>if</b> (!<a class="local col9 ref" href="#449SU" title='SU' data-ref="449SU">SU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>())</td></tr>
<tr><th id="1823">1823</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1824">1824</th><td></td></tr>
<tr><th id="1825">1825</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_113CopyConstrain18constrainLocalCopyEPN4llvm5SUnitEPNS1_17ScheduleDAGMILiveE" title='(anonymous namespace)::CopyConstrain::constrainLocalCopy' data-use='c' data-ref="_ZN12_GLOBAL__N_113CopyConstrain18constrainLocalCopyEPN4llvm5SUnitEPNS1_17ScheduleDAGMILiveE">constrainLocalCopy</a>(&amp;<a class="local col9 ref" href="#449SU" title='SU' data-ref="449SU">SU</a>, <b>static_cast</b>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive" title='llvm::ScheduleDAGMILive' data-ref="llvm::ScheduleDAGMILive">ScheduleDAGMILive</a>*&gt;(<a class="local col7 ref" href="#447DAG" title='DAG' data-ref="447DAG">DAG</a>));</td></tr>
<tr><th id="1826">1826</th><td>  }</td></tr>
<tr><th id="1827">1827</th><td>}</td></tr>
<tr><th id="1828">1828</th><td></td></tr>
<tr><th id="1829">1829</th><td><i  data-doc="InvalidCycle">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1830">1830</th><td><i  data-doc="InvalidCycle">// MachineSchedStrategy helpers used by GenericScheduler, GenericPostScheduler</i></td></tr>
<tr><th id="1831">1831</th><td><i  data-doc="InvalidCycle">// and possibly other custom schedulers.</i></td></tr>
<tr><th id="1832">1832</th><td><i  data-doc="InvalidCycle">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1833">1833</th><td></td></tr>
<tr><th id="1834">1834</th><td><em>static</em> <em>const</em> <em>unsigned</em> <dfn class="tu decl def" id="InvalidCycle" title='InvalidCycle' data-type='const unsigned int' data-ref="InvalidCycle">InvalidCycle</dfn> = ~<var>0U</var>;</td></tr>
<tr><th id="1835">1835</th><td></td></tr>
<tr><th id="1836">1836</th><td><a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary">SchedBoundary</a>::<dfn class="decl def" id="_ZN4llvm13SchedBoundaryD1Ev" title='llvm::SchedBoundary::~SchedBoundary' data-ref="_ZN4llvm13SchedBoundaryD1Ev">~SchedBoundary</dfn>() { <b>delete</b> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::HazardRec" title='llvm::SchedBoundary::HazardRec' data-ref="llvm::SchedBoundary::HazardRec">HazardRec</a>; }</td></tr>
<tr><th id="1837">1837</th><td></td></tr>
<tr><th id="1838">1838</th><td><i class="doc" data-doc="_ZL18checkResourceLimitjjjb">/// Given a Count of resource usage and a Latency value, return true if a</i></td></tr>
<tr><th id="1839">1839</th><td><i class="doc" data-doc="_ZL18checkResourceLimitjjjb">/// SchedBoundary becomes resource limited.</i></td></tr>
<tr><th id="1840">1840</th><td><i class="doc" data-doc="_ZL18checkResourceLimitjjjb">/// If we are checking after scheduling a node, we should return true when</i></td></tr>
<tr><th id="1841">1841</th><td><i class="doc" data-doc="_ZL18checkResourceLimitjjjb">/// we just reach the resource limit.</i></td></tr>
<tr><th id="1842">1842</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL18checkResourceLimitjjjb" title='checkResourceLimit' data-type='bool checkResourceLimit(unsigned int LFactor, unsigned int Count, unsigned int Latency, bool AfterSchedNode)' data-ref="_ZL18checkResourceLimitjjjb">checkResourceLimit</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="450LFactor" title='LFactor' data-type='unsigned int' data-ref="450LFactor">LFactor</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="451Count" title='Count' data-type='unsigned int' data-ref="451Count">Count</dfn>,</td></tr>
<tr><th id="1843">1843</th><td>                               <em>unsigned</em> <dfn class="local col2 decl" id="452Latency" title='Latency' data-type='unsigned int' data-ref="452Latency">Latency</dfn>, <em>bool</em> <dfn class="local col3 decl" id="453AfterSchedNode" title='AfterSchedNode' data-type='bool' data-ref="453AfterSchedNode">AfterSchedNode</dfn>) {</td></tr>
<tr><th id="1844">1844</th><td>  <em>int</em> <dfn class="local col4 decl" id="454ResCntFactor" title='ResCntFactor' data-type='int' data-ref="454ResCntFactor">ResCntFactor</dfn> = (<em>int</em>)(<a class="local col1 ref" href="#451Count" title='Count' data-ref="451Count">Count</a> - (<a class="local col2 ref" href="#452Latency" title='Latency' data-ref="452Latency">Latency</a> * <a class="local col0 ref" href="#450LFactor" title='LFactor' data-ref="450LFactor">LFactor</a>));</td></tr>
<tr><th id="1845">1845</th><td>  <b>if</b> (<a class="local col3 ref" href="#453AfterSchedNode" title='AfterSchedNode' data-ref="453AfterSchedNode">AfterSchedNode</a>)</td></tr>
<tr><th id="1846">1846</th><td>    <b>return</b> <a class="local col4 ref" href="#454ResCntFactor" title='ResCntFactor' data-ref="454ResCntFactor">ResCntFactor</a> &gt;= (<em>int</em>)<a class="local col0 ref" href="#450LFactor" title='LFactor' data-ref="450LFactor">LFactor</a>;</td></tr>
<tr><th id="1847">1847</th><td>  <b>else</b></td></tr>
<tr><th id="1848">1848</th><td>    <b>return</b> <a class="local col4 ref" href="#454ResCntFactor" title='ResCntFactor' data-ref="454ResCntFactor">ResCntFactor</a> &gt; (<em>int</em>)<a class="local col0 ref" href="#450LFactor" title='LFactor' data-ref="450LFactor">LFactor</a>;</td></tr>
<tr><th id="1849">1849</th><td>}</td></tr>
<tr><th id="1850">1850</th><td></td></tr>
<tr><th id="1851">1851</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary">SchedBoundary</a>::<dfn class="decl def" id="_ZN4llvm13SchedBoundary5resetEv" title='llvm::SchedBoundary::reset' data-ref="_ZN4llvm13SchedBoundary5resetEv">reset</dfn>() {</td></tr>
<tr><th id="1852">1852</th><td>  <i>// A new HazardRec is created for each DAG and owned by SchedBoundary.</i></td></tr>
<tr><th id="1853">1853</th><td><i>  // Destroying and reconstructing it is very expensive though. So keep</i></td></tr>
<tr><th id="1854">1854</th><td><i>  // invalid, placeholder HazardRecs.</i></td></tr>
<tr><th id="1855">1855</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::HazardRec" title='llvm::SchedBoundary::HazardRec' data-ref="llvm::SchedBoundary::HazardRec">HazardRec</a> &amp;&amp; <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::HazardRec" title='llvm::SchedBoundary::HazardRec' data-ref="llvm::SchedBoundary::HazardRec">HazardRec</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZNK4llvm24ScheduleHazardRecognizer9isEnabledEv" title='llvm::ScheduleHazardRecognizer::isEnabled' data-ref="_ZNK4llvm24ScheduleHazardRecognizer9isEnabledEv">isEnabled</a>()) {</td></tr>
<tr><th id="1856">1856</th><td>    <b>delete</b> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::HazardRec" title='llvm::SchedBoundary::HazardRec' data-ref="llvm::SchedBoundary::HazardRec">HazardRec</a>;</td></tr>
<tr><th id="1857">1857</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::HazardRec" title='llvm::SchedBoundary::HazardRec' data-ref="llvm::SchedBoundary::HazardRec">HazardRec</a> = <b>nullptr</b>;</td></tr>
<tr><th id="1858">1858</th><td>  }</td></tr>
<tr><th id="1859">1859</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Available" title='llvm::SchedBoundary::Available' data-ref="llvm::SchedBoundary::Available">Available</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10ReadyQueue5clearEv" title='llvm::ReadyQueue::clear' data-ref="_ZN4llvm10ReadyQueue5clearEv">clear</a>();</td></tr>
<tr><th id="1860">1860</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Pending" title='llvm::SchedBoundary::Pending' data-ref="llvm::SchedBoundary::Pending">Pending</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10ReadyQueue5clearEv" title='llvm::ReadyQueue::clear' data-ref="_ZN4llvm10ReadyQueue5clearEv">clear</a>();</td></tr>
<tr><th id="1861">1861</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::CheckPending" title='llvm::SchedBoundary::CheckPending' data-ref="llvm::SchedBoundary::CheckPending">CheckPending</a> = <b>false</b>;</td></tr>
<tr><th id="1862">1862</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::CurrCycle" title='llvm::SchedBoundary::CurrCycle' data-ref="llvm::SchedBoundary::CurrCycle">CurrCycle</a> = <var>0</var>;</td></tr>
<tr><th id="1863">1863</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::CurrMOps" title='llvm::SchedBoundary::CurrMOps' data-ref="llvm::SchedBoundary::CurrMOps">CurrMOps</a> = <var>0</var>;</td></tr>
<tr><th id="1864">1864</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::MinReadyCycle" title='llvm::SchedBoundary::MinReadyCycle' data-ref="llvm::SchedBoundary::MinReadyCycle">MinReadyCycle</a> = <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>unsigned</em>&gt;::<a class="ref" href="../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIjE3maxEv" title='std::numeric_limits&lt;unsigned int&gt;::max' data-ref="_ZNSt14numeric_limitsIjE3maxEv">max</a>();</td></tr>
<tr><th id="1865">1865</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::ExpectedLatency" title='llvm::SchedBoundary::ExpectedLatency' data-ref="llvm::SchedBoundary::ExpectedLatency">ExpectedLatency</a> = <var>0</var>;</td></tr>
<tr><th id="1866">1866</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::DependentLatency" title='llvm::SchedBoundary::DependentLatency' data-ref="llvm::SchedBoundary::DependentLatency">DependentLatency</a> = <var>0</var>;</td></tr>
<tr><th id="1867">1867</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::RetiredMOps" title='llvm::SchedBoundary::RetiredMOps' data-ref="llvm::SchedBoundary::RetiredMOps">RetiredMOps</a> = <var>0</var>;</td></tr>
<tr><th id="1868">1868</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::MaxExecutedResCount" title='llvm::SchedBoundary::MaxExecutedResCount' data-ref="llvm::SchedBoundary::MaxExecutedResCount">MaxExecutedResCount</a> = <var>0</var>;</td></tr>
<tr><th id="1869">1869</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::ZoneCritResIdx" title='llvm::SchedBoundary::ZoneCritResIdx' data-ref="llvm::SchedBoundary::ZoneCritResIdx">ZoneCritResIdx</a> = <var>0</var>;</td></tr>
<tr><th id="1870">1870</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::IsResourceLimited" title='llvm::SchedBoundary::IsResourceLimited' data-ref="llvm::SchedBoundary::IsResourceLimited">IsResourceLimited</a> = <b>false</b>;</td></tr>
<tr><th id="1871">1871</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::ReservedCycles" title='llvm::SchedBoundary::ReservedCycles' data-ref="llvm::SchedBoundary::ReservedCycles">ReservedCycles</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="1872">1872</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::ReservedCyclesIndex" title='llvm::SchedBoundary::ReservedCyclesIndex' data-ref="llvm::SchedBoundary::ReservedCyclesIndex">ReservedCyclesIndex</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="1873">1873</th><td><u>#<span data-ppcond="1873">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="1874">1874</th><td>  <i>// Track the maximum number of stall cycles that could arise either from the</i></td></tr>
<tr><th id="1875">1875</th><td><i>  // latency of a DAG edge or the number of cycles that a processor resource is</i></td></tr>
<tr><th id="1876">1876</th><td><i>  // reserved (SchedBoundary::ReservedCycles).</i></td></tr>
<tr><th id="1877">1877</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::MaxObservedStall" title='llvm::SchedBoundary::MaxObservedStall' data-ref="llvm::SchedBoundary::MaxObservedStall">MaxObservedStall</a> = <var>0</var>;</td></tr>
<tr><th id="1878">1878</th><td><u>#<span data-ppcond="1873">endif</span></u></td></tr>
<tr><th id="1879">1879</th><td>  <i>// Reserve a zero-count for invalid CritResIdx.</i></td></tr>
<tr><th id="1880">1880</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::ExecutedResCounts" title='llvm::SchedBoundary::ExecutedResCounts' data-ref="llvm::SchedBoundary::ExecutedResCounts">ExecutedResCounts</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE" title='llvm::SmallVectorImpl::resize' data-ref="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE">resize</a>(<var>1</var>);</td></tr>
<tr><th id="1881">1881</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!ExecutedResCounts[0] &amp;&amp; &quot;nonzero count for bad resource&quot;) ? void (0) : __assert_fail (&quot;!ExecutedResCounts[0] &amp;&amp; \&quot;nonzero count for bad resource\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 1881, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::ExecutedResCounts" title='llvm::SchedBoundary::ExecutedResCounts' data-ref="llvm::SchedBoundary::ExecutedResCounts">ExecutedResCounts</a>[<var>0</var>] &amp;&amp; <q>"nonzero count for bad resource"</q>);</td></tr>
<tr><th id="1882">1882</th><td>}</td></tr>
<tr><th id="1883">1883</th><td></td></tr>
<tr><th id="1884">1884</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedRemainder" title='llvm::SchedRemainder' data-ref="llvm::SchedRemainder">SchedRemainder</a>::</td></tr>
<tr><th id="1885">1885</th><td><dfn class="decl def" id="_ZN4llvm14SchedRemainder4initEPNS_13ScheduleDAGMIEPKNS_16TargetSchedModelE" title='llvm::SchedRemainder::init' data-ref="_ZN4llvm14SchedRemainder4initEPNS_13ScheduleDAGMIEPKNS_16TargetSchedModelE">init</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a> *<dfn class="local col5 decl" id="455DAG" title='DAG' data-type='llvm::ScheduleDAGMI *' data-ref="455DAG">DAG</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a> *<dfn class="local col6 decl" id="456SchedModel" title='SchedModel' data-type='const llvm::TargetSchedModel *' data-ref="456SchedModel">SchedModel</dfn>) {</td></tr>
<tr><th id="1886">1886</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm14SchedRemainder5resetEv" title='llvm::SchedRemainder::reset' data-ref="_ZN4llvm14SchedRemainder5resetEv">reset</a>();</td></tr>
<tr><th id="1887">1887</th><td>  <b>if</b> (!<a class="local col6 ref" href="#456SchedModel" title='SchedModel' data-ref="456SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv" title='llvm::TargetSchedModel::hasInstrSchedModel' data-ref="_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv">hasInstrSchedModel</a>())</td></tr>
<tr><th id="1888">1888</th><td>    <b>return</b>;</td></tr>
<tr><th id="1889">1889</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedRemainder::RemainingCounts" title='llvm::SchedRemainder::RemainingCounts' data-ref="llvm::SchedRemainder::RemainingCounts">RemainingCounts</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE" title='llvm::SmallVectorImpl::resize' data-ref="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE">resize</a>(<a class="local col6 ref" href="#456SchedModel" title='SchedModel' data-ref="456SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel23getNumProcResourceKindsEv" title='llvm::TargetSchedModel::getNumProcResourceKinds' data-ref="_ZNK4llvm16TargetSchedModel23getNumProcResourceKindsEv">getNumProcResourceKinds</a>());</td></tr>
<tr><th id="1890">1890</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> &amp;<dfn class="local col7 decl" id="457SU" title='SU' data-type='llvm::SUnit &amp;' data-ref="457SU">SU</dfn> : <a class="local col5 ref" href="#455DAG" title='DAG' data-ref="455DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>) {</td></tr>
<tr><th id="1891">1891</th><td>    <em>const</em> <a class="type" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedClassDesc" title='llvm::MCSchedClassDesc' data-ref="llvm::MCSchedClassDesc">MCSchedClassDesc</a> *<dfn class="local col8 decl" id="458SC" title='SC' data-type='const llvm::MCSchedClassDesc *' data-ref="458SC">SC</dfn> = <a class="local col5 ref" href="#455DAG" title='DAG' data-ref="455DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs13getSchedClassEPNS_5SUnitE" title='llvm::ScheduleDAGInstrs::getSchedClass' data-ref="_ZNK4llvm17ScheduleDAGInstrs13getSchedClassEPNS_5SUnitE">getSchedClass</a>(&amp;<a class="local col7 ref" href="#457SU" title='SU' data-ref="457SU">SU</a>);</td></tr>
<tr><th id="1892">1892</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedRemainder::RemIssueCount" title='llvm::SchedRemainder::RemIssueCount' data-ref="llvm::SchedRemainder::RemIssueCount">RemIssueCount</a> += <a class="local col6 ref" href="#456SchedModel" title='SchedModel' data-ref="456SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel14getNumMicroOpsEPKNS_12MachineInstrEPKNS_16MCSchedClassDescE" title='llvm::TargetSchedModel::getNumMicroOps' data-ref="_ZNK4llvm16TargetSchedModel14getNumMicroOpsEPKNS_12MachineInstrEPKNS_16MCSchedClassDescE">getNumMicroOps</a>(<a class="local col7 ref" href="#457SU" title='SU' data-ref="457SU">SU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>(), <a class="local col8 ref" href="#458SC" title='SC' data-ref="458SC">SC</a>)</td></tr>
<tr><th id="1893">1893</th><td>      * <a class="local col6 ref" href="#456SchedModel" title='SchedModel' data-ref="456SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel16getMicroOpFactorEv" title='llvm::TargetSchedModel::getMicroOpFactor' data-ref="_ZNK4llvm16TargetSchedModel16getMicroOpFactorEv">getMicroOpFactor</a>();</td></tr>
<tr><th id="1894">1894</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a>::<a class="typedef" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::ProcResIter" title='llvm::TargetSchedModel::ProcResIter' data-type='const llvm::MCWriteProcResEntry *' data-ref="llvm::TargetSchedModel::ProcResIter">ProcResIter</a></td></tr>
<tr><th id="1895">1895</th><td>           <dfn class="local col9 decl" id="459PI" title='PI' data-type='TargetSchedModel::ProcResIter' data-ref="459PI">PI</dfn> = <a class="local col6 ref" href="#456SchedModel" title='SchedModel' data-ref="456SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel20getWriteProcResBeginEPKNS_16MCSchedClassDescE" title='llvm::TargetSchedModel::getWriteProcResBegin' data-ref="_ZNK4llvm16TargetSchedModel20getWriteProcResBeginEPKNS_16MCSchedClassDescE">getWriteProcResBegin</a>(<a class="local col8 ref" href="#458SC" title='SC' data-ref="458SC">SC</a>),</td></tr>
<tr><th id="1896">1896</th><td>           <dfn class="local col0 decl" id="460PE" title='PE' data-type='TargetSchedModel::ProcResIter' data-ref="460PE">PE</dfn> = <a class="local col6 ref" href="#456SchedModel" title='SchedModel' data-ref="456SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel18getWriteProcResEndEPKNS_16MCSchedClassDescE" title='llvm::TargetSchedModel::getWriteProcResEnd' data-ref="_ZNK4llvm16TargetSchedModel18getWriteProcResEndEPKNS_16MCSchedClassDescE">getWriteProcResEnd</a>(<a class="local col8 ref" href="#458SC" title='SC' data-ref="458SC">SC</a>); <a class="local col9 ref" href="#459PI" title='PI' data-ref="459PI">PI</a> != <a class="local col0 ref" href="#460PE" title='PE' data-ref="460PE">PE</a>; ++<a class="local col9 ref" href="#459PI" title='PI' data-ref="459PI">PI</a>) {</td></tr>
<tr><th id="1897">1897</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="461PIdx" title='PIdx' data-type='unsigned int' data-ref="461PIdx">PIdx</dfn> = <a class="local col9 ref" href="#459PI" title='PI' data-ref="459PI">PI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCWriteProcResEntry::ProcResourceIdx" title='llvm::MCWriteProcResEntry::ProcResourceIdx' data-ref="llvm::MCWriteProcResEntry::ProcResourceIdx">ProcResourceIdx</a>;</td></tr>
<tr><th id="1898">1898</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="462Factor" title='Factor' data-type='unsigned int' data-ref="462Factor">Factor</dfn> = <a class="local col6 ref" href="#456SchedModel" title='SchedModel' data-ref="456SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel17getResourceFactorEj" title='llvm::TargetSchedModel::getResourceFactor' data-ref="_ZNK4llvm16TargetSchedModel17getResourceFactorEj">getResourceFactor</a>(<a class="local col1 ref" href="#461PIdx" title='PIdx' data-ref="461PIdx">PIdx</a>);</td></tr>
<tr><th id="1899">1899</th><td>      <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedRemainder::RemainingCounts" title='llvm::SchedRemainder::RemainingCounts' data-ref="llvm::SchedRemainder::RemainingCounts">RemainingCounts</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#461PIdx" title='PIdx' data-ref="461PIdx">PIdx</a>]</a> += (<a class="local col2 ref" href="#462Factor" title='Factor' data-ref="462Factor">Factor</a> * <a class="local col9 ref" href="#459PI" title='PI' data-ref="459PI">PI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCWriteProcResEntry::Cycles" title='llvm::MCWriteProcResEntry::Cycles' data-ref="llvm::MCWriteProcResEntry::Cycles">Cycles</a>);</td></tr>
<tr><th id="1900">1900</th><td>    }</td></tr>
<tr><th id="1901">1901</th><td>  }</td></tr>
<tr><th id="1902">1902</th><td>}</td></tr>
<tr><th id="1903">1903</th><td></td></tr>
<tr><th id="1904">1904</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary">SchedBoundary</a>::</td></tr>
<tr><th id="1905">1905</th><td><dfn class="decl def" id="_ZN4llvm13SchedBoundary4initEPNS_13ScheduleDAGMIEPKNS_16TargetSchedModelEPNS_14SchedRemainderE" title='llvm::SchedBoundary::init' data-ref="_ZN4llvm13SchedBoundary4initEPNS_13ScheduleDAGMIEPKNS_16TargetSchedModelEPNS_14SchedRemainderE">init</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a> *<dfn class="local col3 decl" id="463dag" title='dag' data-type='llvm::ScheduleDAGMI *' data-ref="463dag">dag</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a> *<dfn class="local col4 decl" id="464smodel" title='smodel' data-type='const llvm::TargetSchedModel *' data-ref="464smodel">smodel</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedRemainder" title='llvm::SchedRemainder' data-ref="llvm::SchedRemainder">SchedRemainder</a> *<dfn class="local col5 decl" id="465rem" title='rem' data-type='llvm::SchedRemainder *' data-ref="465rem">rem</dfn>) {</td></tr>
<tr><th id="1906">1906</th><td>  <a class="member" href="#_ZN4llvm13SchedBoundary5resetEv" title='llvm::SchedBoundary::reset' data-ref="_ZN4llvm13SchedBoundary5resetEv">reset</a>();</td></tr>
<tr><th id="1907">1907</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::DAG" title='llvm::SchedBoundary::DAG' data-ref="llvm::SchedBoundary::DAG">DAG</a> = <a class="local col3 ref" href="#463dag" title='dag' data-ref="463dag">dag</a>;</td></tr>
<tr><th id="1908">1908</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a> = <a class="local col4 ref" href="#464smodel" title='smodel' data-ref="464smodel">smodel</a>;</td></tr>
<tr><th id="1909">1909</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Rem" title='llvm::SchedBoundary::Rem' data-ref="llvm::SchedBoundary::Rem">Rem</a> = <a class="local col5 ref" href="#465rem" title='rem' data-ref="465rem">rem</a>;</td></tr>
<tr><th id="1910">1910</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv" title='llvm::TargetSchedModel::hasInstrSchedModel' data-ref="_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv">hasInstrSchedModel</a>()) {</td></tr>
<tr><th id="1911">1911</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="466ResourceCount" title='ResourceCount' data-type='unsigned int' data-ref="466ResourceCount">ResourceCount</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel23getNumProcResourceKindsEv" title='llvm::TargetSchedModel::getNumProcResourceKinds' data-ref="_ZNK4llvm16TargetSchedModel23getNumProcResourceKindsEv">getNumProcResourceKinds</a>();</td></tr>
<tr><th id="1912">1912</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::ReservedCyclesIndex" title='llvm::SchedBoundary::ReservedCyclesIndex' data-ref="llvm::SchedBoundary::ReservedCyclesIndex">ReservedCyclesIndex</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE" title='llvm::SmallVectorImpl::resize' data-ref="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE">resize</a>(<a class="local col6 ref" href="#466ResourceCount" title='ResourceCount' data-ref="466ResourceCount">ResourceCount</a>);</td></tr>
<tr><th id="1913">1913</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::ExecutedResCounts" title='llvm::SchedBoundary::ExecutedResCounts' data-ref="llvm::SchedBoundary::ExecutedResCounts">ExecutedResCounts</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE" title='llvm::SmallVectorImpl::resize' data-ref="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE">resize</a>(<a class="local col6 ref" href="#466ResourceCount" title='ResourceCount' data-ref="466ResourceCount">ResourceCount</a>);</td></tr>
<tr><th id="1914">1914</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="467NumUnits" title='NumUnits' data-type='unsigned int' data-ref="467NumUnits">NumUnits</dfn> = <var>0</var>;</td></tr>
<tr><th id="1915">1915</th><td></td></tr>
<tr><th id="1916">1916</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="468i" title='i' data-type='unsigned int' data-ref="468i">i</dfn> = <var>0</var>; <a class="local col8 ref" href="#468i" title='i' data-ref="468i">i</a> &lt; <a class="local col6 ref" href="#466ResourceCount" title='ResourceCount' data-ref="466ResourceCount">ResourceCount</a>; ++<a class="local col8 ref" href="#468i" title='i' data-ref="468i">i</a>) {</td></tr>
<tr><th id="1917">1917</th><td>      <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::ReservedCyclesIndex" title='llvm::SchedBoundary::ReservedCyclesIndex' data-ref="llvm::SchedBoundary::ReservedCyclesIndex">ReservedCyclesIndex</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#468i" title='i' data-ref="468i">i</a>]</a> = <a class="local col7 ref" href="#467NumUnits" title='NumUnits' data-ref="467NumUnits">NumUnits</a>;</td></tr>
<tr><th id="1918">1918</th><td>      <a class="local col7 ref" href="#467NumUnits" title='NumUnits' data-ref="467NumUnits">NumUnits</a> += <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel15getProcResourceEj" title='llvm::TargetSchedModel::getProcResource' data-ref="_ZNK4llvm16TargetSchedModel15getProcResourceEj">getProcResource</a>(<a class="local col8 ref" href="#468i" title='i' data-ref="468i">i</a>)-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCProcResourceDesc::NumUnits" title='llvm::MCProcResourceDesc::NumUnits' data-ref="llvm::MCProcResourceDesc::NumUnits">NumUnits</a>;</td></tr>
<tr><th id="1919">1919</th><td>    }</td></tr>
<tr><th id="1920">1920</th><td></td></tr>
<tr><th id="1921">1921</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::ReservedCycles" title='llvm::SchedBoundary::ReservedCycles' data-ref="llvm::SchedBoundary::ReservedCycles">ReservedCycles</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeERKS2_" title='llvm::SmallVectorImpl::resize' data-ref="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeERKS2_">resize</a>(<a class="local col7 ref" href="#467NumUnits" title='NumUnits' data-ref="467NumUnits">NumUnits</a>, <a class="tu ref" href="#InvalidCycle" title='InvalidCycle' data-use='r' data-ref="InvalidCycle">InvalidCycle</a>);</td></tr>
<tr><th id="1922">1922</th><td>  }</td></tr>
<tr><th id="1923">1923</th><td>}</td></tr>
<tr><th id="1924">1924</th><td></td></tr>
<tr><th id="1925">1925</th><td><i class="doc">/// Compute the stall cycles based on this SUnit's ready time. Heuristics treat</i></td></tr>
<tr><th id="1926">1926</th><td><i class="doc">/// these "soft stalls" differently than the hard stall cycles based on CPU</i></td></tr>
<tr><th id="1927">1927</th><td><i class="doc">/// resources and computed by checkHazard(). A fully in-order model</i></td></tr>
<tr><th id="1928">1928</th><td><i class="doc">/// (MicroOpBufferSize==0) will not make use of this since instructions are not</i></td></tr>
<tr><th id="1929">1929</th><td><i class="doc">/// available for scheduling until they are ready. However, a weaker in-order</i></td></tr>
<tr><th id="1930">1930</th><td><i class="doc">/// model may use this for heuristics. For example, if a processor has in-order</i></td></tr>
<tr><th id="1931">1931</th><td><i class="doc">/// behavior when reading certain resources, this may come into play.</i></td></tr>
<tr><th id="1932">1932</th><td><em>unsigned</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary">SchedBoundary</a>::<dfn class="decl def" id="_ZN4llvm13SchedBoundary21getLatencyStallCyclesEPNS_5SUnitE" title='llvm::SchedBoundary::getLatencyStallCycles' data-ref="_ZN4llvm13SchedBoundary21getLatencyStallCyclesEPNS_5SUnitE">getLatencyStallCycles</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="469SU" title='SU' data-type='llvm::SUnit *' data-ref="469SU">SU</dfn>) {</td></tr>
<tr><th id="1933">1933</th><td>  <b>if</b> (!<a class="local col9 ref" href="#469SU" title='SU' data-ref="469SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isUnbuffered" title='llvm::SUnit::isUnbuffered' data-ref="llvm::SUnit::isUnbuffered">isUnbuffered</a>)</td></tr>
<tr><th id="1934">1934</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1935">1935</th><td></td></tr>
<tr><th id="1936">1936</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="470ReadyCycle" title='ReadyCycle' data-type='unsigned int' data-ref="470ReadyCycle">ReadyCycle</dfn> = (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary5isTopEv" title='llvm::SchedBoundary::isTop' data-ref="_ZNK4llvm13SchedBoundary5isTopEv">isTop</a>() ? <a class="local col9 ref" href="#469SU" title='SU' data-ref="469SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::TopReadyCycle" title='llvm::SUnit::TopReadyCycle' data-ref="llvm::SUnit::TopReadyCycle">TopReadyCycle</a> : <a class="local col9 ref" href="#469SU" title='SU' data-ref="469SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::BotReadyCycle" title='llvm::SUnit::BotReadyCycle' data-ref="llvm::SUnit::BotReadyCycle">BotReadyCycle</a>);</td></tr>
<tr><th id="1937">1937</th><td>  <b>if</b> (<a class="local col0 ref" href="#470ReadyCycle" title='ReadyCycle' data-ref="470ReadyCycle">ReadyCycle</a> &gt; <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::CurrCycle" title='llvm::SchedBoundary::CurrCycle' data-ref="llvm::SchedBoundary::CurrCycle">CurrCycle</a>)</td></tr>
<tr><th id="1938">1938</th><td>    <b>return</b> <a class="local col0 ref" href="#470ReadyCycle" title='ReadyCycle' data-ref="470ReadyCycle">ReadyCycle</a> - <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::CurrCycle" title='llvm::SchedBoundary::CurrCycle' data-ref="llvm::SchedBoundary::CurrCycle">CurrCycle</a>;</td></tr>
<tr><th id="1939">1939</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1940">1940</th><td>}</td></tr>
<tr><th id="1941">1941</th><td></td></tr>
<tr><th id="1942">1942</th><td><i class="doc">/// Compute the next cycle at which the given processor resource unit</i></td></tr>
<tr><th id="1943">1943</th><td><i class="doc">/// can be scheduled.</i></td></tr>
<tr><th id="1944">1944</th><td><em>unsigned</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary">SchedBoundary</a>::<dfn class="decl def" id="_ZN4llvm13SchedBoundary30getNextResourceCycleByInstanceEjj" title='llvm::SchedBoundary::getNextResourceCycleByInstance' data-ref="_ZN4llvm13SchedBoundary30getNextResourceCycleByInstanceEjj">getNextResourceCycleByInstance</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="471InstanceIdx" title='InstanceIdx' data-type='unsigned int' data-ref="471InstanceIdx">InstanceIdx</dfn>,</td></tr>
<tr><th id="1945">1945</th><td>                                                       <em>unsigned</em> <dfn class="local col2 decl" id="472Cycles" title='Cycles' data-type='unsigned int' data-ref="472Cycles">Cycles</dfn>) {</td></tr>
<tr><th id="1946">1946</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="473NextUnreserved" title='NextUnreserved' data-type='unsigned int' data-ref="473NextUnreserved">NextUnreserved</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::ReservedCycles" title='llvm::SchedBoundary::ReservedCycles' data-ref="llvm::SchedBoundary::ReservedCycles">ReservedCycles</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#471InstanceIdx" title='InstanceIdx' data-ref="471InstanceIdx">InstanceIdx</a>]</a>;</td></tr>
<tr><th id="1947">1947</th><td>  <i>// If this resource has never been used, always return cycle zero.</i></td></tr>
<tr><th id="1948">1948</th><td>  <b>if</b> (<a class="local col3 ref" href="#473NextUnreserved" title='NextUnreserved' data-ref="473NextUnreserved">NextUnreserved</a> == <a class="tu ref" href="#InvalidCycle" title='InvalidCycle' data-use='r' data-ref="InvalidCycle">InvalidCycle</a>)</td></tr>
<tr><th id="1949">1949</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1950">1950</th><td>  <i>// For bottom-up scheduling add the cycles needed for the current operation.</i></td></tr>
<tr><th id="1951">1951</th><td>  <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary5isTopEv" title='llvm::SchedBoundary::isTop' data-ref="_ZNK4llvm13SchedBoundary5isTopEv">isTop</a>())</td></tr>
<tr><th id="1952">1952</th><td>    <a class="local col3 ref" href="#473NextUnreserved" title='NextUnreserved' data-ref="473NextUnreserved">NextUnreserved</a> += <a class="local col2 ref" href="#472Cycles" title='Cycles' data-ref="472Cycles">Cycles</a>;</td></tr>
<tr><th id="1953">1953</th><td>  <b>return</b> <a class="local col3 ref" href="#473NextUnreserved" title='NextUnreserved' data-ref="473NextUnreserved">NextUnreserved</a>;</td></tr>
<tr><th id="1954">1954</th><td>}</td></tr>
<tr><th id="1955">1955</th><td></td></tr>
<tr><th id="1956">1956</th><td><i class="doc">/// Compute the next cycle at which the given processor resource can be</i></td></tr>
<tr><th id="1957">1957</th><td><i class="doc">/// scheduled.  Returns the next cycle and the index of the processor resource</i></td></tr>
<tr><th id="1958">1958</th><td><i class="doc">/// instance in the reserved cycles vector.</i></td></tr>
<tr><th id="1959">1959</th><td><span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="1960">1960</th><td><a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary">SchedBoundary</a>::<dfn class="decl def" id="_ZN4llvm13SchedBoundary20getNextResourceCycleEjj" title='llvm::SchedBoundary::getNextResourceCycle' data-ref="_ZN4llvm13SchedBoundary20getNextResourceCycleEjj">getNextResourceCycle</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="474PIdx" title='PIdx' data-type='unsigned int' data-ref="474PIdx">PIdx</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="475Cycles" title='Cycles' data-type='unsigned int' data-ref="475Cycles">Cycles</dfn>) {</td></tr>
<tr><th id="1961">1961</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="476MinNextUnreserved" title='MinNextUnreserved' data-type='unsigned int' data-ref="476MinNextUnreserved">MinNextUnreserved</dfn> = <a class="tu ref" href="#InvalidCycle" title='InvalidCycle' data-use='r' data-ref="InvalidCycle">InvalidCycle</a>;</td></tr>
<tr><th id="1962">1962</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="477InstanceIdx" title='InstanceIdx' data-type='unsigned int' data-ref="477InstanceIdx">InstanceIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="1963">1963</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="478StartIndex" title='StartIndex' data-type='unsigned int' data-ref="478StartIndex">StartIndex</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::ReservedCyclesIndex" title='llvm::SchedBoundary::ReservedCyclesIndex' data-ref="llvm::SchedBoundary::ReservedCyclesIndex">ReservedCyclesIndex</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#474PIdx" title='PIdx' data-ref="474PIdx">PIdx</a>]</a>;</td></tr>
<tr><th id="1964">1964</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="479NumberOfInstances" title='NumberOfInstances' data-type='unsigned int' data-ref="479NumberOfInstances">NumberOfInstances</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel15getProcResourceEj" title='llvm::TargetSchedModel::getProcResource' data-ref="_ZNK4llvm16TargetSchedModel15getProcResourceEj">getProcResource</a>(<a class="local col4 ref" href="#474PIdx" title='PIdx' data-ref="474PIdx">PIdx</a>)-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCProcResourceDesc::NumUnits" title='llvm::MCProcResourceDesc::NumUnits' data-ref="llvm::MCProcResourceDesc::NumUnits">NumUnits</a>;</td></tr>
<tr><th id="1965">1965</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NumberOfInstances &gt; 0 &amp;&amp; &quot;Cannot have zero instances of a ProcResource&quot;) ? void (0) : __assert_fail (&quot;NumberOfInstances &gt; 0 &amp;&amp; \&quot;Cannot have zero instances of a ProcResource\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 1966, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#479NumberOfInstances" title='NumberOfInstances' data-ref="479NumberOfInstances">NumberOfInstances</a> &gt; <var>0</var> &amp;&amp;</td></tr>
<tr><th id="1966">1966</th><td>         <q>"Cannot have zero instances of a ProcResource"</q>);</td></tr>
<tr><th id="1967">1967</th><td></td></tr>
<tr><th id="1968">1968</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="480I" title='I' data-type='unsigned int' data-ref="480I">I</dfn> = <a class="local col8 ref" href="#478StartIndex" title='StartIndex' data-ref="478StartIndex">StartIndex</a>, <dfn class="local col1 decl" id="481End" title='End' data-type='unsigned int' data-ref="481End">End</dfn> = <a class="local col8 ref" href="#478StartIndex" title='StartIndex' data-ref="478StartIndex">StartIndex</a> + <a class="local col9 ref" href="#479NumberOfInstances" title='NumberOfInstances' data-ref="479NumberOfInstances">NumberOfInstances</a>; <a class="local col0 ref" href="#480I" title='I' data-ref="480I">I</a> &lt; <a class="local col1 ref" href="#481End" title='End' data-ref="481End">End</a>;</td></tr>
<tr><th id="1969">1969</th><td>       ++<a class="local col0 ref" href="#480I" title='I' data-ref="480I">I</a>) {</td></tr>
<tr><th id="1970">1970</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="482NextUnreserved" title='NextUnreserved' data-type='unsigned int' data-ref="482NextUnreserved">NextUnreserved</dfn> = <a class="member" href="#_ZN4llvm13SchedBoundary30getNextResourceCycleByInstanceEjj" title='llvm::SchedBoundary::getNextResourceCycleByInstance' data-ref="_ZN4llvm13SchedBoundary30getNextResourceCycleByInstanceEjj">getNextResourceCycleByInstance</a>(<a class="local col0 ref" href="#480I" title='I' data-ref="480I">I</a>, <a class="local col5 ref" href="#475Cycles" title='Cycles' data-ref="475Cycles">Cycles</a>);</td></tr>
<tr><th id="1971">1971</th><td>    <b>if</b> (<a class="local col6 ref" href="#476MinNextUnreserved" title='MinNextUnreserved' data-ref="476MinNextUnreserved">MinNextUnreserved</a> &gt; <a class="local col2 ref" href="#482NextUnreserved" title='NextUnreserved' data-ref="482NextUnreserved">NextUnreserved</a>) {</td></tr>
<tr><th id="1972">1972</th><td>      <a class="local col7 ref" href="#477InstanceIdx" title='InstanceIdx' data-ref="477InstanceIdx">InstanceIdx</a> = <a class="local col0 ref" href="#480I" title='I' data-ref="480I">I</a>;</td></tr>
<tr><th id="1973">1973</th><td>      <a class="local col6 ref" href="#476MinNextUnreserved" title='MinNextUnreserved' data-ref="476MinNextUnreserved">MinNextUnreserved</a> = <a class="local col2 ref" href="#482NextUnreserved" title='NextUnreserved' data-ref="482NextUnreserved">NextUnreserved</a>;</td></tr>
<tr><th id="1974">1974</th><td>    }</td></tr>
<tr><th id="1975">1975</th><td>  }</td></tr>
<tr><th id="1976">1976</th><td>  <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col6 ref" href="#476MinNextUnreserved" title='MinNextUnreserved' data-ref="476MinNextUnreserved">MinNextUnreserved</a></span>, <span class='refarg'><a class="local col7 ref" href="#477InstanceIdx" title='InstanceIdx' data-ref="477InstanceIdx">InstanceIdx</a></span>);</td></tr>
<tr><th id="1977">1977</th><td>}</td></tr>
<tr><th id="1978">1978</th><td></td></tr>
<tr><th id="1979">1979</th><td><i class="doc">/// Does this SU have a hazard within the current instruction group.</i></td></tr>
<tr><th id="1980">1980</th><td><i class="doc">///</i></td></tr>
<tr><th id="1981">1981</th><td><i class="doc">/// The scheduler supports two modes of hazard recognition. The first is the</i></td></tr>
<tr><th id="1982">1982</th><td><i class="doc">/// ScheduleHazardRecognizer API. It is a fully general hazard recognizer that</i></td></tr>
<tr><th id="1983">1983</th><td><i class="doc">/// supports highly complicated in-order reservation tables</i></td></tr>
<tr><th id="1984">1984</th><td><i class="doc">/// (ScoreboardHazardRecognizer) and arbitrary target-specific logic.</i></td></tr>
<tr><th id="1985">1985</th><td><i class="doc">///</i></td></tr>
<tr><th id="1986">1986</th><td><i class="doc">/// The second is a streamlined mechanism that checks for hazards based on</i></td></tr>
<tr><th id="1987">1987</th><td><i class="doc">/// simple counters that the scheduler itself maintains. It explicitly checks</i></td></tr>
<tr><th id="1988">1988</th><td><i class="doc">/// for instruction dispatch limitations, including the number of micro-ops that</i></td></tr>
<tr><th id="1989">1989</th><td><i class="doc">/// can dispatch per cycle.</i></td></tr>
<tr><th id="1990">1990</th><td><i class="doc">///</i></td></tr>
<tr><th id="1991">1991</th><td><i class="doc">/// TODO: Also check whether the SU must start a new group.</i></td></tr>
<tr><th id="1992">1992</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary">SchedBoundary</a>::<dfn class="decl def" id="_ZN4llvm13SchedBoundary11checkHazardEPNS_5SUnitE" title='llvm::SchedBoundary::checkHazard' data-ref="_ZN4llvm13SchedBoundary11checkHazardEPNS_5SUnitE">checkHazard</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="483SU" title='SU' data-type='llvm::SUnit *' data-ref="483SU">SU</dfn>) {</td></tr>
<tr><th id="1993">1993</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::HazardRec" title='llvm::SchedBoundary::HazardRec' data-ref="llvm::SchedBoundary::HazardRec">HazardRec</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZNK4llvm24ScheduleHazardRecognizer9isEnabledEv" title='llvm::ScheduleHazardRecognizer::isEnabled' data-ref="_ZNK4llvm24ScheduleHazardRecognizer9isEnabledEv">isEnabled</a>()</td></tr>
<tr><th id="1994">1994</th><td>      &amp;&amp; <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::HazardRec" title='llvm::SchedBoundary::HazardRec' data-ref="llvm::SchedBoundary::HazardRec">HazardRec</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZN4llvm24ScheduleHazardRecognizer13getHazardTypeEPNS_5SUnitEi" title='llvm::ScheduleHazardRecognizer::getHazardType' data-ref="_ZN4llvm24ScheduleHazardRecognizer13getHazardTypeEPNS_5SUnitEi">getHazardType</a>(<a class="local col3 ref" href="#483SU" title='SU' data-ref="483SU">SU</a>) != <a class="type" href="../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer::HazardType::NoHazard" title='llvm::ScheduleHazardRecognizer::HazardType::NoHazard' data-ref="llvm::ScheduleHazardRecognizer::HazardType::NoHazard">NoHazard</a>) {</td></tr>
<tr><th id="1995">1995</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1996">1996</th><td>  }</td></tr>
<tr><th id="1997">1997</th><td></td></tr>
<tr><th id="1998">1998</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="484uops" title='uops' data-type='unsigned int' data-ref="484uops">uops</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel14getNumMicroOpsEPKNS_12MachineInstrEPKNS_16MCSchedClassDescE" title='llvm::TargetSchedModel::getNumMicroOps' data-ref="_ZNK4llvm16TargetSchedModel14getNumMicroOpsEPKNS_12MachineInstrEPKNS_16MCSchedClassDescE">getNumMicroOps</a>(<a class="local col3 ref" href="#483SU" title='SU' data-ref="483SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>());</td></tr>
<tr><th id="1999">1999</th><td>  <b>if</b> ((<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::CurrMOps" title='llvm::SchedBoundary::CurrMOps' data-ref="llvm::SchedBoundary::CurrMOps">CurrMOps</a> &gt; <var>0</var>) &amp;&amp; (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::CurrMOps" title='llvm::SchedBoundary::CurrMOps' data-ref="llvm::SchedBoundary::CurrMOps">CurrMOps</a> + <a class="local col4 ref" href="#484uops" title='uops' data-ref="484uops">uops</a> &gt; <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel13getIssueWidthEv" title='llvm::TargetSchedModel::getIssueWidth' data-ref="_ZNK4llvm16TargetSchedModel13getIssueWidthEv">getIssueWidth</a>())) {</td></tr>
<tr><th id="2000">2000</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;  SU(&quot; &lt;&lt; SU-&gt;NodeNum &lt;&lt; &quot;) uops=&quot; &lt;&lt; SchedModel-&gt;getNumMicroOps(SU-&gt;getInstr()) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  SU("</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col3 ref" href="#483SU" title='SU' data-ref="483SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") uops="</q></td></tr>
<tr><th id="2001">2001</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel14getNumMicroOpsEPKNS_12MachineInstrEPKNS_16MCSchedClassDescE" title='llvm::TargetSchedModel::getNumMicroOps' data-ref="_ZNK4llvm16TargetSchedModel14getNumMicroOpsEPKNS_12MachineInstrEPKNS_16MCSchedClassDescE">getNumMicroOps</a>(<a class="local col3 ref" href="#483SU" title='SU' data-ref="483SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="2002">2002</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2003">2003</th><td>  }</td></tr>
<tr><th id="2004">2004</th><td></td></tr>
<tr><th id="2005">2005</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::CurrMOps" title='llvm::SchedBoundary::CurrMOps' data-ref="llvm::SchedBoundary::CurrMOps">CurrMOps</a> &gt; <var>0</var> &amp;&amp;</td></tr>
<tr><th id="2006">2006</th><td>      ((<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary5isTopEv" title='llvm::SchedBoundary::isTop' data-ref="_ZNK4llvm13SchedBoundary5isTopEv">isTop</a>() &amp;&amp; <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel14mustBeginGroupEPKNS_12MachineInstrEPKNS_16MCSchedClassDescE" title='llvm::TargetSchedModel::mustBeginGroup' data-ref="_ZNK4llvm16TargetSchedModel14mustBeginGroupEPKNS_12MachineInstrEPKNS_16MCSchedClassDescE">mustBeginGroup</a>(<a class="local col3 ref" href="#483SU" title='SU' data-ref="483SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>())) ||</td></tr>
<tr><th id="2007">2007</th><td>       (!<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary5isTopEv" title='llvm::SchedBoundary::isTop' data-ref="_ZNK4llvm13SchedBoundary5isTopEv">isTop</a>() &amp;&amp; <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel12mustEndGroupEPKNS_12MachineInstrEPKNS_16MCSchedClassDescE" title='llvm::TargetSchedModel::mustEndGroup' data-ref="_ZNK4llvm16TargetSchedModel12mustEndGroupEPKNS_12MachineInstrEPKNS_16MCSchedClassDescE">mustEndGroup</a>(<a class="local col3 ref" href="#483SU" title='SU' data-ref="483SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>())))) {</td></tr>
<tr><th id="2008">2008</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;  hazard: SU(&quot; &lt;&lt; SU-&gt;NodeNum &lt;&lt; &quot;) must &quot; &lt;&lt; (isTop() ? &quot;begin&quot; : &quot;end&quot;) &lt;&lt; &quot; group\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  hazard: SU("</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col3 ref" href="#483SU" title='SU' data-ref="483SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") must "</q></td></tr>
<tr><th id="2009">2009</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary5isTopEv" title='llvm::SchedBoundary::isTop' data-ref="_ZNK4llvm13SchedBoundary5isTopEv">isTop</a>() ? <q>"begin"</q> : <q>"end"</q>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" group\n"</q>);</td></tr>
<tr><th id="2010">2010</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2011">2011</th><td>  }</td></tr>
<tr><th id="2012">2012</th><td></td></tr>
<tr><th id="2013">2013</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv" title='llvm::TargetSchedModel::hasInstrSchedModel' data-ref="_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv">hasInstrSchedModel</a>() &amp;&amp; <a class="local col3 ref" href="#483SU" title='SU' data-ref="483SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::hasReservedResource" title='llvm::SUnit::hasReservedResource' data-ref="llvm::SUnit::hasReservedResource">hasReservedResource</a>) {</td></tr>
<tr><th id="2014">2014</th><td>    <em>const</em> <a class="type" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedClassDesc" title='llvm::MCSchedClassDesc' data-ref="llvm::MCSchedClassDesc">MCSchedClassDesc</a> *<dfn class="local col5 decl" id="485SC" title='SC' data-type='const llvm::MCSchedClassDesc *' data-ref="485SC">SC</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::DAG" title='llvm::SchedBoundary::DAG' data-ref="llvm::SchedBoundary::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs13getSchedClassEPNS_5SUnitE" title='llvm::ScheduleDAGInstrs::getSchedClass' data-ref="_ZNK4llvm17ScheduleDAGInstrs13getSchedClassEPNS_5SUnitE">getSchedClass</a>(<a class="local col3 ref" href="#483SU" title='SU' data-ref="483SU">SU</a>);</td></tr>
<tr><th id="2015">2015</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCWriteProcResEntry" title='llvm::MCWriteProcResEntry' data-ref="llvm::MCWriteProcResEntry">MCWriteProcResEntry</a> &amp;<dfn class="local col6 decl" id="486PE" title='PE' data-type='const llvm::MCWriteProcResEntry &amp;' data-ref="486PE">PE</dfn> :</td></tr>
<tr><th id="2016">2016</th><td>          <a class="ref" href="../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel20getWriteProcResBeginEPKNS_16MCSchedClassDescE" title='llvm::TargetSchedModel::getWriteProcResBegin' data-ref="_ZNK4llvm16TargetSchedModel20getWriteProcResBeginEPKNS_16MCSchedClassDescE">getWriteProcResBegin</a>(<a class="local col5 ref" href="#485SC" title='SC' data-ref="485SC">SC</a>),</td></tr>
<tr><th id="2017">2017</th><td>                     <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel18getWriteProcResEndEPKNS_16MCSchedClassDescE" title='llvm::TargetSchedModel::getWriteProcResEnd' data-ref="_ZNK4llvm16TargetSchedModel18getWriteProcResEndEPKNS_16MCSchedClassDescE">getWriteProcResEnd</a>(<a class="local col5 ref" href="#485SC" title='SC' data-ref="485SC">SC</a>))) {</td></tr>
<tr><th id="2018">2018</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="487ResIdx" title='ResIdx' data-type='unsigned int' data-ref="487ResIdx">ResIdx</dfn> = <a class="local col6 ref" href="#486PE" title='PE' data-ref="486PE">PE</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCWriteProcResEntry::ProcResourceIdx" title='llvm::MCWriteProcResEntry::ProcResourceIdx' data-ref="llvm::MCWriteProcResEntry::ProcResourceIdx">ProcResourceIdx</a>;</td></tr>
<tr><th id="2019">2019</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="488Cycles" title='Cycles' data-type='unsigned int' data-ref="488Cycles">Cycles</dfn> = <a class="local col6 ref" href="#486PE" title='PE' data-ref="486PE">PE</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCWriteProcResEntry::Cycles" title='llvm::MCWriteProcResEntry::Cycles' data-ref="llvm::MCWriteProcResEntry::Cycles">Cycles</a>;</td></tr>
<tr><th id="2020">2020</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="489NRCycle" title='NRCycle' data-type='unsigned int' data-ref="489NRCycle">NRCycle</dfn>, <dfn class="local col0 decl" id="490InstanceIdx" title='InstanceIdx' data-type='unsigned int' data-ref="490InstanceIdx">InstanceIdx</dfn>;</td></tr>
<tr><th id="2021">2021</th><td>      <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/tuple.html#_ZSt3tieDpRT_" title='std::tie' data-ref="_ZSt3tieDpRT_">tie</a>(<span class='refarg'><a class="local col9 ref" href="#489NRCycle" title='NRCycle' data-ref="489NRCycle">NRCycle</a></span>, <span class='refarg'><a class="local col0 ref" href="#490InstanceIdx" title='InstanceIdx' data-ref="490InstanceIdx">InstanceIdx</a></span>) <a class="ref" href="../../../../include/c++/7/tuple.html#_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E" title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E">=</a> <a class="member" href="#_ZN4llvm13SchedBoundary20getNextResourceCycleEjj" title='llvm::SchedBoundary::getNextResourceCycle' data-ref="_ZN4llvm13SchedBoundary20getNextResourceCycleEjj">getNextResourceCycle</a>(<a class="local col7 ref" href="#487ResIdx" title='ResIdx' data-ref="487ResIdx">ResIdx</a>, <a class="local col8 ref" href="#488Cycles" title='Cycles' data-ref="488Cycles">Cycles</a>);</td></tr>
<tr><th id="2022">2022</th><td>      <b>if</b> (<a class="local col9 ref" href="#489NRCycle" title='NRCycle' data-ref="489NRCycle">NRCycle</a> &gt; <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::CurrCycle" title='llvm::SchedBoundary::CurrCycle' data-ref="llvm::SchedBoundary::CurrCycle">CurrCycle</a>) {</td></tr>
<tr><th id="2023">2023</th><td><u>#<span data-ppcond="2023">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="2024">2024</th><td>        <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::MaxObservedStall" title='llvm::SchedBoundary::MaxObservedStall' data-ref="llvm::SchedBoundary::MaxObservedStall">MaxObservedStall</a> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col8 ref" href="#488Cycles" title='Cycles' data-ref="488Cycles">Cycles</a>, <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::MaxObservedStall" title='llvm::SchedBoundary::MaxObservedStall' data-ref="llvm::SchedBoundary::MaxObservedStall">MaxObservedStall</a>);</td></tr>
<tr><th id="2025">2025</th><td><u>#<span data-ppcond="2023">endif</span></u></td></tr>
<tr><th id="2026">2026</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;  SU(&quot; &lt;&lt; SU-&gt;NodeNum &lt;&lt; &quot;) &quot; &lt;&lt; SchedModel-&gt;getResourceName(ResIdx) &lt;&lt; &apos;[&apos; &lt;&lt; InstanceIdx - ReservedCyclesIndex[ResIdx] &lt;&lt; &apos;]&apos; &lt;&lt; &quot;=&quot; &lt;&lt; NRCycle &lt;&lt; &quot;c\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  SU("</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col3 ref" href="#483SU" title='SU' data-ref="483SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") "</q></td></tr>
<tr><th id="2027">2027</th><td>                          <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel15getResourceNameEj" title='llvm::TargetSchedModel::getResourceName' data-ref="_ZNK4llvm16TargetSchedModel15getResourceNameEj">getResourceName</a>(<a class="local col7 ref" href="#487ResIdx" title='ResIdx' data-ref="487ResIdx">ResIdx</a>)</td></tr>
<tr><th id="2028">2028</th><td>                          <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'['</kbd> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col0 ref" href="#490InstanceIdx" title='InstanceIdx' data-ref="490InstanceIdx">InstanceIdx</a> - <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::ReservedCyclesIndex" title='llvm::SchedBoundary::ReservedCyclesIndex' data-ref="llvm::SchedBoundary::ReservedCyclesIndex">ReservedCyclesIndex</a>[<a class="local col7 ref" href="#487ResIdx" title='ResIdx' data-ref="487ResIdx">ResIdx</a>]  <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>']'</kbd></td></tr>
<tr><th id="2029">2029</th><td>                          <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"="</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col9 ref" href="#489NRCycle" title='NRCycle' data-ref="489NRCycle">NRCycle</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"c\n"</q>);</td></tr>
<tr><th id="2030">2030</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2031">2031</th><td>      }</td></tr>
<tr><th id="2032">2032</th><td>    }</td></tr>
<tr><th id="2033">2033</th><td>  }</td></tr>
<tr><th id="2034">2034</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2035">2035</th><td>}</td></tr>
<tr><th id="2036">2036</th><td></td></tr>
<tr><th id="2037">2037</th><td><i>// Find the unscheduled node in ReadySUs with the highest latency.</i></td></tr>
<tr><th id="2038">2038</th><td><em>unsigned</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary">SchedBoundary</a>::</td></tr>
<tr><th id="2039">2039</th><td><dfn class="decl def" id="_ZN4llvm13SchedBoundary14findMaxLatencyENS_8ArrayRefIPNS_5SUnitEEE" title='llvm::SchedBoundary::findMaxLatency' data-ref="_ZN4llvm13SchedBoundary14findMaxLatencyENS_8ArrayRefIPNS_5SUnitEEE">findMaxLatency</dfn>(<a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; <dfn class="local col1 decl" id="491ReadySUs" title='ReadySUs' data-type='ArrayRef&lt;llvm::SUnit *&gt;' data-ref="491ReadySUs">ReadySUs</dfn>) {</td></tr>
<tr><th id="2040">2040</th><td>  <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="492LateSU" title='LateSU' data-type='llvm::SUnit *' data-ref="492LateSU">LateSU</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="2041">2041</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="493RemLatency" title='RemLatency' data-type='unsigned int' data-ref="493RemLatency">RemLatency</dfn> = <var>0</var>;</td></tr>
<tr><th id="2042">2042</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="494SU" title='SU' data-type='llvm::SUnit *' data-ref="494SU">SU</dfn> : <a class="local col1 ref" href="#491ReadySUs" title='ReadySUs' data-ref="491ReadySUs">ReadySUs</a>) {</td></tr>
<tr><th id="2043">2043</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="495L" title='L' data-type='unsigned int' data-ref="495L">L</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary21getUnscheduledLatencyEPNS_5SUnitE" title='llvm::SchedBoundary::getUnscheduledLatency' data-ref="_ZNK4llvm13SchedBoundary21getUnscheduledLatencyEPNS_5SUnitE">getUnscheduledLatency</a>(<a class="local col4 ref" href="#494SU" title='SU' data-ref="494SU">SU</a>);</td></tr>
<tr><th id="2044">2044</th><td>    <b>if</b> (<a class="local col5 ref" href="#495L" title='L' data-ref="495L">L</a> &gt; <a class="local col3 ref" href="#493RemLatency" title='RemLatency' data-ref="493RemLatency">RemLatency</a>) {</td></tr>
<tr><th id="2045">2045</th><td>      <a class="local col3 ref" href="#493RemLatency" title='RemLatency' data-ref="493RemLatency">RemLatency</a> = <a class="local col5 ref" href="#495L" title='L' data-ref="495L">L</a>;</td></tr>
<tr><th id="2046">2046</th><td>      <a class="local col2 ref" href="#492LateSU" title='LateSU' data-ref="492LateSU">LateSU</a> = <a class="local col4 ref" href="#494SU" title='SU' data-ref="494SU">SU</a>;</td></tr>
<tr><th id="2047">2047</th><td>    }</td></tr>
<tr><th id="2048">2048</th><td>  }</td></tr>
<tr><th id="2049">2049</th><td>  <b>if</b> (<a class="local col2 ref" href="#492LateSU" title='LateSU' data-ref="492LateSU">LateSU</a>) {</td></tr>
<tr><th id="2050">2050</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; Available.getName() &lt;&lt; &quot; RemLatency SU(&quot; &lt;&lt; LateSU-&gt;NodeNum &lt;&lt; &quot;) &quot; &lt;&lt; RemLatency &lt;&lt; &quot;c\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Available" title='llvm::SchedBoundary::Available' data-ref="llvm::SchedBoundary::Available">Available</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue7getNameEv" title='llvm::ReadyQueue::getName' data-ref="_ZNK4llvm10ReadyQueue7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" RemLatency SU("</q></td></tr>
<tr><th id="2051">2051</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col2 ref" href="#492LateSU" title='LateSU' data-ref="492LateSU">LateSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col3 ref" href="#493RemLatency" title='RemLatency' data-ref="493RemLatency">RemLatency</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"c\n"</q>);</td></tr>
<tr><th id="2052">2052</th><td>  }</td></tr>
<tr><th id="2053">2053</th><td>  <b>return</b> <a class="local col3 ref" href="#493RemLatency" title='RemLatency' data-ref="493RemLatency">RemLatency</a>;</td></tr>
<tr><th id="2054">2054</th><td>}</td></tr>
<tr><th id="2055">2055</th><td></td></tr>
<tr><th id="2056">2056</th><td><i>// Count resources in this zone and the remaining unscheduled</i></td></tr>
<tr><th id="2057">2057</th><td><i>// instruction. Return the max count, scaled. Set OtherCritIdx to the critical</i></td></tr>
<tr><th id="2058">2058</th><td><i>// resource index, or zero if the zone is issue limited.</i></td></tr>
<tr><th id="2059">2059</th><td><em>unsigned</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary">SchedBoundary</a>::</td></tr>
<tr><th id="2060">2060</th><td><dfn class="decl def" id="_ZN4llvm13SchedBoundary21getOtherResourceCountERj" title='llvm::SchedBoundary::getOtherResourceCount' data-ref="_ZN4llvm13SchedBoundary21getOtherResourceCountERj">getOtherResourceCount</dfn>(<em>unsigned</em> &amp;<dfn class="local col6 decl" id="496OtherCritIdx" title='OtherCritIdx' data-type='unsigned int &amp;' data-ref="496OtherCritIdx">OtherCritIdx</dfn>) {</td></tr>
<tr><th id="2061">2061</th><td>  <a class="local col6 ref" href="#496OtherCritIdx" title='OtherCritIdx' data-ref="496OtherCritIdx">OtherCritIdx</a> = <var>0</var>;</td></tr>
<tr><th id="2062">2062</th><td>  <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv" title='llvm::TargetSchedModel::hasInstrSchedModel' data-ref="_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv">hasInstrSchedModel</a>())</td></tr>
<tr><th id="2063">2063</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2064">2064</th><td></td></tr>
<tr><th id="2065">2065</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="497OtherCritCount" title='OtherCritCount' data-type='unsigned int' data-ref="497OtherCritCount">OtherCritCount</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Rem" title='llvm::SchedBoundary::Rem' data-ref="llvm::SchedBoundary::Rem">Rem</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedRemainder::RemIssueCount" title='llvm::SchedRemainder::RemIssueCount' data-ref="llvm::SchedRemainder::RemIssueCount">RemIssueCount</a></td></tr>
<tr><th id="2066">2066</th><td>    + (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::RetiredMOps" title='llvm::SchedBoundary::RetiredMOps' data-ref="llvm::SchedBoundary::RetiredMOps">RetiredMOps</a> * <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel16getMicroOpFactorEv" title='llvm::TargetSchedModel::getMicroOpFactor' data-ref="_ZNK4llvm16TargetSchedModel16getMicroOpFactorEv">getMicroOpFactor</a>());</td></tr>
<tr><th id="2067">2067</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;  &quot; &lt;&lt; Available.getName() &lt;&lt; &quot; + Remain MOps: &quot; &lt;&lt; OtherCritCount / SchedModel-&gt;getMicroOpFactor() &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Available" title='llvm::SchedBoundary::Available' data-ref="llvm::SchedBoundary::Available">Available</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue7getNameEv" title='llvm::ReadyQueue::getName' data-ref="_ZNK4llvm10ReadyQueue7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" + Remain MOps: "</q></td></tr>
<tr><th id="2068">2068</th><td>                    <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col7 ref" href="#497OtherCritCount" title='OtherCritCount' data-ref="497OtherCritCount">OtherCritCount</a> / <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel16getMicroOpFactorEv" title='llvm::TargetSchedModel::getMicroOpFactor' data-ref="_ZNK4llvm16TargetSchedModel16getMicroOpFactorEv">getMicroOpFactor</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="2069">2069</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="498PIdx" title='PIdx' data-type='unsigned int' data-ref="498PIdx">PIdx</dfn> = <var>1</var>, <dfn class="local col9 decl" id="499PEnd" title='PEnd' data-type='unsigned int' data-ref="499PEnd">PEnd</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel23getNumProcResourceKindsEv" title='llvm::TargetSchedModel::getNumProcResourceKinds' data-ref="_ZNK4llvm16TargetSchedModel23getNumProcResourceKindsEv">getNumProcResourceKinds</a>();</td></tr>
<tr><th id="2070">2070</th><td>       <a class="local col8 ref" href="#498PIdx" title='PIdx' data-ref="498PIdx">PIdx</a> != <a class="local col9 ref" href="#499PEnd" title='PEnd' data-ref="499PEnd">PEnd</a>; ++<a class="local col8 ref" href="#498PIdx" title='PIdx' data-ref="498PIdx">PIdx</a>) {</td></tr>
<tr><th id="2071">2071</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="500OtherCount" title='OtherCount' data-type='unsigned int' data-ref="500OtherCount">OtherCount</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary16getResourceCountEj" title='llvm::SchedBoundary::getResourceCount' data-ref="_ZNK4llvm13SchedBoundary16getResourceCountEj">getResourceCount</a>(<a class="local col8 ref" href="#498PIdx" title='PIdx' data-ref="498PIdx">PIdx</a>) + <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Rem" title='llvm::SchedBoundary::Rem' data-ref="llvm::SchedBoundary::Rem">Rem</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedRemainder::RemainingCounts" title='llvm::SchedRemainder::RemainingCounts' data-ref="llvm::SchedRemainder::RemainingCounts">RemainingCounts</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#498PIdx" title='PIdx' data-ref="498PIdx">PIdx</a>]</a>;</td></tr>
<tr><th id="2072">2072</th><td>    <b>if</b> (<a class="local col0 ref" href="#500OtherCount" title='OtherCount' data-ref="500OtherCount">OtherCount</a> &gt; <a class="local col7 ref" href="#497OtherCritCount" title='OtherCritCount' data-ref="497OtherCritCount">OtherCritCount</a>) {</td></tr>
<tr><th id="2073">2073</th><td>      <a class="local col7 ref" href="#497OtherCritCount" title='OtherCritCount' data-ref="497OtherCritCount">OtherCritCount</a> = <a class="local col0 ref" href="#500OtherCount" title='OtherCount' data-ref="500OtherCount">OtherCount</a>;</td></tr>
<tr><th id="2074">2074</th><td>      <a class="local col6 ref" href="#496OtherCritIdx" title='OtherCritIdx' data-ref="496OtherCritIdx">OtherCritIdx</a> = <a class="local col8 ref" href="#498PIdx" title='PIdx' data-ref="498PIdx">PIdx</a>;</td></tr>
<tr><th id="2075">2075</th><td>    }</td></tr>
<tr><th id="2076">2076</th><td>  }</td></tr>
<tr><th id="2077">2077</th><td>  <b>if</b> (<a class="local col6 ref" href="#496OtherCritIdx" title='OtherCritIdx' data-ref="496OtherCritIdx">OtherCritIdx</a>) {</td></tr>
<tr><th id="2078">2078</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;  &quot; &lt;&lt; Available.getName() &lt;&lt; &quot; + Remain CritRes: &quot; &lt;&lt; OtherCritCount / SchedModel-&gt;getResourceFactor(OtherCritIdx) &lt;&lt; &quot; &quot; &lt;&lt; SchedModel-&gt;getResourceName(OtherCritIdx) &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="2079">2079</th><td>        <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Available" title='llvm::SchedBoundary::Available' data-ref="llvm::SchedBoundary::Available">Available</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue7getNameEv" title='llvm::ReadyQueue::getName' data-ref="_ZNK4llvm10ReadyQueue7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" + Remain CritRes: "</q></td></tr>
<tr><th id="2080">2080</th><td>               <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col7 ref" href="#497OtherCritCount" title='OtherCritCount' data-ref="497OtherCritCount">OtherCritCount</a> / <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel17getResourceFactorEj" title='llvm::TargetSchedModel::getResourceFactor' data-ref="_ZNK4llvm16TargetSchedModel17getResourceFactorEj">getResourceFactor</a>(<a class="local col6 ref" href="#496OtherCritIdx" title='OtherCritIdx' data-ref="496OtherCritIdx">OtherCritIdx</a>)</td></tr>
<tr><th id="2081">2081</th><td>               <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel15getResourceNameEj" title='llvm::TargetSchedModel::getResourceName' data-ref="_ZNK4llvm16TargetSchedModel15getResourceNameEj">getResourceName</a>(<a class="local col6 ref" href="#496OtherCritIdx" title='OtherCritIdx' data-ref="496OtherCritIdx">OtherCritIdx</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="2082">2082</th><td>  }</td></tr>
<tr><th id="2083">2083</th><td>  <b>return</b> <a class="local col7 ref" href="#497OtherCritCount" title='OtherCritCount' data-ref="497OtherCritCount">OtherCritCount</a>;</td></tr>
<tr><th id="2084">2084</th><td>}</td></tr>
<tr><th id="2085">2085</th><td></td></tr>
<tr><th id="2086">2086</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary">SchedBoundary</a>::<dfn class="decl def" id="_ZN4llvm13SchedBoundary11releaseNodeEPNS_5SUnitEj" title='llvm::SchedBoundary::releaseNode' data-ref="_ZN4llvm13SchedBoundary11releaseNodeEPNS_5SUnitEj">releaseNode</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="501SU" title='SU' data-type='llvm::SUnit *' data-ref="501SU">SU</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="502ReadyCycle" title='ReadyCycle' data-type='unsigned int' data-ref="502ReadyCycle">ReadyCycle</dfn>) {</td></tr>
<tr><th id="2087">2087</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SU-&gt;getInstr() &amp;&amp; &quot;Scheduled SUnit must have instr&quot;) ? void (0) : __assert_fail (&quot;SU-&gt;getInstr() &amp;&amp; \&quot;Scheduled SUnit must have instr\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 2087, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#501SU" title='SU' data-ref="501SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>() &amp;&amp; <q>"Scheduled SUnit must have instr"</q>);</td></tr>
<tr><th id="2088">2088</th><td></td></tr>
<tr><th id="2089">2089</th><td><u>#<span data-ppcond="2089">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="2090">2090</th><td>  <i>// ReadyCycle was been bumped up to the CurrCycle when this node was</i></td></tr>
<tr><th id="2091">2091</th><td><i>  // scheduled, but CurrCycle may have been eagerly advanced immediately after</i></td></tr>
<tr><th id="2092">2092</th><td><i>  // scheduling, so may now be greater than ReadyCycle.</i></td></tr>
<tr><th id="2093">2093</th><td>  <b>if</b> (<a class="local col2 ref" href="#502ReadyCycle" title='ReadyCycle' data-ref="502ReadyCycle">ReadyCycle</a> &gt; <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::CurrCycle" title='llvm::SchedBoundary::CurrCycle' data-ref="llvm::SchedBoundary::CurrCycle">CurrCycle</a>)</td></tr>
<tr><th id="2094">2094</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::MaxObservedStall" title='llvm::SchedBoundary::MaxObservedStall' data-ref="llvm::SchedBoundary::MaxObservedStall">MaxObservedStall</a> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col2 ref" href="#502ReadyCycle" title='ReadyCycle' data-ref="502ReadyCycle">ReadyCycle</a> - <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::CurrCycle" title='llvm::SchedBoundary::CurrCycle' data-ref="llvm::SchedBoundary::CurrCycle">CurrCycle</a>, <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::MaxObservedStall" title='llvm::SchedBoundary::MaxObservedStall' data-ref="llvm::SchedBoundary::MaxObservedStall">MaxObservedStall</a>);</td></tr>
<tr><th id="2095">2095</th><td><u>#<span data-ppcond="2089">endif</span></u></td></tr>
<tr><th id="2096">2096</th><td></td></tr>
<tr><th id="2097">2097</th><td>  <b>if</b> (<a class="local col2 ref" href="#502ReadyCycle" title='ReadyCycle' data-ref="502ReadyCycle">ReadyCycle</a> &lt; <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::MinReadyCycle" title='llvm::SchedBoundary::MinReadyCycle' data-ref="llvm::SchedBoundary::MinReadyCycle">MinReadyCycle</a>)</td></tr>
<tr><th id="2098">2098</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::MinReadyCycle" title='llvm::SchedBoundary::MinReadyCycle' data-ref="llvm::SchedBoundary::MinReadyCycle">MinReadyCycle</a> = <a class="local col2 ref" href="#502ReadyCycle" title='ReadyCycle' data-ref="502ReadyCycle">ReadyCycle</a>;</td></tr>
<tr><th id="2099">2099</th><td></td></tr>
<tr><th id="2100">2100</th><td>  <i>// Check for interlocks first. For the purpose of other heuristics, an</i></td></tr>
<tr><th id="2101">2101</th><td><i>  // instruction that cannot issue appears as if it's not in the ReadyQueue.</i></td></tr>
<tr><th id="2102">2102</th><td>  <em>bool</em> <dfn class="local col3 decl" id="503IsBuffered" title='IsBuffered' data-type='bool' data-ref="503IsBuffered">IsBuffered</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel20getMicroOpBufferSizeEv" title='llvm::TargetSchedModel::getMicroOpBufferSize' data-ref="_ZNK4llvm16TargetSchedModel20getMicroOpBufferSizeEv">getMicroOpBufferSize</a>() != <var>0</var>;</td></tr>
<tr><th id="2103">2103</th><td>  <b>if</b> ((!<a class="local col3 ref" href="#503IsBuffered" title='IsBuffered' data-ref="503IsBuffered">IsBuffered</a> &amp;&amp; <a class="local col2 ref" href="#502ReadyCycle" title='ReadyCycle' data-ref="502ReadyCycle">ReadyCycle</a> &gt; <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::CurrCycle" title='llvm::SchedBoundary::CurrCycle' data-ref="llvm::SchedBoundary::CurrCycle">CurrCycle</a>) || <a class="member" href="#_ZN4llvm13SchedBoundary11checkHazardEPNS_5SUnitE" title='llvm::SchedBoundary::checkHazard' data-ref="_ZN4llvm13SchedBoundary11checkHazardEPNS_5SUnitE">checkHazard</a>(<a class="local col1 ref" href="#501SU" title='SU' data-ref="501SU">SU</a>) ||</td></tr>
<tr><th id="2104">2104</th><td>      <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Available" title='llvm::SchedBoundary::Available' data-ref="llvm::SchedBoundary::Available">Available</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue4sizeEv" title='llvm::ReadyQueue::size' data-ref="_ZNK4llvm10ReadyQueue4sizeEv">size</a>() &gt;= <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#ReadyListLimit" title='ReadyListLimit' data-use='m' data-ref="ReadyListLimit">ReadyListLimit</a>)</td></tr>
<tr><th id="2105">2105</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Pending" title='llvm::SchedBoundary::Pending' data-ref="llvm::SchedBoundary::Pending">Pending</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10ReadyQueue4pushEPNS_5SUnitE" title='llvm::ReadyQueue::push' data-ref="_ZN4llvm10ReadyQueue4pushEPNS_5SUnitE">push</a>(<a class="local col1 ref" href="#501SU" title='SU' data-ref="501SU">SU</a>);</td></tr>
<tr><th id="2106">2106</th><td>  <b>else</b></td></tr>
<tr><th id="2107">2107</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Available" title='llvm::SchedBoundary::Available' data-ref="llvm::SchedBoundary::Available">Available</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10ReadyQueue4pushEPNS_5SUnitE" title='llvm::ReadyQueue::push' data-ref="_ZN4llvm10ReadyQueue4pushEPNS_5SUnitE">push</a>(<a class="local col1 ref" href="#501SU" title='SU' data-ref="501SU">SU</a>);</td></tr>
<tr><th id="2108">2108</th><td>}</td></tr>
<tr><th id="2109">2109</th><td></td></tr>
<tr><th id="2110">2110</th><td><i class="doc">/// Move the boundary of scheduled code by one cycle.</i></td></tr>
<tr><th id="2111">2111</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary">SchedBoundary</a>::<dfn class="decl def" id="_ZN4llvm13SchedBoundary9bumpCycleEj" title='llvm::SchedBoundary::bumpCycle' data-ref="_ZN4llvm13SchedBoundary9bumpCycleEj">bumpCycle</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="504NextCycle" title='NextCycle' data-type='unsigned int' data-ref="504NextCycle">NextCycle</dfn>) {</td></tr>
<tr><th id="2112">2112</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel20getMicroOpBufferSizeEv" title='llvm::TargetSchedModel::getMicroOpBufferSize' data-ref="_ZNK4llvm16TargetSchedModel20getMicroOpBufferSizeEv">getMicroOpBufferSize</a>() == <var>0</var>) {</td></tr>
<tr><th id="2113">2113</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MinReadyCycle &lt; std::numeric_limits&lt;unsigned&gt;::max() &amp;&amp; &quot;MinReadyCycle uninitialized&quot;) ? void (0) : __assert_fail (&quot;MinReadyCycle &lt; std::numeric_limits&lt;unsigned&gt;::max() &amp;&amp; \&quot;MinReadyCycle uninitialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 2114, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::MinReadyCycle" title='llvm::SchedBoundary::MinReadyCycle' data-ref="llvm::SchedBoundary::MinReadyCycle">MinReadyCycle</a> &lt; std::<a class="type" href="../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>unsigned</em>&gt;::<a class="ref" href="../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIjE3maxEv" title='std::numeric_limits&lt;unsigned int&gt;::max' data-ref="_ZNSt14numeric_limitsIjE3maxEv">max</a>() &amp;&amp;</td></tr>
<tr><th id="2114">2114</th><td>           <q>"MinReadyCycle uninitialized"</q>);</td></tr>
<tr><th id="2115">2115</th><td>    <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::MinReadyCycle" title='llvm::SchedBoundary::MinReadyCycle' data-ref="llvm::SchedBoundary::MinReadyCycle">MinReadyCycle</a> &gt; <a class="local col4 ref" href="#504NextCycle" title='NextCycle' data-ref="504NextCycle">NextCycle</a>)</td></tr>
<tr><th id="2116">2116</th><td>      <a class="local col4 ref" href="#504NextCycle" title='NextCycle' data-ref="504NextCycle">NextCycle</a> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::MinReadyCycle" title='llvm::SchedBoundary::MinReadyCycle' data-ref="llvm::SchedBoundary::MinReadyCycle">MinReadyCycle</a>;</td></tr>
<tr><th id="2117">2117</th><td>  }</td></tr>
<tr><th id="2118">2118</th><td>  <i>// Update the current micro-ops, which will issue in the next cycle.</i></td></tr>
<tr><th id="2119">2119</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="505DecMOps" title='DecMOps' data-type='unsigned int' data-ref="505DecMOps">DecMOps</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel13getIssueWidthEv" title='llvm::TargetSchedModel::getIssueWidth' data-ref="_ZNK4llvm16TargetSchedModel13getIssueWidthEv">getIssueWidth</a>() * (<a class="local col4 ref" href="#504NextCycle" title='NextCycle' data-ref="504NextCycle">NextCycle</a> - <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::CurrCycle" title='llvm::SchedBoundary::CurrCycle' data-ref="llvm::SchedBoundary::CurrCycle">CurrCycle</a>);</td></tr>
<tr><th id="2120">2120</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::CurrMOps" title='llvm::SchedBoundary::CurrMOps' data-ref="llvm::SchedBoundary::CurrMOps">CurrMOps</a> = (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::CurrMOps" title='llvm::SchedBoundary::CurrMOps' data-ref="llvm::SchedBoundary::CurrMOps">CurrMOps</a> &lt;= <a class="local col5 ref" href="#505DecMOps" title='DecMOps' data-ref="505DecMOps">DecMOps</a>) ? <var>0</var> : <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::CurrMOps" title='llvm::SchedBoundary::CurrMOps' data-ref="llvm::SchedBoundary::CurrMOps">CurrMOps</a> - <a class="local col5 ref" href="#505DecMOps" title='DecMOps' data-ref="505DecMOps">DecMOps</a>;</td></tr>
<tr><th id="2121">2121</th><td></td></tr>
<tr><th id="2122">2122</th><td>  <i>// Decrement DependentLatency based on the next cycle.</i></td></tr>
<tr><th id="2123">2123</th><td>  <b>if</b> ((<a class="local col4 ref" href="#504NextCycle" title='NextCycle' data-ref="504NextCycle">NextCycle</a> - <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::CurrCycle" title='llvm::SchedBoundary::CurrCycle' data-ref="llvm::SchedBoundary::CurrCycle">CurrCycle</a>) &gt; <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::DependentLatency" title='llvm::SchedBoundary::DependentLatency' data-ref="llvm::SchedBoundary::DependentLatency">DependentLatency</a>)</td></tr>
<tr><th id="2124">2124</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::DependentLatency" title='llvm::SchedBoundary::DependentLatency' data-ref="llvm::SchedBoundary::DependentLatency">DependentLatency</a> = <var>0</var>;</td></tr>
<tr><th id="2125">2125</th><td>  <b>else</b></td></tr>
<tr><th id="2126">2126</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::DependentLatency" title='llvm::SchedBoundary::DependentLatency' data-ref="llvm::SchedBoundary::DependentLatency">DependentLatency</a> -= (<a class="local col4 ref" href="#504NextCycle" title='NextCycle' data-ref="504NextCycle">NextCycle</a> - <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::CurrCycle" title='llvm::SchedBoundary::CurrCycle' data-ref="llvm::SchedBoundary::CurrCycle">CurrCycle</a>);</td></tr>
<tr><th id="2127">2127</th><td></td></tr>
<tr><th id="2128">2128</th><td>  <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::HazardRec" title='llvm::SchedBoundary::HazardRec' data-ref="llvm::SchedBoundary::HazardRec">HazardRec</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZNK4llvm24ScheduleHazardRecognizer9isEnabledEv" title='llvm::ScheduleHazardRecognizer::isEnabled' data-ref="_ZNK4llvm24ScheduleHazardRecognizer9isEnabledEv">isEnabled</a>()) {</td></tr>
<tr><th id="2129">2129</th><td>    <i>// Bypass HazardRec virtual calls.</i></td></tr>
<tr><th id="2130">2130</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::CurrCycle" title='llvm::SchedBoundary::CurrCycle' data-ref="llvm::SchedBoundary::CurrCycle">CurrCycle</a> = <a class="local col4 ref" href="#504NextCycle" title='NextCycle' data-ref="504NextCycle">NextCycle</a>;</td></tr>
<tr><th id="2131">2131</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2132">2132</th><td>    <i>// Bypass getHazardType calls in case of long latency.</i></td></tr>
<tr><th id="2133">2133</th><td>    <b>for</b> (; <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::CurrCycle" title='llvm::SchedBoundary::CurrCycle' data-ref="llvm::SchedBoundary::CurrCycle">CurrCycle</a> != <a class="local col4 ref" href="#504NextCycle" title='NextCycle' data-ref="504NextCycle">NextCycle</a>; ++<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::CurrCycle" title='llvm::SchedBoundary::CurrCycle' data-ref="llvm::SchedBoundary::CurrCycle">CurrCycle</a>) {</td></tr>
<tr><th id="2134">2134</th><td>      <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary5isTopEv" title='llvm::SchedBoundary::isTop' data-ref="_ZNK4llvm13SchedBoundary5isTopEv">isTop</a>())</td></tr>
<tr><th id="2135">2135</th><td>        <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::HazardRec" title='llvm::SchedBoundary::HazardRec' data-ref="llvm::SchedBoundary::HazardRec">HazardRec</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZN4llvm24ScheduleHazardRecognizer12AdvanceCycleEv" title='llvm::ScheduleHazardRecognizer::AdvanceCycle' data-ref="_ZN4llvm24ScheduleHazardRecognizer12AdvanceCycleEv">AdvanceCycle</a>();</td></tr>
<tr><th id="2136">2136</th><td>      <b>else</b></td></tr>
<tr><th id="2137">2137</th><td>        <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::HazardRec" title='llvm::SchedBoundary::HazardRec' data-ref="llvm::SchedBoundary::HazardRec">HazardRec</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZN4llvm24ScheduleHazardRecognizer11RecedeCycleEv" title='llvm::ScheduleHazardRecognizer::RecedeCycle' data-ref="_ZN4llvm24ScheduleHazardRecognizer11RecedeCycleEv">RecedeCycle</a>();</td></tr>
<tr><th id="2138">2138</th><td>    }</td></tr>
<tr><th id="2139">2139</th><td>  }</td></tr>
<tr><th id="2140">2140</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::CheckPending" title='llvm::SchedBoundary::CheckPending' data-ref="llvm::SchedBoundary::CheckPending">CheckPending</a> = <b>true</b>;</td></tr>
<tr><th id="2141">2141</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::IsResourceLimited" title='llvm::SchedBoundary::IsResourceLimited' data-ref="llvm::SchedBoundary::IsResourceLimited">IsResourceLimited</a> =</td></tr>
<tr><th id="2142">2142</th><td>      <a class="tu ref" href="#_ZL18checkResourceLimitjjjb" title='checkResourceLimit' data-use='c' data-ref="_ZL18checkResourceLimitjjjb">checkResourceLimit</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel16getLatencyFactorEv" title='llvm::TargetSchedModel::getLatencyFactor' data-ref="_ZNK4llvm16TargetSchedModel16getLatencyFactorEv">getLatencyFactor</a>(), <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary16getCriticalCountEv" title='llvm::SchedBoundary::getCriticalCount' data-ref="_ZNK4llvm13SchedBoundary16getCriticalCountEv">getCriticalCount</a>(),</td></tr>
<tr><th id="2143">2143</th><td>                         <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary19getScheduledLatencyEv" title='llvm::SchedBoundary::getScheduledLatency' data-ref="_ZNK4llvm13SchedBoundary19getScheduledLatencyEv">getScheduledLatency</a>(), <b>true</b>);</td></tr>
<tr><th id="2144">2144</th><td></td></tr>
<tr><th id="2145">2145</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Cycle: &quot; &lt;&lt; CurrCycle &lt;&lt; &apos; &apos; &lt;&lt; Available.getName() &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Cycle: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::CurrCycle" title='llvm::SchedBoundary::CurrCycle' data-ref="llvm::SchedBoundary::CurrCycle">CurrCycle</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>' '</kbd> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Available" title='llvm::SchedBoundary::Available' data-ref="llvm::SchedBoundary::Available">Available</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue7getNameEv" title='llvm::ReadyQueue::getName' data-ref="_ZNK4llvm10ReadyQueue7getNameEv">getName</a>()</td></tr>
<tr><th id="2146">2146</th><td>                    <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="2147">2147</th><td>}</td></tr>
<tr><th id="2148">2148</th><td></td></tr>
<tr><th id="2149">2149</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary">SchedBoundary</a>::<dfn class="decl def" id="_ZN4llvm13SchedBoundary20incExecutedResourcesEjj" title='llvm::SchedBoundary::incExecutedResources' data-ref="_ZN4llvm13SchedBoundary20incExecutedResourcesEjj">incExecutedResources</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="506PIdx" title='PIdx' data-type='unsigned int' data-ref="506PIdx">PIdx</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="507Count" title='Count' data-type='unsigned int' data-ref="507Count">Count</dfn>) {</td></tr>
<tr><th id="2150">2150</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::ExecutedResCounts" title='llvm::SchedBoundary::ExecutedResCounts' data-ref="llvm::SchedBoundary::ExecutedResCounts">ExecutedResCounts</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#506PIdx" title='PIdx' data-ref="506PIdx">PIdx</a>]</a> += <a class="local col7 ref" href="#507Count" title='Count' data-ref="507Count">Count</a>;</td></tr>
<tr><th id="2151">2151</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::ExecutedResCounts" title='llvm::SchedBoundary::ExecutedResCounts' data-ref="llvm::SchedBoundary::ExecutedResCounts">ExecutedResCounts</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#506PIdx" title='PIdx' data-ref="506PIdx">PIdx</a>]</a> &gt; <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::MaxExecutedResCount" title='llvm::SchedBoundary::MaxExecutedResCount' data-ref="llvm::SchedBoundary::MaxExecutedResCount">MaxExecutedResCount</a>)</td></tr>
<tr><th id="2152">2152</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::MaxExecutedResCount" title='llvm::SchedBoundary::MaxExecutedResCount' data-ref="llvm::SchedBoundary::MaxExecutedResCount">MaxExecutedResCount</a> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::ExecutedResCounts" title='llvm::SchedBoundary::ExecutedResCounts' data-ref="llvm::SchedBoundary::ExecutedResCounts">ExecutedResCounts</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#506PIdx" title='PIdx' data-ref="506PIdx">PIdx</a>]</a>;</td></tr>
<tr><th id="2153">2153</th><td>}</td></tr>
<tr><th id="2154">2154</th><td></td></tr>
<tr><th id="2155">2155</th><td><i class="doc">/// Add the given processor resource to this scheduled zone.</i></td></tr>
<tr><th id="2156">2156</th><td><i class="doc">///</i></td></tr>
<tr><th id="2157">2157</th><td><i class="doc">/// <span class="command">\param</span> <span class="arg">Cycles</span> indicates the number of consecutive (non-pipelined) cycles</i></td></tr>
<tr><th id="2158">2158</th><td><i class="doc">/// during which this resource is consumed.</i></td></tr>
<tr><th id="2159">2159</th><td><i class="doc">///</i></td></tr>
<tr><th id="2160">2160</th><td><i class="doc">/// <span class="command">\return</span> the next cycle at which the instruction may execute without</i></td></tr>
<tr><th id="2161">2161</th><td><i class="doc">/// oversubscribing resources.</i></td></tr>
<tr><th id="2162">2162</th><td><em>unsigned</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary">SchedBoundary</a>::</td></tr>
<tr><th id="2163">2163</th><td><dfn class="decl def" id="_ZN4llvm13SchedBoundary13countResourceEjjj" title='llvm::SchedBoundary::countResource' data-ref="_ZN4llvm13SchedBoundary13countResourceEjjj">countResource</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="508PIdx" title='PIdx' data-type='unsigned int' data-ref="508PIdx">PIdx</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="509Cycles" title='Cycles' data-type='unsigned int' data-ref="509Cycles">Cycles</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="510NextCycle" title='NextCycle' data-type='unsigned int' data-ref="510NextCycle">NextCycle</dfn>) {</td></tr>
<tr><th id="2164">2164</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="511Factor" title='Factor' data-type='unsigned int' data-ref="511Factor">Factor</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel17getResourceFactorEj" title='llvm::TargetSchedModel::getResourceFactor' data-ref="_ZNK4llvm16TargetSchedModel17getResourceFactorEj">getResourceFactor</a>(<a class="local col8 ref" href="#508PIdx" title='PIdx' data-ref="508PIdx">PIdx</a>);</td></tr>
<tr><th id="2165">2165</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="512Count" title='Count' data-type='unsigned int' data-ref="512Count">Count</dfn> = <a class="local col1 ref" href="#511Factor" title='Factor' data-ref="511Factor">Factor</a> * <a class="local col9 ref" href="#509Cycles" title='Cycles' data-ref="509Cycles">Cycles</a>;</td></tr>
<tr><th id="2166">2166</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;  &quot; &lt;&lt; SchedModel-&gt;getResourceName(PIdx) &lt;&lt; &quot; +&quot; &lt;&lt; Cycles &lt;&lt; &quot;x&quot; &lt;&lt; Factor &lt;&lt; &quot;u\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel15getResourceNameEj" title='llvm::TargetSchedModel::getResourceName' data-ref="_ZNK4llvm16TargetSchedModel15getResourceNameEj">getResourceName</a>(<a class="local col8 ref" href="#508PIdx" title='PIdx' data-ref="508PIdx">PIdx</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" +"</q></td></tr>
<tr><th id="2167">2167</th><td>                    <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col9 ref" href="#509Cycles" title='Cycles' data-ref="509Cycles">Cycles</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"x"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#511Factor" title='Factor' data-ref="511Factor">Factor</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"u\n"</q>);</td></tr>
<tr><th id="2168">2168</th><td></td></tr>
<tr><th id="2169">2169</th><td>  <i>// Update Executed resources counts.</i></td></tr>
<tr><th id="2170">2170</th><td>  <a class="member" href="#_ZN4llvm13SchedBoundary20incExecutedResourcesEjj" title='llvm::SchedBoundary::incExecutedResources' data-ref="_ZN4llvm13SchedBoundary20incExecutedResourcesEjj">incExecutedResources</a>(<a class="local col8 ref" href="#508PIdx" title='PIdx' data-ref="508PIdx">PIdx</a>, <a class="local col2 ref" href="#512Count" title='Count' data-ref="512Count">Count</a>);</td></tr>
<tr><th id="2171">2171</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Rem-&gt;RemainingCounts[PIdx] &gt;= Count &amp;&amp; &quot;resource double counted&quot;) ? void (0) : __assert_fail (&quot;Rem-&gt;RemainingCounts[PIdx] &gt;= Count &amp;&amp; \&quot;resource double counted\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 2171, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Rem" title='llvm::SchedBoundary::Rem' data-ref="llvm::SchedBoundary::Rem">Rem</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedRemainder::RemainingCounts" title='llvm::SchedRemainder::RemainingCounts' data-ref="llvm::SchedRemainder::RemainingCounts">RemainingCounts</a>[<a class="local col8 ref" href="#508PIdx" title='PIdx' data-ref="508PIdx">PIdx</a>] &gt;= <a class="local col2 ref" href="#512Count" title='Count' data-ref="512Count">Count</a> &amp;&amp; <q>"resource double counted"</q>);</td></tr>
<tr><th id="2172">2172</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Rem" title='llvm::SchedBoundary::Rem' data-ref="llvm::SchedBoundary::Rem">Rem</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedRemainder::RemainingCounts" title='llvm::SchedRemainder::RemainingCounts' data-ref="llvm::SchedRemainder::RemainingCounts">RemainingCounts</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#508PIdx" title='PIdx' data-ref="508PIdx">PIdx</a>]</a> -= <a class="local col2 ref" href="#512Count" title='Count' data-ref="512Count">Count</a>;</td></tr>
<tr><th id="2173">2173</th><td></td></tr>
<tr><th id="2174">2174</th><td>  <i>// Check if this resource exceeds the current critical resource. If so, it</i></td></tr>
<tr><th id="2175">2175</th><td><i>  // becomes the critical resource.</i></td></tr>
<tr><th id="2176">2176</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::ZoneCritResIdx" title='llvm::SchedBoundary::ZoneCritResIdx' data-ref="llvm::SchedBoundary::ZoneCritResIdx">ZoneCritResIdx</a> != <a class="local col8 ref" href="#508PIdx" title='PIdx' data-ref="508PIdx">PIdx</a> &amp;&amp; (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary16getResourceCountEj" title='llvm::SchedBoundary::getResourceCount' data-ref="_ZNK4llvm13SchedBoundary16getResourceCountEj">getResourceCount</a>(<a class="local col8 ref" href="#508PIdx" title='PIdx' data-ref="508PIdx">PIdx</a>) &gt; <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary16getCriticalCountEv" title='llvm::SchedBoundary::getCriticalCount' data-ref="_ZNK4llvm13SchedBoundary16getCriticalCountEv">getCriticalCount</a>())) {</td></tr>
<tr><th id="2177">2177</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::ZoneCritResIdx" title='llvm::SchedBoundary::ZoneCritResIdx' data-ref="llvm::SchedBoundary::ZoneCritResIdx">ZoneCritResIdx</a> = <a class="local col8 ref" href="#508PIdx" title='PIdx' data-ref="508PIdx">PIdx</a>;</td></tr>
<tr><th id="2178">2178</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;  *** Critical resource &quot; &lt;&lt; SchedModel-&gt;getResourceName(PIdx) &lt;&lt; &quot;: &quot; &lt;&lt; getResourceCount(PIdx) / SchedModel-&gt;getLatencyFactor() &lt;&lt; &quot;c\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  *** Critical resource "</q></td></tr>
<tr><th id="2179">2179</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel15getResourceNameEj" title='llvm::TargetSchedModel::getResourceName' data-ref="_ZNK4llvm16TargetSchedModel15getResourceNameEj">getResourceName</a>(<a class="local col8 ref" href="#508PIdx" title='PIdx' data-ref="508PIdx">PIdx</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>": "</q></td></tr>
<tr><th id="2180">2180</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary16getResourceCountEj" title='llvm::SchedBoundary::getResourceCount' data-ref="_ZNK4llvm13SchedBoundary16getResourceCountEj">getResourceCount</a>(<a class="local col8 ref" href="#508PIdx" title='PIdx' data-ref="508PIdx">PIdx</a>) / <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel16getLatencyFactorEv" title='llvm::TargetSchedModel::getLatencyFactor' data-ref="_ZNK4llvm16TargetSchedModel16getLatencyFactorEv">getLatencyFactor</a>()</td></tr>
<tr><th id="2181">2181</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"c\n"</q>);</td></tr>
<tr><th id="2182">2182</th><td>  }</td></tr>
<tr><th id="2183">2183</th><td>  <i>// For reserved resources, record the highest cycle using the resource.</i></td></tr>
<tr><th id="2184">2184</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="513NextAvailable" title='NextAvailable' data-type='unsigned int' data-ref="513NextAvailable">NextAvailable</dfn>, <dfn class="local col4 decl" id="514InstanceIdx" title='InstanceIdx' data-type='unsigned int' data-ref="514InstanceIdx">InstanceIdx</dfn>;</td></tr>
<tr><th id="2185">2185</th><td>  <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/tuple.html#_ZSt3tieDpRT_" title='std::tie' data-ref="_ZSt3tieDpRT_">tie</a>(<span class='refarg'><a class="local col3 ref" href="#513NextAvailable" title='NextAvailable' data-ref="513NextAvailable">NextAvailable</a></span>, <span class='refarg'><a class="local col4 ref" href="#514InstanceIdx" title='InstanceIdx' data-ref="514InstanceIdx">InstanceIdx</a></span>) <a class="ref" href="../../../../include/c++/7/tuple.html#_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E" title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E">=</a> <a class="member" href="#_ZN4llvm13SchedBoundary20getNextResourceCycleEjj" title='llvm::SchedBoundary::getNextResourceCycle' data-ref="_ZN4llvm13SchedBoundary20getNextResourceCycleEjj">getNextResourceCycle</a>(<a class="local col8 ref" href="#508PIdx" title='PIdx' data-ref="508PIdx">PIdx</a>, <a class="local col9 ref" href="#509Cycles" title='Cycles' data-ref="509Cycles">Cycles</a>);</td></tr>
<tr><th id="2186">2186</th><td>  <b>if</b> (<a class="local col3 ref" href="#513NextAvailable" title='NextAvailable' data-ref="513NextAvailable">NextAvailable</a> &gt; <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::CurrCycle" title='llvm::SchedBoundary::CurrCycle' data-ref="llvm::SchedBoundary::CurrCycle">CurrCycle</a>) {</td></tr>
<tr><th id="2187">2187</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;  Resource conflict: &quot; &lt;&lt; SchedModel-&gt;getResourceName(PIdx) &lt;&lt; &apos;[&apos; &lt;&lt; InstanceIdx - ReservedCyclesIndex[PIdx] &lt;&lt; &apos;]&apos; &lt;&lt; &quot; reserved until @&quot; &lt;&lt; NextAvailable &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Resource conflict: "</q></td></tr>
<tr><th id="2188">2188</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel15getResourceNameEj" title='llvm::TargetSchedModel::getResourceName' data-ref="_ZNK4llvm16TargetSchedModel15getResourceNameEj">getResourceName</a>(<a class="local col8 ref" href="#508PIdx" title='PIdx' data-ref="508PIdx">PIdx</a>)</td></tr>
<tr><th id="2189">2189</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'['</kbd> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col4 ref" href="#514InstanceIdx" title='InstanceIdx' data-ref="514InstanceIdx">InstanceIdx</a> - <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::ReservedCyclesIndex" title='llvm::SchedBoundary::ReservedCyclesIndex' data-ref="llvm::SchedBoundary::ReservedCyclesIndex">ReservedCyclesIndex</a>[<a class="local col8 ref" href="#508PIdx" title='PIdx' data-ref="508PIdx">PIdx</a>]  <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>']'</kbd></td></tr>
<tr><th id="2190">2190</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" reserved until @"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col3 ref" href="#513NextAvailable" title='NextAvailable' data-ref="513NextAvailable">NextAvailable</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="2191">2191</th><td>  }</td></tr>
<tr><th id="2192">2192</th><td>  <b>return</b> <a class="local col3 ref" href="#513NextAvailable" title='NextAvailable' data-ref="513NextAvailable">NextAvailable</a>;</td></tr>
<tr><th id="2193">2193</th><td>}</td></tr>
<tr><th id="2194">2194</th><td></td></tr>
<tr><th id="2195">2195</th><td><i class="doc">/// Move the boundary of scheduled code by one SUnit.</i></td></tr>
<tr><th id="2196">2196</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary">SchedBoundary</a>::<dfn class="decl def" id="_ZN4llvm13SchedBoundary8bumpNodeEPNS_5SUnitE" title='llvm::SchedBoundary::bumpNode' data-ref="_ZN4llvm13SchedBoundary8bumpNodeEPNS_5SUnitE">bumpNode</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="515SU" title='SU' data-type='llvm::SUnit *' data-ref="515SU">SU</dfn>) {</td></tr>
<tr><th id="2197">2197</th><td>  <i>// Update the reservation table.</i></td></tr>
<tr><th id="2198">2198</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::HazardRec" title='llvm::SchedBoundary::HazardRec' data-ref="llvm::SchedBoundary::HazardRec">HazardRec</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZNK4llvm24ScheduleHazardRecognizer9isEnabledEv" title='llvm::ScheduleHazardRecognizer::isEnabled' data-ref="_ZNK4llvm24ScheduleHazardRecognizer9isEnabledEv">isEnabled</a>()) {</td></tr>
<tr><th id="2199">2199</th><td>    <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary5isTopEv" title='llvm::SchedBoundary::isTop' data-ref="_ZNK4llvm13SchedBoundary5isTopEv">isTop</a>() &amp;&amp; <a class="local col5 ref" href="#515SU" title='SU' data-ref="515SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isCall" title='llvm::SUnit::isCall' data-ref="llvm::SUnit::isCall">isCall</a>) {</td></tr>
<tr><th id="2200">2200</th><td>      <i>// Calls are scheduled with their preceding instructions. For bottom-up</i></td></tr>
<tr><th id="2201">2201</th><td><i>      // scheduling, clear the pipeline state before emitting.</i></td></tr>
<tr><th id="2202">2202</th><td>      <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::HazardRec" title='llvm::SchedBoundary::HazardRec' data-ref="llvm::SchedBoundary::HazardRec">HazardRec</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZN4llvm24ScheduleHazardRecognizer5ResetEv" title='llvm::ScheduleHazardRecognizer::Reset' data-ref="_ZN4llvm24ScheduleHazardRecognizer5ResetEv">Reset</a>();</td></tr>
<tr><th id="2203">2203</th><td>    }</td></tr>
<tr><th id="2204">2204</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::HazardRec" title='llvm::SchedBoundary::HazardRec' data-ref="llvm::SchedBoundary::HazardRec">HazardRec</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZN4llvm24ScheduleHazardRecognizer15EmitInstructionEPNS_5SUnitE" title='llvm::ScheduleHazardRecognizer::EmitInstruction' data-ref="_ZN4llvm24ScheduleHazardRecognizer15EmitInstructionEPNS_5SUnitE">EmitInstruction</a>(<a class="local col5 ref" href="#515SU" title='SU' data-ref="515SU">SU</a>);</td></tr>
<tr><th id="2205">2205</th><td>    <i>// Scheduling an instruction may have made pending instructions available.</i></td></tr>
<tr><th id="2206">2206</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::CheckPending" title='llvm::SchedBoundary::CheckPending' data-ref="llvm::SchedBoundary::CheckPending">CheckPending</a> = <b>true</b>;</td></tr>
<tr><th id="2207">2207</th><td>  }</td></tr>
<tr><th id="2208">2208</th><td>  <i>// checkHazard should prevent scheduling multiple instructions per cycle that</i></td></tr>
<tr><th id="2209">2209</th><td><i>  // exceed the issue width.</i></td></tr>
<tr><th id="2210">2210</th><td>  <em>const</em> <a class="type" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedClassDesc" title='llvm::MCSchedClassDesc' data-ref="llvm::MCSchedClassDesc">MCSchedClassDesc</a> *<dfn class="local col6 decl" id="516SC" title='SC' data-type='const llvm::MCSchedClassDesc *' data-ref="516SC">SC</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::DAG" title='llvm::SchedBoundary::DAG' data-ref="llvm::SchedBoundary::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs13getSchedClassEPNS_5SUnitE" title='llvm::ScheduleDAGInstrs::getSchedClass' data-ref="_ZNK4llvm17ScheduleDAGInstrs13getSchedClassEPNS_5SUnitE">getSchedClass</a>(<a class="local col5 ref" href="#515SU" title='SU' data-ref="515SU">SU</a>);</td></tr>
<tr><th id="2211">2211</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="517IncMOps" title='IncMOps' data-type='unsigned int' data-ref="517IncMOps">IncMOps</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel14getNumMicroOpsEPKNS_12MachineInstrEPKNS_16MCSchedClassDescE" title='llvm::TargetSchedModel::getNumMicroOps' data-ref="_ZNK4llvm16TargetSchedModel14getNumMicroOpsEPKNS_12MachineInstrEPKNS_16MCSchedClassDescE">getNumMicroOps</a>(<a class="local col5 ref" href="#515SU" title='SU' data-ref="515SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>());</td></tr>
<tr><th id="2212">2212</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((CurrMOps == 0 || (CurrMOps + IncMOps) &lt;= SchedModel-&gt;getIssueWidth()) &amp;&amp; &quot;Cannot schedule this instruction&apos;s MicroOps in the current cycle.&quot;) ? void (0) : __assert_fail (&quot;(CurrMOps == 0 || (CurrMOps + IncMOps) &lt;= SchedModel-&gt;getIssueWidth()) &amp;&amp; \&quot;Cannot schedule this instruction&apos;s MicroOps in the current cycle.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 2214, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(</td></tr>
<tr><th id="2213">2213</th><td>      (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::CurrMOps" title='llvm::SchedBoundary::CurrMOps' data-ref="llvm::SchedBoundary::CurrMOps">CurrMOps</a> == <var>0</var> || (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::CurrMOps" title='llvm::SchedBoundary::CurrMOps' data-ref="llvm::SchedBoundary::CurrMOps">CurrMOps</a> + <a class="local col7 ref" href="#517IncMOps" title='IncMOps' data-ref="517IncMOps">IncMOps</a>) &lt;= <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel13getIssueWidthEv" title='llvm::TargetSchedModel::getIssueWidth' data-ref="_ZNK4llvm16TargetSchedModel13getIssueWidthEv">getIssueWidth</a>()) &amp;&amp;</td></tr>
<tr><th id="2214">2214</th><td>      <q>"Cannot schedule this instruction's MicroOps in the current cycle."</q>);</td></tr>
<tr><th id="2215">2215</th><td></td></tr>
<tr><th id="2216">2216</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="518ReadyCycle" title='ReadyCycle' data-type='unsigned int' data-ref="518ReadyCycle">ReadyCycle</dfn> = (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary5isTopEv" title='llvm::SchedBoundary::isTop' data-ref="_ZNK4llvm13SchedBoundary5isTopEv">isTop</a>() ? <a class="local col5 ref" href="#515SU" title='SU' data-ref="515SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::TopReadyCycle" title='llvm::SUnit::TopReadyCycle' data-ref="llvm::SUnit::TopReadyCycle">TopReadyCycle</a> : <a class="local col5 ref" href="#515SU" title='SU' data-ref="515SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::BotReadyCycle" title='llvm::SUnit::BotReadyCycle' data-ref="llvm::SUnit::BotReadyCycle">BotReadyCycle</a>);</td></tr>
<tr><th id="2217">2217</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;  Ready @&quot; &lt;&lt; ReadyCycle &lt;&lt; &quot;c\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Ready @"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col8 ref" href="#518ReadyCycle" title='ReadyCycle' data-ref="518ReadyCycle">ReadyCycle</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"c\n"</q>);</td></tr>
<tr><th id="2218">2218</th><td></td></tr>
<tr><th id="2219">2219</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="519NextCycle" title='NextCycle' data-type='unsigned int' data-ref="519NextCycle">NextCycle</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::CurrCycle" title='llvm::SchedBoundary::CurrCycle' data-ref="llvm::SchedBoundary::CurrCycle">CurrCycle</a>;</td></tr>
<tr><th id="2220">2220</th><td>  <b>switch</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel20getMicroOpBufferSizeEv" title='llvm::TargetSchedModel::getMicroOpBufferSize' data-ref="_ZNK4llvm16TargetSchedModel20getMicroOpBufferSizeEv">getMicroOpBufferSize</a>()) {</td></tr>
<tr><th id="2221">2221</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="2222">2222</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ReadyCycle &lt;= CurrCycle &amp;&amp; &quot;Broken PendingQueue&quot;) ? void (0) : __assert_fail (&quot;ReadyCycle &lt;= CurrCycle &amp;&amp; \&quot;Broken PendingQueue\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 2222, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#518ReadyCycle" title='ReadyCycle' data-ref="518ReadyCycle">ReadyCycle</a> &lt;= <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::CurrCycle" title='llvm::SchedBoundary::CurrCycle' data-ref="llvm::SchedBoundary::CurrCycle">CurrCycle</a> &amp;&amp; <q>"Broken PendingQueue"</q>);</td></tr>
<tr><th id="2223">2223</th><td>    <b>break</b>;</td></tr>
<tr><th id="2224">2224</th><td>  <b>case</b> <var>1</var>:</td></tr>
<tr><th id="2225">2225</th><td>    <b>if</b> (<a class="local col8 ref" href="#518ReadyCycle" title='ReadyCycle' data-ref="518ReadyCycle">ReadyCycle</a> &gt; <a class="local col9 ref" href="#519NextCycle" title='NextCycle' data-ref="519NextCycle">NextCycle</a>) {</td></tr>
<tr><th id="2226">2226</th><td>      <a class="local col9 ref" href="#519NextCycle" title='NextCycle' data-ref="519NextCycle">NextCycle</a> = <a class="local col8 ref" href="#518ReadyCycle" title='ReadyCycle' data-ref="518ReadyCycle">ReadyCycle</a>;</td></tr>
<tr><th id="2227">2227</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;  *** Stall until: &quot; &lt;&lt; ReadyCycle &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  *** Stall until: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col8 ref" href="#518ReadyCycle" title='ReadyCycle' data-ref="518ReadyCycle">ReadyCycle</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="2228">2228</th><td>    }</td></tr>
<tr><th id="2229">2229</th><td>    <b>break</b>;</td></tr>
<tr><th id="2230">2230</th><td>  <b>default</b>:</td></tr>
<tr><th id="2231">2231</th><td>    <i>// We don't currently model the OOO reorder buffer, so consider all</i></td></tr>
<tr><th id="2232">2232</th><td><i>    // scheduled MOps to be "retired". We do loosely model in-order resource</i></td></tr>
<tr><th id="2233">2233</th><td><i>    // latency. If this instruction uses an in-order resource, account for any</i></td></tr>
<tr><th id="2234">2234</th><td><i>    // likely stall cycles.</i></td></tr>
<tr><th id="2235">2235</th><td>    <b>if</b> (<a class="local col5 ref" href="#515SU" title='SU' data-ref="515SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isUnbuffered" title='llvm::SUnit::isUnbuffered' data-ref="llvm::SUnit::isUnbuffered">isUnbuffered</a> &amp;&amp; <a class="local col8 ref" href="#518ReadyCycle" title='ReadyCycle' data-ref="518ReadyCycle">ReadyCycle</a> &gt; <a class="local col9 ref" href="#519NextCycle" title='NextCycle' data-ref="519NextCycle">NextCycle</a>)</td></tr>
<tr><th id="2236">2236</th><td>      <a class="local col9 ref" href="#519NextCycle" title='NextCycle' data-ref="519NextCycle">NextCycle</a> = <a class="local col8 ref" href="#518ReadyCycle" title='ReadyCycle' data-ref="518ReadyCycle">ReadyCycle</a>;</td></tr>
<tr><th id="2237">2237</th><td>    <b>break</b>;</td></tr>
<tr><th id="2238">2238</th><td>  }</td></tr>
<tr><th id="2239">2239</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::RetiredMOps" title='llvm::SchedBoundary::RetiredMOps' data-ref="llvm::SchedBoundary::RetiredMOps">RetiredMOps</a> += <a class="local col7 ref" href="#517IncMOps" title='IncMOps' data-ref="517IncMOps">IncMOps</a>;</td></tr>
<tr><th id="2240">2240</th><td></td></tr>
<tr><th id="2241">2241</th><td>  <i>// Update resource counts and critical resource.</i></td></tr>
<tr><th id="2242">2242</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv" title='llvm::TargetSchedModel::hasInstrSchedModel' data-ref="_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv">hasInstrSchedModel</a>()) {</td></tr>
<tr><th id="2243">2243</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="520DecRemIssue" title='DecRemIssue' data-type='unsigned int' data-ref="520DecRemIssue">DecRemIssue</dfn> = <a class="local col7 ref" href="#517IncMOps" title='IncMOps' data-ref="517IncMOps">IncMOps</a> * <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel16getMicroOpFactorEv" title='llvm::TargetSchedModel::getMicroOpFactor' data-ref="_ZNK4llvm16TargetSchedModel16getMicroOpFactorEv">getMicroOpFactor</a>();</td></tr>
<tr><th id="2244">2244</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Rem-&gt;RemIssueCount &gt;= DecRemIssue &amp;&amp; &quot;MOps double counted&quot;) ? void (0) : __assert_fail (&quot;Rem-&gt;RemIssueCount &gt;= DecRemIssue &amp;&amp; \&quot;MOps double counted\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 2244, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Rem" title='llvm::SchedBoundary::Rem' data-ref="llvm::SchedBoundary::Rem">Rem</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedRemainder::RemIssueCount" title='llvm::SchedRemainder::RemIssueCount' data-ref="llvm::SchedRemainder::RemIssueCount">RemIssueCount</a> &gt;= <a class="local col0 ref" href="#520DecRemIssue" title='DecRemIssue' data-ref="520DecRemIssue">DecRemIssue</a> &amp;&amp; <q>"MOps double counted"</q>);</td></tr>
<tr><th id="2245">2245</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Rem" title='llvm::SchedBoundary::Rem' data-ref="llvm::SchedBoundary::Rem">Rem</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedRemainder::RemIssueCount" title='llvm::SchedRemainder::RemIssueCount' data-ref="llvm::SchedRemainder::RemIssueCount">RemIssueCount</a> -= <a class="local col0 ref" href="#520DecRemIssue" title='DecRemIssue' data-ref="520DecRemIssue">DecRemIssue</a>;</td></tr>
<tr><th id="2246">2246</th><td>    <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::ZoneCritResIdx" title='llvm::SchedBoundary::ZoneCritResIdx' data-ref="llvm::SchedBoundary::ZoneCritResIdx">ZoneCritResIdx</a>) {</td></tr>
<tr><th id="2247">2247</th><td>      <i>// Scale scheduled micro-ops for comparing with the critical resource.</i></td></tr>
<tr><th id="2248">2248</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="521ScaledMOps" title='ScaledMOps' data-type='unsigned int' data-ref="521ScaledMOps">ScaledMOps</dfn> =</td></tr>
<tr><th id="2249">2249</th><td>        <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::RetiredMOps" title='llvm::SchedBoundary::RetiredMOps' data-ref="llvm::SchedBoundary::RetiredMOps">RetiredMOps</a> * <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel16getMicroOpFactorEv" title='llvm::TargetSchedModel::getMicroOpFactor' data-ref="_ZNK4llvm16TargetSchedModel16getMicroOpFactorEv">getMicroOpFactor</a>();</td></tr>
<tr><th id="2250">2250</th><td></td></tr>
<tr><th id="2251">2251</th><td>      <i>// If scaled micro-ops are now more than the previous critical resource by</i></td></tr>
<tr><th id="2252">2252</th><td><i>      // a full cycle, then micro-ops issue becomes critical.</i></td></tr>
<tr><th id="2253">2253</th><td>      <b>if</b> ((<em>int</em>)(<a class="local col1 ref" href="#521ScaledMOps" title='ScaledMOps' data-ref="521ScaledMOps">ScaledMOps</a> - <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary16getResourceCountEj" title='llvm::SchedBoundary::getResourceCount' data-ref="_ZNK4llvm13SchedBoundary16getResourceCountEj">getResourceCount</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::ZoneCritResIdx" title='llvm::SchedBoundary::ZoneCritResIdx' data-ref="llvm::SchedBoundary::ZoneCritResIdx">ZoneCritResIdx</a>))</td></tr>
<tr><th id="2254">2254</th><td>          &gt;= (<em>int</em>)<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel16getLatencyFactorEv" title='llvm::TargetSchedModel::getLatencyFactor' data-ref="_ZNK4llvm16TargetSchedModel16getLatencyFactorEv">getLatencyFactor</a>()) {</td></tr>
<tr><th id="2255">2255</th><td>        <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::ZoneCritResIdx" title='llvm::SchedBoundary::ZoneCritResIdx' data-ref="llvm::SchedBoundary::ZoneCritResIdx">ZoneCritResIdx</a> = <var>0</var>;</td></tr>
<tr><th id="2256">2256</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;  *** Critical resource NumMicroOps: &quot; &lt;&lt; ScaledMOps / SchedModel-&gt;getLatencyFactor() &lt;&lt; &quot;c\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  *** Critical resource NumMicroOps: "</q></td></tr>
<tr><th id="2257">2257</th><td>                          <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#521ScaledMOps" title='ScaledMOps' data-ref="521ScaledMOps">ScaledMOps</a> / <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel16getLatencyFactorEv" title='llvm::TargetSchedModel::getLatencyFactor' data-ref="_ZNK4llvm16TargetSchedModel16getLatencyFactorEv">getLatencyFactor</a>()</td></tr>
<tr><th id="2258">2258</th><td>                          <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"c\n"</q>);</td></tr>
<tr><th id="2259">2259</th><td>      }</td></tr>
<tr><th id="2260">2260</th><td>    }</td></tr>
<tr><th id="2261">2261</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a>::<a class="typedef" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::ProcResIter" title='llvm::TargetSchedModel::ProcResIter' data-type='const llvm::MCWriteProcResEntry *' data-ref="llvm::TargetSchedModel::ProcResIter">ProcResIter</a></td></tr>
<tr><th id="2262">2262</th><td>           <dfn class="local col2 decl" id="522PI" title='PI' data-type='TargetSchedModel::ProcResIter' data-ref="522PI">PI</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel20getWriteProcResBeginEPKNS_16MCSchedClassDescE" title='llvm::TargetSchedModel::getWriteProcResBegin' data-ref="_ZNK4llvm16TargetSchedModel20getWriteProcResBeginEPKNS_16MCSchedClassDescE">getWriteProcResBegin</a>(<a class="local col6 ref" href="#516SC" title='SC' data-ref="516SC">SC</a>),</td></tr>
<tr><th id="2263">2263</th><td>           <dfn class="local col3 decl" id="523PE" title='PE' data-type='TargetSchedModel::ProcResIter' data-ref="523PE">PE</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel18getWriteProcResEndEPKNS_16MCSchedClassDescE" title='llvm::TargetSchedModel::getWriteProcResEnd' data-ref="_ZNK4llvm16TargetSchedModel18getWriteProcResEndEPKNS_16MCSchedClassDescE">getWriteProcResEnd</a>(<a class="local col6 ref" href="#516SC" title='SC' data-ref="516SC">SC</a>); <a class="local col2 ref" href="#522PI" title='PI' data-ref="522PI">PI</a> != <a class="local col3 ref" href="#523PE" title='PE' data-ref="523PE">PE</a>; ++<a class="local col2 ref" href="#522PI" title='PI' data-ref="522PI">PI</a>) {</td></tr>
<tr><th id="2264">2264</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="524RCycle" title='RCycle' data-type='unsigned int' data-ref="524RCycle">RCycle</dfn> =</td></tr>
<tr><th id="2265">2265</th><td>        <a class="member" href="#_ZN4llvm13SchedBoundary13countResourceEjjj" title='llvm::SchedBoundary::countResource' data-ref="_ZN4llvm13SchedBoundary13countResourceEjjj">countResource</a>(<a class="local col2 ref" href="#522PI" title='PI' data-ref="522PI">PI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCWriteProcResEntry::ProcResourceIdx" title='llvm::MCWriteProcResEntry::ProcResourceIdx' data-ref="llvm::MCWriteProcResEntry::ProcResourceIdx">ProcResourceIdx</a>, <a class="local col2 ref" href="#522PI" title='PI' data-ref="522PI">PI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCWriteProcResEntry::Cycles" title='llvm::MCWriteProcResEntry::Cycles' data-ref="llvm::MCWriteProcResEntry::Cycles">Cycles</a>, <a class="local col9 ref" href="#519NextCycle" title='NextCycle' data-ref="519NextCycle">NextCycle</a>);</td></tr>
<tr><th id="2266">2266</th><td>      <b>if</b> (<a class="local col4 ref" href="#524RCycle" title='RCycle' data-ref="524RCycle">RCycle</a> &gt; <a class="local col9 ref" href="#519NextCycle" title='NextCycle' data-ref="519NextCycle">NextCycle</a>)</td></tr>
<tr><th id="2267">2267</th><td>        <a class="local col9 ref" href="#519NextCycle" title='NextCycle' data-ref="519NextCycle">NextCycle</a> = <a class="local col4 ref" href="#524RCycle" title='RCycle' data-ref="524RCycle">RCycle</a>;</td></tr>
<tr><th id="2268">2268</th><td>    }</td></tr>
<tr><th id="2269">2269</th><td>    <b>if</b> (<a class="local col5 ref" href="#515SU" title='SU' data-ref="515SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::hasReservedResource" title='llvm::SUnit::hasReservedResource' data-ref="llvm::SUnit::hasReservedResource">hasReservedResource</a>) {</td></tr>
<tr><th id="2270">2270</th><td>      <i>// For reserved resources, record the highest cycle using the resource.</i></td></tr>
<tr><th id="2271">2271</th><td><i>      // For top-down scheduling, this is the cycle in which we schedule this</i></td></tr>
<tr><th id="2272">2272</th><td><i>      // instruction plus the number of cycles the operations reserves the</i></td></tr>
<tr><th id="2273">2273</th><td><i>      // resource. For bottom-up is it simply the instruction's cycle.</i></td></tr>
<tr><th id="2274">2274</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a>::<a class="typedef" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::ProcResIter" title='llvm::TargetSchedModel::ProcResIter' data-type='const llvm::MCWriteProcResEntry *' data-ref="llvm::TargetSchedModel::ProcResIter">ProcResIter</a></td></tr>
<tr><th id="2275">2275</th><td>             <dfn class="local col5 decl" id="525PI" title='PI' data-type='TargetSchedModel::ProcResIter' data-ref="525PI">PI</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel20getWriteProcResBeginEPKNS_16MCSchedClassDescE" title='llvm::TargetSchedModel::getWriteProcResBegin' data-ref="_ZNK4llvm16TargetSchedModel20getWriteProcResBeginEPKNS_16MCSchedClassDescE">getWriteProcResBegin</a>(<a class="local col6 ref" href="#516SC" title='SC' data-ref="516SC">SC</a>),</td></tr>
<tr><th id="2276">2276</th><td>             <dfn class="local col6 decl" id="526PE" title='PE' data-type='TargetSchedModel::ProcResIter' data-ref="526PE">PE</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel18getWriteProcResEndEPKNS_16MCSchedClassDescE" title='llvm::TargetSchedModel::getWriteProcResEnd' data-ref="_ZNK4llvm16TargetSchedModel18getWriteProcResEndEPKNS_16MCSchedClassDescE">getWriteProcResEnd</a>(<a class="local col6 ref" href="#516SC" title='SC' data-ref="516SC">SC</a>); <a class="local col5 ref" href="#525PI" title='PI' data-ref="525PI">PI</a> != <a class="local col6 ref" href="#526PE" title='PE' data-ref="526PE">PE</a>; ++<a class="local col5 ref" href="#525PI" title='PI' data-ref="525PI">PI</a>) {</td></tr>
<tr><th id="2277">2277</th><td>        <em>unsigned</em> <dfn class="local col7 decl" id="527PIdx" title='PIdx' data-type='unsigned int' data-ref="527PIdx">PIdx</dfn> = <a class="local col5 ref" href="#525PI" title='PI' data-ref="525PI">PI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCWriteProcResEntry::ProcResourceIdx" title='llvm::MCWriteProcResEntry::ProcResourceIdx' data-ref="llvm::MCWriteProcResEntry::ProcResourceIdx">ProcResourceIdx</a>;</td></tr>
<tr><th id="2278">2278</th><td>        <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel15getProcResourceEj" title='llvm::TargetSchedModel::getProcResource' data-ref="_ZNK4llvm16TargetSchedModel15getProcResourceEj">getProcResource</a>(<a class="local col7 ref" href="#527PIdx" title='PIdx' data-ref="527PIdx">PIdx</a>)-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCProcResourceDesc::BufferSize" title='llvm::MCProcResourceDesc::BufferSize' data-ref="llvm::MCProcResourceDesc::BufferSize">BufferSize</a> == <var>0</var>) {</td></tr>
<tr><th id="2279">2279</th><td>          <em>unsigned</em> <dfn class="local col8 decl" id="528ReservedUntil" title='ReservedUntil' data-type='unsigned int' data-ref="528ReservedUntil">ReservedUntil</dfn>, <dfn class="local col9 decl" id="529InstanceIdx" title='InstanceIdx' data-type='unsigned int' data-ref="529InstanceIdx">InstanceIdx</dfn>;</td></tr>
<tr><th id="2280">2280</th><td>          <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/tuple.html#_ZSt3tieDpRT_" title='std::tie' data-ref="_ZSt3tieDpRT_">tie</a>(<span class='refarg'><a class="local col8 ref" href="#528ReservedUntil" title='ReservedUntil' data-ref="528ReservedUntil">ReservedUntil</a></span>, <span class='refarg'><a class="local col9 ref" href="#529InstanceIdx" title='InstanceIdx' data-ref="529InstanceIdx">InstanceIdx</a></span>) <a class="ref" href="../../../../include/c++/7/tuple.html#_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E" title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E">=</a> <a class="member" href="#_ZN4llvm13SchedBoundary20getNextResourceCycleEjj" title='llvm::SchedBoundary::getNextResourceCycle' data-ref="_ZN4llvm13SchedBoundary20getNextResourceCycleEjj">getNextResourceCycle</a>(<a class="local col7 ref" href="#527PIdx" title='PIdx' data-ref="527PIdx">PIdx</a>, <var>0</var>);</td></tr>
<tr><th id="2281">2281</th><td>          <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary5isTopEv" title='llvm::SchedBoundary::isTop' data-ref="_ZNK4llvm13SchedBoundary5isTopEv">isTop</a>()) {</td></tr>
<tr><th id="2282">2282</th><td>            <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::ReservedCycles" title='llvm::SchedBoundary::ReservedCycles' data-ref="llvm::SchedBoundary::ReservedCycles">ReservedCycles</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#529InstanceIdx" title='InstanceIdx' data-ref="529InstanceIdx">InstanceIdx</a>]</a> =</td></tr>
<tr><th id="2283">2283</th><td>                <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col8 ref" href="#528ReservedUntil" title='ReservedUntil' data-ref="528ReservedUntil">ReservedUntil</a>, <a class="local col9 ref" href="#519NextCycle" title='NextCycle' data-ref="519NextCycle">NextCycle</a> + <a class="local col5 ref" href="#525PI" title='PI' data-ref="525PI">PI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCWriteProcResEntry::Cycles" title='llvm::MCWriteProcResEntry::Cycles' data-ref="llvm::MCWriteProcResEntry::Cycles">Cycles</a>);</td></tr>
<tr><th id="2284">2284</th><td>          } <b>else</b></td></tr>
<tr><th id="2285">2285</th><td>            <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::ReservedCycles" title='llvm::SchedBoundary::ReservedCycles' data-ref="llvm::SchedBoundary::ReservedCycles">ReservedCycles</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#529InstanceIdx" title='InstanceIdx' data-ref="529InstanceIdx">InstanceIdx</a>]</a> = <a class="local col9 ref" href="#519NextCycle" title='NextCycle' data-ref="519NextCycle">NextCycle</a>;</td></tr>
<tr><th id="2286">2286</th><td>        }</td></tr>
<tr><th id="2287">2287</th><td>      }</td></tr>
<tr><th id="2288">2288</th><td>    }</td></tr>
<tr><th id="2289">2289</th><td>  }</td></tr>
<tr><th id="2290">2290</th><td>  <i>// Update ExpectedLatency and DependentLatency.</i></td></tr>
<tr><th id="2291">2291</th><td>  <em>unsigned</em> &amp;<dfn class="local col0 decl" id="530TopLatency" title='TopLatency' data-type='unsigned int &amp;' data-ref="530TopLatency">TopLatency</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary5isTopEv" title='llvm::SchedBoundary::isTop' data-ref="_ZNK4llvm13SchedBoundary5isTopEv">isTop</a>() ? <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::ExpectedLatency" title='llvm::SchedBoundary::ExpectedLatency' data-ref="llvm::SchedBoundary::ExpectedLatency">ExpectedLatency</a> : <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::DependentLatency" title='llvm::SchedBoundary::DependentLatency' data-ref="llvm::SchedBoundary::DependentLatency">DependentLatency</a>;</td></tr>
<tr><th id="2292">2292</th><td>  <em>unsigned</em> &amp;<dfn class="local col1 decl" id="531BotLatency" title='BotLatency' data-type='unsigned int &amp;' data-ref="531BotLatency">BotLatency</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary5isTopEv" title='llvm::SchedBoundary::isTop' data-ref="_ZNK4llvm13SchedBoundary5isTopEv">isTop</a>() ? <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::DependentLatency" title='llvm::SchedBoundary::DependentLatency' data-ref="llvm::SchedBoundary::DependentLatency">DependentLatency</a> : <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::ExpectedLatency" title='llvm::SchedBoundary::ExpectedLatency' data-ref="llvm::SchedBoundary::ExpectedLatency">ExpectedLatency</a>;</td></tr>
<tr><th id="2293">2293</th><td>  <b>if</b> (<a class="local col5 ref" href="#515SU" title='SU' data-ref="515SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>() &gt; <a class="local col0 ref" href="#530TopLatency" title='TopLatency' data-ref="530TopLatency">TopLatency</a>) {</td></tr>
<tr><th id="2294">2294</th><td>    <a class="local col0 ref" href="#530TopLatency" title='TopLatency' data-ref="530TopLatency">TopLatency</a> = <a class="local col5 ref" href="#515SU" title='SU' data-ref="515SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>();</td></tr>
<tr><th id="2295">2295</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;  &quot; &lt;&lt; Available.getName() &lt;&lt; &quot; TopLatency SU(&quot; &lt;&lt; SU-&gt;NodeNum &lt;&lt; &quot;) &quot; &lt;&lt; TopLatency &lt;&lt; &quot;c\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Available" title='llvm::SchedBoundary::Available' data-ref="llvm::SchedBoundary::Available">Available</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue7getNameEv" title='llvm::ReadyQueue::getName' data-ref="_ZNK4llvm10ReadyQueue7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" TopLatency SU("</q></td></tr>
<tr><th id="2296">2296</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#515SU" title='SU' data-ref="515SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col0 ref" href="#530TopLatency" title='TopLatency' data-ref="530TopLatency">TopLatency</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"c\n"</q>);</td></tr>
<tr><th id="2297">2297</th><td>  }</td></tr>
<tr><th id="2298">2298</th><td>  <b>if</b> (<a class="local col5 ref" href="#515SU" title='SU' data-ref="515SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>() &gt; <a class="local col1 ref" href="#531BotLatency" title='BotLatency' data-ref="531BotLatency">BotLatency</a>) {</td></tr>
<tr><th id="2299">2299</th><td>    <a class="local col1 ref" href="#531BotLatency" title='BotLatency' data-ref="531BotLatency">BotLatency</a> = <a class="local col5 ref" href="#515SU" title='SU' data-ref="515SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>();</td></tr>
<tr><th id="2300">2300</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;  &quot; &lt;&lt; Available.getName() &lt;&lt; &quot; BotLatency SU(&quot; &lt;&lt; SU-&gt;NodeNum &lt;&lt; &quot;) &quot; &lt;&lt; BotLatency &lt;&lt; &quot;c\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Available" title='llvm::SchedBoundary::Available' data-ref="llvm::SchedBoundary::Available">Available</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue7getNameEv" title='llvm::ReadyQueue::getName' data-ref="_ZNK4llvm10ReadyQueue7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" BotLatency SU("</q></td></tr>
<tr><th id="2301">2301</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#515SU" title='SU' data-ref="515SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#531BotLatency" title='BotLatency' data-ref="531BotLatency">BotLatency</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"c\n"</q>);</td></tr>
<tr><th id="2302">2302</th><td>  }</td></tr>
<tr><th id="2303">2303</th><td>  <i>// If we stall for any reason, bump the cycle.</i></td></tr>
<tr><th id="2304">2304</th><td>  <b>if</b> (<a class="local col9 ref" href="#519NextCycle" title='NextCycle' data-ref="519NextCycle">NextCycle</a> &gt; <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::CurrCycle" title='llvm::SchedBoundary::CurrCycle' data-ref="llvm::SchedBoundary::CurrCycle">CurrCycle</a>)</td></tr>
<tr><th id="2305">2305</th><td>    <a class="member" href="#_ZN4llvm13SchedBoundary9bumpCycleEj" title='llvm::SchedBoundary::bumpCycle' data-ref="_ZN4llvm13SchedBoundary9bumpCycleEj">bumpCycle</a>(<a class="local col9 ref" href="#519NextCycle" title='NextCycle' data-ref="519NextCycle">NextCycle</a>);</td></tr>
<tr><th id="2306">2306</th><td>  <b>else</b></td></tr>
<tr><th id="2307">2307</th><td>    <i>// After updating ZoneCritResIdx and ExpectedLatency, check if we're</i></td></tr>
<tr><th id="2308">2308</th><td><i>    // resource limited. If a stall occurred, bumpCycle does this.</i></td></tr>
<tr><th id="2309">2309</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::IsResourceLimited" title='llvm::SchedBoundary::IsResourceLimited' data-ref="llvm::SchedBoundary::IsResourceLimited">IsResourceLimited</a> =</td></tr>
<tr><th id="2310">2310</th><td>        <a class="tu ref" href="#_ZL18checkResourceLimitjjjb" title='checkResourceLimit' data-use='c' data-ref="_ZL18checkResourceLimitjjjb">checkResourceLimit</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel16getLatencyFactorEv" title='llvm::TargetSchedModel::getLatencyFactor' data-ref="_ZNK4llvm16TargetSchedModel16getLatencyFactorEv">getLatencyFactor</a>(), <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary16getCriticalCountEv" title='llvm::SchedBoundary::getCriticalCount' data-ref="_ZNK4llvm13SchedBoundary16getCriticalCountEv">getCriticalCount</a>(),</td></tr>
<tr><th id="2311">2311</th><td>                           <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary19getScheduledLatencyEv" title='llvm::SchedBoundary::getScheduledLatency' data-ref="_ZNK4llvm13SchedBoundary19getScheduledLatencyEv">getScheduledLatency</a>(), <b>true</b>);</td></tr>
<tr><th id="2312">2312</th><td></td></tr>
<tr><th id="2313">2313</th><td>  <i>// Update CurrMOps after calling bumpCycle to handle stalls, since bumpCycle</i></td></tr>
<tr><th id="2314">2314</th><td><i>  // resets CurrMOps. Loop to handle instructions with more MOps than issue in</i></td></tr>
<tr><th id="2315">2315</th><td><i>  // one cycle.  Since we commonly reach the max MOps here, opportunistically</i></td></tr>
<tr><th id="2316">2316</th><td><i>  // bump the cycle to avoid uselessly checking everything in the readyQ.</i></td></tr>
<tr><th id="2317">2317</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::CurrMOps" title='llvm::SchedBoundary::CurrMOps' data-ref="llvm::SchedBoundary::CurrMOps">CurrMOps</a> += <a class="local col7 ref" href="#517IncMOps" title='IncMOps' data-ref="517IncMOps">IncMOps</a>;</td></tr>
<tr><th id="2318">2318</th><td></td></tr>
<tr><th id="2319">2319</th><td>  <i>// Bump the cycle count for issue group constraints.</i></td></tr>
<tr><th id="2320">2320</th><td><i>  // This must be done after NextCycle has been adjust for all other stalls.</i></td></tr>
<tr><th id="2321">2321</th><td><i>  // Calling bumpCycle(X) will reduce CurrMOps by one issue group and set</i></td></tr>
<tr><th id="2322">2322</th><td><i>  // currCycle to X.</i></td></tr>
<tr><th id="2323">2323</th><td>  <b>if</b> ((<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary5isTopEv" title='llvm::SchedBoundary::isTop' data-ref="_ZNK4llvm13SchedBoundary5isTopEv">isTop</a>() &amp;&amp;  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel12mustEndGroupEPKNS_12MachineInstrEPKNS_16MCSchedClassDescE" title='llvm::TargetSchedModel::mustEndGroup' data-ref="_ZNK4llvm16TargetSchedModel12mustEndGroupEPKNS_12MachineInstrEPKNS_16MCSchedClassDescE">mustEndGroup</a>(<a class="local col5 ref" href="#515SU" title='SU' data-ref="515SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>())) ||</td></tr>
<tr><th id="2324">2324</th><td>      (!<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary5isTopEv" title='llvm::SchedBoundary::isTop' data-ref="_ZNK4llvm13SchedBoundary5isTopEv">isTop</a>() &amp;&amp; <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel14mustBeginGroupEPKNS_12MachineInstrEPKNS_16MCSchedClassDescE" title='llvm::TargetSchedModel::mustBeginGroup' data-ref="_ZNK4llvm16TargetSchedModel14mustBeginGroupEPKNS_12MachineInstrEPKNS_16MCSchedClassDescE">mustBeginGroup</a>(<a class="local col5 ref" href="#515SU" title='SU' data-ref="515SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()))) {</td></tr>
<tr><th id="2325">2325</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;  Bump cycle to &quot; &lt;&lt; (isTop() ? &quot;end&quot; : &quot;begin&quot;) &lt;&lt; &quot; group\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Bump cycle to "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary5isTopEv" title='llvm::SchedBoundary::isTop' data-ref="_ZNK4llvm13SchedBoundary5isTopEv">isTop</a>() ? <q>"end"</q> : <q>"begin"</q>)</td></tr>
<tr><th id="2326">2326</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" group\n"</q>);</td></tr>
<tr><th id="2327">2327</th><td>    <a class="member" href="#_ZN4llvm13SchedBoundary9bumpCycleEj" title='llvm::SchedBoundary::bumpCycle' data-ref="_ZN4llvm13SchedBoundary9bumpCycleEj">bumpCycle</a>(++<a class="local col9 ref" href="#519NextCycle" title='NextCycle' data-ref="519NextCycle">NextCycle</a>);</td></tr>
<tr><th id="2328">2328</th><td>  }</td></tr>
<tr><th id="2329">2329</th><td></td></tr>
<tr><th id="2330">2330</th><td>  <b>while</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::CurrMOps" title='llvm::SchedBoundary::CurrMOps' data-ref="llvm::SchedBoundary::CurrMOps">CurrMOps</a> &gt;= <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel13getIssueWidthEv" title='llvm::TargetSchedModel::getIssueWidth' data-ref="_ZNK4llvm16TargetSchedModel13getIssueWidthEv">getIssueWidth</a>()) {</td></tr>
<tr><th id="2331">2331</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;  *** Max MOps &quot; &lt;&lt; CurrMOps &lt;&lt; &quot; at cycle &quot; &lt;&lt; CurrCycle &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  *** Max MOps "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::CurrMOps" title='llvm::SchedBoundary::CurrMOps' data-ref="llvm::SchedBoundary::CurrMOps">CurrMOps</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" at cycle "</q></td></tr>
<tr><th id="2332">2332</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::CurrCycle" title='llvm::SchedBoundary::CurrCycle' data-ref="llvm::SchedBoundary::CurrCycle">CurrCycle</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="2333">2333</th><td>    <a class="member" href="#_ZN4llvm13SchedBoundary9bumpCycleEj" title='llvm::SchedBoundary::bumpCycle' data-ref="_ZN4llvm13SchedBoundary9bumpCycleEj">bumpCycle</a>(++<a class="local col9 ref" href="#519NextCycle" title='NextCycle' data-ref="519NextCycle">NextCycle</a>);</td></tr>
<tr><th id="2334">2334</th><td>  }</td></tr>
<tr><th id="2335">2335</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dumpScheduledState(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="member" href="#_ZNK4llvm13SchedBoundary18dumpScheduledStateEv" title='llvm::SchedBoundary::dumpScheduledState' data-ref="_ZNK4llvm13SchedBoundary18dumpScheduledStateEv">dumpScheduledState</a>());</td></tr>
<tr><th id="2336">2336</th><td>}</td></tr>
<tr><th id="2337">2337</th><td></td></tr>
<tr><th id="2338">2338</th><td><i class="doc">/// Release pending ready nodes in to the available queue. This makes them</i></td></tr>
<tr><th id="2339">2339</th><td><i class="doc">/// visible to heuristics.</i></td></tr>
<tr><th id="2340">2340</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary">SchedBoundary</a>::<dfn class="decl def" id="_ZN4llvm13SchedBoundary14releasePendingEv" title='llvm::SchedBoundary::releasePending' data-ref="_ZN4llvm13SchedBoundary14releasePendingEv">releasePending</dfn>() {</td></tr>
<tr><th id="2341">2341</th><td>  <i>// If the available queue is empty, it is safe to reset MinReadyCycle.</i></td></tr>
<tr><th id="2342">2342</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Available" title='llvm::SchedBoundary::Available' data-ref="llvm::SchedBoundary::Available">Available</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue5emptyEv" title='llvm::ReadyQueue::empty' data-ref="_ZNK4llvm10ReadyQueue5emptyEv">empty</a>())</td></tr>
<tr><th id="2343">2343</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::MinReadyCycle" title='llvm::SchedBoundary::MinReadyCycle' data-ref="llvm::SchedBoundary::MinReadyCycle">MinReadyCycle</a> = <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>unsigned</em>&gt;::<a class="ref" href="../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIjE3maxEv" title='std::numeric_limits&lt;unsigned int&gt;::max' data-ref="_ZNSt14numeric_limitsIjE3maxEv">max</a>();</td></tr>
<tr><th id="2344">2344</th><td></td></tr>
<tr><th id="2345">2345</th><td>  <i>// Check to see if any of the pending instructions are ready to issue.  If</i></td></tr>
<tr><th id="2346">2346</th><td><i>  // so, add them to the available queue.</i></td></tr>
<tr><th id="2347">2347</th><td>  <em>bool</em> <dfn class="local col2 decl" id="532IsBuffered" title='IsBuffered' data-type='bool' data-ref="532IsBuffered">IsBuffered</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel20getMicroOpBufferSizeEv" title='llvm::TargetSchedModel::getMicroOpBufferSize' data-ref="_ZNK4llvm16TargetSchedModel20getMicroOpBufferSizeEv">getMicroOpBufferSize</a>() != <var>0</var>;</td></tr>
<tr><th id="2348">2348</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="533i" title='i' data-type='unsigned int' data-ref="533i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="534e" title='e' data-type='unsigned int' data-ref="534e">e</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Pending" title='llvm::SchedBoundary::Pending' data-ref="llvm::SchedBoundary::Pending">Pending</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue4sizeEv" title='llvm::ReadyQueue::size' data-ref="_ZNK4llvm10ReadyQueue4sizeEv">size</a>(); <a class="local col3 ref" href="#533i" title='i' data-ref="533i">i</a> != <a class="local col4 ref" href="#534e" title='e' data-ref="534e">e</a>; ++<a class="local col3 ref" href="#533i" title='i' data-ref="533i">i</a>) {</td></tr>
<tr><th id="2349">2349</th><td>    <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="535SU" title='SU' data-type='llvm::SUnit *' data-ref="535SU">SU</dfn> = <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Pending" title='llvm::SchedBoundary::Pending' data-ref="llvm::SchedBoundary::Pending">Pending</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10ReadyQueue5beginEv" title='llvm::ReadyQueue::begin' data-ref="_ZN4llvm10ReadyQueue5beginEv">begin</a>()<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator+" title='__gnu_cxx::__normal_iterator::operator+' data-ref="__gnu_cxx::__normal_iterator::operator+">+</a><a class="local col3 ref" href="#533i" title='i' data-ref="533i">i</a>);</td></tr>
<tr><th id="2350">2350</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="536ReadyCycle" title='ReadyCycle' data-type='unsigned int' data-ref="536ReadyCycle">ReadyCycle</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary5isTopEv" title='llvm::SchedBoundary::isTop' data-ref="_ZNK4llvm13SchedBoundary5isTopEv">isTop</a>() ? <a class="local col5 ref" href="#535SU" title='SU' data-ref="535SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::TopReadyCycle" title='llvm::SUnit::TopReadyCycle' data-ref="llvm::SUnit::TopReadyCycle">TopReadyCycle</a> : <a class="local col5 ref" href="#535SU" title='SU' data-ref="535SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::BotReadyCycle" title='llvm::SUnit::BotReadyCycle' data-ref="llvm::SUnit::BotReadyCycle">BotReadyCycle</a>;</td></tr>
<tr><th id="2351">2351</th><td></td></tr>
<tr><th id="2352">2352</th><td>    <b>if</b> (<a class="local col6 ref" href="#536ReadyCycle" title='ReadyCycle' data-ref="536ReadyCycle">ReadyCycle</a> &lt; <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::MinReadyCycle" title='llvm::SchedBoundary::MinReadyCycle' data-ref="llvm::SchedBoundary::MinReadyCycle">MinReadyCycle</a>)</td></tr>
<tr><th id="2353">2353</th><td>      <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::MinReadyCycle" title='llvm::SchedBoundary::MinReadyCycle' data-ref="llvm::SchedBoundary::MinReadyCycle">MinReadyCycle</a> = <a class="local col6 ref" href="#536ReadyCycle" title='ReadyCycle' data-ref="536ReadyCycle">ReadyCycle</a>;</td></tr>
<tr><th id="2354">2354</th><td></td></tr>
<tr><th id="2355">2355</th><td>    <b>if</b> (!<a class="local col2 ref" href="#532IsBuffered" title='IsBuffered' data-ref="532IsBuffered">IsBuffered</a> &amp;&amp; <a class="local col6 ref" href="#536ReadyCycle" title='ReadyCycle' data-ref="536ReadyCycle">ReadyCycle</a> &gt; <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::CurrCycle" title='llvm::SchedBoundary::CurrCycle' data-ref="llvm::SchedBoundary::CurrCycle">CurrCycle</a>)</td></tr>
<tr><th id="2356">2356</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2357">2357</th><td></td></tr>
<tr><th id="2358">2358</th><td>    <b>if</b> (<a class="member" href="#_ZN4llvm13SchedBoundary11checkHazardEPNS_5SUnitE" title='llvm::SchedBoundary::checkHazard' data-ref="_ZN4llvm13SchedBoundary11checkHazardEPNS_5SUnitE">checkHazard</a>(<a class="local col5 ref" href="#535SU" title='SU' data-ref="535SU">SU</a>))</td></tr>
<tr><th id="2359">2359</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2360">2360</th><td></td></tr>
<tr><th id="2361">2361</th><td>    <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Available" title='llvm::SchedBoundary::Available' data-ref="llvm::SchedBoundary::Available">Available</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue4sizeEv" title='llvm::ReadyQueue::size' data-ref="_ZNK4llvm10ReadyQueue4sizeEv">size</a>() &gt;= <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#ReadyListLimit" title='ReadyListLimit' data-use='m' data-ref="ReadyListLimit">ReadyListLimit</a>)</td></tr>
<tr><th id="2362">2362</th><td>      <b>break</b>;</td></tr>
<tr><th id="2363">2363</th><td></td></tr>
<tr><th id="2364">2364</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Available" title='llvm::SchedBoundary::Available' data-ref="llvm::SchedBoundary::Available">Available</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10ReadyQueue4pushEPNS_5SUnitE" title='llvm::ReadyQueue::push' data-ref="_ZN4llvm10ReadyQueue4pushEPNS_5SUnitE">push</a>(<a class="local col5 ref" href="#535SU" title='SU' data-ref="535SU">SU</a>);</td></tr>
<tr><th id="2365">2365</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Pending" title='llvm::SchedBoundary::Pending' data-ref="llvm::SchedBoundary::Pending">Pending</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10ReadyQueue6removeEN9__gnu_cxx17__normal_iteratorIPPNS_5SUnitESt6vectorIS4_SaIS4_EEEE" title='llvm::ReadyQueue::remove' data-ref="_ZN4llvm10ReadyQueue6removeEN9__gnu_cxx17__normal_iteratorIPPNS_5SUnitESt6vectorIS4_SaIS4_EEEE">remove</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Pending" title='llvm::SchedBoundary::Pending' data-ref="llvm::SchedBoundary::Pending">Pending</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10ReadyQueue5beginEv" title='llvm::ReadyQueue::begin' data-ref="_ZN4llvm10ReadyQueue5beginEv">begin</a>()<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator+" title='__gnu_cxx::__normal_iterator::operator+' data-ref="__gnu_cxx::__normal_iterator::operator+">+</a><a class="local col3 ref" href="#533i" title='i' data-ref="533i">i</a>);</td></tr>
<tr><th id="2366">2366</th><td>    --<a class="local col3 ref" href="#533i" title='i' data-ref="533i">i</a>; --<a class="local col4 ref" href="#534e" title='e' data-ref="534e">e</a>;</td></tr>
<tr><th id="2367">2367</th><td>  }</td></tr>
<tr><th id="2368">2368</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::CheckPending" title='llvm::SchedBoundary::CheckPending' data-ref="llvm::SchedBoundary::CheckPending">CheckPending</a> = <b>false</b>;</td></tr>
<tr><th id="2369">2369</th><td>}</td></tr>
<tr><th id="2370">2370</th><td></td></tr>
<tr><th id="2371">2371</th><td><i class="doc">/// Remove SU from the ready set for this boundary.</i></td></tr>
<tr><th id="2372">2372</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary">SchedBoundary</a>::<dfn class="decl def" id="_ZN4llvm13SchedBoundary11removeReadyEPNS_5SUnitE" title='llvm::SchedBoundary::removeReady' data-ref="_ZN4llvm13SchedBoundary11removeReadyEPNS_5SUnitE">removeReady</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="537SU" title='SU' data-type='llvm::SUnit *' data-ref="537SU">SU</dfn>) {</td></tr>
<tr><th id="2373">2373</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Available" title='llvm::SchedBoundary::Available' data-ref="llvm::SchedBoundary::Available">Available</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue9isInQueueEPNS_5SUnitE" title='llvm::ReadyQueue::isInQueue' data-ref="_ZNK4llvm10ReadyQueue9isInQueueEPNS_5SUnitE">isInQueue</a>(<a class="local col7 ref" href="#537SU" title='SU' data-ref="537SU">SU</a>))</td></tr>
<tr><th id="2374">2374</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Available" title='llvm::SchedBoundary::Available' data-ref="llvm::SchedBoundary::Available">Available</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10ReadyQueue6removeEN9__gnu_cxx17__normal_iteratorIPPNS_5SUnitESt6vectorIS4_SaIS4_EEEE" title='llvm::ReadyQueue::remove' data-ref="_ZN4llvm10ReadyQueue6removeEN9__gnu_cxx17__normal_iteratorIPPNS_5SUnitESt6vectorIS4_SaIS4_EEEE">remove</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Available" title='llvm::SchedBoundary::Available' data-ref="llvm::SchedBoundary::Available">Available</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10ReadyQueue4findEPNS_5SUnitE" title='llvm::ReadyQueue::find' data-ref="_ZN4llvm10ReadyQueue4findEPNS_5SUnitE">find</a>(<a class="local col7 ref" href="#537SU" title='SU' data-ref="537SU">SU</a>));</td></tr>
<tr><th id="2375">2375</th><td>  <b>else</b> {</td></tr>
<tr><th id="2376">2376</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Pending.isInQueue(SU) &amp;&amp; &quot;bad ready count&quot;) ? void (0) : __assert_fail (&quot;Pending.isInQueue(SU) &amp;&amp; \&quot;bad ready count\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 2376, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Pending" title='llvm::SchedBoundary::Pending' data-ref="llvm::SchedBoundary::Pending">Pending</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue9isInQueueEPNS_5SUnitE" title='llvm::ReadyQueue::isInQueue' data-ref="_ZNK4llvm10ReadyQueue9isInQueueEPNS_5SUnitE">isInQueue</a>(<a class="local col7 ref" href="#537SU" title='SU' data-ref="537SU">SU</a>) &amp;&amp; <q>"bad ready count"</q>);</td></tr>
<tr><th id="2377">2377</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Pending" title='llvm::SchedBoundary::Pending' data-ref="llvm::SchedBoundary::Pending">Pending</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10ReadyQueue6removeEN9__gnu_cxx17__normal_iteratorIPPNS_5SUnitESt6vectorIS4_SaIS4_EEEE" title='llvm::ReadyQueue::remove' data-ref="_ZN4llvm10ReadyQueue6removeEN9__gnu_cxx17__normal_iteratorIPPNS_5SUnitESt6vectorIS4_SaIS4_EEEE">remove</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Pending" title='llvm::SchedBoundary::Pending' data-ref="llvm::SchedBoundary::Pending">Pending</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10ReadyQueue4findEPNS_5SUnitE" title='llvm::ReadyQueue::find' data-ref="_ZN4llvm10ReadyQueue4findEPNS_5SUnitE">find</a>(<a class="local col7 ref" href="#537SU" title='SU' data-ref="537SU">SU</a>));</td></tr>
<tr><th id="2378">2378</th><td>  }</td></tr>
<tr><th id="2379">2379</th><td>}</td></tr>
<tr><th id="2380">2380</th><td></td></tr>
<tr><th id="2381">2381</th><td><i class="doc">/// If this queue only has one ready candidate, return it. As a side effect,</i></td></tr>
<tr><th id="2382">2382</th><td><i class="doc">/// defer any nodes that now hit a hazard, and advance the cycle until at least</i></td></tr>
<tr><th id="2383">2383</th><td><i class="doc">/// one node is ready. If multiple instructions are ready, return NULL.</i></td></tr>
<tr><th id="2384">2384</th><td><a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary">SchedBoundary</a>::<dfn class="decl def" id="_ZN4llvm13SchedBoundary14pickOnlyChoiceEv" title='llvm::SchedBoundary::pickOnlyChoice' data-ref="_ZN4llvm13SchedBoundary14pickOnlyChoiceEv">pickOnlyChoice</dfn>() {</td></tr>
<tr><th id="2385">2385</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::CheckPending" title='llvm::SchedBoundary::CheckPending' data-ref="llvm::SchedBoundary::CheckPending">CheckPending</a>)</td></tr>
<tr><th id="2386">2386</th><td>    <a class="member" href="#_ZN4llvm13SchedBoundary14releasePendingEv" title='llvm::SchedBoundary::releasePending' data-ref="_ZN4llvm13SchedBoundary14releasePendingEv">releasePending</a>();</td></tr>
<tr><th id="2387">2387</th><td></td></tr>
<tr><th id="2388">2388</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::CurrMOps" title='llvm::SchedBoundary::CurrMOps' data-ref="llvm::SchedBoundary::CurrMOps">CurrMOps</a> &gt; <var>0</var>) {</td></tr>
<tr><th id="2389">2389</th><td>    <i>// Defer any ready instrs that now have a hazard.</i></td></tr>
<tr><th id="2390">2390</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ReadyQueue" title='llvm::ReadyQueue' data-ref="llvm::ReadyQueue">ReadyQueue</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ReadyQueue::iterator" title='llvm::ReadyQueue::iterator' data-type='std::vector&lt;SUnit *&gt;::iterator' data-ref="llvm::ReadyQueue::iterator">iterator</a> <dfn class="local col8 decl" id="538I" title='I' data-type='ReadyQueue::iterator' data-ref="538I">I</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Available" title='llvm::SchedBoundary::Available' data-ref="llvm::SchedBoundary::Available">Available</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10ReadyQueue5beginEv" title='llvm::ReadyQueue::begin' data-ref="_ZN4llvm10ReadyQueue5beginEv">begin</a>(); <a class="local col8 ref" href="#538I" title='I' data-ref="538I">I</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Available" title='llvm::SchedBoundary::Available' data-ref="llvm::SchedBoundary::Available">Available</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10ReadyQueue3endEv" title='llvm::ReadyQueue::end' data-ref="_ZN4llvm10ReadyQueue3endEv">end</a>();) {</td></tr>
<tr><th id="2391">2391</th><td>      <b>if</b> (<a class="member" href="#_ZN4llvm13SchedBoundary11checkHazardEPNS_5SUnitE" title='llvm::SchedBoundary::checkHazard' data-ref="_ZN4llvm13SchedBoundary11checkHazardEPNS_5SUnitE">checkHazard</a>(<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col8 ref" href="#538I" title='I' data-ref="538I">I</a>)) {</td></tr>
<tr><th id="2392">2392</th><td>        <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Pending" title='llvm::SchedBoundary::Pending' data-ref="llvm::SchedBoundary::Pending">Pending</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10ReadyQueue4pushEPNS_5SUnitE" title='llvm::ReadyQueue::push' data-ref="_ZN4llvm10ReadyQueue4pushEPNS_5SUnitE">push</a>(<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col8 ref" href="#538I" title='I' data-ref="538I">I</a>);</td></tr>
<tr><th id="2393">2393</th><td>        <a class="local col8 ref" href="#538I" title='I' data-ref="538I">I</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;llvm::SUnit **, std::vector&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt;::operator=' data-ref="__gnu_cxx::__normal_iterator{llvm::SUnit**,std::vector{llvm::SUnit*,std::allocator{llvm::SUnit*}}}::operator=">=</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Available" title='llvm::SchedBoundary::Available' data-ref="llvm::SchedBoundary::Available">Available</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10ReadyQueue6removeEN9__gnu_cxx17__normal_iteratorIPPNS_5SUnitESt6vectorIS4_SaIS4_EEEE" title='llvm::ReadyQueue::remove' data-ref="_ZN4llvm10ReadyQueue6removeEN9__gnu_cxx17__normal_iteratorIPPNS_5SUnitESt6vectorIS4_SaIS4_EEEE">remove</a>(<a class="ref fake" href="../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;llvm::SUnit **, std::vector&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt;::__normal_iterator' data-ref="__gnu_cxx::__normal_iterator{llvm::SUnit**,std::vector{llvm::SUnit*,std::allocator{llvm::SUnit*}}}::__normal_iterator"></a><a class="local col8 ref" href="#538I" title='I' data-ref="538I">I</a>);</td></tr>
<tr><th id="2394">2394</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2395">2395</th><td>      }</td></tr>
<tr><th id="2396">2396</th><td>      <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col8 ref" href="#538I" title='I' data-ref="538I">I</a>;</td></tr>
<tr><th id="2397">2397</th><td>    }</td></tr>
<tr><th id="2398">2398</th><td>  }</td></tr>
<tr><th id="2399">2399</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="539i" title='i' data-type='unsigned int' data-ref="539i">i</dfn> = <var>0</var>; <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Available" title='llvm::SchedBoundary::Available' data-ref="llvm::SchedBoundary::Available">Available</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue5emptyEv" title='llvm::ReadyQueue::empty' data-ref="_ZNK4llvm10ReadyQueue5emptyEv">empty</a>(); ++<a class="local col9 ref" href="#539i" title='i' data-ref="539i">i</a>) {</td></tr>
<tr><th id="2400">2400</th><td><i>//  FIXME: Re-enable assert once PR20057 is resolved.</i></td></tr>
<tr><th id="2401">2401</th><td><i>//    assert(i &lt;= (HazardRec-&gt;getMaxLookAhead() + MaxObservedStall) &amp;&amp;</i></td></tr>
<tr><th id="2402">2402</th><td><i>//           "permanent hazard");</i></td></tr>
<tr><th id="2403">2403</th><td>    (<em>void</em>)<a class="local col9 ref" href="#539i" title='i' data-ref="539i">i</a>;</td></tr>
<tr><th id="2404">2404</th><td>    <a class="member" href="#_ZN4llvm13SchedBoundary9bumpCycleEj" title='llvm::SchedBoundary::bumpCycle' data-ref="_ZN4llvm13SchedBoundary9bumpCycleEj">bumpCycle</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::CurrCycle" title='llvm::SchedBoundary::CurrCycle' data-ref="llvm::SchedBoundary::CurrCycle">CurrCycle</a> + <var>1</var>);</td></tr>
<tr><th id="2405">2405</th><td>    <a class="member" href="#_ZN4llvm13SchedBoundary14releasePendingEv" title='llvm::SchedBoundary::releasePending' data-ref="_ZN4llvm13SchedBoundary14releasePendingEv">releasePending</a>();</td></tr>
<tr><th id="2406">2406</th><td>  }</td></tr>
<tr><th id="2407">2407</th><td></td></tr>
<tr><th id="2408">2408</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { Pending.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Pending" title='llvm::SchedBoundary::Pending' data-ref="llvm::SchedBoundary::Pending">Pending</a>.<a class="ref" href="#_ZNK4llvm10ReadyQueue4dumpEv" title='llvm::ReadyQueue::dump' data-ref="_ZNK4llvm10ReadyQueue4dumpEv">dump</a>());</td></tr>
<tr><th id="2409">2409</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { Available.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Available" title='llvm::SchedBoundary::Available' data-ref="llvm::SchedBoundary::Available">Available</a>.<a class="ref" href="#_ZNK4llvm10ReadyQueue4dumpEv" title='llvm::ReadyQueue::dump' data-ref="_ZNK4llvm10ReadyQueue4dumpEv">dump</a>());</td></tr>
<tr><th id="2410">2410</th><td></td></tr>
<tr><th id="2411">2411</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Available" title='llvm::SchedBoundary::Available' data-ref="llvm::SchedBoundary::Available">Available</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue4sizeEv" title='llvm::ReadyQueue::size' data-ref="_ZNK4llvm10ReadyQueue4sizeEv">size</a>() == <var>1</var>)</td></tr>
<tr><th id="2412">2412</th><td>    <b>return</b> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Available" title='llvm::SchedBoundary::Available' data-ref="llvm::SchedBoundary::Available">Available</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10ReadyQueue5beginEv" title='llvm::ReadyQueue::begin' data-ref="_ZN4llvm10ReadyQueue5beginEv">begin</a>();</td></tr>
<tr><th id="2413">2413</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2414">2414</th><td>}</td></tr>
<tr><th id="2415">2415</th><td></td></tr>
<tr><th id="2416">2416</th><td><u>#<span data-ppcond="2416">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="2417">2417</th><td><i>// This is useful information to dump after bumpNode.</i></td></tr>
<tr><th id="2418">2418</th><td><i>// Note that the Queue contents are more useful before pickNodeFromQueue.</i></td></tr>
<tr><th id="2419">2419</th><td><a class="macro" href="../../include/llvm/Support/Compiler.h.html#473" title="__attribute__((noinline)) __attribute__((__used__))" data-ref="_M/LLVM_DUMP_METHOD">LLVM_DUMP_METHOD</a> <em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary">SchedBoundary</a>::<dfn class="decl def" id="_ZNK4llvm13SchedBoundary18dumpScheduledStateEv" title='llvm::SchedBoundary::dumpScheduledState' data-ref="_ZNK4llvm13SchedBoundary18dumpScheduledStateEv">dumpScheduledState</dfn>() <em>const</em> {</td></tr>
<tr><th id="2420">2420</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="540ResFactor" title='ResFactor' data-type='unsigned int' data-ref="540ResFactor">ResFactor</dfn>;</td></tr>
<tr><th id="2421">2421</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="541ResCount" title='ResCount' data-type='unsigned int' data-ref="541ResCount">ResCount</dfn>;</td></tr>
<tr><th id="2422">2422</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::ZoneCritResIdx" title='llvm::SchedBoundary::ZoneCritResIdx' data-ref="llvm::SchedBoundary::ZoneCritResIdx">ZoneCritResIdx</a>) {</td></tr>
<tr><th id="2423">2423</th><td>    <a class="local col0 ref" href="#540ResFactor" title='ResFactor' data-ref="540ResFactor">ResFactor</a> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel17getResourceFactorEj" title='llvm::TargetSchedModel::getResourceFactor' data-ref="_ZNK4llvm16TargetSchedModel17getResourceFactorEj">getResourceFactor</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::ZoneCritResIdx" title='llvm::SchedBoundary::ZoneCritResIdx' data-ref="llvm::SchedBoundary::ZoneCritResIdx">ZoneCritResIdx</a>);</td></tr>
<tr><th id="2424">2424</th><td>    <a class="local col1 ref" href="#541ResCount" title='ResCount' data-ref="541ResCount">ResCount</a> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary16getResourceCountEj" title='llvm::SchedBoundary::getResourceCount' data-ref="_ZNK4llvm13SchedBoundary16getResourceCountEj">getResourceCount</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::ZoneCritResIdx" title='llvm::SchedBoundary::ZoneCritResIdx' data-ref="llvm::SchedBoundary::ZoneCritResIdx">ZoneCritResIdx</a>);</td></tr>
<tr><th id="2425">2425</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2426">2426</th><td>    <a class="local col0 ref" href="#540ResFactor" title='ResFactor' data-ref="540ResFactor">ResFactor</a> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel16getMicroOpFactorEv" title='llvm::TargetSchedModel::getMicroOpFactor' data-ref="_ZNK4llvm16TargetSchedModel16getMicroOpFactorEv">getMicroOpFactor</a>();</td></tr>
<tr><th id="2427">2427</th><td>    <a class="local col1 ref" href="#541ResCount" title='ResCount' data-ref="541ResCount">ResCount</a> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::RetiredMOps" title='llvm::SchedBoundary::RetiredMOps' data-ref="llvm::SchedBoundary::RetiredMOps">RetiredMOps</a> * <a class="local col0 ref" href="#540ResFactor" title='ResFactor' data-ref="540ResFactor">ResFactor</a>;</td></tr>
<tr><th id="2428">2428</th><td>  }</td></tr>
<tr><th id="2429">2429</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="542LFactor" title='LFactor' data-type='unsigned int' data-ref="542LFactor">LFactor</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel16getLatencyFactorEv" title='llvm::TargetSchedModel::getLatencyFactor' data-ref="_ZNK4llvm16TargetSchedModel16getLatencyFactorEv">getLatencyFactor</a>();</td></tr>
<tr><th id="2430">2430</th><td>  <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Available" title='llvm::SchedBoundary::Available' data-ref="llvm::SchedBoundary::Available">Available</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue7getNameEv" title='llvm::ReadyQueue::getName' data-ref="_ZNK4llvm10ReadyQueue7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" @"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::CurrCycle" title='llvm::SchedBoundary::CurrCycle' data-ref="llvm::SchedBoundary::CurrCycle">CurrCycle</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"c\n"</q></td></tr>
<tr><th id="2431">2431</th><td>         <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Retired: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::RetiredMOps" title='llvm::SchedBoundary::RetiredMOps' data-ref="llvm::SchedBoundary::RetiredMOps">RetiredMOps</a>;</td></tr>
<tr><th id="2432">2432</th><td>  <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n  Executed: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary16getExecutedCountEv" title='llvm::SchedBoundary::getExecutedCount' data-ref="_ZNK4llvm13SchedBoundary16getExecutedCountEv">getExecutedCount</a>() / <a class="local col2 ref" href="#542LFactor" title='LFactor' data-ref="542LFactor">LFactor</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"c"</q>;</td></tr>
<tr><th id="2433">2433</th><td>  <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n  Critical: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#541ResCount" title='ResCount' data-ref="541ResCount">ResCount</a> / <a class="local col2 ref" href="#542LFactor" title='LFactor' data-ref="542LFactor">LFactor</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"c, "</q></td></tr>
<tr><th id="2434">2434</th><td>         <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#541ResCount" title='ResCount' data-ref="541ResCount">ResCount</a> / <a class="local col0 ref" href="#540ResFactor" title='ResFactor' data-ref="540ResFactor">ResFactor</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q></td></tr>
<tr><th id="2435">2435</th><td>         <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::SchedModel" title='llvm::SchedBoundary::SchedModel' data-ref="llvm::SchedBoundary::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel15getResourceNameEj" title='llvm::TargetSchedModel::getResourceName' data-ref="_ZNK4llvm16TargetSchedModel15getResourceNameEj">getResourceName</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::ZoneCritResIdx" title='llvm::SchedBoundary::ZoneCritResIdx' data-ref="llvm::SchedBoundary::ZoneCritResIdx">ZoneCritResIdx</a>)</td></tr>
<tr><th id="2436">2436</th><td>         <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n  ExpectedLatency: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::ExpectedLatency" title='llvm::SchedBoundary::ExpectedLatency' data-ref="llvm::SchedBoundary::ExpectedLatency">ExpectedLatency</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"c\n"</q></td></tr>
<tr><th id="2437">2437</th><td>         <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::IsResourceLimited" title='llvm::SchedBoundary::IsResourceLimited' data-ref="llvm::SchedBoundary::IsResourceLimited">IsResourceLimited</a> ? <q>"  - Resource"</q> : <q>"  - Latency"</q>)</td></tr>
<tr><th id="2438">2438</th><td>         <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" limited.\n"</q>;</td></tr>
<tr><th id="2439">2439</th><td>}</td></tr>
<tr><th id="2440">2440</th><td><u>#<span data-ppcond="2416">endif</span></u></td></tr>
<tr><th id="2441">2441</th><td></td></tr>
<tr><th id="2442">2442</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="2443">2443</th><td><i>// GenericScheduler - Generic implementation of MachineSchedStrategy.</i></td></tr>
<tr><th id="2444">2444</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="2445">2445</th><td></td></tr>
<tr><th id="2446">2446</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase" title='llvm::GenericSchedulerBase' data-ref="llvm::GenericSchedulerBase">GenericSchedulerBase</a>::<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a>::</td></tr>
<tr><th id="2447">2447</th><td><dfn class="decl def" id="_ZN4llvm20GenericSchedulerBase14SchedCandidate17initResourceDeltaEPKNS_13ScheduleDAGMIEPKNS_16TargetSchedModelE" title='llvm::GenericSchedulerBase::SchedCandidate::initResourceDelta' data-ref="_ZN4llvm20GenericSchedulerBase14SchedCandidate17initResourceDeltaEPKNS_13ScheduleDAGMIEPKNS_16TargetSchedModelE">initResourceDelta</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a> *<dfn class="local col3 decl" id="543DAG" title='DAG' data-type='const llvm::ScheduleDAGMI *' data-ref="543DAG">DAG</dfn>,</td></tr>
<tr><th id="2448">2448</th><td>                  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a> *<dfn class="local col4 decl" id="544SchedModel" title='SchedModel' data-type='const llvm::TargetSchedModel *' data-ref="544SchedModel">SchedModel</dfn>) {</td></tr>
<tr><th id="2449">2449</th><td>  <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Policy" title='llvm::GenericSchedulerBase::SchedCandidate::Policy' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Policy">Policy</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandPolicy::ReduceResIdx" title='llvm::GenericSchedulerBase::CandPolicy::ReduceResIdx' data-ref="llvm::GenericSchedulerBase::CandPolicy::ReduceResIdx">ReduceResIdx</a> &amp;&amp; !<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Policy" title='llvm::GenericSchedulerBase::SchedCandidate::Policy' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Policy">Policy</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandPolicy::DemandResIdx" title='llvm::GenericSchedulerBase::CandPolicy::DemandResIdx' data-ref="llvm::GenericSchedulerBase::CandPolicy::DemandResIdx">DemandResIdx</a>)</td></tr>
<tr><th id="2450">2450</th><td>    <b>return</b>;</td></tr>
<tr><th id="2451">2451</th><td></td></tr>
<tr><th id="2452">2452</th><td>  <em>const</em> <a class="type" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedClassDesc" title='llvm::MCSchedClassDesc' data-ref="llvm::MCSchedClassDesc">MCSchedClassDesc</a> *<dfn class="local col5 decl" id="545SC" title='SC' data-type='const llvm::MCSchedClassDesc *' data-ref="545SC">SC</dfn> = <a class="local col3 ref" href="#543DAG" title='DAG' data-ref="543DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs13getSchedClassEPNS_5SUnitE" title='llvm::ScheduleDAGInstrs::getSchedClass' data-ref="_ZNK4llvm17ScheduleDAGInstrs13getSchedClassEPNS_5SUnitE">getSchedClass</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>);</td></tr>
<tr><th id="2453">2453</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a>::<a class="typedef" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::ProcResIter" title='llvm::TargetSchedModel::ProcResIter' data-type='const llvm::MCWriteProcResEntry *' data-ref="llvm::TargetSchedModel::ProcResIter">ProcResIter</a></td></tr>
<tr><th id="2454">2454</th><td>         <dfn class="local col6 decl" id="546PI" title='PI' data-type='TargetSchedModel::ProcResIter' data-ref="546PI">PI</dfn> = <a class="local col4 ref" href="#544SchedModel" title='SchedModel' data-ref="544SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel20getWriteProcResBeginEPKNS_16MCSchedClassDescE" title='llvm::TargetSchedModel::getWriteProcResBegin' data-ref="_ZNK4llvm16TargetSchedModel20getWriteProcResBeginEPKNS_16MCSchedClassDescE">getWriteProcResBegin</a>(<a class="local col5 ref" href="#545SC" title='SC' data-ref="545SC">SC</a>),</td></tr>
<tr><th id="2455">2455</th><td>         <dfn class="local col7 decl" id="547PE" title='PE' data-type='TargetSchedModel::ProcResIter' data-ref="547PE">PE</dfn> = <a class="local col4 ref" href="#544SchedModel" title='SchedModel' data-ref="544SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel18getWriteProcResEndEPKNS_16MCSchedClassDescE" title='llvm::TargetSchedModel::getWriteProcResEnd' data-ref="_ZNK4llvm16TargetSchedModel18getWriteProcResEndEPKNS_16MCSchedClassDescE">getWriteProcResEnd</a>(<a class="local col5 ref" href="#545SC" title='SC' data-ref="545SC">SC</a>); <a class="local col6 ref" href="#546PI" title='PI' data-ref="546PI">PI</a> != <a class="local col7 ref" href="#547PE" title='PE' data-ref="547PE">PE</a>; ++<a class="local col6 ref" href="#546PI" title='PI' data-ref="546PI">PI</a>) {</td></tr>
<tr><th id="2456">2456</th><td>    <b>if</b> (<a class="local col6 ref" href="#546PI" title='PI' data-ref="546PI">PI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCWriteProcResEntry::ProcResourceIdx" title='llvm::MCWriteProcResEntry::ProcResourceIdx' data-ref="llvm::MCWriteProcResEntry::ProcResourceIdx">ProcResourceIdx</a> == <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Policy" title='llvm::GenericSchedulerBase::SchedCandidate::Policy' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Policy">Policy</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandPolicy::ReduceResIdx" title='llvm::GenericSchedulerBase::CandPolicy::ReduceResIdx' data-ref="llvm::GenericSchedulerBase::CandPolicy::ReduceResIdx">ReduceResIdx</a>)</td></tr>
<tr><th id="2457">2457</th><td>      <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::ResDelta" title='llvm::GenericSchedulerBase::SchedCandidate::ResDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::ResDelta">ResDelta</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedResourceDelta::CritResources" title='llvm::GenericSchedulerBase::SchedResourceDelta::CritResources' data-ref="llvm::GenericSchedulerBase::SchedResourceDelta::CritResources">CritResources</a> += <a class="local col6 ref" href="#546PI" title='PI' data-ref="546PI">PI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCWriteProcResEntry::Cycles" title='llvm::MCWriteProcResEntry::Cycles' data-ref="llvm::MCWriteProcResEntry::Cycles">Cycles</a>;</td></tr>
<tr><th id="2458">2458</th><td>    <b>if</b> (<a class="local col6 ref" href="#546PI" title='PI' data-ref="546PI">PI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCWriteProcResEntry::ProcResourceIdx" title='llvm::MCWriteProcResEntry::ProcResourceIdx' data-ref="llvm::MCWriteProcResEntry::ProcResourceIdx">ProcResourceIdx</a> == <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Policy" title='llvm::GenericSchedulerBase::SchedCandidate::Policy' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Policy">Policy</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandPolicy::DemandResIdx" title='llvm::GenericSchedulerBase::CandPolicy::DemandResIdx' data-ref="llvm::GenericSchedulerBase::CandPolicy::DemandResIdx">DemandResIdx</a>)</td></tr>
<tr><th id="2459">2459</th><td>      <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::ResDelta" title='llvm::GenericSchedulerBase::SchedCandidate::ResDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::ResDelta">ResDelta</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedResourceDelta::DemandedResources" title='llvm::GenericSchedulerBase::SchedResourceDelta::DemandedResources' data-ref="llvm::GenericSchedulerBase::SchedResourceDelta::DemandedResources">DemandedResources</a> += <a class="local col6 ref" href="#546PI" title='PI' data-ref="546PI">PI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCWriteProcResEntry::Cycles" title='llvm::MCWriteProcResEntry::Cycles' data-ref="llvm::MCWriteProcResEntry::Cycles">Cycles</a>;</td></tr>
<tr><th id="2460">2460</th><td>  }</td></tr>
<tr><th id="2461">2461</th><td>}</td></tr>
<tr><th id="2462">2462</th><td></td></tr>
<tr><th id="2463">2463</th><td><i class="doc" data-doc="_ZL17computeRemLatencyRN4llvm13SchedBoundaryE">/// Compute remaining latency. We need this both to determine whether the</i></td></tr>
<tr><th id="2464">2464</th><td><i class="doc" data-doc="_ZL17computeRemLatencyRN4llvm13SchedBoundaryE">/// overall schedule has become latency-limited and whether the instructions</i></td></tr>
<tr><th id="2465">2465</th><td><i class="doc" data-doc="_ZL17computeRemLatencyRN4llvm13SchedBoundaryE">/// outside this zone are resource or latency limited.</i></td></tr>
<tr><th id="2466">2466</th><td><i class="doc" data-doc="_ZL17computeRemLatencyRN4llvm13SchedBoundaryE">///</i></td></tr>
<tr><th id="2467">2467</th><td><i class="doc" data-doc="_ZL17computeRemLatencyRN4llvm13SchedBoundaryE">/// The "dependent" latency is updated incrementally during scheduling as the</i></td></tr>
<tr><th id="2468">2468</th><td><i class="doc" data-doc="_ZL17computeRemLatencyRN4llvm13SchedBoundaryE">/// max height/depth of scheduled nodes minus the cycles since it was</i></td></tr>
<tr><th id="2469">2469</th><td><i class="doc" data-doc="_ZL17computeRemLatencyRN4llvm13SchedBoundaryE">/// scheduled:</i></td></tr>
<tr><th id="2470">2470</th><td><i class="doc" data-doc="_ZL17computeRemLatencyRN4llvm13SchedBoundaryE">///   DLat = max (N.depth - (CurrCycle - N.ReadyCycle) for N in Zone</i></td></tr>
<tr><th id="2471">2471</th><td><i class="doc" data-doc="_ZL17computeRemLatencyRN4llvm13SchedBoundaryE">///</i></td></tr>
<tr><th id="2472">2472</th><td><i class="doc" data-doc="_ZL17computeRemLatencyRN4llvm13SchedBoundaryE">/// The "independent" latency is the max ready queue depth:</i></td></tr>
<tr><th id="2473">2473</th><td><i class="doc" data-doc="_ZL17computeRemLatencyRN4llvm13SchedBoundaryE">///   ILat = max N.depth for N in Available|Pending</i></td></tr>
<tr><th id="2474">2474</th><td><i class="doc" data-doc="_ZL17computeRemLatencyRN4llvm13SchedBoundaryE">///</i></td></tr>
<tr><th id="2475">2475</th><td><i class="doc" data-doc="_ZL17computeRemLatencyRN4llvm13SchedBoundaryE">/// RemainingLatency is the greater of independent and dependent latency.</i></td></tr>
<tr><th id="2476">2476</th><td><i class="doc" data-doc="_ZL17computeRemLatencyRN4llvm13SchedBoundaryE">///</i></td></tr>
<tr><th id="2477">2477</th><td><i class="doc" data-doc="_ZL17computeRemLatencyRN4llvm13SchedBoundaryE">/// These computations are expensive, especially in DAGs with many edges, so</i></td></tr>
<tr><th id="2478">2478</th><td><i class="doc" data-doc="_ZL17computeRemLatencyRN4llvm13SchedBoundaryE">/// only do them if necessary.</i></td></tr>
<tr><th id="2479">2479</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL17computeRemLatencyRN4llvm13SchedBoundaryE" title='computeRemLatency' data-type='unsigned int computeRemLatency(llvm::SchedBoundary &amp; CurrZone)' data-ref="_ZL17computeRemLatencyRN4llvm13SchedBoundaryE">computeRemLatency</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary">SchedBoundary</a> &amp;<dfn class="local col8 decl" id="548CurrZone" title='CurrZone' data-type='llvm::SchedBoundary &amp;' data-ref="548CurrZone">CurrZone</dfn>) {</td></tr>
<tr><th id="2480">2480</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="549RemLatency" title='RemLatency' data-type='unsigned int' data-ref="549RemLatency">RemLatency</dfn> = <a class="local col8 ref" href="#548CurrZone" title='CurrZone' data-ref="548CurrZone">CurrZone</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary19getDependentLatencyEv" title='llvm::SchedBoundary::getDependentLatency' data-ref="_ZNK4llvm13SchedBoundary19getDependentLatencyEv">getDependentLatency</a>();</td></tr>
<tr><th id="2481">2481</th><td>  <a class="local col9 ref" href="#549RemLatency" title='RemLatency' data-ref="549RemLatency">RemLatency</a> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col9 ref" href="#549RemLatency" title='RemLatency' data-ref="549RemLatency">RemLatency</a>,</td></tr>
<tr><th id="2482">2482</th><td>                        <a class="local col8 ref" href="#548CurrZone" title='CurrZone' data-ref="548CurrZone">CurrZone</a>.<a class="ref" href="#_ZN4llvm13SchedBoundary14findMaxLatencyENS_8ArrayRefIPNS_5SUnitEEE" title='llvm::SchedBoundary::findMaxLatency' data-ref="_ZN4llvm13SchedBoundary14findMaxLatencyENS_8ArrayRefIPNS_5SUnitEEE">findMaxLatency</a>(<a class="local col8 ref" href="#548CurrZone" title='CurrZone' data-ref="548CurrZone">CurrZone</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Available" title='llvm::SchedBoundary::Available' data-ref="llvm::SchedBoundary::Available">Available</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10ReadyQueue8elementsEv" title='llvm::ReadyQueue::elements' data-ref="_ZN4llvm10ReadyQueue8elementsEv">elements</a>()));</td></tr>
<tr><th id="2483">2483</th><td>  <a class="local col9 ref" href="#549RemLatency" title='RemLatency' data-ref="549RemLatency">RemLatency</a> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col9 ref" href="#549RemLatency" title='RemLatency' data-ref="549RemLatency">RemLatency</a>,</td></tr>
<tr><th id="2484">2484</th><td>                        <a class="local col8 ref" href="#548CurrZone" title='CurrZone' data-ref="548CurrZone">CurrZone</a>.<a class="ref" href="#_ZN4llvm13SchedBoundary14findMaxLatencyENS_8ArrayRefIPNS_5SUnitEEE" title='llvm::SchedBoundary::findMaxLatency' data-ref="_ZN4llvm13SchedBoundary14findMaxLatencyENS_8ArrayRefIPNS_5SUnitEEE">findMaxLatency</a>(<a class="local col8 ref" href="#548CurrZone" title='CurrZone' data-ref="548CurrZone">CurrZone</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Pending" title='llvm::SchedBoundary::Pending' data-ref="llvm::SchedBoundary::Pending">Pending</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10ReadyQueue8elementsEv" title='llvm::ReadyQueue::elements' data-ref="_ZN4llvm10ReadyQueue8elementsEv">elements</a>()));</td></tr>
<tr><th id="2485">2485</th><td>  <b>return</b> <a class="local col9 ref" href="#549RemLatency" title='RemLatency' data-ref="549RemLatency">RemLatency</a>;</td></tr>
<tr><th id="2486">2486</th><td>}</td></tr>
<tr><th id="2487">2487</th><td></td></tr>
<tr><th id="2488">2488</th><td><i class="doc">/// Returns true if the current cycle plus remaning latency is greater than</i></td></tr>
<tr><th id="2489">2489</th><td><i class="doc">/// the critical path in the scheduling region.</i></td></tr>
<tr><th id="2490">2490</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase" title='llvm::GenericSchedulerBase' data-ref="llvm::GenericSchedulerBase">GenericSchedulerBase</a>::<dfn class="decl def" id="_ZNK4llvm20GenericSchedulerBase19shouldReduceLatencyERKNS0_10CandPolicyERNS_13SchedBoundaryEbRj" title='llvm::GenericSchedulerBase::shouldReduceLatency' data-ref="_ZNK4llvm20GenericSchedulerBase19shouldReduceLatencyERKNS0_10CandPolicyERNS_13SchedBoundaryEbRj">shouldReduceLatency</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandPolicy" title='llvm::GenericSchedulerBase::CandPolicy' data-ref="llvm::GenericSchedulerBase::CandPolicy">CandPolicy</a> &amp;<dfn class="local col0 decl" id="550Policy" title='Policy' data-type='const llvm::GenericSchedulerBase::CandPolicy &amp;' data-ref="550Policy">Policy</dfn>,</td></tr>
<tr><th id="2491">2491</th><td>                                               <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary">SchedBoundary</a> &amp;<dfn class="local col1 decl" id="551CurrZone" title='CurrZone' data-type='llvm::SchedBoundary &amp;' data-ref="551CurrZone">CurrZone</dfn>,</td></tr>
<tr><th id="2492">2492</th><td>                                               <em>bool</em> <dfn class="local col2 decl" id="552ComputeRemLatency" title='ComputeRemLatency' data-type='bool' data-ref="552ComputeRemLatency">ComputeRemLatency</dfn>,</td></tr>
<tr><th id="2493">2493</th><td>                                               <em>unsigned</em> &amp;<dfn class="local col3 decl" id="553RemLatency" title='RemLatency' data-type='unsigned int &amp;' data-ref="553RemLatency">RemLatency</dfn>) <em>const</em> {</td></tr>
<tr><th id="2494">2494</th><td>  <i>// The current cycle is already greater than the critical path, so we are</i></td></tr>
<tr><th id="2495">2495</th><td><i>  // already latency limited and don't need to compute the remaining latency.</i></td></tr>
<tr><th id="2496">2496</th><td>  <b>if</b> (<a class="local col1 ref" href="#551CurrZone" title='CurrZone' data-ref="551CurrZone">CurrZone</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary12getCurrCycleEv" title='llvm::SchedBoundary::getCurrCycle' data-ref="_ZNK4llvm13SchedBoundary12getCurrCycleEv">getCurrCycle</a>() &gt; <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::Rem" title='llvm::GenericSchedulerBase::Rem' data-ref="llvm::GenericSchedulerBase::Rem">Rem</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedRemainder::CriticalPath" title='llvm::SchedRemainder::CriticalPath' data-ref="llvm::SchedRemainder::CriticalPath">CriticalPath</a>)</td></tr>
<tr><th id="2497">2497</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2498">2498</th><td></td></tr>
<tr><th id="2499">2499</th><td>  <i>// If we haven't scheduled anything yet, then we aren't latency limited.</i></td></tr>
<tr><th id="2500">2500</th><td>  <b>if</b> (<a class="local col1 ref" href="#551CurrZone" title='CurrZone' data-ref="551CurrZone">CurrZone</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary12getCurrCycleEv" title='llvm::SchedBoundary::getCurrCycle' data-ref="_ZNK4llvm13SchedBoundary12getCurrCycleEv">getCurrCycle</a>() == <var>0</var>)</td></tr>
<tr><th id="2501">2501</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2502">2502</th><td></td></tr>
<tr><th id="2503">2503</th><td>  <b>if</b> (<a class="local col2 ref" href="#552ComputeRemLatency" title='ComputeRemLatency' data-ref="552ComputeRemLatency">ComputeRemLatency</a>)</td></tr>
<tr><th id="2504">2504</th><td>    <a class="local col3 ref" href="#553RemLatency" title='RemLatency' data-ref="553RemLatency">RemLatency</a> = <a class="tu ref" href="#_ZL17computeRemLatencyRN4llvm13SchedBoundaryE" title='computeRemLatency' data-use='c' data-ref="_ZL17computeRemLatencyRN4llvm13SchedBoundaryE">computeRemLatency</a>(<span class='refarg'><a class="local col1 ref" href="#551CurrZone" title='CurrZone' data-ref="551CurrZone">CurrZone</a></span>);</td></tr>
<tr><th id="2505">2505</th><td></td></tr>
<tr><th id="2506">2506</th><td>  <b>return</b> <a class="local col3 ref" href="#553RemLatency" title='RemLatency' data-ref="553RemLatency">RemLatency</a> + <a class="local col1 ref" href="#551CurrZone" title='CurrZone' data-ref="551CurrZone">CurrZone</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary12getCurrCycleEv" title='llvm::SchedBoundary::getCurrCycle' data-ref="_ZNK4llvm13SchedBoundary12getCurrCycleEv">getCurrCycle</a>() &gt; <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::Rem" title='llvm::GenericSchedulerBase::Rem' data-ref="llvm::GenericSchedulerBase::Rem">Rem</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedRemainder::CriticalPath" title='llvm::SchedRemainder::CriticalPath' data-ref="llvm::SchedRemainder::CriticalPath">CriticalPath</a>;</td></tr>
<tr><th id="2507">2507</th><td>}</td></tr>
<tr><th id="2508">2508</th><td></td></tr>
<tr><th id="2509">2509</th><td><i class="doc">/// Set the CandPolicy given a scheduling zone given the current resources and</i></td></tr>
<tr><th id="2510">2510</th><td><i class="doc">/// latencies inside and outside the zone.</i></td></tr>
<tr><th id="2511">2511</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase" title='llvm::GenericSchedulerBase' data-ref="llvm::GenericSchedulerBase">GenericSchedulerBase</a>::<dfn class="decl def" id="_ZN4llvm20GenericSchedulerBase9setPolicyERNS0_10CandPolicyEbRNS_13SchedBoundaryEPS3_" title='llvm::GenericSchedulerBase::setPolicy' data-ref="_ZN4llvm20GenericSchedulerBase9setPolicyERNS0_10CandPolicyEbRNS_13SchedBoundaryEPS3_">setPolicy</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandPolicy" title='llvm::GenericSchedulerBase::CandPolicy' data-ref="llvm::GenericSchedulerBase::CandPolicy">CandPolicy</a> &amp;<dfn class="local col4 decl" id="554Policy" title='Policy' data-type='llvm::GenericSchedulerBase::CandPolicy &amp;' data-ref="554Policy">Policy</dfn>, <em>bool</em> <dfn class="local col5 decl" id="555IsPostRA" title='IsPostRA' data-type='bool' data-ref="555IsPostRA">IsPostRA</dfn>,</td></tr>
<tr><th id="2512">2512</th><td>                                     <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary">SchedBoundary</a> &amp;<dfn class="local col6 decl" id="556CurrZone" title='CurrZone' data-type='llvm::SchedBoundary &amp;' data-ref="556CurrZone">CurrZone</dfn>,</td></tr>
<tr><th id="2513">2513</th><td>                                     <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary">SchedBoundary</a> *<dfn class="local col7 decl" id="557OtherZone" title='OtherZone' data-type='llvm::SchedBoundary *' data-ref="557OtherZone">OtherZone</dfn>) {</td></tr>
<tr><th id="2514">2514</th><td>  <i>// Apply preemptive heuristics based on the total latency and resources</i></td></tr>
<tr><th id="2515">2515</th><td><i>  // inside and outside this zone. Potential stalls should be considered before</i></td></tr>
<tr><th id="2516">2516</th><td><i>  // following this policy.</i></td></tr>
<tr><th id="2517">2517</th><td><i></i></td></tr>
<tr><th id="2518">2518</th><td><i>  // Compute the critical resource outside the zone.</i></td></tr>
<tr><th id="2519">2519</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="558OtherCritIdx" title='OtherCritIdx' data-type='unsigned int' data-ref="558OtherCritIdx">OtherCritIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="2520">2520</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="559OtherCount" title='OtherCount' data-type='unsigned int' data-ref="559OtherCount">OtherCount</dfn> =</td></tr>
<tr><th id="2521">2521</th><td>    <a class="local col7 ref" href="#557OtherZone" title='OtherZone' data-ref="557OtherZone">OtherZone</a> ? <a class="local col7 ref" href="#557OtherZone" title='OtherZone' data-ref="557OtherZone">OtherZone</a>-&gt;<a class="ref" href="#_ZN4llvm13SchedBoundary21getOtherResourceCountERj" title='llvm::SchedBoundary::getOtherResourceCount' data-ref="_ZN4llvm13SchedBoundary21getOtherResourceCountERj">getOtherResourceCount</a>(<span class='refarg'><a class="local col8 ref" href="#558OtherCritIdx" title='OtherCritIdx' data-ref="558OtherCritIdx">OtherCritIdx</a></span>) : <var>0</var>;</td></tr>
<tr><th id="2522">2522</th><td></td></tr>
<tr><th id="2523">2523</th><td>  <em>bool</em> <dfn class="local col0 decl" id="560OtherResLimited" title='OtherResLimited' data-type='bool' data-ref="560OtherResLimited">OtherResLimited</dfn> = <b>false</b>;</td></tr>
<tr><th id="2524">2524</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="561RemLatency" title='RemLatency' data-type='unsigned int' data-ref="561RemLatency">RemLatency</dfn> = <var>0</var>;</td></tr>
<tr><th id="2525">2525</th><td>  <em>bool</em> <dfn class="local col2 decl" id="562RemLatencyComputed" title='RemLatencyComputed' data-type='bool' data-ref="562RemLatencyComputed">RemLatencyComputed</dfn> = <b>false</b>;</td></tr>
<tr><th id="2526">2526</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedModel" title='llvm::GenericSchedulerBase::SchedModel' data-ref="llvm::GenericSchedulerBase::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv" title='llvm::TargetSchedModel::hasInstrSchedModel' data-ref="_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv">hasInstrSchedModel</a>() &amp;&amp; <a class="local col9 ref" href="#559OtherCount" title='OtherCount' data-ref="559OtherCount">OtherCount</a> != <var>0</var>) {</td></tr>
<tr><th id="2527">2527</th><td>    <a class="local col1 ref" href="#561RemLatency" title='RemLatency' data-ref="561RemLatency">RemLatency</a> = <a class="tu ref" href="#_ZL17computeRemLatencyRN4llvm13SchedBoundaryE" title='computeRemLatency' data-use='c' data-ref="_ZL17computeRemLatencyRN4llvm13SchedBoundaryE">computeRemLatency</a>(<span class='refarg'><a class="local col6 ref" href="#556CurrZone" title='CurrZone' data-ref="556CurrZone">CurrZone</a></span>);</td></tr>
<tr><th id="2528">2528</th><td>    <a class="local col2 ref" href="#562RemLatencyComputed" title='RemLatencyComputed' data-ref="562RemLatencyComputed">RemLatencyComputed</a> = <b>true</b>;</td></tr>
<tr><th id="2529">2529</th><td>    <a class="local col0 ref" href="#560OtherResLimited" title='OtherResLimited' data-ref="560OtherResLimited">OtherResLimited</a> = <a class="tu ref" href="#_ZL18checkResourceLimitjjjb" title='checkResourceLimit' data-use='c' data-ref="_ZL18checkResourceLimitjjjb">checkResourceLimit</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedModel" title='llvm::GenericSchedulerBase::SchedModel' data-ref="llvm::GenericSchedulerBase::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel16getLatencyFactorEv" title='llvm::TargetSchedModel::getLatencyFactor' data-ref="_ZNK4llvm16TargetSchedModel16getLatencyFactorEv">getLatencyFactor</a>(),</td></tr>
<tr><th id="2530">2530</th><td>                                         <a class="local col9 ref" href="#559OtherCount" title='OtherCount' data-ref="559OtherCount">OtherCount</a>, <a class="local col1 ref" href="#561RemLatency" title='RemLatency' data-ref="561RemLatency">RemLatency</a>, <b>false</b>);</td></tr>
<tr><th id="2531">2531</th><td>  }</td></tr>
<tr><th id="2532">2532</th><td></td></tr>
<tr><th id="2533">2533</th><td>  <i>// Schedule aggressively for latency in PostRA mode. We don't check for</i></td></tr>
<tr><th id="2534">2534</th><td><i>  // acyclic latency during PostRA, and highly out-of-order processors will</i></td></tr>
<tr><th id="2535">2535</th><td><i>  // skip PostRA scheduling.</i></td></tr>
<tr><th id="2536">2536</th><td>  <b>if</b> (!<a class="local col0 ref" href="#560OtherResLimited" title='OtherResLimited' data-ref="560OtherResLimited">OtherResLimited</a> &amp;&amp;</td></tr>
<tr><th id="2537">2537</th><td>      (<a class="local col5 ref" href="#555IsPostRA" title='IsPostRA' data-ref="555IsPostRA">IsPostRA</a> || <a class="member" href="#_ZNK4llvm20GenericSchedulerBase19shouldReduceLatencyERKNS0_10CandPolicyERNS_13SchedBoundaryEbRj" title='llvm::GenericSchedulerBase::shouldReduceLatency' data-ref="_ZNK4llvm20GenericSchedulerBase19shouldReduceLatencyERKNS0_10CandPolicyERNS_13SchedBoundaryEbRj">shouldReduceLatency</a>(<a class="local col4 ref" href="#554Policy" title='Policy' data-ref="554Policy">Policy</a>, <span class='refarg'><a class="local col6 ref" href="#556CurrZone" title='CurrZone' data-ref="556CurrZone">CurrZone</a></span>, !<a class="local col2 ref" href="#562RemLatencyComputed" title='RemLatencyComputed' data-ref="562RemLatencyComputed">RemLatencyComputed</a>,</td></tr>
<tr><th id="2538">2538</th><td>                                       <span class='refarg'><a class="local col1 ref" href="#561RemLatency" title='RemLatency' data-ref="561RemLatency">RemLatency</a></span>))) {</td></tr>
<tr><th id="2539">2539</th><td>    <a class="local col4 ref" href="#554Policy" title='Policy' data-ref="554Policy">Policy</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandPolicy::ReduceLatency" title='llvm::GenericSchedulerBase::CandPolicy::ReduceLatency' data-ref="llvm::GenericSchedulerBase::CandPolicy::ReduceLatency">ReduceLatency</a> |= <b>true</b>;</td></tr>
<tr><th id="2540">2540</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;  &quot; &lt;&lt; CurrZone.Available.getName() &lt;&lt; &quot; RemainingLatency &quot; &lt;&lt; RemLatency &lt;&lt; &quot; + &quot; &lt;&lt; CurrZone.getCurrCycle() &lt;&lt; &quot;c &gt; CritPath &quot; &lt;&lt; Rem.CriticalPath &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col6 ref" href="#556CurrZone" title='CurrZone' data-ref="556CurrZone">CurrZone</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Available" title='llvm::SchedBoundary::Available' data-ref="llvm::SchedBoundary::Available">Available</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue7getNameEv" title='llvm::ReadyQueue::getName' data-ref="_ZNK4llvm10ReadyQueue7getNameEv">getName</a>()</td></tr>
<tr><th id="2541">2541</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" RemainingLatency "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#561RemLatency" title='RemLatency' data-ref="561RemLatency">RemLatency</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" + "</q></td></tr>
<tr><th id="2542">2542</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col6 ref" href="#556CurrZone" title='CurrZone' data-ref="556CurrZone">CurrZone</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary12getCurrCycleEv" title='llvm::SchedBoundary::getCurrCycle' data-ref="_ZNK4llvm13SchedBoundary12getCurrCycleEv">getCurrCycle</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"c &gt; CritPath "</q></td></tr>
<tr><th id="2543">2543</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::Rem" title='llvm::GenericSchedulerBase::Rem' data-ref="llvm::GenericSchedulerBase::Rem">Rem</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedRemainder::CriticalPath" title='llvm::SchedRemainder::CriticalPath' data-ref="llvm::SchedRemainder::CriticalPath">CriticalPath</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="2544">2544</th><td>  }</td></tr>
<tr><th id="2545">2545</th><td>  <i>// If the same resource is limiting inside and outside the zone, do nothing.</i></td></tr>
<tr><th id="2546">2546</th><td>  <b>if</b> (<a class="local col6 ref" href="#556CurrZone" title='CurrZone' data-ref="556CurrZone">CurrZone</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary17getZoneCritResIdxEv" title='llvm::SchedBoundary::getZoneCritResIdx' data-ref="_ZNK4llvm13SchedBoundary17getZoneCritResIdxEv">getZoneCritResIdx</a>() == <a class="local col8 ref" href="#558OtherCritIdx" title='OtherCritIdx' data-ref="558OtherCritIdx">OtherCritIdx</a>)</td></tr>
<tr><th id="2547">2547</th><td>    <b>return</b>;</td></tr>
<tr><th id="2548">2548</th><td></td></tr>
<tr><th id="2549">2549</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { if (CurrZone.isResourceLimited()) { dbgs() &lt;&lt; &quot;  &quot; &lt;&lt; CurrZone.Available.getName() &lt;&lt; &quot; ResourceLimited: &quot; &lt;&lt; SchedModel-&gt;getResourceName(CurrZone.getZoneCritResIdx()) &lt;&lt; &quot;\n&quot;; } if (OtherResLimited) dbgs() &lt;&lt; &quot;  RemainingLimit: &quot; &lt;&lt; SchedModel-&gt;getResourceName(OtherCritIdx) &lt;&lt; &quot;\n&quot;; if (!CurrZone.isResourceLimited() &amp;&amp; !OtherResLimited) dbgs() &lt;&lt; &quot;  Latency limited both directions.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<b>if</b> (<a class="local col6 ref" href="#556CurrZone" title='CurrZone' data-ref="556CurrZone">CurrZone</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary17isResourceLimitedEv" title='llvm::SchedBoundary::isResourceLimited' data-ref="_ZNK4llvm13SchedBoundary17isResourceLimitedEv">isResourceLimited</a>()) {</td></tr>
<tr><th id="2550">2550</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col6 ref" href="#556CurrZone" title='CurrZone' data-ref="556CurrZone">CurrZone</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Available" title='llvm::SchedBoundary::Available' data-ref="llvm::SchedBoundary::Available">Available</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue7getNameEv" title='llvm::ReadyQueue::getName' data-ref="_ZNK4llvm10ReadyQueue7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" ResourceLimited: "</q></td></tr>
<tr><th id="2551">2551</th><td>           <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedModel" title='llvm::GenericSchedulerBase::SchedModel' data-ref="llvm::GenericSchedulerBase::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel15getResourceNameEj" title='llvm::TargetSchedModel::getResourceName' data-ref="_ZNK4llvm16TargetSchedModel15getResourceNameEj">getResourceName</a>(<a class="local col6 ref" href="#556CurrZone" title='CurrZone' data-ref="556CurrZone">CurrZone</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary17getZoneCritResIdxEv" title='llvm::SchedBoundary::getZoneCritResIdx' data-ref="_ZNK4llvm13SchedBoundary17getZoneCritResIdxEv">getZoneCritResIdx</a>()) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="2552">2552</th><td>  } <b>if</b> (<a class="local col0 ref" href="#560OtherResLimited" title='OtherResLimited' data-ref="560OtherResLimited">OtherResLimited</a>) <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</td></tr>
<tr><th id="2553">2553</th><td>                 <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  RemainingLimit: "</q></td></tr>
<tr><th id="2554">2554</th><td>                 <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedModel" title='llvm::GenericSchedulerBase::SchedModel' data-ref="llvm::GenericSchedulerBase::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel15getResourceNameEj" title='llvm::TargetSchedModel::getResourceName' data-ref="_ZNK4llvm16TargetSchedModel15getResourceNameEj">getResourceName</a>(<a class="local col8 ref" href="#558OtherCritIdx" title='OtherCritIdx' data-ref="558OtherCritIdx">OtherCritIdx</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="2555">2555</th><td>             <b>if</b> (!<a class="local col6 ref" href="#556CurrZone" title='CurrZone' data-ref="556CurrZone">CurrZone</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary17isResourceLimitedEv" title='llvm::SchedBoundary::isResourceLimited' data-ref="_ZNK4llvm13SchedBoundary17isResourceLimitedEv">isResourceLimited</a>() &amp;&amp; !<a class="local col0 ref" href="#560OtherResLimited" title='OtherResLimited' data-ref="560OtherResLimited">OtherResLimited</a>) <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</td></tr>
<tr><th id="2556">2556</th><td>             <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Latency limited both directions.\n"</q>);</td></tr>
<tr><th id="2557">2557</th><td></td></tr>
<tr><th id="2558">2558</th><td>  <b>if</b> (<a class="local col6 ref" href="#556CurrZone" title='CurrZone' data-ref="556CurrZone">CurrZone</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary17isResourceLimitedEv" title='llvm::SchedBoundary::isResourceLimited' data-ref="_ZNK4llvm13SchedBoundary17isResourceLimitedEv">isResourceLimited</a>() &amp;&amp; !<a class="local col4 ref" href="#554Policy" title='Policy' data-ref="554Policy">Policy</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandPolicy::ReduceResIdx" title='llvm::GenericSchedulerBase::CandPolicy::ReduceResIdx' data-ref="llvm::GenericSchedulerBase::CandPolicy::ReduceResIdx">ReduceResIdx</a>)</td></tr>
<tr><th id="2559">2559</th><td>    <a class="local col4 ref" href="#554Policy" title='Policy' data-ref="554Policy">Policy</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandPolicy::ReduceResIdx" title='llvm::GenericSchedulerBase::CandPolicy::ReduceResIdx' data-ref="llvm::GenericSchedulerBase::CandPolicy::ReduceResIdx">ReduceResIdx</a> = <a class="local col6 ref" href="#556CurrZone" title='CurrZone' data-ref="556CurrZone">CurrZone</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary17getZoneCritResIdxEv" title='llvm::SchedBoundary::getZoneCritResIdx' data-ref="_ZNK4llvm13SchedBoundary17getZoneCritResIdxEv">getZoneCritResIdx</a>();</td></tr>
<tr><th id="2560">2560</th><td></td></tr>
<tr><th id="2561">2561</th><td>  <b>if</b> (<a class="local col0 ref" href="#560OtherResLimited" title='OtherResLimited' data-ref="560OtherResLimited">OtherResLimited</a>)</td></tr>
<tr><th id="2562">2562</th><td>    <a class="local col4 ref" href="#554Policy" title='Policy' data-ref="554Policy">Policy</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandPolicy::DemandResIdx" title='llvm::GenericSchedulerBase::CandPolicy::DemandResIdx' data-ref="llvm::GenericSchedulerBase::CandPolicy::DemandResIdx">DemandResIdx</a> = <a class="local col8 ref" href="#558OtherCritIdx" title='OtherCritIdx' data-ref="558OtherCritIdx">OtherCritIdx</a>;</td></tr>
<tr><th id="2563">2563</th><td>}</td></tr>
<tr><th id="2564">2564</th><td></td></tr>
<tr><th id="2565">2565</th><td><u>#<span data-ppcond="2565">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="2566">2566</th><td><em>const</em> <em>char</em> *<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase" title='llvm::GenericSchedulerBase' data-ref="llvm::GenericSchedulerBase">GenericSchedulerBase</a>::<dfn class="decl def" id="_ZN4llvm20GenericSchedulerBase12getReasonStrENS0_10CandReasonE" title='llvm::GenericSchedulerBase::getReasonStr' data-ref="_ZN4llvm20GenericSchedulerBase12getReasonStrENS0_10CandReasonE">getReasonStr</dfn>(</td></tr>
<tr><th id="2567">2567</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase" title='llvm::GenericSchedulerBase' data-ref="llvm::GenericSchedulerBase">GenericSchedulerBase</a>::<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason" title='llvm::GenericSchedulerBase::CandReason' data-ref="llvm::GenericSchedulerBase::CandReason">CandReason</a> <dfn class="local col3 decl" id="563Reason" title='Reason' data-type='GenericSchedulerBase::CandReason' data-ref="563Reason">Reason</dfn>) {</td></tr>
<tr><th id="2568">2568</th><td>  <b>switch</b> (<a class="local col3 ref" href="#563Reason" title='Reason' data-ref="563Reason">Reason</a>) {</td></tr>
<tr><th id="2569">2569</th><td>  <b>case</b> <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::NoCand" title='llvm::GenericSchedulerBase::CandReason::NoCand' data-ref="llvm::GenericSchedulerBase::CandReason::NoCand">NoCand</a>:         <b>return</b> <q>"NOCAND    "</q>;</td></tr>
<tr><th id="2570">2570</th><td>  <b>case</b> <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::Only1" title='llvm::GenericSchedulerBase::CandReason::Only1' data-ref="llvm::GenericSchedulerBase::CandReason::Only1">Only1</a>:          <b>return</b> <q>"ONLY1     "</q>;</td></tr>
<tr><th id="2571">2571</th><td>  <b>case</b> <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::PhysReg" title='llvm::GenericSchedulerBase::CandReason::PhysReg' data-ref="llvm::GenericSchedulerBase::CandReason::PhysReg">PhysReg</a>:        <b>return</b> <q>"PHYS-REG  "</q>;</td></tr>
<tr><th id="2572">2572</th><td>  <b>case</b> <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::RegExcess" title='llvm::GenericSchedulerBase::CandReason::RegExcess' data-ref="llvm::GenericSchedulerBase::CandReason::RegExcess">RegExcess</a>:      <b>return</b> <q>"REG-EXCESS"</q>;</td></tr>
<tr><th id="2573">2573</th><td>  <b>case</b> <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::RegCritical" title='llvm::GenericSchedulerBase::CandReason::RegCritical' data-ref="llvm::GenericSchedulerBase::CandReason::RegCritical">RegCritical</a>:    <b>return</b> <q>"REG-CRIT  "</q>;</td></tr>
<tr><th id="2574">2574</th><td>  <b>case</b> <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::Stall" title='llvm::GenericSchedulerBase::CandReason::Stall' data-ref="llvm::GenericSchedulerBase::CandReason::Stall">Stall</a>:          <b>return</b> <q>"STALL     "</q>;</td></tr>
<tr><th id="2575">2575</th><td>  <b>case</b> <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::Cluster" title='llvm::GenericSchedulerBase::CandReason::Cluster' data-ref="llvm::GenericSchedulerBase::CandReason::Cluster">Cluster</a>:        <b>return</b> <q>"CLUSTER   "</q>;</td></tr>
<tr><th id="2576">2576</th><td>  <b>case</b> <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::Weak" title='llvm::GenericSchedulerBase::CandReason::Weak' data-ref="llvm::GenericSchedulerBase::CandReason::Weak">Weak</a>:           <b>return</b> <q>"WEAK      "</q>;</td></tr>
<tr><th id="2577">2577</th><td>  <b>case</b> <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::RegMax" title='llvm::GenericSchedulerBase::CandReason::RegMax' data-ref="llvm::GenericSchedulerBase::CandReason::RegMax">RegMax</a>:         <b>return</b> <q>"REG-MAX   "</q>;</td></tr>
<tr><th id="2578">2578</th><td>  <b>case</b> <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::ResourceReduce" title='llvm::GenericSchedulerBase::CandReason::ResourceReduce' data-ref="llvm::GenericSchedulerBase::CandReason::ResourceReduce">ResourceReduce</a>: <b>return</b> <q>"RES-REDUCE"</q>;</td></tr>
<tr><th id="2579">2579</th><td>  <b>case</b> <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::ResourceDemand" title='llvm::GenericSchedulerBase::CandReason::ResourceDemand' data-ref="llvm::GenericSchedulerBase::CandReason::ResourceDemand">ResourceDemand</a>: <b>return</b> <q>"RES-DEMAND"</q>;</td></tr>
<tr><th id="2580">2580</th><td>  <b>case</b> <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::TopDepthReduce" title='llvm::GenericSchedulerBase::CandReason::TopDepthReduce' data-ref="llvm::GenericSchedulerBase::CandReason::TopDepthReduce">TopDepthReduce</a>: <b>return</b> <q>"TOP-DEPTH "</q>;</td></tr>
<tr><th id="2581">2581</th><td>  <b>case</b> <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::TopPathReduce" title='llvm::GenericSchedulerBase::CandReason::TopPathReduce' data-ref="llvm::GenericSchedulerBase::CandReason::TopPathReduce">TopPathReduce</a>:  <b>return</b> <q>"TOP-PATH  "</q>;</td></tr>
<tr><th id="2582">2582</th><td>  <b>case</b> <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::BotHeightReduce" title='llvm::GenericSchedulerBase::CandReason::BotHeightReduce' data-ref="llvm::GenericSchedulerBase::CandReason::BotHeightReduce">BotHeightReduce</a>:<b>return</b> <q>"BOT-HEIGHT"</q>;</td></tr>
<tr><th id="2583">2583</th><td>  <b>case</b> <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::BotPathReduce" title='llvm::GenericSchedulerBase::CandReason::BotPathReduce' data-ref="llvm::GenericSchedulerBase::CandReason::BotPathReduce">BotPathReduce</a>:  <b>return</b> <q>"BOT-PATH  "</q>;</td></tr>
<tr><th id="2584">2584</th><td>  <b>case</b> <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::NextDefUse" title='llvm::GenericSchedulerBase::CandReason::NextDefUse' data-ref="llvm::GenericSchedulerBase::CandReason::NextDefUse">NextDefUse</a>:     <b>return</b> <q>"DEF-USE   "</q>;</td></tr>
<tr><th id="2585">2585</th><td>  <b>case</b> <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::NodeOrder" title='llvm::GenericSchedulerBase::CandReason::NodeOrder' data-ref="llvm::GenericSchedulerBase::CandReason::NodeOrder">NodeOrder</a>:      <b>return</b> <q>"ORDER     "</q>;</td></tr>
<tr><th id="2586">2586</th><td>  };</td></tr>
<tr><th id="2587">2587</th><td>  <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown reason!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 2587)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown reason!"</q>);</td></tr>
<tr><th id="2588">2588</th><td>}</td></tr>
<tr><th id="2589">2589</th><td></td></tr>
<tr><th id="2590">2590</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase" title='llvm::GenericSchedulerBase' data-ref="llvm::GenericSchedulerBase">GenericSchedulerBase</a>::<dfn class="decl def" id="_ZN4llvm20GenericSchedulerBase14traceCandidateERKNS0_14SchedCandidateE" title='llvm::GenericSchedulerBase::traceCandidate' data-ref="_ZN4llvm20GenericSchedulerBase14traceCandidateERKNS0_14SchedCandidateE">traceCandidate</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col4 decl" id="564Cand" title='Cand' data-type='const llvm::GenericSchedulerBase::SchedCandidate &amp;' data-ref="564Cand">Cand</dfn>) {</td></tr>
<tr><th id="2591">2591</th><td>  <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a> <a class="ref fake" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm14PressureChangeC1Ev" title='llvm::PressureChange::PressureChange' data-ref="_ZN4llvm14PressureChangeC1Ev"></a><dfn class="local col5 decl" id="565P" title='P' data-type='llvm::PressureChange' data-ref="565P">P</dfn>;</td></tr>
<tr><th id="2592">2592</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="566ResIdx" title='ResIdx' data-type='unsigned int' data-ref="566ResIdx">ResIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="2593">2593</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="567Latency" title='Latency' data-type='unsigned int' data-ref="567Latency">Latency</dfn> = <var>0</var>;</td></tr>
<tr><th id="2594">2594</th><td>  <b>switch</b> (<a class="local col4 ref" href="#564Cand" title='Cand' data-ref="564Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason">Reason</a>) {</td></tr>
<tr><th id="2595">2595</th><td>  <b>default</b>:</td></tr>
<tr><th id="2596">2596</th><td>    <b>break</b>;</td></tr>
<tr><th id="2597">2597</th><td>  <b>case</b> <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::RegExcess" title='llvm::GenericSchedulerBase::CandReason::RegExcess' data-ref="llvm::GenericSchedulerBase::CandReason::RegExcess">RegExcess</a>:</td></tr>
<tr><th id="2598">2598</th><td>    <a class="local col5 ref" href="#565P" title='P' data-ref="565P">P</a> <a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#103" title='llvm::PressureChange::operator=' data-ref="_ZN4llvm14PressureChangeaSERKS0_">=</a> <a class="local col4 ref" href="#564Cand" title='Cand' data-ref="564Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::RPDelta" title='llvm::GenericSchedulerBase::SchedCandidate::RPDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::RPDelta">RPDelta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::Excess" title='llvm::RegPressureDelta::Excess' data-ref="llvm::RegPressureDelta::Excess">Excess</a>;</td></tr>
<tr><th id="2599">2599</th><td>    <b>break</b>;</td></tr>
<tr><th id="2600">2600</th><td>  <b>case</b> <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::RegCritical" title='llvm::GenericSchedulerBase::CandReason::RegCritical' data-ref="llvm::GenericSchedulerBase::CandReason::RegCritical">RegCritical</a>:</td></tr>
<tr><th id="2601">2601</th><td>    <a class="local col5 ref" href="#565P" title='P' data-ref="565P">P</a> <a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#103" title='llvm::PressureChange::operator=' data-ref="_ZN4llvm14PressureChangeaSERKS0_">=</a> <a class="local col4 ref" href="#564Cand" title='Cand' data-ref="564Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::RPDelta" title='llvm::GenericSchedulerBase::SchedCandidate::RPDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::RPDelta">RPDelta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CriticalMax" title='llvm::RegPressureDelta::CriticalMax' data-ref="llvm::RegPressureDelta::CriticalMax">CriticalMax</a>;</td></tr>
<tr><th id="2602">2602</th><td>    <b>break</b>;</td></tr>
<tr><th id="2603">2603</th><td>  <b>case</b> <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::RegMax" title='llvm::GenericSchedulerBase::CandReason::RegMax' data-ref="llvm::GenericSchedulerBase::CandReason::RegMax">RegMax</a>:</td></tr>
<tr><th id="2604">2604</th><td>    <a class="local col5 ref" href="#565P" title='P' data-ref="565P">P</a> <a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#103" title='llvm::PressureChange::operator=' data-ref="_ZN4llvm14PressureChangeaSERKS0_">=</a> <a class="local col4 ref" href="#564Cand" title='Cand' data-ref="564Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::RPDelta" title='llvm::GenericSchedulerBase::SchedCandidate::RPDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::RPDelta">RPDelta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CurrentMax" title='llvm::RegPressureDelta::CurrentMax' data-ref="llvm::RegPressureDelta::CurrentMax">CurrentMax</a>;</td></tr>
<tr><th id="2605">2605</th><td>    <b>break</b>;</td></tr>
<tr><th id="2606">2606</th><td>  <b>case</b> <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::ResourceReduce" title='llvm::GenericSchedulerBase::CandReason::ResourceReduce' data-ref="llvm::GenericSchedulerBase::CandReason::ResourceReduce">ResourceReduce</a>:</td></tr>
<tr><th id="2607">2607</th><td>    <a class="local col6 ref" href="#566ResIdx" title='ResIdx' data-ref="566ResIdx">ResIdx</a> = <a class="local col4 ref" href="#564Cand" title='Cand' data-ref="564Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Policy" title='llvm::GenericSchedulerBase::SchedCandidate::Policy' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Policy">Policy</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandPolicy::ReduceResIdx" title='llvm::GenericSchedulerBase::CandPolicy::ReduceResIdx' data-ref="llvm::GenericSchedulerBase::CandPolicy::ReduceResIdx">ReduceResIdx</a>;</td></tr>
<tr><th id="2608">2608</th><td>    <b>break</b>;</td></tr>
<tr><th id="2609">2609</th><td>  <b>case</b> <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::ResourceDemand" title='llvm::GenericSchedulerBase::CandReason::ResourceDemand' data-ref="llvm::GenericSchedulerBase::CandReason::ResourceDemand">ResourceDemand</a>:</td></tr>
<tr><th id="2610">2610</th><td>    <a class="local col6 ref" href="#566ResIdx" title='ResIdx' data-ref="566ResIdx">ResIdx</a> = <a class="local col4 ref" href="#564Cand" title='Cand' data-ref="564Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Policy" title='llvm::GenericSchedulerBase::SchedCandidate::Policy' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Policy">Policy</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandPolicy::DemandResIdx" title='llvm::GenericSchedulerBase::CandPolicy::DemandResIdx' data-ref="llvm::GenericSchedulerBase::CandPolicy::DemandResIdx">DemandResIdx</a>;</td></tr>
<tr><th id="2611">2611</th><td>    <b>break</b>;</td></tr>
<tr><th id="2612">2612</th><td>  <b>case</b> <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::TopDepthReduce" title='llvm::GenericSchedulerBase::CandReason::TopDepthReduce' data-ref="llvm::GenericSchedulerBase::CandReason::TopDepthReduce">TopDepthReduce</a>:</td></tr>
<tr><th id="2613">2613</th><td>    <a class="local col7 ref" href="#567Latency" title='Latency' data-ref="567Latency">Latency</a> = <a class="local col4 ref" href="#564Cand" title='Cand' data-ref="564Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>();</td></tr>
<tr><th id="2614">2614</th><td>    <b>break</b>;</td></tr>
<tr><th id="2615">2615</th><td>  <b>case</b> <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::TopPathReduce" title='llvm::GenericSchedulerBase::CandReason::TopPathReduce' data-ref="llvm::GenericSchedulerBase::CandReason::TopPathReduce">TopPathReduce</a>:</td></tr>
<tr><th id="2616">2616</th><td>    <a class="local col7 ref" href="#567Latency" title='Latency' data-ref="567Latency">Latency</a> = <a class="local col4 ref" href="#564Cand" title='Cand' data-ref="564Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>();</td></tr>
<tr><th id="2617">2617</th><td>    <b>break</b>;</td></tr>
<tr><th id="2618">2618</th><td>  <b>case</b> <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::BotHeightReduce" title='llvm::GenericSchedulerBase::CandReason::BotHeightReduce' data-ref="llvm::GenericSchedulerBase::CandReason::BotHeightReduce">BotHeightReduce</a>:</td></tr>
<tr><th id="2619">2619</th><td>    <a class="local col7 ref" href="#567Latency" title='Latency' data-ref="567Latency">Latency</a> = <a class="local col4 ref" href="#564Cand" title='Cand' data-ref="564Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>();</td></tr>
<tr><th id="2620">2620</th><td>    <b>break</b>;</td></tr>
<tr><th id="2621">2621</th><td>  <b>case</b> <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::BotPathReduce" title='llvm::GenericSchedulerBase::CandReason::BotPathReduce' data-ref="llvm::GenericSchedulerBase::CandReason::BotPathReduce">BotPathReduce</a>:</td></tr>
<tr><th id="2622">2622</th><td>    <a class="local col7 ref" href="#567Latency" title='Latency' data-ref="567Latency">Latency</a> = <a class="local col4 ref" href="#564Cand" title='Cand' data-ref="564Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>();</td></tr>
<tr><th id="2623">2623</th><td>    <b>break</b>;</td></tr>
<tr><th id="2624">2624</th><td>  }</td></tr>
<tr><th id="2625">2625</th><td>  <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Cand SU("</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col4 ref" href="#564Cand" title='Cand' data-ref="564Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="member" href="#_ZN4llvm20GenericSchedulerBase12getReasonStrENS0_10CandReasonE" title='llvm::GenericSchedulerBase::getReasonStr' data-ref="_ZN4llvm20GenericSchedulerBase12getReasonStrENS0_10CandReasonE">getReasonStr</a>(<a class="local col4 ref" href="#564Cand" title='Cand' data-ref="564Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason">Reason</a>);</td></tr>
<tr><th id="2626">2626</th><td>  <b>if</b> (<a class="local col5 ref" href="#565P" title='P' data-ref="565P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7isValidEv" title='llvm::PressureChange::isValid' data-ref="_ZNK4llvm14PressureChange7isValidEv">isValid</a>())</td></tr>
<tr><th id="2627">2627</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::TRI" title='llvm::GenericSchedulerBase::TRI' data-ref="llvm::GenericSchedulerBase::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo21getRegPressureSetNameEj" title='llvm::TargetRegisterInfo::getRegPressureSetName' data-ref="_ZNK4llvm18TargetRegisterInfo21getRegPressureSetNameEj">getRegPressureSetName</a>(<a class="local col5 ref" href="#565P" title='P' data-ref="565P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7getPSetEv" title='llvm::PressureChange::getPSet' data-ref="_ZNK4llvm14PressureChange7getPSetEv">getPSet</a>())</td></tr>
<tr><th id="2628">2628</th><td>           <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col5 ref" href="#565P" title='P' data-ref="565P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange10getUnitIncEv" title='llvm::PressureChange::getUnitInc' data-ref="_ZNK4llvm14PressureChange10getUnitIncEv">getUnitInc</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q>;</td></tr>
<tr><th id="2629">2629</th><td>  <b>else</b></td></tr>
<tr><th id="2630">2630</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"      "</q>;</td></tr>
<tr><th id="2631">2631</th><td>  <b>if</b> (<a class="local col6 ref" href="#566ResIdx" title='ResIdx' data-ref="566ResIdx">ResIdx</a>)</td></tr>
<tr><th id="2632">2632</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedModel" title='llvm::GenericSchedulerBase::SchedModel' data-ref="llvm::GenericSchedulerBase::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel15getProcResourceEj" title='llvm::TargetSchedModel::getProcResource' data-ref="_ZNK4llvm16TargetSchedModel15getProcResourceEj">getProcResource</a>(<a class="local col6 ref" href="#566ResIdx" title='ResIdx' data-ref="566ResIdx">ResIdx</a>)-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCProcResourceDesc::Name" title='llvm::MCProcResourceDesc::Name' data-ref="llvm::MCProcResourceDesc::Name">Name</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q>;</td></tr>
<tr><th id="2633">2633</th><td>  <b>else</b></td></tr>
<tr><th id="2634">2634</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"         "</q>;</td></tr>
<tr><th id="2635">2635</th><td>  <b>if</b> (<a class="local col7 ref" href="#567Latency" title='Latency' data-ref="567Latency">Latency</a>)</td></tr>
<tr><th id="2636">2636</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col7 ref" href="#567Latency" title='Latency' data-ref="567Latency">Latency</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" cycles "</q>;</td></tr>
<tr><th id="2637">2637</th><td>  <b>else</b></td></tr>
<tr><th id="2638">2638</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"          "</q>;</td></tr>
<tr><th id="2639">2639</th><td>  <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="2640">2640</th><td>}</td></tr>
<tr><th id="2641">2641</th><td><u>#<span data-ppcond="2565">endif</span></u></td></tr>
<tr><th id="2642">2642</th><td></td></tr>
<tr><th id="2643">2643</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="2644">2644</th><td><i class="doc">/// Return true if this heuristic determines order.</i></td></tr>
<tr><th id="2645">2645</th><td><em>bool</em> <dfn class="decl def" id="_ZN4llvm7tryLessEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE" title='llvm::tryLess' data-ref="_ZN4llvm7tryLessEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE">tryLess</dfn>(<em>int</em> <dfn class="local col8 decl" id="568TryVal" title='TryVal' data-type='int' data-ref="568TryVal">TryVal</dfn>, <em>int</em> <dfn class="local col9 decl" id="569CandVal" title='CandVal' data-type='int' data-ref="569CandVal">CandVal</dfn>,</td></tr>
<tr><th id="2646">2646</th><td>             <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase" title='llvm::GenericSchedulerBase' data-ref="llvm::GenericSchedulerBase">GenericSchedulerBase</a>::<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col0 decl" id="570TryCand" title='TryCand' data-type='GenericSchedulerBase::SchedCandidate &amp;' data-ref="570TryCand">TryCand</dfn>,</td></tr>
<tr><th id="2647">2647</th><td>             <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase" title='llvm::GenericSchedulerBase' data-ref="llvm::GenericSchedulerBase">GenericSchedulerBase</a>::<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col1 decl" id="571Cand" title='Cand' data-type='GenericSchedulerBase::SchedCandidate &amp;' data-ref="571Cand">Cand</dfn>,</td></tr>
<tr><th id="2648">2648</th><td>             <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase" title='llvm::GenericSchedulerBase' data-ref="llvm::GenericSchedulerBase">GenericSchedulerBase</a>::<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason" title='llvm::GenericSchedulerBase::CandReason' data-ref="llvm::GenericSchedulerBase::CandReason">CandReason</a> <dfn class="local col2 decl" id="572Reason" title='Reason' data-type='GenericSchedulerBase::CandReason' data-ref="572Reason">Reason</dfn>) {</td></tr>
<tr><th id="2649">2649</th><td>  <b>if</b> (<a class="local col8 ref" href="#568TryVal" title='TryVal' data-ref="568TryVal">TryVal</a> &lt; <a class="local col9 ref" href="#569CandVal" title='CandVal' data-ref="569CandVal">CandVal</a>) {</td></tr>
<tr><th id="2650">2650</th><td>    <a class="local col0 ref" href="#570TryCand" title='TryCand' data-ref="570TryCand">TryCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason">Reason</a> = <a class="local col2 ref" href="#572Reason" title='Reason' data-ref="572Reason">Reason</a>;</td></tr>
<tr><th id="2651">2651</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2652">2652</th><td>  }</td></tr>
<tr><th id="2653">2653</th><td>  <b>if</b> (<a class="local col8 ref" href="#568TryVal" title='TryVal' data-ref="568TryVal">TryVal</a> &gt; <a class="local col9 ref" href="#569CandVal" title='CandVal' data-ref="569CandVal">CandVal</a>) {</td></tr>
<tr><th id="2654">2654</th><td>    <b>if</b> (<a class="local col1 ref" href="#571Cand" title='Cand' data-ref="571Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason">Reason</a> &gt; <a class="local col2 ref" href="#572Reason" title='Reason' data-ref="572Reason">Reason</a>)</td></tr>
<tr><th id="2655">2655</th><td>      <a class="local col1 ref" href="#571Cand" title='Cand' data-ref="571Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason">Reason</a> = <a class="local col2 ref" href="#572Reason" title='Reason' data-ref="572Reason">Reason</a>;</td></tr>
<tr><th id="2656">2656</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2657">2657</th><td>  }</td></tr>
<tr><th id="2658">2658</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2659">2659</th><td>}</td></tr>
<tr><th id="2660">2660</th><td></td></tr>
<tr><th id="2661">2661</th><td><em>bool</em> <dfn class="decl def" id="_ZN4llvm10tryGreaterEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE" title='llvm::tryGreater' data-ref="_ZN4llvm10tryGreaterEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE">tryGreater</dfn>(<em>int</em> <dfn class="local col3 decl" id="573TryVal" title='TryVal' data-type='int' data-ref="573TryVal">TryVal</dfn>, <em>int</em> <dfn class="local col4 decl" id="574CandVal" title='CandVal' data-type='int' data-ref="574CandVal">CandVal</dfn>,</td></tr>
<tr><th id="2662">2662</th><td>                <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase" title='llvm::GenericSchedulerBase' data-ref="llvm::GenericSchedulerBase">GenericSchedulerBase</a>::<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col5 decl" id="575TryCand" title='TryCand' data-type='GenericSchedulerBase::SchedCandidate &amp;' data-ref="575TryCand">TryCand</dfn>,</td></tr>
<tr><th id="2663">2663</th><td>                <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase" title='llvm::GenericSchedulerBase' data-ref="llvm::GenericSchedulerBase">GenericSchedulerBase</a>::<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col6 decl" id="576Cand" title='Cand' data-type='GenericSchedulerBase::SchedCandidate &amp;' data-ref="576Cand">Cand</dfn>,</td></tr>
<tr><th id="2664">2664</th><td>                <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase" title='llvm::GenericSchedulerBase' data-ref="llvm::GenericSchedulerBase">GenericSchedulerBase</a>::<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason" title='llvm::GenericSchedulerBase::CandReason' data-ref="llvm::GenericSchedulerBase::CandReason">CandReason</a> <dfn class="local col7 decl" id="577Reason" title='Reason' data-type='GenericSchedulerBase::CandReason' data-ref="577Reason">Reason</dfn>) {</td></tr>
<tr><th id="2665">2665</th><td>  <b>if</b> (<a class="local col3 ref" href="#573TryVal" title='TryVal' data-ref="573TryVal">TryVal</a> &gt; <a class="local col4 ref" href="#574CandVal" title='CandVal' data-ref="574CandVal">CandVal</a>) {</td></tr>
<tr><th id="2666">2666</th><td>    <a class="local col5 ref" href="#575TryCand" title='TryCand' data-ref="575TryCand">TryCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason">Reason</a> = <a class="local col7 ref" href="#577Reason" title='Reason' data-ref="577Reason">Reason</a>;</td></tr>
<tr><th id="2667">2667</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2668">2668</th><td>  }</td></tr>
<tr><th id="2669">2669</th><td>  <b>if</b> (<a class="local col3 ref" href="#573TryVal" title='TryVal' data-ref="573TryVal">TryVal</a> &lt; <a class="local col4 ref" href="#574CandVal" title='CandVal' data-ref="574CandVal">CandVal</a>) {</td></tr>
<tr><th id="2670">2670</th><td>    <b>if</b> (<a class="local col6 ref" href="#576Cand" title='Cand' data-ref="576Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason">Reason</a> &gt; <a class="local col7 ref" href="#577Reason" title='Reason' data-ref="577Reason">Reason</a>)</td></tr>
<tr><th id="2671">2671</th><td>      <a class="local col6 ref" href="#576Cand" title='Cand' data-ref="576Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason">Reason</a> = <a class="local col7 ref" href="#577Reason" title='Reason' data-ref="577Reason">Reason</a>;</td></tr>
<tr><th id="2672">2672</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2673">2673</th><td>  }</td></tr>
<tr><th id="2674">2674</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2675">2675</th><td>}</td></tr>
<tr><th id="2676">2676</th><td></td></tr>
<tr><th id="2677">2677</th><td><em>bool</em> <dfn class="decl def" id="_ZN4llvm10tryLatencyERNS_20GenericSchedulerBase14SchedCandidateES2_RNS_13SchedBoundaryE" title='llvm::tryLatency' data-ref="_ZN4llvm10tryLatencyERNS_20GenericSchedulerBase14SchedCandidateES2_RNS_13SchedBoundaryE">tryLatency</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase" title='llvm::GenericSchedulerBase' data-ref="llvm::GenericSchedulerBase">GenericSchedulerBase</a>::<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col8 decl" id="578TryCand" title='TryCand' data-type='GenericSchedulerBase::SchedCandidate &amp;' data-ref="578TryCand">TryCand</dfn>,</td></tr>
<tr><th id="2678">2678</th><td>                <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase" title='llvm::GenericSchedulerBase' data-ref="llvm::GenericSchedulerBase">GenericSchedulerBase</a>::<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col9 decl" id="579Cand" title='Cand' data-type='GenericSchedulerBase::SchedCandidate &amp;' data-ref="579Cand">Cand</dfn>,</td></tr>
<tr><th id="2679">2679</th><td>                <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary">SchedBoundary</a> &amp;<dfn class="local col0 decl" id="580Zone" title='Zone' data-type='llvm::SchedBoundary &amp;' data-ref="580Zone">Zone</dfn>) {</td></tr>
<tr><th id="2680">2680</th><td>  <b>if</b> (<a class="local col0 ref" href="#580Zone" title='Zone' data-ref="580Zone">Zone</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary5isTopEv" title='llvm::SchedBoundary::isTop' data-ref="_ZNK4llvm13SchedBoundary5isTopEv">isTop</a>()) {</td></tr>
<tr><th id="2681">2681</th><td>    <b>if</b> (<a class="local col9 ref" href="#579Cand" title='Cand' data-ref="579Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>() &gt; <a class="local col0 ref" href="#580Zone" title='Zone' data-ref="580Zone">Zone</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary19getScheduledLatencyEv" title='llvm::SchedBoundary::getScheduledLatency' data-ref="_ZNK4llvm13SchedBoundary19getScheduledLatencyEv">getScheduledLatency</a>()) {</td></tr>
<tr><th id="2682">2682</th><td>      <b>if</b> (<a class="ref" href="#_ZN4llvm7tryLessEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE" title='llvm::tryLess' data-ref="_ZN4llvm7tryLessEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE">tryLess</a>(<a class="local col8 ref" href="#578TryCand" title='TryCand' data-ref="578TryCand">TryCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>(), <a class="local col9 ref" href="#579Cand" title='Cand' data-ref="579Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>(),</td></tr>
<tr><th id="2683">2683</th><td>                  <span class='refarg'><a class="local col8 ref" href="#578TryCand" title='TryCand' data-ref="578TryCand">TryCand</a></span>, <span class='refarg'><a class="local col9 ref" href="#579Cand" title='Cand' data-ref="579Cand">Cand</a></span>, <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase" title='llvm::GenericSchedulerBase' data-ref="llvm::GenericSchedulerBase">GenericSchedulerBase</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::TopDepthReduce" title='llvm::GenericSchedulerBase::CandReason::TopDepthReduce' data-ref="llvm::GenericSchedulerBase::CandReason::TopDepthReduce">TopDepthReduce</a>))</td></tr>
<tr><th id="2684">2684</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2685">2685</th><td>    }</td></tr>
<tr><th id="2686">2686</th><td>    <b>if</b> (<a class="ref" href="#_ZN4llvm10tryGreaterEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE" title='llvm::tryGreater' data-ref="_ZN4llvm10tryGreaterEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE">tryGreater</a>(<a class="local col8 ref" href="#578TryCand" title='TryCand' data-ref="578TryCand">TryCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>(), <a class="local col9 ref" href="#579Cand" title='Cand' data-ref="579Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>(),</td></tr>
<tr><th id="2687">2687</th><td>                   <span class='refarg'><a class="local col8 ref" href="#578TryCand" title='TryCand' data-ref="578TryCand">TryCand</a></span>, <span class='refarg'><a class="local col9 ref" href="#579Cand" title='Cand' data-ref="579Cand">Cand</a></span>, <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase" title='llvm::GenericSchedulerBase' data-ref="llvm::GenericSchedulerBase">GenericSchedulerBase</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::TopPathReduce" title='llvm::GenericSchedulerBase::CandReason::TopPathReduce' data-ref="llvm::GenericSchedulerBase::CandReason::TopPathReduce">TopPathReduce</a>))</td></tr>
<tr><th id="2688">2688</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2689">2689</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2690">2690</th><td>    <b>if</b> (<a class="local col9 ref" href="#579Cand" title='Cand' data-ref="579Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>() &gt; <a class="local col0 ref" href="#580Zone" title='Zone' data-ref="580Zone">Zone</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary19getScheduledLatencyEv" title='llvm::SchedBoundary::getScheduledLatency' data-ref="_ZNK4llvm13SchedBoundary19getScheduledLatencyEv">getScheduledLatency</a>()) {</td></tr>
<tr><th id="2691">2691</th><td>      <b>if</b> (<a class="ref" href="#_ZN4llvm7tryLessEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE" title='llvm::tryLess' data-ref="_ZN4llvm7tryLessEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE">tryLess</a>(<a class="local col8 ref" href="#578TryCand" title='TryCand' data-ref="578TryCand">TryCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>(), <a class="local col9 ref" href="#579Cand" title='Cand' data-ref="579Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>(),</td></tr>
<tr><th id="2692">2692</th><td>                  <span class='refarg'><a class="local col8 ref" href="#578TryCand" title='TryCand' data-ref="578TryCand">TryCand</a></span>, <span class='refarg'><a class="local col9 ref" href="#579Cand" title='Cand' data-ref="579Cand">Cand</a></span>, <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase" title='llvm::GenericSchedulerBase' data-ref="llvm::GenericSchedulerBase">GenericSchedulerBase</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::BotHeightReduce" title='llvm::GenericSchedulerBase::CandReason::BotHeightReduce' data-ref="llvm::GenericSchedulerBase::CandReason::BotHeightReduce">BotHeightReduce</a>))</td></tr>
<tr><th id="2693">2693</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2694">2694</th><td>    }</td></tr>
<tr><th id="2695">2695</th><td>    <b>if</b> (<a class="ref" href="#_ZN4llvm10tryGreaterEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE" title='llvm::tryGreater' data-ref="_ZN4llvm10tryGreaterEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE">tryGreater</a>(<a class="local col8 ref" href="#578TryCand" title='TryCand' data-ref="578TryCand">TryCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>(), <a class="local col9 ref" href="#579Cand" title='Cand' data-ref="579Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>(),</td></tr>
<tr><th id="2696">2696</th><td>                   <span class='refarg'><a class="local col8 ref" href="#578TryCand" title='TryCand' data-ref="578TryCand">TryCand</a></span>, <span class='refarg'><a class="local col9 ref" href="#579Cand" title='Cand' data-ref="579Cand">Cand</a></span>, <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase" title='llvm::GenericSchedulerBase' data-ref="llvm::GenericSchedulerBase">GenericSchedulerBase</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::BotPathReduce" title='llvm::GenericSchedulerBase::CandReason::BotPathReduce' data-ref="llvm::GenericSchedulerBase::CandReason::BotPathReduce">BotPathReduce</a>))</td></tr>
<tr><th id="2697">2697</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2698">2698</th><td>  }</td></tr>
<tr><th id="2699">2699</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2700">2700</th><td>}</td></tr>
<tr><th id="2701">2701</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="2702">2702</th><td></td></tr>
<tr><th id="2703">2703</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL9tracePickN4llvm20GenericSchedulerBase10CandReasonEb" title='tracePick' data-type='void tracePick(GenericSchedulerBase::CandReason Reason, bool IsTop)' data-ref="_ZL9tracePickN4llvm20GenericSchedulerBase10CandReasonEb">tracePick</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase" title='llvm::GenericSchedulerBase' data-ref="llvm::GenericSchedulerBase">GenericSchedulerBase</a>::<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason" title='llvm::GenericSchedulerBase::CandReason' data-ref="llvm::GenericSchedulerBase::CandReason">CandReason</a> <dfn class="local col1 decl" id="581Reason" title='Reason' data-type='GenericSchedulerBase::CandReason' data-ref="581Reason">Reason</dfn>, <em>bool</em> <dfn class="local col2 decl" id="582IsTop" title='IsTop' data-type='bool' data-ref="582IsTop">IsTop</dfn>) {</td></tr>
<tr><th id="2704">2704</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Pick &quot; &lt;&lt; (IsTop ? &quot;Top &quot; : &quot;Bot &quot;) &lt;&lt; GenericSchedulerBase::getReasonStr(Reason) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Pick "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> (<a class="local col2 ref" href="#582IsTop" title='IsTop' data-ref="582IsTop">IsTop</a> ? <q>"Top "</q> : <q>"Bot "</q>)</td></tr>
<tr><th id="2705">2705</th><td>                    <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase" title='llvm::GenericSchedulerBase' data-ref="llvm::GenericSchedulerBase">GenericSchedulerBase</a>::<a class="ref" href="#_ZN4llvm20GenericSchedulerBase12getReasonStrENS0_10CandReasonE" title='llvm::GenericSchedulerBase::getReasonStr' data-ref="_ZN4llvm20GenericSchedulerBase12getReasonStrENS0_10CandReasonE">getReasonStr</a>(<a class="local col1 ref" href="#581Reason" title='Reason' data-ref="581Reason">Reason</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="2706">2706</th><td>}</td></tr>
<tr><th id="2707">2707</th><td></td></tr>
<tr><th id="2708">2708</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL9tracePickRKN4llvm20GenericSchedulerBase14SchedCandidateE" title='tracePick' data-type='void tracePick(const GenericSchedulerBase::SchedCandidate &amp; Cand)' data-ref="_ZL9tracePickRKN4llvm20GenericSchedulerBase14SchedCandidateE">tracePick</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase" title='llvm::GenericSchedulerBase' data-ref="llvm::GenericSchedulerBase">GenericSchedulerBase</a>::<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col3 decl" id="583Cand" title='Cand' data-type='const GenericSchedulerBase::SchedCandidate &amp;' data-ref="583Cand">Cand</dfn>) {</td></tr>
<tr><th id="2709">2709</th><td>  <a class="tu ref" href="#_ZL9tracePickN4llvm20GenericSchedulerBase10CandReasonEb" title='tracePick' data-use='c' data-ref="_ZL9tracePickN4llvm20GenericSchedulerBase10CandReasonEb">tracePick</a>(<a class="local col3 ref" href="#583Cand" title='Cand' data-ref="583Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason">Reason</a>, <a class="local col3 ref" href="#583Cand" title='Cand' data-ref="583Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::AtTop" title='llvm::GenericSchedulerBase::SchedCandidate::AtTop' data-ref="llvm::GenericSchedulerBase::SchedCandidate::AtTop">AtTop</a>);</td></tr>
<tr><th id="2710">2710</th><td>}</td></tr>
<tr><th id="2711">2711</th><td></td></tr>
<tr><th id="2712">2712</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler" title='llvm::GenericScheduler' data-ref="llvm::GenericScheduler">GenericScheduler</a>::<dfn class="virtual decl def" id="_ZN4llvm16GenericScheduler10initializeEPNS_13ScheduleDAGMIE" title='llvm::GenericScheduler::initialize' data-ref="_ZN4llvm16GenericScheduler10initializeEPNS_13ScheduleDAGMIE">initialize</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a> *<dfn class="local col4 decl" id="584dag" title='dag' data-type='llvm::ScheduleDAGMI *' data-ref="584dag">dag</dfn>) {</td></tr>
<tr><th id="2713">2713</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (dag-&gt;hasVRegLiveness() &amp;&amp; &quot;(PreRA)GenericScheduler needs vreg liveness&quot;) ? void (0) : __assert_fail (&quot;dag-&gt;hasVRegLiveness() &amp;&amp; \&quot;(PreRA)GenericScheduler needs vreg liveness\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 2714, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#584dag" title='dag' data-ref="584dag">dag</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13ScheduleDAGMI15hasVRegLivenessEv" title='llvm::ScheduleDAGMI::hasVRegLiveness' data-ref="_ZNK4llvm13ScheduleDAGMI15hasVRegLivenessEv">hasVRegLiveness</a>() &amp;&amp;</td></tr>
<tr><th id="2714">2714</th><td>         <q>"(PreRA)GenericScheduler needs vreg liveness"</q>);</td></tr>
<tr><th id="2715">2715</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a> = <b>static_cast</b>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive" title='llvm::ScheduleDAGMILive' data-ref="llvm::ScheduleDAGMILive">ScheduleDAGMILive</a>*&gt;(<a class="local col4 ref" href="#584dag" title='dag' data-ref="584dag">dag</a>);</td></tr>
<tr><th id="2716">2716</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedModel" title='llvm::GenericSchedulerBase::SchedModel' data-ref="llvm::GenericSchedulerBase::SchedModel">SchedModel</a> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs13getSchedModelEv" title='llvm::ScheduleDAGInstrs::getSchedModel' data-ref="_ZNK4llvm17ScheduleDAGInstrs13getSchedModelEv">getSchedModel</a>();</td></tr>
<tr><th id="2717">2717</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::TRI" title='llvm::GenericSchedulerBase::TRI' data-ref="llvm::GenericSchedulerBase::TRI">TRI</a> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>;</td></tr>
<tr><th id="2718">2718</th><td></td></tr>
<tr><th id="2719">2719</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::Rem" title='llvm::GenericSchedulerBase::Rem' data-ref="llvm::GenericSchedulerBase::Rem">Rem</a>.<a class="ref" href="#_ZN4llvm14SchedRemainder4initEPNS_13ScheduleDAGMIEPKNS_16TargetSchedModelE" title='llvm::SchedRemainder::init' data-ref="_ZN4llvm14SchedRemainder4initEPNS_13ScheduleDAGMIEPKNS_16TargetSchedModelE">init</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>, <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedModel" title='llvm::GenericSchedulerBase::SchedModel' data-ref="llvm::GenericSchedulerBase::SchedModel">SchedModel</a>);</td></tr>
<tr><th id="2720">2720</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Top" title='llvm::GenericScheduler::Top' data-ref="llvm::GenericScheduler::Top">Top</a>.<a class="ref" href="#_ZN4llvm13SchedBoundary4initEPNS_13ScheduleDAGMIEPKNS_16TargetSchedModelEPNS_14SchedRemainderE" title='llvm::SchedBoundary::init' data-ref="_ZN4llvm13SchedBoundary4initEPNS_13ScheduleDAGMIEPKNS_16TargetSchedModelEPNS_14SchedRemainderE">init</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>, <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedModel" title='llvm::GenericSchedulerBase::SchedModel' data-ref="llvm::GenericSchedulerBase::SchedModel">SchedModel</a>, &amp;<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::Rem" title='llvm::GenericSchedulerBase::Rem' data-ref="llvm::GenericSchedulerBase::Rem">Rem</a>);</td></tr>
<tr><th id="2721">2721</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Bot" title='llvm::GenericScheduler::Bot' data-ref="llvm::GenericScheduler::Bot">Bot</a>.<a class="ref" href="#_ZN4llvm13SchedBoundary4initEPNS_13ScheduleDAGMIEPKNS_16TargetSchedModelEPNS_14SchedRemainderE" title='llvm::SchedBoundary::init' data-ref="_ZN4llvm13SchedBoundary4initEPNS_13ScheduleDAGMIEPKNS_16TargetSchedModelEPNS_14SchedRemainderE">init</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>, <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedModel" title='llvm::GenericSchedulerBase::SchedModel' data-ref="llvm::GenericSchedulerBase::SchedModel">SchedModel</a>, &amp;<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::Rem" title='llvm::GenericSchedulerBase::Rem' data-ref="llvm::GenericSchedulerBase::Rem">Rem</a>);</td></tr>
<tr><th id="2722">2722</th><td></td></tr>
<tr><th id="2723">2723</th><td>  <i>// Initialize resource counts.</i></td></tr>
<tr><th id="2724">2724</th><td><i></i></td></tr>
<tr><th id="2725">2725</th><td><i>  // Initialize the HazardRecognizers. If itineraries don't exist, are empty, or</i></td></tr>
<tr><th id="2726">2726</th><td><i>  // are disabled, then these HazardRecs will be disabled.</i></td></tr>
<tr><th id="2727">2727</th><td>  <em>const</em> <a class="type" href="../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col5 decl" id="585Itin" title='Itin' data-type='const llvm::InstrItineraryData *' data-ref="585Itin">Itin</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedModel" title='llvm::GenericSchedulerBase::SchedModel' data-ref="llvm::GenericSchedulerBase::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel19getInstrItinerariesEv" title='llvm::TargetSchedModel::getInstrItineraries' data-ref="_ZNK4llvm16TargetSchedModel19getInstrItinerariesEv">getInstrItineraries</a>();</td></tr>
<tr><th id="2728">2728</th><td>  <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Top" title='llvm::GenericScheduler::Top' data-ref="llvm::GenericScheduler::Top">Top</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::HazardRec" title='llvm::SchedBoundary::HazardRec' data-ref="llvm::SchedBoundary::HazardRec">HazardRec</a>) {</td></tr>
<tr><th id="2729">2729</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Top" title='llvm::GenericScheduler::Top' data-ref="llvm::GenericScheduler::Top">Top</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::HazardRec" title='llvm::SchedBoundary::HazardRec' data-ref="llvm::SchedBoundary::HazardRec">HazardRec</a> =</td></tr>
<tr><th id="2730">2730</th><td>        <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>()-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo30CreateTargetMIHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE" title='llvm::TargetInstrInfo::CreateTargetMIHazardRecognizer' data-ref="_ZNK4llvm15TargetInstrInfo30CreateTargetMIHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE">CreateTargetMIHazardRecognizer</a>(</td></tr>
<tr><th id="2731">2731</th><td>            <a class="local col5 ref" href="#585Itin" title='Itin' data-ref="585Itin">Itin</a>, <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>);</td></tr>
<tr><th id="2732">2732</th><td>  }</td></tr>
<tr><th id="2733">2733</th><td>  <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Bot" title='llvm::GenericScheduler::Bot' data-ref="llvm::GenericScheduler::Bot">Bot</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::HazardRec" title='llvm::SchedBoundary::HazardRec' data-ref="llvm::SchedBoundary::HazardRec">HazardRec</a>) {</td></tr>
<tr><th id="2734">2734</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Bot" title='llvm::GenericScheduler::Bot' data-ref="llvm::GenericScheduler::Bot">Bot</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::HazardRec" title='llvm::SchedBoundary::HazardRec' data-ref="llvm::SchedBoundary::HazardRec">HazardRec</a> =</td></tr>
<tr><th id="2735">2735</th><td>        <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>()-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo30CreateTargetMIHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE" title='llvm::TargetInstrInfo::CreateTargetMIHazardRecognizer' data-ref="_ZNK4llvm15TargetInstrInfo30CreateTargetMIHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE">CreateTargetMIHazardRecognizer</a>(</td></tr>
<tr><th id="2736">2736</th><td>            <a class="local col5 ref" href="#585Itin" title='Itin' data-ref="585Itin">Itin</a>, <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>);</td></tr>
<tr><th id="2737">2737</th><td>  }</td></tr>
<tr><th id="2738">2738</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a> = <b>nullptr</b>;</td></tr>
<tr><th id="2739">2739</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::BotCand" title='llvm::GenericScheduler::BotCand' data-ref="llvm::GenericScheduler::BotCand">BotCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a> = <b>nullptr</b>;</td></tr>
<tr><th id="2740">2740</th><td>}</td></tr>
<tr><th id="2741">2741</th><td></td></tr>
<tr><th id="2742">2742</th><td><i class="doc">/// Initialize the per-region scheduling policy.</i></td></tr>
<tr><th id="2743">2743</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler" title='llvm::GenericScheduler' data-ref="llvm::GenericScheduler">GenericScheduler</a>::<dfn class="virtual decl def" id="_ZN4llvm16GenericScheduler10initPolicyENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_j" title='llvm::GenericScheduler::initPolicy' data-ref="_ZN4llvm16GenericScheduler10initPolicyENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_j">initPolicy</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="586Begin" title='Begin' data-type='MachineBasicBlock::iterator' data-ref="586Begin">Begin</dfn>,</td></tr>
<tr><th id="2744">2744</th><td>                                  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="587End" title='End' data-type='MachineBasicBlock::iterator' data-ref="587End">End</dfn>,</td></tr>
<tr><th id="2745">2745</th><td>                                  <em>unsigned</em> <dfn class="local col8 decl" id="588NumRegionInstrs" title='NumRegionInstrs' data-type='unsigned int' data-ref="588NumRegionInstrs">NumRegionInstrs</dfn>) {</td></tr>
<tr><th id="2746">2746</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="589MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="589MF">MF</dfn> = *<a class="local col6 ref" href="#586Begin" title='Begin' data-ref="586Begin">Begin</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZN4llvm12MachineInstr5getMFEv">getMF</a>();</td></tr>
<tr><th id="2747">2747</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a> *<dfn class="local col0 decl" id="590TLI" title='TLI' data-type='const llvm::TargetLowering *' data-ref="590TLI">TLI</dfn> = <a class="local col9 ref" href="#589MF" title='MF' data-ref="589MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo17getTargetLoweringEv" title='llvm::TargetSubtargetInfo::getTargetLowering' data-ref="_ZNK4llvm19TargetSubtargetInfo17getTargetLoweringEv">getTargetLowering</a>();</td></tr>
<tr><th id="2748">2748</th><td></td></tr>
<tr><th id="2749">2749</th><td>  <i>// Avoid setting up the register pressure tracker for small regions to save</i></td></tr>
<tr><th id="2750">2750</th><td><i>  // compile time. As a rough heuristic, only track pressure when the number of</i></td></tr>
<tr><th id="2751">2751</th><td><i>  // schedulable instructions exceeds half the integer register file.</i></td></tr>
<tr><th id="2752">2752</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::RegionPolicy" title='llvm::GenericScheduler::RegionPolicy' data-ref="llvm::GenericScheduler::RegionPolicy">RegionPolicy</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedPolicy::ShouldTrackPressure" title='llvm::MachineSchedPolicy::ShouldTrackPressure' data-ref="llvm::MachineSchedPolicy::ShouldTrackPressure">ShouldTrackPressure</a> = <b>true</b>;</td></tr>
<tr><th id="2753">2753</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="591VT" title='VT' data-type='unsigned int' data-ref="591VT">VT</dfn> = <a class="type" href="../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>; <a class="local col1 ref" href="#591VT" title='VT' data-ref="591VT">VT</a> &gt; (<em>unsigned</em>)<a class="type" href="../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>; --<a class="local col1 ref" href="#591VT" title='VT' data-ref="591VT">VT</a>) {</td></tr>
<tr><th id="2754">2754</th><td>    <a class="type" href="../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="type" href="../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType" title='llvm::MVT::SimpleValueType' data-ref="llvm::MVT::SimpleValueType">SimpleValueType</a> <dfn class="local col2 decl" id="592LegalIntVT" title='LegalIntVT' data-type='MVT::SimpleValueType' data-ref="592LegalIntVT">LegalIntVT</dfn> = (<a class="type" href="../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="type" href="../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType" title='llvm::MVT::SimpleValueType' data-ref="llvm::MVT::SimpleValueType">SimpleValueType</a>)<a class="local col1 ref" href="#591VT" title='VT' data-ref="591VT">VT</a>;</td></tr>
<tr><th id="2755">2755</th><td>    <b>if</b> (<a class="local col0 ref" href="#590TLI" title='TLI' data-ref="590TLI">TLI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE" title='llvm::TargetLoweringBase::isTypeLegal' data-ref="_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE">isTypeLegal</a>(<a class="ref fake" href="../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="local col2 ref" href="#592LegalIntVT" title='LegalIntVT' data-ref="592LegalIntVT">LegalIntVT</a>)) {</td></tr>
<tr><th id="2756">2756</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="593NIntRegs" title='NIntRegs' data-type='unsigned int' data-ref="593NIntRegs">NIntRegs</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::Context" title='llvm::GenericSchedulerBase::Context' data-ref="llvm::GenericSchedulerBase::Context">Context</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext::RegClassInfo" title='llvm::MachineSchedContext::RegClassInfo' data-ref="llvm::MachineSchedContext::RegClassInfo">RegClassInfo</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZNK4llvm17RegisterClassInfo21getNumAllocatableRegsEPKNS_19TargetRegisterClassE" title='llvm::RegisterClassInfo::getNumAllocatableRegs' data-ref="_ZNK4llvm17RegisterClassInfo21getNumAllocatableRegsEPKNS_19TargetRegisterClassE">getNumAllocatableRegs</a>(</td></tr>
<tr><th id="2757">2757</th><td>        <a class="local col0 ref" href="#590TLI" title='TLI' data-ref="590TLI">TLI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col2 ref" href="#592LegalIntVT" title='LegalIntVT' data-ref="592LegalIntVT">LegalIntVT</a>));</td></tr>
<tr><th id="2758">2758</th><td>      <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::RegionPolicy" title='llvm::GenericScheduler::RegionPolicy' data-ref="llvm::GenericScheduler::RegionPolicy">RegionPolicy</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedPolicy::ShouldTrackPressure" title='llvm::MachineSchedPolicy::ShouldTrackPressure' data-ref="llvm::MachineSchedPolicy::ShouldTrackPressure">ShouldTrackPressure</a> = <a class="local col8 ref" href="#588NumRegionInstrs" title='NumRegionInstrs' data-ref="588NumRegionInstrs">NumRegionInstrs</a> &gt; (<a class="local col3 ref" href="#593NIntRegs" title='NIntRegs' data-ref="593NIntRegs">NIntRegs</a> / <var>2</var>);</td></tr>
<tr><th id="2759">2759</th><td>    }</td></tr>
<tr><th id="2760">2760</th><td>  }</td></tr>
<tr><th id="2761">2761</th><td></td></tr>
<tr><th id="2762">2762</th><td>  <i>// For generic targets, we default to bottom-up, because it's simpler and more</i></td></tr>
<tr><th id="2763">2763</th><td><i>  // compile-time optimizations have been implemented in that direction.</i></td></tr>
<tr><th id="2764">2764</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::RegionPolicy" title='llvm::GenericScheduler::RegionPolicy' data-ref="llvm::GenericScheduler::RegionPolicy">RegionPolicy</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedPolicy::OnlyBottomUp" title='llvm::MachineSchedPolicy::OnlyBottomUp' data-ref="llvm::MachineSchedPolicy::OnlyBottomUp">OnlyBottomUp</a> = <b>true</b>;</td></tr>
<tr><th id="2765">2765</th><td></td></tr>
<tr><th id="2766">2766</th><td>  <i>// Allow the subtarget to override default policy.</i></td></tr>
<tr><th id="2767">2767</th><td>  <a class="local col9 ref" href="#589MF" title='MF' data-ref="589MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo19overrideSchedPolicyERNS_18MachineSchedPolicyEj" title='llvm::TargetSubtargetInfo::overrideSchedPolicy' data-ref="_ZNK4llvm19TargetSubtargetInfo19overrideSchedPolicyERNS_18MachineSchedPolicyEj">overrideSchedPolicy</a>(<span class='refarg'><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::RegionPolicy" title='llvm::GenericScheduler::RegionPolicy' data-ref="llvm::GenericScheduler::RegionPolicy">RegionPolicy</a></span>, <a class="local col8 ref" href="#588NumRegionInstrs" title='NumRegionInstrs' data-ref="588NumRegionInstrs">NumRegionInstrs</a>);</td></tr>
<tr><th id="2768">2768</th><td></td></tr>
<tr><th id="2769">2769</th><td>  <i>// After subtarget overrides, apply command line options.</i></td></tr>
<tr><th id="2770">2770</th><td>  <b>if</b> (!<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableRegPressure" title='EnableRegPressure' data-use='m' data-ref="EnableRegPressure">EnableRegPressure</a>) {</td></tr>
<tr><th id="2771">2771</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::RegionPolicy" title='llvm::GenericScheduler::RegionPolicy' data-ref="llvm::GenericScheduler::RegionPolicy">RegionPolicy</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedPolicy::ShouldTrackPressure" title='llvm::MachineSchedPolicy::ShouldTrackPressure' data-ref="llvm::MachineSchedPolicy::ShouldTrackPressure">ShouldTrackPressure</a> = <b>false</b>;</td></tr>
<tr><th id="2772">2772</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::RegionPolicy" title='llvm::GenericScheduler::RegionPolicy' data-ref="llvm::GenericScheduler::RegionPolicy">RegionPolicy</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedPolicy::ShouldTrackLaneMasks" title='llvm::MachineSchedPolicy::ShouldTrackLaneMasks' data-ref="llvm::MachineSchedPolicy::ShouldTrackLaneMasks">ShouldTrackLaneMasks</a> = <b>false</b>;</td></tr>
<tr><th id="2773">2773</th><td>  }</td></tr>
<tr><th id="2774">2774</th><td></td></tr>
<tr><th id="2775">2775</th><td>  <i>// Check -misched-topdown/bottomup can force or unforce scheduling direction.</i></td></tr>
<tr><th id="2776">2776</th><td><i>  // e.g. -misched-bottomup=false allows scheduling in both directions.</i></td></tr>
<tr><th id="2777">2777</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!ForceTopDown || !ForceBottomUp) &amp;&amp; &quot;-misched-topdown incompatible with -misched-bottomup&quot;) ? void (0) : __assert_fail (&quot;(!ForceTopDown || !ForceBottomUp) &amp;&amp; \&quot;-misched-topdown incompatible with -misched-bottomup\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 2778, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ForceTopDown" title='llvm::ForceTopDown' data-ref="llvm::ForceTopDown">ForceTopDown</a> || !<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ForceBottomUp" title='llvm::ForceBottomUp' data-ref="llvm::ForceBottomUp">ForceBottomUp</a>) &amp;&amp;</td></tr>
<tr><th id="2778">2778</th><td>         <q>"-misched-topdown incompatible with -misched-bottomup"</q>);</td></tr>
<tr><th id="2779">2779</th><td>  <b>if</b> (<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ForceBottomUp" title='llvm::ForceBottomUp' data-ref="llvm::ForceBottomUp">ForceBottomUp</a>.<a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl6Option17getNumOccurrencesEv" title='llvm::cl::Option::getNumOccurrences' data-ref="_ZNK4llvm2cl6Option17getNumOccurrencesEv">getNumOccurrences</a>() &gt; <var>0</var>) {</td></tr>
<tr><th id="2780">2780</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::RegionPolicy" title='llvm::GenericScheduler::RegionPolicy' data-ref="llvm::GenericScheduler::RegionPolicy">RegionPolicy</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedPolicy::OnlyBottomUp" title='llvm::MachineSchedPolicy::OnlyBottomUp' data-ref="llvm::MachineSchedPolicy::OnlyBottomUp">OnlyBottomUp</a> = <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ForceBottomUp" title='llvm::ForceBottomUp' data-ref="llvm::ForceBottomUp">ForceBottomUp</a>;</td></tr>
<tr><th id="2781">2781</th><td>    <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::RegionPolicy" title='llvm::GenericScheduler::RegionPolicy' data-ref="llvm::GenericScheduler::RegionPolicy">RegionPolicy</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedPolicy::OnlyBottomUp" title='llvm::MachineSchedPolicy::OnlyBottomUp' data-ref="llvm::MachineSchedPolicy::OnlyBottomUp">OnlyBottomUp</a>)</td></tr>
<tr><th id="2782">2782</th><td>      <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::RegionPolicy" title='llvm::GenericScheduler::RegionPolicy' data-ref="llvm::GenericScheduler::RegionPolicy">RegionPolicy</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedPolicy::OnlyTopDown" title='llvm::MachineSchedPolicy::OnlyTopDown' data-ref="llvm::MachineSchedPolicy::OnlyTopDown">OnlyTopDown</a> = <b>false</b>;</td></tr>
<tr><th id="2783">2783</th><td>  }</td></tr>
<tr><th id="2784">2784</th><td>  <b>if</b> (<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ForceTopDown" title='llvm::ForceTopDown' data-ref="llvm::ForceTopDown">ForceTopDown</a>.<a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl6Option17getNumOccurrencesEv" title='llvm::cl::Option::getNumOccurrences' data-ref="_ZNK4llvm2cl6Option17getNumOccurrencesEv">getNumOccurrences</a>() &gt; <var>0</var>) {</td></tr>
<tr><th id="2785">2785</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::RegionPolicy" title='llvm::GenericScheduler::RegionPolicy' data-ref="llvm::GenericScheduler::RegionPolicy">RegionPolicy</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedPolicy::OnlyTopDown" title='llvm::MachineSchedPolicy::OnlyTopDown' data-ref="llvm::MachineSchedPolicy::OnlyTopDown">OnlyTopDown</a> = <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ForceTopDown" title='llvm::ForceTopDown' data-ref="llvm::ForceTopDown">ForceTopDown</a>;</td></tr>
<tr><th id="2786">2786</th><td>    <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::RegionPolicy" title='llvm::GenericScheduler::RegionPolicy' data-ref="llvm::GenericScheduler::RegionPolicy">RegionPolicy</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedPolicy::OnlyTopDown" title='llvm::MachineSchedPolicy::OnlyTopDown' data-ref="llvm::MachineSchedPolicy::OnlyTopDown">OnlyTopDown</a>)</td></tr>
<tr><th id="2787">2787</th><td>      <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::RegionPolicy" title='llvm::GenericScheduler::RegionPolicy' data-ref="llvm::GenericScheduler::RegionPolicy">RegionPolicy</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedPolicy::OnlyBottomUp" title='llvm::MachineSchedPolicy::OnlyBottomUp' data-ref="llvm::MachineSchedPolicy::OnlyBottomUp">OnlyBottomUp</a> = <b>false</b>;</td></tr>
<tr><th id="2788">2788</th><td>  }</td></tr>
<tr><th id="2789">2789</th><td>}</td></tr>
<tr><th id="2790">2790</th><td></td></tr>
<tr><th id="2791">2791</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler" title='llvm::GenericScheduler' data-ref="llvm::GenericScheduler">GenericScheduler</a>::<dfn class="virtual decl def" id="_ZNK4llvm16GenericScheduler10dumpPolicyEv" title='llvm::GenericScheduler::dumpPolicy' data-ref="_ZNK4llvm16GenericScheduler10dumpPolicyEv">dumpPolicy</dfn>() <em>const</em> {</td></tr>
<tr><th id="2792">2792</th><td>  <i>// Cannot completely remove virtual function even in release mode.</i></td></tr>
<tr><th id="2793">2793</th><td><u>#<span data-ppcond="2793">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="2794">2794</th><td>  <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"GenericScheduler RegionPolicy: "</q></td></tr>
<tr><th id="2795">2795</th><td>         <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" ShouldTrackPressure="</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::RegionPolicy" title='llvm::GenericScheduler::RegionPolicy' data-ref="llvm::GenericScheduler::RegionPolicy">RegionPolicy</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedPolicy::ShouldTrackPressure" title='llvm::MachineSchedPolicy::ShouldTrackPressure' data-ref="llvm::MachineSchedPolicy::ShouldTrackPressure">ShouldTrackPressure</a></td></tr>
<tr><th id="2796">2796</th><td>         <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" OnlyTopDown="</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::RegionPolicy" title='llvm::GenericScheduler::RegionPolicy' data-ref="llvm::GenericScheduler::RegionPolicy">RegionPolicy</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedPolicy::OnlyTopDown" title='llvm::MachineSchedPolicy::OnlyTopDown' data-ref="llvm::MachineSchedPolicy::OnlyTopDown">OnlyTopDown</a></td></tr>
<tr><th id="2797">2797</th><td>         <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" OnlyBottomUp="</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::RegionPolicy" title='llvm::GenericScheduler::RegionPolicy' data-ref="llvm::GenericScheduler::RegionPolicy">RegionPolicy</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedPolicy::OnlyBottomUp" title='llvm::MachineSchedPolicy::OnlyBottomUp' data-ref="llvm::MachineSchedPolicy::OnlyBottomUp">OnlyBottomUp</a></td></tr>
<tr><th id="2798">2798</th><td>         <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="2799">2799</th><td><u>#<span data-ppcond="2793">endif</span></u></td></tr>
<tr><th id="2800">2800</th><td>}</td></tr>
<tr><th id="2801">2801</th><td></td></tr>
<tr><th id="2802">2802</th><td><i class="doc">/// Set IsAcyclicLatencyLimited if the acyclic path is longer than the cyclic</i></td></tr>
<tr><th id="2803">2803</th><td><i class="doc">/// critical path by more cycles than it takes to drain the instruction buffer.</i></td></tr>
<tr><th id="2804">2804</th><td><i class="doc">/// We estimate an upper bounds on in-flight instructions as:</i></td></tr>
<tr><th id="2805">2805</th><td><i class="doc">///</i></td></tr>
<tr><th id="2806">2806</th><td><i class="doc">/// CyclesPerIteration = max( CyclicPath, Loop-Resource-Height )</i></td></tr>
<tr><th id="2807">2807</th><td><i class="doc">/// InFlightIterations = AcyclicPath / CyclesPerIteration</i></td></tr>
<tr><th id="2808">2808</th><td><i class="doc">/// InFlightResources = InFlightIterations * LoopResources</i></td></tr>
<tr><th id="2809">2809</th><td><i class="doc">///</i></td></tr>
<tr><th id="2810">2810</th><td><i class="doc">/// TODO: Check execution resources in addition to IssueCount.</i></td></tr>
<tr><th id="2811">2811</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler" title='llvm::GenericScheduler' data-ref="llvm::GenericScheduler">GenericScheduler</a>::<dfn class="decl def" id="_ZN4llvm16GenericScheduler19checkAcyclicLatencyEv" title='llvm::GenericScheduler::checkAcyclicLatency' data-ref="_ZN4llvm16GenericScheduler19checkAcyclicLatencyEv">checkAcyclicLatency</dfn>() {</td></tr>
<tr><th id="2812">2812</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::Rem" title='llvm::GenericSchedulerBase::Rem' data-ref="llvm::GenericSchedulerBase::Rem">Rem</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedRemainder::CyclicCritPath" title='llvm::SchedRemainder::CyclicCritPath' data-ref="llvm::SchedRemainder::CyclicCritPath">CyclicCritPath</a> == <var>0</var> || <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::Rem" title='llvm::GenericSchedulerBase::Rem' data-ref="llvm::GenericSchedulerBase::Rem">Rem</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedRemainder::CyclicCritPath" title='llvm::SchedRemainder::CyclicCritPath' data-ref="llvm::SchedRemainder::CyclicCritPath">CyclicCritPath</a> &gt;= <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::Rem" title='llvm::GenericSchedulerBase::Rem' data-ref="llvm::GenericSchedulerBase::Rem">Rem</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedRemainder::CriticalPath" title='llvm::SchedRemainder::CriticalPath' data-ref="llvm::SchedRemainder::CriticalPath">CriticalPath</a>)</td></tr>
<tr><th id="2813">2813</th><td>    <b>return</b>;</td></tr>
<tr><th id="2814">2814</th><td></td></tr>
<tr><th id="2815">2815</th><td>  <i>// Scaled number of cycles per loop iteration.</i></td></tr>
<tr><th id="2816">2816</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="594IterCount" title='IterCount' data-type='unsigned int' data-ref="594IterCount">IterCount</dfn> =</td></tr>
<tr><th id="2817">2817</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::Rem" title='llvm::GenericSchedulerBase::Rem' data-ref="llvm::GenericSchedulerBase::Rem">Rem</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedRemainder::CyclicCritPath" title='llvm::SchedRemainder::CyclicCritPath' data-ref="llvm::SchedRemainder::CyclicCritPath">CyclicCritPath</a> * <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedModel" title='llvm::GenericSchedulerBase::SchedModel' data-ref="llvm::GenericSchedulerBase::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel16getLatencyFactorEv" title='llvm::TargetSchedModel::getLatencyFactor' data-ref="_ZNK4llvm16TargetSchedModel16getLatencyFactorEv">getLatencyFactor</a>(),</td></tr>
<tr><th id="2818">2818</th><td>             <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::Rem" title='llvm::GenericSchedulerBase::Rem' data-ref="llvm::GenericSchedulerBase::Rem">Rem</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedRemainder::RemIssueCount" title='llvm::SchedRemainder::RemIssueCount' data-ref="llvm::SchedRemainder::RemIssueCount">RemIssueCount</a>);</td></tr>
<tr><th id="2819">2819</th><td>  <i>// Scaled acyclic critical path.</i></td></tr>
<tr><th id="2820">2820</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="595AcyclicCount" title='AcyclicCount' data-type='unsigned int' data-ref="595AcyclicCount">AcyclicCount</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::Rem" title='llvm::GenericSchedulerBase::Rem' data-ref="llvm::GenericSchedulerBase::Rem">Rem</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedRemainder::CriticalPath" title='llvm::SchedRemainder::CriticalPath' data-ref="llvm::SchedRemainder::CriticalPath">CriticalPath</a> * <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedModel" title='llvm::GenericSchedulerBase::SchedModel' data-ref="llvm::GenericSchedulerBase::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel16getLatencyFactorEv" title='llvm::TargetSchedModel::getLatencyFactor' data-ref="_ZNK4llvm16TargetSchedModel16getLatencyFactorEv">getLatencyFactor</a>();</td></tr>
<tr><th id="2821">2821</th><td>  <i>// InFlightCount = (AcyclicPath / IterCycles) * InstrPerLoop</i></td></tr>
<tr><th id="2822">2822</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="596InFlightCount" title='InFlightCount' data-type='unsigned int' data-ref="596InFlightCount">InFlightCount</dfn> =</td></tr>
<tr><th id="2823">2823</th><td>    (<a class="local col5 ref" href="#595AcyclicCount" title='AcyclicCount' data-ref="595AcyclicCount">AcyclicCount</a> * <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::Rem" title='llvm::GenericSchedulerBase::Rem' data-ref="llvm::GenericSchedulerBase::Rem">Rem</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedRemainder::RemIssueCount" title='llvm::SchedRemainder::RemIssueCount' data-ref="llvm::SchedRemainder::RemIssueCount">RemIssueCount</a> + <a class="local col4 ref" href="#594IterCount" title='IterCount' data-ref="594IterCount">IterCount</a>-<var>1</var>) / <a class="local col4 ref" href="#594IterCount" title='IterCount' data-ref="594IterCount">IterCount</a>;</td></tr>
<tr><th id="2824">2824</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="597BufferLimit" title='BufferLimit' data-type='unsigned int' data-ref="597BufferLimit">BufferLimit</dfn> =</td></tr>
<tr><th id="2825">2825</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedModel" title='llvm::GenericSchedulerBase::SchedModel' data-ref="llvm::GenericSchedulerBase::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel20getMicroOpBufferSizeEv" title='llvm::TargetSchedModel::getMicroOpBufferSize' data-ref="_ZNK4llvm16TargetSchedModel20getMicroOpBufferSizeEv">getMicroOpBufferSize</a>() * <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedModel" title='llvm::GenericSchedulerBase::SchedModel' data-ref="llvm::GenericSchedulerBase::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel16getMicroOpFactorEv" title='llvm::TargetSchedModel::getMicroOpFactor' data-ref="_ZNK4llvm16TargetSchedModel16getMicroOpFactorEv">getMicroOpFactor</a>();</td></tr>
<tr><th id="2826">2826</th><td></td></tr>
<tr><th id="2827">2827</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::Rem" title='llvm::GenericSchedulerBase::Rem' data-ref="llvm::GenericSchedulerBase::Rem">Rem</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedRemainder::IsAcyclicLatencyLimited" title='llvm::SchedRemainder::IsAcyclicLatencyLimited' data-ref="llvm::SchedRemainder::IsAcyclicLatencyLimited">IsAcyclicLatencyLimited</a> = <a class="local col6 ref" href="#596InFlightCount" title='InFlightCount' data-ref="596InFlightCount">InFlightCount</a> &gt; <a class="local col7 ref" href="#597BufferLimit" title='BufferLimit' data-ref="597BufferLimit">BufferLimit</a>;</td></tr>
<tr><th id="2828">2828</th><td></td></tr>
<tr><th id="2829">2829</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;IssueCycles=&quot; &lt;&lt; Rem.RemIssueCount / SchedModel-&gt;getLatencyFactor() &lt;&lt; &quot;c &quot; &lt;&lt; &quot;IterCycles=&quot; &lt;&lt; IterCount / SchedModel-&gt;getLatencyFactor() &lt;&lt; &quot;c NumIters=&quot; &lt;&lt; (AcyclicCount + IterCount - 1) / IterCount &lt;&lt; &quot; InFlight=&quot; &lt;&lt; InFlightCount / SchedModel-&gt;getMicroOpFactor() &lt;&lt; &quot;m BufferLim=&quot; &lt;&lt; SchedModel-&gt;getMicroOpBufferSize() &lt;&lt; &quot;m\n&quot;; if (Rem.IsAcyclicLatencyLimited) dbgs() &lt;&lt; &quot;  ACYCLIC LATENCY LIMIT\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="2830">2830</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"IssueCycles="</q></td></tr>
<tr><th id="2831">2831</th><td>             <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::Rem" title='llvm::GenericSchedulerBase::Rem' data-ref="llvm::GenericSchedulerBase::Rem">Rem</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedRemainder::RemIssueCount" title='llvm::SchedRemainder::RemIssueCount' data-ref="llvm::SchedRemainder::RemIssueCount">RemIssueCount</a> / <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedModel" title='llvm::GenericSchedulerBase::SchedModel' data-ref="llvm::GenericSchedulerBase::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel16getLatencyFactorEv" title='llvm::TargetSchedModel::getLatencyFactor' data-ref="_ZNK4llvm16TargetSchedModel16getLatencyFactorEv">getLatencyFactor</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"c "</q></td></tr>
<tr><th id="2832">2832</th><td>             <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"IterCycles="</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col4 ref" href="#594IterCount" title='IterCount' data-ref="594IterCount">IterCount</a> / <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedModel" title='llvm::GenericSchedulerBase::SchedModel' data-ref="llvm::GenericSchedulerBase::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel16getLatencyFactorEv" title='llvm::TargetSchedModel::getLatencyFactor' data-ref="_ZNK4llvm16TargetSchedModel16getLatencyFactorEv">getLatencyFactor</a>()</td></tr>
<tr><th id="2833">2833</th><td>             <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"c NumIters="</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> (<a class="local col5 ref" href="#595AcyclicCount" title='AcyclicCount' data-ref="595AcyclicCount">AcyclicCount</a> + <a class="local col4 ref" href="#594IterCount" title='IterCount' data-ref="594IterCount">IterCount</a> - <var>1</var>) / <a class="local col4 ref" href="#594IterCount" title='IterCount' data-ref="594IterCount">IterCount</a></td></tr>
<tr><th id="2834">2834</th><td>             <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" InFlight="</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col6 ref" href="#596InFlightCount" title='InFlightCount' data-ref="596InFlightCount">InFlightCount</a> / <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedModel" title='llvm::GenericSchedulerBase::SchedModel' data-ref="llvm::GenericSchedulerBase::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel16getMicroOpFactorEv" title='llvm::TargetSchedModel::getMicroOpFactor' data-ref="_ZNK4llvm16TargetSchedModel16getMicroOpFactorEv">getMicroOpFactor</a>()</td></tr>
<tr><th id="2835">2835</th><td>             <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"m BufferLim="</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedModel" title='llvm::GenericSchedulerBase::SchedModel' data-ref="llvm::GenericSchedulerBase::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel20getMicroOpBufferSizeEv" title='llvm::TargetSchedModel::getMicroOpBufferSize' data-ref="_ZNK4llvm16TargetSchedModel20getMicroOpBufferSizeEv">getMicroOpBufferSize</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"m\n"</q>;</td></tr>
<tr><th id="2836">2836</th><td>      <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::Rem" title='llvm::GenericSchedulerBase::Rem' data-ref="llvm::GenericSchedulerBase::Rem">Rem</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedRemainder::IsAcyclicLatencyLimited" title='llvm::SchedRemainder::IsAcyclicLatencyLimited' data-ref="llvm::SchedRemainder::IsAcyclicLatencyLimited">IsAcyclicLatencyLimited</a>) <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  ACYCLIC LATENCY LIMIT\n"</q>);</td></tr>
<tr><th id="2837">2837</th><td>}</td></tr>
<tr><th id="2838">2838</th><td></td></tr>
<tr><th id="2839">2839</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler" title='llvm::GenericScheduler' data-ref="llvm::GenericScheduler">GenericScheduler</a>::<dfn class="virtual decl def" id="_ZN4llvm16GenericScheduler13registerRootsEv" title='llvm::GenericScheduler::registerRoots' data-ref="_ZN4llvm16GenericScheduler13registerRootsEv">registerRoots</dfn>() {</td></tr>
<tr><th id="2840">2840</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::Rem" title='llvm::GenericSchedulerBase::Rem' data-ref="llvm::GenericSchedulerBase::Rem">Rem</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedRemainder::CriticalPath" title='llvm::SchedRemainder::CriticalPath' data-ref="llvm::SchedRemainder::CriticalPath">CriticalPath</a> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::ExitSU" title='llvm::ScheduleDAG::ExitSU' data-ref="llvm::ScheduleDAG::ExitSU">ExitSU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>();</td></tr>
<tr><th id="2841">2841</th><td></td></tr>
<tr><th id="2842">2842</th><td>  <i>// Some roots may not feed into ExitSU. Check all of them in case.</i></td></tr>
<tr><th id="2843">2843</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="598SU" title='SU' data-type='const llvm::SUnit *' data-ref="598SU">SU</dfn> : <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Bot" title='llvm::GenericScheduler::Bot' data-ref="llvm::GenericScheduler::Bot">Bot</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Available" title='llvm::SchedBoundary::Available' data-ref="llvm::SchedBoundary::Available">Available</a>) {</td></tr>
<tr><th id="2844">2844</th><td>    <b>if</b> (<a class="local col8 ref" href="#598SU" title='SU' data-ref="598SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>() &gt; <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::Rem" title='llvm::GenericSchedulerBase::Rem' data-ref="llvm::GenericSchedulerBase::Rem">Rem</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedRemainder::CriticalPath" title='llvm::SchedRemainder::CriticalPath' data-ref="llvm::SchedRemainder::CriticalPath">CriticalPath</a>)</td></tr>
<tr><th id="2845">2845</th><td>      <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::Rem" title='llvm::GenericSchedulerBase::Rem' data-ref="llvm::GenericSchedulerBase::Rem">Rem</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedRemainder::CriticalPath" title='llvm::SchedRemainder::CriticalPath' data-ref="llvm::SchedRemainder::CriticalPath">CriticalPath</a> = <a class="local col8 ref" href="#598SU" title='SU' data-ref="598SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>();</td></tr>
<tr><th id="2846">2846</th><td>  }</td></tr>
<tr><th id="2847">2847</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Critical Path(GS-RR ): &quot; &lt;&lt; Rem.CriticalPath &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Critical Path(GS-RR ): "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::Rem" title='llvm::GenericSchedulerBase::Rem' data-ref="llvm::GenericSchedulerBase::Rem">Rem</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedRemainder::CriticalPath" title='llvm::SchedRemainder::CriticalPath' data-ref="llvm::SchedRemainder::CriticalPath">CriticalPath</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="2848">2848</th><td>  <b>if</b> (<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="ref" href="#llvm::DumpCriticalPathLength" title='llvm::DumpCriticalPathLength' data-ref="llvm::DumpCriticalPathLength">DumpCriticalPathLength</a>) {</td></tr>
<tr><th id="2849">2849</th><td>    <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Critical Path(GS-RR ): "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::Rem" title='llvm::GenericSchedulerBase::Rem' data-ref="llvm::GenericSchedulerBase::Rem">Rem</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedRemainder::CriticalPath" title='llvm::SchedRemainder::CriticalPath' data-ref="llvm::SchedRemainder::CriticalPath">CriticalPath</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" \n"</q>;</td></tr>
<tr><th id="2850">2850</th><td>  }</td></tr>
<tr><th id="2851">2851</th><td></td></tr>
<tr><th id="2852">2852</th><td>  <b>if</b> (<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableCyclicPath" title='EnableCyclicPath' data-use='m' data-ref="EnableCyclicPath">EnableCyclicPath</a> &amp;&amp; <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedModel" title='llvm::GenericSchedulerBase::SchedModel' data-ref="llvm::GenericSchedulerBase::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel20getMicroOpBufferSizeEv" title='llvm::TargetSchedModel::getMicroOpBufferSize' data-ref="_ZNK4llvm16TargetSchedModel20getMicroOpBufferSizeEv">getMicroOpBufferSize</a>() &gt; <var>0</var>) {</td></tr>
<tr><th id="2853">2853</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::Rem" title='llvm::GenericSchedulerBase::Rem' data-ref="llvm::GenericSchedulerBase::Rem">Rem</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedRemainder::CyclicCritPath" title='llvm::SchedRemainder::CyclicCritPath' data-ref="llvm::SchedRemainder::CyclicCritPath">CyclicCritPath</a> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="#_ZN4llvm17ScheduleDAGMILive25computeCyclicCriticalPathEv" title='llvm::ScheduleDAGMILive::computeCyclicCriticalPath' data-ref="_ZN4llvm17ScheduleDAGMILive25computeCyclicCriticalPathEv">computeCyclicCriticalPath</a>();</td></tr>
<tr><th id="2854">2854</th><td>    <a class="member" href="#_ZN4llvm16GenericScheduler19checkAcyclicLatencyEv" title='llvm::GenericScheduler::checkAcyclicLatency' data-ref="_ZN4llvm16GenericScheduler19checkAcyclicLatencyEv">checkAcyclicLatency</a>();</td></tr>
<tr><th id="2855">2855</th><td>  }</td></tr>
<tr><th id="2856">2856</th><td>}</td></tr>
<tr><th id="2857">2857</th><td></td></tr>
<tr><th id="2858">2858</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="2859">2859</th><td><em>bool</em> <dfn class="decl def" id="_ZN4llvm11tryPressureERKNS_14PressureChangeES2_RNS_20GenericSchedulerBase14SchedCandidateES5_NS3_10CandReasonEPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::tryPressure' data-ref="_ZN4llvm11tryPressureERKNS_14PressureChangeES2_RNS_20GenericSchedulerBase14SchedCandidateES5_NS3_10CandReasonEPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">tryPressure</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a> &amp;<dfn class="local col9 decl" id="599TryP" title='TryP' data-type='const llvm::PressureChange &amp;' data-ref="599TryP">TryP</dfn>,</td></tr>
<tr><th id="2860">2860</th><td>                 <em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a> &amp;<dfn class="local col0 decl" id="600CandP" title='CandP' data-type='const llvm::PressureChange &amp;' data-ref="600CandP">CandP</dfn>,</td></tr>
<tr><th id="2861">2861</th><td>                 <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase" title='llvm::GenericSchedulerBase' data-ref="llvm::GenericSchedulerBase">GenericSchedulerBase</a>::<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col1 decl" id="601TryCand" title='TryCand' data-type='GenericSchedulerBase::SchedCandidate &amp;' data-ref="601TryCand">TryCand</dfn>,</td></tr>
<tr><th id="2862">2862</th><td>                 <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase" title='llvm::GenericSchedulerBase' data-ref="llvm::GenericSchedulerBase">GenericSchedulerBase</a>::<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col2 decl" id="602Cand" title='Cand' data-type='GenericSchedulerBase::SchedCandidate &amp;' data-ref="602Cand">Cand</dfn>,</td></tr>
<tr><th id="2863">2863</th><td>                 <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase" title='llvm::GenericSchedulerBase' data-ref="llvm::GenericSchedulerBase">GenericSchedulerBase</a>::<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason" title='llvm::GenericSchedulerBase::CandReason' data-ref="llvm::GenericSchedulerBase::CandReason">CandReason</a> <dfn class="local col3 decl" id="603Reason" title='Reason' data-type='GenericSchedulerBase::CandReason' data-ref="603Reason">Reason</dfn>,</td></tr>
<tr><th id="2864">2864</th><td>                 <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col4 decl" id="604TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="604TRI">TRI</dfn>,</td></tr>
<tr><th id="2865">2865</th><td>                 <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="605MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="605MF">MF</dfn>) {</td></tr>
<tr><th id="2866">2866</th><td>  <i>// If one candidate decreases and the other increases, go with it.</i></td></tr>
<tr><th id="2867">2867</th><td><i>  // Invalid candidates have UnitInc==0.</i></td></tr>
<tr><th id="2868">2868</th><td>  <b>if</b> (<a class="ref" href="#_ZN4llvm10tryGreaterEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE" title='llvm::tryGreater' data-ref="_ZN4llvm10tryGreaterEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE">tryGreater</a>(<a class="local col9 ref" href="#599TryP" title='TryP' data-ref="599TryP">TryP</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange10getUnitIncEv" title='llvm::PressureChange::getUnitInc' data-ref="_ZNK4llvm14PressureChange10getUnitIncEv">getUnitInc</a>() &lt; <var>0</var>, <a class="local col0 ref" href="#600CandP" title='CandP' data-ref="600CandP">CandP</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange10getUnitIncEv" title='llvm::PressureChange::getUnitInc' data-ref="_ZNK4llvm14PressureChange10getUnitIncEv">getUnitInc</a>() &lt; <var>0</var>, <span class='refarg'><a class="local col1 ref" href="#601TryCand" title='TryCand' data-ref="601TryCand">TryCand</a></span>, <span class='refarg'><a class="local col2 ref" href="#602Cand" title='Cand' data-ref="602Cand">Cand</a></span>,</td></tr>
<tr><th id="2869">2869</th><td>                 <a class="local col3 ref" href="#603Reason" title='Reason' data-ref="603Reason">Reason</a>)) {</td></tr>
<tr><th id="2870">2870</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2871">2871</th><td>  }</td></tr>
<tr><th id="2872">2872</th><td>  <i>// Do not compare the magnitude of pressure changes between top and bottom</i></td></tr>
<tr><th id="2873">2873</th><td><i>  // boundary.</i></td></tr>
<tr><th id="2874">2874</th><td>  <b>if</b> (<a class="local col2 ref" href="#602Cand" title='Cand' data-ref="602Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::AtTop" title='llvm::GenericSchedulerBase::SchedCandidate::AtTop' data-ref="llvm::GenericSchedulerBase::SchedCandidate::AtTop">AtTop</a> != <a class="local col1 ref" href="#601TryCand" title='TryCand' data-ref="601TryCand">TryCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::AtTop" title='llvm::GenericSchedulerBase::SchedCandidate::AtTop' data-ref="llvm::GenericSchedulerBase::SchedCandidate::AtTop">AtTop</a>)</td></tr>
<tr><th id="2875">2875</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2876">2876</th><td></td></tr>
<tr><th id="2877">2877</th><td>  <i>// If both candidates affect the same set in the same boundary, go with the</i></td></tr>
<tr><th id="2878">2878</th><td><i>  // smallest increase.</i></td></tr>
<tr><th id="2879">2879</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="606TryPSet" title='TryPSet' data-type='unsigned int' data-ref="606TryPSet">TryPSet</dfn> = <a class="local col9 ref" href="#599TryP" title='TryP' data-ref="599TryP">TryP</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange12getPSetOrMaxEv" title='llvm::PressureChange::getPSetOrMax' data-ref="_ZNK4llvm14PressureChange12getPSetOrMaxEv">getPSetOrMax</a>();</td></tr>
<tr><th id="2880">2880</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="607CandPSet" title='CandPSet' data-type='unsigned int' data-ref="607CandPSet">CandPSet</dfn> = <a class="local col0 ref" href="#600CandP" title='CandP' data-ref="600CandP">CandP</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange12getPSetOrMaxEv" title='llvm::PressureChange::getPSetOrMax' data-ref="_ZNK4llvm14PressureChange12getPSetOrMaxEv">getPSetOrMax</a>();</td></tr>
<tr><th id="2881">2881</th><td>  <b>if</b> (<a class="local col6 ref" href="#606TryPSet" title='TryPSet' data-ref="606TryPSet">TryPSet</a> == <a class="local col7 ref" href="#607CandPSet" title='CandPSet' data-ref="607CandPSet">CandPSet</a>) {</td></tr>
<tr><th id="2882">2882</th><td>    <b>return</b> <a class="ref" href="#_ZN4llvm7tryLessEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE" title='llvm::tryLess' data-ref="_ZN4llvm7tryLessEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE">tryLess</a>(<a class="local col9 ref" href="#599TryP" title='TryP' data-ref="599TryP">TryP</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange10getUnitIncEv" title='llvm::PressureChange::getUnitInc' data-ref="_ZNK4llvm14PressureChange10getUnitIncEv">getUnitInc</a>(), <a class="local col0 ref" href="#600CandP" title='CandP' data-ref="600CandP">CandP</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange10getUnitIncEv" title='llvm::PressureChange::getUnitInc' data-ref="_ZNK4llvm14PressureChange10getUnitIncEv">getUnitInc</a>(), <span class='refarg'><a class="local col1 ref" href="#601TryCand" title='TryCand' data-ref="601TryCand">TryCand</a></span>, <span class='refarg'><a class="local col2 ref" href="#602Cand" title='Cand' data-ref="602Cand">Cand</a></span>,</td></tr>
<tr><th id="2883">2883</th><td>                   <a class="local col3 ref" href="#603Reason" title='Reason' data-ref="603Reason">Reason</a>);</td></tr>
<tr><th id="2884">2884</th><td>  }</td></tr>
<tr><th id="2885">2885</th><td></td></tr>
<tr><th id="2886">2886</th><td>  <em>int</em> <dfn class="local col8 decl" id="608TryRank" title='TryRank' data-type='int' data-ref="608TryRank">TryRank</dfn> = <a class="local col9 ref" href="#599TryP" title='TryP' data-ref="599TryP">TryP</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7isValidEv" title='llvm::PressureChange::isValid' data-ref="_ZNK4llvm14PressureChange7isValidEv">isValid</a>() ? <a class="local col4 ref" href="#604TRI" title='TRI' data-ref="604TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getRegPressureSetScoreERKNS_15MachineFunctionEj" title='llvm::TargetRegisterInfo::getRegPressureSetScore' data-ref="_ZNK4llvm18TargetRegisterInfo22getRegPressureSetScoreERKNS_15MachineFunctionEj">getRegPressureSetScore</a>(<a class="local col5 ref" href="#605MF" title='MF' data-ref="605MF">MF</a>, <a class="local col6 ref" href="#606TryPSet" title='TryPSet' data-ref="606TryPSet">TryPSet</a>) :</td></tr>
<tr><th id="2887">2887</th><td>                                 <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>int</em>&gt;::<a class="ref" href="../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIiE3maxEv" title='std::numeric_limits&lt;int&gt;::max' data-ref="_ZNSt14numeric_limitsIiE3maxEv">max</a>();</td></tr>
<tr><th id="2888">2888</th><td></td></tr>
<tr><th id="2889">2889</th><td>  <em>int</em> <dfn class="local col9 decl" id="609CandRank" title='CandRank' data-type='int' data-ref="609CandRank">CandRank</dfn> = <a class="local col0 ref" href="#600CandP" title='CandP' data-ref="600CandP">CandP</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7isValidEv" title='llvm::PressureChange::isValid' data-ref="_ZNK4llvm14PressureChange7isValidEv">isValid</a>() ? <a class="local col4 ref" href="#604TRI" title='TRI' data-ref="604TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getRegPressureSetScoreERKNS_15MachineFunctionEj" title='llvm::TargetRegisterInfo::getRegPressureSetScore' data-ref="_ZNK4llvm18TargetRegisterInfo22getRegPressureSetScoreERKNS_15MachineFunctionEj">getRegPressureSetScore</a>(<a class="local col5 ref" href="#605MF" title='MF' data-ref="605MF">MF</a>, <a class="local col7 ref" href="#607CandPSet" title='CandPSet' data-ref="607CandPSet">CandPSet</a>) :</td></tr>
<tr><th id="2890">2890</th><td>                                   <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>int</em>&gt;::<a class="ref" href="../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIiE3maxEv" title='std::numeric_limits&lt;int&gt;::max' data-ref="_ZNSt14numeric_limitsIiE3maxEv">max</a>();</td></tr>
<tr><th id="2891">2891</th><td></td></tr>
<tr><th id="2892">2892</th><td>  <i>// If the candidates are decreasing pressure, reverse priority.</i></td></tr>
<tr><th id="2893">2893</th><td>  <b>if</b> (<a class="local col9 ref" href="#599TryP" title='TryP' data-ref="599TryP">TryP</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange10getUnitIncEv" title='llvm::PressureChange::getUnitInc' data-ref="_ZNK4llvm14PressureChange10getUnitIncEv">getUnitInc</a>() &lt; <var>0</var>)</td></tr>
<tr><th id="2894">2894</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col8 ref" href="#608TryRank" title='TryRank' data-ref="608TryRank">TryRank</a></span>, <span class='refarg'><a class="local col9 ref" href="#609CandRank" title='CandRank' data-ref="609CandRank">CandRank</a></span>);</td></tr>
<tr><th id="2895">2895</th><td>  <b>return</b> <a class="ref" href="#_ZN4llvm10tryGreaterEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE" title='llvm::tryGreater' data-ref="_ZN4llvm10tryGreaterEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE">tryGreater</a>(<a class="local col8 ref" href="#608TryRank" title='TryRank' data-ref="608TryRank">TryRank</a>, <a class="local col9 ref" href="#609CandRank" title='CandRank' data-ref="609CandRank">CandRank</a>, <span class='refarg'><a class="local col1 ref" href="#601TryCand" title='TryCand' data-ref="601TryCand">TryCand</a></span>, <span class='refarg'><a class="local col2 ref" href="#602Cand" title='Cand' data-ref="602Cand">Cand</a></span>, <a class="local col3 ref" href="#603Reason" title='Reason' data-ref="603Reason">Reason</a>);</td></tr>
<tr><th id="2896">2896</th><td>}</td></tr>
<tr><th id="2897">2897</th><td></td></tr>
<tr><th id="2898">2898</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm11getWeakLeftEPKNS_5SUnitEb" title='llvm::getWeakLeft' data-ref="_ZN4llvm11getWeakLeftEPKNS_5SUnitEb">getWeakLeft</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="610SU" title='SU' data-type='const llvm::SUnit *' data-ref="610SU">SU</dfn>, <em>bool</em> <dfn class="local col1 decl" id="611isTop" title='isTop' data-type='bool' data-ref="611isTop">isTop</dfn>) {</td></tr>
<tr><th id="2899">2899</th><td>  <b>return</b> (<a class="local col1 ref" href="#611isTop" title='isTop' data-ref="611isTop">isTop</a>) ? <a class="local col0 ref" href="#610SU" title='SU' data-ref="610SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::WeakPredsLeft" title='llvm::SUnit::WeakPredsLeft' data-ref="llvm::SUnit::WeakPredsLeft">WeakPredsLeft</a> : <a class="local col0 ref" href="#610SU" title='SU' data-ref="610SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::WeakSuccsLeft" title='llvm::SUnit::WeakSuccsLeft' data-ref="llvm::SUnit::WeakSuccsLeft">WeakSuccsLeft</a>;</td></tr>
<tr><th id="2900">2900</th><td>}</td></tr>
<tr><th id="2901">2901</th><td></td></tr>
<tr><th id="2902">2902</th><td><i class="doc">/// Minimize physical register live ranges. Regalloc wants them adjacent to</i></td></tr>
<tr><th id="2903">2903</th><td><i class="doc">/// their physreg def/use.</i></td></tr>
<tr><th id="2904">2904</th><td><i class="doc">///</i></td></tr>
<tr><th id="2905">2905</th><td><i class="doc">/// FIXME: This is an unnecessary check on the critical path. Most are root/leaf</i></td></tr>
<tr><th id="2906">2906</th><td><i class="doc">/// copies which can be prescheduled. The rest (e.g. x86 MUL) could be bundled</i></td></tr>
<tr><th id="2907">2907</th><td><i class="doc">/// with the operation that produces or consumes the physreg. We'll do this when</i></td></tr>
<tr><th id="2908">2908</th><td><i class="doc">/// regalloc has support for parallel copies.</i></td></tr>
<tr><th id="2909">2909</th><td><em>int</em> <dfn class="decl def" id="_ZN4llvm11biasPhysRegEPKNS_5SUnitEb" title='llvm::biasPhysReg' data-ref="_ZN4llvm11biasPhysRegEPKNS_5SUnitEb">biasPhysReg</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="612SU" title='SU' data-type='const llvm::SUnit *' data-ref="612SU">SU</dfn>, <em>bool</em> <dfn class="local col3 decl" id="613isTop" title='isTop' data-type='bool' data-ref="613isTop">isTop</dfn>) {</td></tr>
<tr><th id="2910">2910</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="614MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="614MI">MI</dfn> = <a class="local col2 ref" href="#612SU" title='SU' data-ref="612SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="2911">2911</th><td></td></tr>
<tr><th id="2912">2912</th><td>  <b>if</b> (<a class="local col4 ref" href="#614MI" title='MI' data-ref="614MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>()) {</td></tr>
<tr><th id="2913">2913</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="615ScheduledOper" title='ScheduledOper' data-type='unsigned int' data-ref="615ScheduledOper">ScheduledOper</dfn> = <a class="local col3 ref" href="#613isTop" title='isTop' data-ref="613isTop">isTop</a> ? <var>1</var> : <var>0</var>;</td></tr>
<tr><th id="2914">2914</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="616UnscheduledOper" title='UnscheduledOper' data-type='unsigned int' data-ref="616UnscheduledOper">UnscheduledOper</dfn> = <a class="local col3 ref" href="#613isTop" title='isTop' data-ref="613isTop">isTop</a> ? <var>0</var> : <var>1</var>;</td></tr>
<tr><th id="2915">2915</th><td>    <i>// If we have already scheduled the physreg produce/consumer, immediately</i></td></tr>
<tr><th id="2916">2916</th><td><i>    // schedule the copy.</i></td></tr>
<tr><th id="2917">2917</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(</td></tr>
<tr><th id="2918">2918</th><td>            <a class="local col4 ref" href="#614MI" title='MI' data-ref="614MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#615ScheduledOper" title='ScheduledOper' data-ref="615ScheduledOper">ScheduledOper</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="2919">2919</th><td>      <b>return</b> <var>1</var>;</td></tr>
<tr><th id="2920">2920</th><td>    <i>// If the physreg is at the boundary, defer it. Otherwise schedule it</i></td></tr>
<tr><th id="2921">2921</th><td><i>    // immediately to free the dependent. We can hoist the copy later.</i></td></tr>
<tr><th id="2922">2922</th><td>    <em>bool</em> <dfn class="local col7 decl" id="617AtBoundary" title='AtBoundary' data-type='bool' data-ref="617AtBoundary">AtBoundary</dfn> = <a class="local col3 ref" href="#613isTop" title='isTop' data-ref="613isTop">isTop</a> ? !<a class="local col2 ref" href="#612SU" title='SU' data-ref="612SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumSuccsLeft" title='llvm::SUnit::NumSuccsLeft' data-ref="llvm::SUnit::NumSuccsLeft">NumSuccsLeft</a> : !<a class="local col2 ref" href="#612SU" title='SU' data-ref="612SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumPredsLeft" title='llvm::SUnit::NumPredsLeft' data-ref="llvm::SUnit::NumPredsLeft">NumPredsLeft</a>;</td></tr>
<tr><th id="2923">2923</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(</td></tr>
<tr><th id="2924">2924</th><td>            <a class="local col4 ref" href="#614MI" title='MI' data-ref="614MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#616UnscheduledOper" title='UnscheduledOper' data-ref="616UnscheduledOper">UnscheduledOper</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="2925">2925</th><td>      <b>return</b> <a class="local col7 ref" href="#617AtBoundary" title='AtBoundary' data-ref="617AtBoundary">AtBoundary</a> ? -<var>1</var> : <var>1</var>;</td></tr>
<tr><th id="2926">2926</th><td>  }</td></tr>
<tr><th id="2927">2927</th><td></td></tr>
<tr><th id="2928">2928</th><td>  <b>if</b> (<a class="local col4 ref" href="#614MI" title='MI' data-ref="614MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE" title='llvm::MachineInstr::isMoveImmediate' data-ref="_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE">isMoveImmediate</a>()) {</td></tr>
<tr><th id="2929">2929</th><td>    <i>// If we have a move immediate and all successors have been assigned, bias</i></td></tr>
<tr><th id="2930">2930</th><td><i>    // towards scheduling this later. Make sure all register defs are to</i></td></tr>
<tr><th id="2931">2931</th><td><i>    // physical registers.</i></td></tr>
<tr><th id="2932">2932</th><td>    <em>bool</em> <dfn class="local col8 decl" id="618DoBias" title='DoBias' data-type='bool' data-ref="618DoBias">DoBias</dfn> = <b>true</b>;</td></tr>
<tr><th id="2933">2933</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="619Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="619Op">Op</dfn> : <a class="local col4 ref" href="#614MI" title='MI' data-ref="614MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4defsEv" title='llvm::MachineInstr::defs' data-ref="_ZNK4llvm12MachineInstr4defsEv">defs</a>()) {</td></tr>
<tr><th id="2934">2934</th><td>      <b>if</b> (<a class="local col9 ref" href="#619Op" title='Op' data-ref="619Op">Op</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; !<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col9 ref" href="#619Op" title='Op' data-ref="619Op">Op</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="2935">2935</th><td>        <a class="local col8 ref" href="#618DoBias" title='DoBias' data-ref="618DoBias">DoBias</a> = <b>false</b>;</td></tr>
<tr><th id="2936">2936</th><td>        <b>break</b>;</td></tr>
<tr><th id="2937">2937</th><td>      }</td></tr>
<tr><th id="2938">2938</th><td>    }</td></tr>
<tr><th id="2939">2939</th><td></td></tr>
<tr><th id="2940">2940</th><td>    <b>if</b> (<a class="local col8 ref" href="#618DoBias" title='DoBias' data-ref="618DoBias">DoBias</a>)</td></tr>
<tr><th id="2941">2941</th><td>      <b>return</b> <a class="local col3 ref" href="#613isTop" title='isTop' data-ref="613isTop">isTop</a> ? -<var>1</var> : <var>1</var>;</td></tr>
<tr><th id="2942">2942</th><td>  }</td></tr>
<tr><th id="2943">2943</th><td></td></tr>
<tr><th id="2944">2944</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2945">2945</th><td>}</td></tr>
<tr><th id="2946">2946</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="2947">2947</th><td></td></tr>
<tr><th id="2948">2948</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler" title='llvm::GenericScheduler' data-ref="llvm::GenericScheduler">GenericScheduler</a>::<dfn class="decl def" id="_ZN4llvm16GenericScheduler13initCandidateERNS_20GenericSchedulerBase14SchedCandidateEPNS_5SUnitEbRKNS_18RegPressureTrackerERS6_" title='llvm::GenericScheduler::initCandidate' data-ref="_ZN4llvm16GenericScheduler13initCandidateERNS_20GenericSchedulerBase14SchedCandidateEPNS_5SUnitEbRKNS_18RegPressureTrackerERS6_">initCandidate</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col0 decl" id="620Cand" title='Cand' data-type='llvm::GenericSchedulerBase::SchedCandidate &amp;' data-ref="620Cand">Cand</dfn>, <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="621SU" title='SU' data-type='llvm::SUnit *' data-ref="621SU">SU</dfn>,</td></tr>
<tr><th id="2949">2949</th><td>                                     <em>bool</em> <dfn class="local col2 decl" id="622AtTop" title='AtTop' data-type='bool' data-ref="622AtTop">AtTop</dfn>,</td></tr>
<tr><th id="2950">2950</th><td>                                     <em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a> &amp;<dfn class="local col3 decl" id="623RPTracker" title='RPTracker' data-type='const llvm::RegPressureTracker &amp;' data-ref="623RPTracker">RPTracker</dfn>,</td></tr>
<tr><th id="2951">2951</th><td>                                     <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a> &amp;<dfn class="local col4 decl" id="624TempTracker" title='TempTracker' data-type='llvm::RegPressureTracker &amp;' data-ref="624TempTracker">TempTracker</dfn>) {</td></tr>
<tr><th id="2952">2952</th><td>  <a class="local col0 ref" href="#620Cand" title='Cand' data-ref="620Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a> = <a class="local col1 ref" href="#621SU" title='SU' data-ref="621SU">SU</a>;</td></tr>
<tr><th id="2953">2953</th><td>  <a class="local col0 ref" href="#620Cand" title='Cand' data-ref="620Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::AtTop" title='llvm::GenericSchedulerBase::SchedCandidate::AtTop' data-ref="llvm::GenericSchedulerBase::SchedCandidate::AtTop">AtTop</a> = <a class="local col2 ref" href="#622AtTop" title='AtTop' data-ref="622AtTop">AtTop</a>;</td></tr>
<tr><th id="2954">2954</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm17ScheduleDAGMILive18isTrackingPressureEv" title='llvm::ScheduleDAGMILive::isTrackingPressure' data-ref="_ZNK4llvm17ScheduleDAGMILive18isTrackingPressureEv">isTrackingPressure</a>()) {</td></tr>
<tr><th id="2955">2955</th><td>    <b>if</b> (<a class="local col2 ref" href="#622AtTop" title='AtTop' data-ref="622AtTop">AtTop</a>) {</td></tr>
<tr><th id="2956">2956</th><td>      <a class="local col4 ref" href="#624TempTracker" title='TempTracker' data-ref="624TempTracker">TempTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker27getMaxDownwardPressureDeltaEPKNS_12MachineInstrERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS6_IjEE" title='llvm::RegPressureTracker::getMaxDownwardPressureDelta' data-ref="_ZN4llvm18RegPressureTracker27getMaxDownwardPressureDeltaEPKNS_12MachineInstrERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS6_IjEE">getMaxDownwardPressureDelta</a>(</td></tr>
<tr><th id="2957">2957</th><td>        <a class="local col0 ref" href="#620Cand" title='Cand' data-ref="620Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>(),</td></tr>
<tr><th id="2958">2958</th><td>        <span class='refarg'><a class="local col0 ref" href="#620Cand" title='Cand' data-ref="620Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::RPDelta" title='llvm::GenericSchedulerBase::SchedCandidate::RPDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::RPDelta">RPDelta</a></span>,</td></tr>
<tr><th id="2959">2959</th><td>        <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm17ScheduleDAGMILive22getRegionCriticalPSetsEv" title='llvm::ScheduleDAGMILive::getRegionCriticalPSets' data-ref="_ZNK4llvm17ScheduleDAGMILive22getRegionCriticalPSetsEv">getRegionCriticalPSets</a>(),</td></tr>
<tr><th id="2960">2960</th><td>        <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm17ScheduleDAGMILive14getRegPressureEv" title='llvm::ScheduleDAGMILive::getRegPressure' data-ref="_ZNK4llvm17ScheduleDAGMILive14getRegPressureEv">getRegPressure</a>().<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::MaxSetPressure" title='llvm::RegisterPressure::MaxSetPressure' data-ref="llvm::RegisterPressure::MaxSetPressure">MaxSetPressure</a>);</td></tr>
<tr><th id="2961">2961</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2962">2962</th><td>      <b>if</b> (<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#VerifyScheduling" title='VerifyScheduling' data-use='m' data-ref="VerifyScheduling">VerifyScheduling</a>) {</td></tr>
<tr><th id="2963">2963</th><td>        <a class="local col4 ref" href="#624TempTracker" title='TempTracker' data-ref="624TempTracker">TempTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker25getMaxUpwardPressureDeltaEPKNS_12MachineInstrEPNS_12PressureDiffERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS8_IjEE" title='llvm::RegPressureTracker::getMaxUpwardPressureDelta' data-ref="_ZN4llvm18RegPressureTracker25getMaxUpwardPressureDeltaEPKNS_12MachineInstrEPNS_12PressureDiffERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS8_IjEE">getMaxUpwardPressureDelta</a>(</td></tr>
<tr><th id="2964">2964</th><td>          <a class="local col0 ref" href="#620Cand" title='Cand' data-ref="620Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>(),</td></tr>
<tr><th id="2965">2965</th><td>          &amp;<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm17ScheduleDAGMILive15getPressureDiffEPKNS_5SUnitE" title='llvm::ScheduleDAGMILive::getPressureDiff' data-ref="_ZN4llvm17ScheduleDAGMILive15getPressureDiffEPKNS_5SUnitE">getPressureDiff</a>(<a class="local col0 ref" href="#620Cand" title='Cand' data-ref="620Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>),</td></tr>
<tr><th id="2966">2966</th><td>          <span class='refarg'><a class="local col0 ref" href="#620Cand" title='Cand' data-ref="620Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::RPDelta" title='llvm::GenericSchedulerBase::SchedCandidate::RPDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::RPDelta">RPDelta</a></span>,</td></tr>
<tr><th id="2967">2967</th><td>          <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm17ScheduleDAGMILive22getRegionCriticalPSetsEv" title='llvm::ScheduleDAGMILive::getRegionCriticalPSets' data-ref="_ZNK4llvm17ScheduleDAGMILive22getRegionCriticalPSetsEv">getRegionCriticalPSets</a>(),</td></tr>
<tr><th id="2968">2968</th><td>          <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm17ScheduleDAGMILive14getRegPressureEv" title='llvm::ScheduleDAGMILive::getRegPressure' data-ref="_ZNK4llvm17ScheduleDAGMILive14getRegPressureEv">getRegPressure</a>().<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::MaxSetPressure" title='llvm::RegisterPressure::MaxSetPressure' data-ref="llvm::RegisterPressure::MaxSetPressure">MaxSetPressure</a>);</td></tr>
<tr><th id="2969">2969</th><td>      } <b>else</b> {</td></tr>
<tr><th id="2970">2970</th><td>        <a class="local col3 ref" href="#623RPTracker" title='RPTracker' data-ref="623RPTracker">RPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm18RegPressureTracker22getUpwardPressureDeltaEPKNS_12MachineInstrERNS_12PressureDiffERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS8_IjEE" title='llvm::RegPressureTracker::getUpwardPressureDelta' data-ref="_ZNK4llvm18RegPressureTracker22getUpwardPressureDeltaEPKNS_12MachineInstrERNS_12PressureDiffERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS8_IjEE">getUpwardPressureDelta</a>(</td></tr>
<tr><th id="2971">2971</th><td>          <a class="local col0 ref" href="#620Cand" title='Cand' data-ref="620Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>(),</td></tr>
<tr><th id="2972">2972</th><td>          <span class='refarg'><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm17ScheduleDAGMILive15getPressureDiffEPKNS_5SUnitE" title='llvm::ScheduleDAGMILive::getPressureDiff' data-ref="_ZN4llvm17ScheduleDAGMILive15getPressureDiffEPKNS_5SUnitE">getPressureDiff</a>(<a class="local col0 ref" href="#620Cand" title='Cand' data-ref="620Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>)</span>,</td></tr>
<tr><th id="2973">2973</th><td>          <span class='refarg'><a class="local col0 ref" href="#620Cand" title='Cand' data-ref="620Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::RPDelta" title='llvm::GenericSchedulerBase::SchedCandidate::RPDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::RPDelta">RPDelta</a></span>,</td></tr>
<tr><th id="2974">2974</th><td>          <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm17ScheduleDAGMILive22getRegionCriticalPSetsEv" title='llvm::ScheduleDAGMILive::getRegionCriticalPSets' data-ref="_ZNK4llvm17ScheduleDAGMILive22getRegionCriticalPSetsEv">getRegionCriticalPSets</a>(),</td></tr>
<tr><th id="2975">2975</th><td>          <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm17ScheduleDAGMILive14getRegPressureEv" title='llvm::ScheduleDAGMILive::getRegPressure' data-ref="_ZNK4llvm17ScheduleDAGMILive14getRegPressureEv">getRegPressure</a>().<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::MaxSetPressure" title='llvm::RegisterPressure::MaxSetPressure' data-ref="llvm::RegisterPressure::MaxSetPressure">MaxSetPressure</a>);</td></tr>
<tr><th id="2976">2976</th><td>      }</td></tr>
<tr><th id="2977">2977</th><td>    }</td></tr>
<tr><th id="2978">2978</th><td>  }</td></tr>
<tr><th id="2979">2979</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { if (Cand.RPDelta.Excess.isValid()) dbgs() &lt;&lt; &quot;  Try  SU(&quot; &lt;&lt; Cand.SU-&gt;NodeNum &lt;&lt; &quot;) &quot; &lt;&lt; TRI-&gt;getRegPressureSetName(Cand.RPDelta.Excess.getPSet()) &lt;&lt; &quot;:&quot; &lt;&lt; Cand.RPDelta.Excess.getUnitInc() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<b>if</b> (<a class="local col0 ref" href="#620Cand" title='Cand' data-ref="620Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::RPDelta" title='llvm::GenericSchedulerBase::SchedCandidate::RPDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::RPDelta">RPDelta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::Excess" title='llvm::RegPressureDelta::Excess' data-ref="llvm::RegPressureDelta::Excess">Excess</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7isValidEv" title='llvm::PressureChange::isValid' data-ref="_ZNK4llvm14PressureChange7isValidEv">isValid</a>()) <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</td></tr>
<tr><th id="2980">2980</th><td>             <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Try  SU("</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col0 ref" href="#620Cand" title='Cand' data-ref="620Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") "</q></td></tr>
<tr><th id="2981">2981</th><td>             <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::TRI" title='llvm::GenericSchedulerBase::TRI' data-ref="llvm::GenericSchedulerBase::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo21getRegPressureSetNameEj" title='llvm::TargetRegisterInfo::getRegPressureSetName' data-ref="_ZNK4llvm18TargetRegisterInfo21getRegPressureSetNameEj">getRegPressureSetName</a>(<a class="local col0 ref" href="#620Cand" title='Cand' data-ref="620Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::RPDelta" title='llvm::GenericSchedulerBase::SchedCandidate::RPDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::RPDelta">RPDelta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::Excess" title='llvm::RegPressureDelta::Excess' data-ref="llvm::RegPressureDelta::Excess">Excess</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7getPSetEv" title='llvm::PressureChange::getPSet' data-ref="_ZNK4llvm14PressureChange7getPSetEv">getPSet</a>()) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":"</q></td></tr>
<tr><th id="2982">2982</th><td>             <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col0 ref" href="#620Cand" title='Cand' data-ref="620Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::RPDelta" title='llvm::GenericSchedulerBase::SchedCandidate::RPDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::RPDelta">RPDelta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::Excess" title='llvm::RegPressureDelta::Excess' data-ref="llvm::RegPressureDelta::Excess">Excess</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange10getUnitIncEv" title='llvm::PressureChange::getUnitInc' data-ref="_ZNK4llvm14PressureChange10getUnitIncEv">getUnitInc</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="2983">2983</th><td>}</td></tr>
<tr><th id="2984">2984</th><td></td></tr>
<tr><th id="2985">2985</th><td><i class="doc">/// Apply a set of heuristics to a new candidate. Heuristics are currently</i></td></tr>
<tr><th id="2986">2986</th><td><i class="doc">/// hierarchical. This may be more efficient than a graduated cost model because</i></td></tr>
<tr><th id="2987">2987</th><td><i class="doc">/// we don't need to evaluate all aspects of the model for each node in the</i></td></tr>
<tr><th id="2988">2988</th><td><i class="doc">/// queue. But it's really done to make the heuristics easier to debug and</i></td></tr>
<tr><th id="2989">2989</th><td><i class="doc">/// statistically analyze.</i></td></tr>
<tr><th id="2990">2990</th><td><i class="doc">///</i></td></tr>
<tr><th id="2991">2991</th><td><i class="doc">/// <span class="command">\param</span> <span class="arg">Cand</span> provides the policy and current best candidate.</i></td></tr>
<tr><th id="2992">2992</th><td><i class="doc">/// <span class="command">\param</span> <span class="arg">TryCand</span> refers to the next SUnit candidate, otherwise uninitialized.</i></td></tr>
<tr><th id="2993">2993</th><td><i class="doc">/// <span class="command">\param</span> <span class="arg">Zone</span> describes the scheduled zone that we are extending, or nullptr</i></td></tr>
<tr><th id="2994">2994</th><td><i class="doc">//              if Cand is from a different zone than TryCand.</i></td></tr>
<tr><th id="2995">2995</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler" title='llvm::GenericScheduler' data-ref="llvm::GenericScheduler">GenericScheduler</a>::<dfn class="virtual decl def" id="_ZNK4llvm16GenericScheduler12tryCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_PNS_13SchedBoundaryE" title='llvm::GenericScheduler::tryCandidate' data-ref="_ZNK4llvm16GenericScheduler12tryCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_PNS_13SchedBoundaryE">tryCandidate</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col5 decl" id="625Cand" title='Cand' data-type='llvm::GenericSchedulerBase::SchedCandidate &amp;' data-ref="625Cand">Cand</dfn>,</td></tr>
<tr><th id="2996">2996</th><td>                                    <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col6 decl" id="626TryCand" title='TryCand' data-type='llvm::GenericSchedulerBase::SchedCandidate &amp;' data-ref="626TryCand">TryCand</dfn>,</td></tr>
<tr><th id="2997">2997</th><td>                                    <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary">SchedBoundary</a> *<dfn class="local col7 decl" id="627Zone" title='Zone' data-type='llvm::SchedBoundary *' data-ref="627Zone">Zone</dfn>) <em>const</em> {</td></tr>
<tr><th id="2998">2998</th><td>  <i>// Initialize the candidate if needed.</i></td></tr>
<tr><th id="2999">2999</th><td>  <b>if</b> (!<a class="local col5 ref" href="#625Cand" title='Cand' data-ref="625Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm20GenericSchedulerBase14SchedCandidate7isValidEv" title='llvm::GenericSchedulerBase::SchedCandidate::isValid' data-ref="_ZNK4llvm20GenericSchedulerBase14SchedCandidate7isValidEv">isValid</a>()) {</td></tr>
<tr><th id="3000">3000</th><td>    <a class="local col6 ref" href="#626TryCand" title='TryCand' data-ref="626TryCand">TryCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason">Reason</a> = <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::NodeOrder" title='llvm::GenericSchedulerBase::CandReason::NodeOrder' data-ref="llvm::GenericSchedulerBase::CandReason::NodeOrder">NodeOrder</a>;</td></tr>
<tr><th id="3001">3001</th><td>    <b>return</b>;</td></tr>
<tr><th id="3002">3002</th><td>  }</td></tr>
<tr><th id="3003">3003</th><td></td></tr>
<tr><th id="3004">3004</th><td>  <i>// Bias PhysReg Defs and copies to their uses and defined respectively.</i></td></tr>
<tr><th id="3005">3005</th><td>  <b>if</b> (<a class="ref" href="#_ZN4llvm10tryGreaterEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE" title='llvm::tryGreater' data-ref="_ZN4llvm10tryGreaterEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE">tryGreater</a>(<a class="ref" href="#_ZN4llvm11biasPhysRegEPKNS_5SUnitEb" title='llvm::biasPhysReg' data-ref="_ZN4llvm11biasPhysRegEPKNS_5SUnitEb">biasPhysReg</a>(<a class="local col6 ref" href="#626TryCand" title='TryCand' data-ref="626TryCand">TryCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>, <a class="local col6 ref" href="#626TryCand" title='TryCand' data-ref="626TryCand">TryCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::AtTop" title='llvm::GenericSchedulerBase::SchedCandidate::AtTop' data-ref="llvm::GenericSchedulerBase::SchedCandidate::AtTop">AtTop</a>),</td></tr>
<tr><th id="3006">3006</th><td>                 <a class="ref" href="#_ZN4llvm11biasPhysRegEPKNS_5SUnitEb" title='llvm::biasPhysReg' data-ref="_ZN4llvm11biasPhysRegEPKNS_5SUnitEb">biasPhysReg</a>(<a class="local col5 ref" href="#625Cand" title='Cand' data-ref="625Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>, <a class="local col5 ref" href="#625Cand" title='Cand' data-ref="625Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::AtTop" title='llvm::GenericSchedulerBase::SchedCandidate::AtTop' data-ref="llvm::GenericSchedulerBase::SchedCandidate::AtTop">AtTop</a>), <span class='refarg'><a class="local col6 ref" href="#626TryCand" title='TryCand' data-ref="626TryCand">TryCand</a></span>, <span class='refarg'><a class="local col5 ref" href="#625Cand" title='Cand' data-ref="625Cand">Cand</a></span>, <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::PhysReg" title='llvm::GenericSchedulerBase::CandReason::PhysReg' data-ref="llvm::GenericSchedulerBase::CandReason::PhysReg">PhysReg</a>))</td></tr>
<tr><th id="3007">3007</th><td>    <b>return</b>;</td></tr>
<tr><th id="3008">3008</th><td></td></tr>
<tr><th id="3009">3009</th><td>  <i>// Avoid exceeding the target's limit.</i></td></tr>
<tr><th id="3010">3010</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm17ScheduleDAGMILive18isTrackingPressureEv" title='llvm::ScheduleDAGMILive::isTrackingPressure' data-ref="_ZNK4llvm17ScheduleDAGMILive18isTrackingPressureEv">isTrackingPressure</a>() &amp;&amp; <a class="ref" href="#_ZN4llvm11tryPressureERKNS_14PressureChangeES2_RNS_20GenericSchedulerBase14SchedCandidateES5_NS3_10CandReasonEPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::tryPressure' data-ref="_ZN4llvm11tryPressureERKNS_14PressureChangeES2_RNS_20GenericSchedulerBase14SchedCandidateES5_NS3_10CandReasonEPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">tryPressure</a>(<a class="local col6 ref" href="#626TryCand" title='TryCand' data-ref="626TryCand">TryCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::RPDelta" title='llvm::GenericSchedulerBase::SchedCandidate::RPDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::RPDelta">RPDelta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::Excess" title='llvm::RegPressureDelta::Excess' data-ref="llvm::RegPressureDelta::Excess">Excess</a>,</td></tr>
<tr><th id="3011">3011</th><td>                                               <a class="local col5 ref" href="#625Cand" title='Cand' data-ref="625Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::RPDelta" title='llvm::GenericSchedulerBase::SchedCandidate::RPDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::RPDelta">RPDelta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::Excess" title='llvm::RegPressureDelta::Excess' data-ref="llvm::RegPressureDelta::Excess">Excess</a>,</td></tr>
<tr><th id="3012">3012</th><td>                                               <span class='refarg'><a class="local col6 ref" href="#626TryCand" title='TryCand' data-ref="626TryCand">TryCand</a></span>, <span class='refarg'><a class="local col5 ref" href="#625Cand" title='Cand' data-ref="625Cand">Cand</a></span>, <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::RegExcess" title='llvm::GenericSchedulerBase::CandReason::RegExcess' data-ref="llvm::GenericSchedulerBase::CandReason::RegExcess">RegExcess</a>, <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::TRI" title='llvm::GenericSchedulerBase::TRI' data-ref="llvm::GenericSchedulerBase::TRI">TRI</a>,</td></tr>
<tr><th id="3013">3013</th><td>                                               <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>))</td></tr>
<tr><th id="3014">3014</th><td>    <b>return</b>;</td></tr>
<tr><th id="3015">3015</th><td></td></tr>
<tr><th id="3016">3016</th><td>  <i>// Avoid increasing the max critical pressure in the scheduled region.</i></td></tr>
<tr><th id="3017">3017</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm17ScheduleDAGMILive18isTrackingPressureEv" title='llvm::ScheduleDAGMILive::isTrackingPressure' data-ref="_ZNK4llvm17ScheduleDAGMILive18isTrackingPressureEv">isTrackingPressure</a>() &amp;&amp; <a class="ref" href="#_ZN4llvm11tryPressureERKNS_14PressureChangeES2_RNS_20GenericSchedulerBase14SchedCandidateES5_NS3_10CandReasonEPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::tryPressure' data-ref="_ZN4llvm11tryPressureERKNS_14PressureChangeES2_RNS_20GenericSchedulerBase14SchedCandidateES5_NS3_10CandReasonEPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">tryPressure</a>(<a class="local col6 ref" href="#626TryCand" title='TryCand' data-ref="626TryCand">TryCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::RPDelta" title='llvm::GenericSchedulerBase::SchedCandidate::RPDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::RPDelta">RPDelta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CriticalMax" title='llvm::RegPressureDelta::CriticalMax' data-ref="llvm::RegPressureDelta::CriticalMax">CriticalMax</a>,</td></tr>
<tr><th id="3018">3018</th><td>                                               <a class="local col5 ref" href="#625Cand" title='Cand' data-ref="625Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::RPDelta" title='llvm::GenericSchedulerBase::SchedCandidate::RPDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::RPDelta">RPDelta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CriticalMax" title='llvm::RegPressureDelta::CriticalMax' data-ref="llvm::RegPressureDelta::CriticalMax">CriticalMax</a>,</td></tr>
<tr><th id="3019">3019</th><td>                                               <span class='refarg'><a class="local col6 ref" href="#626TryCand" title='TryCand' data-ref="626TryCand">TryCand</a></span>, <span class='refarg'><a class="local col5 ref" href="#625Cand" title='Cand' data-ref="625Cand">Cand</a></span>, <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::RegCritical" title='llvm::GenericSchedulerBase::CandReason::RegCritical' data-ref="llvm::GenericSchedulerBase::CandReason::RegCritical">RegCritical</a>, <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::TRI" title='llvm::GenericSchedulerBase::TRI' data-ref="llvm::GenericSchedulerBase::TRI">TRI</a>,</td></tr>
<tr><th id="3020">3020</th><td>                                               <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>))</td></tr>
<tr><th id="3021">3021</th><td>    <b>return</b>;</td></tr>
<tr><th id="3022">3022</th><td></td></tr>
<tr><th id="3023">3023</th><td>  <i>// We only compare a subset of features when comparing nodes between</i></td></tr>
<tr><th id="3024">3024</th><td><i>  // Top and Bottom boundary. Some properties are simply incomparable, in many</i></td></tr>
<tr><th id="3025">3025</th><td><i>  // other instances we should only override the other boundary if something</i></td></tr>
<tr><th id="3026">3026</th><td><i>  // is a clear good pick on one boundary. Skip heuristics that are more</i></td></tr>
<tr><th id="3027">3027</th><td><i>  // "tie-breaking" in nature.</i></td></tr>
<tr><th id="3028">3028</th><td>  <em>bool</em> <dfn class="local col8 decl" id="628SameBoundary" title='SameBoundary' data-type='bool' data-ref="628SameBoundary">SameBoundary</dfn> = <a class="local col7 ref" href="#627Zone" title='Zone' data-ref="627Zone">Zone</a> != <b>nullptr</b>;</td></tr>
<tr><th id="3029">3029</th><td>  <b>if</b> (<a class="local col8 ref" href="#628SameBoundary" title='SameBoundary' data-ref="628SameBoundary">SameBoundary</a>) {</td></tr>
<tr><th id="3030">3030</th><td>    <i>// For loops that are acyclic path limited, aggressively schedule for</i></td></tr>
<tr><th id="3031">3031</th><td><i>    // latency. Within an single cycle, whenever CurrMOps &gt; 0, allow normal</i></td></tr>
<tr><th id="3032">3032</th><td><i>    // heuristics to take precedence.</i></td></tr>
<tr><th id="3033">3033</th><td>    <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::Rem" title='llvm::GenericSchedulerBase::Rem' data-ref="llvm::GenericSchedulerBase::Rem">Rem</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedRemainder::IsAcyclicLatencyLimited" title='llvm::SchedRemainder::IsAcyclicLatencyLimited' data-ref="llvm::SchedRemainder::IsAcyclicLatencyLimited">IsAcyclicLatencyLimited</a> &amp;&amp; !<a class="local col7 ref" href="#627Zone" title='Zone' data-ref="627Zone">Zone</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary11getCurrMOpsEv" title='llvm::SchedBoundary::getCurrMOps' data-ref="_ZNK4llvm13SchedBoundary11getCurrMOpsEv">getCurrMOps</a>() &amp;&amp;</td></tr>
<tr><th id="3034">3034</th><td>        <a class="ref" href="#_ZN4llvm10tryLatencyERNS_20GenericSchedulerBase14SchedCandidateES2_RNS_13SchedBoundaryE" title='llvm::tryLatency' data-ref="_ZN4llvm10tryLatencyERNS_20GenericSchedulerBase14SchedCandidateES2_RNS_13SchedBoundaryE">tryLatency</a>(<span class='refarg'><a class="local col6 ref" href="#626TryCand" title='TryCand' data-ref="626TryCand">TryCand</a></span>, <span class='refarg'><a class="local col5 ref" href="#625Cand" title='Cand' data-ref="625Cand">Cand</a></span>, <span class='refarg'>*<a class="local col7 ref" href="#627Zone" title='Zone' data-ref="627Zone">Zone</a></span>))</td></tr>
<tr><th id="3035">3035</th><td>      <b>return</b>;</td></tr>
<tr><th id="3036">3036</th><td></td></tr>
<tr><th id="3037">3037</th><td>    <i>// Prioritize instructions that read unbuffered resources by stall cycles.</i></td></tr>
<tr><th id="3038">3038</th><td>    <b>if</b> (<a class="ref" href="#_ZN4llvm7tryLessEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE" title='llvm::tryLess' data-ref="_ZN4llvm7tryLessEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE">tryLess</a>(<a class="local col7 ref" href="#627Zone" title='Zone' data-ref="627Zone">Zone</a>-&gt;<a class="ref" href="#_ZN4llvm13SchedBoundary21getLatencyStallCyclesEPNS_5SUnitE" title='llvm::SchedBoundary::getLatencyStallCycles' data-ref="_ZN4llvm13SchedBoundary21getLatencyStallCyclesEPNS_5SUnitE">getLatencyStallCycles</a>(<a class="local col6 ref" href="#626TryCand" title='TryCand' data-ref="626TryCand">TryCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>),</td></tr>
<tr><th id="3039">3039</th><td>                <a class="local col7 ref" href="#627Zone" title='Zone' data-ref="627Zone">Zone</a>-&gt;<a class="ref" href="#_ZN4llvm13SchedBoundary21getLatencyStallCyclesEPNS_5SUnitE" title='llvm::SchedBoundary::getLatencyStallCycles' data-ref="_ZN4llvm13SchedBoundary21getLatencyStallCyclesEPNS_5SUnitE">getLatencyStallCycles</a>(<a class="local col5 ref" href="#625Cand" title='Cand' data-ref="625Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>), <span class='refarg'><a class="local col6 ref" href="#626TryCand" title='TryCand' data-ref="626TryCand">TryCand</a></span>, <span class='refarg'><a class="local col5 ref" href="#625Cand" title='Cand' data-ref="625Cand">Cand</a></span>, <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::Stall" title='llvm::GenericSchedulerBase::CandReason::Stall' data-ref="llvm::GenericSchedulerBase::CandReason::Stall">Stall</a>))</td></tr>
<tr><th id="3040">3040</th><td>      <b>return</b>;</td></tr>
<tr><th id="3041">3041</th><td>  }</td></tr>
<tr><th id="3042">3042</th><td></td></tr>
<tr><th id="3043">3043</th><td>  <i>// Keep clustered nodes together to encourage downstream peephole</i></td></tr>
<tr><th id="3044">3044</th><td><i>  // optimizations which may reduce resource requirements.</i></td></tr>
<tr><th id="3045">3045</th><td><i>  //</i></td></tr>
<tr><th id="3046">3046</th><td><i>  // This is a best effort to set things up for a post-RA pass. Optimizations</i></td></tr>
<tr><th id="3047">3047</th><td><i>  // like generating loads of multiple registers should ideally be done within</i></td></tr>
<tr><th id="3048">3048</th><td><i>  // the scheduler pass by combining the loads during DAG postprocessing.</i></td></tr>
<tr><th id="3049">3049</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="629CandNextClusterSU" title='CandNextClusterSU' data-type='const llvm::SUnit *' data-ref="629CandNextClusterSU">CandNextClusterSU</dfn> =</td></tr>
<tr><th id="3050">3050</th><td>    <a class="local col5 ref" href="#625Cand" title='Cand' data-ref="625Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::AtTop" title='llvm::GenericSchedulerBase::SchedCandidate::AtTop' data-ref="llvm::GenericSchedulerBase::SchedCandidate::AtTop">AtTop</a> ? <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13ScheduleDAGMI18getNextClusterSuccEv" title='llvm::ScheduleDAGMI::getNextClusterSucc' data-ref="_ZNK4llvm13ScheduleDAGMI18getNextClusterSuccEv">getNextClusterSucc</a>() : <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13ScheduleDAGMI18getNextClusterPredEv" title='llvm::ScheduleDAGMI::getNextClusterPred' data-ref="_ZNK4llvm13ScheduleDAGMI18getNextClusterPredEv">getNextClusterPred</a>();</td></tr>
<tr><th id="3051">3051</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="630TryCandNextClusterSU" title='TryCandNextClusterSU' data-type='const llvm::SUnit *' data-ref="630TryCandNextClusterSU">TryCandNextClusterSU</dfn> =</td></tr>
<tr><th id="3052">3052</th><td>    <a class="local col6 ref" href="#626TryCand" title='TryCand' data-ref="626TryCand">TryCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::AtTop" title='llvm::GenericSchedulerBase::SchedCandidate::AtTop' data-ref="llvm::GenericSchedulerBase::SchedCandidate::AtTop">AtTop</a> ? <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13ScheduleDAGMI18getNextClusterSuccEv" title='llvm::ScheduleDAGMI::getNextClusterSucc' data-ref="_ZNK4llvm13ScheduleDAGMI18getNextClusterSuccEv">getNextClusterSucc</a>() : <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13ScheduleDAGMI18getNextClusterPredEv" title='llvm::ScheduleDAGMI::getNextClusterPred' data-ref="_ZNK4llvm13ScheduleDAGMI18getNextClusterPredEv">getNextClusterPred</a>();</td></tr>
<tr><th id="3053">3053</th><td>  <b>if</b> (<a class="ref" href="#_ZN4llvm10tryGreaterEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE" title='llvm::tryGreater' data-ref="_ZN4llvm10tryGreaterEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE">tryGreater</a>(<a class="local col6 ref" href="#626TryCand" title='TryCand' data-ref="626TryCand">TryCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a> == <a class="local col0 ref" href="#630TryCandNextClusterSU" title='TryCandNextClusterSU' data-ref="630TryCandNextClusterSU">TryCandNextClusterSU</a>,</td></tr>
<tr><th id="3054">3054</th><td>                 <a class="local col5 ref" href="#625Cand" title='Cand' data-ref="625Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a> == <a class="local col9 ref" href="#629CandNextClusterSU" title='CandNextClusterSU' data-ref="629CandNextClusterSU">CandNextClusterSU</a>,</td></tr>
<tr><th id="3055">3055</th><td>                 <span class='refarg'><a class="local col6 ref" href="#626TryCand" title='TryCand' data-ref="626TryCand">TryCand</a></span>, <span class='refarg'><a class="local col5 ref" href="#625Cand" title='Cand' data-ref="625Cand">Cand</a></span>, <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::Cluster" title='llvm::GenericSchedulerBase::CandReason::Cluster' data-ref="llvm::GenericSchedulerBase::CandReason::Cluster">Cluster</a>))</td></tr>
<tr><th id="3056">3056</th><td>    <b>return</b>;</td></tr>
<tr><th id="3057">3057</th><td></td></tr>
<tr><th id="3058">3058</th><td>  <b>if</b> (<a class="local col8 ref" href="#628SameBoundary" title='SameBoundary' data-ref="628SameBoundary">SameBoundary</a>) {</td></tr>
<tr><th id="3059">3059</th><td>    <i>// Weak edges are for clustering and other constraints.</i></td></tr>
<tr><th id="3060">3060</th><td>    <b>if</b> (<a class="ref" href="#_ZN4llvm7tryLessEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE" title='llvm::tryLess' data-ref="_ZN4llvm7tryLessEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE">tryLess</a>(<a class="ref" href="#_ZN4llvm11getWeakLeftEPKNS_5SUnitEb" title='llvm::getWeakLeft' data-ref="_ZN4llvm11getWeakLeftEPKNS_5SUnitEb">getWeakLeft</a>(<a class="local col6 ref" href="#626TryCand" title='TryCand' data-ref="626TryCand">TryCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>, <a class="local col6 ref" href="#626TryCand" title='TryCand' data-ref="626TryCand">TryCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::AtTop" title='llvm::GenericSchedulerBase::SchedCandidate::AtTop' data-ref="llvm::GenericSchedulerBase::SchedCandidate::AtTop">AtTop</a>),</td></tr>
<tr><th id="3061">3061</th><td>                <a class="ref" href="#_ZN4llvm11getWeakLeftEPKNS_5SUnitEb" title='llvm::getWeakLeft' data-ref="_ZN4llvm11getWeakLeftEPKNS_5SUnitEb">getWeakLeft</a>(<a class="local col5 ref" href="#625Cand" title='Cand' data-ref="625Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>, <a class="local col5 ref" href="#625Cand" title='Cand' data-ref="625Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::AtTop" title='llvm::GenericSchedulerBase::SchedCandidate::AtTop' data-ref="llvm::GenericSchedulerBase::SchedCandidate::AtTop">AtTop</a>),</td></tr>
<tr><th id="3062">3062</th><td>                <span class='refarg'><a class="local col6 ref" href="#626TryCand" title='TryCand' data-ref="626TryCand">TryCand</a></span>, <span class='refarg'><a class="local col5 ref" href="#625Cand" title='Cand' data-ref="625Cand">Cand</a></span>, <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::Weak" title='llvm::GenericSchedulerBase::CandReason::Weak' data-ref="llvm::GenericSchedulerBase::CandReason::Weak">Weak</a>))</td></tr>
<tr><th id="3063">3063</th><td>      <b>return</b>;</td></tr>
<tr><th id="3064">3064</th><td>  }</td></tr>
<tr><th id="3065">3065</th><td></td></tr>
<tr><th id="3066">3066</th><td>  <i>// Avoid increasing the max pressure of the entire region.</i></td></tr>
<tr><th id="3067">3067</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm17ScheduleDAGMILive18isTrackingPressureEv" title='llvm::ScheduleDAGMILive::isTrackingPressure' data-ref="_ZNK4llvm17ScheduleDAGMILive18isTrackingPressureEv">isTrackingPressure</a>() &amp;&amp; <a class="ref" href="#_ZN4llvm11tryPressureERKNS_14PressureChangeES2_RNS_20GenericSchedulerBase14SchedCandidateES5_NS3_10CandReasonEPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::tryPressure' data-ref="_ZN4llvm11tryPressureERKNS_14PressureChangeES2_RNS_20GenericSchedulerBase14SchedCandidateES5_NS3_10CandReasonEPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">tryPressure</a>(<a class="local col6 ref" href="#626TryCand" title='TryCand' data-ref="626TryCand">TryCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::RPDelta" title='llvm::GenericSchedulerBase::SchedCandidate::RPDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::RPDelta">RPDelta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CurrentMax" title='llvm::RegPressureDelta::CurrentMax' data-ref="llvm::RegPressureDelta::CurrentMax">CurrentMax</a>,</td></tr>
<tr><th id="3068">3068</th><td>                                               <a class="local col5 ref" href="#625Cand" title='Cand' data-ref="625Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::RPDelta" title='llvm::GenericSchedulerBase::SchedCandidate::RPDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::RPDelta">RPDelta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CurrentMax" title='llvm::RegPressureDelta::CurrentMax' data-ref="llvm::RegPressureDelta::CurrentMax">CurrentMax</a>,</td></tr>
<tr><th id="3069">3069</th><td>                                               <span class='refarg'><a class="local col6 ref" href="#626TryCand" title='TryCand' data-ref="626TryCand">TryCand</a></span>, <span class='refarg'><a class="local col5 ref" href="#625Cand" title='Cand' data-ref="625Cand">Cand</a></span>, <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::RegMax" title='llvm::GenericSchedulerBase::CandReason::RegMax' data-ref="llvm::GenericSchedulerBase::CandReason::RegMax">RegMax</a>, <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::TRI" title='llvm::GenericSchedulerBase::TRI' data-ref="llvm::GenericSchedulerBase::TRI">TRI</a>,</td></tr>
<tr><th id="3070">3070</th><td>                                               <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>))</td></tr>
<tr><th id="3071">3071</th><td>    <b>return</b>;</td></tr>
<tr><th id="3072">3072</th><td></td></tr>
<tr><th id="3073">3073</th><td>  <b>if</b> (<a class="local col8 ref" href="#628SameBoundary" title='SameBoundary' data-ref="628SameBoundary">SameBoundary</a>) {</td></tr>
<tr><th id="3074">3074</th><td>    <i>// Avoid critical resource consumption and balance the schedule.</i></td></tr>
<tr><th id="3075">3075</th><td>    <a class="local col6 ref" href="#626TryCand" title='TryCand' data-ref="626TryCand">TryCand</a>.<a class="ref" href="#_ZN4llvm20GenericSchedulerBase14SchedCandidate17initResourceDeltaEPKNS_13ScheduleDAGMIEPKNS_16TargetSchedModelE" title='llvm::GenericSchedulerBase::SchedCandidate::initResourceDelta' data-ref="_ZN4llvm20GenericSchedulerBase14SchedCandidate17initResourceDeltaEPKNS_13ScheduleDAGMIEPKNS_16TargetSchedModelE">initResourceDelta</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>, <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedModel" title='llvm::GenericSchedulerBase::SchedModel' data-ref="llvm::GenericSchedulerBase::SchedModel">SchedModel</a>);</td></tr>
<tr><th id="3076">3076</th><td>    <b>if</b> (<a class="ref" href="#_ZN4llvm7tryLessEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE" title='llvm::tryLess' data-ref="_ZN4llvm7tryLessEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE">tryLess</a>(<a class="local col6 ref" href="#626TryCand" title='TryCand' data-ref="626TryCand">TryCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::ResDelta" title='llvm::GenericSchedulerBase::SchedCandidate::ResDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::ResDelta">ResDelta</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedResourceDelta::CritResources" title='llvm::GenericSchedulerBase::SchedResourceDelta::CritResources' data-ref="llvm::GenericSchedulerBase::SchedResourceDelta::CritResources">CritResources</a>, <a class="local col5 ref" href="#625Cand" title='Cand' data-ref="625Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::ResDelta" title='llvm::GenericSchedulerBase::SchedCandidate::ResDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::ResDelta">ResDelta</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedResourceDelta::CritResources" title='llvm::GenericSchedulerBase::SchedResourceDelta::CritResources' data-ref="llvm::GenericSchedulerBase::SchedResourceDelta::CritResources">CritResources</a>,</td></tr>
<tr><th id="3077">3077</th><td>                <span class='refarg'><a class="local col6 ref" href="#626TryCand" title='TryCand' data-ref="626TryCand">TryCand</a></span>, <span class='refarg'><a class="local col5 ref" href="#625Cand" title='Cand' data-ref="625Cand">Cand</a></span>, <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::ResourceReduce" title='llvm::GenericSchedulerBase::CandReason::ResourceReduce' data-ref="llvm::GenericSchedulerBase::CandReason::ResourceReduce">ResourceReduce</a>))</td></tr>
<tr><th id="3078">3078</th><td>      <b>return</b>;</td></tr>
<tr><th id="3079">3079</th><td>    <b>if</b> (<a class="ref" href="#_ZN4llvm10tryGreaterEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE" title='llvm::tryGreater' data-ref="_ZN4llvm10tryGreaterEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE">tryGreater</a>(<a class="local col6 ref" href="#626TryCand" title='TryCand' data-ref="626TryCand">TryCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::ResDelta" title='llvm::GenericSchedulerBase::SchedCandidate::ResDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::ResDelta">ResDelta</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedResourceDelta::DemandedResources" title='llvm::GenericSchedulerBase::SchedResourceDelta::DemandedResources' data-ref="llvm::GenericSchedulerBase::SchedResourceDelta::DemandedResources">DemandedResources</a>,</td></tr>
<tr><th id="3080">3080</th><td>                   <a class="local col5 ref" href="#625Cand" title='Cand' data-ref="625Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::ResDelta" title='llvm::GenericSchedulerBase::SchedCandidate::ResDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::ResDelta">ResDelta</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedResourceDelta::DemandedResources" title='llvm::GenericSchedulerBase::SchedResourceDelta::DemandedResources' data-ref="llvm::GenericSchedulerBase::SchedResourceDelta::DemandedResources">DemandedResources</a>,</td></tr>
<tr><th id="3081">3081</th><td>                   <span class='refarg'><a class="local col6 ref" href="#626TryCand" title='TryCand' data-ref="626TryCand">TryCand</a></span>, <span class='refarg'><a class="local col5 ref" href="#625Cand" title='Cand' data-ref="625Cand">Cand</a></span>, <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::ResourceDemand" title='llvm::GenericSchedulerBase::CandReason::ResourceDemand' data-ref="llvm::GenericSchedulerBase::CandReason::ResourceDemand">ResourceDemand</a>))</td></tr>
<tr><th id="3082">3082</th><td>      <b>return</b>;</td></tr>
<tr><th id="3083">3083</th><td></td></tr>
<tr><th id="3084">3084</th><td>    <i>// Avoid serializing long latency dependence chains.</i></td></tr>
<tr><th id="3085">3085</th><td><i>    // For acyclic path limited loops, latency was already checked above.</i></td></tr>
<tr><th id="3086">3086</th><td>    <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::RegionPolicy" title='llvm::GenericScheduler::RegionPolicy' data-ref="llvm::GenericScheduler::RegionPolicy">RegionPolicy</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedPolicy::DisableLatencyHeuristic" title='llvm::MachineSchedPolicy::DisableLatencyHeuristic' data-ref="llvm::MachineSchedPolicy::DisableLatencyHeuristic">DisableLatencyHeuristic</a> &amp;&amp; <a class="local col6 ref" href="#626TryCand" title='TryCand' data-ref="626TryCand">TryCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Policy" title='llvm::GenericSchedulerBase::SchedCandidate::Policy' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Policy">Policy</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandPolicy::ReduceLatency" title='llvm::GenericSchedulerBase::CandPolicy::ReduceLatency' data-ref="llvm::GenericSchedulerBase::CandPolicy::ReduceLatency">ReduceLatency</a> &amp;&amp;</td></tr>
<tr><th id="3087">3087</th><td>        !<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::Rem" title='llvm::GenericSchedulerBase::Rem' data-ref="llvm::GenericSchedulerBase::Rem">Rem</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedRemainder::IsAcyclicLatencyLimited" title='llvm::SchedRemainder::IsAcyclicLatencyLimited' data-ref="llvm::SchedRemainder::IsAcyclicLatencyLimited">IsAcyclicLatencyLimited</a> &amp;&amp; <a class="ref" href="#_ZN4llvm10tryLatencyERNS_20GenericSchedulerBase14SchedCandidateES2_RNS_13SchedBoundaryE" title='llvm::tryLatency' data-ref="_ZN4llvm10tryLatencyERNS_20GenericSchedulerBase14SchedCandidateES2_RNS_13SchedBoundaryE">tryLatency</a>(<span class='refarg'><a class="local col6 ref" href="#626TryCand" title='TryCand' data-ref="626TryCand">TryCand</a></span>, <span class='refarg'><a class="local col5 ref" href="#625Cand" title='Cand' data-ref="625Cand">Cand</a></span>, <span class='refarg'>*<a class="local col7 ref" href="#627Zone" title='Zone' data-ref="627Zone">Zone</a></span>))</td></tr>
<tr><th id="3088">3088</th><td>      <b>return</b>;</td></tr>
<tr><th id="3089">3089</th><td></td></tr>
<tr><th id="3090">3090</th><td>    <i>// Fall through to original instruction order.</i></td></tr>
<tr><th id="3091">3091</th><td>    <b>if</b> ((<a class="local col7 ref" href="#627Zone" title='Zone' data-ref="627Zone">Zone</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary5isTopEv" title='llvm::SchedBoundary::isTop' data-ref="_ZNK4llvm13SchedBoundary5isTopEv">isTop</a>() &amp;&amp; <a class="local col6 ref" href="#626TryCand" title='TryCand' data-ref="626TryCand">TryCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> &lt; <a class="local col5 ref" href="#625Cand" title='Cand' data-ref="625Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>)</td></tr>
<tr><th id="3092">3092</th><td>        || (!<a class="local col7 ref" href="#627Zone" title='Zone' data-ref="627Zone">Zone</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary5isTopEv" title='llvm::SchedBoundary::isTop' data-ref="_ZNK4llvm13SchedBoundary5isTopEv">isTop</a>() &amp;&amp; <a class="local col6 ref" href="#626TryCand" title='TryCand' data-ref="626TryCand">TryCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> &gt; <a class="local col5 ref" href="#625Cand" title='Cand' data-ref="625Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>)) {</td></tr>
<tr><th id="3093">3093</th><td>      <a class="local col6 ref" href="#626TryCand" title='TryCand' data-ref="626TryCand">TryCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason">Reason</a> = <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::NodeOrder" title='llvm::GenericSchedulerBase::CandReason::NodeOrder' data-ref="llvm::GenericSchedulerBase::CandReason::NodeOrder">NodeOrder</a>;</td></tr>
<tr><th id="3094">3094</th><td>    }</td></tr>
<tr><th id="3095">3095</th><td>  }</td></tr>
<tr><th id="3096">3096</th><td>}</td></tr>
<tr><th id="3097">3097</th><td></td></tr>
<tr><th id="3098">3098</th><td><i class="doc">/// Pick the best candidate from the queue.</i></td></tr>
<tr><th id="3099">3099</th><td><i class="doc">///</i></td></tr>
<tr><th id="3100">3100</th><td><i class="doc">/// TODO: getMaxPressureDelta results can be mostly cached for each SUnit during</i></td></tr>
<tr><th id="3101">3101</th><td><i class="doc">/// DAG building. To adjust for the current scheduling location we need to</i></td></tr>
<tr><th id="3102">3102</th><td><i class="doc">/// maintain the number of vreg uses remaining to be top-scheduled.</i></td></tr>
<tr><th id="3103">3103</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler" title='llvm::GenericScheduler' data-ref="llvm::GenericScheduler">GenericScheduler</a>::<dfn class="decl def" id="_ZN4llvm16GenericScheduler17pickNodeFromQueueERNS_13SchedBoundaryERKNS_20GenericSchedulerBase10CandPolicyERKNS_18RegPressureTrackerERNS3_14SchedCandidateE" title='llvm::GenericScheduler::pickNodeFromQueue' data-ref="_ZN4llvm16GenericScheduler17pickNodeFromQueueERNS_13SchedBoundaryERKNS_20GenericSchedulerBase10CandPolicyERKNS_18RegPressureTrackerERNS3_14SchedCandidateE">pickNodeFromQueue</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary">SchedBoundary</a> &amp;<dfn class="local col1 decl" id="631Zone" title='Zone' data-type='llvm::SchedBoundary &amp;' data-ref="631Zone">Zone</dfn>,</td></tr>
<tr><th id="3104">3104</th><td>                                         <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandPolicy" title='llvm::GenericSchedulerBase::CandPolicy' data-ref="llvm::GenericSchedulerBase::CandPolicy">CandPolicy</a> &amp;<dfn class="local col2 decl" id="632ZonePolicy" title='ZonePolicy' data-type='const llvm::GenericSchedulerBase::CandPolicy &amp;' data-ref="632ZonePolicy">ZonePolicy</dfn>,</td></tr>
<tr><th id="3105">3105</th><td>                                         <em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a> &amp;<dfn class="local col3 decl" id="633RPTracker" title='RPTracker' data-type='const llvm::RegPressureTracker &amp;' data-ref="633RPTracker">RPTracker</dfn>,</td></tr>
<tr><th id="3106">3106</th><td>                                         <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col4 decl" id="634Cand" title='Cand' data-type='llvm::GenericSchedulerBase::SchedCandidate &amp;' data-ref="634Cand">Cand</dfn>) {</td></tr>
<tr><th id="3107">3107</th><td>  <i>// getMaxPressureDelta temporarily modifies the tracker.</i></td></tr>
<tr><th id="3108">3108</th><td>  <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a> &amp;<dfn class="local col5 decl" id="635TempTracker" title='TempTracker' data-type='llvm::RegPressureTracker &amp;' data-ref="635TempTracker">TempTracker</dfn> = <b>const_cast</b>&lt;<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a>&amp;&gt;(<a class="local col3 ref" href="#633RPTracker" title='RPTracker' data-ref="633RPTracker">RPTracker</a>);</td></tr>
<tr><th id="3109">3109</th><td></td></tr>
<tr><th id="3110">3110</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ReadyQueue" title='llvm::ReadyQueue' data-ref="llvm::ReadyQueue">ReadyQueue</a> &amp;<dfn class="local col6 decl" id="636Q" title='Q' data-type='llvm::ReadyQueue &amp;' data-ref="636Q">Q</dfn> = <a class="local col1 ref" href="#631Zone" title='Zone' data-ref="631Zone">Zone</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Available" title='llvm::SchedBoundary::Available' data-ref="llvm::SchedBoundary::Available">Available</a>;</td></tr>
<tr><th id="3111">3111</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="637SU" title='SU' data-type='llvm::SUnit *' data-ref="637SU">SU</dfn> : <a class="local col6 ref" href="#636Q" title='Q' data-ref="636Q">Q</a>) {</td></tr>
<tr><th id="3112">3112</th><td></td></tr>
<tr><th id="3113">3113</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> <dfn class="local col8 decl" id="638TryCand" title='TryCand' data-type='llvm::GenericSchedulerBase::SchedCandidate' data-ref="638TryCand">TryCand</dfn><a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase14SchedCandidateC1ERKNS0_10CandPolicyE" title='llvm::GenericSchedulerBase::SchedCandidate::SchedCandidate' data-ref="_ZN4llvm20GenericSchedulerBase14SchedCandidateC1ERKNS0_10CandPolicyE">(</a><a class="local col2 ref" href="#632ZonePolicy" title='ZonePolicy' data-ref="632ZonePolicy">ZonePolicy</a>);</td></tr>
<tr><th id="3114">3114</th><td>    <a class="member" href="#_ZN4llvm16GenericScheduler13initCandidateERNS_20GenericSchedulerBase14SchedCandidateEPNS_5SUnitEbRKNS_18RegPressureTrackerERS6_" title='llvm::GenericScheduler::initCandidate' data-ref="_ZN4llvm16GenericScheduler13initCandidateERNS_20GenericSchedulerBase14SchedCandidateEPNS_5SUnitEbRKNS_18RegPressureTrackerERS6_">initCandidate</a>(<span class='refarg'><a class="local col8 ref" href="#638TryCand" title='TryCand' data-ref="638TryCand">TryCand</a></span>, <a class="local col7 ref" href="#637SU" title='SU' data-ref="637SU">SU</a>, <a class="local col1 ref" href="#631Zone" title='Zone' data-ref="631Zone">Zone</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary5isTopEv" title='llvm::SchedBoundary::isTop' data-ref="_ZNK4llvm13SchedBoundary5isTopEv">isTop</a>(), <a class="local col3 ref" href="#633RPTracker" title='RPTracker' data-ref="633RPTracker">RPTracker</a>, <span class='refarg'><a class="local col5 ref" href="#635TempTracker" title='TempTracker' data-ref="635TempTracker">TempTracker</a></span>);</td></tr>
<tr><th id="3115">3115</th><td>    <i>// Pass SchedBoundary only when comparing nodes from the same boundary.</i></td></tr>
<tr><th id="3116">3116</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary">SchedBoundary</a> *<dfn class="local col9 decl" id="639ZoneArg" title='ZoneArg' data-type='llvm::SchedBoundary *' data-ref="639ZoneArg">ZoneArg</dfn> = <a class="local col4 ref" href="#634Cand" title='Cand' data-ref="634Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::AtTop" title='llvm::GenericSchedulerBase::SchedCandidate::AtTop' data-ref="llvm::GenericSchedulerBase::SchedCandidate::AtTop">AtTop</a> == <a class="local col8 ref" href="#638TryCand" title='TryCand' data-ref="638TryCand">TryCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::AtTop" title='llvm::GenericSchedulerBase::SchedCandidate::AtTop' data-ref="llvm::GenericSchedulerBase::SchedCandidate::AtTop">AtTop</a> ? &amp;<a class="local col1 ref" href="#631Zone" title='Zone' data-ref="631Zone">Zone</a> : <b>nullptr</b>;</td></tr>
<tr><th id="3117">3117</th><td>    <a class="virtual member" href="#_ZNK4llvm16GenericScheduler12tryCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_PNS_13SchedBoundaryE" title='llvm::GenericScheduler::tryCandidate' data-ref="_ZNK4llvm16GenericScheduler12tryCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_PNS_13SchedBoundaryE">tryCandidate</a>(<span class='refarg'><a class="local col4 ref" href="#634Cand" title='Cand' data-ref="634Cand">Cand</a></span>, <span class='refarg'><a class="local col8 ref" href="#638TryCand" title='TryCand' data-ref="638TryCand">TryCand</a></span>, <a class="local col9 ref" href="#639ZoneArg" title='ZoneArg' data-ref="639ZoneArg">ZoneArg</a>);</td></tr>
<tr><th id="3118">3118</th><td>    <b>if</b> (<a class="local col8 ref" href="#638TryCand" title='TryCand' data-ref="638TryCand">TryCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason">Reason</a> != <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::NoCand" title='llvm::GenericSchedulerBase::CandReason::NoCand' data-ref="llvm::GenericSchedulerBase::CandReason::NoCand">NoCand</a>) {</td></tr>
<tr><th id="3119">3119</th><td>      <i>// Initialize resource delta if needed in case future heuristics query it.</i></td></tr>
<tr><th id="3120">3120</th><td>      <b>if</b> (<a class="local col8 ref" href="#638TryCand" title='TryCand' data-ref="638TryCand">TryCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::ResDelta" title='llvm::GenericSchedulerBase::SchedCandidate::ResDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::ResDelta">ResDelta</a> <a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm20GenericSchedulerBase18SchedResourceDeltaeqERKS1_" title='llvm::GenericSchedulerBase::SchedResourceDelta::operator==' data-ref="_ZNK4llvm20GenericSchedulerBase18SchedResourceDeltaeqERKS1_">==</a> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedResourceDelta" title='llvm::GenericSchedulerBase::SchedResourceDelta' data-ref="llvm::GenericSchedulerBase::SchedResourceDelta">SchedResourceDelta</a><a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase18SchedResourceDeltaC1Ev" title='llvm::GenericSchedulerBase::SchedResourceDelta::SchedResourceDelta' data-ref="_ZN4llvm20GenericSchedulerBase18SchedResourceDeltaC1Ev">(</a>))</td></tr>
<tr><th id="3121">3121</th><td>        <a class="local col8 ref" href="#638TryCand" title='TryCand' data-ref="638TryCand">TryCand</a>.<a class="ref" href="#_ZN4llvm20GenericSchedulerBase14SchedCandidate17initResourceDeltaEPKNS_13ScheduleDAGMIEPKNS_16TargetSchedModelE" title='llvm::GenericSchedulerBase::SchedCandidate::initResourceDelta' data-ref="_ZN4llvm20GenericSchedulerBase14SchedCandidate17initResourceDeltaEPKNS_13ScheduleDAGMIEPKNS_16TargetSchedModelE">initResourceDelta</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>, <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedModel" title='llvm::GenericSchedulerBase::SchedModel' data-ref="llvm::GenericSchedulerBase::SchedModel">SchedModel</a>);</td></tr>
<tr><th id="3122">3122</th><td>      <a class="local col4 ref" href="#634Cand" title='Cand' data-ref="634Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase14SchedCandidate7setBestERS1_" title='llvm::GenericSchedulerBase::SchedCandidate::setBest' data-ref="_ZN4llvm20GenericSchedulerBase14SchedCandidate7setBestERS1_">setBest</a>(<span class='refarg'><a class="local col8 ref" href="#638TryCand" title='TryCand' data-ref="638TryCand">TryCand</a></span>);</td></tr>
<tr><th id="3123">3123</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { traceCandidate(Cand); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="member" href="#_ZN4llvm20GenericSchedulerBase14traceCandidateERKNS0_14SchedCandidateE" title='llvm::GenericSchedulerBase::traceCandidate' data-ref="_ZN4llvm20GenericSchedulerBase14traceCandidateERKNS0_14SchedCandidateE">traceCandidate</a>(<a class="local col4 ref" href="#634Cand" title='Cand' data-ref="634Cand">Cand</a>));</td></tr>
<tr><th id="3124">3124</th><td>    }</td></tr>
<tr><th id="3125">3125</th><td>  }</td></tr>
<tr><th id="3126">3126</th><td>}</td></tr>
<tr><th id="3127">3127</th><td></td></tr>
<tr><th id="3128">3128</th><td><i class="doc">/// Pick the best candidate node from either the top or bottom queue.</i></td></tr>
<tr><th id="3129">3129</th><td><a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler" title='llvm::GenericScheduler' data-ref="llvm::GenericScheduler">GenericScheduler</a>::<dfn class="decl def" id="_ZN4llvm16GenericScheduler21pickNodeBidirectionalERb" title='llvm::GenericScheduler::pickNodeBidirectional' data-ref="_ZN4llvm16GenericScheduler21pickNodeBidirectionalERb">pickNodeBidirectional</dfn>(<em>bool</em> &amp;<dfn class="local col0 decl" id="640IsTopNode" title='IsTopNode' data-type='bool &amp;' data-ref="640IsTopNode">IsTopNode</dfn>) {</td></tr>
<tr><th id="3130">3130</th><td>  <i>// Schedule as far as possible in the direction of no choice. This is most</i></td></tr>
<tr><th id="3131">3131</th><td><i>  // efficient, but also provides the best heuristics for CriticalPSets.</i></td></tr>
<tr><th id="3132">3132</th><td>  <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="641SU" title='SU' data-type='llvm::SUnit *' data-ref="641SU"><a class="local col1 ref" href="#641SU" title='SU' data-ref="641SU">SU</a></dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Bot" title='llvm::GenericScheduler::Bot' data-ref="llvm::GenericScheduler::Bot">Bot</a>.<a class="ref" href="#_ZN4llvm13SchedBoundary14pickOnlyChoiceEv" title='llvm::SchedBoundary::pickOnlyChoice' data-ref="_ZN4llvm13SchedBoundary14pickOnlyChoiceEv">pickOnlyChoice</a>()) {</td></tr>
<tr><th id="3133">3133</th><td>    <a class="local col0 ref" href="#640IsTopNode" title='IsTopNode' data-ref="640IsTopNode">IsTopNode</a> = <b>false</b>;</td></tr>
<tr><th id="3134">3134</th><td>    <a class="tu ref" href="#_ZL9tracePickN4llvm20GenericSchedulerBase10CandReasonEb" title='tracePick' data-use='c' data-ref="_ZL9tracePickN4llvm20GenericSchedulerBase10CandReasonEb">tracePick</a>(<a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::Only1" title='llvm::GenericSchedulerBase::CandReason::Only1' data-ref="llvm::GenericSchedulerBase::CandReason::Only1">Only1</a>, <b>false</b>);</td></tr>
<tr><th id="3135">3135</th><td>    <b>return</b> <a class="local col1 ref" href="#641SU" title='SU' data-ref="641SU">SU</a>;</td></tr>
<tr><th id="3136">3136</th><td>  }</td></tr>
<tr><th id="3137">3137</th><td>  <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="642SU" title='SU' data-type='llvm::SUnit *' data-ref="642SU"><a class="local col2 ref" href="#642SU" title='SU' data-ref="642SU">SU</a></dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Top" title='llvm::GenericScheduler::Top' data-ref="llvm::GenericScheduler::Top">Top</a>.<a class="ref" href="#_ZN4llvm13SchedBoundary14pickOnlyChoiceEv" title='llvm::SchedBoundary::pickOnlyChoice' data-ref="_ZN4llvm13SchedBoundary14pickOnlyChoiceEv">pickOnlyChoice</a>()) {</td></tr>
<tr><th id="3138">3138</th><td>    <a class="local col0 ref" href="#640IsTopNode" title='IsTopNode' data-ref="640IsTopNode">IsTopNode</a> = <b>true</b>;</td></tr>
<tr><th id="3139">3139</th><td>    <a class="tu ref" href="#_ZL9tracePickN4llvm20GenericSchedulerBase10CandReasonEb" title='tracePick' data-use='c' data-ref="_ZL9tracePickN4llvm20GenericSchedulerBase10CandReasonEb">tracePick</a>(<a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::Only1" title='llvm::GenericSchedulerBase::CandReason::Only1' data-ref="llvm::GenericSchedulerBase::CandReason::Only1">Only1</a>, <b>true</b>);</td></tr>
<tr><th id="3140">3140</th><td>    <b>return</b> <a class="local col2 ref" href="#642SU" title='SU' data-ref="642SU">SU</a>;</td></tr>
<tr><th id="3141">3141</th><td>  }</td></tr>
<tr><th id="3142">3142</th><td>  <i>// Set the bottom-up policy based on the state of the current bottom zone and</i></td></tr>
<tr><th id="3143">3143</th><td><i>  // the instructions outside the zone, including the top zone.</i></td></tr>
<tr><th id="3144">3144</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandPolicy" title='llvm::GenericSchedulerBase::CandPolicy' data-ref="llvm::GenericSchedulerBase::CandPolicy">CandPolicy</a> <a class="ref fake" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase10CandPolicyC1Ev" title='llvm::GenericSchedulerBase::CandPolicy::CandPolicy' data-ref="_ZN4llvm20GenericSchedulerBase10CandPolicyC1Ev"></a><dfn class="local col3 decl" id="643BotPolicy" title='BotPolicy' data-type='llvm::GenericSchedulerBase::CandPolicy' data-ref="643BotPolicy">BotPolicy</dfn>;</td></tr>
<tr><th id="3145">3145</th><td>  <a class="member" href="#_ZN4llvm20GenericSchedulerBase9setPolicyERNS0_10CandPolicyEbRNS_13SchedBoundaryEPS3_" title='llvm::GenericSchedulerBase::setPolicy' data-ref="_ZN4llvm20GenericSchedulerBase9setPolicyERNS0_10CandPolicyEbRNS_13SchedBoundaryEPS3_">setPolicy</a>(<span class='refarg'><a class="local col3 ref" href="#643BotPolicy" title='BotPolicy' data-ref="643BotPolicy">BotPolicy</a></span>, <i>/*IsPostRA=*/</i><b>false</b>, <span class='refarg'><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Bot" title='llvm::GenericScheduler::Bot' data-ref="llvm::GenericScheduler::Bot">Bot</a></span>, &amp;<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Top" title='llvm::GenericScheduler::Top' data-ref="llvm::GenericScheduler::Top">Top</a>);</td></tr>
<tr><th id="3146">3146</th><td>  <i>// Set the top-down policy based on the state of the current top zone and</i></td></tr>
<tr><th id="3147">3147</th><td><i>  // the instructions outside the zone, including the bottom zone.</i></td></tr>
<tr><th id="3148">3148</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandPolicy" title='llvm::GenericSchedulerBase::CandPolicy' data-ref="llvm::GenericSchedulerBase::CandPolicy">CandPolicy</a> <a class="ref fake" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase10CandPolicyC1Ev" title='llvm::GenericSchedulerBase::CandPolicy::CandPolicy' data-ref="_ZN4llvm20GenericSchedulerBase10CandPolicyC1Ev"></a><dfn class="local col4 decl" id="644TopPolicy" title='TopPolicy' data-type='llvm::GenericSchedulerBase::CandPolicy' data-ref="644TopPolicy">TopPolicy</dfn>;</td></tr>
<tr><th id="3149">3149</th><td>  <a class="member" href="#_ZN4llvm20GenericSchedulerBase9setPolicyERNS0_10CandPolicyEbRNS_13SchedBoundaryEPS3_" title='llvm::GenericSchedulerBase::setPolicy' data-ref="_ZN4llvm20GenericSchedulerBase9setPolicyERNS0_10CandPolicyEbRNS_13SchedBoundaryEPS3_">setPolicy</a>(<span class='refarg'><a class="local col4 ref" href="#644TopPolicy" title='TopPolicy' data-ref="644TopPolicy">TopPolicy</a></span>, <i>/*IsPostRA=*/</i><b>false</b>, <span class='refarg'><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Top" title='llvm::GenericScheduler::Top' data-ref="llvm::GenericScheduler::Top">Top</a></span>, &amp;<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Bot" title='llvm::GenericScheduler::Bot' data-ref="llvm::GenericScheduler::Bot">Bot</a>);</td></tr>
<tr><th id="3150">3150</th><td></td></tr>
<tr><th id="3151">3151</th><td>  <i>// See if BotCand is still valid (because we previously scheduled from Top).</i></td></tr>
<tr><th id="3152">3152</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Picking from Bot:\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Picking from Bot:\n"</q>);</td></tr>
<tr><th id="3153">3153</th><td>  <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::BotCand" title='llvm::GenericScheduler::BotCand' data-ref="llvm::GenericScheduler::BotCand">BotCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm20GenericSchedulerBase14SchedCandidate7isValidEv" title='llvm::GenericSchedulerBase::SchedCandidate::isValid' data-ref="_ZNK4llvm20GenericSchedulerBase14SchedCandidate7isValidEv">isValid</a>() || <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::BotCand" title='llvm::GenericScheduler::BotCand' data-ref="llvm::GenericScheduler::BotCand">BotCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduled" title='llvm::SUnit::isScheduled' data-ref="llvm::SUnit::isScheduled">isScheduled</a> ||</td></tr>
<tr><th id="3154">3154</th><td>      <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::BotCand" title='llvm::GenericScheduler::BotCand' data-ref="llvm::GenericScheduler::BotCand">BotCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Policy" title='llvm::GenericSchedulerBase::SchedCandidate::Policy' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Policy">Policy</a> <a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm20GenericSchedulerBase10CandPolicyneERKS1_" title='llvm::GenericSchedulerBase::CandPolicy::operator!=' data-ref="_ZNK4llvm20GenericSchedulerBase10CandPolicyneERKS1_">!=</a> <a class="local col3 ref" href="#643BotPolicy" title='BotPolicy' data-ref="643BotPolicy">BotPolicy</a>) {</td></tr>
<tr><th id="3155">3155</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::BotCand" title='llvm::GenericScheduler::BotCand' data-ref="llvm::GenericScheduler::BotCand">BotCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase14SchedCandidate5resetERKNS0_10CandPolicyE" title='llvm::GenericSchedulerBase::SchedCandidate::reset' data-ref="_ZN4llvm20GenericSchedulerBase14SchedCandidate5resetERKNS0_10CandPolicyE">reset</a>(<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandPolicy" title='llvm::GenericSchedulerBase::CandPolicy' data-ref="llvm::GenericSchedulerBase::CandPolicy">CandPolicy</a><a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase10CandPolicyC1Ev" title='llvm::GenericSchedulerBase::CandPolicy::CandPolicy' data-ref="_ZN4llvm20GenericSchedulerBase10CandPolicyC1Ev">(</a>));</td></tr>
<tr><th id="3156">3156</th><td>    <a class="member" href="#_ZN4llvm16GenericScheduler17pickNodeFromQueueERNS_13SchedBoundaryERKNS_20GenericSchedulerBase10CandPolicyERKNS_18RegPressureTrackerERNS3_14SchedCandidateE" title='llvm::GenericScheduler::pickNodeFromQueue' data-ref="_ZN4llvm16GenericScheduler17pickNodeFromQueueERNS_13SchedBoundaryERKNS_20GenericSchedulerBase10CandPolicyERKNS_18RegPressureTrackerERNS3_14SchedCandidateE">pickNodeFromQueue</a>(<span class='refarg'><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Bot" title='llvm::GenericScheduler::Bot' data-ref="llvm::GenericScheduler::Bot">Bot</a></span>, <a class="local col3 ref" href="#643BotPolicy" title='BotPolicy' data-ref="643BotPolicy">BotPolicy</a>, <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm17ScheduleDAGMILive15getBotRPTrackerEv" title='llvm::ScheduleDAGMILive::getBotRPTracker' data-ref="_ZNK4llvm17ScheduleDAGMILive15getBotRPTrackerEv">getBotRPTracker</a>(), <span class='refarg'><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::BotCand" title='llvm::GenericScheduler::BotCand' data-ref="llvm::GenericScheduler::BotCand">BotCand</a></span>);</td></tr>
<tr><th id="3157">3157</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (BotCand.Reason != NoCand &amp;&amp; &quot;failed to find the first candidate&quot;) ? void (0) : __assert_fail (&quot;BotCand.Reason != NoCand &amp;&amp; \&quot;failed to find the first candidate\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 3157, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::BotCand" title='llvm::GenericScheduler::BotCand' data-ref="llvm::GenericScheduler::BotCand">BotCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason">Reason</a> != <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::NoCand" title='llvm::GenericSchedulerBase::CandReason::NoCand' data-ref="llvm::GenericSchedulerBase::CandReason::NoCand">NoCand</a> &amp;&amp; <q>"failed to find the first candidate"</q>);</td></tr>
<tr><th id="3158">3158</th><td>  } <b>else</b> {</td></tr>
<tr><th id="3159">3159</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { traceCandidate(BotCand); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="member" href="#_ZN4llvm20GenericSchedulerBase14traceCandidateERKNS0_14SchedCandidateE" title='llvm::GenericSchedulerBase::traceCandidate' data-ref="_ZN4llvm20GenericSchedulerBase14traceCandidateERKNS0_14SchedCandidateE">traceCandidate</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::BotCand" title='llvm::GenericScheduler::BotCand' data-ref="llvm::GenericScheduler::BotCand">BotCand</a>));</td></tr>
<tr><th id="3160">3160</th><td><u>#<span data-ppcond="3160">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="3161">3161</th><td>    <b>if</b> (<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#VerifyScheduling" title='VerifyScheduling' data-use='m' data-ref="VerifyScheduling">VerifyScheduling</a>) {</td></tr>
<tr><th id="3162">3162</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> <a class="ref fake" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase14SchedCandidateC1Ev" title='llvm::GenericSchedulerBase::SchedCandidate::SchedCandidate' data-ref="_ZN4llvm20GenericSchedulerBase14SchedCandidateC1Ev"></a><dfn class="local col5 decl" id="645TCand" title='TCand' data-type='llvm::GenericSchedulerBase::SchedCandidate' data-ref="645TCand">TCand</dfn>;</td></tr>
<tr><th id="3163">3163</th><td>      <a class="local col5 ref" href="#645TCand" title='TCand' data-ref="645TCand">TCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase14SchedCandidate5resetERKNS0_10CandPolicyE" title='llvm::GenericSchedulerBase::SchedCandidate::reset' data-ref="_ZN4llvm20GenericSchedulerBase14SchedCandidate5resetERKNS0_10CandPolicyE">reset</a>(<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandPolicy" title='llvm::GenericSchedulerBase::CandPolicy' data-ref="llvm::GenericSchedulerBase::CandPolicy">CandPolicy</a><a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase10CandPolicyC1Ev" title='llvm::GenericSchedulerBase::CandPolicy::CandPolicy' data-ref="_ZN4llvm20GenericSchedulerBase10CandPolicyC1Ev">(</a>));</td></tr>
<tr><th id="3164">3164</th><td>      <a class="member" href="#_ZN4llvm16GenericScheduler17pickNodeFromQueueERNS_13SchedBoundaryERKNS_20GenericSchedulerBase10CandPolicyERKNS_18RegPressureTrackerERNS3_14SchedCandidateE" title='llvm::GenericScheduler::pickNodeFromQueue' data-ref="_ZN4llvm16GenericScheduler17pickNodeFromQueueERNS_13SchedBoundaryERKNS_20GenericSchedulerBase10CandPolicyERKNS_18RegPressureTrackerERNS3_14SchedCandidateE">pickNodeFromQueue</a>(<span class='refarg'><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Bot" title='llvm::GenericScheduler::Bot' data-ref="llvm::GenericScheduler::Bot">Bot</a></span>, <a class="local col3 ref" href="#643BotPolicy" title='BotPolicy' data-ref="643BotPolicy">BotPolicy</a>, <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm17ScheduleDAGMILive15getBotRPTrackerEv" title='llvm::ScheduleDAGMILive::getBotRPTracker' data-ref="_ZNK4llvm17ScheduleDAGMILive15getBotRPTrackerEv">getBotRPTracker</a>(), <span class='refarg'><a class="local col5 ref" href="#645TCand" title='TCand' data-ref="645TCand">TCand</a></span>);</td></tr>
<tr><th id="3165">3165</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TCand.SU == BotCand.SU &amp;&amp; &quot;Last pick result should correspond to re-picking right now&quot;) ? void (0) : __assert_fail (&quot;TCand.SU == BotCand.SU &amp;&amp; \&quot;Last pick result should correspond to re-picking right now\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 3166, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#645TCand" title='TCand' data-ref="645TCand">TCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a> == <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::BotCand" title='llvm::GenericScheduler::BotCand' data-ref="llvm::GenericScheduler::BotCand">BotCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a> &amp;&amp;</td></tr>
<tr><th id="3166">3166</th><td>             <q>"Last pick result should correspond to re-picking right now"</q>);</td></tr>
<tr><th id="3167">3167</th><td>    }</td></tr>
<tr><th id="3168">3168</th><td><u>#<span data-ppcond="3160">endif</span></u></td></tr>
<tr><th id="3169">3169</th><td>  }</td></tr>
<tr><th id="3170">3170</th><td></td></tr>
<tr><th id="3171">3171</th><td>  <i>// Check if the top Q has a better candidate.</i></td></tr>
<tr><th id="3172">3172</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Picking from Top:\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Picking from Top:\n"</q>);</td></tr>
<tr><th id="3173">3173</th><td>  <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm20GenericSchedulerBase14SchedCandidate7isValidEv" title='llvm::GenericSchedulerBase::SchedCandidate::isValid' data-ref="_ZNK4llvm20GenericSchedulerBase14SchedCandidate7isValidEv">isValid</a>() || <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduled" title='llvm::SUnit::isScheduled' data-ref="llvm::SUnit::isScheduled">isScheduled</a> ||</td></tr>
<tr><th id="3174">3174</th><td>      <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Policy" title='llvm::GenericSchedulerBase::SchedCandidate::Policy' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Policy">Policy</a> <a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm20GenericSchedulerBase10CandPolicyneERKS1_" title='llvm::GenericSchedulerBase::CandPolicy::operator!=' data-ref="_ZNK4llvm20GenericSchedulerBase10CandPolicyneERKS1_">!=</a> <a class="local col4 ref" href="#644TopPolicy" title='TopPolicy' data-ref="644TopPolicy">TopPolicy</a>) {</td></tr>
<tr><th id="3175">3175</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase14SchedCandidate5resetERKNS0_10CandPolicyE" title='llvm::GenericSchedulerBase::SchedCandidate::reset' data-ref="_ZN4llvm20GenericSchedulerBase14SchedCandidate5resetERKNS0_10CandPolicyE">reset</a>(<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandPolicy" title='llvm::GenericSchedulerBase::CandPolicy' data-ref="llvm::GenericSchedulerBase::CandPolicy">CandPolicy</a><a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase10CandPolicyC1Ev" title='llvm::GenericSchedulerBase::CandPolicy::CandPolicy' data-ref="_ZN4llvm20GenericSchedulerBase10CandPolicyC1Ev">(</a>));</td></tr>
<tr><th id="3176">3176</th><td>    <a class="member" href="#_ZN4llvm16GenericScheduler17pickNodeFromQueueERNS_13SchedBoundaryERKNS_20GenericSchedulerBase10CandPolicyERKNS_18RegPressureTrackerERNS3_14SchedCandidateE" title='llvm::GenericScheduler::pickNodeFromQueue' data-ref="_ZN4llvm16GenericScheduler17pickNodeFromQueueERNS_13SchedBoundaryERKNS_20GenericSchedulerBase10CandPolicyERKNS_18RegPressureTrackerERNS3_14SchedCandidateE">pickNodeFromQueue</a>(<span class='refarg'><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Top" title='llvm::GenericScheduler::Top' data-ref="llvm::GenericScheduler::Top">Top</a></span>, <a class="local col4 ref" href="#644TopPolicy" title='TopPolicy' data-ref="644TopPolicy">TopPolicy</a>, <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm17ScheduleDAGMILive15getTopRPTrackerEv" title='llvm::ScheduleDAGMILive::getTopRPTracker' data-ref="_ZNK4llvm17ScheduleDAGMILive15getTopRPTrackerEv">getTopRPTracker</a>(), <span class='refarg'><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a></span>);</td></tr>
<tr><th id="3177">3177</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TopCand.Reason != NoCand &amp;&amp; &quot;failed to find the first candidate&quot;) ? void (0) : __assert_fail (&quot;TopCand.Reason != NoCand &amp;&amp; \&quot;failed to find the first candidate\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 3177, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason">Reason</a> != <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::NoCand" title='llvm::GenericSchedulerBase::CandReason::NoCand' data-ref="llvm::GenericSchedulerBase::CandReason::NoCand">NoCand</a> &amp;&amp; <q>"failed to find the first candidate"</q>);</td></tr>
<tr><th id="3178">3178</th><td>  } <b>else</b> {</td></tr>
<tr><th id="3179">3179</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { traceCandidate(TopCand); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="member" href="#_ZN4llvm20GenericSchedulerBase14traceCandidateERKNS0_14SchedCandidateE" title='llvm::GenericSchedulerBase::traceCandidate' data-ref="_ZN4llvm20GenericSchedulerBase14traceCandidateERKNS0_14SchedCandidateE">traceCandidate</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a>));</td></tr>
<tr><th id="3180">3180</th><td><u>#<span data-ppcond="3180">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="3181">3181</th><td>    <b>if</b> (<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#VerifyScheduling" title='VerifyScheduling' data-use='m' data-ref="VerifyScheduling">VerifyScheduling</a>) {</td></tr>
<tr><th id="3182">3182</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> <a class="ref fake" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase14SchedCandidateC1Ev" title='llvm::GenericSchedulerBase::SchedCandidate::SchedCandidate' data-ref="_ZN4llvm20GenericSchedulerBase14SchedCandidateC1Ev"></a><dfn class="local col6 decl" id="646TCand" title='TCand' data-type='llvm::GenericSchedulerBase::SchedCandidate' data-ref="646TCand">TCand</dfn>;</td></tr>
<tr><th id="3183">3183</th><td>      <a class="local col6 ref" href="#646TCand" title='TCand' data-ref="646TCand">TCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase14SchedCandidate5resetERKNS0_10CandPolicyE" title='llvm::GenericSchedulerBase::SchedCandidate::reset' data-ref="_ZN4llvm20GenericSchedulerBase14SchedCandidate5resetERKNS0_10CandPolicyE">reset</a>(<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandPolicy" title='llvm::GenericSchedulerBase::CandPolicy' data-ref="llvm::GenericSchedulerBase::CandPolicy">CandPolicy</a><a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase10CandPolicyC1Ev" title='llvm::GenericSchedulerBase::CandPolicy::CandPolicy' data-ref="_ZN4llvm20GenericSchedulerBase10CandPolicyC1Ev">(</a>));</td></tr>
<tr><th id="3184">3184</th><td>      <a class="member" href="#_ZN4llvm16GenericScheduler17pickNodeFromQueueERNS_13SchedBoundaryERKNS_20GenericSchedulerBase10CandPolicyERKNS_18RegPressureTrackerERNS3_14SchedCandidateE" title='llvm::GenericScheduler::pickNodeFromQueue' data-ref="_ZN4llvm16GenericScheduler17pickNodeFromQueueERNS_13SchedBoundaryERKNS_20GenericSchedulerBase10CandPolicyERKNS_18RegPressureTrackerERNS3_14SchedCandidateE">pickNodeFromQueue</a>(<span class='refarg'><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Top" title='llvm::GenericScheduler::Top' data-ref="llvm::GenericScheduler::Top">Top</a></span>, <a class="local col4 ref" href="#644TopPolicy" title='TopPolicy' data-ref="644TopPolicy">TopPolicy</a>, <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm17ScheduleDAGMILive15getTopRPTrackerEv" title='llvm::ScheduleDAGMILive::getTopRPTracker' data-ref="_ZNK4llvm17ScheduleDAGMILive15getTopRPTrackerEv">getTopRPTracker</a>(), <span class='refarg'><a class="local col6 ref" href="#646TCand" title='TCand' data-ref="646TCand">TCand</a></span>);</td></tr>
<tr><th id="3185">3185</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TCand.SU == TopCand.SU &amp;&amp; &quot;Last pick result should correspond to re-picking right now&quot;) ? void (0) : __assert_fail (&quot;TCand.SU == TopCand.SU &amp;&amp; \&quot;Last pick result should correspond to re-picking right now\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 3186, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#646TCand" title='TCand' data-ref="646TCand">TCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a> == <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a> &amp;&amp;</td></tr>
<tr><th id="3186">3186</th><td>           <q>"Last pick result should correspond to re-picking right now"</q>);</td></tr>
<tr><th id="3187">3187</th><td>    }</td></tr>
<tr><th id="3188">3188</th><td><u>#<span data-ppcond="3180">endif</span></u></td></tr>
<tr><th id="3189">3189</th><td>  }</td></tr>
<tr><th id="3190">3190</th><td></td></tr>
<tr><th id="3191">3191</th><td>  <i>// Pick best from BotCand and TopCand.</i></td></tr>
<tr><th id="3192">3192</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (BotCand.isValid()) ? void (0) : __assert_fail (&quot;BotCand.isValid()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 3192, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::BotCand" title='llvm::GenericScheduler::BotCand' data-ref="llvm::GenericScheduler::BotCand">BotCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm20GenericSchedulerBase14SchedCandidate7isValidEv" title='llvm::GenericSchedulerBase::SchedCandidate::isValid' data-ref="_ZNK4llvm20GenericSchedulerBase14SchedCandidate7isValidEv">isValid</a>());</td></tr>
<tr><th id="3193">3193</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TopCand.isValid()) ? void (0) : __assert_fail (&quot;TopCand.isValid()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 3193, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm20GenericSchedulerBase14SchedCandidate7isValidEv" title='llvm::GenericSchedulerBase::SchedCandidate::isValid' data-ref="_ZNK4llvm20GenericSchedulerBase14SchedCandidate7isValidEv">isValid</a>());</td></tr>
<tr><th id="3194">3194</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> <dfn class="local col7 decl" id="647Cand" title='Cand' data-type='llvm::GenericSchedulerBase::SchedCandidate' data-ref="647Cand">Cand</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineScheduler.h.html#836" title='llvm::GenericSchedulerBase::SchedCandidate::SchedCandidate' data-ref="_ZN4llvm20GenericSchedulerBase14SchedCandidateC1ERKS1_"></a><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::BotCand" title='llvm::GenericScheduler::BotCand' data-ref="llvm::GenericScheduler::BotCand">BotCand</a>;</td></tr>
<tr><th id="3195">3195</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason">Reason</a> = <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::NoCand" title='llvm::GenericSchedulerBase::CandReason::NoCand' data-ref="llvm::GenericSchedulerBase::CandReason::NoCand">NoCand</a>;</td></tr>
<tr><th id="3196">3196</th><td>  <a class="virtual member" href="#_ZNK4llvm16GenericScheduler12tryCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_PNS_13SchedBoundaryE" title='llvm::GenericScheduler::tryCandidate' data-ref="_ZNK4llvm16GenericScheduler12tryCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_PNS_13SchedBoundaryE">tryCandidate</a>(<span class='refarg'><a class="local col7 ref" href="#647Cand" title='Cand' data-ref="647Cand">Cand</a></span>, <span class='refarg'><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a></span>, <b>nullptr</b>);</td></tr>
<tr><th id="3197">3197</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason">Reason</a> != <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::NoCand" title='llvm::GenericSchedulerBase::CandReason::NoCand' data-ref="llvm::GenericSchedulerBase::CandReason::NoCand">NoCand</a>) {</td></tr>
<tr><th id="3198">3198</th><td>    <a class="local col7 ref" href="#647Cand" title='Cand' data-ref="647Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase14SchedCandidate7setBestERS1_" title='llvm::GenericSchedulerBase::SchedCandidate::setBest' data-ref="_ZN4llvm20GenericSchedulerBase14SchedCandidate7setBestERS1_">setBest</a>(<span class='refarg'><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a></span>);</td></tr>
<tr><th id="3199">3199</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { traceCandidate(Cand); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="member" href="#_ZN4llvm20GenericSchedulerBase14traceCandidateERKNS0_14SchedCandidateE" title='llvm::GenericSchedulerBase::traceCandidate' data-ref="_ZN4llvm20GenericSchedulerBase14traceCandidateERKNS0_14SchedCandidateE">traceCandidate</a>(<a class="local col7 ref" href="#647Cand" title='Cand' data-ref="647Cand">Cand</a>));</td></tr>
<tr><th id="3200">3200</th><td>  }</td></tr>
<tr><th id="3201">3201</th><td></td></tr>
<tr><th id="3202">3202</th><td>  <a class="local col0 ref" href="#640IsTopNode" title='IsTopNode' data-ref="640IsTopNode">IsTopNode</a> = <a class="local col7 ref" href="#647Cand" title='Cand' data-ref="647Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::AtTop" title='llvm::GenericSchedulerBase::SchedCandidate::AtTop' data-ref="llvm::GenericSchedulerBase::SchedCandidate::AtTop">AtTop</a>;</td></tr>
<tr><th id="3203">3203</th><td>  <a class="tu ref" href="#_ZL9tracePickRKN4llvm20GenericSchedulerBase14SchedCandidateE" title='tracePick' data-use='c' data-ref="_ZL9tracePickRKN4llvm20GenericSchedulerBase14SchedCandidateE">tracePick</a>(<a class="local col7 ref" href="#647Cand" title='Cand' data-ref="647Cand">Cand</a>);</td></tr>
<tr><th id="3204">3204</th><td>  <b>return</b> <a class="local col7 ref" href="#647Cand" title='Cand' data-ref="647Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>;</td></tr>
<tr><th id="3205">3205</th><td>}</td></tr>
<tr><th id="3206">3206</th><td></td></tr>
<tr><th id="3207">3207</th><td><i class="doc">/// Pick the best node to balance the schedule. Implements MachineSchedStrategy.</i></td></tr>
<tr><th id="3208">3208</th><td><a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler" title='llvm::GenericScheduler' data-ref="llvm::GenericScheduler">GenericScheduler</a>::<dfn class="virtual decl def" id="_ZN4llvm16GenericScheduler8pickNodeERb" title='llvm::GenericScheduler::pickNode' data-ref="_ZN4llvm16GenericScheduler8pickNodeERb">pickNode</dfn>(<em>bool</em> &amp;<dfn class="local col8 decl" id="648IsTopNode" title='IsTopNode' data-type='bool &amp;' data-ref="648IsTopNode">IsTopNode</dfn>) {</td></tr>
<tr><th id="3209">3209</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13ScheduleDAGMI3topEv" title='llvm::ScheduleDAGMI::top' data-ref="_ZNK4llvm13ScheduleDAGMI3topEv">top</a>() <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13ScheduleDAGMI6bottomEv" title='llvm::ScheduleDAGMI::bottom' data-ref="_ZNK4llvm13ScheduleDAGMI6bottomEv">bottom</a>()) {</td></tr>
<tr><th id="3210">3210</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Top.Available.empty() &amp;&amp; Top.Pending.empty() &amp;&amp; Bot.Available.empty() &amp;&amp; Bot.Pending.empty() &amp;&amp; &quot;ReadyQ garbage&quot;) ? void (0) : __assert_fail (&quot;Top.Available.empty() &amp;&amp; Top.Pending.empty() &amp;&amp; Bot.Available.empty() &amp;&amp; Bot.Pending.empty() &amp;&amp; \&quot;ReadyQ garbage\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 3211, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Top" title='llvm::GenericScheduler::Top' data-ref="llvm::GenericScheduler::Top">Top</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Available" title='llvm::SchedBoundary::Available' data-ref="llvm::SchedBoundary::Available">Available</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue5emptyEv" title='llvm::ReadyQueue::empty' data-ref="_ZNK4llvm10ReadyQueue5emptyEv">empty</a>() &amp;&amp; <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Top" title='llvm::GenericScheduler::Top' data-ref="llvm::GenericScheduler::Top">Top</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Pending" title='llvm::SchedBoundary::Pending' data-ref="llvm::SchedBoundary::Pending">Pending</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue5emptyEv" title='llvm::ReadyQueue::empty' data-ref="_ZNK4llvm10ReadyQueue5emptyEv">empty</a>() &amp;&amp;</td></tr>
<tr><th id="3211">3211</th><td>           <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Bot" title='llvm::GenericScheduler::Bot' data-ref="llvm::GenericScheduler::Bot">Bot</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Available" title='llvm::SchedBoundary::Available' data-ref="llvm::SchedBoundary::Available">Available</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue5emptyEv" title='llvm::ReadyQueue::empty' data-ref="_ZNK4llvm10ReadyQueue5emptyEv">empty</a>() &amp;&amp; <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Bot" title='llvm::GenericScheduler::Bot' data-ref="llvm::GenericScheduler::Bot">Bot</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Pending" title='llvm::SchedBoundary::Pending' data-ref="llvm::SchedBoundary::Pending">Pending</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue5emptyEv" title='llvm::ReadyQueue::empty' data-ref="_ZNK4llvm10ReadyQueue5emptyEv">empty</a>() &amp;&amp; <q>"ReadyQ garbage"</q>);</td></tr>
<tr><th id="3212">3212</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="3213">3213</th><td>  }</td></tr>
<tr><th id="3214">3214</th><td>  <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="649SU" title='SU' data-type='llvm::SUnit *' data-ref="649SU">SU</dfn>;</td></tr>
<tr><th id="3215">3215</th><td>  <b>do</b> {</td></tr>
<tr><th id="3216">3216</th><td>    <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::RegionPolicy" title='llvm::GenericScheduler::RegionPolicy' data-ref="llvm::GenericScheduler::RegionPolicy">RegionPolicy</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedPolicy::OnlyTopDown" title='llvm::MachineSchedPolicy::OnlyTopDown' data-ref="llvm::MachineSchedPolicy::OnlyTopDown">OnlyTopDown</a>) {</td></tr>
<tr><th id="3217">3217</th><td>      <a class="local col9 ref" href="#649SU" title='SU' data-ref="649SU">SU</a> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Top" title='llvm::GenericScheduler::Top' data-ref="llvm::GenericScheduler::Top">Top</a>.<a class="ref" href="#_ZN4llvm13SchedBoundary14pickOnlyChoiceEv" title='llvm::SchedBoundary::pickOnlyChoice' data-ref="_ZN4llvm13SchedBoundary14pickOnlyChoiceEv">pickOnlyChoice</a>();</td></tr>
<tr><th id="3218">3218</th><td>      <b>if</b> (!<a class="local col9 ref" href="#649SU" title='SU' data-ref="649SU">SU</a>) {</td></tr>
<tr><th id="3219">3219</th><td>        <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandPolicy" title='llvm::GenericSchedulerBase::CandPolicy' data-ref="llvm::GenericSchedulerBase::CandPolicy">CandPolicy</a> <a class="ref fake" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase10CandPolicyC1Ev" title='llvm::GenericSchedulerBase::CandPolicy::CandPolicy' data-ref="_ZN4llvm20GenericSchedulerBase10CandPolicyC1Ev"></a><dfn class="local col0 decl" id="650NoPolicy" title='NoPolicy' data-type='llvm::GenericSchedulerBase::CandPolicy' data-ref="650NoPolicy">NoPolicy</dfn>;</td></tr>
<tr><th id="3220">3220</th><td>        <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase14SchedCandidate5resetERKNS0_10CandPolicyE" title='llvm::GenericSchedulerBase::SchedCandidate::reset' data-ref="_ZN4llvm20GenericSchedulerBase14SchedCandidate5resetERKNS0_10CandPolicyE">reset</a>(<a class="local col0 ref" href="#650NoPolicy" title='NoPolicy' data-ref="650NoPolicy">NoPolicy</a>);</td></tr>
<tr><th id="3221">3221</th><td>        <a class="member" href="#_ZN4llvm16GenericScheduler17pickNodeFromQueueERNS_13SchedBoundaryERKNS_20GenericSchedulerBase10CandPolicyERKNS_18RegPressureTrackerERNS3_14SchedCandidateE" title='llvm::GenericScheduler::pickNodeFromQueue' data-ref="_ZN4llvm16GenericScheduler17pickNodeFromQueueERNS_13SchedBoundaryERKNS_20GenericSchedulerBase10CandPolicyERKNS_18RegPressureTrackerERNS3_14SchedCandidateE">pickNodeFromQueue</a>(<span class='refarg'><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Top" title='llvm::GenericScheduler::Top' data-ref="llvm::GenericScheduler::Top">Top</a></span>, <a class="local col0 ref" href="#650NoPolicy" title='NoPolicy' data-ref="650NoPolicy">NoPolicy</a>, <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm17ScheduleDAGMILive15getTopRPTrackerEv" title='llvm::ScheduleDAGMILive::getTopRPTracker' data-ref="_ZNK4llvm17ScheduleDAGMILive15getTopRPTrackerEv">getTopRPTracker</a>(), <span class='refarg'><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a></span>);</td></tr>
<tr><th id="3222">3222</th><td>        <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TopCand.Reason != NoCand &amp;&amp; &quot;failed to find a candidate&quot;) ? void (0) : __assert_fail (&quot;TopCand.Reason != NoCand &amp;&amp; \&quot;failed to find a candidate\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 3222, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason">Reason</a> != <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::NoCand" title='llvm::GenericSchedulerBase::CandReason::NoCand' data-ref="llvm::GenericSchedulerBase::CandReason::NoCand">NoCand</a> &amp;&amp; <q>"failed to find a candidate"</q>);</td></tr>
<tr><th id="3223">3223</th><td>        <a class="tu ref" href="#_ZL9tracePickRKN4llvm20GenericSchedulerBase14SchedCandidateE" title='tracePick' data-use='c' data-ref="_ZL9tracePickRKN4llvm20GenericSchedulerBase14SchedCandidateE">tracePick</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a>);</td></tr>
<tr><th id="3224">3224</th><td>        <a class="local col9 ref" href="#649SU" title='SU' data-ref="649SU">SU</a> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>;</td></tr>
<tr><th id="3225">3225</th><td>      }</td></tr>
<tr><th id="3226">3226</th><td>      <a class="local col8 ref" href="#648IsTopNode" title='IsTopNode' data-ref="648IsTopNode">IsTopNode</a> = <b>true</b>;</td></tr>
<tr><th id="3227">3227</th><td>    } <b>else</b> <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::RegionPolicy" title='llvm::GenericScheduler::RegionPolicy' data-ref="llvm::GenericScheduler::RegionPolicy">RegionPolicy</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedPolicy::OnlyBottomUp" title='llvm::MachineSchedPolicy::OnlyBottomUp' data-ref="llvm::MachineSchedPolicy::OnlyBottomUp">OnlyBottomUp</a>) {</td></tr>
<tr><th id="3228">3228</th><td>      <a class="local col9 ref" href="#649SU" title='SU' data-ref="649SU">SU</a> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Bot" title='llvm::GenericScheduler::Bot' data-ref="llvm::GenericScheduler::Bot">Bot</a>.<a class="ref" href="#_ZN4llvm13SchedBoundary14pickOnlyChoiceEv" title='llvm::SchedBoundary::pickOnlyChoice' data-ref="_ZN4llvm13SchedBoundary14pickOnlyChoiceEv">pickOnlyChoice</a>();</td></tr>
<tr><th id="3229">3229</th><td>      <b>if</b> (!<a class="local col9 ref" href="#649SU" title='SU' data-ref="649SU">SU</a>) {</td></tr>
<tr><th id="3230">3230</th><td>        <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandPolicy" title='llvm::GenericSchedulerBase::CandPolicy' data-ref="llvm::GenericSchedulerBase::CandPolicy">CandPolicy</a> <a class="ref fake" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase10CandPolicyC1Ev" title='llvm::GenericSchedulerBase::CandPolicy::CandPolicy' data-ref="_ZN4llvm20GenericSchedulerBase10CandPolicyC1Ev"></a><dfn class="local col1 decl" id="651NoPolicy" title='NoPolicy' data-type='llvm::GenericSchedulerBase::CandPolicy' data-ref="651NoPolicy">NoPolicy</dfn>;</td></tr>
<tr><th id="3231">3231</th><td>        <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::BotCand" title='llvm::GenericScheduler::BotCand' data-ref="llvm::GenericScheduler::BotCand">BotCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase14SchedCandidate5resetERKNS0_10CandPolicyE" title='llvm::GenericSchedulerBase::SchedCandidate::reset' data-ref="_ZN4llvm20GenericSchedulerBase14SchedCandidate5resetERKNS0_10CandPolicyE">reset</a>(<a class="local col1 ref" href="#651NoPolicy" title='NoPolicy' data-ref="651NoPolicy">NoPolicy</a>);</td></tr>
<tr><th id="3232">3232</th><td>        <a class="member" href="#_ZN4llvm16GenericScheduler17pickNodeFromQueueERNS_13SchedBoundaryERKNS_20GenericSchedulerBase10CandPolicyERKNS_18RegPressureTrackerERNS3_14SchedCandidateE" title='llvm::GenericScheduler::pickNodeFromQueue' data-ref="_ZN4llvm16GenericScheduler17pickNodeFromQueueERNS_13SchedBoundaryERKNS_20GenericSchedulerBase10CandPolicyERKNS_18RegPressureTrackerERNS3_14SchedCandidateE">pickNodeFromQueue</a>(<span class='refarg'><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Bot" title='llvm::GenericScheduler::Bot' data-ref="llvm::GenericScheduler::Bot">Bot</a></span>, <a class="local col1 ref" href="#651NoPolicy" title='NoPolicy' data-ref="651NoPolicy">NoPolicy</a>, <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm17ScheduleDAGMILive15getBotRPTrackerEv" title='llvm::ScheduleDAGMILive::getBotRPTracker' data-ref="_ZNK4llvm17ScheduleDAGMILive15getBotRPTrackerEv">getBotRPTracker</a>(), <span class='refarg'><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::BotCand" title='llvm::GenericScheduler::BotCand' data-ref="llvm::GenericScheduler::BotCand">BotCand</a></span>);</td></tr>
<tr><th id="3233">3233</th><td>        <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (BotCand.Reason != NoCand &amp;&amp; &quot;failed to find a candidate&quot;) ? void (0) : __assert_fail (&quot;BotCand.Reason != NoCand &amp;&amp; \&quot;failed to find a candidate\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 3233, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::BotCand" title='llvm::GenericScheduler::BotCand' data-ref="llvm::GenericScheduler::BotCand">BotCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason">Reason</a> != <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::NoCand" title='llvm::GenericSchedulerBase::CandReason::NoCand' data-ref="llvm::GenericSchedulerBase::CandReason::NoCand">NoCand</a> &amp;&amp; <q>"failed to find a candidate"</q>);</td></tr>
<tr><th id="3234">3234</th><td>        <a class="tu ref" href="#_ZL9tracePickRKN4llvm20GenericSchedulerBase14SchedCandidateE" title='tracePick' data-use='c' data-ref="_ZL9tracePickRKN4llvm20GenericSchedulerBase14SchedCandidateE">tracePick</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::BotCand" title='llvm::GenericScheduler::BotCand' data-ref="llvm::GenericScheduler::BotCand">BotCand</a>);</td></tr>
<tr><th id="3235">3235</th><td>        <a class="local col9 ref" href="#649SU" title='SU' data-ref="649SU">SU</a> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::BotCand" title='llvm::GenericScheduler::BotCand' data-ref="llvm::GenericScheduler::BotCand">BotCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>;</td></tr>
<tr><th id="3236">3236</th><td>      }</td></tr>
<tr><th id="3237">3237</th><td>      <a class="local col8 ref" href="#648IsTopNode" title='IsTopNode' data-ref="648IsTopNode">IsTopNode</a> = <b>false</b>;</td></tr>
<tr><th id="3238">3238</th><td>    } <b>else</b> {</td></tr>
<tr><th id="3239">3239</th><td>      <a class="local col9 ref" href="#649SU" title='SU' data-ref="649SU">SU</a> = <a class="member" href="#_ZN4llvm16GenericScheduler21pickNodeBidirectionalERb" title='llvm::GenericScheduler::pickNodeBidirectional' data-ref="_ZN4llvm16GenericScheduler21pickNodeBidirectionalERb">pickNodeBidirectional</a>(<span class='refarg'><a class="local col8 ref" href="#648IsTopNode" title='IsTopNode' data-ref="648IsTopNode">IsTopNode</a></span>);</td></tr>
<tr><th id="3240">3240</th><td>    }</td></tr>
<tr><th id="3241">3241</th><td>  } <b>while</b> (<a class="local col9 ref" href="#649SU" title='SU' data-ref="649SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduled" title='llvm::SUnit::isScheduled' data-ref="llvm::SUnit::isScheduled">isScheduled</a>);</td></tr>
<tr><th id="3242">3242</th><td></td></tr>
<tr><th id="3243">3243</th><td>  <b>if</b> (<a class="local col9 ref" href="#649SU" title='SU' data-ref="649SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit10isTopReadyEv" title='llvm::SUnit::isTopReady' data-ref="_ZNK4llvm5SUnit10isTopReadyEv">isTopReady</a>())</td></tr>
<tr><th id="3244">3244</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Top" title='llvm::GenericScheduler::Top' data-ref="llvm::GenericScheduler::Top">Top</a>.<a class="ref" href="#_ZN4llvm13SchedBoundary11removeReadyEPNS_5SUnitE" title='llvm::SchedBoundary::removeReady' data-ref="_ZN4llvm13SchedBoundary11removeReadyEPNS_5SUnitE">removeReady</a>(<a class="local col9 ref" href="#649SU" title='SU' data-ref="649SU">SU</a>);</td></tr>
<tr><th id="3245">3245</th><td>  <b>if</b> (<a class="local col9 ref" href="#649SU" title='SU' data-ref="649SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit13isBottomReadyEv" title='llvm::SUnit::isBottomReady' data-ref="_ZNK4llvm5SUnit13isBottomReadyEv">isBottomReady</a>())</td></tr>
<tr><th id="3246">3246</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Bot" title='llvm::GenericScheduler::Bot' data-ref="llvm::GenericScheduler::Bot">Bot</a>.<a class="ref" href="#_ZN4llvm13SchedBoundary11removeReadyEPNS_5SUnitE" title='llvm::SchedBoundary::removeReady' data-ref="_ZN4llvm13SchedBoundary11removeReadyEPNS_5SUnitE">removeReady</a>(<a class="local col9 ref" href="#649SU" title='SU' data-ref="649SU">SU</a>);</td></tr>
<tr><th id="3247">3247</th><td></td></tr>
<tr><th id="3248">3248</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Scheduling SU(&quot; &lt;&lt; SU-&gt;NodeNum &lt;&lt; &quot;) &quot; &lt;&lt; *SU-&gt;getInstr(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Scheduling SU("</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col9 ref" href="#649SU" title='SU' data-ref="649SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") "</q></td></tr>
<tr><th id="3249">3249</th><td>                    <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col9 ref" href="#649SU" title='SU' data-ref="649SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>());</td></tr>
<tr><th id="3250">3250</th><td>  <b>return</b> <a class="local col9 ref" href="#649SU" title='SU' data-ref="649SU">SU</a>;</td></tr>
<tr><th id="3251">3251</th><td>}</td></tr>
<tr><th id="3252">3252</th><td></td></tr>
<tr><th id="3253">3253</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler" title='llvm::GenericScheduler' data-ref="llvm::GenericScheduler">GenericScheduler</a>::<dfn class="decl def" id="_ZN4llvm16GenericScheduler17reschedulePhysRegEPNS_5SUnitEb" title='llvm::GenericScheduler::reschedulePhysReg' data-ref="_ZN4llvm16GenericScheduler17reschedulePhysRegEPNS_5SUnitEb">reschedulePhysReg</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="652SU" title='SU' data-type='llvm::SUnit *' data-ref="652SU">SU</dfn>, <em>bool</em> <dfn class="local col3 decl" id="653isTop" title='isTop' data-type='bool' data-ref="653isTop">isTop</dfn>) {</td></tr>
<tr><th id="3254">3254</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="654InsertPos" title='InsertPos' data-type='MachineBasicBlock::iterator' data-ref="654InsertPos">InsertPos</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col2 ref" href="#652SU" title='SU' data-ref="652SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="3255">3255</th><td>  <b>if</b> (!<a class="local col3 ref" href="#653isTop" title='isTop' data-ref="653isTop">isTop</a>)</td></tr>
<tr><th id="3256">3256</th><td>    <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col4 ref" href="#654InsertPos" title='InsertPos' data-ref="654InsertPos">InsertPos</a>;</td></tr>
<tr><th id="3257">3257</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>&gt; &amp;<dfn class="local col5 decl" id="655Deps" title='Deps' data-type='SmallVectorImpl&lt;llvm::SDep&gt; &amp;' data-ref="655Deps">Deps</dfn> = <a class="local col3 ref" href="#653isTop" title='isTop' data-ref="653isTop">isTop</a> ? <a class="local col2 ref" href="#652SU" title='SU' data-ref="652SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a> : <a class="local col2 ref" href="#652SU" title='SU' data-ref="652SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>;</td></tr>
<tr><th id="3258">3258</th><td></td></tr>
<tr><th id="3259">3259</th><td>  <i>// Find already scheduled copies with a single physreg dependence and move</i></td></tr>
<tr><th id="3260">3260</th><td><i>  // them just above the scheduled instruction.</i></td></tr>
<tr><th id="3261">3261</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col6 decl" id="656Dep" title='Dep' data-type='llvm::SDep &amp;' data-ref="656Dep">Dep</dfn> : <a class="local col5 ref" href="#655Deps" title='Deps' data-ref="655Deps">Deps</a>) {</td></tr>
<tr><th id="3262">3262</th><td>    <b>if</b> (<a class="local col6 ref" href="#656Dep" title='Dep' data-ref="656Dep">Dep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() != <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Data" title='llvm::SDep::Kind::Data' data-ref="llvm::SDep::Kind::Data">Data</a> || !<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::TRI" title='llvm::GenericSchedulerBase::TRI' data-ref="llvm::GenericSchedulerBase::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col6 ref" href="#656Dep" title='Dep' data-ref="656Dep">Dep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>()))</td></tr>
<tr><th id="3263">3263</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3264">3264</th><td>    <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="657DepSU" title='DepSU' data-type='llvm::SUnit *' data-ref="657DepSU">DepSU</dfn> = <a class="local col6 ref" href="#656Dep" title='Dep' data-ref="656Dep">Dep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="3265">3265</th><td>    <b>if</b> (<a class="local col3 ref" href="#653isTop" title='isTop' data-ref="653isTop">isTop</a> ? <a class="local col7 ref" href="#657DepSU" title='DepSU' data-ref="657DepSU">DepSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &gt; <var>1</var> : <a class="local col7 ref" href="#657DepSU" title='DepSU' data-ref="657DepSU">DepSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &gt; <var>1</var>)</td></tr>
<tr><th id="3266">3266</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3267">3267</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="658Copy" title='Copy' data-type='llvm::MachineInstr *' data-ref="658Copy">Copy</dfn> = <a class="local col7 ref" href="#657DepSU" title='DepSU' data-ref="657DepSU">DepSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="3268">3268</th><td>    <b>if</b> (!<a class="local col8 ref" href="#658Copy" title='Copy' data-ref="658Copy">Copy</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() &amp;&amp; !<a class="local col8 ref" href="#658Copy" title='Copy' data-ref="658Copy">Copy</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE" title='llvm::MachineInstr::isMoveImmediate' data-ref="_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE">isMoveImmediate</a>())</td></tr>
<tr><th id="3269">3269</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3270">3270</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;  Rescheduling physreg copy &quot;; DAG-&gt;dumpNode(*Dep.getSUnit()); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Rescheduling physreg copy "</q>;</td></tr>
<tr><th id="3271">3271</th><td>               <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8dumpNodeERKNS_5SUnitE" title='llvm::ScheduleDAGInstrs::dumpNode' data-ref="_ZNK4llvm17ScheduleDAGInstrs8dumpNodeERKNS_5SUnitE">dumpNode</a>(*<a class="local col6 ref" href="#656Dep" title='Dep' data-ref="656Dep">Dep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()));</td></tr>
<tr><th id="3272">3272</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="#_ZN4llvm13ScheduleDAGMI15moveInstructionEPNS_12MachineInstrENS_26MachineInstrBundleIteratorIS1_Lb0EEE" title='llvm::ScheduleDAGMI::moveInstruction' data-ref="_ZN4llvm13ScheduleDAGMI15moveInstructionEPNS_12MachineInstrENS_26MachineInstrBundleIteratorIS1_Lb0EEE">moveInstruction</a>(<a class="local col8 ref" href="#658Copy" title='Copy' data-ref="658Copy">Copy</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#654InsertPos" title='InsertPos' data-ref="654InsertPos">InsertPos</a>);</td></tr>
<tr><th id="3273">3273</th><td>  }</td></tr>
<tr><th id="3274">3274</th><td>}</td></tr>
<tr><th id="3275">3275</th><td></td></tr>
<tr><th id="3276">3276</th><td><i class="doc">/// Update the scheduler's state after scheduling a node. This is the same node</i></td></tr>
<tr><th id="3277">3277</th><td><i class="doc">/// that was just returned by pickNode(). However, ScheduleDAGMILive needs to</i></td></tr>
<tr><th id="3278">3278</th><td><i class="doc">/// update it's state based on the current cycle before MachineSchedStrategy</i></td></tr>
<tr><th id="3279">3279</th><td><i class="doc">/// does.</i></td></tr>
<tr><th id="3280">3280</th><td><i class="doc">///</i></td></tr>
<tr><th id="3281">3281</th><td><i class="doc">/// FIXME: Eventually, we may bundle physreg copies rather than rescheduling</i></td></tr>
<tr><th id="3282">3282</th><td><i class="doc">/// them here. See comments in biasPhysReg.</i></td></tr>
<tr><th id="3283">3283</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler" title='llvm::GenericScheduler' data-ref="llvm::GenericScheduler">GenericScheduler</a>::<dfn class="virtual decl def" id="_ZN4llvm16GenericScheduler9schedNodeEPNS_5SUnitEb" title='llvm::GenericScheduler::schedNode' data-ref="_ZN4llvm16GenericScheduler9schedNodeEPNS_5SUnitEb">schedNode</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="659SU" title='SU' data-type='llvm::SUnit *' data-ref="659SU">SU</dfn>, <em>bool</em> <dfn class="local col0 decl" id="660IsTopNode" title='IsTopNode' data-type='bool' data-ref="660IsTopNode">IsTopNode</dfn>) {</td></tr>
<tr><th id="3284">3284</th><td>  <b>if</b> (<a class="local col0 ref" href="#660IsTopNode" title='IsTopNode' data-ref="660IsTopNode">IsTopNode</a>) {</td></tr>
<tr><th id="3285">3285</th><td>    <a class="local col9 ref" href="#659SU" title='SU' data-ref="659SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::TopReadyCycle" title='llvm::SUnit::TopReadyCycle' data-ref="llvm::SUnit::TopReadyCycle">TopReadyCycle</a> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col9 ref" href="#659SU" title='SU' data-ref="659SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::TopReadyCycle" title='llvm::SUnit::TopReadyCycle' data-ref="llvm::SUnit::TopReadyCycle">TopReadyCycle</a>, <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Top" title='llvm::GenericScheduler::Top' data-ref="llvm::GenericScheduler::Top">Top</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary12getCurrCycleEv" title='llvm::SchedBoundary::getCurrCycle' data-ref="_ZNK4llvm13SchedBoundary12getCurrCycleEv">getCurrCycle</a>());</td></tr>
<tr><th id="3286">3286</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Top" title='llvm::GenericScheduler::Top' data-ref="llvm::GenericScheduler::Top">Top</a>.<a class="ref" href="#_ZN4llvm13SchedBoundary8bumpNodeEPNS_5SUnitE" title='llvm::SchedBoundary::bumpNode' data-ref="_ZN4llvm13SchedBoundary8bumpNodeEPNS_5SUnitE">bumpNode</a>(<a class="local col9 ref" href="#659SU" title='SU' data-ref="659SU">SU</a>);</td></tr>
<tr><th id="3287">3287</th><td>    <b>if</b> (<a class="local col9 ref" href="#659SU" title='SU' data-ref="659SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::hasPhysRegUses" title='llvm::SUnit::hasPhysRegUses' data-ref="llvm::SUnit::hasPhysRegUses">hasPhysRegUses</a>)</td></tr>
<tr><th id="3288">3288</th><td>      <a class="member" href="#_ZN4llvm16GenericScheduler17reschedulePhysRegEPNS_5SUnitEb" title='llvm::GenericScheduler::reschedulePhysReg' data-ref="_ZN4llvm16GenericScheduler17reschedulePhysRegEPNS_5SUnitEb">reschedulePhysReg</a>(<a class="local col9 ref" href="#659SU" title='SU' data-ref="659SU">SU</a>, <b>true</b>);</td></tr>
<tr><th id="3289">3289</th><td>  } <b>else</b> {</td></tr>
<tr><th id="3290">3290</th><td>    <a class="local col9 ref" href="#659SU" title='SU' data-ref="659SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::BotReadyCycle" title='llvm::SUnit::BotReadyCycle' data-ref="llvm::SUnit::BotReadyCycle">BotReadyCycle</a> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col9 ref" href="#659SU" title='SU' data-ref="659SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::BotReadyCycle" title='llvm::SUnit::BotReadyCycle' data-ref="llvm::SUnit::BotReadyCycle">BotReadyCycle</a>, <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Bot" title='llvm::GenericScheduler::Bot' data-ref="llvm::GenericScheduler::Bot">Bot</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary12getCurrCycleEv" title='llvm::SchedBoundary::getCurrCycle' data-ref="_ZNK4llvm13SchedBoundary12getCurrCycleEv">getCurrCycle</a>());</td></tr>
<tr><th id="3291">3291</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Bot" title='llvm::GenericScheduler::Bot' data-ref="llvm::GenericScheduler::Bot">Bot</a>.<a class="ref" href="#_ZN4llvm13SchedBoundary8bumpNodeEPNS_5SUnitE" title='llvm::SchedBoundary::bumpNode' data-ref="_ZN4llvm13SchedBoundary8bumpNodeEPNS_5SUnitE">bumpNode</a>(<a class="local col9 ref" href="#659SU" title='SU' data-ref="659SU">SU</a>);</td></tr>
<tr><th id="3292">3292</th><td>    <b>if</b> (<a class="local col9 ref" href="#659SU" title='SU' data-ref="659SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::hasPhysRegDefs" title='llvm::SUnit::hasPhysRegDefs' data-ref="llvm::SUnit::hasPhysRegDefs">hasPhysRegDefs</a>)</td></tr>
<tr><th id="3293">3293</th><td>      <a class="member" href="#_ZN4llvm16GenericScheduler17reschedulePhysRegEPNS_5SUnitEb" title='llvm::GenericScheduler::reschedulePhysReg' data-ref="_ZN4llvm16GenericScheduler17reschedulePhysRegEPNS_5SUnitEb">reschedulePhysReg</a>(<a class="local col9 ref" href="#659SU" title='SU' data-ref="659SU">SU</a>, <b>false</b>);</td></tr>
<tr><th id="3294">3294</th><td>  }</td></tr>
<tr><th id="3295">3295</th><td>}</td></tr>
<tr><th id="3296">3296</th><td></td></tr>
<tr><th id="3297">3297</th><td><i class="doc">/// Create the standard converging machine scheduler. This will be used as the</i></td></tr>
<tr><th id="3298">3298</th><td><i class="doc">/// default scheduler if the target does not set a default.</i></td></tr>
<tr><th id="3299">3299</th><td><a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive" title='llvm::ScheduleDAGMILive' data-ref="llvm::ScheduleDAGMILive">ScheduleDAGMILive</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm22createGenericSchedLiveEPNS_19MachineSchedContextE" title='llvm::createGenericSchedLive' data-ref="_ZN4llvm22createGenericSchedLiveEPNS_19MachineSchedContextE">createGenericSchedLive</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a> *<dfn class="local col1 decl" id="661C" title='C' data-type='llvm::MachineSchedContext *' data-ref="661C">C</dfn>) {</td></tr>
<tr><th id="3300">3300</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive" title='llvm::ScheduleDAGMILive' data-ref="llvm::ScheduleDAGMILive">ScheduleDAGMILive</a> *<dfn class="local col2 decl" id="662DAG" title='DAG' data-type='llvm::ScheduleDAGMILive *' data-ref="662DAG">DAG</dfn> =</td></tr>
<tr><th id="3301">3301</th><td>      <b>new</b> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive" title='llvm::ScheduleDAGMILive' data-ref="llvm::ScheduleDAGMILive">ScheduleDAGMILive</a><a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm17ScheduleDAGMILiveC1EPNS_19MachineSchedContextESt10unique_ptrINS_20MachineSchedStrategyESt14default_deleteIS4_EE" title='llvm::ScheduleDAGMILive::ScheduleDAGMILive' data-ref="_ZN4llvm17ScheduleDAGMILiveC1EPNS_19MachineSchedContextESt10unique_ptrINS_20MachineSchedStrategyESt14default_deleteIS4_EE">(</a><a class="local col1 ref" href="#661C" title='C' data-ref="661C">C</a>, <a class="ref fake" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></a><span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler" title='llvm::GenericScheduler' data-ref="llvm::GenericScheduler">GenericScheduler</a>&gt;(<span class='refarg'><a class="local col1 ref" href="#661C" title='C' data-ref="661C">C</a></span>));</td></tr>
<tr><th id="3302">3302</th><td>  <i>// Register DAG post-processors.</i></td></tr>
<tr><th id="3303">3303</th><td><i>  //</i></td></tr>
<tr><th id="3304">3304</th><td><i>  // FIXME: extend the mutation API to allow earlier mutations to instantiate</i></td></tr>
<tr><th id="3305">3305</th><td><i>  // data and pass it to later mutations. Have a single mutation that gathers</i></td></tr>
<tr><th id="3306">3306</th><td><i>  // the interesting nodes in one pass.</i></td></tr>
<tr><th id="3307">3307</th><td>  <a class="local col2 ref" href="#662DAG" title='DAG' data-ref="662DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm13ScheduleDAGMI11addMutationESt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS2_EE" title='llvm::ScheduleDAGMI::addMutation' data-ref="_ZN4llvm13ScheduleDAGMI11addMutationESt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS2_EE">addMutation</a>(<a class="ref" href="#_ZN4llvm30createCopyConstrainDAGMutationEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE" title='llvm::createCopyConstrainDAGMutation' data-ref="_ZN4llvm30createCopyConstrainDAGMutationEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">createCopyConstrainDAGMutation</a>(<a class="local col2 ref" href="#662DAG" title='DAG' data-ref="662DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>, <a class="local col2 ref" href="#662DAG" title='DAG' data-ref="662DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>));</td></tr>
<tr><th id="3308">3308</th><td>  <b>return</b> <a class="local col2 ref" href="#662DAG" title='DAG' data-ref="662DAG">DAG</a>;</td></tr>
<tr><th id="3309">3309</th><td>}</td></tr>
<tr><th id="3310">3310</th><td></td></tr>
<tr><th id="3311">3311</th><td><em>static</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> *<dfn class="tu decl def" id="_ZL20createConveringSchedPN4llvm19MachineSchedContextE" title='createConveringSched' data-type='llvm::ScheduleDAGInstrs * createConveringSched(llvm::MachineSchedContext * C)' data-ref="_ZL20createConveringSchedPN4llvm19MachineSchedContextE">createConveringSched</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a> *<dfn class="local col3 decl" id="663C" title='C' data-type='llvm::MachineSchedContext *' data-ref="663C">C</dfn>) {</td></tr>
<tr><th id="3312">3312</th><td>  <b>return</b> <a class="ref" href="#_ZN4llvm22createGenericSchedLiveEPNS_19MachineSchedContextE" title='llvm::createGenericSchedLive' data-ref="_ZN4llvm22createGenericSchedLiveEPNS_19MachineSchedContextE">createGenericSchedLive</a>(<a class="local col3 ref" href="#663C" title='C' data-ref="663C">C</a>);</td></tr>
<tr><th id="3313">3313</th><td>}</td></tr>
<tr><th id="3314">3314</th><td></td></tr>
<tr><th id="3315">3315</th><td><em>static</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedRegistry" title='llvm::MachineSchedRegistry' data-ref="llvm::MachineSchedRegistry">MachineSchedRegistry</a></td></tr>
<tr><th id="3316">3316</th><td><dfn class="tu decl def" id="GenericSchedRegistry" title='GenericSchedRegistry' data-type='llvm::MachineSchedRegistry' data-ref="GenericSchedRegistry">GenericSchedRegistry</dfn><a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20MachineSchedRegistryC1EPKcS2_PFPNS_17ScheduleDAGInstrsEPNS_19MachineSchedContextEE" title='llvm::MachineSchedRegistry::MachineSchedRegistry' data-ref="_ZN4llvm20MachineSchedRegistryC1EPKcS2_PFPNS_17ScheduleDAGInstrsEPNS_19MachineSchedContextEE">(</a><q>"converge"</q>, <q>"Standard converging scheduler."</q>,</td></tr>
<tr><th id="3317">3317</th><td>                     <a class="tu ref" href="#_ZL20createConveringSchedPN4llvm19MachineSchedContextE" title='createConveringSched' data-use='r' data-ref="_ZL20createConveringSchedPN4llvm19MachineSchedContextE">createConveringSched</a>);</td></tr>
<tr><th id="3318">3318</th><td></td></tr>
<tr><th id="3319">3319</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="3320">3320</th><td><i>// PostGenericScheduler - Generic PostRA implementation of MachineSchedStrategy.</i></td></tr>
<tr><th id="3321">3321</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="3322">3322</th><td></td></tr>
<tr><th id="3323">3323</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler" title='llvm::PostGenericScheduler' data-ref="llvm::PostGenericScheduler">PostGenericScheduler</a>::<dfn class="virtual decl def" id="_ZN4llvm20PostGenericScheduler10initializeEPNS_13ScheduleDAGMIE" title='llvm::PostGenericScheduler::initialize' data-ref="_ZN4llvm20PostGenericScheduler10initializeEPNS_13ScheduleDAGMIE">initialize</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a> *<dfn class="local col4 decl" id="664Dag" title='Dag' data-type='llvm::ScheduleDAGMI *' data-ref="664Dag">Dag</dfn>) {</td></tr>
<tr><th id="3324">3324</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler::DAG" title='llvm::PostGenericScheduler::DAG' data-ref="llvm::PostGenericScheduler::DAG">DAG</a> = <a class="local col4 ref" href="#664Dag" title='Dag' data-ref="664Dag">Dag</a>;</td></tr>
<tr><th id="3325">3325</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedModel" title='llvm::GenericSchedulerBase::SchedModel' data-ref="llvm::GenericSchedulerBase::SchedModel">SchedModel</a> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler::DAG" title='llvm::PostGenericScheduler::DAG' data-ref="llvm::PostGenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs13getSchedModelEv" title='llvm::ScheduleDAGInstrs::getSchedModel' data-ref="_ZNK4llvm17ScheduleDAGInstrs13getSchedModelEv">getSchedModel</a>();</td></tr>
<tr><th id="3326">3326</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::TRI" title='llvm::GenericSchedulerBase::TRI' data-ref="llvm::GenericSchedulerBase::TRI">TRI</a> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler::DAG" title='llvm::PostGenericScheduler::DAG' data-ref="llvm::PostGenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>;</td></tr>
<tr><th id="3327">3327</th><td></td></tr>
<tr><th id="3328">3328</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::Rem" title='llvm::GenericSchedulerBase::Rem' data-ref="llvm::GenericSchedulerBase::Rem">Rem</a>.<a class="ref" href="#_ZN4llvm14SchedRemainder4initEPNS_13ScheduleDAGMIEPKNS_16TargetSchedModelE" title='llvm::SchedRemainder::init' data-ref="_ZN4llvm14SchedRemainder4initEPNS_13ScheduleDAGMIEPKNS_16TargetSchedModelE">init</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler::DAG" title='llvm::PostGenericScheduler::DAG' data-ref="llvm::PostGenericScheduler::DAG">DAG</a>, <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedModel" title='llvm::GenericSchedulerBase::SchedModel' data-ref="llvm::GenericSchedulerBase::SchedModel">SchedModel</a>);</td></tr>
<tr><th id="3329">3329</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler::Top" title='llvm::PostGenericScheduler::Top' data-ref="llvm::PostGenericScheduler::Top">Top</a>.<a class="ref" href="#_ZN4llvm13SchedBoundary4initEPNS_13ScheduleDAGMIEPKNS_16TargetSchedModelEPNS_14SchedRemainderE" title='llvm::SchedBoundary::init' data-ref="_ZN4llvm13SchedBoundary4initEPNS_13ScheduleDAGMIEPKNS_16TargetSchedModelEPNS_14SchedRemainderE">init</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler::DAG" title='llvm::PostGenericScheduler::DAG' data-ref="llvm::PostGenericScheduler::DAG">DAG</a>, <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedModel" title='llvm::GenericSchedulerBase::SchedModel' data-ref="llvm::GenericSchedulerBase::SchedModel">SchedModel</a>, &amp;<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::Rem" title='llvm::GenericSchedulerBase::Rem' data-ref="llvm::GenericSchedulerBase::Rem">Rem</a>);</td></tr>
<tr><th id="3330">3330</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler::BotRoots" title='llvm::PostGenericScheduler::BotRoots' data-ref="llvm::PostGenericScheduler::BotRoots">BotRoots</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="3331">3331</th><td></td></tr>
<tr><th id="3332">3332</th><td>  <i>// Initialize the HazardRecognizers. If itineraries don't exist, are empty,</i></td></tr>
<tr><th id="3333">3333</th><td><i>  // or are disabled, then these HazardRecs will be disabled.</i></td></tr>
<tr><th id="3334">3334</th><td>  <em>const</em> <a class="type" href="../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col5 decl" id="665Itin" title='Itin' data-type='const llvm::InstrItineraryData *' data-ref="665Itin">Itin</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedModel" title='llvm::GenericSchedulerBase::SchedModel' data-ref="llvm::GenericSchedulerBase::SchedModel">SchedModel</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel19getInstrItinerariesEv" title='llvm::TargetSchedModel::getInstrItineraries' data-ref="_ZNK4llvm16TargetSchedModel19getInstrItinerariesEv">getInstrItineraries</a>();</td></tr>
<tr><th id="3335">3335</th><td>  <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler::Top" title='llvm::PostGenericScheduler::Top' data-ref="llvm::PostGenericScheduler::Top">Top</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::HazardRec" title='llvm::SchedBoundary::HazardRec' data-ref="llvm::SchedBoundary::HazardRec">HazardRec</a>) {</td></tr>
<tr><th id="3336">3336</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler::Top" title='llvm::PostGenericScheduler::Top' data-ref="llvm::PostGenericScheduler::Top">Top</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::HazardRec" title='llvm::SchedBoundary::HazardRec' data-ref="llvm::SchedBoundary::HazardRec">HazardRec</a> =</td></tr>
<tr><th id="3337">3337</th><td>        <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler::DAG" title='llvm::PostGenericScheduler::DAG' data-ref="llvm::PostGenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>()-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo30CreateTargetMIHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE" title='llvm::TargetInstrInfo::CreateTargetMIHazardRecognizer' data-ref="_ZNK4llvm15TargetInstrInfo30CreateTargetMIHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE">CreateTargetMIHazardRecognizer</a>(</td></tr>
<tr><th id="3338">3338</th><td>            <a class="local col5 ref" href="#665Itin" title='Itin' data-ref="665Itin">Itin</a>, <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler::DAG" title='llvm::PostGenericScheduler::DAG' data-ref="llvm::PostGenericScheduler::DAG">DAG</a>);</td></tr>
<tr><th id="3339">3339</th><td>  }</td></tr>
<tr><th id="3340">3340</th><td>}</td></tr>
<tr><th id="3341">3341</th><td></td></tr>
<tr><th id="3342">3342</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler" title='llvm::PostGenericScheduler' data-ref="llvm::PostGenericScheduler">PostGenericScheduler</a>::<dfn class="virtual decl def" id="_ZN4llvm20PostGenericScheduler13registerRootsEv" title='llvm::PostGenericScheduler::registerRoots' data-ref="_ZN4llvm20PostGenericScheduler13registerRootsEv">registerRoots</dfn>() {</td></tr>
<tr><th id="3343">3343</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::Rem" title='llvm::GenericSchedulerBase::Rem' data-ref="llvm::GenericSchedulerBase::Rem">Rem</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedRemainder::CriticalPath" title='llvm::SchedRemainder::CriticalPath' data-ref="llvm::SchedRemainder::CriticalPath">CriticalPath</a> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler::DAG" title='llvm::PostGenericScheduler::DAG' data-ref="llvm::PostGenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::ExitSU" title='llvm::ScheduleDAG::ExitSU' data-ref="llvm::ScheduleDAG::ExitSU">ExitSU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>();</td></tr>
<tr><th id="3344">3344</th><td></td></tr>
<tr><th id="3345">3345</th><td>  <i>// Some roots may not feed into ExitSU. Check all of them in case.</i></td></tr>
<tr><th id="3346">3346</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="666SU" title='SU' data-type='const llvm::SUnit *' data-ref="666SU">SU</dfn> : <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler::BotRoots" title='llvm::PostGenericScheduler::BotRoots' data-ref="llvm::PostGenericScheduler::BotRoots">BotRoots</a>) {</td></tr>
<tr><th id="3347">3347</th><td>    <b>if</b> (<a class="local col6 ref" href="#666SU" title='SU' data-ref="666SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>() &gt; <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::Rem" title='llvm::GenericSchedulerBase::Rem' data-ref="llvm::GenericSchedulerBase::Rem">Rem</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedRemainder::CriticalPath" title='llvm::SchedRemainder::CriticalPath' data-ref="llvm::SchedRemainder::CriticalPath">CriticalPath</a>)</td></tr>
<tr><th id="3348">3348</th><td>      <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::Rem" title='llvm::GenericSchedulerBase::Rem' data-ref="llvm::GenericSchedulerBase::Rem">Rem</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedRemainder::CriticalPath" title='llvm::SchedRemainder::CriticalPath' data-ref="llvm::SchedRemainder::CriticalPath">CriticalPath</a> = <a class="local col6 ref" href="#666SU" title='SU' data-ref="666SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>();</td></tr>
<tr><th id="3349">3349</th><td>  }</td></tr>
<tr><th id="3350">3350</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Critical Path: (PGS-RR) &quot; &lt;&lt; Rem.CriticalPath &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Critical Path: (PGS-RR) "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::Rem" title='llvm::GenericSchedulerBase::Rem' data-ref="llvm::GenericSchedulerBase::Rem">Rem</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedRemainder::CriticalPath" title='llvm::SchedRemainder::CriticalPath' data-ref="llvm::SchedRemainder::CriticalPath">CriticalPath</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="3351">3351</th><td>  <b>if</b> (<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="ref" href="#llvm::DumpCriticalPathLength" title='llvm::DumpCriticalPathLength' data-ref="llvm::DumpCriticalPathLength">DumpCriticalPathLength</a>) {</td></tr>
<tr><th id="3352">3352</th><td>    <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Critical Path(PGS-RR ): "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::Rem" title='llvm::GenericSchedulerBase::Rem' data-ref="llvm::GenericSchedulerBase::Rem">Rem</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedRemainder::CriticalPath" title='llvm::SchedRemainder::CriticalPath' data-ref="llvm::SchedRemainder::CriticalPath">CriticalPath</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" \n"</q>;</td></tr>
<tr><th id="3353">3353</th><td>  }</td></tr>
<tr><th id="3354">3354</th><td>}</td></tr>
<tr><th id="3355">3355</th><td></td></tr>
<tr><th id="3356">3356</th><td><i class="doc">/// Apply a set of heuristics to a new candidate for PostRA scheduling.</i></td></tr>
<tr><th id="3357">3357</th><td><i class="doc">///</i></td></tr>
<tr><th id="3358">3358</th><td><i class="doc">/// <span class="command">\param</span> <span class="arg">Cand</span> provides the policy and current best candidate.</i></td></tr>
<tr><th id="3359">3359</th><td><i class="doc">/// <span class="command">\param</span> <span class="arg">TryCand</span> refers to the next SUnit candidate, otherwise uninitialized.</i></td></tr>
<tr><th id="3360">3360</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler" title='llvm::PostGenericScheduler' data-ref="llvm::PostGenericScheduler">PostGenericScheduler</a>::<dfn class="decl def" id="_ZN4llvm20PostGenericScheduler12tryCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_" title='llvm::PostGenericScheduler::tryCandidate' data-ref="_ZN4llvm20PostGenericScheduler12tryCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_">tryCandidate</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col7 decl" id="667Cand" title='Cand' data-type='llvm::GenericSchedulerBase::SchedCandidate &amp;' data-ref="667Cand">Cand</dfn>,</td></tr>
<tr><th id="3361">3361</th><td>                                        <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col8 decl" id="668TryCand" title='TryCand' data-type='llvm::GenericSchedulerBase::SchedCandidate &amp;' data-ref="668TryCand">TryCand</dfn>) {</td></tr>
<tr><th id="3362">3362</th><td>  <i>// Initialize the candidate if needed.</i></td></tr>
<tr><th id="3363">3363</th><td>  <b>if</b> (!<a class="local col7 ref" href="#667Cand" title='Cand' data-ref="667Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm20GenericSchedulerBase14SchedCandidate7isValidEv" title='llvm::GenericSchedulerBase::SchedCandidate::isValid' data-ref="_ZNK4llvm20GenericSchedulerBase14SchedCandidate7isValidEv">isValid</a>()) {</td></tr>
<tr><th id="3364">3364</th><td>    <a class="local col8 ref" href="#668TryCand" title='TryCand' data-ref="668TryCand">TryCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason">Reason</a> = <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::NodeOrder" title='llvm::GenericSchedulerBase::CandReason::NodeOrder' data-ref="llvm::GenericSchedulerBase::CandReason::NodeOrder">NodeOrder</a>;</td></tr>
<tr><th id="3365">3365</th><td>    <b>return</b>;</td></tr>
<tr><th id="3366">3366</th><td>  }</td></tr>
<tr><th id="3367">3367</th><td></td></tr>
<tr><th id="3368">3368</th><td>  <i>// Prioritize instructions that read unbuffered resources by stall cycles.</i></td></tr>
<tr><th id="3369">3369</th><td>  <b>if</b> (<a class="ref" href="#_ZN4llvm7tryLessEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE" title='llvm::tryLess' data-ref="_ZN4llvm7tryLessEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE">tryLess</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler::Top" title='llvm::PostGenericScheduler::Top' data-ref="llvm::PostGenericScheduler::Top">Top</a>.<a class="ref" href="#_ZN4llvm13SchedBoundary21getLatencyStallCyclesEPNS_5SUnitE" title='llvm::SchedBoundary::getLatencyStallCycles' data-ref="_ZN4llvm13SchedBoundary21getLatencyStallCyclesEPNS_5SUnitE">getLatencyStallCycles</a>(<a class="local col8 ref" href="#668TryCand" title='TryCand' data-ref="668TryCand">TryCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>),</td></tr>
<tr><th id="3370">3370</th><td>              <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler::Top" title='llvm::PostGenericScheduler::Top' data-ref="llvm::PostGenericScheduler::Top">Top</a>.<a class="ref" href="#_ZN4llvm13SchedBoundary21getLatencyStallCyclesEPNS_5SUnitE" title='llvm::SchedBoundary::getLatencyStallCycles' data-ref="_ZN4llvm13SchedBoundary21getLatencyStallCyclesEPNS_5SUnitE">getLatencyStallCycles</a>(<a class="local col7 ref" href="#667Cand" title='Cand' data-ref="667Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>), <span class='refarg'><a class="local col8 ref" href="#668TryCand" title='TryCand' data-ref="668TryCand">TryCand</a></span>, <span class='refarg'><a class="local col7 ref" href="#667Cand" title='Cand' data-ref="667Cand">Cand</a></span>, <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::Stall" title='llvm::GenericSchedulerBase::CandReason::Stall' data-ref="llvm::GenericSchedulerBase::CandReason::Stall">Stall</a>))</td></tr>
<tr><th id="3371">3371</th><td>    <b>return</b>;</td></tr>
<tr><th id="3372">3372</th><td></td></tr>
<tr><th id="3373">3373</th><td>  <i>// Keep clustered nodes together.</i></td></tr>
<tr><th id="3374">3374</th><td>  <b>if</b> (<a class="ref" href="#_ZN4llvm10tryGreaterEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE" title='llvm::tryGreater' data-ref="_ZN4llvm10tryGreaterEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE">tryGreater</a>(<a class="local col8 ref" href="#668TryCand" title='TryCand' data-ref="668TryCand">TryCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a> == <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler::DAG" title='llvm::PostGenericScheduler::DAG' data-ref="llvm::PostGenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13ScheduleDAGMI18getNextClusterSuccEv" title='llvm::ScheduleDAGMI::getNextClusterSucc' data-ref="_ZNK4llvm13ScheduleDAGMI18getNextClusterSuccEv">getNextClusterSucc</a>(),</td></tr>
<tr><th id="3375">3375</th><td>                 <a class="local col7 ref" href="#667Cand" title='Cand' data-ref="667Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a> == <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler::DAG" title='llvm::PostGenericScheduler::DAG' data-ref="llvm::PostGenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13ScheduleDAGMI18getNextClusterSuccEv" title='llvm::ScheduleDAGMI::getNextClusterSucc' data-ref="_ZNK4llvm13ScheduleDAGMI18getNextClusterSuccEv">getNextClusterSucc</a>(),</td></tr>
<tr><th id="3376">3376</th><td>                 <span class='refarg'><a class="local col8 ref" href="#668TryCand" title='TryCand' data-ref="668TryCand">TryCand</a></span>, <span class='refarg'><a class="local col7 ref" href="#667Cand" title='Cand' data-ref="667Cand">Cand</a></span>, <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::Cluster" title='llvm::GenericSchedulerBase::CandReason::Cluster' data-ref="llvm::GenericSchedulerBase::CandReason::Cluster">Cluster</a>))</td></tr>
<tr><th id="3377">3377</th><td>    <b>return</b>;</td></tr>
<tr><th id="3378">3378</th><td></td></tr>
<tr><th id="3379">3379</th><td>  <i>// Avoid critical resource consumption and balance the schedule.</i></td></tr>
<tr><th id="3380">3380</th><td>  <b>if</b> (<a class="ref" href="#_ZN4llvm7tryLessEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE" title='llvm::tryLess' data-ref="_ZN4llvm7tryLessEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE">tryLess</a>(<a class="local col8 ref" href="#668TryCand" title='TryCand' data-ref="668TryCand">TryCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::ResDelta" title='llvm::GenericSchedulerBase::SchedCandidate::ResDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::ResDelta">ResDelta</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedResourceDelta::CritResources" title='llvm::GenericSchedulerBase::SchedResourceDelta::CritResources' data-ref="llvm::GenericSchedulerBase::SchedResourceDelta::CritResources">CritResources</a>, <a class="local col7 ref" href="#667Cand" title='Cand' data-ref="667Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::ResDelta" title='llvm::GenericSchedulerBase::SchedCandidate::ResDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::ResDelta">ResDelta</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedResourceDelta::CritResources" title='llvm::GenericSchedulerBase::SchedResourceDelta::CritResources' data-ref="llvm::GenericSchedulerBase::SchedResourceDelta::CritResources">CritResources</a>,</td></tr>
<tr><th id="3381">3381</th><td>              <span class='refarg'><a class="local col8 ref" href="#668TryCand" title='TryCand' data-ref="668TryCand">TryCand</a></span>, <span class='refarg'><a class="local col7 ref" href="#667Cand" title='Cand' data-ref="667Cand">Cand</a></span>, <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::ResourceReduce" title='llvm::GenericSchedulerBase::CandReason::ResourceReduce' data-ref="llvm::GenericSchedulerBase::CandReason::ResourceReduce">ResourceReduce</a>))</td></tr>
<tr><th id="3382">3382</th><td>    <b>return</b>;</td></tr>
<tr><th id="3383">3383</th><td>  <b>if</b> (<a class="ref" href="#_ZN4llvm10tryGreaterEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE" title='llvm::tryGreater' data-ref="_ZN4llvm10tryGreaterEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE">tryGreater</a>(<a class="local col8 ref" href="#668TryCand" title='TryCand' data-ref="668TryCand">TryCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::ResDelta" title='llvm::GenericSchedulerBase::SchedCandidate::ResDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::ResDelta">ResDelta</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedResourceDelta::DemandedResources" title='llvm::GenericSchedulerBase::SchedResourceDelta::DemandedResources' data-ref="llvm::GenericSchedulerBase::SchedResourceDelta::DemandedResources">DemandedResources</a>,</td></tr>
<tr><th id="3384">3384</th><td>                 <a class="local col7 ref" href="#667Cand" title='Cand' data-ref="667Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::ResDelta" title='llvm::GenericSchedulerBase::SchedCandidate::ResDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::ResDelta">ResDelta</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedResourceDelta::DemandedResources" title='llvm::GenericSchedulerBase::SchedResourceDelta::DemandedResources' data-ref="llvm::GenericSchedulerBase::SchedResourceDelta::DemandedResources">DemandedResources</a>,</td></tr>
<tr><th id="3385">3385</th><td>                 <span class='refarg'><a class="local col8 ref" href="#668TryCand" title='TryCand' data-ref="668TryCand">TryCand</a></span>, <span class='refarg'><a class="local col7 ref" href="#667Cand" title='Cand' data-ref="667Cand">Cand</a></span>, <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::ResourceDemand" title='llvm::GenericSchedulerBase::CandReason::ResourceDemand' data-ref="llvm::GenericSchedulerBase::CandReason::ResourceDemand">ResourceDemand</a>))</td></tr>
<tr><th id="3386">3386</th><td>    <b>return</b>;</td></tr>
<tr><th id="3387">3387</th><td></td></tr>
<tr><th id="3388">3388</th><td>  <i>// Avoid serializing long latency dependence chains.</i></td></tr>
<tr><th id="3389">3389</th><td>  <b>if</b> (<a class="local col7 ref" href="#667Cand" title='Cand' data-ref="667Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Policy" title='llvm::GenericSchedulerBase::SchedCandidate::Policy' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Policy">Policy</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandPolicy::ReduceLatency" title='llvm::GenericSchedulerBase::CandPolicy::ReduceLatency' data-ref="llvm::GenericSchedulerBase::CandPolicy::ReduceLatency">ReduceLatency</a> &amp;&amp; <a class="ref" href="#_ZN4llvm10tryLatencyERNS_20GenericSchedulerBase14SchedCandidateES2_RNS_13SchedBoundaryE" title='llvm::tryLatency' data-ref="_ZN4llvm10tryLatencyERNS_20GenericSchedulerBase14SchedCandidateES2_RNS_13SchedBoundaryE">tryLatency</a>(<span class='refarg'><a class="local col8 ref" href="#668TryCand" title='TryCand' data-ref="668TryCand">TryCand</a></span>, <span class='refarg'><a class="local col7 ref" href="#667Cand" title='Cand' data-ref="667Cand">Cand</a></span>, <span class='refarg'><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler::Top" title='llvm::PostGenericScheduler::Top' data-ref="llvm::PostGenericScheduler::Top">Top</a></span>)) {</td></tr>
<tr><th id="3390">3390</th><td>    <b>return</b>;</td></tr>
<tr><th id="3391">3391</th><td>  }</td></tr>
<tr><th id="3392">3392</th><td></td></tr>
<tr><th id="3393">3393</th><td>  <i>// Fall through to original instruction order.</i></td></tr>
<tr><th id="3394">3394</th><td>  <b>if</b> (<a class="local col8 ref" href="#668TryCand" title='TryCand' data-ref="668TryCand">TryCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> &lt; <a class="local col7 ref" href="#667Cand" title='Cand' data-ref="667Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>)</td></tr>
<tr><th id="3395">3395</th><td>    <a class="local col8 ref" href="#668TryCand" title='TryCand' data-ref="668TryCand">TryCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason">Reason</a> = <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::NodeOrder" title='llvm::GenericSchedulerBase::CandReason::NodeOrder' data-ref="llvm::GenericSchedulerBase::CandReason::NodeOrder">NodeOrder</a>;</td></tr>
<tr><th id="3396">3396</th><td>}</td></tr>
<tr><th id="3397">3397</th><td></td></tr>
<tr><th id="3398">3398</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler" title='llvm::PostGenericScheduler' data-ref="llvm::PostGenericScheduler">PostGenericScheduler</a>::<dfn class="decl def" id="_ZN4llvm20PostGenericScheduler17pickNodeFromQueueERNS_20GenericSchedulerBase14SchedCandidateE" title='llvm::PostGenericScheduler::pickNodeFromQueue' data-ref="_ZN4llvm20PostGenericScheduler17pickNodeFromQueueERNS_20GenericSchedulerBase14SchedCandidateE">pickNodeFromQueue</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col9 decl" id="669Cand" title='Cand' data-type='llvm::GenericSchedulerBase::SchedCandidate &amp;' data-ref="669Cand">Cand</dfn>) {</td></tr>
<tr><th id="3399">3399</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ReadyQueue" title='llvm::ReadyQueue' data-ref="llvm::ReadyQueue">ReadyQueue</a> &amp;<dfn class="local col0 decl" id="670Q" title='Q' data-type='llvm::ReadyQueue &amp;' data-ref="670Q">Q</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler::Top" title='llvm::PostGenericScheduler::Top' data-ref="llvm::PostGenericScheduler::Top">Top</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Available" title='llvm::SchedBoundary::Available' data-ref="llvm::SchedBoundary::Available">Available</a>;</td></tr>
<tr><th id="3400">3400</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="671SU" title='SU' data-type='llvm::SUnit *' data-ref="671SU">SU</dfn> : <a class="local col0 ref" href="#670Q" title='Q' data-ref="670Q">Q</a>) {</td></tr>
<tr><th id="3401">3401</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> <dfn class="local col2 decl" id="672TryCand" title='TryCand' data-type='llvm::GenericSchedulerBase::SchedCandidate' data-ref="672TryCand">TryCand</dfn><a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase14SchedCandidateC1ERKNS0_10CandPolicyE" title='llvm::GenericSchedulerBase::SchedCandidate::SchedCandidate' data-ref="_ZN4llvm20GenericSchedulerBase14SchedCandidateC1ERKNS0_10CandPolicyE">(</a><a class="local col9 ref" href="#669Cand" title='Cand' data-ref="669Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Policy" title='llvm::GenericSchedulerBase::SchedCandidate::Policy' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Policy">Policy</a>);</td></tr>
<tr><th id="3402">3402</th><td>    <a class="local col2 ref" href="#672TryCand" title='TryCand' data-ref="672TryCand">TryCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a> = <a class="local col1 ref" href="#671SU" title='SU' data-ref="671SU">SU</a>;</td></tr>
<tr><th id="3403">3403</th><td>    <a class="local col2 ref" href="#672TryCand" title='TryCand' data-ref="672TryCand">TryCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::AtTop" title='llvm::GenericSchedulerBase::SchedCandidate::AtTop' data-ref="llvm::GenericSchedulerBase::SchedCandidate::AtTop">AtTop</a> = <b>true</b>;</td></tr>
<tr><th id="3404">3404</th><td>    <a class="local col2 ref" href="#672TryCand" title='TryCand' data-ref="672TryCand">TryCand</a>.<a class="ref" href="#_ZN4llvm20GenericSchedulerBase14SchedCandidate17initResourceDeltaEPKNS_13ScheduleDAGMIEPKNS_16TargetSchedModelE" title='llvm::GenericSchedulerBase::SchedCandidate::initResourceDelta' data-ref="_ZN4llvm20GenericSchedulerBase14SchedCandidate17initResourceDeltaEPKNS_13ScheduleDAGMIEPKNS_16TargetSchedModelE">initResourceDelta</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler::DAG" title='llvm::PostGenericScheduler::DAG' data-ref="llvm::PostGenericScheduler::DAG">DAG</a>, <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedModel" title='llvm::GenericSchedulerBase::SchedModel' data-ref="llvm::GenericSchedulerBase::SchedModel">SchedModel</a>);</td></tr>
<tr><th id="3405">3405</th><td>    <a class="member" href="#_ZN4llvm20PostGenericScheduler12tryCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_" title='llvm::PostGenericScheduler::tryCandidate' data-ref="_ZN4llvm20PostGenericScheduler12tryCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_">tryCandidate</a>(<span class='refarg'><a class="local col9 ref" href="#669Cand" title='Cand' data-ref="669Cand">Cand</a></span>, <span class='refarg'><a class="local col2 ref" href="#672TryCand" title='TryCand' data-ref="672TryCand">TryCand</a></span>);</td></tr>
<tr><th id="3406">3406</th><td>    <b>if</b> (<a class="local col2 ref" href="#672TryCand" title='TryCand' data-ref="672TryCand">TryCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason">Reason</a> != <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::NoCand" title='llvm::GenericSchedulerBase::CandReason::NoCand' data-ref="llvm::GenericSchedulerBase::CandReason::NoCand">NoCand</a>) {</td></tr>
<tr><th id="3407">3407</th><td>      <a class="local col9 ref" href="#669Cand" title='Cand' data-ref="669Cand">Cand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase14SchedCandidate7setBestERS1_" title='llvm::GenericSchedulerBase::SchedCandidate::setBest' data-ref="_ZN4llvm20GenericSchedulerBase14SchedCandidate7setBestERS1_">setBest</a>(<span class='refarg'><a class="local col2 ref" href="#672TryCand" title='TryCand' data-ref="672TryCand">TryCand</a></span>);</td></tr>
<tr><th id="3408">3408</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { traceCandidate(Cand); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="member" href="#_ZN4llvm20GenericSchedulerBase14traceCandidateERKNS0_14SchedCandidateE" title='llvm::GenericSchedulerBase::traceCandidate' data-ref="_ZN4llvm20GenericSchedulerBase14traceCandidateERKNS0_14SchedCandidateE">traceCandidate</a>(<a class="local col9 ref" href="#669Cand" title='Cand' data-ref="669Cand">Cand</a>));</td></tr>
<tr><th id="3409">3409</th><td>    }</td></tr>
<tr><th id="3410">3410</th><td>  }</td></tr>
<tr><th id="3411">3411</th><td>}</td></tr>
<tr><th id="3412">3412</th><td></td></tr>
<tr><th id="3413">3413</th><td><i class="doc">/// Pick the next node to schedule.</i></td></tr>
<tr><th id="3414">3414</th><td><a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler" title='llvm::PostGenericScheduler' data-ref="llvm::PostGenericScheduler">PostGenericScheduler</a>::<dfn class="virtual decl def" id="_ZN4llvm20PostGenericScheduler8pickNodeERb" title='llvm::PostGenericScheduler::pickNode' data-ref="_ZN4llvm20PostGenericScheduler8pickNodeERb">pickNode</dfn>(<em>bool</em> &amp;<dfn class="local col3 decl" id="673IsTopNode" title='IsTopNode' data-type='bool &amp;' data-ref="673IsTopNode">IsTopNode</dfn>) {</td></tr>
<tr><th id="3415">3415</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler::DAG" title='llvm::PostGenericScheduler::DAG' data-ref="llvm::PostGenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13ScheduleDAGMI3topEv" title='llvm::ScheduleDAGMI::top' data-ref="_ZNK4llvm13ScheduleDAGMI3topEv">top</a>() <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler::DAG" title='llvm::PostGenericScheduler::DAG' data-ref="llvm::PostGenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13ScheduleDAGMI6bottomEv" title='llvm::ScheduleDAGMI::bottom' data-ref="_ZNK4llvm13ScheduleDAGMI6bottomEv">bottom</a>()) {</td></tr>
<tr><th id="3416">3416</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Top.Available.empty() &amp;&amp; Top.Pending.empty() &amp;&amp; &quot;ReadyQ garbage&quot;) ? void (0) : __assert_fail (&quot;Top.Available.empty() &amp;&amp; Top.Pending.empty() &amp;&amp; \&quot;ReadyQ garbage\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 3416, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler::Top" title='llvm::PostGenericScheduler::Top' data-ref="llvm::PostGenericScheduler::Top">Top</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Available" title='llvm::SchedBoundary::Available' data-ref="llvm::SchedBoundary::Available">Available</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue5emptyEv" title='llvm::ReadyQueue::empty' data-ref="_ZNK4llvm10ReadyQueue5emptyEv">empty</a>() &amp;&amp; <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler::Top" title='llvm::PostGenericScheduler::Top' data-ref="llvm::PostGenericScheduler::Top">Top</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Pending" title='llvm::SchedBoundary::Pending' data-ref="llvm::SchedBoundary::Pending">Pending</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue5emptyEv" title='llvm::ReadyQueue::empty' data-ref="_ZNK4llvm10ReadyQueue5emptyEv">empty</a>() &amp;&amp; <q>"ReadyQ garbage"</q>);</td></tr>
<tr><th id="3417">3417</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="3418">3418</th><td>  }</td></tr>
<tr><th id="3419">3419</th><td>  <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="674SU" title='SU' data-type='llvm::SUnit *' data-ref="674SU">SU</dfn>;</td></tr>
<tr><th id="3420">3420</th><td>  <b>do</b> {</td></tr>
<tr><th id="3421">3421</th><td>    <a class="local col4 ref" href="#674SU" title='SU' data-ref="674SU">SU</a> = <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler::Top" title='llvm::PostGenericScheduler::Top' data-ref="llvm::PostGenericScheduler::Top">Top</a>.<a class="ref" href="#_ZN4llvm13SchedBoundary14pickOnlyChoiceEv" title='llvm::SchedBoundary::pickOnlyChoice' data-ref="_ZN4llvm13SchedBoundary14pickOnlyChoiceEv">pickOnlyChoice</a>();</td></tr>
<tr><th id="3422">3422</th><td>    <b>if</b> (<a class="local col4 ref" href="#674SU" title='SU' data-ref="674SU">SU</a>) {</td></tr>
<tr><th id="3423">3423</th><td>      <a class="tu ref" href="#_ZL9tracePickN4llvm20GenericSchedulerBase10CandReasonEb" title='tracePick' data-use='c' data-ref="_ZL9tracePickN4llvm20GenericSchedulerBase10CandReasonEb">tracePick</a>(<a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::Only1" title='llvm::GenericSchedulerBase::CandReason::Only1' data-ref="llvm::GenericSchedulerBase::CandReason::Only1">Only1</a>, <b>true</b>);</td></tr>
<tr><th id="3424">3424</th><td>    } <b>else</b> {</td></tr>
<tr><th id="3425">3425</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandPolicy" title='llvm::GenericSchedulerBase::CandPolicy' data-ref="llvm::GenericSchedulerBase::CandPolicy">CandPolicy</a> <a class="ref fake" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase10CandPolicyC1Ev" title='llvm::GenericSchedulerBase::CandPolicy::CandPolicy' data-ref="_ZN4llvm20GenericSchedulerBase10CandPolicyC1Ev"></a><dfn class="local col5 decl" id="675NoPolicy" title='NoPolicy' data-type='llvm::GenericSchedulerBase::CandPolicy' data-ref="675NoPolicy">NoPolicy</dfn>;</td></tr>
<tr><th id="3426">3426</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> <dfn class="local col6 decl" id="676TopCand" title='TopCand' data-type='llvm::GenericSchedulerBase::SchedCandidate' data-ref="676TopCand">TopCand</dfn><a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase14SchedCandidateC1ERKNS0_10CandPolicyE" title='llvm::GenericSchedulerBase::SchedCandidate::SchedCandidate' data-ref="_ZN4llvm20GenericSchedulerBase14SchedCandidateC1ERKNS0_10CandPolicyE">(</a><a class="local col5 ref" href="#675NoPolicy" title='NoPolicy' data-ref="675NoPolicy">NoPolicy</a>);</td></tr>
<tr><th id="3427">3427</th><td>      <i>// Set the top-down policy based on the state of the current top zone and</i></td></tr>
<tr><th id="3428">3428</th><td><i>      // the instructions outside the zone, including the bottom zone.</i></td></tr>
<tr><th id="3429">3429</th><td>      <a class="member" href="#_ZN4llvm20GenericSchedulerBase9setPolicyERNS0_10CandPolicyEbRNS_13SchedBoundaryEPS3_" title='llvm::GenericSchedulerBase::setPolicy' data-ref="_ZN4llvm20GenericSchedulerBase9setPolicyERNS0_10CandPolicyEbRNS_13SchedBoundaryEPS3_">setPolicy</a>(<span class='refarg'><a class="local col6 ref" href="#676TopCand" title='TopCand' data-ref="676TopCand">TopCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Policy" title='llvm::GenericSchedulerBase::SchedCandidate::Policy' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Policy">Policy</a></span>, <i>/*IsPostRA=*/</i><b>true</b>, <span class='refarg'><a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler::Top" title='llvm::PostGenericScheduler::Top' data-ref="llvm::PostGenericScheduler::Top">Top</a></span>, <b>nullptr</b>);</td></tr>
<tr><th id="3430">3430</th><td>      <a class="member" href="#_ZN4llvm20PostGenericScheduler17pickNodeFromQueueERNS_20GenericSchedulerBase14SchedCandidateE" title='llvm::PostGenericScheduler::pickNodeFromQueue' data-ref="_ZN4llvm20PostGenericScheduler17pickNodeFromQueueERNS_20GenericSchedulerBase14SchedCandidateE">pickNodeFromQueue</a>(<span class='refarg'><a class="local col6 ref" href="#676TopCand" title='TopCand' data-ref="676TopCand">TopCand</a></span>);</td></tr>
<tr><th id="3431">3431</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TopCand.Reason != NoCand &amp;&amp; &quot;failed to find a candidate&quot;) ? void (0) : __assert_fail (&quot;TopCand.Reason != NoCand &amp;&amp; \&quot;failed to find a candidate\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 3431, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#676TopCand" title='TopCand' data-ref="676TopCand">TopCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason">Reason</a> != <a class="enum" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::NoCand" title='llvm::GenericSchedulerBase::CandReason::NoCand' data-ref="llvm::GenericSchedulerBase::CandReason::NoCand">NoCand</a> &amp;&amp; <q>"failed to find a candidate"</q>);</td></tr>
<tr><th id="3432">3432</th><td>      <a class="tu ref" href="#_ZL9tracePickRKN4llvm20GenericSchedulerBase14SchedCandidateE" title='tracePick' data-use='c' data-ref="_ZL9tracePickRKN4llvm20GenericSchedulerBase14SchedCandidateE">tracePick</a>(<a class="local col6 ref" href="#676TopCand" title='TopCand' data-ref="676TopCand">TopCand</a>);</td></tr>
<tr><th id="3433">3433</th><td>      <a class="local col4 ref" href="#674SU" title='SU' data-ref="674SU">SU</a> = <a class="local col6 ref" href="#676TopCand" title='TopCand' data-ref="676TopCand">TopCand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>;</td></tr>
<tr><th id="3434">3434</th><td>    }</td></tr>
<tr><th id="3435">3435</th><td>  } <b>while</b> (<a class="local col4 ref" href="#674SU" title='SU' data-ref="674SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduled" title='llvm::SUnit::isScheduled' data-ref="llvm::SUnit::isScheduled">isScheduled</a>);</td></tr>
<tr><th id="3436">3436</th><td></td></tr>
<tr><th id="3437">3437</th><td>  <a class="local col3 ref" href="#673IsTopNode" title='IsTopNode' data-ref="673IsTopNode">IsTopNode</a> = <b>true</b>;</td></tr>
<tr><th id="3438">3438</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler::Top" title='llvm::PostGenericScheduler::Top' data-ref="llvm::PostGenericScheduler::Top">Top</a>.<a class="ref" href="#_ZN4llvm13SchedBoundary11removeReadyEPNS_5SUnitE" title='llvm::SchedBoundary::removeReady' data-ref="_ZN4llvm13SchedBoundary11removeReadyEPNS_5SUnitE">removeReady</a>(<a class="local col4 ref" href="#674SU" title='SU' data-ref="674SU">SU</a>);</td></tr>
<tr><th id="3439">3439</th><td></td></tr>
<tr><th id="3440">3440</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Scheduling SU(&quot; &lt;&lt; SU-&gt;NodeNum &lt;&lt; &quot;) &quot; &lt;&lt; *SU-&gt;getInstr(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Scheduling SU("</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col4 ref" href="#674SU" title='SU' data-ref="674SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") "</q></td></tr>
<tr><th id="3441">3441</th><td>                    <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col4 ref" href="#674SU" title='SU' data-ref="674SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>());</td></tr>
<tr><th id="3442">3442</th><td>  <b>return</b> <a class="local col4 ref" href="#674SU" title='SU' data-ref="674SU">SU</a>;</td></tr>
<tr><th id="3443">3443</th><td>}</td></tr>
<tr><th id="3444">3444</th><td></td></tr>
<tr><th id="3445">3445</th><td><i class="doc">/// Called after ScheduleDAGMI has scheduled an instruction and updated</i></td></tr>
<tr><th id="3446">3446</th><td><i class="doc">/// scheduled/remaining flags in the DAG nodes.</i></td></tr>
<tr><th id="3447">3447</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler" title='llvm::PostGenericScheduler' data-ref="llvm::PostGenericScheduler">PostGenericScheduler</a>::<dfn class="virtual decl def" id="_ZN4llvm20PostGenericScheduler9schedNodeEPNS_5SUnitEb" title='llvm::PostGenericScheduler::schedNode' data-ref="_ZN4llvm20PostGenericScheduler9schedNodeEPNS_5SUnitEb">schedNode</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="677SU" title='SU' data-type='llvm::SUnit *' data-ref="677SU">SU</dfn>, <em>bool</em> <dfn class="local col8 decl" id="678IsTopNode" title='IsTopNode' data-type='bool' data-ref="678IsTopNode">IsTopNode</dfn>) {</td></tr>
<tr><th id="3448">3448</th><td>  <a class="local col7 ref" href="#677SU" title='SU' data-ref="677SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::TopReadyCycle" title='llvm::SUnit::TopReadyCycle' data-ref="llvm::SUnit::TopReadyCycle">TopReadyCycle</a> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col7 ref" href="#677SU" title='SU' data-ref="677SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::TopReadyCycle" title='llvm::SUnit::TopReadyCycle' data-ref="llvm::SUnit::TopReadyCycle">TopReadyCycle</a>, <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler::Top" title='llvm::PostGenericScheduler::Top' data-ref="llvm::PostGenericScheduler::Top">Top</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary12getCurrCycleEv" title='llvm::SchedBoundary::getCurrCycle' data-ref="_ZNK4llvm13SchedBoundary12getCurrCycleEv">getCurrCycle</a>());</td></tr>
<tr><th id="3449">3449</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler::Top" title='llvm::PostGenericScheduler::Top' data-ref="llvm::PostGenericScheduler::Top">Top</a>.<a class="ref" href="#_ZN4llvm13SchedBoundary8bumpNodeEPNS_5SUnitE" title='llvm::SchedBoundary::bumpNode' data-ref="_ZN4llvm13SchedBoundary8bumpNodeEPNS_5SUnitE">bumpNode</a>(<a class="local col7 ref" href="#677SU" title='SU' data-ref="677SU">SU</a>);</td></tr>
<tr><th id="3450">3450</th><td>}</td></tr>
<tr><th id="3451">3451</th><td></td></tr>
<tr><th id="3452">3452</th><td><a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm24createGenericSchedPostRAEPNS_19MachineSchedContextE" title='llvm::createGenericSchedPostRA' data-ref="_ZN4llvm24createGenericSchedPostRAEPNS_19MachineSchedContextE">createGenericSchedPostRA</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a> *<dfn class="local col9 decl" id="679C" title='C' data-type='llvm::MachineSchedContext *' data-ref="679C">C</dfn>) {</td></tr>
<tr><th id="3453">3453</th><td>  <b>return</b> <b>new</b> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a><a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm13ScheduleDAGMIC1EPNS_19MachineSchedContextESt10unique_ptrINS_20MachineSchedStrategyESt14default_deleteIS4_EEb" title='llvm::ScheduleDAGMI::ScheduleDAGMI' data-ref="_ZN4llvm13ScheduleDAGMIC1EPNS_19MachineSchedContextESt10unique_ptrINS_20MachineSchedStrategyESt14default_deleteIS4_EEb">(</a><a class="local col9 ref" href="#679C" title='C' data-ref="679C">C</a>, <a class="ref fake" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></a><span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler" title='llvm::PostGenericScheduler' data-ref="llvm::PostGenericScheduler">PostGenericScheduler</a>&gt;(<span class='refarg'><a class="local col9 ref" href="#679C" title='C' data-ref="679C">C</a></span>),</td></tr>
<tr><th id="3454">3454</th><td>                           <i>/*RemoveKillFlags=*/</i><b>true</b>);</td></tr>
<tr><th id="3455">3455</th><td>}</td></tr>
<tr><th id="3456">3456</th><td></td></tr>
<tr><th id="3457">3457</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="3458">3458</th><td><i>// ILP Scheduler. Currently for experimental analysis of heuristics.</i></td></tr>
<tr><th id="3459">3459</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="3460">3460</th><td></td></tr>
<tr><th id="3461">3461</th><td><b>namespace</b> {</td></tr>
<tr><th id="3462">3462</th><td></td></tr>
<tr><th id="3463">3463</th><td><i class="doc" data-doc="(anonymousnamespace)::ILPOrder">/// Order nodes by the ILP metric.</i></td></tr>
<tr><th id="3464">3464</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::ILPOrder" title='(anonymous namespace)::ILPOrder' data-ref="(anonymousnamespace)::ILPOrder">ILPOrder</dfn> {</td></tr>
<tr><th id="3465">3465</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult" title='llvm::SchedDFSResult' data-ref="llvm::SchedDFSResult">SchedDFSResult</a> *<dfn class="tu decl" id="(anonymousnamespace)::ILPOrder::DFSResult" title='(anonymous namespace)::ILPOrder::DFSResult' data-type='const llvm::SchedDFSResult *' data-ref="(anonymousnamespace)::ILPOrder::DFSResult">DFSResult</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="3466">3466</th><td>  <em>const</em> <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> *<dfn class="tu decl" id="(anonymousnamespace)::ILPOrder::ScheduledTrees" title='(anonymous namespace)::ILPOrder::ScheduledTrees' data-type='const llvm::BitVector *' data-ref="(anonymousnamespace)::ILPOrder::ScheduledTrees">ScheduledTrees</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="3467">3467</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::ILPOrder::MaximizeILP" title='(anonymous namespace)::ILPOrder::MaximizeILP' data-type='bool' data-ref="(anonymousnamespace)::ILPOrder::MaximizeILP">MaximizeILP</dfn>;</td></tr>
<tr><th id="3468">3468</th><td></td></tr>
<tr><th id="3469">3469</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_18ILPOrderC1Eb" title='(anonymous namespace)::ILPOrder::ILPOrder' data-type='void (anonymous namespace)::ILPOrder::ILPOrder(bool MaxILP)' data-ref="_ZN12_GLOBAL__N_18ILPOrderC1Eb">ILPOrder</dfn>(<em>bool</em> <dfn class="local col0 decl" id="680MaxILP" title='MaxILP' data-type='bool' data-ref="680MaxILP">MaxILP</dfn>) : <a class="tu member" href="#(anonymousnamespace)::ILPOrder::MaximizeILP" title='(anonymous namespace)::ILPOrder::MaximizeILP' data-use='w' data-ref="(anonymousnamespace)::ILPOrder::MaximizeILP">MaximizeILP</a>(<a class="local col0 ref" href="#680MaxILP" title='MaxILP' data-ref="680MaxILP">MaxILP</a>) {}</td></tr>
<tr><th id="3470">3470</th><td></td></tr>
<tr><th id="3471">3471</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_18ILPOrderclEPKN4llvm5SUnitES4_">/// Apply a less-than relation on node priority.</i></td></tr>
<tr><th id="3472">3472</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_18ILPOrderclEPKN4llvm5SUnitES4_">  ///</i></td></tr>
<tr><th id="3473">3473</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_18ILPOrderclEPKN4llvm5SUnitES4_">  /// (Return true if A comes after B in the Q.)</i></td></tr>
<tr><th id="3474">3474</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_18ILPOrderclEPKN4llvm5SUnitES4_" title='(anonymous namespace)::ILPOrder::operator()' data-type='bool (anonymous namespace)::ILPOrder::operator()(const llvm::SUnit * A, const llvm::SUnit * B) const' data-ref="_ZNK12_GLOBAL__N_18ILPOrderclEPKN4llvm5SUnitES4_"><b>operator</b>()</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="681A" title='A' data-type='const llvm::SUnit *' data-ref="681A">A</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="682B" title='B' data-type='const llvm::SUnit *' data-ref="682B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="3475">3475</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="683SchedTreeA" title='SchedTreeA' data-type='unsigned int' data-ref="683SchedTreeA">SchedTreeA</dfn> = <a class="tu member" href="#(anonymousnamespace)::ILPOrder::DFSResult" title='(anonymous namespace)::ILPOrder::DFSResult' data-use='r' data-ref="(anonymousnamespace)::ILPOrder::DFSResult">DFSResult</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#_ZNK4llvm14SchedDFSResult12getSubtreeIDEPKNS_5SUnitE" title='llvm::SchedDFSResult::getSubtreeID' data-ref="_ZNK4llvm14SchedDFSResult12getSubtreeIDEPKNS_5SUnitE">getSubtreeID</a>(<a class="local col1 ref" href="#681A" title='A' data-ref="681A">A</a>);</td></tr>
<tr><th id="3476">3476</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="684SchedTreeB" title='SchedTreeB' data-type='unsigned int' data-ref="684SchedTreeB">SchedTreeB</dfn> = <a class="tu member" href="#(anonymousnamespace)::ILPOrder::DFSResult" title='(anonymous namespace)::ILPOrder::DFSResult' data-use='r' data-ref="(anonymousnamespace)::ILPOrder::DFSResult">DFSResult</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#_ZNK4llvm14SchedDFSResult12getSubtreeIDEPKNS_5SUnitE" title='llvm::SchedDFSResult::getSubtreeID' data-ref="_ZNK4llvm14SchedDFSResult12getSubtreeIDEPKNS_5SUnitE">getSubtreeID</a>(<a class="local col2 ref" href="#682B" title='B' data-ref="682B">B</a>);</td></tr>
<tr><th id="3477">3477</th><td>    <b>if</b> (<a class="local col3 ref" href="#683SchedTreeA" title='SchedTreeA' data-ref="683SchedTreeA">SchedTreeA</a> != <a class="local col4 ref" href="#684SchedTreeB" title='SchedTreeB' data-ref="684SchedTreeB">SchedTreeB</a>) {</td></tr>
<tr><th id="3478">3478</th><td>      <i>// Unscheduled trees have lower priority.</i></td></tr>
<tr><th id="3479">3479</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ILPOrder::ScheduledTrees" title='(anonymous namespace)::ILPOrder::ScheduledTrees' data-use='r' data-ref="(anonymousnamespace)::ILPOrder::ScheduledTrees">ScheduledTrees</a>-&gt;<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col3 ref" href="#683SchedTreeA" title='SchedTreeA' data-ref="683SchedTreeA">SchedTreeA</a>) != <a class="tu member" href="#(anonymousnamespace)::ILPOrder::ScheduledTrees" title='(anonymous namespace)::ILPOrder::ScheduledTrees' data-use='r' data-ref="(anonymousnamespace)::ILPOrder::ScheduledTrees">ScheduledTrees</a>-&gt;<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col4 ref" href="#684SchedTreeB" title='SchedTreeB' data-ref="684SchedTreeB">SchedTreeB</a>))</td></tr>
<tr><th id="3480">3480</th><td>        <b>return</b> <a class="tu member" href="#(anonymousnamespace)::ILPOrder::ScheduledTrees" title='(anonymous namespace)::ILPOrder::ScheduledTrees' data-use='r' data-ref="(anonymousnamespace)::ILPOrder::ScheduledTrees">ScheduledTrees</a>-&gt;<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col4 ref" href="#684SchedTreeB" title='SchedTreeB' data-ref="684SchedTreeB">SchedTreeB</a>);</td></tr>
<tr><th id="3481">3481</th><td></td></tr>
<tr><th id="3482">3482</th><td>      <i>// Trees with shallower connections have have lower priority.</i></td></tr>
<tr><th id="3483">3483</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ILPOrder::DFSResult" title='(anonymous namespace)::ILPOrder::DFSResult' data-use='r' data-ref="(anonymousnamespace)::ILPOrder::DFSResult">DFSResult</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#_ZNK4llvm14SchedDFSResult15getSubtreeLevelEj" title='llvm::SchedDFSResult::getSubtreeLevel' data-ref="_ZNK4llvm14SchedDFSResult15getSubtreeLevelEj">getSubtreeLevel</a>(<a class="local col3 ref" href="#683SchedTreeA" title='SchedTreeA' data-ref="683SchedTreeA">SchedTreeA</a>)</td></tr>
<tr><th id="3484">3484</th><td>          != <a class="tu member" href="#(anonymousnamespace)::ILPOrder::DFSResult" title='(anonymous namespace)::ILPOrder::DFSResult' data-use='r' data-ref="(anonymousnamespace)::ILPOrder::DFSResult">DFSResult</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#_ZNK4llvm14SchedDFSResult15getSubtreeLevelEj" title='llvm::SchedDFSResult::getSubtreeLevel' data-ref="_ZNK4llvm14SchedDFSResult15getSubtreeLevelEj">getSubtreeLevel</a>(<a class="local col4 ref" href="#684SchedTreeB" title='SchedTreeB' data-ref="684SchedTreeB">SchedTreeB</a>)) {</td></tr>
<tr><th id="3485">3485</th><td>        <b>return</b> <a class="tu member" href="#(anonymousnamespace)::ILPOrder::DFSResult" title='(anonymous namespace)::ILPOrder::DFSResult' data-use='r' data-ref="(anonymousnamespace)::ILPOrder::DFSResult">DFSResult</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#_ZNK4llvm14SchedDFSResult15getSubtreeLevelEj" title='llvm::SchedDFSResult::getSubtreeLevel' data-ref="_ZNK4llvm14SchedDFSResult15getSubtreeLevelEj">getSubtreeLevel</a>(<a class="local col3 ref" href="#683SchedTreeA" title='SchedTreeA' data-ref="683SchedTreeA">SchedTreeA</a>)</td></tr>
<tr><th id="3486">3486</th><td>          &lt; <a class="tu member" href="#(anonymousnamespace)::ILPOrder::DFSResult" title='(anonymous namespace)::ILPOrder::DFSResult' data-use='r' data-ref="(anonymousnamespace)::ILPOrder::DFSResult">DFSResult</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#_ZNK4llvm14SchedDFSResult15getSubtreeLevelEj" title='llvm::SchedDFSResult::getSubtreeLevel' data-ref="_ZNK4llvm14SchedDFSResult15getSubtreeLevelEj">getSubtreeLevel</a>(<a class="local col4 ref" href="#684SchedTreeB" title='SchedTreeB' data-ref="684SchedTreeB">SchedTreeB</a>);</td></tr>
<tr><th id="3487">3487</th><td>      }</td></tr>
<tr><th id="3488">3488</th><td>    }</td></tr>
<tr><th id="3489">3489</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ILPOrder::MaximizeILP" title='(anonymous namespace)::ILPOrder::MaximizeILP' data-use='r' data-ref="(anonymousnamespace)::ILPOrder::MaximizeILP">MaximizeILP</a>)</td></tr>
<tr><th id="3490">3490</th><td>      <b>return</b> <a class="tu member" href="#(anonymousnamespace)::ILPOrder::DFSResult" title='(anonymous namespace)::ILPOrder::DFSResult' data-use='r' data-ref="(anonymousnamespace)::ILPOrder::DFSResult">DFSResult</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#_ZNK4llvm14SchedDFSResult6getILPEPKNS_5SUnitE" title='llvm::SchedDFSResult::getILP' data-ref="_ZNK4llvm14SchedDFSResult6getILPEPKNS_5SUnitE">getILP</a>(<a class="local col1 ref" href="#681A" title='A' data-ref="681A">A</a>) <a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#_ZNK4llvm8ILPValueltES0_" title='llvm::ILPValue::operator&lt;' data-ref="_ZNK4llvm8ILPValueltES0_">&lt;</a> <a class="tu member" href="#(anonymousnamespace)::ILPOrder::DFSResult" title='(anonymous namespace)::ILPOrder::DFSResult' data-use='r' data-ref="(anonymousnamespace)::ILPOrder::DFSResult">DFSResult</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#_ZNK4llvm14SchedDFSResult6getILPEPKNS_5SUnitE" title='llvm::SchedDFSResult::getILP' data-ref="_ZNK4llvm14SchedDFSResult6getILPEPKNS_5SUnitE">getILP</a>(<a class="local col2 ref" href="#682B" title='B' data-ref="682B">B</a>);</td></tr>
<tr><th id="3491">3491</th><td>    <b>else</b></td></tr>
<tr><th id="3492">3492</th><td>      <b>return</b> <a class="tu member" href="#(anonymousnamespace)::ILPOrder::DFSResult" title='(anonymous namespace)::ILPOrder::DFSResult' data-use='r' data-ref="(anonymousnamespace)::ILPOrder::DFSResult">DFSResult</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#_ZNK4llvm14SchedDFSResult6getILPEPKNS_5SUnitE" title='llvm::SchedDFSResult::getILP' data-ref="_ZNK4llvm14SchedDFSResult6getILPEPKNS_5SUnitE">getILP</a>(<a class="local col1 ref" href="#681A" title='A' data-ref="681A">A</a>) <a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#_ZNK4llvm8ILPValuegtES0_" title='llvm::ILPValue::operator&gt;' data-ref="_ZNK4llvm8ILPValuegtES0_">&gt;</a> <a class="tu member" href="#(anonymousnamespace)::ILPOrder::DFSResult" title='(anonymous namespace)::ILPOrder::DFSResult' data-use='r' data-ref="(anonymousnamespace)::ILPOrder::DFSResult">DFSResult</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#_ZNK4llvm14SchedDFSResult6getILPEPKNS_5SUnitE" title='llvm::SchedDFSResult::getILP' data-ref="_ZNK4llvm14SchedDFSResult6getILPEPKNS_5SUnitE">getILP</a>(<a class="local col2 ref" href="#682B" title='B' data-ref="682B">B</a>);</td></tr>
<tr><th id="3493">3493</th><td>  }</td></tr>
<tr><th id="3494">3494</th><td>};</td></tr>
<tr><th id="3495">3495</th><td></td></tr>
<tr><th id="3496">3496</th><td><i class="doc" data-doc="(anonymousnamespace)::ILPScheduler">/// Schedule based on the ILP metric.</i></td></tr>
<tr><th id="3497">3497</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::ILPScheduler" title='(anonymous namespace)::ILPScheduler' data-ref="(anonymousnamespace)::ILPScheduler">ILPScheduler</dfn> : <b>public</b> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedStrategy" title='llvm::MachineSchedStrategy' data-ref="llvm::MachineSchedStrategy">MachineSchedStrategy</a> {</td></tr>
<tr><th id="3498">3498</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive" title='llvm::ScheduleDAGMILive' data-ref="llvm::ScheduleDAGMILive">ScheduleDAGMILive</a> *<dfn class="tu decl" id="(anonymousnamespace)::ILPScheduler::DAG" title='(anonymous namespace)::ILPScheduler::DAG' data-type='llvm::ScheduleDAGMILive *' data-ref="(anonymousnamespace)::ILPScheduler::DAG">DAG</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="3499">3499</th><td>  <a class="tu type" href="#(anonymousnamespace)::ILPOrder" title='(anonymous namespace)::ILPOrder' data-ref="(anonymousnamespace)::ILPOrder">ILPOrder</a> <dfn class="tu decl" id="(anonymousnamespace)::ILPScheduler::Cmp" title='(anonymous namespace)::ILPScheduler::Cmp' data-type='(anonymous namespace)::ILPOrder' data-ref="(anonymousnamespace)::ILPScheduler::Cmp">Cmp</dfn>;</td></tr>
<tr><th id="3500">3500</th><td></td></tr>
<tr><th id="3501">3501</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; <dfn class="tu decl" id="(anonymousnamespace)::ILPScheduler::ReadyQ" title='(anonymous namespace)::ILPScheduler::ReadyQ' data-type='std::vector&lt;SUnit *&gt;' data-ref="(anonymousnamespace)::ILPScheduler::ReadyQ">ReadyQ</dfn>;</td></tr>
<tr><th id="3502">3502</th><td></td></tr>
<tr><th id="3503">3503</th><td><b>public</b>:</td></tr>
<tr><th id="3504">3504</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_112ILPSchedulerC1Eb" title='(anonymous namespace)::ILPScheduler::ILPScheduler' data-type='void (anonymous namespace)::ILPScheduler::ILPScheduler(bool MaximizeILP)' data-ref="_ZN12_GLOBAL__N_112ILPSchedulerC1Eb">ILPScheduler</dfn>(<em>bool</em> <dfn class="local col5 decl" id="685MaximizeILP" title='MaximizeILP' data-type='bool' data-ref="685MaximizeILP">MaximizeILP</dfn>) : <a class="tu member" href="#(anonymousnamespace)::ILPScheduler::Cmp" title='(anonymous namespace)::ILPScheduler::Cmp' data-use='w' data-ref="(anonymousnamespace)::ILPScheduler::Cmp">Cmp</a><a class="tu ref" href="#_ZN12_GLOBAL__N_18ILPOrderC1Eb" title='(anonymous namespace)::ILPOrder::ILPOrder' data-use='c' data-ref="_ZN12_GLOBAL__N_18ILPOrderC1Eb">(</a><a class="local col5 ref" href="#685MaximizeILP" title='MaximizeILP' data-ref="685MaximizeILP">MaximizeILP</a>) {}</td></tr>
<tr><th id="3505">3505</th><td></td></tr>
<tr><th id="3506">3506</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_112ILPScheduler10initializeEPN4llvm13ScheduleDAGMIE" title='(anonymous namespace)::ILPScheduler::initialize' data-type='void (anonymous namespace)::ILPScheduler::initialize(llvm::ScheduleDAGMI * dag)' data-ref="_ZN12_GLOBAL__N_112ILPScheduler10initializeEPN4llvm13ScheduleDAGMIE">initialize</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a> *<dfn class="local col6 decl" id="686dag" title='dag' data-type='llvm::ScheduleDAGMI *' data-ref="686dag">dag</dfn>) override {</td></tr>
<tr><th id="3507">3507</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (dag-&gt;hasVRegLiveness() &amp;&amp; &quot;ILPScheduler needs vreg liveness&quot;) ? void (0) : __assert_fail (&quot;dag-&gt;hasVRegLiveness() &amp;&amp; \&quot;ILPScheduler needs vreg liveness\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 3507, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#686dag" title='dag' data-ref="686dag">dag</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13ScheduleDAGMI15hasVRegLivenessEv" title='llvm::ScheduleDAGMI::hasVRegLiveness' data-ref="_ZNK4llvm13ScheduleDAGMI15hasVRegLivenessEv">hasVRegLiveness</a>() &amp;&amp; <q>"ILPScheduler needs vreg liveness"</q>);</td></tr>
<tr><th id="3508">3508</th><td>    <a class="tu member" href="#(anonymousnamespace)::ILPScheduler::DAG" title='(anonymous namespace)::ILPScheduler::DAG' data-use='w' data-ref="(anonymousnamespace)::ILPScheduler::DAG">DAG</a> = <b>static_cast</b>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive" title='llvm::ScheduleDAGMILive' data-ref="llvm::ScheduleDAGMILive">ScheduleDAGMILive</a>*&gt;(<a class="local col6 ref" href="#686dag" title='dag' data-ref="686dag">dag</a>);</td></tr>
<tr><th id="3509">3509</th><td>    <a class="tu member" href="#(anonymousnamespace)::ILPScheduler::DAG" title='(anonymous namespace)::ILPScheduler::DAG' data-use='r' data-ref="(anonymousnamespace)::ILPScheduler::DAG">DAG</a>-&gt;<a class="ref" href="#_ZN4llvm17ScheduleDAGMILive16computeDFSResultEv" title='llvm::ScheduleDAGMILive::computeDFSResult' data-ref="_ZN4llvm17ScheduleDAGMILive16computeDFSResultEv">computeDFSResult</a>();</td></tr>
<tr><th id="3510">3510</th><td>    <a class="tu member" href="#(anonymousnamespace)::ILPScheduler::Cmp" title='(anonymous namespace)::ILPScheduler::Cmp' data-use='m' data-ref="(anonymousnamespace)::ILPScheduler::Cmp">Cmp</a>.<a class="tu ref" href="#(anonymousnamespace)::ILPOrder::DFSResult" title='(anonymous namespace)::ILPOrder::DFSResult' data-use='w' data-ref="(anonymousnamespace)::ILPOrder::DFSResult">DFSResult</a> = <a class="tu member" href="#(anonymousnamespace)::ILPScheduler::DAG" title='(anonymous namespace)::ILPScheduler::DAG' data-use='r' data-ref="(anonymousnamespace)::ILPScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm17ScheduleDAGMILive12getDFSResultEv" title='llvm::ScheduleDAGMILive::getDFSResult' data-ref="_ZNK4llvm17ScheduleDAGMILive12getDFSResultEv">getDFSResult</a>();</td></tr>
<tr><th id="3511">3511</th><td>    <a class="tu member" href="#(anonymousnamespace)::ILPScheduler::Cmp" title='(anonymous namespace)::ILPScheduler::Cmp' data-use='m' data-ref="(anonymousnamespace)::ILPScheduler::Cmp">Cmp</a>.<a class="tu ref" href="#(anonymousnamespace)::ILPOrder::ScheduledTrees" title='(anonymous namespace)::ILPOrder::ScheduledTrees' data-use='w' data-ref="(anonymousnamespace)::ILPOrder::ScheduledTrees">ScheduledTrees</a> = &amp;<a class="tu member" href="#(anonymousnamespace)::ILPScheduler::DAG" title='(anonymous namespace)::ILPScheduler::DAG' data-use='r' data-ref="(anonymousnamespace)::ILPScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm17ScheduleDAGMILive17getScheduledTreesEv" title='llvm::ScheduleDAGMILive::getScheduledTrees' data-ref="_ZN4llvm17ScheduleDAGMILive17getScheduledTreesEv">getScheduledTrees</a>();</td></tr>
<tr><th id="3512">3512</th><td>    <a class="tu member" href="#(anonymousnamespace)::ILPScheduler::ReadyQ" title='(anonymous namespace)::ILPScheduler::ReadyQ' data-use='m' data-ref="(anonymousnamespace)::ILPScheduler::ReadyQ">ReadyQ</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="3513">3513</th><td>  }</td></tr>
<tr><th id="3514">3514</th><td></td></tr>
<tr><th id="3515">3515</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_112ILPScheduler13registerRootsEv" title='(anonymous namespace)::ILPScheduler::registerRoots' data-type='void (anonymous namespace)::ILPScheduler::registerRoots()' data-ref="_ZN12_GLOBAL__N_112ILPScheduler13registerRootsEv">registerRoots</dfn>() override {</td></tr>
<tr><th id="3516">3516</th><td>    <i>// Restore the heap in ReadyQ with the updated DFS results.</i></td></tr>
<tr><th id="3517">3517</th><td>    <span class="namespace">std::</span><a class="tu ref" href="../../../../include/c++/7/bits/stl_heap.h.html#_ZSt9make_heapT_S_T0_" title='std::make_heap' data-use='c' data-ref="_ZSt9make_heapT_S_T0_">make_heap</a>(<a class="tu member" href="#(anonymousnamespace)::ILPScheduler::ReadyQ" title='(anonymous namespace)::ILPScheduler::ReadyQ' data-use='m' data-ref="(anonymousnamespace)::ILPScheduler::ReadyQ">ReadyQ</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(), <a class="tu member" href="#(anonymousnamespace)::ILPScheduler::ReadyQ" title='(anonymous namespace)::ILPScheduler::ReadyQ' data-use='m' data-ref="(anonymousnamespace)::ILPScheduler::ReadyQ">ReadyQ</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(), <a class="tu ref fake" href="#3464" title='(anonymous namespace)::ILPOrder::ILPOrder' data-use='c' data-ref="_ZN12_GLOBAL__N_18ILPOrderC1ERKS0_"></a><a class="tu member" href="#(anonymousnamespace)::ILPScheduler::Cmp" title='(anonymous namespace)::ILPScheduler::Cmp' data-use='r' data-ref="(anonymousnamespace)::ILPScheduler::Cmp">Cmp</a>);</td></tr>
<tr><th id="3518">3518</th><td>  }</td></tr>
<tr><th id="3519">3519</th><td></td></tr>
<tr><th id="3520">3520</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_112ILPScheduler8pickNodeERb">/// Implement MachineSchedStrategy interface.</i></td></tr>
<tr><th id="3521">3521</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112ILPScheduler8pickNodeERb">  /// -----------------------------------------</i></td></tr>
<tr><th id="3522">3522</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112ILPScheduler8pickNodeERb"></i></td></tr>
<tr><th id="3523">3523</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112ILPScheduler8pickNodeERb">  /// Callback to select the highest priority node from the ready Q.</i></td></tr>
<tr><th id="3524">3524</th><td>  <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_112ILPScheduler8pickNodeERb" title='(anonymous namespace)::ILPScheduler::pickNode' data-type='llvm::SUnit * (anonymous namespace)::ILPScheduler::pickNode(bool &amp; IsTopNode)' data-ref="_ZN12_GLOBAL__N_112ILPScheduler8pickNodeERb">pickNode</dfn>(<em>bool</em> &amp;<dfn class="local col7 decl" id="687IsTopNode" title='IsTopNode' data-type='bool &amp;' data-ref="687IsTopNode">IsTopNode</dfn>) override {</td></tr>
<tr><th id="3525">3525</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ILPScheduler::ReadyQ" title='(anonymous namespace)::ILPScheduler::ReadyQ' data-use='m' data-ref="(anonymousnamespace)::ILPScheduler::ReadyQ">ReadyQ</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>()) <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="3526">3526</th><td>    <span class="namespace">std::</span><a class="tu ref" href="../../../../include/c++/7/bits/stl_heap.h.html#_ZSt8pop_heapT_S_T0_" title='std::pop_heap' data-use='c' data-ref="_ZSt8pop_heapT_S_T0_">pop_heap</a>(<a class="tu member" href="#(anonymousnamespace)::ILPScheduler::ReadyQ" title='(anonymous namespace)::ILPScheduler::ReadyQ' data-use='m' data-ref="(anonymousnamespace)::ILPScheduler::ReadyQ">ReadyQ</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(), <a class="tu member" href="#(anonymousnamespace)::ILPScheduler::ReadyQ" title='(anonymous namespace)::ILPScheduler::ReadyQ' data-use='m' data-ref="(anonymousnamespace)::ILPScheduler::ReadyQ">ReadyQ</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(), <a class="tu ref fake" href="#3464" title='(anonymous namespace)::ILPOrder::ILPOrder' data-use='c' data-ref="_ZN12_GLOBAL__N_18ILPOrderC1ERKS0_"></a><a class="tu member" href="#(anonymousnamespace)::ILPScheduler::Cmp" title='(anonymous namespace)::ILPScheduler::Cmp' data-use='r' data-ref="(anonymousnamespace)::ILPScheduler::Cmp">Cmp</a>);</td></tr>
<tr><th id="3527">3527</th><td>    <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="688SU" title='SU' data-type='llvm::SUnit *' data-ref="688SU">SU</dfn> = <a class="tu member" href="#(anonymousnamespace)::ILPScheduler::ReadyQ" title='(anonymous namespace)::ILPScheduler::ReadyQ' data-use='m' data-ref="(anonymousnamespace)::ILPScheduler::ReadyQ">ReadyQ</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>();</td></tr>
<tr><th id="3528">3528</th><td>    <a class="tu member" href="#(anonymousnamespace)::ILPScheduler::ReadyQ" title='(anonymous namespace)::ILPScheduler::ReadyQ' data-use='m' data-ref="(anonymousnamespace)::ILPScheduler::ReadyQ">ReadyQ</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector8pop_backEv" title='std::vector::pop_back' data-ref="_ZNSt6vector8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="3529">3529</th><td>    <a class="local col7 ref" href="#687IsTopNode" title='IsTopNode' data-ref="687IsTopNode">IsTopNode</a> = <b>false</b>;</td></tr>
<tr><th id="3530">3530</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Pick node &quot; &lt;&lt; &quot;SU(&quot; &lt;&lt; SU-&gt;NodeNum &lt;&lt; &quot;) &quot; &lt;&lt; &quot; ILP: &quot; &lt;&lt; DAG-&gt;getDFSResult()-&gt;getILP(SU) &lt;&lt; &quot; Tree: &quot; &lt;&lt; DAG-&gt;getDFSResult()-&gt;getSubtreeID(SU) &lt;&lt; &quot; @&quot; &lt;&lt; DAG-&gt;getDFSResult()-&gt;getSubtreeLevel( DAG-&gt;getDFSResult()-&gt;getSubtreeID(SU)) &lt;&lt; &apos;\n&apos; &lt;&lt; &quot;Scheduling &quot; &lt;&lt; *SU-&gt;getInstr(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Pick node "</q></td></tr>
<tr><th id="3531">3531</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"SU("</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col8 ref" href="#688SU" title='SU' data-ref="688SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") "</q></td></tr>
<tr><th id="3532">3532</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" ILP: "</q> <a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_8ILPValueE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_8ILPValueE">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::ILPScheduler::DAG" title='(anonymous namespace)::ILPScheduler::DAG' data-use='r' data-ref="(anonymousnamespace)::ILPScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm17ScheduleDAGMILive12getDFSResultEv" title='llvm::ScheduleDAGMILive::getDFSResult' data-ref="_ZNK4llvm17ScheduleDAGMILive12getDFSResultEv">getDFSResult</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#_ZNK4llvm14SchedDFSResult6getILPEPKNS_5SUnitE" title='llvm::SchedDFSResult::getILP' data-ref="_ZNK4llvm14SchedDFSResult6getILPEPKNS_5SUnitE">getILP</a>(<a class="local col8 ref" href="#688SU" title='SU' data-ref="688SU">SU</a>)</td></tr>
<tr><th id="3533">3533</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" Tree: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::ILPScheduler::DAG" title='(anonymous namespace)::ILPScheduler::DAG' data-use='r' data-ref="(anonymousnamespace)::ILPScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm17ScheduleDAGMILive12getDFSResultEv" title='llvm::ScheduleDAGMILive::getDFSResult' data-ref="_ZNK4llvm17ScheduleDAGMILive12getDFSResultEv">getDFSResult</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#_ZNK4llvm14SchedDFSResult12getSubtreeIDEPKNS_5SUnitE" title='llvm::SchedDFSResult::getSubtreeID' data-ref="_ZNK4llvm14SchedDFSResult12getSubtreeIDEPKNS_5SUnitE">getSubtreeID</a>(<a class="local col8 ref" href="#688SU" title='SU' data-ref="688SU">SU</a>)</td></tr>
<tr><th id="3534">3534</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" @"</q></td></tr>
<tr><th id="3535">3535</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::ILPScheduler::DAG" title='(anonymous namespace)::ILPScheduler::DAG' data-use='r' data-ref="(anonymousnamespace)::ILPScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm17ScheduleDAGMILive12getDFSResultEv" title='llvm::ScheduleDAGMILive::getDFSResult' data-ref="_ZNK4llvm17ScheduleDAGMILive12getDFSResultEv">getDFSResult</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#_ZNK4llvm14SchedDFSResult15getSubtreeLevelEj" title='llvm::SchedDFSResult::getSubtreeLevel' data-ref="_ZNK4llvm14SchedDFSResult15getSubtreeLevelEj">getSubtreeLevel</a>(</td></tr>
<tr><th id="3536">3536</th><td>                             <a class="tu member" href="#(anonymousnamespace)::ILPScheduler::DAG" title='(anonymous namespace)::ILPScheduler::DAG' data-use='r' data-ref="(anonymousnamespace)::ILPScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm17ScheduleDAGMILive12getDFSResultEv" title='llvm::ScheduleDAGMILive::getDFSResult' data-ref="_ZNK4llvm17ScheduleDAGMILive12getDFSResultEv">getDFSResult</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#_ZNK4llvm14SchedDFSResult12getSubtreeIDEPKNS_5SUnitE" title='llvm::SchedDFSResult::getSubtreeID' data-ref="_ZNK4llvm14SchedDFSResult12getSubtreeIDEPKNS_5SUnitE">getSubtreeID</a>(<a class="local col8 ref" href="#688SU" title='SU' data-ref="688SU">SU</a>))</td></tr>
<tr><th id="3537">3537</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd></td></tr>
<tr><th id="3538">3538</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Scheduling "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col8 ref" href="#688SU" title='SU' data-ref="688SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>());</td></tr>
<tr><th id="3539">3539</th><td>    <b>return</b> <a class="local col8 ref" href="#688SU" title='SU' data-ref="688SU">SU</a>;</td></tr>
<tr><th id="3540">3540</th><td>  }</td></tr>
<tr><th id="3541">3541</th><td></td></tr>
<tr><th id="3542">3542</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_112ILPScheduler12scheduleTreeEj">/// Scheduler callback to notify that a new subtree is scheduled.</i></td></tr>
<tr><th id="3543">3543</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_112ILPScheduler12scheduleTreeEj" title='(anonymous namespace)::ILPScheduler::scheduleTree' data-type='void (anonymous namespace)::ILPScheduler::scheduleTree(unsigned int SubtreeID)' data-ref="_ZN12_GLOBAL__N_112ILPScheduler12scheduleTreeEj">scheduleTree</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="689SubtreeID" title='SubtreeID' data-type='unsigned int' data-ref="689SubtreeID">SubtreeID</dfn>) override {</td></tr>
<tr><th id="3544">3544</th><td>    <span class="namespace">std::</span><a class="tu ref" href="../../../../include/c++/7/bits/stl_heap.h.html#_ZSt9make_heapT_S_T0_" title='std::make_heap' data-use='c' data-ref="_ZSt9make_heapT_S_T0_">make_heap</a>(<a class="tu member" href="#(anonymousnamespace)::ILPScheduler::ReadyQ" title='(anonymous namespace)::ILPScheduler::ReadyQ' data-use='m' data-ref="(anonymousnamespace)::ILPScheduler::ReadyQ">ReadyQ</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(), <a class="tu member" href="#(anonymousnamespace)::ILPScheduler::ReadyQ" title='(anonymous namespace)::ILPScheduler::ReadyQ' data-use='m' data-ref="(anonymousnamespace)::ILPScheduler::ReadyQ">ReadyQ</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(), <a class="tu ref fake" href="#3464" title='(anonymous namespace)::ILPOrder::ILPOrder' data-use='c' data-ref="_ZN12_GLOBAL__N_18ILPOrderC1ERKS0_"></a><a class="tu member" href="#(anonymousnamespace)::ILPScheduler::Cmp" title='(anonymous namespace)::ILPScheduler::Cmp' data-use='r' data-ref="(anonymousnamespace)::ILPScheduler::Cmp">Cmp</a>);</td></tr>
<tr><th id="3545">3545</th><td>  }</td></tr>
<tr><th id="3546">3546</th><td></td></tr>
<tr><th id="3547">3547</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_112ILPScheduler9schedNodeEPN4llvm5SUnitEb">/// Callback after a node is scheduled. Mark a newly scheduled tree, notify</i></td></tr>
<tr><th id="3548">3548</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112ILPScheduler9schedNodeEPN4llvm5SUnitEb">  /// DFSResults, and resort the priority Q.</i></td></tr>
<tr><th id="3549">3549</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_112ILPScheduler9schedNodeEPN4llvm5SUnitEb" title='(anonymous namespace)::ILPScheduler::schedNode' data-type='void (anonymous namespace)::ILPScheduler::schedNode(llvm::SUnit * SU, bool IsTopNode)' data-ref="_ZN12_GLOBAL__N_112ILPScheduler9schedNodeEPN4llvm5SUnitEb">schedNode</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="690SU" title='SU' data-type='llvm::SUnit *' data-ref="690SU">SU</dfn>, <em>bool</em> <dfn class="local col1 decl" id="691IsTopNode" title='IsTopNode' data-type='bool' data-ref="691IsTopNode">IsTopNode</dfn>) override {</td></tr>
<tr><th id="3550">3550</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!IsTopNode &amp;&amp; &quot;SchedDFSResult needs bottom-up&quot;) ? void (0) : __assert_fail (&quot;!IsTopNode &amp;&amp; \&quot;SchedDFSResult needs bottom-up\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 3550, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col1 ref" href="#691IsTopNode" title='IsTopNode' data-ref="691IsTopNode">IsTopNode</a> &amp;&amp; <q>"SchedDFSResult needs bottom-up"</q>);</td></tr>
<tr><th id="3551">3551</th><td>  }</td></tr>
<tr><th id="3552">3552</th><td></td></tr>
<tr><th id="3553">3553</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_112ILPScheduler14releaseTopNodeEPN4llvm5SUnitE" title='(anonymous namespace)::ILPScheduler::releaseTopNode' data-type='void (anonymous namespace)::ILPScheduler::releaseTopNode(llvm::SUnit * )' data-ref="_ZN12_GLOBAL__N_112ILPScheduler14releaseTopNodeEPN4llvm5SUnitE">releaseTopNode</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *) override { <i  data-doc="_ZN12_GLOBAL__N_112ILPScheduler14releaseTopNodeEPN4llvm5SUnitE">/*only called for top roots*/</i> }</td></tr>
<tr><th id="3554">3554</th><td></td></tr>
<tr><th id="3555">3555</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_112ILPScheduler17releaseBottomNodeEPN4llvm5SUnitE" title='(anonymous namespace)::ILPScheduler::releaseBottomNode' data-type='void (anonymous namespace)::ILPScheduler::releaseBottomNode(llvm::SUnit * SU)' data-ref="_ZN12_GLOBAL__N_112ILPScheduler17releaseBottomNodeEPN4llvm5SUnitE">releaseBottomNode</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="692SU" title='SU' data-type='llvm::SUnit *' data-ref="692SU">SU</dfn>) override {</td></tr>
<tr><th id="3556">3556</th><td>    <a class="tu member" href="#(anonymousnamespace)::ILPScheduler::ReadyQ" title='(anonymous namespace)::ILPScheduler::ReadyQ' data-use='m' data-ref="(anonymousnamespace)::ILPScheduler::ReadyQ">ReadyQ</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col2 ref" href="#692SU" title='SU' data-ref="692SU">SU</a>);</td></tr>
<tr><th id="3557">3557</th><td>    <span class="namespace">std::</span><a class="tu ref" href="../../../../include/c++/7/bits/stl_heap.h.html#_ZSt9push_heapT_S_T0_" title='std::push_heap' data-use='c' data-ref="_ZSt9push_heapT_S_T0_">push_heap</a>(<a class="tu member" href="#(anonymousnamespace)::ILPScheduler::ReadyQ" title='(anonymous namespace)::ILPScheduler::ReadyQ' data-use='m' data-ref="(anonymousnamespace)::ILPScheduler::ReadyQ">ReadyQ</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(), <a class="tu member" href="#(anonymousnamespace)::ILPScheduler::ReadyQ" title='(anonymous namespace)::ILPScheduler::ReadyQ' data-use='m' data-ref="(anonymousnamespace)::ILPScheduler::ReadyQ">ReadyQ</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(), <a class="tu ref fake" href="#3464" title='(anonymous namespace)::ILPOrder::ILPOrder' data-use='c' data-ref="_ZN12_GLOBAL__N_18ILPOrderC1ERKS0_"></a><a class="tu member" href="#(anonymousnamespace)::ILPScheduler::Cmp" title='(anonymous namespace)::ILPScheduler::Cmp' data-use='r' data-ref="(anonymousnamespace)::ILPScheduler::Cmp">Cmp</a>);</td></tr>
<tr><th id="3558">3558</th><td>  }</td></tr>
<tr><th id="3559">3559</th><td>};</td></tr>
<tr><th id="3560">3560</th><td></td></tr>
<tr><th id="3561">3561</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="3562">3562</th><td></td></tr>
<tr><th id="3563">3563</th><td><em>static</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> *<dfn class="tu decl def" id="_ZL21createILPMaxSchedulerPN4llvm19MachineSchedContextE" title='createILPMaxScheduler' data-type='llvm::ScheduleDAGInstrs * createILPMaxScheduler(llvm::MachineSchedContext * C)' data-ref="_ZL21createILPMaxSchedulerPN4llvm19MachineSchedContextE">createILPMaxScheduler</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a> *<dfn class="local col3 decl" id="693C" title='C' data-type='llvm::MachineSchedContext *' data-ref="693C">C</dfn>) {</td></tr>
<tr><th id="3564">3564</th><td>  <b>return</b> <b>new</b> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive" title='llvm::ScheduleDAGMILive' data-ref="llvm::ScheduleDAGMILive">ScheduleDAGMILive</a><a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm17ScheduleDAGMILiveC1EPNS_19MachineSchedContextESt10unique_ptrINS_20MachineSchedStrategyESt14default_deleteIS4_EE" title='llvm::ScheduleDAGMILive::ScheduleDAGMILive' data-ref="_ZN4llvm17ScheduleDAGMILiveC1EPNS_19MachineSchedContextESt10unique_ptrINS_20MachineSchedStrategyESt14default_deleteIS4_EE">(</a><a class="local col3 ref" href="#693C" title='C' data-ref="693C">C</a>, <a class="tu ref fake" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-use='c' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></a><span class="namespace">llvm::</span><a class="tu ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-use='c' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="tu type" href="#(anonymousnamespace)::ILPScheduler" title='(anonymous namespace)::ILPScheduler' data-ref="(anonymousnamespace)::ILPScheduler">ILPScheduler</a>&gt;(<b>true</b>));</td></tr>
<tr><th id="3565">3565</th><td>}</td></tr>
<tr><th id="3566">3566</th><td><em>static</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> *<dfn class="tu decl def" id="_ZL21createILPMinSchedulerPN4llvm19MachineSchedContextE" title='createILPMinScheduler' data-type='llvm::ScheduleDAGInstrs * createILPMinScheduler(llvm::MachineSchedContext * C)' data-ref="_ZL21createILPMinSchedulerPN4llvm19MachineSchedContextE">createILPMinScheduler</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a> *<dfn class="local col4 decl" id="694C" title='C' data-type='llvm::MachineSchedContext *' data-ref="694C">C</dfn>) {</td></tr>
<tr><th id="3567">3567</th><td>  <b>return</b> <b>new</b> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive" title='llvm::ScheduleDAGMILive' data-ref="llvm::ScheduleDAGMILive">ScheduleDAGMILive</a><a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm17ScheduleDAGMILiveC1EPNS_19MachineSchedContextESt10unique_ptrINS_20MachineSchedStrategyESt14default_deleteIS4_EE" title='llvm::ScheduleDAGMILive::ScheduleDAGMILive' data-ref="_ZN4llvm17ScheduleDAGMILiveC1EPNS_19MachineSchedContextESt10unique_ptrINS_20MachineSchedStrategyESt14default_deleteIS4_EE">(</a><a class="local col4 ref" href="#694C" title='C' data-ref="694C">C</a>, <a class="tu ref fake" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-use='c' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></a><span class="namespace">llvm::</span><a class="tu ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-use='c' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="tu type" href="#(anonymousnamespace)::ILPScheduler" title='(anonymous namespace)::ILPScheduler' data-ref="(anonymousnamespace)::ILPScheduler">ILPScheduler</a>&gt;(<b>false</b>));</td></tr>
<tr><th id="3568">3568</th><td>}</td></tr>
<tr><th id="3569">3569</th><td></td></tr>
<tr><th id="3570">3570</th><td><em>static</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedRegistry" title='llvm::MachineSchedRegistry' data-ref="llvm::MachineSchedRegistry">MachineSchedRegistry</a> <dfn class="tu decl def" id="ILPMaxRegistry" title='ILPMaxRegistry' data-type='llvm::MachineSchedRegistry' data-ref="ILPMaxRegistry">ILPMaxRegistry</dfn><a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20MachineSchedRegistryC1EPKcS2_PFPNS_17ScheduleDAGInstrsEPNS_19MachineSchedContextEE" title='llvm::MachineSchedRegistry::MachineSchedRegistry' data-ref="_ZN4llvm20MachineSchedRegistryC1EPKcS2_PFPNS_17ScheduleDAGInstrsEPNS_19MachineSchedContextEE">(</a></td></tr>
<tr><th id="3571">3571</th><td>  <q>"ilpmax"</q>, <q>"Schedule bottom-up for max ILP"</q>, <a class="tu ref" href="#_ZL21createILPMaxSchedulerPN4llvm19MachineSchedContextE" title='createILPMaxScheduler' data-use='r' data-ref="_ZL21createILPMaxSchedulerPN4llvm19MachineSchedContextE">createILPMaxScheduler</a>);</td></tr>
<tr><th id="3572">3572</th><td><em>static</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedRegistry" title='llvm::MachineSchedRegistry' data-ref="llvm::MachineSchedRegistry">MachineSchedRegistry</a> <dfn class="tu decl def" id="ILPMinRegistry" title='ILPMinRegistry' data-type='llvm::MachineSchedRegistry' data-ref="ILPMinRegistry">ILPMinRegistry</dfn><a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20MachineSchedRegistryC1EPKcS2_PFPNS_17ScheduleDAGInstrsEPNS_19MachineSchedContextEE" title='llvm::MachineSchedRegistry::MachineSchedRegistry' data-ref="_ZN4llvm20MachineSchedRegistryC1EPKcS2_PFPNS_17ScheduleDAGInstrsEPNS_19MachineSchedContextEE">(</a></td></tr>
<tr><th id="3573">3573</th><td>  <q>"ilpmin"</q>, <q>"Schedule bottom-up for min ILP"</q>, <a class="tu ref" href="#_ZL21createILPMinSchedulerPN4llvm19MachineSchedContextE" title='createILPMinScheduler' data-use='r' data-ref="_ZL21createILPMinSchedulerPN4llvm19MachineSchedContextE">createILPMinScheduler</a>);</td></tr>
<tr><th id="3574">3574</th><td></td></tr>
<tr><th id="3575">3575</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="3576">3576</th><td><i>// Machine Instruction Shuffler for Correctness Testing</i></td></tr>
<tr><th id="3577">3577</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="3578">3578</th><td></td></tr>
<tr><th id="3579">3579</th><td><u>#<span data-ppcond="3579">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="3580">3580</th><td><b>namespace</b> {</td></tr>
<tr><th id="3581">3581</th><td></td></tr>
<tr><th id="3582">3582</th><td><i class="doc">/// Apply a less-than relation on the node order, which corresponds to the</i></td></tr>
<tr><th id="3583">3583</th><td><i class="doc">/// instruction order prior to scheduling. IsReverse implements greater-than.</i></td></tr>
<tr><th id="3584">3584</th><td><b>template</b>&lt;<em>bool</em> IsReverse&gt;</td></tr>
<tr><th id="3585">3585</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::SUnitOrder" title='(anonymous namespace)::SUnitOrder' data-ref="(anonymousnamespace)::SUnitOrder">SUnitOrder</dfn> {</td></tr>
<tr><th id="3586">3586</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_110SUnitOrderclEPN4llvm5SUnitES3_" title='(anonymous namespace)::SUnitOrder::operator()' data-type='bool (anonymous namespace)::SUnitOrder::operator()(llvm::SUnit * A, llvm::SUnit * B) const' data-ref="_ZNK12_GLOBAL__N_110SUnitOrderclEPN4llvm5SUnitES3_"><b>operator</b>()</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="695A" title='A' data-type='llvm::SUnit *' data-ref="695A">A</dfn>, <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="696B" title='B' data-type='llvm::SUnit *' data-ref="696B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="3587">3587</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SUnitOrder::IsReverse" title='(anonymous namespace)::SUnitOrder::IsReverse' data-use='r' data-ref="(anonymousnamespace)::SUnitOrder::IsReverse">IsReverse</a>)</td></tr>
<tr><th id="3588">3588</th><td>      <b>return</b> <a class="local col5 ref" href="#695A" title='A' data-ref="695A">A</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> &gt; <a class="local col6 ref" href="#696B" title='B' data-ref="696B">B</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>;</td></tr>
<tr><th id="3589">3589</th><td>    <b>else</b></td></tr>
<tr><th id="3590">3590</th><td>      <b>return</b> <a class="local col5 ref" href="#695A" title='A' data-ref="695A">A</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> &lt; <a class="local col6 ref" href="#696B" title='B' data-ref="696B">B</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>;</td></tr>
<tr><th id="3591">3591</th><td>  }</td></tr>
<tr><th id="3592">3592</th><td>};</td></tr>
<tr><th id="3593">3593</th><td></td></tr>
<tr><th id="3594">3594</th><td><i class="doc" data-doc="(anonymousnamespace)::InstructionShuffler">/// Reorder instructions as much as possible.</i></td></tr>
<tr><th id="3595">3595</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::InstructionShuffler" title='(anonymous namespace)::InstructionShuffler' data-ref="(anonymousnamespace)::InstructionShuffler">InstructionShuffler</dfn> : <b>public</b> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedStrategy" title='llvm::MachineSchedStrategy' data-ref="llvm::MachineSchedStrategy">MachineSchedStrategy</a> {</td></tr>
<tr><th id="3596">3596</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::InstructionShuffler::IsAlternating" title='(anonymous namespace)::InstructionShuffler::IsAlternating' data-type='bool' data-ref="(anonymousnamespace)::InstructionShuffler::IsAlternating">IsAlternating</dfn>;</td></tr>
<tr><th id="3597">3597</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::InstructionShuffler::IsTopDown" title='(anonymous namespace)::InstructionShuffler::IsTopDown' data-type='bool' data-ref="(anonymousnamespace)::InstructionShuffler::IsTopDown">IsTopDown</dfn>;</td></tr>
<tr><th id="3598">3598</th><td></td></tr>
<tr><th id="3599">3599</th><td>  <i  data-doc="(anonymousnamespace)::InstructionShuffler::TopQ">// Using a less-than relation (SUnitOrder&lt;false&gt;) for the TopQ priority</i></td></tr>
<tr><th id="3600">3600</th><td><i  data-doc="(anonymousnamespace)::InstructionShuffler::TopQ">  // gives nodes with a higher number higher priority causing the latest</i></td></tr>
<tr><th id="3601">3601</th><td><i  data-doc="(anonymousnamespace)::InstructionShuffler::TopQ">  // instructions to be scheduled first.</i></td></tr>
<tr><th id="3602">3602</th><td>  <a class="type" href="../../include/llvm/ADT/PriorityQueue.h.html#llvm::PriorityQueue" title='llvm::PriorityQueue' data-ref="llvm::PriorityQueue">PriorityQueue</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*, <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt;, <a class="tu type" href="#(anonymousnamespace)::SUnitOrder" title='(anonymous namespace)::SUnitOrder' data-ref="(anonymousnamespace)::SUnitOrder">SUnitOrder</a>&lt;<b>false</b>&gt;&gt;</td></tr>
<tr><th id="3603">3603</th><td>    <dfn class="tu decl" id="(anonymousnamespace)::InstructionShuffler::TopQ" title='(anonymous namespace)::InstructionShuffler::TopQ' data-type='PriorityQueue&lt;llvm::SUnit *, std::vector&lt;SUnit *&gt;, SUnitOrder&lt;false&gt; &gt;' data-ref="(anonymousnamespace)::InstructionShuffler::TopQ">TopQ</dfn>;</td></tr>
<tr><th id="3604">3604</th><td></td></tr>
<tr><th id="3605">3605</th><td>  <i  data-doc="(anonymousnamespace)::InstructionShuffler::BottomQ">// When scheduling bottom-up, use greater-than as the queue priority.</i></td></tr>
<tr><th id="3606">3606</th><td>  <a class="type" href="../../include/llvm/ADT/PriorityQueue.h.html#llvm::PriorityQueue" title='llvm::PriorityQueue' data-ref="llvm::PriorityQueue">PriorityQueue</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*, <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt;, <a class="tu type" href="#(anonymousnamespace)::SUnitOrder" title='(anonymous namespace)::SUnitOrder' data-ref="(anonymousnamespace)::SUnitOrder">SUnitOrder</a>&lt;<b>true</b>&gt;&gt;</td></tr>
<tr><th id="3607">3607</th><td>    <dfn class="tu decl" id="(anonymousnamespace)::InstructionShuffler::BottomQ" title='(anonymous namespace)::InstructionShuffler::BottomQ' data-type='PriorityQueue&lt;llvm::SUnit *, std::vector&lt;SUnit *&gt;, SUnitOrder&lt;true&gt; &gt;' data-ref="(anonymousnamespace)::InstructionShuffler::BottomQ">BottomQ</dfn>;</td></tr>
<tr><th id="3608">3608</th><td></td></tr>
<tr><th id="3609">3609</th><td><b>public</b>:</td></tr>
<tr><th id="3610">3610</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119InstructionShufflerC1Ebb" title='(anonymous namespace)::InstructionShuffler::InstructionShuffler' data-type='void (anonymous namespace)::InstructionShuffler::InstructionShuffler(bool alternate, bool topdown)' data-ref="_ZN12_GLOBAL__N_119InstructionShufflerC1Ebb">InstructionShuffler</dfn>(<em>bool</em> <dfn class="local col7 decl" id="697alternate" title='alternate' data-type='bool' data-ref="697alternate">alternate</dfn>, <em>bool</em> <dfn class="local col8 decl" id="698topdown" title='topdown' data-type='bool' data-ref="698topdown">topdown</dfn>)</td></tr>
<tr><th id="3611">3611</th><td>    : <a class="tu member" href="#(anonymousnamespace)::InstructionShuffler::IsAlternating" title='(anonymous namespace)::InstructionShuffler::IsAlternating' data-use='w' data-ref="(anonymousnamespace)::InstructionShuffler::IsAlternating">IsAlternating</a>(<a class="local col7 ref" href="#697alternate" title='alternate' data-ref="697alternate">alternate</a>), <a class="tu member" href="#(anonymousnamespace)::InstructionShuffler::IsTopDown" title='(anonymous namespace)::InstructionShuffler::IsTopDown' data-use='w' data-ref="(anonymousnamespace)::InstructionShuffler::IsTopDown">IsTopDown</a>(<a class="local col8 ref" href="#698topdown" title='topdown' data-ref="698topdown">topdown</a>) {}</td></tr>
<tr><th id="3612">3612</th><td></td></tr>
<tr><th id="3613">3613</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_119InstructionShuffler10initializeEPN4llvm13ScheduleDAGMIE" title='(anonymous namespace)::InstructionShuffler::initialize' data-type='void (anonymous namespace)::InstructionShuffler::initialize(llvm::ScheduleDAGMI * )' data-ref="_ZN12_GLOBAL__N_119InstructionShuffler10initializeEPN4llvm13ScheduleDAGMIE">initialize</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a>*) override {</td></tr>
<tr><th id="3614">3614</th><td>    <a class="tu member" href="#(anonymousnamespace)::InstructionShuffler::TopQ" title='(anonymous namespace)::InstructionShuffler::TopQ' data-use='m' data-ref="(anonymousnamespace)::InstructionShuffler::TopQ">TopQ</a>.<a class="tu ref" href="../../include/llvm/ADT/PriorityQueue.h.html#_ZN4llvm13PriorityQueue5clearEv" title='llvm::PriorityQueue::clear' data-use='c' data-ref="_ZN4llvm13PriorityQueue5clearEv">clear</a>();</td></tr>
<tr><th id="3615">3615</th><td>    <a class="tu member" href="#(anonymousnamespace)::InstructionShuffler::BottomQ" title='(anonymous namespace)::InstructionShuffler::BottomQ' data-use='m' data-ref="(anonymousnamespace)::InstructionShuffler::BottomQ">BottomQ</a>.<a class="tu ref" href="../../include/llvm/ADT/PriorityQueue.h.html#_ZN4llvm13PriorityQueue5clearEv" title='llvm::PriorityQueue::clear' data-use='c' data-ref="_ZN4llvm13PriorityQueue5clearEv">clear</a>();</td></tr>
<tr><th id="3616">3616</th><td>  }</td></tr>
<tr><th id="3617">3617</th><td></td></tr>
<tr><th id="3618">3618</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_119InstructionShuffler8pickNodeERb">/// Implement MachineSchedStrategy interface.</i></td></tr>
<tr><th id="3619">3619</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119InstructionShuffler8pickNodeERb">  /// -----------------------------------------</i></td></tr>
<tr><th id="3620">3620</th><td></td></tr>
<tr><th id="3621">3621</th><td>  <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_119InstructionShuffler8pickNodeERb" title='(anonymous namespace)::InstructionShuffler::pickNode' data-type='llvm::SUnit * (anonymous namespace)::InstructionShuffler::pickNode(bool &amp; IsTopNode)' data-ref="_ZN12_GLOBAL__N_119InstructionShuffler8pickNodeERb">pickNode</dfn>(<em>bool</em> &amp;<dfn class="local col9 decl" id="699IsTopNode" title='IsTopNode' data-type='bool &amp;' data-ref="699IsTopNode">IsTopNode</dfn>) override {</td></tr>
<tr><th id="3622">3622</th><td>    <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="700SU" title='SU' data-type='llvm::SUnit *' data-ref="700SU">SU</dfn>;</td></tr>
<tr><th id="3623">3623</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::InstructionShuffler::IsTopDown" title='(anonymous namespace)::InstructionShuffler::IsTopDown' data-use='r' data-ref="(anonymousnamespace)::InstructionShuffler::IsTopDown">IsTopDown</a>) {</td></tr>
<tr><th id="3624">3624</th><td>      <b>do</b> {</td></tr>
<tr><th id="3625">3625</th><td>        <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::InstructionShuffler::TopQ" title='(anonymous namespace)::InstructionShuffler::TopQ' data-use='m' data-ref="(anonymousnamespace)::InstructionShuffler::TopQ">TopQ</a>.<a class="tu ref" href="../../../../include/c++/7/bits/stl_queue.h.html#_ZNKSt14priority_queue5emptyEv" title='std::priority_queue::empty' data-use='c' data-ref="_ZNKSt14priority_queue5emptyEv">empty</a>()) <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="3626">3626</th><td>        <a class="local col0 ref" href="#700SU" title='SU' data-ref="700SU">SU</a> = <a class="tu member" href="#(anonymousnamespace)::InstructionShuffler::TopQ" title='(anonymous namespace)::InstructionShuffler::TopQ' data-use='m' data-ref="(anonymousnamespace)::InstructionShuffler::TopQ">TopQ</a>.<a class="tu ref" href="../../../../include/c++/7/bits/stl_queue.h.html#_ZNKSt14priority_queue3topEv" title='std::priority_queue::top' data-use='c' data-ref="_ZNKSt14priority_queue3topEv">top</a>();</td></tr>
<tr><th id="3627">3627</th><td>        <a class="tu member" href="#(anonymousnamespace)::InstructionShuffler::TopQ" title='(anonymous namespace)::InstructionShuffler::TopQ' data-use='m' data-ref="(anonymousnamespace)::InstructionShuffler::TopQ">TopQ</a>.<a class="tu ref" href="../../../../include/c++/7/bits/stl_queue.h.html#_ZNSt14priority_queue3popEv" title='std::priority_queue::pop' data-use='c' data-ref="_ZNSt14priority_queue3popEv">pop</a>();</td></tr>
<tr><th id="3628">3628</th><td>      } <b>while</b> (<a class="local col0 ref" href="#700SU" title='SU' data-ref="700SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduled" title='llvm::SUnit::isScheduled' data-ref="llvm::SUnit::isScheduled">isScheduled</a>);</td></tr>
<tr><th id="3629">3629</th><td>      <a class="local col9 ref" href="#699IsTopNode" title='IsTopNode' data-ref="699IsTopNode">IsTopNode</a> = <b>true</b>;</td></tr>
<tr><th id="3630">3630</th><td>    } <b>else</b> {</td></tr>
<tr><th id="3631">3631</th><td>      <b>do</b> {</td></tr>
<tr><th id="3632">3632</th><td>        <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::InstructionShuffler::BottomQ" title='(anonymous namespace)::InstructionShuffler::BottomQ' data-use='m' data-ref="(anonymousnamespace)::InstructionShuffler::BottomQ">BottomQ</a>.<a class="tu ref" href="../../../../include/c++/7/bits/stl_queue.h.html#_ZNKSt14priority_queue5emptyEv" title='std::priority_queue::empty' data-use='c' data-ref="_ZNKSt14priority_queue5emptyEv">empty</a>()) <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="3633">3633</th><td>        <a class="local col0 ref" href="#700SU" title='SU' data-ref="700SU">SU</a> = <a class="tu member" href="#(anonymousnamespace)::InstructionShuffler::BottomQ" title='(anonymous namespace)::InstructionShuffler::BottomQ' data-use='m' data-ref="(anonymousnamespace)::InstructionShuffler::BottomQ">BottomQ</a>.<a class="tu ref" href="../../../../include/c++/7/bits/stl_queue.h.html#_ZNKSt14priority_queue3topEv" title='std::priority_queue::top' data-use='c' data-ref="_ZNKSt14priority_queue3topEv">top</a>();</td></tr>
<tr><th id="3634">3634</th><td>        <a class="tu member" href="#(anonymousnamespace)::InstructionShuffler::BottomQ" title='(anonymous namespace)::InstructionShuffler::BottomQ' data-use='m' data-ref="(anonymousnamespace)::InstructionShuffler::BottomQ">BottomQ</a>.<a class="tu ref" href="../../../../include/c++/7/bits/stl_queue.h.html#_ZNSt14priority_queue3popEv" title='std::priority_queue::pop' data-use='c' data-ref="_ZNSt14priority_queue3popEv">pop</a>();</td></tr>
<tr><th id="3635">3635</th><td>      } <b>while</b> (<a class="local col0 ref" href="#700SU" title='SU' data-ref="700SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduled" title='llvm::SUnit::isScheduled' data-ref="llvm::SUnit::isScheduled">isScheduled</a>);</td></tr>
<tr><th id="3636">3636</th><td>      <a class="local col9 ref" href="#699IsTopNode" title='IsTopNode' data-ref="699IsTopNode">IsTopNode</a> = <b>false</b>;</td></tr>
<tr><th id="3637">3637</th><td>    }</td></tr>
<tr><th id="3638">3638</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::InstructionShuffler::IsAlternating" title='(anonymous namespace)::InstructionShuffler::IsAlternating' data-use='r' data-ref="(anonymousnamespace)::InstructionShuffler::IsAlternating">IsAlternating</a>)</td></tr>
<tr><th id="3639">3639</th><td>      <a class="tu member" href="#(anonymousnamespace)::InstructionShuffler::IsTopDown" title='(anonymous namespace)::InstructionShuffler::IsTopDown' data-use='w' data-ref="(anonymousnamespace)::InstructionShuffler::IsTopDown">IsTopDown</a> = !<a class="tu member" href="#(anonymousnamespace)::InstructionShuffler::IsTopDown" title='(anonymous namespace)::InstructionShuffler::IsTopDown' data-use='r' data-ref="(anonymousnamespace)::InstructionShuffler::IsTopDown">IsTopDown</a>;</td></tr>
<tr><th id="3640">3640</th><td>    <b>return</b> <a class="local col0 ref" href="#700SU" title='SU' data-ref="700SU">SU</a>;</td></tr>
<tr><th id="3641">3641</th><td>  }</td></tr>
<tr><th id="3642">3642</th><td></td></tr>
<tr><th id="3643">3643</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_119InstructionShuffler9schedNodeEPN4llvm5SUnitEb" title='(anonymous namespace)::InstructionShuffler::schedNode' data-type='void (anonymous namespace)::InstructionShuffler::schedNode(llvm::SUnit * SU, bool IsTopNode)' data-ref="_ZN12_GLOBAL__N_119InstructionShuffler9schedNodeEPN4llvm5SUnitEb">schedNode</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="701SU" title='SU' data-type='llvm::SUnit *' data-ref="701SU">SU</dfn>, <em>bool</em> <dfn class="local col2 decl" id="702IsTopNode" title='IsTopNode' data-type='bool' data-ref="702IsTopNode">IsTopNode</dfn>) override {}</td></tr>
<tr><th id="3644">3644</th><td></td></tr>
<tr><th id="3645">3645</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_119InstructionShuffler14releaseTopNodeEPN4llvm5SUnitE" title='(anonymous namespace)::InstructionShuffler::releaseTopNode' data-type='void (anonymous namespace)::InstructionShuffler::releaseTopNode(llvm::SUnit * SU)' data-ref="_ZN12_GLOBAL__N_119InstructionShuffler14releaseTopNodeEPN4llvm5SUnitE">releaseTopNode</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="703SU" title='SU' data-type='llvm::SUnit *' data-ref="703SU">SU</dfn>) override {</td></tr>
<tr><th id="3646">3646</th><td>    <a class="tu member" href="#(anonymousnamespace)::InstructionShuffler::TopQ" title='(anonymous namespace)::InstructionShuffler::TopQ' data-use='m' data-ref="(anonymousnamespace)::InstructionShuffler::TopQ">TopQ</a>.<a class="tu ref" href="../../../../include/c++/7/bits/stl_queue.h.html#_ZNSt14priority_queue4pushERKNT0_10value_typeE" title='std::priority_queue::push' data-use='c' data-ref="_ZNSt14priority_queue4pushERKNT0_10value_typeE">push</a>(<a class="local col3 ref" href="#703SU" title='SU' data-ref="703SU">SU</a>);</td></tr>
<tr><th id="3647">3647</th><td>  }</td></tr>
<tr><th id="3648">3648</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_119InstructionShuffler17releaseBottomNodeEPN4llvm5SUnitE" title='(anonymous namespace)::InstructionShuffler::releaseBottomNode' data-type='void (anonymous namespace)::InstructionShuffler::releaseBottomNode(llvm::SUnit * SU)' data-ref="_ZN12_GLOBAL__N_119InstructionShuffler17releaseBottomNodeEPN4llvm5SUnitE">releaseBottomNode</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="704SU" title='SU' data-type='llvm::SUnit *' data-ref="704SU">SU</dfn>) override {</td></tr>
<tr><th id="3649">3649</th><td>    <a class="tu member" href="#(anonymousnamespace)::InstructionShuffler::BottomQ" title='(anonymous namespace)::InstructionShuffler::BottomQ' data-use='m' data-ref="(anonymousnamespace)::InstructionShuffler::BottomQ">BottomQ</a>.<a class="tu ref" href="../../../../include/c++/7/bits/stl_queue.h.html#_ZNSt14priority_queue4pushERKNT0_10value_typeE" title='std::priority_queue::push' data-use='c' data-ref="_ZNSt14priority_queue4pushERKNT0_10value_typeE">push</a>(<a class="local col4 ref" href="#704SU" title='SU' data-ref="704SU">SU</a>);</td></tr>
<tr><th id="3650">3650</th><td>  }</td></tr>
<tr><th id="3651">3651</th><td>};</td></tr>
<tr><th id="3652">3652</th><td></td></tr>
<tr><th id="3653">3653</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="3654">3654</th><td></td></tr>
<tr><th id="3655">3655</th><td><em>static</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> *<dfn class="tu decl def" id="_ZL25createInstructionShufflerPN4llvm19MachineSchedContextE" title='createInstructionShuffler' data-type='llvm::ScheduleDAGInstrs * createInstructionShuffler(llvm::MachineSchedContext * C)' data-ref="_ZL25createInstructionShufflerPN4llvm19MachineSchedContextE">createInstructionShuffler</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a> *<dfn class="local col5 decl" id="705C" title='C' data-type='llvm::MachineSchedContext *' data-ref="705C">C</dfn>) {</td></tr>
<tr><th id="3656">3656</th><td>  <em>bool</em> <dfn class="local col6 decl" id="706Alternate" title='Alternate' data-type='bool' data-ref="706Alternate">Alternate</dfn> = !<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ForceTopDown" title='llvm::ForceTopDown' data-ref="llvm::ForceTopDown">ForceTopDown</a> &amp;&amp; !<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ForceBottomUp" title='llvm::ForceBottomUp' data-ref="llvm::ForceBottomUp">ForceBottomUp</a>;</td></tr>
<tr><th id="3657">3657</th><td>  <em>bool</em> <dfn class="local col7 decl" id="707TopDown" title='TopDown' data-type='bool' data-ref="707TopDown">TopDown</dfn> = !<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ForceBottomUp" title='llvm::ForceBottomUp' data-ref="llvm::ForceBottomUp">ForceBottomUp</a>;</td></tr>
<tr><th id="3658">3658</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((TopDown || !ForceTopDown) &amp;&amp; &quot;-misched-topdown incompatible with -misched-bottomup&quot;) ? void (0) : __assert_fail (&quot;(TopDown || !ForceTopDown) &amp;&amp; \&quot;-misched-topdown incompatible with -misched-bottomup\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp&quot;, 3659, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col7 ref" href="#707TopDown" title='TopDown' data-ref="707TopDown">TopDown</a> || !<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ForceTopDown" title='llvm::ForceTopDown' data-ref="llvm::ForceTopDown">ForceTopDown</a>) &amp;&amp;</td></tr>
<tr><th id="3659">3659</th><td>         <q>"-misched-topdown incompatible with -misched-bottomup"</q>);</td></tr>
<tr><th id="3660">3660</th><td>  <b>return</b> <b>new</b> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive" title='llvm::ScheduleDAGMILive' data-ref="llvm::ScheduleDAGMILive">ScheduleDAGMILive</a><a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm17ScheduleDAGMILiveC1EPNS_19MachineSchedContextESt10unique_ptrINS_20MachineSchedStrategyESt14default_deleteIS4_EE" title='llvm::ScheduleDAGMILive::ScheduleDAGMILive' data-ref="_ZN4llvm17ScheduleDAGMILiveC1EPNS_19MachineSchedContextESt10unique_ptrINS_20MachineSchedStrategyESt14default_deleteIS4_EE">(</a></td></tr>
<tr><th id="3661">3661</th><td>      <a class="local col5 ref" href="#705C" title='C' data-ref="705C">C</a>, <a class="tu ref fake" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-use='c' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></a><span class="namespace">llvm::</span><a class="tu ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-use='c' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="tu type" href="#(anonymousnamespace)::InstructionShuffler" title='(anonymous namespace)::InstructionShuffler' data-ref="(anonymousnamespace)::InstructionShuffler">InstructionShuffler</a>&gt;(<span class='refarg'><a class="local col6 ref" href="#706Alternate" title='Alternate' data-ref="706Alternate">Alternate</a></span>, <span class='refarg'><a class="local col7 ref" href="#707TopDown" title='TopDown' data-ref="707TopDown">TopDown</a></span>));</td></tr>
<tr><th id="3662">3662</th><td>}</td></tr>
<tr><th id="3663">3663</th><td></td></tr>
<tr><th id="3664">3664</th><td><em>static</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedRegistry" title='llvm::MachineSchedRegistry' data-ref="llvm::MachineSchedRegistry">MachineSchedRegistry</a> <dfn class="tu decl def" id="ShufflerRegistry" title='ShufflerRegistry' data-type='llvm::MachineSchedRegistry' data-ref="ShufflerRegistry">ShufflerRegistry</dfn><a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20MachineSchedRegistryC1EPKcS2_PFPNS_17ScheduleDAGInstrsEPNS_19MachineSchedContextEE" title='llvm::MachineSchedRegistry::MachineSchedRegistry' data-ref="_ZN4llvm20MachineSchedRegistryC1EPKcS2_PFPNS_17ScheduleDAGInstrsEPNS_19MachineSchedContextEE">(</a></td></tr>
<tr><th id="3665">3665</th><td>  <q>"shuffle"</q>, <q>"Shuffle machine instructions alternating directions"</q>,</td></tr>
<tr><th id="3666">3666</th><td>  <a class="tu ref" href="#_ZL25createInstructionShufflerPN4llvm19MachineSchedContextE" title='createInstructionShuffler' data-use='r' data-ref="_ZL25createInstructionShufflerPN4llvm19MachineSchedContextE">createInstructionShuffler</a>);</td></tr>
<tr><th id="3667">3667</th><td><u>#<span data-ppcond="3579">endif</span> // !NDEBUG</u></td></tr>
<tr><th id="3668">3668</th><td></td></tr>
<tr><th id="3669">3669</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="3670">3670</th><td><i>// GraphWriter support for ScheduleDAGMILive.</i></td></tr>
<tr><th id="3671">3671</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="3672">3672</th><td></td></tr>
<tr><th id="3673">3673</th><td><u>#<span data-ppcond="3673">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="3674">3674</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="3675">3675</th><td></td></tr>
<tr><th id="3676">3676</th><td><b>template</b>&lt;&gt; <b>struct</b> <dfn class="type def" id="llvm::GraphTraits" title='llvm::GraphTraits' data-ref="llvm::GraphTraits"><a class="type" href="../../include/llvm/IR/Type.h.html#llvm::GraphTraits" title='llvm::GraphTraits' data-ref="llvm::GraphTraits">GraphTraits</a></dfn>&lt;</td></tr>
<tr><th id="3677">3677</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a>*&gt; : <b>public</b> GraphTraits&lt;ScheduleDAG*&gt; {};</td></tr>
<tr><th id="3678">3678</th><td></td></tr>
<tr><th id="3679">3679</th><td><b>template</b>&lt;&gt;</td></tr>
<tr><th id="3680">3680</th><td><b>struct</b> <dfn class="type def" id="llvm::DOTGraphTraits" title='llvm::DOTGraphTraits' data-ref="llvm::DOTGraphTraits"><a class="type" href="../../include/llvm/Support/DOTGraphTraits.h.html#llvm::DOTGraphTraits" title='llvm::DOTGraphTraits' data-ref="llvm::DOTGraphTraits">DOTGraphTraits</a></dfn>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a>*&gt; : <b>public</b> DefaultDOTGraphTraits {</td></tr>
<tr><th id="3681">3681</th><td>  <dfn class="tu decl def" id="_ZN4llvm14DOTGraphTraitsIPNS_13ScheduleDAGMIEEC1Eb" title='llvm::DOTGraphTraits&lt;llvm::ScheduleDAGMI *&gt;::DOTGraphTraits' data-type='void llvm::DOTGraphTraits&lt;llvm::ScheduleDAGMI *&gt;::DOTGraphTraits(bool isSimple = false)' data-ref="_ZN4llvm14DOTGraphTraitsIPNS_13ScheduleDAGMIEEC1Eb">DOTGraphTraits</dfn>(<em>bool</em> <dfn class="local col8 decl" id="708isSimple" title='isSimple' data-type='bool' data-ref="708isSimple">isSimple</dfn> = <b>false</b>) : <a class="type" href="../../include/llvm/Support/DOTGraphTraits.h.html#llvm::DefaultDOTGraphTraits" title='llvm::DefaultDOTGraphTraits' data-ref="llvm::DefaultDOTGraphTraits">DefaultDOTGraphTraits</a><a class="ref" href="../../include/llvm/Support/DOTGraphTraits.h.html#_ZN4llvm21DefaultDOTGraphTraitsC1Eb" title='llvm::DefaultDOTGraphTraits::DefaultDOTGraphTraits' data-ref="_ZN4llvm21DefaultDOTGraphTraitsC1Eb">(</a><a class="local col8 ref" href="#708isSimple" title='isSimple' data-ref="708isSimple">isSimple</a>) {}</td></tr>
<tr><th id="3682">3682</th><td></td></tr>
<tr><th id="3683">3683</th><td>  <em>static</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="tu decl def" id="_ZN4llvm14DOTGraphTraitsIPNS_13ScheduleDAGMIEE12getGraphNameEPKNS_11ScheduleDAGE" title='llvm::DOTGraphTraits&lt;llvm::ScheduleDAGMI *&gt;::getGraphName' data-type='static std::string llvm::DOTGraphTraits&lt;llvm::ScheduleDAGMI *&gt;::getGraphName(const llvm::ScheduleDAG * G)' data-ref="_ZN4llvm14DOTGraphTraitsIPNS_13ScheduleDAGMIEE12getGraphNameEPKNS_11ScheduleDAGE">getGraphName</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a> *<dfn class="local col9 decl" id="709G" title='G' data-type='const llvm::ScheduleDAG *' data-ref="709G">G</dfn>) {</td></tr>
<tr><th id="3684">3684</th><td>    <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv" title='llvm::StringRef::operator basic_string' data-ref="_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv"></a><a class="local col9 ref" href="#709G" title='G' data-ref="709G">G</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv">getName</a>();</td></tr>
<tr><th id="3685">3685</th><td>  }</td></tr>
<tr><th id="3686">3686</th><td></td></tr>
<tr><th id="3687">3687</th><td>  <em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZN4llvm14DOTGraphTraitsIPNS_13ScheduleDAGMIEE23renderGraphFromBottomUpEv" title='llvm::DOTGraphTraits&lt;llvm::ScheduleDAGMI *&gt;::renderGraphFromBottomUp' data-type='static bool llvm::DOTGraphTraits&lt;llvm::ScheduleDAGMI *&gt;::renderGraphFromBottomUp()' data-ref="_ZN4llvm14DOTGraphTraitsIPNS_13ScheduleDAGMIEE23renderGraphFromBottomUpEv">renderGraphFromBottomUp</dfn>() {</td></tr>
<tr><th id="3688">3688</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3689">3689</th><td>  }</td></tr>
<tr><th id="3690">3690</th><td></td></tr>
<tr><th id="3691">3691</th><td>  <em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZN4llvm14DOTGraphTraitsIPNS_13ScheduleDAGMIEE12isNodeHiddenEPKNS_5SUnitE" title='llvm::DOTGraphTraits&lt;llvm::ScheduleDAGMI *&gt;::isNodeHidden' data-type='static bool llvm::DOTGraphTraits&lt;llvm::ScheduleDAGMI *&gt;::isNodeHidden(const llvm::SUnit * Node)' data-ref="_ZN4llvm14DOTGraphTraitsIPNS_13ScheduleDAGMIEE12isNodeHiddenEPKNS_5SUnitE">isNodeHidden</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="710Node" title='Node' data-type='const llvm::SUnit *' data-ref="710Node">Node</dfn>) {</td></tr>
<tr><th id="3692">3692</th><td>    <b>if</b> (<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#ViewMISchedCutoff" title='ViewMISchedCutoff' data-use='m' data-ref="ViewMISchedCutoff">ViewMISchedCutoff</a> == <var>0</var>)</td></tr>
<tr><th id="3693">3693</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3694">3694</th><td>    <b>return</b> (<a class="local col0 ref" href="#710Node" title='Node' data-ref="710Node">Node</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &gt; <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#ViewMISchedCutoff" title='ViewMISchedCutoff' data-use='m' data-ref="ViewMISchedCutoff">ViewMISchedCutoff</a></td></tr>
<tr><th id="3695">3695</th><td>         || <a class="local col0 ref" href="#710Node" title='Node' data-ref="710Node">Node</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &gt; <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#ViewMISchedCutoff" title='ViewMISchedCutoff' data-use='m' data-ref="ViewMISchedCutoff">ViewMISchedCutoff</a>);</td></tr>
<tr><th id="3696">3696</th><td>  }</td></tr>
<tr><th id="3697">3697</th><td></td></tr>
<tr><th id="3698">3698</th><td>  <i class="doc" data-doc="_ZN4llvm14DOTGraphTraitsIPNS_13ScheduleDAGMIEE17getEdgeAttributesEPKNS_5SUnitENS_13SUnitIteratorEPKNS_11ScheduleDAGE">/// If you want to override the dot attributes printed for a particular</i></td></tr>
<tr><th id="3699">3699</th><td><i class="doc" data-doc="_ZN4llvm14DOTGraphTraitsIPNS_13ScheduleDAGMIEE17getEdgeAttributesEPKNS_5SUnitENS_13SUnitIteratorEPKNS_11ScheduleDAGE">  /// edge, override this method.</i></td></tr>
<tr><th id="3700">3700</th><td>  <em>static</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="tu decl def" id="_ZN4llvm14DOTGraphTraitsIPNS_13ScheduleDAGMIEE17getEdgeAttributesEPKNS_5SUnitENS_13SUnitIteratorEPKNS_11ScheduleDAGE" title='llvm::DOTGraphTraits&lt;llvm::ScheduleDAGMI *&gt;::getEdgeAttributes' data-type='static std::string llvm::DOTGraphTraits&lt;llvm::ScheduleDAGMI *&gt;::getEdgeAttributes(const llvm::SUnit * Node, llvm::SUnitIterator EI, const llvm::ScheduleDAG * Graph)' data-ref="_ZN4llvm14DOTGraphTraitsIPNS_13ScheduleDAGMIEE17getEdgeAttributesEPKNS_5SUnitENS_13SUnitIteratorEPKNS_11ScheduleDAGE">getEdgeAttributes</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="711Node" title='Node' data-type='const llvm::SUnit *' data-ref="711Node">Node</dfn>,</td></tr>
<tr><th id="3701">3701</th><td>                                       <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnitIterator" title='llvm::SUnitIterator' data-ref="llvm::SUnitIterator">SUnitIterator</a> <dfn class="local col2 decl" id="712EI" title='EI' data-type='llvm::SUnitIterator' data-ref="712EI">EI</dfn>,</td></tr>
<tr><th id="3702">3702</th><td>                                       <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a> *<dfn class="local col3 decl" id="713Graph" title='Graph' data-type='const llvm::ScheduleDAG *' data-ref="713Graph">Graph</dfn>) {</td></tr>
<tr><th id="3703">3703</th><td>    <b>if</b> (<a class="local col2 ref" href="#712EI" title='EI' data-ref="712EI">EI</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm13SUnitIterator15isArtificialDepEv" title='llvm::SUnitIterator::isArtificialDep' data-ref="_ZNK4llvm13SUnitIterator15isArtificialDepEv">isArtificialDep</a>())</td></tr>
<tr><th id="3704">3704</th><td>      <b>return</b> <a class="ref fake" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_"></a><q>"color=cyan,style=dashed"</q>;</td></tr>
<tr><th id="3705">3705</th><td>    <b>if</b> (<a class="local col2 ref" href="#712EI" title='EI' data-ref="712EI">EI</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm13SUnitIterator9isCtrlDepEv" title='llvm::SUnitIterator::isCtrlDep' data-ref="_ZNK4llvm13SUnitIterator9isCtrlDepEv">isCtrlDep</a>())</td></tr>
<tr><th id="3706">3706</th><td>      <b>return</b> <a class="ref fake" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_"></a><q>"color=blue,style=dashed"</q>;</td></tr>
<tr><th id="3707">3707</th><td>    <b>return</b> <a class="ref fake" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_"></a><q>""</q>;</td></tr>
<tr><th id="3708">3708</th><td>  }</td></tr>
<tr><th id="3709">3709</th><td></td></tr>
<tr><th id="3710">3710</th><td>  <em>static</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="tu decl def" id="_ZN4llvm14DOTGraphTraitsIPNS_13ScheduleDAGMIEE12getNodeLabelEPKNS_5SUnitEPKNS_11ScheduleDAGE" title='llvm::DOTGraphTraits&lt;llvm::ScheduleDAGMI *&gt;::getNodeLabel' data-type='static std::string llvm::DOTGraphTraits&lt;llvm::ScheduleDAGMI *&gt;::getNodeLabel(const llvm::SUnit * SU, const llvm::ScheduleDAG * G)' data-ref="_ZN4llvm14DOTGraphTraitsIPNS_13ScheduleDAGMIEE12getNodeLabelEPKNS_5SUnitEPKNS_11ScheduleDAGE">getNodeLabel</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="714SU" title='SU' data-type='const llvm::SUnit *' data-ref="714SU">SU</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a> *<dfn class="local col5 decl" id="715G" title='G' data-type='const llvm::ScheduleDAG *' data-ref="715G">G</dfn>) {</td></tr>
<tr><th id="3711">3711</th><td>    <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <a class="ref fake" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1Ev" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1Ev"></a><dfn class="local col6 decl" id="716Str" title='Str' data-type='std::string' data-ref="716Str">Str</dfn>;</td></tr>
<tr><th id="3712">3712</th><td>    <a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_string_ostream" title='llvm::raw_string_ostream' data-ref="llvm::raw_string_ostream">raw_string_ostream</a> <dfn class="local col7 decl" id="717SS" title='SS' data-type='llvm::raw_string_ostream' data-ref="717SS">SS</dfn><a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_string_ostream::raw_string_ostream' data-ref="_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">(</a><a class="local col6 ref" href="#716Str" title='Str' data-ref="716Str">Str</a>);</td></tr>
<tr><th id="3713">3713</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a> *<dfn class="local col8 decl" id="718DAG" title='DAG' data-type='const llvm::ScheduleDAGMI *' data-ref="718DAG">DAG</dfn> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a>*&gt;(<a class="local col5 ref" href="#715G" title='G' data-ref="715G">G</a>);</td></tr>
<tr><th id="3714">3714</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult" title='llvm::SchedDFSResult' data-ref="llvm::SchedDFSResult">SchedDFSResult</a> *<dfn class="local col9 decl" id="719DFS" title='DFS' data-type='const llvm::SchedDFSResult *' data-ref="719DFS">DFS</dfn> = <a class="local col8 ref" href="#718DAG" title='DAG' data-ref="718DAG">DAG</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13ScheduleDAGMI15hasVRegLivenessEv" title='llvm::ScheduleDAGMI::hasVRegLiveness' data-ref="_ZNK4llvm13ScheduleDAGMI15hasVRegLivenessEv">hasVRegLiveness</a>() ?</td></tr>
<tr><th id="3715">3715</th><td>      <b>static_cast</b>&lt;<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive" title='llvm::ScheduleDAGMILive' data-ref="llvm::ScheduleDAGMILive">ScheduleDAGMILive</a>*&gt;(<a class="local col5 ref" href="#715G" title='G' data-ref="715G">G</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm17ScheduleDAGMILive12getDFSResultEv" title='llvm::ScheduleDAGMILive::getDFSResult' data-ref="_ZNK4llvm17ScheduleDAGMILive12getDFSResultEv">getDFSResult</a>() : <b>nullptr</b>;</td></tr>
<tr><th id="3716">3716</th><td>    <a class="local col7 ref" href="#717SS" title='SS' data-ref="717SS">SS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"SU:"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col4 ref" href="#714SU" title='SU' data-ref="714SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>;</td></tr>
<tr><th id="3717">3717</th><td>    <b>if</b> (<a class="local col9 ref" href="#719DFS" title='DFS' data-ref="719DFS">DFS</a>)</td></tr>
<tr><th id="3718">3718</th><td>      <a class="local col7 ref" href="#717SS" title='SS' data-ref="717SS">SS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" I:"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col9 ref" href="#719DFS" title='DFS' data-ref="719DFS">DFS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#_ZNK4llvm14SchedDFSResult12getNumInstrsEPKNS_5SUnitE" title='llvm::SchedDFSResult::getNumInstrs' data-ref="_ZNK4llvm14SchedDFSResult12getNumInstrsEPKNS_5SUnitE">getNumInstrs</a>(<a class="local col4 ref" href="#714SU" title='SU' data-ref="714SU">SU</a>);</td></tr>
<tr><th id="3719">3719</th><td>    <b>return</b> <a class="ref fake" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1ERKNS_12basic_stringIT_T0_T1_EE" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1ERKNS_12basic_stringIT_T0_T1_EE"></a><a class="local col7 ref" href="#717SS" title='SS' data-ref="717SS">SS</a>.<a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostream3strEv" title='llvm::raw_string_ostream::str' data-ref="_ZN4llvm18raw_string_ostream3strEv">str</a>();</td></tr>
<tr><th id="3720">3720</th><td>  }</td></tr>
<tr><th id="3721">3721</th><td></td></tr>
<tr><th id="3722">3722</th><td>  <em>static</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="tu decl def" id="_ZN4llvm14DOTGraphTraitsIPNS_13ScheduleDAGMIEE18getNodeDescriptionEPKNS_5SUnitEPKNS_11ScheduleDAGE" title='llvm::DOTGraphTraits&lt;llvm::ScheduleDAGMI *&gt;::getNodeDescription' data-type='static std::string llvm::DOTGraphTraits&lt;llvm::ScheduleDAGMI *&gt;::getNodeDescription(const llvm::SUnit * SU, const llvm::ScheduleDAG * G)' data-ref="_ZN4llvm14DOTGraphTraitsIPNS_13ScheduleDAGMIEE18getNodeDescriptionEPKNS_5SUnitEPKNS_11ScheduleDAGE">getNodeDescription</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="720SU" title='SU' data-type='const llvm::SUnit *' data-ref="720SU">SU</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a> *<dfn class="local col1 decl" id="721G" title='G' data-type='const llvm::ScheduleDAG *' data-ref="721G">G</dfn>) {</td></tr>
<tr><th id="3723">3723</th><td>    <b>return</b> <a class="local col1 ref" href="#721G" title='G' data-ref="721G">G</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm11ScheduleDAG17getGraphNodeLabelEPKNS_5SUnitE" title='llvm::ScheduleDAG::getGraphNodeLabel' data-ref="_ZNK4llvm11ScheduleDAG17getGraphNodeLabelEPKNS_5SUnitE">getGraphNodeLabel</a>(<a class="local col0 ref" href="#720SU" title='SU' data-ref="720SU">SU</a>);</td></tr>
<tr><th id="3724">3724</th><td>  }</td></tr>
<tr><th id="3725">3725</th><td></td></tr>
<tr><th id="3726">3726</th><td>  <em>static</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="tu decl def" id="_ZN4llvm14DOTGraphTraitsIPNS_13ScheduleDAGMIEE17getNodeAttributesEPKNS_5SUnitEPKNS_11ScheduleDAGE" title='llvm::DOTGraphTraits&lt;llvm::ScheduleDAGMI *&gt;::getNodeAttributes' data-type='static std::string llvm::DOTGraphTraits&lt;llvm::ScheduleDAGMI *&gt;::getNodeAttributes(const llvm::SUnit * N, const llvm::ScheduleDAG * G)' data-ref="_ZN4llvm14DOTGraphTraitsIPNS_13ScheduleDAGMIEE17getNodeAttributesEPKNS_5SUnitEPKNS_11ScheduleDAGE">getNodeAttributes</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="722N" title='N' data-type='const llvm::SUnit *' data-ref="722N">N</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a> *<dfn class="local col3 decl" id="723G" title='G' data-type='const llvm::ScheduleDAG *' data-ref="723G">G</dfn>) {</td></tr>
<tr><th id="3727">3727</th><td>    <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="local col4 decl" id="724Str" title='Str' data-type='std::string' data-ref="724Str">Str</dfn><a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_">(</a><q>"shape=Mrecord"</q>);</td></tr>
<tr><th id="3728">3728</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a> *<dfn class="local col5 decl" id="725DAG" title='DAG' data-type='const llvm::ScheduleDAGMI *' data-ref="725DAG">DAG</dfn> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a>*&gt;(<a class="local col3 ref" href="#723G" title='G' data-ref="723G">G</a>);</td></tr>
<tr><th id="3729">3729</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#llvm::SchedDFSResult" title='llvm::SchedDFSResult' data-ref="llvm::SchedDFSResult">SchedDFSResult</a> *<dfn class="local col6 decl" id="726DFS" title='DFS' data-type='const llvm::SchedDFSResult *' data-ref="726DFS">DFS</dfn> = <a class="local col5 ref" href="#725DAG" title='DAG' data-ref="725DAG">DAG</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13ScheduleDAGMI15hasVRegLivenessEv" title='llvm::ScheduleDAGMI::hasVRegLiveness' data-ref="_ZNK4llvm13ScheduleDAGMI15hasVRegLivenessEv">hasVRegLiveness</a>() ?</td></tr>
<tr><th id="3730">3730</th><td>      <b>static_cast</b>&lt;<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive" title='llvm::ScheduleDAGMILive' data-ref="llvm::ScheduleDAGMILive">ScheduleDAGMILive</a>*&gt;(<a class="local col3 ref" href="#723G" title='G' data-ref="723G">G</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm17ScheduleDAGMILive12getDFSResultEv" title='llvm::ScheduleDAGMILive::getDFSResult' data-ref="_ZNK4llvm17ScheduleDAGMILive12getDFSResultEv">getDFSResult</a>() : <b>nullptr</b>;</td></tr>
<tr><th id="3731">3731</th><td>    <b>if</b> (<a class="local col6 ref" href="#726DFS" title='DFS' data-ref="726DFS">DFS</a>) {</td></tr>
<tr><th id="3732">3732</th><td>      <a class="local col4 ref" href="#724Str" title='Str' data-ref="724Str">Str</a> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringpLEPKT_" title='std::__cxx11::basic_string::operator+=' data-ref="_ZNSt7__cxx1112basic_stringpLEPKT_">+=</a> <q>",style=filled,fillcolor=\"#"</q>;</td></tr>
<tr><th id="3733">3733</th><td>      <a class="local col4 ref" href="#724Str" title='Str' data-ref="724Str">Str</a> <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvmpLERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_9StringRefE" title='llvm::operator+=' data-ref="_ZN4llvmpLERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_9StringRefE">+=</a> <span class="namespace">DOT::</span><a class="ref" href="../../include/llvm/Support/GraphWriter.h.html#_ZN4llvm3DOT14getColorStringEj" title='llvm::DOT::getColorString' data-ref="_ZN4llvm3DOT14getColorStringEj">getColorString</a>(<a class="local col6 ref" href="#726DFS" title='DFS' data-ref="726DFS">DFS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDFS.h.html#_ZNK4llvm14SchedDFSResult12getSubtreeIDEPKNS_5SUnitE" title='llvm::SchedDFSResult::getSubtreeID' data-ref="_ZNK4llvm14SchedDFSResult12getSubtreeIDEPKNS_5SUnitE">getSubtreeID</a>(<a class="local col2 ref" href="#722N" title='N' data-ref="722N">N</a>));</td></tr>
<tr><th id="3734">3734</th><td>      <a class="local col4 ref" href="#724Str" title='Str' data-ref="724Str">Str</a> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringpLET_" title='std::__cxx11::basic_string::operator+=' data-ref="_ZNSt7__cxx1112basic_stringpLET_">+=</a> <kbd>'"'</kbd>;</td></tr>
<tr><th id="3735">3735</th><td>    }</td></tr>
<tr><th id="3736">3736</th><td>    <b>return</b> <a class="local col4 ref" href="#724Str" title='Str' data-ref="724Str">Str</a>;</td></tr>
<tr><th id="3737">3737</th><td>  }</td></tr>
<tr><th id="3738">3738</th><td>};</td></tr>
<tr><th id="3739">3739</th><td></td></tr>
<tr><th id="3740">3740</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="3741">3741</th><td><u>#<span data-ppcond="3673">endif</span> // NDEBUG</u></td></tr>
<tr><th id="3742">3742</th><td></td></tr>
<tr><th id="3743">3743</th><td><i class="doc">/// viewGraph - Pop up a ghostview window with the reachable parts of the DAG</i></td></tr>
<tr><th id="3744">3744</th><td><i class="doc">/// rendered using 'dot'.</i></td></tr>
<tr><th id="3745">3745</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a>::<dfn class="virtual decl def" id="_ZN4llvm13ScheduleDAGMI9viewGraphERKNS_5TwineES3_" title='llvm::ScheduleDAGMI::viewGraph' data-ref="_ZN4llvm13ScheduleDAGMI9viewGraphERKNS_5TwineES3_">viewGraph</dfn>(<em>const</em> <a class="type" href="../../include/llvm/ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine">Twine</a> &amp;<dfn class="local col7 decl" id="727Name" title='Name' data-type='const llvm::Twine &amp;' data-ref="727Name">Name</dfn>, <em>const</em> <a class="type" href="../../include/llvm/ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine">Twine</a> &amp;<dfn class="local col8 decl" id="728Title" title='Title' data-type='const llvm::Twine &amp;' data-ref="728Title">Title</dfn>) {</td></tr>
<tr><th id="3746">3746</th><td><u>#<span data-ppcond="3746">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="3747">3747</th><td>  <a class="ref" href="../../include/llvm/Support/GraphWriter.h.html#_ZN4llvm9ViewGraphERKT_RKNS_5TwineEbS5_NS_12GraphProgram4NameE" title='llvm::ViewGraph' data-ref="_ZN4llvm9ViewGraphERKT_RKNS_5TwineEbS5_NS_12GraphProgram4NameE">ViewGraph</a>(<b>this</b>, <a class="local col7 ref" href="#727Name" title='Name' data-ref="727Name">Name</a>, <b>false</b>, <a class="local col8 ref" href="#728Title" title='Title' data-ref="728Title">Title</a>);</td></tr>
<tr><th id="3748">3748</th><td><u>#<span data-ppcond="3746">else</span></u></td></tr>
<tr><th id="3749">3749</th><td>  errs() &lt;&lt; <q>"ScheduleDAGMI::viewGraph is only available in debug builds on "</q></td></tr>
<tr><th id="3750">3750</th><td>         &lt;&lt; <q>"systems with Graphviz or gv!\n"</q>;</td></tr>
<tr><th id="3751">3751</th><td><u>#<span data-ppcond="3746">endif</span>  // NDEBUG</u></td></tr>
<tr><th id="3752">3752</th><td>}</td></tr>
<tr><th id="3753">3753</th><td></td></tr>
<tr><th id="3754">3754</th><td><i class="doc">/// Out-of-line implementation with no arguments is handy for gdb.</i></td></tr>
<tr><th id="3755">3755</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a>::<dfn class="virtual decl def" id="_ZN4llvm13ScheduleDAGMI9viewGraphEv" title='llvm::ScheduleDAGMI::viewGraph' data-ref="_ZN4llvm13ScheduleDAGMI9viewGraphEv">viewGraph</dfn>() {</td></tr>
<tr><th id="3756">3756</th><td>  <a class="virtual member" href="#_ZN4llvm13ScheduleDAGMI9viewGraphERKNS_5TwineES3_" title='llvm::ScheduleDAGMI::viewGraph' data-ref="_ZN4llvm13ScheduleDAGMI9viewGraphERKNS_5TwineES3_">viewGraph</a>(<a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="virtual member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs10getDAGNameEv" title='llvm::ScheduleDAGInstrs::getDAGName' data-ref="_ZNK4llvm17ScheduleDAGInstrs10getDAGNameEv">getDAGName</a>(), <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><q>"Scheduling-Units Graph for "</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplPKT_ONSt7__cxx1112basic_stringIS_T0_T1_EE" title='std::operator+' data-ref="_ZStplPKT_ONSt7__cxx1112basic_stringIS_T0_T1_EE">+</a> <a class="virtual member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs10getDAGNameEv" title='llvm::ScheduleDAGInstrs::getDAGName' data-ref="_ZNK4llvm17ScheduleDAGInstrs10getDAGNameEv">getDAGName</a>());</td></tr>
<tr><th id="3757">3757</th><td>}</td></tr>
<tr><th id="3758">3758</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
