<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: include/llvm/CodeGen/LiveRegUnits.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_dcde91663b8816e1e2311938ccd8f690.html">llvm</a></li><li class="navelem"><a class="el" href="dir_19e251b771363806b5435ead42278477.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">LiveRegUnits.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="LiveRegUnits_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- llvm/CodeGen/LiveRegUnits.h - Register Unit Set ----------*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span><span class="comment"></span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// A set of register units. It is intended for register liveness tracking.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"></span><span class="comment">//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef LLVM_CODEGEN_LIVEREGUNITS_H</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define LLVM_CODEGEN_LIVEREGUNITS_H</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="BitVector_8h.html">llvm/ADT/BitVector.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LaneBitmask_8h.html">llvm/MC/LaneBitmask.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">class </span>MachineInstr;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">class </span>MachineBasicBlock;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/// A set of register units used to track register liveness.</span></div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="classllvm_1_1LiveRegUnits.html">   30</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1LiveRegUnits.html">LiveRegUnits</a> {</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> Units;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">  /// Constructs a new empty LiveRegUnits set.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1LiveRegUnits.html#a8dfc69c592334589ab1606b8e0a86d90">LiveRegUnits</a>() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">  /// Constructs and initialize an empty LiveRegUnits set.</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="classllvm_1_1LiveRegUnits.html#a0eecad44f69f89053e0330df2808241d">   39</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1LiveRegUnits.html#a0eecad44f69f89053e0330df2808241d">LiveRegUnits</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;TRI) {</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;    <a class="code" href="classllvm_1_1LiveRegUnits.html#a5e7fb90824f599580585b3b5c5116614">init</a>(TRI);</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  }</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">  /// For a machine instruction \p MI, adds all register units used in</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">  /// \p UsedRegUnits and defined or clobbered in \p ModifiedRegUnits. This is</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">  /// useful when walking over a range of instructions to track registers</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">  /// used or defined seperately.</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="classllvm_1_1LiveRegUnits.html#a06c3c14971a6414e21bf3a0a2652de0f">   47</a></span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1LiveRegUnits.html#a06c3c14971a6414e21bf3a0a2652de0f">accumulateUsedDefed</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                                  <a class="code" href="classllvm_1_1LiveRegUnits.html">LiveRegUnits</a> &amp;ModifiedRegUnits,</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;                                  <a class="code" href="classllvm_1_1LiveRegUnits.html">LiveRegUnits</a> &amp;UsedRegUnits,</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) {</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1ConstMIBundleOperands.html">ConstMIBundleOperands</a> <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>(MI); <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>.isValid(); ++<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>) {</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>-&gt;isRegMask())</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        ModifiedRegUnits.<a class="code" href="classllvm_1_1LiveRegUnits.html#a4798468cafe0ab51df84370b1f0e288e">addRegsInMask</a>(<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>-&gt;getRegMask());</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>-&gt;isReg())</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>-&gt;getReg();</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;      <span class="keywordflow">if</span> (!Reg.<a class="code" href="classllvm_1_1Register.html#a13bd3dae94013a7bf38afc9391c8fa8f">isPhysical</a>())</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>-&gt;isDef()) {</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        <span class="comment">// Some architectures (e.g. AArch64 XZR/WZR) have registers that are</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        <span class="comment">// constant and may be used as destinations to indicate the generated</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        <span class="comment">// value is discarded. No need to track such case as a def.</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        <span class="keywordflow">if</span> (!TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a39f9ede79138f45d7211761b7143805c">isConstantPhysReg</a>(Reg))</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;          ModifiedRegUnits.<a class="code" href="classllvm_1_1LiveRegUnits.html#ab2909dfae74e60e8dfd886b92e5a33e3">addReg</a>(Reg);</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>-&gt;isUse() &amp;&amp; <span class="stringliteral">&quot;Reg operand not a def and not a use&quot;</span>);</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        UsedRegUnits.<a class="code" href="classllvm_1_1LiveRegUnits.html#ab2909dfae74e60e8dfd886b92e5a33e3">addReg</a>(Reg);</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;      }</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    }</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  }</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">  /// Initialize and clear the set.</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="classllvm_1_1LiveRegUnits.html#a5e7fb90824f599580585b3b5c5116614">   74</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1LiveRegUnits.html#a5e7fb90824f599580585b3b5c5116614">init</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;TRI) {</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    this-&gt;TRI = &amp;TRI;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    Units.<a class="code" href="classllvm_1_1BitVector.html#a5109693c2cdda2a4118e7d588b51bfa6">reset</a>();</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    Units.<a class="code" href="classllvm_1_1BitVector.html#a32859a24aa7a3be269855b989d92a4b4">resize</a>(TRI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#a1c0e50e50918b2c91b99e1188d41c901">getNumRegUnits</a>());</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  }</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">  /// Clears the set.</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="classllvm_1_1LiveRegUnits.html#af7e9f52f2a85f51a9c8e8d5f54238343">   81</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1LiveRegUnits.html#af7e9f52f2a85f51a9c8e8d5f54238343">clear</a>() { Units.<a class="code" href="classllvm_1_1BitVector.html#a5109693c2cdda2a4118e7d588b51bfa6">reset</a>(); }</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">  /// Returns true if the set is empty.</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="classllvm_1_1LiveRegUnits.html#adb2b068a5463737a98c35840d5e87aca">   84</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1LiveRegUnits.html#adb2b068a5463737a98c35840d5e87aca">empty</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Units.<a class="code" href="classllvm_1_1BitVector.html#aa19094c99ca405ec1efe38da727d27de">none</a>(); }</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">  /// Adds register units covered by physical register \p Reg.</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="classllvm_1_1LiveRegUnits.html#ab2909dfae74e60e8dfd886b92e5a33e3">   87</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1LiveRegUnits.html#ab2909dfae74e60e8dfd886b92e5a33e3">addReg</a>(<a class="code" href="classuint16__t.html">MCPhysReg</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) {</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> Unit(Reg, TRI); Unit.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++Unit)</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;      Units.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(*Unit);</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  }</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">  /// Adds register units covered by physical register \p Reg that are</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">  /// part of the lanemask \p Mask.</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="classllvm_1_1LiveRegUnits.html#a380627231bd554718dbc1e28f8875c49">   94</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1LiveRegUnits.html#a380627231bd554718dbc1e28f8875c49">addRegMasked</a>(<a class="code" href="classuint16__t.html">MCPhysReg</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>) {</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegUnitMaskIterator.html">MCRegUnitMaskIterator</a> Unit(Reg, TRI); Unit.<a class="code" href="classllvm_1_1MCRegUnitMaskIterator.html#a73b0d1192402b944dbc7aac0db77258d">isValid</a>(); ++Unit) {</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;      <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> UnitMask = (*Unit).second;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;      <span class="keywordflow">if</span> (UnitMask.<a class="code" href="structllvm_1_1LaneBitmask.html#a60907035da962ba7bea74ffb9af977bd">none</a>() || (UnitMask &amp; <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>).any())</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        Units.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>((*Unit).first);</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    }</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  }</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">  /// Removes all register units covered by physical register \p Reg.</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="classllvm_1_1LiveRegUnits.html#af27497ce6068478bb97765620191e351">  103</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1LiveRegUnits.html#af27497ce6068478bb97765620191e351">removeReg</a>(<a class="code" href="classuint16__t.html">MCPhysReg</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) {</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> Unit(Reg, TRI); Unit.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++Unit)</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;      Units.<a class="code" href="classllvm_1_1BitVector.html#a5109693c2cdda2a4118e7d588b51bfa6">reset</a>(*Unit);</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  }</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">  /// Removes register units not preserved by the regmask \p RegMask.</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">  /// The regmask has the same format as the one in the RegMask machine operand.</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1LiveRegUnits.html#aef64448ecc992aafc1321df93a30a824">removeRegsNotPreserved</a>(<span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *RegMask);</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">  /// Adds register units not preserved by the regmask \p RegMask.</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">  /// The regmask has the same format as the one in the RegMask machine operand.</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1LiveRegUnits.html#a4798468cafe0ab51df84370b1f0e288e">addRegsInMask</a>(<span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *RegMask);</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">  /// Returns true if no part of physical register \p Reg is live.</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="classllvm_1_1LiveRegUnits.html#a3996f7c3774880bfe32422602fe34f9c">  117</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1LiveRegUnits.html#a3996f7c3774880bfe32422602fe34f9c">available</a>(<a class="code" href="classuint16__t.html">MCPhysReg</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> Unit(Reg, TRI); Unit.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++Unit) {</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;      <span class="keywordflow">if</span> (Units.<a class="code" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(*Unit))</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    }</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  }</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">  /// Updates liveness when stepping backwards over the instruction \p MI.</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">  /// This removes all register units defined or clobbered in \p MI and then</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">  /// adds the units used (as in use operands) in \p MI.</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1LiveRegUnits.html#aa5fb273566c37fdc7da88a0fec5a554c">stepBackward</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">  /// Adds all register units used, defined or clobbered in \p MI.</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">  /// This is useful when walking over a range of instruction to find registers</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">  /// unused over the whole range.</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1LiveRegUnits.html#af7ea64c95b144306f76693d958be9741">accumulate</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI);</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">  /// Adds registers living out of block \p MBB.</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">  /// Live out registers are the union of the live-in registers of the successor</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">  /// blocks and pristine registers. Live out registers of the end block are the</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">  /// callee saved registers.</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1LiveRegUnits.html#ab4fff7ad3de452b1b1d20de5afd986a3">addLiveOuts</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB);</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">  /// Adds registers living into block \p MBB.</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1LiveRegUnits.html#ae06ac34235924f41c0072e7f895b3605">addLiveIns</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB);</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">  /// Adds all register units marked in the bitvector \p RegUnits.</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="classllvm_1_1LiveRegUnits.html#ab89af6f077b0b0cd502dd2262aec6407">  145</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1LiveRegUnits.html#ab89af6f077b0b0cd502dd2262aec6407">addUnits</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;RegUnits) {</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    Units |= RegUnits;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  }<span class="comment"></span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">  /// Removes all register units marked in the bitvector \p RegUnits.</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="classllvm_1_1LiveRegUnits.html#aecd16b0ae4b91830b3fa4f4f0d3de8cf">  149</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1LiveRegUnits.html#aecd16b0ae4b91830b3fa4f4f0d3de8cf">removeUnits</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;RegUnits) {</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    Units.<a class="code" href="classllvm_1_1BitVector.html#a5109693c2cdda2a4118e7d588b51bfa6">reset</a>(RegUnits);</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  }<span class="comment"></span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">  /// Return the internal bitvector representation of the set.</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="classllvm_1_1LiveRegUnits.html#acf9f0e01de7b3b85e50a97e9c64aa7c6">  153</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;<a class="code" href="classllvm_1_1LiveRegUnits.html#acf9f0e01de7b3b85e50a97e9c64aa7c6">getBitVector</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <span class="keywordflow">return</span> Units;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  }</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="keyword">private</span>:<span class="comment"></span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">  /// Adds pristine registers. Pristine registers are callee saved registers</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">  /// that are unused in the function.</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> addPristines(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF);</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;};</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">/// Returns an iterator range over all physical register and mask operands for</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">/// \p MI and bundled instructions. This also skips any debug operands.</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment"></span><span class="keyword">inline</span> <a class="code" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="code" href="classllvm_1_1filter__iterator__impl.html">filter_iterator</a>&lt;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <a class="code" href="classllvm_1_1ConstMIBundleOperands.html">ConstMIBundleOperands</a>, std::function&lt;bool(const MachineOperand &amp;)&gt;&gt;&gt;</div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="namespacellvm.html#a3747b99818482ff4e375eeb25d09c143">  167</a></span>&#160;<a class="code" href="namespacellvm.html#a3747b99818482ff4e375eeb25d09c143">phys_regs_and_masks</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  std::function&lt;bool(const MachineOperand &amp;)&gt; Pred =</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;      [](<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MOP) {</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        <span class="keywordflow">return</span> MOP.isRegMask() || (MOP.isReg() &amp;&amp; !MOP.isDebug() &amp;&amp;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                                   <a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(MOP.getReg()));</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;      };</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a943f22024cba236f495239754ca3c74b">make_filter_range</a>(<a class="code" href="namespacellvm.html#a1023956b636a8ad4d193871fd558a9ce">const_mi_bundle_ops</a>(MI), Pred);</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;}</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;} <span class="comment">// end namespace llvm</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#endif // LLVM_CODEGEN_LIVEREGUNITS_H</span></div><div class="ttc" id="classllvm_1_1BitVector_html_a32859a24aa7a3be269855b989d92a4b4"><div class="ttname"><a href="classllvm_1_1BitVector.html#a32859a24aa7a3be269855b989d92a4b4">llvm::BitVector::resize</a></div><div class="ttdeci">void resize(unsigned N, bool t=false)</div><div class="ttdoc">resize - Grow or shrink the bitvector. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00371">BitVector.h:371</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a1964207fae81f04966b2a9dcfc21cf7b"><div class="ttname"><a href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">llvm::BitVector::set</a></div><div class="ttdeci">BitVector &amp; set()</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00397">BitVector.h:397</a></div></div>
<div class="ttc" id="LaneBitmask_8h_html"><div class="ttname"><a href="LaneBitmask_8h.html">LaneBitmask.h</a></div><div class="ttdoc">A common definition of LaneBitmask for use in TableGen and CodeGen. </div></div>
<div class="ttc" id="classllvm_1_1LiveRegUnits_html_adb2b068a5463737a98c35840d5e87aca"><div class="ttname"><a href="classllvm_1_1LiveRegUnits.html#adb2b068a5463737a98c35840d5e87aca">llvm::LiveRegUnits::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdoc">Returns true if the set is empty. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegUnits_8h_source.html#l00084">LiveRegUnits.h:84</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegUnits_html_a06c3c14971a6414e21bf3a0a2652de0f"><div class="ttname"><a href="classllvm_1_1LiveRegUnits.html#a06c3c14971a6414e21bf3a0a2652de0f">llvm::LiveRegUnits::accumulateUsedDefed</a></div><div class="ttdeci">static void accumulateUsedDefed(const MachineInstr &amp;MI, LiveRegUnits &amp;ModifiedRegUnits, LiveRegUnits &amp;UsedRegUnits, const TargetRegisterInfo *TRI)</div><div class="ttdoc">For a machine instruction MI, adds all register units used in UsedRegUnits and defined or clobbered i...</div><div class="ttdef"><b>Definition:</b> <a href="LiveRegUnits_8h_source.html#l00047">LiveRegUnits.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_af4aef3aa547629015801993f9d393109"><div class="ttname"><a href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">llvm::Register::isPhysicalRegister</a></div><div class="ttdeci">static bool isPhysicalRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the physical register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00063">Register.h:63</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a15d63c566878e964c19139b2c76c0dab"><div class="ttname"><a href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">llvm::BitVector::test</a></div><div class="ttdeci">bool test(unsigned Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00501">BitVector.h:501</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegUnitIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegUnitIterator.html">llvm::MCRegUnitIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00670">MCRegisterInfo.h:670</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a1c0e50e50918b2c91b99e1188d41c901"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a1c0e50e50918b2c91b99e1188d41c901">llvm::MCRegisterInfo::getNumRegUnits</a></div><div class="ttdeci">unsigned getNumRegUnits() const</div><div class="ttdoc">Return the number of (native) register units in the target. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00498">MCRegisterInfo.h:498</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCVFenceField_html_a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb"><div class="ttname"><a href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">llvm::RISCVFenceField::O</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00093">RISCVBaseInfo.h:93</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegUnits_html_aecd16b0ae4b91830b3fa4f4f0d3de8cf"><div class="ttname"><a href="classllvm_1_1LiveRegUnits.html#aecd16b0ae4b91830b3fa4f4f0d3de8cf">llvm::LiveRegUnits::removeUnits</a></div><div class="ttdeci">void removeUnits(const BitVector &amp;RegUnits)</div><div class="ttdoc">Removes all register units marked in the bitvector RegUnits. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegUnits_8h_source.html#l00149">LiveRegUnits.h:149</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegUnits_html_acf9f0e01de7b3b85e50a97e9c64aa7c6"><div class="ttname"><a href="classllvm_1_1LiveRegUnits.html#acf9f0e01de7b3b85e50a97e9c64aa7c6">llvm::LiveRegUnits::getBitVector</a></div><div class="ttdeci">const BitVector &amp; getBitVector() const</div><div class="ttdoc">Return the internal bitvector representation of the set. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegUnits_8h_source.html#l00153">LiveRegUnits.h:153</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegUnitMaskIterator_html_a73b0d1192402b944dbc7aac0db77258d"><div class="ttname"><a href="classllvm_1_1MCRegUnitMaskIterator.html#a73b0d1192402b944dbc7aac0db77258d">llvm::MCRegUnitMaskIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">Returns true if this iterator is not yet at the end. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00719">MCRegisterInfo.h:719</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegUnitMaskIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegUnitMaskIterator.html">llvm::MCRegUnitMaskIterator</a></div><div class="ttdoc">MCRegUnitMaskIterator enumerates a list of register units and their associated lane masks for Reg...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00698">MCRegisterInfo.h:698</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegUnits_html_ab4fff7ad3de452b1b1d20de5afd986a3"><div class="ttname"><a href="classllvm_1_1LiveRegUnits.html#ab4fff7ad3de452b1b1d20de5afd986a3">llvm::LiveRegUnits::addLiveOuts</a></div><div class="ttdeci">void addLiveOuts(const MachineBasicBlock &amp;MBB)</div><div class="ttdoc">Adds registers living out of block MBB. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegUnits_8cpp_source.html#l00119">LiveRegUnits.cpp:119</a></div></div>
<div class="ttc" id="namespacellvm_html_a1023956b636a8ad4d193871fd558a9ce"><div class="ttname"><a href="namespacellvm.html#a1023956b636a8ad4d193871fd558a9ce">llvm::const_mi_bundle_ops</a></div><div class="ttdeci">iterator_range&lt; ConstMIBundleOperands &gt; const_mi_bundle_ops(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBundle_8h_source.html#l00205">MachineInstrBundle.h:205</a></div></div>
<div class="ttc" id="BitVector_8h_html"><div class="ttname"><a href="BitVector_8h.html">BitVector.h</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegUnits_html_a4798468cafe0ab51df84370b1f0e288e"><div class="ttname"><a href="classllvm_1_1LiveRegUnits.html#a4798468cafe0ab51df84370b1f0e288e">llvm::LiveRegUnits::addRegsInMask</a></div><div class="ttdeci">void addRegsInMask(const uint32_t *RegMask)</div><div class="ttdoc">Adds register units not preserved by the regmask RegMask. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegUnits_8cpp_source.html#l00035">LiveRegUnits.cpp:35</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegUnits_html_ae06ac34235924f41c0072e7f895b3605"><div class="ttname"><a href="classllvm_1_1LiveRegUnits.html#ae06ac34235924f41c0072e7f895b3605">llvm::LiveRegUnits::addLiveIns</a></div><div class="ttdeci">void addLiveIns(const MachineBasicBlock &amp;MBB)</div><div class="ttdoc">Adds registers living into block MBB. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegUnits_8cpp_source.html#l00136">LiveRegUnits.cpp:136</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegUnits_html_a3996f7c3774880bfe32422602fe34f9c"><div class="ttname"><a href="classllvm_1_1LiveRegUnits.html#a3996f7c3774880bfe32422602fe34f9c">llvm::LiveRegUnits::available</a></div><div class="ttdeci">bool available(MCPhysReg Reg) const</div><div class="ttdoc">Returns true if no part of physical register Reg is live. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegUnits_8h_source.html#l00117">LiveRegUnits.h:117</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_a13bd3dae94013a7bf38afc9391c8fa8f"><div class="ttname"><a href="classllvm_1_1Register.html#a13bd3dae94013a7bf38afc9391c8fa8f">llvm::Register::isPhysical</a></div><div class="ttdeci">bool isPhysical() const</div><div class="ttdoc">Return true if the specified register number is in the physical register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00095">Register.h:95</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00073">BitVector.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegUnits_html_a380627231bd554718dbc1e28f8875c49"><div class="ttname"><a href="classllvm_1_1LiveRegUnits.html#a380627231bd554718dbc1e28f8875c49">llvm::LiveRegUnits::addRegMasked</a></div><div class="ttdeci">void addRegMasked(MCPhysReg Reg, LaneBitmask Mask)</div><div class="ttdoc">Adds register units covered by physical register Reg that are part of the lanemask Mask...</div><div class="ttdef"><b>Definition:</b> <a href="LiveRegUnits_8h_source.html#l00094">LiveRegUnits.h:94</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegUnits_html_af27497ce6068478bb97765620191e351"><div class="ttname"><a href="classllvm_1_1LiveRegUnits.html#af27497ce6068478bb97765620191e351">llvm::LiveRegUnits::removeReg</a></div><div class="ttdeci">void removeReg(MCPhysReg Reg)</div><div class="ttdoc">Removes all register units covered by physical register Reg. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegUnits_8h_source.html#l00103">LiveRegUnits.h:103</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegUnits_html_a5e7fb90824f599580585b3b5c5116614"><div class="ttname"><a href="classllvm_1_1LiveRegUnits.html#a5e7fb90824f599580585b3b5c5116614">llvm::LiveRegUnits::init</a></div><div class="ttdeci">void init(const TargetRegisterInfo &amp;TRI)</div><div class="ttdoc">Initialize and clear the set. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegUnits_8h_source.html#l00074">LiveRegUnits.h:74</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a5109693c2cdda2a4118e7d588b51bfa6"><div class="ttname"><a href="classllvm_1_1BitVector.html#a5109693c2cdda2a4118e7d588b51bfa6">llvm::BitVector::reset</a></div><div class="ttdeci">BitVector &amp; reset()</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00438">BitVector.h:438</a></div></div>
<div class="ttc" id="structllvm_1_1LaneBitmask_html_a60907035da962ba7bea74ffb9af977bd"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html#a60907035da962ba7bea74ffb9af977bd">llvm::LaneBitmask::none</a></div><div class="ttdeci">constexpr bool none() const</div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00051">LaneBitmask.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegUnits_html_aa5fb273566c37fdc7da88a0fec5a554c"><div class="ttname"><a href="classllvm_1_1LiveRegUnits.html#aa5fb273566c37fdc7da88a0fec5a554c">llvm::LiveRegUnits::stepBackward</a></div><div class="ttdeci">void stepBackward(const MachineInstr &amp;MI)</div><div class="ttdoc">Updates liveness when stepping backwards over the instruction MI. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegUnits_8cpp_source.html#l00044">LiveRegUnits.cpp:44</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegUnits_html_ab89af6f077b0b0cd502dd2262aec6407"><div class="ttname"><a href="classllvm_1_1LiveRegUnits.html#ab89af6f077b0b0cd502dd2262aec6407">llvm::LiveRegUnits::addUnits</a></div><div class="ttdeci">void addUnits(const BitVector &amp;RegUnits)</div><div class="ttdoc">Adds all register units marked in the bitvector RegUnits. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegUnits_8h_source.html#l00145">LiveRegUnits.h:145</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a39f9ede79138f45d7211761b7143805c"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a39f9ede79138f45d7211761b7143805c">llvm::TargetRegisterInfo::isConstantPhysReg</a></div><div class="ttdeci">virtual bool isConstantPhysReg(unsigned PhysReg) const</div><div class="ttdoc">Returns true if PhysReg is unallocatable and constant throughout the function. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00487">TargetRegisterInfo.h:487</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="MCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="classllvm_1_1ConstMIBundleOperands_html"><div class="ttname"><a href="classllvm_1_1ConstMIBundleOperands.html">llvm::ConstMIBundleOperands</a></div><div class="ttdoc">ConstMIBundleOperands - Iterate over all operands in a const bundle of machine instructions. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBundle_8h_source.html#l00185">MachineInstrBundle.h:185</a></div></div>
<div class="ttc" id="structllvm_1_1LaneBitmask_html"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html">llvm::LaneBitmask</a></div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00039">LaneBitmask.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegUnits_html_af7ea64c95b144306f76693d958be9741"><div class="ttname"><a href="classllvm_1_1LiveRegUnits.html#af7ea64c95b144306f76693d958be9741">llvm::LiveRegUnits::accumulate</a></div><div class="ttdeci">void accumulate(const MachineInstr &amp;MI)</div><div class="ttdoc">Adds all register units used, defined or clobbered in MI. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegUnits_8cpp_source.html#l00064">LiveRegUnits.cpp:64</a></div></div>
<div class="ttc" id="classllvm_1_1iterator__range_html"><div class="ttname"><a href="classllvm_1_1iterator__range.html">llvm::iterator_range</a></div><div class="ttdoc">A range adaptor for a pair of iterators. </div><div class="ttdef"><b>Definition:</b> <a href="iterator__range_8h_source.html#l00031">iterator_range.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_a82f1c2dcfab9e27af4497fb0e13c4c6f"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">llvm::MCRegisterInfo::DiffListIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">isValid - returns true if this iterator is not yet at the end. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00217">MCRegisterInfo.h:217</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_aa19094c99ca405ec1efe38da727d27de"><div class="ttname"><a href="classllvm_1_1BitVector.html#aa19094c99ca405ec1efe38da727d27de">llvm::BitVector::none</a></div><div class="ttdeci">bool none() const</div><div class="ttdoc">none - Returns true if none of the bits are set. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00201">BitVector.h:201</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegUnits_html_ab2909dfae74e60e8dfd886b92e5a33e3"><div class="ttname"><a href="classllvm_1_1LiveRegUnits.html#ab2909dfae74e60e8dfd886b92e5a33e3">llvm::LiveRegUnits::addReg</a></div><div class="ttdeci">void addReg(MCPhysReg Reg)</div><div class="ttdoc">Adds register units covered by physical register Reg. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegUnits_8h_source.html#l00087">LiveRegUnits.h:87</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegUnits_html_a8dfc69c592334589ab1606b8e0a86d90"><div class="ttname"><a href="classllvm_1_1LiveRegUnits.html#a8dfc69c592334589ab1606b8e0a86d90">llvm::LiveRegUnits::LiveRegUnits</a></div><div class="ttdeci">LiveRegUnits()=default</div><div class="ttdoc">Constructs a new empty LiveRegUnits set. </div></div>
<div class="ttc" id="classllvm_1_1LiveRegUnits_html_af7e9f52f2a85f51a9c8e8d5f54238343"><div class="ttname"><a href="classllvm_1_1LiveRegUnits.html#af7e9f52f2a85f51a9c8e8d5f54238343">llvm::LiveRegUnits::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdoc">Clears the set. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegUnits_8h_source.html#l00081">LiveRegUnits.h:81</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegUnits_html"><div class="ttname"><a href="classllvm_1_1LiveRegUnits.html">llvm::LiveRegUnits</a></div><div class="ttdoc">A set of register units used to track register liveness. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegUnits_8h_source.html#l00030">LiveRegUnits.h:30</a></div></div>
<div class="ttc" id="namespacellvm_html_a943f22024cba236f495239754ca3c74b"><div class="ttname"><a href="namespacellvm.html#a943f22024cba236f495239754ca3c74b">llvm::make_filter_range</a></div><div class="ttdeci">iterator_range&lt; filter_iterator&lt; detail::IterOfRange&lt; RangeT &gt;, PredicateT &gt; &gt; make_filter_range(RangeT &amp;&amp;Range, PredicateT Pred)</div><div class="ttdoc">Convenience function that takes a range of elements and a predicate, and return a new filter_iterator...</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l00426">STLExtras.h:426</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1LiveRegUnits_html_aef64448ecc992aafc1321df93a30a824"><div class="ttname"><a href="classllvm_1_1LiveRegUnits.html#aef64448ecc992aafc1321df93a30a824">llvm::LiveRegUnits::removeRegsNotPreserved</a></div><div class="ttdeci">void removeRegsNotPreserved(const uint32_t *RegMask)</div><div class="ttdoc">Removes register units not preserved by the regmask RegMask. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegUnits_8cpp_source.html#l00026">LiveRegUnits.cpp:26</a></div></div>
<div class="ttc" id="namespacellvm_1_1BitmaskEnumDetail_html_a57281a2e15e74e18c8697f5db821262b"><div class="ttname"><a href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">llvm::BitmaskEnumDetail::Mask</a></div><div class="ttdeci">std::underlying_type&lt; E &gt;::type Mask()</div><div class="ttdoc">Get a bitmask with 1s in all places up to the high-order bit of E&amp;#39;s largest value. </div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00080">BitmaskEnum.h:80</a></div></div>
<div class="ttc" id="classuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="classllvm_1_1filter__iterator__impl_html"><div class="ttname"><a href="classllvm_1_1filter__iterator__impl.html">llvm::filter_iterator_impl</a></div><div class="ttdoc">Specialization of filter_iterator_base for forward iteration only. </div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l00352">STLExtras.h:352</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegUnits_html_a0eecad44f69f89053e0330df2808241d"><div class="ttname"><a href="classllvm_1_1LiveRegUnits.html#a0eecad44f69f89053e0330df2808241d">llvm::LiveRegUnits::LiveRegUnits</a></div><div class="ttdeci">LiveRegUnits(const TargetRegisterInfo &amp;TRI)</div><div class="ttdoc">Constructs and initialize an empty LiveRegUnits set. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegUnits_8h_source.html#l00039">LiveRegUnits.h:39</a></div></div>
<div class="ttc" id="namespacellvm_html_a3747b99818482ff4e375eeb25d09c143"><div class="ttname"><a href="namespacellvm.html#a3747b99818482ff4e375eeb25d09c143">llvm::phys_regs_and_masks</a></div><div class="ttdeci">iterator_range&lt; filter_iterator&lt; ConstMIBundleOperands, std::function&lt; bool(const MachineOperand &amp;)&gt; &gt; &gt; phys_regs_and_masks(const MachineInstr &amp;MI)</div><div class="ttdoc">Returns an iterator range over all physical register and mask operands for MI and bundled instruction...</div><div class="ttdef"><b>Definition:</b> <a href="LiveRegUnits_8h_source.html#l00167">LiveRegUnits.h:167</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:07:52 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
