// Seed: 1266524977
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
  assign id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  if (1) assign id_1 = id_14;
  else assign id_17 = 1 ^ 1;
  wire id_19;
  wire id_20 = id_8;
  id_21(
      "", id_2
  );
  nand (
      id_17,
      id_8,
      id_1,
      id_24,
      id_9,
      id_14,
      id_20,
      id_2,
      id_7,
      id_4,
      id_10,
      id_23,
      id_5,
      id_11,
      id_15,
      id_21,
      id_22,
      id_19,
      id_18,
      id_3,
      id_13
  );
  always id_16 = id_15;
  wor  id_22, id_23 = 1;
  wire id_24;
  module_0(
      id_20, id_19, id_14, id_14, id_17, id_8
  );
endmodule
