library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity c_gray is
	generic (N: natural := 4);
	port(clk, rst: in std_logic;
		  q: out std_logic_vector(N-1 downto 0));
end entity;