Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date             : Fri Feb 20 18:40:20 2026
| Host             : hujang-workstation running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command          : report_power -file /home/hujang/rvx_repo/rvx-sensor-sdk/platform/sensor_sdk/imp_arty-35t_2026-02-20/imp_result/route_power.rpt
| Design           : SENSOR_SDK_FPGA
| Device           : xc7a35ticsg324-1L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.215        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.153        |
| Device Static (W)        | 0.063        |
| Effective TJA (C/W)      | 4.8          |
| Max Ambient (C)          | 99.0         |
| Junction Temperature (C) | 26.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.017 |       10 |       --- |             --- |
| Slice Logic              |     0.010 |    38239 |       --- |             --- |
|   LUT as Logic           |     0.007 |    12940 |     20800 |           62.21 |
|   LUT as Distributed RAM |     0.002 |     2452 |      9600 |           25.54 |
|   CARRY4                 |    <0.001 |      369 |      8150 |            4.53 |
|   F7/F8 Muxes            |    <0.001 |     2410 |     32600 |            7.39 |
|   Register               |    <0.001 |    17887 |     41600 |           43.00 |
|   Others                 |     0.000 |      418 |       --- |             --- |
| Signals                  |     0.014 |    28364 |       --- |             --- |
| Block RAM                |     0.005 |       32 |        50 |           64.00 |
| MMCM                     |     0.106 |        1 |         5 |           20.00 |
| DSPs                     |    <0.001 |        4 |        90 |            4.44 |
| I/O                      |    <0.001 |       21 |       210 |           10.00 |
| Static Power             |     0.063 |          |           |                 |
| Total                    |     0.215 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       0.950 |     0.056 |       0.049 |      0.006 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.070 |       0.059 |      0.011 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       0.950 |     0.001 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.018 |       0.000 |      0.018 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------+-----------------------------------------------------------------------------+-----------------+
| Clock                             | Domain                                                                      | Constraint (ns) |
+-----------------------------------+-----------------------------------------------------------------------------+-----------------+
| clk_50000000_xilinx_clock_pll_0   | i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_50000000_xilinx_clock_pll_0 |            20.0 |
| clk_50000000_xilinx_clock_pll_0_1 | i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_50000000_xilinx_clock_pll_0 |            20.0 |
| clkfbout_xilinx_clock_pll_0       | i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkfbout_xilinx_clock_pll_0     |            10.0 |
| clkfbout_xilinx_clock_pll_0_1     | i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkfbout_xilinx_clock_pll_0     |            10.0 |
| external_clk_0                    | external_clk_0                                                              |            10.0 |
| pjtag_rclk                        | pjtag_rtck                                                                  |           100.0 |
| sys_clk_pin                       | external_clk_0                                                              |            10.0 |
+-----------------------------------+-----------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------+-----------+
| Name                             | Power (W) |
+----------------------------------+-----------+
| SENSOR_SDK_FPGA                  |     0.153 |
|   i_platform                     |     0.153 |
|     i_pll0                       |     0.106 |
|       i_xilinx_clock_pll_0       |     0.106 |
|     i_rtl                        |     0.041 |
|       default_slave              |     0.001 |
|       external_peri_group        |     0.002 |
|       i_main_core                |     0.021 |
|       i_mnim_i_main_core_data_uc |     0.001 |
|       platform_controller        |     0.009 |
|     i_system_sram                |     0.006 |
|       generate_cell[0].i_cell    |     0.005 |
+----------------------------------+-----------+


