
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Mon Mar 10 21:11:37 2025
Host:		ieng6-ece-16.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/core.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell core
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.

Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Mon Mar 10 21:12:04 2025
viaInitial ends at Mon Mar 10 21:12:04 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.21min, fe_real=0.50min, fe_mem=471.7M) ***
*** Begin netlist parsing (mem=471.7M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './netlist/core.v'

*** Memory Usage v#1 (Current mem = 478.738M, initial mem = 152.258M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=478.7M) ***
Set top cell to core.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell core ...
*** Netlist is unique.
** info: there are 1751 modules.
** info: there are 23050 stdCell insts.

*** Memory Usage v#1 (Current mem = 548.570M, initial mem = 152.258M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/core.sdc' ...
Current (total cpu=0:00:13.4, real=0:00:31.0, peak res=298.4M, current mem=668.6M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/core.sdc, Line 8).

INFO (CTE): Reading of timing constraints file ./constraints/core.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=313.7M, current mem=685.8M)
Current (total cpu=0:00:13.5, real=0:00:31.0, peak res=313.7M, current mem=685.8M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 1633 warning(s), 2 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
<CMD> floorPlan -site core -r 1 0.55 10.0 10.0 10.0 10.0
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
23050 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
23050 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS VDD}

Ring generation is complete; vias are now being generated.
The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 689.8M) ***
<CMD> setAddStripeMode -break_at block_ring
Stripe will break at block ring.
<CMD> addStripe -nets {VDD VSS} -layer M4 -direction vertical -width 2 -spacing 6 -number_of_sets 22

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 44 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 689.8M) ***
<CMD> sroute
*** Begin SPECIAL ROUTE on Mon Mar 10 21:12:08 2025 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/nbalasubramanian/project1/core_65
SPECIAL ROUTE ran on machine: ieng6-ece-16.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1381.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 133 used
Read in 133 components
  133 core components: 133 unplaced, 0 placed, 0 fixed
Read in 403 logical pins
Read in 403 nets
Read in 2 special nets, 2 routed
Read in 266 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 486
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 243
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1404.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 106 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Mon Mar 10 21:12:09 2025
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Mon Mar 10 21:12:09 2025

sroute post-processing starts at Mon Mar 10 21:12:09 2025
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Mon Mar 10 21:12:09 2025
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 23.42 megs
sroute: Total Peak Memory used = 710.79 megs
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 3 -spreadType center -spacing 2 -pin {{mem_in[*]} {clk} {inst[*]} {reset}}
Successfully spread [83] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 710.8M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 1 -pin {{out[*]} {sum_out[*]}}
Successfully spread [320] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 710.8M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> legalizePin

Start pin legalization for the partition [core]:
**WARN: (IMPPTN-562):	Pin [sum_out[159]] is [FIXED] at location ( 228.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[158]] is [FIXED] at location ( 227.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[157]] is [FIXED] at location ( 226.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[156]] is [FIXED] at location ( 225.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[155]] is [FIXED] at location ( 224.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[154]] is [FIXED] at location ( 223.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[153]] is [FIXED] at location ( 222.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[152]] is [FIXED] at location ( 221.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[151]] is [FIXED] at location ( 220.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[150]] is [FIXED] at location ( 219.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[149]] is [FIXED] at location ( 218.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[148]] is [FIXED] at location ( 217.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[147]] is [FIXED] at location ( 216.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[146]] is [FIXED] at location ( 215.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[145]] is [FIXED] at location ( 214.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[144]] is [FIXED] at location ( 213.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[143]] is [FIXED] at location ( 212.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[142]] is [FIXED] at location ( 211.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[141]] is [FIXED] at location ( 210.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[140]] is [FIXED] at location ( 209.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[139]] is [FIXED] at location ( 208.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[138]] is [FIXED] at location ( 207.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[137]] is [FIXED] at location ( 206.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[136]] is [FIXED] at location ( 205.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[135]] is [FIXED] at location ( 204.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[134]] is [FIXED] at location ( 203.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[133]] is [FIXED] at location ( 202.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[132]] is [FIXED] at location ( 201.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[131]] is [FIXED] at location ( 200.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[130]] is [FIXED] at location ( 199.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[129]] is [FIXED] at location ( 198.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[128]] is [FIXED] at location ( 197.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[127]] is [FIXED] at location ( 196.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[126]] is [FIXED] at location ( 195.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[125]] is [FIXED] at location ( 194.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[124]] is [FIXED] at location ( 193.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[123]] is [FIXED] at location ( 192.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[122]] is [FIXED] at location ( 191.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[121]] is [FIXED] at location ( 190.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[120]] is [FIXED] at location ( 189.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[119]] is [FIXED] at location ( 188.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[118]] is [FIXED] at location ( 187.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[117]] is [FIXED] at location ( 186.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[116]] is [FIXED] at location ( 185.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[115]] is [FIXED] at location ( 184.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[114]] is [FIXED] at location ( 183.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[113]] is [FIXED] at location ( 182.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[112]] is [FIXED] at location ( 181.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[111]] is [FIXED] at location ( 180.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[110]] is [FIXED] at location ( 179.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[109]] is [FIXED] at location ( 178.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[108]] is [FIXED] at location ( 177.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[107]] is [FIXED] at location ( 176.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[106]] is [FIXED] at location ( 175.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[105]] is [FIXED] at location ( 174.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[104]] is [FIXED] at location ( 173.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[103]] is [FIXED] at location ( 172.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[102]] is [FIXED] at location ( 171.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[101]] is [FIXED] at location ( 170.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[100]] is [FIXED] at location ( 169.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[99]] is [FIXED] at location ( 168.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[98]] is [FIXED] at location ( 167.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[97]] is [FIXED] at location ( 166.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[96]] is [FIXED] at location ( 165.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[95]] is [FIXED] at location ( 164.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[94]] is [FIXED] at location ( 163.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[93]] is [FIXED] at location ( 162.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[92]] is [FIXED] at location ( 161.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[91]] is [FIXED] at location ( 160.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[90]] is [FIXED] at location ( 159.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[89]] is [FIXED] at location ( 158.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[88]] is [FIXED] at location ( 157.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[87]] is [FIXED] at location ( 156.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[86]] is [FIXED] at location ( 155.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[85]] is [FIXED] at location ( 154.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[84]] is [FIXED] at location ( 153.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[83]] is [FIXED] at location ( 152.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[82]] is [FIXED] at location ( 151.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[81]] is [FIXED] at location ( 150.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[80]] is [FIXED] at location ( 149.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[79]] is [FIXED] at location ( 148.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[78]] is [FIXED] at location ( 147.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[77]] is [FIXED] at location ( 146.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[76]] is [FIXED] at location ( 145.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[75]] is [FIXED] at location ( 144.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[74]] is [FIXED] at location ( 143.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[73]] is [FIXED] at location ( 142.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[72]] is [FIXED] at location ( 141.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[71]] is [FIXED] at location ( 140.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[70]] is [FIXED] at location ( 139.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[69]] is [FIXED] at location ( 138.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[68]] is [FIXED] at location ( 137.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[67]] is [FIXED] at location ( 136.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[66]] is [FIXED] at location ( 135.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[65]] is [FIXED] at location ( 134.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[64]] is [FIXED] at location ( 133.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[63]] is [FIXED] at location ( 132.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[62]] is [FIXED] at location ( 131.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[61]] is [FIXED] at location ( 130.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[60]] is [FIXED] at location ( 129.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[59]] is [FIXED] at location ( 128.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[58]] is [FIXED] at location ( 127.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[57]] is [FIXED] at location ( 126.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[56]] is [FIXED] at location ( 125.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[55]] is [FIXED] at location ( 124.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[54]] is [FIXED] at location ( 123.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[53]] is [FIXED] at location ( 122.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[52]] is [FIXED] at location ( 121.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[51]] is [FIXED] at location ( 120.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[50]] is [FIXED] at location ( 119.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[49]] is [FIXED] at location ( 118.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[48]] is [FIXED] at location ( 117.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[47]] is [FIXED] at location ( 116.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[46]] is [FIXED] at location ( 115.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[45]] is [FIXED] at location ( 114.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[44]] is [FIXED] at location ( 113.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[43]] is [FIXED] at location ( 112.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[42]] is [FIXED] at location ( 111.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[41]] is [FIXED] at location ( 110.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[40]] is [FIXED] at location ( 109.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[39]] is [FIXED] at location ( 108.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[38]] is [FIXED] at location ( 107.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[37]] is [FIXED] at location ( 106.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[36]] is [FIXED] at location ( 105.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[35]] is [FIXED] at location ( 104.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[34]] is [FIXED] at location ( 103.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[33]] is [FIXED] at location ( 102.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[32]] is [FIXED] at location ( 101.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[31]] is [FIXED] at location ( 100.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[30]] is [FIXED] at location (  99.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[29]] is [FIXED] at location (  98.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[28]] is [FIXED] at location (  97.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[27]] is [FIXED] at location (  96.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[26]] is [FIXED] at location (  95.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[25]] is [FIXED] at location (  94.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[24]] is [FIXED] at location (  93.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[23]] is [FIXED] at location (  92.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[22]] is [FIXED] at location (  91.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[21]] is [FIXED] at location (  90.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[20]] is [FIXED] at location (  89.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[19]] is [FIXED] at location (  88.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[18]] is [FIXED] at location (  87.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[17]] is [FIXED] at location (  86.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[16]] is [FIXED] at location (  85.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[15]] is [FIXED] at location (  84.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[14]] is [FIXED] at location (  83.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[13]] is [FIXED] at location (  82.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[12]] is [FIXED] at location (  81.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[11]] is [FIXED] at location (  80.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[10]] is [FIXED] at location (  79.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[9]] is [FIXED] at location (  78.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[8]] is [FIXED] at location (  77.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[7]] is [FIXED] at location (  76.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[6]] is [FIXED] at location (  75.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[5]] is [FIXED] at location (  74.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[4]] is [FIXED] at location (  73.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[3]] is [FIXED] at location (  72.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[2]] is [FIXED] at location (  71.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[1]] is [FIXED] at location (  70.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[0]] is [FIXED] at location (  69.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[159]] is [FIXED] at location ( 388.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[158]] is [FIXED] at location ( 387.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[157]] is [FIXED] at location ( 386.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[156]] is [FIXED] at location ( 385.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[155]] is [FIXED] at location ( 384.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[154]] is [FIXED] at location ( 383.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[153]] is [FIXED] at location ( 382.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[152]] is [FIXED] at location ( 381.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[151]] is [FIXED] at location ( 380.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[150]] is [FIXED] at location ( 379.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[149]] is [FIXED] at location ( 378.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[148]] is [FIXED] at location ( 377.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[147]] is [FIXED] at location ( 376.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[146]] is [FIXED] at location ( 375.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[145]] is [FIXED] at location ( 374.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[144]] is [FIXED] at location ( 373.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[143]] is [FIXED] at location ( 372.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[142]] is [FIXED] at location ( 371.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[141]] is [FIXED] at location ( 370.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[140]] is [FIXED] at location ( 369.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[139]] is [FIXED] at location ( 368.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[138]] is [FIXED] at location ( 367.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[137]] is [FIXED] at location ( 366.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[136]] is [FIXED] at location ( 365.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[135]] is [FIXED] at location ( 364.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[134]] is [FIXED] at location ( 363.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[133]] is [FIXED] at location ( 362.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[132]] is [FIXED] at location ( 361.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[131]] is [FIXED] at location ( 360.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[130]] is [FIXED] at location ( 359.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[129]] is [FIXED] at location ( 358.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[128]] is [FIXED] at location ( 357.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[127]] is [FIXED] at location ( 356.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[126]] is [FIXED] at location ( 355.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[125]] is [FIXED] at location ( 354.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[124]] is [FIXED] at location ( 353.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[123]] is [FIXED] at location ( 352.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[122]] is [FIXED] at location ( 351.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[121]] is [FIXED] at location ( 350.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[120]] is [FIXED] at location ( 349.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[119]] is [FIXED] at location ( 348.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[118]] is [FIXED] at location ( 347.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[117]] is [FIXED] at location ( 346.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[116]] is [FIXED] at location ( 345.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[115]] is [FIXED] at location ( 344.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[114]] is [FIXED] at location ( 343.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[113]] is [FIXED] at location ( 342.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[112]] is [FIXED] at location ( 341.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[111]] is [FIXED] at location ( 340.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[110]] is [FIXED] at location ( 339.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[109]] is [FIXED] at location ( 338.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[108]] is [FIXED] at location ( 337.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[107]] is [FIXED] at location ( 336.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[106]] is [FIXED] at location ( 335.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[105]] is [FIXED] at location ( 334.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[104]] is [FIXED] at location ( 333.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[103]] is [FIXED] at location ( 332.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[102]] is [FIXED] at location ( 331.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[101]] is [FIXED] at location ( 330.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[100]] is [FIXED] at location ( 329.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[99]] is [FIXED] at location ( 328.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[98]] is [FIXED] at location ( 327.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[97]] is [FIXED] at location ( 326.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[96]] is [FIXED] at location ( 325.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[95]] is [FIXED] at location ( 324.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[94]] is [FIXED] at location ( 323.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[93]] is [FIXED] at location ( 322.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[92]] is [FIXED] at location ( 321.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[91]] is [FIXED] at location ( 320.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[90]] is [FIXED] at location ( 319.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[89]] is [FIXED] at location ( 318.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[88]] is [FIXED] at location ( 317.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[87]] is [FIXED] at location ( 316.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[86]] is [FIXED] at location ( 315.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[85]] is [FIXED] at location ( 314.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[84]] is [FIXED] at location ( 313.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[83]] is [FIXED] at location ( 312.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[82]] is [FIXED] at location ( 311.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[81]] is [FIXED] at location ( 310.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[80]] is [FIXED] at location ( 309.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[79]] is [FIXED] at location ( 308.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[78]] is [FIXED] at location ( 307.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[77]] is [FIXED] at location ( 306.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[76]] is [FIXED] at location ( 305.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[75]] is [FIXED] at location ( 304.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[74]] is [FIXED] at location ( 303.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[73]] is [FIXED] at location ( 302.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[72]] is [FIXED] at location ( 301.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[71]] is [FIXED] at location ( 300.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[70]] is [FIXED] at location ( 299.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[69]] is [FIXED] at location ( 298.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[68]] is [FIXED] at location ( 297.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[67]] is [FIXED] at location ( 296.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[66]] is [FIXED] at location ( 295.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[65]] is [FIXED] at location ( 294.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[64]] is [FIXED] at location ( 293.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[63]] is [FIXED] at location ( 292.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[62]] is [FIXED] at location ( 291.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[61]] is [FIXED] at location ( 290.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[60]] is [FIXED] at location ( 289.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[59]] is [FIXED] at location ( 288.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[58]] is [FIXED] at location ( 287.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[57]] is [FIXED] at location ( 286.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[56]] is [FIXED] at location ( 285.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[55]] is [FIXED] at location ( 284.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[54]] is [FIXED] at location ( 283.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[53]] is [FIXED] at location ( 282.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[52]] is [FIXED] at location ( 281.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[51]] is [FIXED] at location ( 280.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[50]] is [FIXED] at location ( 279.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[49]] is [FIXED] at location ( 278.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[48]] is [FIXED] at location ( 277.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[47]] is [FIXED] at location ( 276.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[46]] is [FIXED] at location ( 275.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[45]] is [FIXED] at location ( 274.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[44]] is [FIXED] at location ( 273.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[43]] is [FIXED] at location ( 272.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[42]] is [FIXED] at location ( 271.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[41]] is [FIXED] at location ( 270.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[40]] is [FIXED] at location ( 269.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[39]] is [FIXED] at location ( 268.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[38]] is [FIXED] at location ( 267.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[37]] is [FIXED] at location ( 266.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[36]] is [FIXED] at location ( 265.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[35]] is [FIXED] at location ( 264.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[34]] is [FIXED] at location ( 263.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[33]] is [FIXED] at location ( 262.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[32]] is [FIXED] at location ( 261.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[31]] is [FIXED] at location ( 260.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[30]] is [FIXED] at location ( 259.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[29]] is [FIXED] at location ( 258.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[28]] is [FIXED] at location ( 257.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[27]] is [FIXED] at location ( 256.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[26]] is [FIXED] at location ( 255.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[25]] is [FIXED] at location ( 254.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[24]] is [FIXED] at location ( 253.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[23]] is [FIXED] at location ( 252.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[22]] is [FIXED] at location ( 251.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[21]] is [FIXED] at location ( 250.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[20]] is [FIXED] at location ( 249.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[19]] is [FIXED] at location ( 248.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[18]] is [FIXED] at location ( 247.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[17]] is [FIXED] at location ( 246.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[16]] is [FIXED] at location ( 245.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[15]] is [FIXED] at location ( 244.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[14]] is [FIXED] at location ( 243.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[13]] is [FIXED] at location ( 242.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[12]] is [FIXED] at location ( 241.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[11]] is [FIXED] at location ( 240.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[10]] is [FIXED] at location ( 239.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[9]] is [FIXED] at location ( 238.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[8]] is [FIXED] at location ( 237.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[7]] is [FIXED] at location ( 236.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[6]] is [FIXED] at location ( 235.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[5]] is [FIXED] at location ( 234.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[4]] is [FIXED] at location ( 233.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[3]] is [FIXED] at location ( 232.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[2]] is [FIXED] at location ( 231.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[1]] is [FIXED] at location ( 230.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[0]] is [FIXED] at location ( 229.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
Summary report for top level: [core] 
	Total Pads                         : 0
	Total Pins                         : 403
	Legally Assigned Pins              : 83
	Illegally Assigned Pins            : 320
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
320 pin(s) of the Partition core could not be legalized.
End pin legalization for the partition [core].

legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 710.8M).
<CMD> saveDesign pinPlaced.enc
Writing Netlist "pinPlaced.enc.dat/core.v.gz" ...
Saving AAE Data ...
Saving preference file pinPlaced.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=710.8M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design pinPlaced.enc.dat

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> saveDesign floorplan.enc
Writing Netlist "floorplan.enc.dat/core.v.gz" ...
Saving AAE Data ...
Saving preference file floorplan.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=721.9M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design floorplan.enc.dat

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.14172 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
End delay calculation. (MEM=941.453 CPU=0:00:02.5 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.5  real=0:00:04.0  mem= 941.5M) ***
**INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:04.8) (Real : 0:00:04.0) (mem : 941.5M)
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 448 instances (buffers/inverters) removed
*       :      5 instances of type 'INVD4' removed
*       :      5 instances of type 'INVD3' removed
*       :      9 instances of type 'INVD2' removed
*       :     13 instances of type 'INVD1' removed
*       :     23 instances of type 'INVD0' removed
*       :      1 instance  of type 'CKND3' removed
*       :     19 instances of type 'CKND2' removed
*       :    176 instances of type 'CKBD4' removed
*       :      7 instances of type 'CKBD2' removed
*       :     36 instances of type 'CKBD1' removed
*       :      9 instances of type 'BUFFD8' removed
*       :     15 instances of type 'BUFFD4' removed
*       :     12 instances of type 'BUFFD3' removed
*       :     88 instances of type 'BUFFD2' removed
*       :     20 instances of type 'BUFFD1' removed
*       :     10 instances of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:00.8) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=22610 (0 fixed + 22610 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=24818 #term=86799 #term/net=3.50, #fixedIo=0, #floatIo=0, #fixedPin=243, #floatPin=0
stdCell: 22610 single + 0 double + 0 multi
Total standard cell length = 57.6648 (mm), area = 0.1038 (mm^2)
Estimated cell power/ground rail width = 0.365 um
Average module density = 0.547.
Density for the design = 0.547.
       = stdcell_area 288324 sites (103797 um^2) / alloc_area 527071 sites (189746 um^2).
Pin Density = 0.1638.
            = total # of pins 86799 / total area 529980.
*Internal placement parameters: * | 14 | 0x000555
End delay calculation. (MEM=955.281 CPU=0:00:02.4 REAL=0:00:02.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 9.744e+04 (5.76e+04 3.99e+04)
              Est.  stn bbox = 1.230e+05 (8.12e+04 4.18e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 955.3M
Iteration  2: Total net bbox = 1.549e+05 (5.76e+04 9.74e+04)
              Est.  stn bbox = 2.249e+05 (8.12e+04 1.44e+05)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 955.3M
Iteration  3: Total net bbox = 1.687e+05 (7.46e+04 9.41e+04)
              Est.  stn bbox = 2.512e+05 (1.15e+05 1.36e+05)
              cpu = 0:00:01.3 real = 0:00:02.0 mem = 955.3M
Iteration  4: Total net bbox = 1.795e+05 (7.23e+04 1.07e+05)
              Est.  stn bbox = 2.588e+05 (1.12e+05 1.47e+05)
              cpu = 0:00:01.7 real = 0:00:01.0 mem = 955.3M
End delay calculation. (MEM=974.359 CPU=0:00:02.4 REAL=0:00:02.0)
Iteration  5: Total net bbox = 4.833e+05 (2.27e+05 2.57e+05)
              Est.  stn bbox = 5.993e+05 (2.78e+05 3.21e+05)
              cpu = 0:00:11.0 real = 0:00:11.0 mem = 974.4M
Iteration  6: Total net bbox = 3.395e+05 (1.50e+05 1.90e+05)
              Est.  stn bbox = 4.420e+05 (1.97e+05 2.45e+05)
              cpu = 0:00:01.9 real = 0:00:02.0 mem = 974.4M
End delay calculation. (MEM=974.359 CPU=0:00:02.4 REAL=0:00:02.0)
Iteration  7: Total net bbox = 3.557e+05 (1.66e+05 1.90e+05)
              Est.  stn bbox = 4.580e+05 (2.13e+05 2.45e+05)
              cpu = 0:00:05.2 real = 0:00:05.0 mem = 974.4M
Iteration  8: Total net bbox = 3.837e+05 (1.66e+05 2.17e+05)
              Est.  stn bbox = 4.910e+05 (2.13e+05 2.78e+05)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 974.4M
End delay calculation. (MEM=974.359 CPU=0:00:02.4 REAL=0:00:02.0)
Iteration  9: Total net bbox = 3.953e+05 (1.78e+05 2.17e+05)
              Est.  stn bbox = 5.058e+05 (2.28e+05 2.78e+05)
              cpu = 0:00:05.3 real = 0:00:05.0 mem = 974.4M
Iteration 10: Total net bbox = 4.139e+05 (1.78e+05 2.36e+05)
              Est.  stn bbox = 5.278e+05 (2.28e+05 3.00e+05)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 974.4M
End delay calculation. (MEM=974.359 CPU=0:00:02.3 REAL=0:00:02.0)
Iteration 11: Total net bbox = 4.258e+05 (1.90e+05 2.36e+05)
              Est.  stn bbox = 5.412e+05 (2.41e+05 3.00e+05)
              cpu = 0:00:05.2 real = 0:00:06.0 mem = 974.4M
Iteration 12: Total net bbox = 4.417e+05 (1.90e+05 2.52e+05)
              Est.  stn bbox = 5.584e+05 (2.41e+05 3.17e+05)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 974.4M
End delay calculation. (MEM=974.359 CPU=0:00:02.4 REAL=0:00:03.0)
Iteration 13: Total net bbox = 4.495e+05 (1.90e+05 2.60e+05)
              Est.  stn bbox = 5.666e+05 (2.41e+05 3.25e+05)
              cpu = 0:00:05.8 real = 0:00:06.0 mem = 974.4M
Iteration 14: Total net bbox = 4.492e+05 (1.90e+05 2.59e+05)
              Est.  stn bbox = 5.663e+05 (2.41e+05 3.25e+05)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 974.4M
Iteration 15: Total net bbox = 4.860e+05 (2.24e+05 2.62e+05)
              Est.  stn bbox = 6.039e+05 (2.76e+05 3.28e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 974.4M
*** cost = 4.860e+05 (2.24e+05 2.62e+05) (cpu for global=0:00:41.9) real=0:00:42.0***
Info: 0 clock gating cells identified, 0 (on average) moved
*** Starting refinePlace (0:01:10 mem=876.8M) ***
Total net bbox length = 4.860e+05 (2.237e+05 2.622e+05) (ext = 2.578e+04)
Move report: Detail placement moves 18840 insts, mean move: 1.68 um, max move: 45.40 um
	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U750): (341.40, 335.80) --> (326.60, 305.20)
	Runtime: CPU: 0:00:03.6 REAL: 0:00:04.0 MEM: 883.0MB
Summary Report:
Instances move: 18840 (out of 22610 movable)
Mean displacement: 1.68 um
Max displacement: 45.40 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U750) (341.4, 335.8) -> (326.6, 305.2)
	Length: 10 sites, height: 1 rows, site name: core, cell type: XNR2D1
Total net bbox length = 4.646e+05 (2.025e+05 2.621e+05) (ext = 2.553e+04)
Runtime: CPU: 0:00:03.6 REAL: 0:00:04.0 MEM: 883.0MB
*** Finished refinePlace (0:01:13 mem=883.0M) ***
*** Finished Initial Placement (cpu=0:00:50.0, real=0:00:51.0, mem=883.0M) ***
Starting IO pin assignment...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16844 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=24818  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 24818 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 24818 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 5.794974e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 86556
[NR-eagl] Layer2(M2)(V) length: 2.014020e+05um, number of vias: 121312
[NR-eagl] Layer3(M3)(H) length: 2.286268e+05um, number of vias: 10972
[NR-eagl] Layer4(M4)(V) length: 9.280973e+04um, number of vias: 3711
[NR-eagl] Layer5(M5)(H) length: 3.790073e+04um, number of vias: 2318
[NR-eagl] Layer6(M6)(V) length: 3.406002e+04um, number of vias: 53
[NR-eagl] Layer7(M7)(H) length: 2.313000e+02um, number of vias: 35
[NR-eagl] Layer8(M8)(V) length: 7.745995e+02um, number of vias: 0
[NR-eagl] Total length: 5.958052e+05um, number of vias: 224957
[NR-eagl] End Peak syMemory usage = 912.6 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.91 seconds
**placeDesign ... cpu = 0: 0:57, real = 0: 0:57, mem = 902.0M **
-clockNDRAwarePlaceOpt false               # bool, default=false, private
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 910.0M, totSessionCpu=0:01:16 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=911.0M)
Extraction called for design 'core' of instances=22610 and nets=25074 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 910.988M)
** Profile ** Start :  cpu=0:00:00.0, mem=911.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=911.0M
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1012.05 CPU=0:00:03.0 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.9  real=0:00:04.0  mem= 1012.0M) ***
*** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:05.0 totSessionCpu=0:01:21 mem=1012.0M)
** Profile ** Overall slacks :  cpu=0:00:04.4, mem=1012.0M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1012.0M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -9.579  |
|           TNS (ns):|-12414.8 |
|    Violating Paths:|  6089   |
|          All Paths:|  6712   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    174 (174)     |   -0.568   |    174 (174)     |
|   max_tran     |    179 (9197)    |   -7.322   |    179 (9197)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.403%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1012.0M
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 959.5M, totSessionCpu=0:01:22 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 962.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 962.5M) ***

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 22610

Instance distribution across the VT partitions:

 LVT : inst = 7243 (32.0%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 7243 (32.0%)

 HVT : inst = 15367 (68.0%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 15367 (68.0%)

Reporting took 0 sec
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Info: 1 clock net  excluded from IPO operation.
Design State:
    #signal nets       :  24978
    #routed signal nets:  0
    #clock nets        :  0
    #routed clock nets :  0
OptMgr: Begin leakage power optimization
OptMgr: Number of active setup views: 1

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=801.01MB/801.01MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=801.14MB/801.14MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=801.18MB/801.18MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-10 21:13:19 (2025-Mar-11 04:13:19 GMT)
2025-Mar-10 21:13:19 (2025-Mar-11 04:13:19 GMT): 10%
2025-Mar-10 21:13:19 (2025-Mar-11 04:13:19 GMT): 20%
2025-Mar-10 21:13:19 (2025-Mar-11 04:13:19 GMT): 30%
2025-Mar-10 21:13:19 (2025-Mar-11 04:13:19 GMT): 40%
2025-Mar-10 21:13:19 (2025-Mar-11 04:13:19 GMT): 50%
2025-Mar-10 21:13:19 (2025-Mar-11 04:13:19 GMT): 60%
2025-Mar-10 21:13:19 (2025-Mar-11 04:13:19 GMT): 70%
2025-Mar-10 21:13:19 (2025-Mar-11 04:13:19 GMT): 80%
2025-Mar-10 21:13:19 (2025-Mar-11 04:13:19 GMT): 90%

Finished Levelizing
2025-Mar-10 21:13:19 (2025-Mar-11 04:13:19 GMT)

Starting Activity Propagation
2025-Mar-10 21:13:19 (2025-Mar-11 04:13:19 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Mar-10 21:13:19 (2025-Mar-11 04:13:19 GMT): 10%
2025-Mar-10 21:13:19 (2025-Mar-11 04:13:19 GMT): 20%

Finished Activity Propagation
2025-Mar-10 21:13:20 (2025-Mar-11 04:13:20 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=802.18MB/802.18MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-10 21:13:20 (2025-Mar-11 04:13:20 GMT)
 ... Calculating leakage power
2025-Mar-10 21:13:20 (2025-Mar-11 04:13:20 GMT): 10%
2025-Mar-10 21:13:20 (2025-Mar-11 04:13:20 GMT): 20%
2025-Mar-10 21:13:20 (2025-Mar-11 04:13:20 GMT): 30%
2025-Mar-10 21:13:20 (2025-Mar-11 04:13:20 GMT): 40%

Finished Calculating power
2025-Mar-10 21:13:20 (2025-Mar-11 04:13:20 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=802.34MB/802.34MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=802.34MB/802.34MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=802.37MB/802.37MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-10 21:13:20 (2025-Mar-11 04:13:20 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.93222447
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                         0.288        30.9
Macro                                  0           0
IO                                     0           0
Combinational                     0.6442        69.1
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.9322         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.9322         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1091 (FA1D4): 	 0.0002618
* 		Highest Leakage Power: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1091 (FA1D4): 	 0.0002618
* 		Total Cap: 	1.70288e-10 F
* 		Total instances in design: 22610
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.932224 mW
Cell usage statistics:  
Library tcbn65gpluswc , 22610 cells ( 100.000000%) , 0.932224 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=802.39MB/802.39MB)

OptMgr: Optimization mode is pre-route
OptMgr: current WNS: -9.679 ns
OptMgr: Using aggressive mode for Force Mode

Design leakage power (state independent) = 0.926 mW
Resizable instances =  22610 (100.0%), leakage = 0.926 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =   7243 (32.0%), lkg = 0.262 mW (28.3%)
   -ve slk =   7236 (32.0%), lkg = 0.262 mW (28.3%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  15367 (68.0%), lkg = 0.664 mW (71.7%)
   -ve slk =  15195 (67.2%), lkg = 0.662 mW (71.5%)

OptMgr: Begin forced downsizing
OptMgr: 6960 instances resized in force mode
OptMgr: Updating timing
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1027.22 CPU=0:00:03.0 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.8  real=0:00:04.0  mem= 1027.2M) ***
OptMgr: Design WNS: -12.067 ns
OptMgr: 2041 (29%) instances reverted to original cell
OptMgr: Updating timing
OptMgr: Design WNS: -9.679 ns

Design leakage power (state independent) = 0.865 mW
Resizable instances =  22610 (100.0%), leakage = 0.865 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =   3175 (14.0%), lkg = 0.130 mW (15.1%)
   -ve slk =   3169 (14.0%), lkg = 0.130 mW (15.0%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  19435 (86.0%), lkg = 0.735 mW (84.9%)
   -ve slk =  19268 (85.2%), lkg = 0.733 mW (84.7%)


Summary: cell sizing

 4919 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0          0       4919       4919

    1 instances changed cell type from        AN2D0   to    CKAN2D0
    5 instances changed cell type from        AN2D1   to    CKAN2D0
   15 instances changed cell type from       AN2XD1   to    CKAN2D0
  204 instances changed cell type from       AO21D1   to     AO21D0
   11 instances changed cell type from      AOI21D1   to    AOI21D0
   10 instances changed cell type from      CKAN2D1   to    CKAN2D0
  327 instances changed cell type from     CKMUX2D1   to   CKMUX2D0
  149 instances changed cell type from      CKND2D1   to    CKND2D0
  186 instances changed cell type from     CKXOR2D1   to   CKXOR2D0
    8 instances changed cell type from     CKXOR2D1   to     XOR2D0
   41 instances changed cell type from       IND2D1   to     IND2D0
   88 instances changed cell type from       INR2D1   to     INR2D0
    1 instances changed cell type from       INR2D1   to    INR2XD0
   36 instances changed cell type from       INR2D2   to    INR2XD1
   23 instances changed cell type from      INR2XD0   to     INR2D0
  188 instances changed cell type from        INVD1   to      CKND0
    4 instances changed cell type from      IOA21D1   to    IOA21D0
    3 instances changed cell type from     MOAI22D1   to   MOAI22D0
   22 instances changed cell type from        ND2D0   to    CKND2D0
  143 instances changed cell type from        ND2D1   to    CKND2D0
  113 instances changed cell type from        ND2D2   to    CKND2D2
   20 instances changed cell type from        ND2D3   to    CKND2D3
   60 instances changed cell type from        ND2D4   to    CKND2D4
    2 instances changed cell type from        ND2D8   to    CKND2D8
    2 instances changed cell type from        ND3D1   to      ND3D0
    1 instances changed cell type from        ND4D1   to      ND4D0
   30 instances changed cell type from        NR2D1   to      NR2D0
    6 instances changed cell type from        NR2D1   to     NR2XD0
   26 instances changed cell type from        NR2D2   to     NR2XD1
    1 instances changed cell type from        NR2D4   to     NR2XD2
   28 instances changed cell type from       NR2XD0   to      NR2D0
    3 instances changed cell type from       OA21D1   to     OA21D0
   52 instances changed cell type from      OAI21D1   to    OAI21D0
  878 instances changed cell type from      OAI22D1   to    OAI22D0
   37 instances changed cell type from        OR2D1   to      OR2D0
    2 instances changed cell type from       OR2XD1   to      OR2D0
 2144 instances changed cell type from       XNR2D1   to     XNR2D0
    2 instances changed cell type from       XNR3D1   to     XNR3D0
   47 instances changed cell type from       XOR3D1   to     XOR3D0
  checkSum: 4919



Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=826.75MB/826.75MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=826.75MB/826.75MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=826.75MB/826.75MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-10 21:13:30 (2025-Mar-11 04:13:30 GMT)
2025-Mar-10 21:13:30 (2025-Mar-11 04:13:30 GMT): 10%
2025-Mar-10 21:13:30 (2025-Mar-11 04:13:30 GMT): 20%
2025-Mar-10 21:13:30 (2025-Mar-11 04:13:30 GMT): 30%
2025-Mar-10 21:13:30 (2025-Mar-11 04:13:30 GMT): 40%
2025-Mar-10 21:13:30 (2025-Mar-11 04:13:30 GMT): 50%
2025-Mar-10 21:13:30 (2025-Mar-11 04:13:30 GMT): 60%
2025-Mar-10 21:13:30 (2025-Mar-11 04:13:30 GMT): 70%
2025-Mar-10 21:13:30 (2025-Mar-11 04:13:30 GMT): 80%
2025-Mar-10 21:13:30 (2025-Mar-11 04:13:30 GMT): 90%

Finished Levelizing
2025-Mar-10 21:13:30 (2025-Mar-11 04:13:30 GMT)

Starting Activity Propagation
2025-Mar-10 21:13:30 (2025-Mar-11 04:13:30 GMT)
2025-Mar-10 21:13:30 (2025-Mar-11 04:13:30 GMT): 10%
2025-Mar-10 21:13:30 (2025-Mar-11 04:13:30 GMT): 20%

Finished Activity Propagation
2025-Mar-10 21:13:31 (2025-Mar-11 04:13:31 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=829.89MB/829.89MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-10 21:13:31 (2025-Mar-11 04:13:31 GMT)
 ... Calculating leakage power
2025-Mar-10 21:13:31 (2025-Mar-11 04:13:31 GMT): 10%
2025-Mar-10 21:13:31 (2025-Mar-11 04:13:31 GMT): 20%
2025-Mar-10 21:13:31 (2025-Mar-11 04:13:31 GMT): 30%
2025-Mar-10 21:13:31 (2025-Mar-11 04:13:31 GMT): 40%

Finished Calculating power
2025-Mar-10 21:13:31 (2025-Mar-11 04:13:31 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=829.89MB/829.89MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=829.89MB/829.89MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=829.89MB/829.89MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-10 21:13:31 (2025-Mar-11 04:13:31 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.87041557
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                         0.288       33.09
Macro                                  0           0
IO                                     0           0
Combinational                     0.5824       66.91
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.8704         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.8704         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1091 (FA1D4): 	 0.0002618
* 		Highest Leakage Power: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1091 (FA1D4): 	 0.0002618
* 		Total Cap: 	1.66573e-10 F
* 		Total instances in design: 22610
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.870416 mW
Cell usage statistics:  
Library tcbn65gpluswc , 22610 cells ( 100.000000%) , 0.870416 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=830.91MB/830.91MB)

OptMgr: Leakage power optimization took: 13 seconds
OptMgr: End leakage power optimization
The useful skew maximum allowed delay is: 0.2
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Info: 1 clock net  excluded from IPO operation.
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1127.5M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1127.5M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1127.5M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :1127.5M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1127.5M)
CPU of: netlist preparation :0:00:00.0 (mem :1127.5M)

Mark undriven nets with IPOIgnored run...
**WARN: (IMPOPT-7098):	WARNING: out[159] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[158] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[157] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[156] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[155] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[154] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[153] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[152] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[151] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[150] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[149] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[148] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[147] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[146] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[145] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[144] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[143] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[142] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[141] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[140] is an undriven net with 1 fanouts.
**WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1127.5M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

Completed downsize cell map
Forced downsizing resized 1276 out of 22610 instances
     #inst not ok to resize: 0
     #inst with no smaller cells: 16431
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -13.716  TNS Slack -26526.929 Density 53.32
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    53.32%|        -| -13.716|-26526.929|   0:00:00.0| 1230.9M|
|    53.32%|        0| -13.716|-26526.930|   0:00:01.0| 1230.9M|
|    53.32%|        1| -13.716|-26526.793|   0:00:00.0| 1230.9M|
|    52.92%|      645| -13.716|-26497.383|   0:00:04.0| 1230.9M|
|    52.92%|        1| -13.716|-26497.350|   0:00:00.0| 1230.9M|
|    52.92%|        0| -13.716|-26497.350|   0:00:00.0| 1230.9M|
+----------+---------+--------+----------+------------+--------+
Reclaim Optimization End WNS Slack -13.716  TNS Slack -26497.350 Density 52.92
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:07.1) (real = 0:00:07.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:07, real=0:00:08, mem=1074.07M, totSessionCpu=0:01:49).
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    52.92%|        -| -13.716|-26497.350|   0:00:00.0| 1207.6M|
|    52.92%|        -| -13.716|-26497.350|   0:00:00.0| 1207.6M|
+----------+---------+--------+----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1207.6M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|   339   | 10729   |   314   |    314  |     0   |     0   |     0   |     0   | -13.72 |          0|          0|          0|  52.92  |            |           |
|    14   |   796   |     1   |      1  |     0   |     0   |     0   |     0   | -2.24 |        174|          0|        288|  53.15  |   0:00:08.0|    1226.9M|
|     1   |    48   |     0   |      0  |     0   |     0   |     0   |     0   | -2.24 |          1|          0|         13|  53.15  |   0:00:00.0|    1226.9M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:09.8 real=0:00:10.0 mem=1226.9M) ***

End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:00:49, real = 0:00:50, mem = 1078.1M, totSessionCpu=0:02:05 **
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 257 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -2.243  TNS Slack -4462.971 
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.243|-4462.971|    53.15%|   0:00:01.0| 1222.6M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_17_/D   |
|  -2.212|-2929.382|    53.42%|   0:00:16.0| 1299.2M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q2_reg_11_/D   |
|  -2.137|-2391.375|    53.87%|   0:00:11.0| 1280.1M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q2_reg_11_/D   |
|  -2.137|-2391.375|    53.87%|   0:00:02.0| 1280.1M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q2_reg_11_/D   |
|  -1.579|-1640.208|    54.44%|   0:00:33.0| 1280.1M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_12_/D   |
|  -1.579|-1589.912|    54.60%|   0:00:09.0| 1299.2M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_12_/D   |
|  -1.579|-1569.763|    54.69%|   0:00:04.0| 1299.2M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_12_/D   |
|  -1.579|-1569.763|    54.69%|   0:00:01.0| 1299.2M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_12_/D   |
|  -1.472|-1452.802|    55.08%|   0:00:13.0| 1299.2M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
|  -1.472|-1452.859|    55.10%|   0:00:05.0| 1299.2M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
|  -1.472|-1450.945|    55.11%|   0:00:02.0| 1299.2M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
|  -1.472|-1450.945|    55.11%|   0:00:01.0| 1299.2M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
|  -1.432|-1408.029|    55.45%|   0:00:07.0| 1299.2M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
|  -1.432|-1407.829|    55.46%|   0:00:03.0| 1299.2M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
|  -1.432|-1407.537|    55.47%|   0:00:02.0| 1299.2M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
|  -1.432|-1407.537|    55.47%|   0:00:01.0| 1299.2M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
|  -1.410|-1399.835|    55.61%|   0:00:04.0| 1299.2M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
|  -1.410|-1399.221|    55.60%|   0:00:04.0| 1299.2M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:01:58 real=0:01:59 mem=1299.2M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:01:58 real=0:01:59 mem=1299.2M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 5 constrained nets 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -1.410  TNS Slack -1399.221 
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -1.410
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.410  TNS Slack -1399.221 Density 55.60
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    55.60%|        -|  -1.410|-1399.221|   0:00:00.0| 1275.9M|
|    55.58%|       34|  -1.410|-1398.329|   0:00:03.0| 1275.9M|
|    55.58%|        1|  -1.410|-1398.317|   0:00:00.0| 1275.9M|
|    55.58%|        0|  -1.410|-1398.317|   0:00:01.0| 1275.9M|
|    55.57%|       15|  -1.410|-1398.317|   0:00:01.0| 1275.9M|
|    55.24%|      770|  -1.410|-1400.646|   0:00:05.0| 1275.9M|
|    55.22%|       21|  -1.410|-1400.639|   0:00:01.0| 1275.9M|
|    55.22%|        0|  -1.410|-1400.639|   0:00:00.0| 1275.9M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.410  TNS Slack -1400.639 Density 55.22
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 5 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:11.8) (real = 0:00:12.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:12, real=0:00:12, mem=1127.11M, totSessionCpu=0:04:23).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1127.1 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16844 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=25523  numIgnoredNets=3
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 25520 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 2: route 25520 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.05% V. EstWL: 5.855724e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[NR-eagl] End Peak syMemory usage = 1151.8 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.50 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:04:24 mem=1151.8M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
(cpu=0:00:01.1 mem=1151.8M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.5 mem=1151.8M) ***
Move report: Timing Driven Placement moves 23306 insts, mean move: 23.20 um, max move: 133.40 um
	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_): (307.00, 222.40) --> (299.60, 348.40)
	Runtime: CPU: 0:01:32 REAL: 0:01:33 MEM: 1296.0MB
Move report: Detail placement moves 4354 insts, mean move: 1.42 um, max move: 19.60 um
	Max move on inst (mac_array_instance/FE_OFC1046_q_temp_306_): (330.40, 314.20) --> (350.00, 314.20)
	Runtime: CPU: 0:00:02.9 REAL: 0:00:03.0 MEM: 1296.0MB
Summary Report:
Instances move: 23306 (out of 23315 movable)
Mean displacement: 23.22 um
Max displacement: 133.40 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_) (307, 222.4) -> (299.6, 348.4)
	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
Runtime: CPU: 0:01:35 REAL: 0:01:36 MEM: 1296.0MB
*** Finished refinePlace (0:05:59 mem=1296.0M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16844 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=25523  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 25523 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 2: route 25523 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.210784e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 87966
[NR-eagl] Layer2(M2)(V) length: 2.075521e+05um, number of vias: 130486
[NR-eagl] Layer3(M3)(H) length: 2.124076e+05um, number of vias: 6703
[NR-eagl] Layer4(M4)(V) length: 6.415117e+04um, number of vias: 3021
[NR-eagl] Layer5(M5)(H) length: 2.834633e+04um, number of vias: 1962
[NR-eagl] Layer6(M6)(V) length: 2.105066e+04um, number of vias: 335
[NR-eagl] Layer7(M7)(H) length: 1.783100e+03um, number of vias: 440
[NR-eagl] Layer8(M8)(V) length: 2.046200e+03um, number of vias: 0
[NR-eagl] Total length: 5.373372e+05um, number of vias: 230913
End of congRepair (cpu=0:00:01.0, real=0:00:01.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1155.6M)
Extraction called for design 'core' of instances=23315 and nets=25780 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1155.621M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:04:45, real = 0:04:47, mem = 1146.6M, totSessionCpu=0:06:02 **
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1233.93 CPU=0:00:03.0 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.9  real=0:00:04.0  mem= 1233.9M) ***
*** Timing NOT met, worst failing slack is -1.411
*** Check timing (0:00:04.4)
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 257 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.411 TNS Slack -1392.167 Density 55.22
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.411|   -1.411|-1390.941|-1392.167|    55.22%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_18_/D   |
|  -1.380|   -1.380|-1379.133|-1380.358|    55.23%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -1.355|   -1.355|-1369.164|-1370.390|    55.23%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_17_/D   |
|  -1.321|   -1.321|-1355.281|-1356.506|    55.23%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -1.293|   -1.293|-1327.782|-1329.007|    55.23%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_15_/D   |
|  -1.287|   -1.287|-1317.846|-1319.071|    55.25%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_11_/D   |
|  -1.265|   -1.265|-1313.367|-1314.593|    55.26%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_11_/D   |
|  -1.249|   -1.249|-1304.163|-1305.388|    55.26%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_11_/D   |
|  -1.243|   -1.243|-1294.400|-1295.625|    55.28%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.230|   -1.230|-1283.984|-1285.209|    55.28%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_12_/D   |
|  -1.223|   -1.223|-1275.898|-1277.123|    55.30%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_17_/D   |
|  -1.217|   -1.217|-1266.788|-1268.014|    55.30%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_13_/D   |
|  -1.206|   -1.206|-1261.098|-1262.324|    55.31%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_13_/D   |
|  -1.190|   -1.190|-1252.482|-1253.708|    55.31%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
|  -1.183|   -1.183|-1242.950|-1244.176|    55.31%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_12_/D   |
|  -1.174|   -1.174|-1233.681|-1234.906|    55.32%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_19_/D   |
|  -1.169|   -1.169|-1227.897|-1229.122|    55.32%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.163|   -1.163|-1219.478|-1220.703|    55.33%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_19_/D   |
|  -1.159|   -1.159|-1211.982|-1213.208|    55.34%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.148|   -1.148|-1205.903|-1207.129|    55.35%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_18_/D   |
|  -1.147|   -1.147|-1199.782|-1201.008|    55.36%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_18_/D   |
|  -1.140|   -1.140|-1199.080|-1200.306|    55.36%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_/D   |
|  -1.133|   -1.133|-1193.124|-1194.350|    55.38%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_/D   |
|  -1.133|   -1.133|-1184.303|-1185.528|    55.38%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_18_/D   |
|  -1.133|   -1.133|-1184.247|-1185.472|    55.39%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_18_/D   |
|  -1.125|   -1.125|-1181.255|-1182.481|    55.40%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_18_/D   |
|  -1.121|   -1.121|-1175.098|-1176.324|    55.41%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_17_/D   |
|  -1.121|   -1.121|-1172.243|-1173.469|    55.42%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_17_/D   |
|  -1.121|   -1.121|-1172.234|-1173.459|    55.43%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_17_/D   |
|  -1.115|   -1.115|-1170.195|-1171.420|    55.44%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_18_/D   |
|  -1.115|   -1.115|-1163.466|-1164.692|    55.45%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_13_/D   |
|  -1.115|   -1.115|-1163.234|-1164.460|    55.45%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_13_/D   |
|  -1.110|   -1.110|-1161.435|-1162.661|    55.46%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_13_/D   |
|  -1.109|   -1.109|-1159.587|-1160.813|    55.47%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_13_/D   |
|  -1.109|   -1.109|-1158.186|-1159.412|    55.48%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_13_/D   |
|  -1.107|   -1.107|-1157.611|-1158.837|    55.49%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -1.107|   -1.107|-1156.422|-1157.647|    55.50%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -1.099|   -1.099|-1154.750|-1155.976|    55.51%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -1.099|   -1.099|-1150.999|-1152.224|    55.52%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -1.097|   -1.097|-1149.705|-1150.931|    55.54%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_15_/D   |
|  -1.098|   -1.098|-1149.138|-1150.363|    55.55%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_12_/D   |
|  -1.097|   -1.097|-1147.953|-1149.179|    55.56%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_15_/D   |
|  -1.097|   -1.097|-1146.495|-1147.721|    55.57%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_15_/D   |
|  -1.097|   -1.097|-1146.122|-1147.347|    55.57%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_15_/D   |
|  -1.091|   -1.091|-1145.384|-1146.610|    55.58%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_/D   |
|  -1.091|   -1.091|-1140.588|-1141.814|    55.60%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_/D   |
|  -1.091|   -1.091|-1139.762|-1140.988|    55.60%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_/D   |
|  -1.083|   -1.083|-1137.529|-1138.755|    55.62%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_/D   |
|  -1.083|   -1.083|-1134.847|-1136.073|    55.62%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_12_/D   |
|  -1.083|   -1.083|-1134.460|-1135.686|    55.62%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_12_/D   |
|  -1.083|   -1.083|-1133.113|-1134.339|    55.63%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_12_/D   |
|  -1.083|   -1.083|-1133.024|-1134.250|    55.63%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_12_/D   |
|  -1.079|   -1.079|-1131.730|-1132.956|    55.65%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -1.079|   -1.079|-1130.528|-1131.754|    55.65%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -1.079|   -1.079|-1130.458|-1131.683|    55.65%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -1.077|   -1.077|-1129.632|-1130.858|    55.67%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -1.077|   -1.077|-1128.910|-1130.136|    55.68%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -1.077|   -1.077|-1128.748|-1129.974|    55.68%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -1.075|   -1.075|-1128.245|-1129.470|    55.70%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_15_/D   |
|  -1.075|   -1.075|-1127.494|-1128.719|    55.70%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_15_/D   |
|  -1.072|   -1.072|-1126.765|-1127.991|    55.71%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_/D   |
|  -1.072|   -1.072|-1125.771|-1126.997|    55.72%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_/D   |
|  -1.072|   -1.072|-1125.629|-1126.855|    55.72%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_/D   |
|  -1.072|   -1.072|-1124.880|-1126.106|    55.73%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_13_/D   |
|  -1.070|   -1.070|-1124.696|-1125.921|    55.74%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_12_/D   |
|  -1.070|   -1.070|-1122.808|-1124.033|    55.75%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_12_/D   |
|  -1.068|   -1.068|-1122.015|-1123.240|    55.76%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_15_/D   |
|  -1.068|   -1.068|-1120.463|-1121.688|    55.77%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_15_/D   |
|  -1.065|   -1.065|-1119.593|-1120.819|    55.78%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_13_/D   |
|  -1.065|   -1.065|-1118.446|-1119.672|    55.79%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_13_/D   |
|  -1.064|   -1.064|-1118.401|-1119.626|    55.79%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -1.064|   -1.064|-1117.845|-1119.071|    55.79%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -1.063|   -1.063|-1117.519|-1118.745|    55.79%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_18_/D   |
|  -1.063|   -1.063|-1116.952|-1118.178|    55.80%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_18_/D   |
|  -1.062|   -1.062|-1116.153|-1117.379|    55.80%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -1.062|   -1.062|-1116.095|-1117.321|    55.80%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -1.061|   -1.061|-1115.182|-1116.408|    55.81%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_16_/D   |
|  -1.061|   -1.061|-1113.726|-1114.952|    55.81%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_16_/D   |
|  -1.060|   -1.060|-1113.861|-1115.087|    55.81%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -1.059|   -1.059|-1113.290|-1114.516|    55.82%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -1.059|   -1.059|-1113.286|-1114.511|    55.82%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -1.059|   -1.059|-1112.974|-1114.200|    55.83%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -1.058|   -1.058|-1112.507|-1113.732|    55.83%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -1.058|   -1.058|-1111.881|-1113.106|    55.84%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -1.055|   -1.055|-1111.401|-1112.626|    55.87%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -1.055|   -1.055|-1110.402|-1111.627|    55.87%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -1.055|   -1.055|-1110.275|-1111.500|    55.87%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -1.052|   -1.052|-1108.717|-1109.943|    55.89%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
|  -1.052|   -1.052|-1106.485|-1107.711|    55.90%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
|  -1.050|   -1.050|-1105.310|-1106.535|    55.94%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_15_/D   |
|  -1.050|   -1.050|-1104.657|-1105.883|    55.94%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_15_/D   |
|  -1.050|   -1.050|-1104.410|-1105.636|    55.94%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_15_/D   |
|  -1.050|   -1.050|-1104.198|-1105.423|    55.96%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_13_/D   |
|  -1.050|   -1.050|-1104.106|-1105.331|    55.96%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_13_/D   |
|  -1.050|   -1.050|-1101.706|-1102.931|    55.99%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_15_/D   |
|  -1.050|   -1.050|-1101.288|-1102.514|    56.00%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_15_/D   |
|  -1.050|   -1.050|-1099.690|-1100.916|    56.03%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -1.050|   -1.050|-1098.331|-1099.557|    56.05%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_15_/D   |
|  -1.050|   -1.050|-1097.930|-1099.155|    56.05%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_12_/D   |
|  -1.050|   -1.050|-1097.690|-1098.915|    56.06%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_12_/D   |
|  -1.050|   -1.050|-1097.638|-1098.864|    56.06%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
|  -1.050|   -1.050|-1097.545|-1098.770|    56.06%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
|  -1.050|   -1.050|-1097.153|-1098.379|    56.07%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_15_/D   |
|  -1.050|   -1.050|-1096.051|-1097.276|    56.08%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_16_/D   |
|  -1.050|   -1.050|-1095.773|-1096.999|    56.08%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_16_/D   |
|  -1.050|   -1.050|-1095.400|-1096.626|    56.09%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_16_/D   |
|  -1.050|   -1.050|-1094.893|-1096.119|    56.10%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_16_/D   |
|  -1.050|   -1.050|-1094.835|-1096.061|    56.11%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_16_/D   |
|  -1.050|   -1.050|-1090.803|-1092.029|    56.12%|   0:00:02.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.050|   -1.050|-1090.469|-1091.695|    56.13%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
|  -1.050|   -1.050|-1088.279|-1089.505|    56.16%|   0:00:02.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
|  -1.050|   -1.050|-1087.893|-1089.119|    56.17%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
|  -1.050|   -1.050|-1085.656|-1086.882|    56.23%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
|  -1.050|   -1.050|-1084.576|-1085.802|    56.26%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
|  -1.050|   -1.050|-1083.869|-1085.094|    56.30%|   0:00:01.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
|  -1.050|   -1.050|-1083.829|-1085.055|    56.31%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
|  -1.050|   -1.050|-1082.109|-1083.335|    56.34%|   0:00:02.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_15_/D   |
|  -1.050|   -1.050|-1082.016|-1083.242|    56.34%|   0:00:00.0| 1329.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_15_/D   |
|  -1.050|   -1.050|-1081.257|-1082.482|    56.41%|   0:00:01.0| 1319.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_14_/D   |
|  -1.050|   -1.050|-1080.178|-1081.404|    56.44%|   0:00:02.0| 1320.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_14_/D   |
|  -1.050|   -1.050|-1078.950|-1080.175|    56.47%|   0:00:01.0| 1320.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_14_/D   |
|  -1.050|   -1.050|-1078.905|-1080.130|    56.48%|   0:00:00.0| 1320.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_14_/D   |
|  -1.050|   -1.050|-1077.883|-1079.108|    56.48%|   0:00:00.0| 1320.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_14_/D   |
|  -1.050|   -1.050|-1077.412|-1078.638|    56.51%|   0:00:01.0| 1320.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_14_/D   |
|  -1.050|   -1.050|-1075.666|-1076.891|    56.54%|   0:00:02.0| 1321.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
|  -1.050|   -1.050|-1075.511|-1076.736|    56.56%|   0:00:00.0| 1321.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_11_/D   |
|  -1.050|   -1.050|-1073.903|-1075.128|    56.64%|   0:00:01.0| 1322.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
|  -1.050|   -1.050|-1073.442|-1074.668|    56.64%|   0:00:00.0| 1322.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
|  -1.050|   -1.050|-1072.341|-1073.567|    56.65%|   0:00:02.0| 1322.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
|  -1.050|   -1.050|-1072.177|-1073.403|    56.65%|   0:00:00.0| 1322.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
|  -1.050|   -1.050|-1071.343|-1072.569|    56.73%|   0:00:01.0| 1322.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
|  -1.050|   -1.050|-1071.115|-1072.341|    56.74%|   0:00:01.0| 1323.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
|  -1.050|   -1.050|-1070.783|-1072.009|    56.80%|   0:00:01.0| 1323.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
|  -1.050|   -1.050|-1070.547|-1071.772|    56.80%|   0:00:00.0| 1323.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
|  -1.050|   -1.050|-1068.710|-1069.935|    56.86%|   0:00:02.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_19_/D   |
|  -1.050|   -1.050|-1068.670|-1069.896|    56.86%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_19_/D   |
|  -1.050|   -1.050|-1067.328|-1068.553|    56.94%|   0:00:02.0| 1325.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_19_/D   |
|  -1.050|   -1.050|-1067.132|-1068.358|    56.94%|   0:00:00.0| 1325.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_19_/D   |
|  -1.050|   -1.050|-1066.505|-1067.731|    56.99%|   0:00:01.0| 1325.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_19_/D   |
|  -1.050|   -1.050|-1066.461|-1067.686|    56.99%|   0:00:00.0| 1325.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_19_/D   |
|  -1.050|   -1.050|-1065.091|-1066.317|    57.01%|   0:00:02.0| 1326.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_19_/D   |
|  -1.050|   -1.050|-1064.999|-1066.225|    57.01%|   0:00:00.0| 1326.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_19_/D   |
|  -1.050|   -1.050|-1064.676|-1065.901|    57.05%|   0:00:01.0| 1326.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_19_/D   |
|  -1.050|   -1.050|-1064.590|-1065.816|    57.06%|   0:00:01.0| 1326.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_19_/D   |
|  -1.050|   -1.050|-1064.587|-1065.813|    57.06%|   0:00:00.0| 1326.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_19_/D   |
|  -1.050|   -1.050|-1063.997|-1065.223|    57.08%|   0:00:01.0| 1326.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
|  -1.050|   -1.050|-1063.413|-1064.638|    57.09%|   0:00:00.0| 1326.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
|  -1.050|   -1.050|-1062.736|-1063.962|    57.10%|   0:00:00.0| 1326.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
|  -1.050|   -1.050|-1062.531|-1063.757|    57.10%|   0:00:01.0| 1327.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
|  -1.050|   -1.050|-1062.454|-1063.680|    57.11%|   0:00:00.0| 1327.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
|  -1.050|   -1.050|-1061.785|-1063.011|    57.11%|   0:00:02.0| 1327.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -1.050|   -1.050|-1061.620|-1062.845|    57.11%|   0:00:00.0| 1327.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_9_/D    |
|  -1.050|   -1.050|-1061.158|-1062.383|    57.13%|   0:00:00.0| 1327.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_9_/D    |
|  -1.050|   -1.050|-1061.019|-1062.245|    57.13%|   0:00:00.0| 1327.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_9_/D    |
|  -1.050|   -1.050|-1060.652|-1061.878|    57.13%|   0:00:01.0| 1327.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_9_/D    |
|  -1.050|   -1.050|-1060.608|-1061.833|    57.13%|   0:00:00.0| 1327.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_9_/D    |
|  -1.050|   -1.050|-1060.468|-1061.694|    57.14%|   0:00:00.0| 1327.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_9_/D    |
|  -1.050|   -1.050|-1060.379|-1061.605|    57.14%|   0:00:00.0| 1327.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_9_/D    |
|  -1.050|   -1.050|-1059.973|-1061.199|    57.15%|   0:00:01.0| 1327.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_16_/D   |
|  -1.050|   -1.050|-1059.953|-1061.178|    57.15%|   0:00:00.0| 1327.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_16_/D   |
|  -1.050|   -1.050|-1059.120|-1060.345|    57.15%|   0:00:01.0| 1327.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_10_/D   |
|  -1.050|   -1.050|-1058.526|-1059.752|    57.15%|   0:00:00.0| 1327.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_10_/D   |
|  -1.050|   -1.050|-1058.431|-1059.656|    57.16%|   0:00:00.0| 1327.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_10_/D   |
|  -1.050|   -1.050|-1058.057|-1059.283|    57.16%|   0:00:01.0| 1327.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_9_/D    |
|  -1.050|   -1.050|-1058.052|-1059.278|    57.16%|   0:00:00.0| 1327.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_9_/D    |
|  -1.050|   -1.050|-1057.967|-1059.192|    57.18%|   0:00:00.0| 1327.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_9_/D    |
|  -1.050|   -1.050|-1057.856|-1059.081|    57.18%|   0:00:00.0| 1327.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_9_/D    |
|  -1.050|   -1.050|-1057.826|-1059.052|    57.18%|   0:00:00.0| 1327.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_9_/D    |
|  -1.050|   -1.050|-1057.570|-1058.795|    57.18%|   0:00:01.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
|  -1.050|   -1.050|-1057.567|-1058.792|    57.18%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
|  -1.050|   -1.050|-1056.656|-1057.881|    57.19%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_4_/D    |
|  -1.050|   -1.050|-1056.358|-1057.584|    57.19%|   0:00:01.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_6_/D    |
|  -1.050|   -1.050|-1056.215|-1057.441|    57.19%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_9_/D    |
|  -1.050|   -1.050|-1056.047|-1057.273|    57.19%|   0:00:01.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_9_/D    |
|  -1.050|   -1.050|-1055.425|-1056.650|    57.20%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_9_/D    |
|  -1.050|   -1.050|-1055.399|-1056.625|    57.20%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_9_/D    |
|  -1.050|   -1.050|-1055.388|-1056.614|    57.20%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_9_/D    |
|  -1.050|   -1.050|-1054.072|-1055.297|    57.21%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_8_/D    |
|  -1.050|   -1.050|-1054.017|-1055.243|    57.21%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_8_/D    |
|  -1.050|   -1.050|-1053.049|-1054.274|    57.21%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_8_/D    |
|  -1.050|   -1.050|-1052.396|-1053.621|    57.21%|   0:00:01.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_8_/D    |
|  -1.050|   -1.050|-1052.372|-1053.597|    57.21%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_8_/D    |
|  -1.050|   -1.050|-1052.116|-1053.342|    57.21%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_8_/D    |
|  -1.050|   -1.050|-1052.031|-1053.257|    57.22%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_8_/D    |
|  -1.050|   -1.050|-1051.490|-1052.715|    57.22%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_8_/D    |
|  -1.050|   -1.050|-1051.312|-1052.537|    57.22%|   0:00:01.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_8_/D    |
|  -1.050|   -1.050|-1050.991|-1052.216|    57.22%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_7_/D    |
|  -1.050|   -1.050|-1050.946|-1052.171|    57.22%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_7_/D    |
|  -1.050|   -1.050|-1050.746|-1051.971|    57.22%|   0:00:01.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_7_/D    |
|  -1.050|   -1.050|-1050.236|-1051.462|    57.24%|   0:00:01.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_7_/D    |
|  -1.050|   -1.050|-1050.019|-1051.245|    57.24%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_7_/D    |
|  -1.050|   -1.050|-1049.783|-1051.009|    57.24%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_6_/D    |
|  -1.050|   -1.050|-1049.725|-1050.951|    57.25%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_6_/D    |
|  -1.050|   -1.050|-1049.700|-1050.926|    57.25%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_6_/D    |
|  -1.050|   -1.050|-1049.355|-1050.581|    57.25%|   0:00:01.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_7_/D    |
|  -1.050|   -1.050|-1049.282|-1050.508|    57.26%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_7_/D    |
|  -1.050|   -1.050|-1049.260|-1050.486|    57.26%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_7_/D    |
|  -1.050|   -1.050|-1049.239|-1050.464|    57.26%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_7_/D    |
|  -1.050|   -1.050|-1048.868|-1050.094|    57.26%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_6_/D    |
|  -1.050|   -1.050|-1048.559|-1049.784|    57.26%|   0:00:01.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_5_/D    |
|  -1.050|   -1.050|-1048.537|-1049.763|    57.26%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_5_/D    |
|  -1.050|   -1.050|-1048.199|-1049.425|    57.26%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_5_/D    |
|  -1.050|   -1.050|-1048.168|-1049.394|    57.26%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_4_/D    |
|  -1.050|   -1.050|-1046.693|-1047.919|    57.27%|   0:00:01.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_5_/D    |
|  -1.050|   -1.050|-1046.497|-1047.723|    57.27%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_5_/D    |
|  -1.050|   -1.050|-1046.491|-1047.717|    57.27%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_5_/D    |
|  -1.050|   -1.050|-1046.467|-1047.692|    57.28%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_5_/D    |
|  -1.050|   -1.050|-1046.436|-1047.662|    57.28%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_5_/D    |
|  -1.050|   -1.050|-1046.406|-1047.632|    57.28%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_5_/D    |
|  -1.050|   -1.050|-1046.354|-1047.580|    57.28%|   0:00:01.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_6_/D    |
|  -1.050|   -1.050|-1046.352|-1047.577|    57.28%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_6_/D    |
|  -1.050|   -1.050|-1046.306|-1047.532|    57.29%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_6_/D    |
|  -1.050|   -1.050|-1046.288|-1047.514|    57.29%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_6_/D    |
|  -1.050|   -1.050|-1046.340|-1047.565|    57.30%|   0:00:01.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
|  -1.050|   -1.050|-1046.315|-1047.541|    57.30%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_4_/D    |
|  -1.050|   -1.050|-1046.297|-1047.522|    57.30%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_4_/D    |
|  -1.050|   -1.050|-1046.221|-1047.446|    57.30%|   0:00:01.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_3_/D    |
|  -1.050|   -1.050|-1046.141|-1047.366|    57.30%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_3_/D    |
|  -1.050|   -1.050|-1046.138|-1047.363|    57.30%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_3_/D    |
|  -1.050|   -1.050|-1045.854|-1047.079|    57.30%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_3_/D    |
|  -1.050|   -1.050|-1045.607|-1046.832|    57.30%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_3_/D    |
|  -1.050|   -1.050|-1044.710|-1045.935|    57.31%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_3_/D    |
|  -1.050|   -1.050|-1044.665|-1045.891|    57.31%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/D    |
|  -1.050|   -1.050|-1044.632|-1045.858|    57.31%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/D    |
|  -1.050|   -1.050|-1044.609|-1045.834|    57.31%|   0:00:01.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_2_/D    |
|  -1.050|   -1.050|-1044.588|-1045.814|    57.31%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_3_/D    |
|  -1.050|   -1.050|-1044.539|-1045.764|    57.31%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_1_/D    |
|  -1.050|   -1.050|-1044.515|-1045.741|    57.32%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_2_/D    |
|  -1.050|   -1.050|-1044.408|-1045.634|    57.32%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_2_/D    |
|  -1.050|   -1.050|-1044.381|-1045.607|    57.32%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_1_/D    |
|  -1.050|   -1.050|-1044.359|-1045.584|    57.32%|   0:00:01.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_1_/D    |
|  -1.050|   -1.050|-1044.257|-1045.482|    57.32%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_3_/D    |
|  -1.050|   -1.050|-1044.232|-1045.457|    57.32%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D    |
|  -1.050|   -1.050|-1044.214|-1045.439|    57.32%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D    |
|  -1.050|   -1.050|-1044.168|-1045.393|    57.32%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_2_/D    |
|  -1.050|   -1.050|-1044.144|-1045.370|    57.32%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_2_/D    |
|  -1.050|   -1.050|-1044.125|-1045.350|    57.33%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_2_/D    |
|  -1.050|   -1.050|-1044.122|-1045.348|    57.32%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_2_/D    |
|  -1.050|   -1.050|-1044.051|-1045.276|    57.32%|   0:00:01.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_1_/D    |
|  -1.050|   -1.050|-1043.739|-1044.965|    57.32%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_1_/D    |
|  -1.050|   -1.050|-1043.637|-1044.863|    57.32%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_1_/D    |
|  -1.050|   -1.050|-1043.558|-1044.784|    57.32%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_1_/D    |
|  -1.050|   -1.050|-1043.443|-1044.669|    57.32%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_1_/D    |
|  -1.050|   -1.050|-1043.415|-1044.641|    57.32%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_1_/D    |
|  -1.050|   -1.050|-1043.207|-1044.432|    57.33%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_1_/D    |
|  -1.050|   -1.050|-1043.199|-1044.425|    57.33%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_1_/D    |
|  -1.050|   -1.050|-1041.154|-1042.380|    57.33%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| psum_mem_instance/memory7_reg_110_/D               |
|  -1.050|   -1.050|-1036.749|-1037.996|    57.33%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |         |         |          |            |        |          |         | eg_31_/D                                           |
|  -1.050|   -1.050|-1034.256|-1035.243|    57.33%|   0:00:01.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_0_/D    |
|  -1.050|   -1.050|-1034.020|-1035.006|    57.34%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_0_/D    |
|  -1.050|   -1.050|-1033.996|-1034.983|    57.34%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_0_/D    |
|  -1.050|   -1.050|-1033.996|-1034.983|    57.34%|   0:00:00.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_13_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:30 real=0:01:30 mem=1328.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:30 real=0:01:30 mem=1328.6M) ***
** GigaOpt Optimizer WNS Slack -1.050 TNS Slack -1034.983 Density 57.34
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.050  TNS Slack -1034.983 Density 57.34
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    57.34%|        -|  -1.050|-1034.983|   0:00:00.0| 1328.6M|
|    57.30%|       50|  -1.050|-1034.858|   0:00:01.0| 1328.6M|
|    57.07%|      385|  -1.050|-1037.159|   0:00:04.0| 1328.6M|
|    57.07%|        4|  -1.050|-1037.161|   0:00:01.0| 1328.6M|
|    57.07%|        0|  -1.050|-1037.161|   0:00:00.0| 1328.6M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.050  TNS Slack -1037.160 Density 57.07
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 5 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:05.8) (real = 0:00:06.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1328.64M, totSessionCpu=0:07:48).
** GigaOpt Optimizer WNS Slack -1.050 TNS Slack -1037.160 Density 57.07
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 5 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:01:36 real=0:01:36 mem=1328.6M) ***

End: GigaOpt Optimization in TNS mode
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1193.1 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16844 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=26485  numIgnoredNets=4
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 26481 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 2: route 26481 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.05% V. EstWL: 5.271750e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.04% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.07% V
[NR-eagl] End Peak syMemory usage = 1218.0 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.56 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:07:49 mem=1218.0M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
Move report: Timing Driven Placement moves 24250 insts, mean move: 7.56 um, max move: 89.60 um
	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_385_0): (317.00, 307.00) --> (238.20, 296.20)
	Runtime: CPU: 0:01:30 REAL: 0:01:30 MEM: 1319.2MB
Move report: Detail placement moves 4804 insts, mean move: 1.40 um, max move: 15.00 um
	Max move on inst (mac_array_instance/FE_OFC1317_q_temp_72_): (86.60, 398.80) --> (101.60, 398.80)
	Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 1319.2MB
Summary Report:
Instances move: 24248 (out of 24330 movable)
Mean displacement: 7.60 um
Max displacement: 89.60 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_385_0) (317, 307) -> (238.2, 296.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Runtime: CPU: 0:01:33 REAL: 0:01:33 MEM: 1319.2MB
*** Finished refinePlace (0:09:23 mem=1319.2M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16844 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=26485  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 26485 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 2: route 26485 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.136786e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 90697
[NR-eagl] Layer2(M2)(V) length: 2.031921e+05um, number of vias: 133597
[NR-eagl] Layer3(M3)(H) length: 2.118700e+05um, number of vias: 6834
[NR-eagl] Layer4(M4)(V) length: 6.480535e+04um, number of vias: 2998
[NR-eagl] Layer5(M5)(H) length: 2.609762e+04um, number of vias: 2003
[NR-eagl] Layer6(M6)(V) length: 2.089032e+04um, number of vias: 332
[NR-eagl] Layer7(M7)(H) length: 1.690200e+03um, number of vias: 403
[NR-eagl] Layer8(M8)(V) length: 1.600600e+03um, number of vias: 0
[NR-eagl] Total length: 5.301462e+05um, number of vias: 236864
End of congRepair (cpu=0:00:01.1, real=0:00:01.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1174.4M)
Extraction called for design 'core' of instances=24330 and nets=26742 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1174.355M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:08:09, real = 0:08:11, mem = 1167.1M, totSessionCpu=0:09:25 **
Include MVT Delays for Hold Opt
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1240.52 CPU=0:00:03.0 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.1  real=0:00:04.0  mem= 1240.5M) ***
*** Timing NOT met, worst failing slack is -1.073
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 257 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.073 TNS Slack -1069.761 Density 57.07
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.073|   -1.073|-1069.240|-1069.761|    57.07%|   0:00:00.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
|  -1.060|   -1.060|-1068.524|-1069.045|    57.07%|   0:00:00.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_13_/D   |
|  -1.046|   -1.046|-1066.626|-1067.147|    57.07%|   0:00:00.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_13_/D   |
|  -1.038|   -1.038|-1066.204|-1066.725|    57.07%|   0:00:00.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
|  -1.031|   -1.031|-1061.645|-1062.166|    57.07%|   0:00:01.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -1.028|   -1.028|-1054.177|-1054.698|    57.08%|   0:00:01.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_18_/D   |
|  -1.020|   -1.020|-1051.104|-1051.625|    57.09%|   0:00:00.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
|  -1.014|   -1.014|-1048.046|-1048.567|    57.10%|   0:00:01.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -1.006|   -1.006|-1043.142|-1043.663|    57.11%|   0:00:01.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_11_/D   |
|  -1.005|   -1.005|-1032.364|-1032.885|    57.12%|   0:00:01.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_19_/D   |
|  -1.005|   -1.005|-1031.731|-1032.251|    57.12%|   0:00:00.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_19_/D   |
|  -0.997|   -0.997|-1031.214|-1031.734|    57.12%|   0:00:00.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_19_/D   |
|  -0.993|   -0.993|-1025.069|-1025.589|    57.14%|   0:00:01.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
|  -0.991|   -0.991|-1020.057|-1020.578|    57.15%|   0:00:00.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_19_/D   |
|  -0.984|   -0.984|-1018.498|-1019.019|    57.15%|   0:00:01.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
|  -0.984|   -0.984|-1013.334|-1013.855|    57.17%|   0:00:00.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
|  -0.977|   -0.977|-1012.321|-1012.842|    57.17%|   0:00:00.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_19_/D   |
|  -0.975|   -0.975|-1003.441|-1003.962|    57.19%|   0:00:01.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_19_/D   |
|  -0.970|   -0.970|-1001.380|-1001.901|    57.20%|   0:00:01.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
|  -0.969|   -0.969| -996.128| -996.648|    57.23%|   0:00:00.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
|  -0.962|   -0.962| -994.291| -994.811|    57.23%|   0:00:00.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.961|   -0.961| -988.705| -989.226|    57.27%|   0:00:02.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_19_/D   |
|  -0.953|   -0.953| -986.036| -986.557|    57.27%|   0:00:00.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
|  -0.953|   -0.953| -982.242| -982.763|    57.30%|   0:00:01.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
|  -0.948|   -0.948| -981.657| -982.178|    57.31%|   0:00:00.0| 1335.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_/D   |
|  -0.946|   -0.946| -978.237| -978.758|    57.34%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.946|   -0.946| -974.289| -974.810|    57.35%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.946|   -0.946| -974.120| -974.641|    57.35%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.938|   -0.938| -972.738| -973.259|    57.36%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_18_/D   |
|  -0.938|   -0.938| -969.156| -969.677|    57.40%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
|  -0.934|   -0.934| -966.176| -966.697|    57.41%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
|  -0.934|   -0.934| -961.905| -962.426|    57.43%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
|  -0.934|   -0.934| -961.119| -961.640|    57.44%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
|  -0.928|   -0.928| -960.404| -960.925|    57.45%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
|  -0.927|   -0.927| -956.354| -956.876|    57.49%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
|  -0.927|   -0.927| -952.972| -953.494|    57.50%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
|  -0.927|   -0.927| -952.812| -953.334|    57.50%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
|  -0.925|   -0.925| -952.287| -952.808|    57.51%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
|  -0.925|   -0.925| -951.572| -952.093|    57.52%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
|  -0.925|   -0.925| -951.498| -952.019|    57.52%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
|  -0.924|   -0.924| -950.971| -951.492|    57.53%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.924|   -0.924| -950.532| -951.054|    57.53%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.924|   -0.924| -950.420| -950.941|    57.53%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.919|   -0.919| -950.044| -950.565|    57.54%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
|  -0.919|   -0.919| -946.033| -946.554|    57.58%|   0:00:02.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
|  -0.919|   -0.919| -944.585| -945.106|    57.58%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
|  -0.916|   -0.916| -942.566| -943.087|    57.60%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.916|   -0.916| -940.019| -940.540|    57.61%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.916|   -0.916| -939.865| -940.385|    57.61%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.911|   -0.911| -939.220| -939.741|    57.62%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
|  -0.911|   -0.911| -935.655| -936.176|    57.65%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
|  -0.911|   -0.911| -934.345| -934.866|    57.66%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
|  -0.907|   -0.907| -933.161| -933.682|    57.68%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.907|   -0.907| -929.342| -929.880|    57.71%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.907|   -0.907| -929.264| -929.802|    57.72%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.905|   -0.905| -927.949| -928.487|    57.74%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.905|   -0.905| -926.649| -927.187|    57.76%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.900|   -0.900| -926.255| -926.793|    57.76%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.900|   -0.900| -924.458| -924.996|    57.79%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.900|   -0.900| -923.412| -923.950|    57.80%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.898|   -0.898| -922.736| -923.274|    57.82%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
|  -0.898|   -0.898| -920.731| -921.269|    57.84%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
|  -0.898|   -0.898| -920.654| -921.192|    57.84%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
|  -0.895|   -0.895| -920.126| -920.664|    57.86%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.895|   -0.895| -918.888| -919.425|    57.88%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.895|   -0.895| -918.600| -919.138|    57.88%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.893|   -0.893| -917.853| -918.391|    57.91%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
|  -0.893|   -0.893| -916.770| -917.308|    57.92%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
|  -0.893|   -0.893| -916.377| -916.915|    57.93%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
|  -0.892|   -0.892| -915.781| -916.319|    57.93%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.891|   -0.891| -915.338| -915.876|    57.94%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
|  -0.891|   -0.891| -914.671| -915.209|    57.94%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
|  -0.888|   -0.888| -913.667| -914.205|    57.96%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.888|   -0.888| -912.511| -913.049|    57.96%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.887|   -0.887| -912.370| -912.908|    57.97%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
|  -0.887|   -0.887| -911.996| -912.534|    57.98%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
|  -0.885|   -0.885| -911.326| -911.863|    57.98%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.885|   -0.885| -910.326| -910.881|    58.00%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.885|   -0.885| -910.062| -910.617|    58.00%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.884|   -0.884| -909.872| -910.427|    58.02%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
|  -0.884|   -0.884| -909.659| -910.213|    58.02%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
|  -0.882|   -0.882| -909.310| -909.865|    58.03%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_13_/D   |
|  -0.882|   -0.882| -908.353| -908.908|    58.04%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_13_/D   |
|  -0.879|   -0.879| -906.958| -907.513|    58.05%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.879|   -0.879| -906.615| -907.187|    58.07%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.879|   -0.879| -906.104| -906.676|    58.07%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.877|   -0.877| -906.150| -906.722|    58.08%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.877|   -0.877| -904.768| -905.357|    58.10%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.877|   -0.877| -904.388| -904.977|    58.10%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.875|   -0.875| -902.692| -903.281|    58.13%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
|  -0.875|   -0.875| -901.271| -901.860|    58.15%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
|  -0.875|   -0.875| -901.157| -901.746|    58.15%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
|  -0.871|   -0.871| -899.920| -900.509|    58.17%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_/D   |
|  -0.871|   -0.871| -897.908| -898.497|    58.18%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_/D   |
|  -0.871|   -0.871| -897.424| -898.013|    58.19%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_/D   |
|  -0.871|   -0.871| -897.348| -897.937|    58.20%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
|  -0.870|   -0.870| -896.970| -897.559|    58.21%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_16_/D   |
|  -0.870|   -0.870| -896.868| -897.457|    58.21%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_16_/D   |
|  -0.870|   -0.870| -896.864| -897.453|    58.22%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_16_/D   |
|  -0.868|   -0.868| -896.081| -896.670|    58.22%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.868|   -0.868| -894.637| -895.226|    58.24%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.868|   -0.868| -894.602| -895.191|    58.24%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.865|   -0.865| -894.030| -894.619|    58.26%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.865|   -0.865| -892.877| -893.466|    58.27%|   0:00:01.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.865|   -0.865| -892.806| -893.395|    58.27%|   0:00:00.0| 1324.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.864|   -0.864| -891.851| -892.440|    58.30%|   0:00:01.0| 1325.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_12_/D   |
|  -0.862|   -0.862| -890.990| -891.578|    58.31%|   0:00:00.0| 1325.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
|  -0.862|   -0.862| -890.102| -890.691|    58.33%|   0:00:01.0| 1325.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
|  -0.862|   -0.862| -889.864| -890.453|    58.33%|   0:00:00.0| 1325.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
|  -0.863|   -0.863| -889.689| -890.278|    58.35%|   0:00:02.0| 1325.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.862|   -0.862| -889.618| -890.207|    58.36%|   0:00:01.0| 1325.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.861|   -0.861| -889.580| -890.169|    58.36%|   0:00:00.0| 1325.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
|  -0.863|   -0.863| -888.137| -888.726|    58.38%|   0:00:02.0| 1325.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_12_/D   |
|  -0.859|   -0.859| -887.851| -888.440|    58.38%|   0:00:00.0| 1325.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.859|   -0.859| -886.054| -886.643|    58.40%|   0:00:02.0| 1325.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.859|   -0.859| -885.520| -886.125|    58.41%|   0:00:00.0| 1325.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.858|   -0.858| -885.313| -885.919|    58.41%|   0:00:01.0| 1325.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
|  -0.858|   -0.858| -884.779| -885.385|    58.42%|   0:00:00.0| 1325.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
|  -0.858|   -0.858| -884.760| -885.365|    58.42%|   0:00:00.0| 1325.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
|  -0.854|   -0.854| -883.713| -884.318|    58.46%|   0:00:02.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.853|   -0.853| -880.977| -881.583|    58.49%|   0:00:02.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
|  -0.852|   -0.852| -879.511| -880.117|    58.51%|   0:00:02.0| 1328.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.851|   -0.851| -878.655| -879.261|    58.52%|   0:00:03.0| 1329.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.849|   -0.849| -877.842| -878.447|    58.53%|   0:00:02.0| 1329.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.848|   -0.848| -877.044| -877.650|    58.55%|   0:00:01.0| 1329.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.846|   -0.846| -876.502| -877.125|    58.57%|   0:00:04.0| 1330.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.845|   -0.845| -875.649| -876.271|    58.58%|   0:00:01.0| 1330.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_15_/D   |
|  -0.843|   -0.843| -874.403| -875.025|    58.60%|   0:00:02.0| 1330.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.842|   -0.842| -872.721| -873.360|    58.63%|   0:00:03.0| 1331.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.842|   -0.842| -872.194| -872.834|    58.64%|   0:00:00.0| 1331.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
|  -0.840|   -0.840| -871.128| -871.786|    58.65%|   0:00:03.0| 1331.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.839|   -0.839| -869.382| -870.039|    58.69%|   0:00:03.0| 1333.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.838|   -0.838| -868.806| -869.463|    58.70%|   0:00:03.0| 1333.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.837|   -0.837| -867.714| -868.371|    58.72%|   0:00:03.0| 1333.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.836|   -0.836| -865.550| -866.207|    58.72%|   0:00:02.0| 1334.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.834|   -0.834| -864.488| -865.160|    58.74%|   0:00:03.0| 1334.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_12_/D   |
|  -0.833|   -0.833| -863.830| -864.502|    58.76%|   0:00:03.0| 1334.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.832|   -0.832| -863.569| -864.242|    58.76%|   0:00:00.0| 1334.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.831|   -0.831| -862.705| -863.394|    58.78%|   0:00:04.0| 1336.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.830|   -0.830| -862.100| -862.794|    58.81%|   0:00:02.0| 1336.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.830|   -0.830| -860.906| -861.599|    58.82%|   0:00:03.0| 1336.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.829|   -0.829| -860.618| -861.312|    58.83%|   0:00:02.0| 1336.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.828|   -0.828| -860.354| -861.048|    58.84%|   0:00:03.0| 1337.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
|  -0.827|   -0.827| -859.106| -859.800|    58.86%|   0:00:03.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.826|   -0.826| -858.601| -859.312|    58.86%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.826|   -0.826| -857.462| -858.173|    58.88%|   0:00:03.0| 1339.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.826|   -0.826| -857.325| -858.036|    58.88%|   0:00:02.0| 1339.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.824|   -0.824| -855.538| -856.249|    58.98%|   0:00:02.0| 1339.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.823|   -0.823| -855.315| -856.026|    59.00%|   0:00:01.0| 1339.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.822|   -0.822| -854.965| -855.676|    59.01%|   0:00:01.0| 1339.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_16_/D   |
|  -0.822|   -0.822| -854.450| -855.166|    59.02%|   0:00:02.0| 1339.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -0.822|   -0.822| -854.078| -854.793|    59.03%|   0:00:02.0| 1339.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -0.820|   -0.820| -853.028| -853.744|    59.10%|   0:00:01.0| 1339.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -0.818|   -0.818| -851.755| -852.471|    59.11%|   0:00:01.0| 1339.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.818|   -0.818| -850.132| -850.848|    59.13%|   0:00:03.0| 1339.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.817|   -0.817| -849.259| -849.975|    59.14%|   0:00:01.0| 1339.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -0.816|   -0.816| -848.496| -849.229|    59.15%|   0:00:02.0| 1339.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.816|   -0.816| -848.414| -849.147|    59.17%|   0:00:02.0| 1340.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.815|   -0.815| -847.923| -848.656|    59.17%|   0:00:01.0| 1340.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.816|   -0.816| -846.768| -847.518|    59.17%|   0:00:04.0| 1340.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.814|   -0.814| -846.644| -847.393|    59.17%|   0:00:00.0| 1340.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.813|   -0.813| -846.158| -846.908|    59.18%|   0:00:03.0| 1341.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.812|   -0.812| -845.017| -845.784|    59.18%|   0:00:04.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.812|   -0.812| -844.143| -844.909|    59.18%|   0:00:05.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.811|   -0.811| -844.117| -844.883|    59.18%|   0:00:00.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.810|   -0.810| -843.247| -844.013|    59.19%|   0:00:05.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
|  -0.809|   -0.809| -841.974| -842.744|    59.20%|   0:00:04.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.809|   -0.809| -841.214| -841.990|    59.22%|   0:00:03.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.809|   -0.809| -841.132| -841.908|    59.22%|   0:00:01.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.808|   -0.808| -839.699| -840.475|    59.33%|   0:00:01.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.807|   -0.807| -839.076| -839.852|    59.34%|   0:00:01.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
|  -0.806|   -0.806| -838.356| -839.132|    59.35%|   0:00:04.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.806|   -0.806| -838.034| -838.810|    59.35%|   0:00:02.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.806|   -0.806| -837.895| -838.671|    59.35%|   0:00:01.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.805|   -0.805| -837.151| -837.927|    59.44%|   0:00:00.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.804|   -0.804| -836.595| -837.405|    59.46%|   0:00:02.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.804|   -0.804| -836.219| -837.029|    59.47%|   0:00:05.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.804|   -0.804| -835.973| -836.783|    59.48%|   0:00:01.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.803|   -0.803| -835.497| -836.323|    59.55%|   0:00:01.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.803|   -0.803| -835.255| -836.082|    59.57%|   0:00:03.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.803|   -0.803| -835.245| -836.072|    59.57%|   0:00:00.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.802|   -0.802| -834.439| -835.266|    59.61%|   0:00:01.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.801|   -0.801| -833.837| -834.664|    59.62%|   0:00:03.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -0.801|   -0.801| -832.655| -833.499|    59.63%|   0:00:04.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -0.800|   -0.800| -832.523| -833.384|    59.64%|   0:00:02.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.800|   -0.800| -831.641| -832.502|    59.65%|   0:00:04.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.799|   -0.799| -830.838| -831.698|    59.73%|   0:00:01.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.798|   -0.798| -830.480| -831.375|    59.75%|   0:00:03.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -0.797|   -0.797| -829.452| -830.346|    59.77%|   0:00:07.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -0.797|   -0.797| -829.327| -830.238|    59.77%|   0:00:01.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -0.797|   -0.797| -829.320| -830.231|    59.77%|   0:00:00.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -0.797|   -0.797| -829.319| -830.230|    59.78%|   0:00:01.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -0.796|   -0.796| -829.074| -829.986|    59.85%|   0:00:01.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.796|   -0.796| -827.947| -828.886|    59.87%|   0:00:05.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.796|   -0.796| -827.938| -828.877|    59.87%|   0:00:01.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.796|   -0.796| -827.906| -828.846|    59.87%|   0:00:00.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.795|   -0.795| -827.387| -828.326|    59.93%|   0:00:01.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_17_/D   |
|  -0.795|   -0.795| -826.793| -827.736|    59.94%|   0:00:04.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.794|   -0.794| -825.962| -826.922|    59.95%|   0:00:06.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.794|   -0.794| -825.794| -826.754|    59.95%|   0:00:03.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.794|   -0.794| -825.732| -826.692|    59.96%|   0:00:01.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.794|   -0.794| -825.242| -826.219|    60.04%|   0:00:01.0| 1343.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.793|   -0.793| -825.143| -826.120|    60.06%|   0:00:00.0| 1343.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.792|   -0.792| -824.917| -825.911|    60.07%|   0:00:03.0| 1343.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.792|   -0.792| -824.005| -824.999|    60.08%|   0:00:02.0| 1344.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.791|   -0.791| -823.818| -824.812|    60.12%|   0:00:01.0| 1344.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -0.791|   -0.791| -822.910| -823.904|    60.14%|   0:00:09.0| 1345.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.791|   -0.791| -822.443| -823.437|    60.15%|   0:00:01.0| 1345.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.791|   -0.791| -822.097| -823.091|    60.23%|   0:00:01.0| 1345.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.791|   -0.791| -821.599| -822.593|    60.25%|   0:00:00.0| 1345.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.790|   -0.790| -821.477| -822.471|    60.29%|   0:00:03.0| 1345.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.791|   -0.791| -821.343| -822.337|    60.39%|   0:00:07.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
|  -0.790|   -0.790| -821.063| -822.057|    60.39%|   0:00:01.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.790|   -0.790| -820.849| -821.843|    60.40%|   0:00:01.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.790|   -0.790| -820.837| -821.831|    60.40%|   0:00:01.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.790|   -0.790| -820.713| -821.707|    60.41%|   0:00:00.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.790|   -0.790| -820.755| -821.749|    60.43%|   0:00:02.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.790|   -0.790| -820.752| -821.745|    60.44%|   0:00:00.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.790|   -0.790| -820.751| -821.745|    60.44%|   0:00:00.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:04:27 real=0:04:27 mem=1348.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.055|   -0.790|  -0.994| -821.745|    60.44%|   0:00:00.0| 1348.5M|   WC_VIEW|  default| psum_mem_instance/Q_reg_107_/D                     |
|   0.003|   -0.790|   0.000| -820.752|    60.45%|   0:00:01.0| 1367.6M|   WC_VIEW|  default| psum_mem_instance/Q_reg_92_/D                      |
|   0.008|   -0.790|   0.000| -820.752|    60.45%|   0:00:00.0| 1367.6M|   WC_VIEW|  default| psum_mem_instance/Q_reg_99_/D                      |
|   0.016|   -0.790|   0.000| -820.752|    60.45%|   0:00:00.0| 1367.6M|   WC_VIEW|  default| mac_array_instance/col_idx_7__mac_col_inst/cnt_q_r |
|        |         |        |         |          |            |        |          |         | eg_3_/D                                            |
|   0.016|   -0.790|   0.000| -820.751|    60.45%|   0:00:00.0| 1367.6M|   WC_VIEW|  default| mac_array_instance/col_idx_7__mac_col_inst/cnt_q_r |
|        |         |        |         |          |            |        |          |         | eg_3_/D                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=1367.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:28 real=0:04:28 mem=1367.6M) ***
** GigaOpt Optimizer WNS Slack -0.790 TNS Slack -820.751 Density 60.45
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.790  TNS Slack -820.751 Density 60.45
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    60.45%|        -|  -0.790|-820.751|   0:00:00.0| 1367.6M|
|    60.31%|       68|  -0.790|-820.462|   0:00:02.0| 1367.6M|
|    60.10%|      388|  -0.790|-821.159|   0:00:04.0| 1367.6M|
|    60.10%|        2|  -0.790|-821.159|   0:00:00.0| 1367.6M|
|    60.10%|        0|  -0.790|-821.159|   0:00:00.0| 1367.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.790  TNS Slack -821.159 Density 60.10
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 346 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:06.3) (real = 0:00:06.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1348.54M, totSessionCpu=0:14:10).
*** Starting refinePlace (0:14:10 mem=1380.6M) ***
Total net bbox length = 4.283e+05 (1.905e+05 2.378e+05) (ext = 1.900e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1380.6MB
Move report: Detail placement moves 5307 insts, mean move: 0.82 um, max move: 5.80 um
	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_1590_0): (236.60, 429.40) --> (240.60, 427.60)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1383.8MB
Summary Report:
Instances move: 5307 (out of 24942 movable)
Mean displacement: 0.82 um
Max displacement: 5.80 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_1590_0) (236.6, 429.4) -> (240.6, 427.6)
	Length: 7 sites, height: 1 rows, site name: core, cell type: ND2D2
Total net bbox length = 4.308e+05 (1.921e+05 2.387e+05) (ext = 1.900e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1383.8MB
*** Finished refinePlace (0:14:11 mem=1383.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1383.8M)


Density : 0.6010
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.1 real=0:00:02.0 mem=1383.8M) ***
** GigaOpt Optimizer WNS Slack -0.790 TNS Slack -821.159 Density 60.10
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.790|   -0.790|-821.159| -821.159|    60.10%|   0:00:00.0| 1383.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.788|   -0.788|-819.808| -819.808|    60.14%|   0:00:35.0| 1385.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.788|   -0.788|-819.021| -819.021|    60.17%|   0:00:28.0| 1385.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.788|   -0.788|-818.476| -818.476|    60.18%|   0:00:06.0| 1385.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.788|   -0.788|-818.459| -818.459|    60.18%|   0:00:00.0| 1385.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.784|   -0.784|-817.317| -817.317|    60.24%|   0:00:02.0| 1385.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.784|   -0.784|-816.302| -816.302|    60.27%|   0:00:38.0| 1395.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.784|   -0.784|-815.892| -815.892|    60.29%|   0:00:03.0| 1395.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.783|   -0.783|-814.258| -814.258|    60.44%|   0:00:02.0| 1395.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.783|   -0.783|-813.728| -813.728|    60.45%|   0:00:11.0| 1396.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.783|   -0.783|-813.602| -813.602|    60.45%|   0:00:01.0| 1396.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.782|   -0.782|-813.107| -813.107|    60.51%|   0:00:02.0| 1396.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.782|   -0.782|-812.880| -812.880|    60.53%|   0:00:02.0| 1396.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.782|   -0.782|-813.009| -813.009|    60.59%|   0:00:20.0| 1398.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.782|   -0.782|-812.947| -812.947|    60.62%|   0:00:05.0| 1398.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.782|   -0.782|-812.935| -812.935|    60.63%|   0:00:01.0| 1398.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.782|   -0.782|-812.875| -812.875|    60.64%|   0:00:01.0| 1398.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.782|   -0.782|-812.705| -812.705|    60.65%|   0:00:00.0| 1398.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.782|   -0.782|-812.639| -812.639|    60.67%|   0:00:04.0| 1398.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.782|   -0.782|-812.372| -812.372|    60.70%|   0:00:04.0| 1398.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.782|   -0.782|-812.314| -812.314|    60.71%|   0:00:01.0| 1398.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.782|   -0.782|-812.269| -812.269|    60.71%|   0:00:01.0| 1398.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.782|   -0.782|-812.265| -812.265|    60.71%|   0:00:00.0| 1398.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.782|   -0.782|-812.257| -812.257|    60.72%|   0:00:01.0| 1398.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.782|   -0.782|-812.250| -812.250|    60.72%|   0:00:01.0| 1398.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.782|   -0.782|-812.250| -812.250|    60.72%|   0:00:00.0| 1398.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:49 real=0:02:49 mem=1398.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.011|   -0.782|   0.000| -812.250|    60.72%|   0:00:00.0| 1398.1M|   WC_VIEW|  default| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_36_/D                                         |
|   0.020|   -0.782|   0.000| -812.250|    60.72%|   0:00:00.0| 1398.1M|   WC_VIEW|  default| psum_mem_instance/Q_reg_32_/D                      |
|   0.020|   -0.782|   0.000| -812.250|    60.72%|   0:00:00.0| 1398.1M|   WC_VIEW|  default| psum_mem_instance/Q_reg_32_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1398.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:49 real=0:02:49 mem=1398.1M) ***
** GigaOpt Optimizer WNS Slack -0.782 TNS Slack -812.250 Density 60.72
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.782  TNS Slack -812.250 Density 60.72
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    60.72%|        -|  -0.782|-812.250|   0:00:00.0| 1398.1M|
|    60.72%|        8|  -0.782|-812.342|   0:00:01.0| 1398.1M|
|    60.59%|      261|  -0.779|-811.634|   0:00:04.0| 1398.1M|
|    60.58%|        1|  -0.779|-811.634|   0:00:00.0| 1398.1M|
|    60.58%|        0|  -0.779|-811.634|   0:00:00.0| 1398.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.779  TNS Slack -811.634 Density 60.58
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 362 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:05.0) (real = 0:00:05.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=1398.13M, totSessionCpu=0:17:06).
*** Starting refinePlace (0:17:06 mem=1398.1M) ***
Total net bbox length = 4.327e+05 (1.934e+05 2.393e+05) (ext = 1.900e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1398.1MB
Move report: Detail placement moves 2340 insts, mean move: 0.75 um, max move: 4.60 um
	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_3109_0): (367.20, 265.60) --> (370.00, 267.40)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1403.4MB
Summary Report:
Instances move: 2340 (out of 25239 movable)
Mean displacement: 0.75 um
Max displacement: 4.60 um (Instance: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_3109_0) (367.2, 265.6) -> (370, 267.4)
	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND2D2
Total net bbox length = 4.338e+05 (1.942e+05 2.396e+05) (ext = 1.900e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1403.4MB
*** Finished refinePlace (0:17:06 mem=1403.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1403.4M)


Density : 0.6058
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1403.4M) ***
** GigaOpt Optimizer WNS Slack -0.779 TNS Slack -811.634 Density 60.58
Optimizer WNS Pass 2
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.779|   -0.779|-811.634| -811.634|    60.58%|   0:00:00.0| 1403.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.779|   -0.779|-810.859| -810.859|    60.64%|   0:00:51.0| 1405.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.779|   -0.779|-810.809| -810.809|    60.67%|   0:00:11.0| 1405.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.779|   -0.779|-810.481| -810.481|    60.68%|   0:00:02.0| 1405.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.779|   -0.779|-809.905| -809.905|    60.75%|   0:00:01.0| 1405.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.778|   -0.778|-809.556| -809.556|    60.78%|   0:00:02.0| 1405.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.778|   -0.778|-809.367| -809.367|    60.78%|   0:00:12.0| 1405.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.778|   -0.778|-809.219| -809.219|    60.78%|   0:00:03.0| 1405.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.777|   -0.777|-808.914| -808.914|    60.84%|   0:00:01.0| 1405.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.776|   -0.776|-808.506| -808.506|    60.87%|   0:00:05.0| 1405.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.776|   -0.776|-807.966| -807.966|    60.88%|   0:00:07.0| 1405.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.776|   -0.776|-807.949| -807.949|    60.88%|   0:00:02.0| 1399.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.769|   -0.769|-808.230| -810.969|    61.05%|   0:02:38.0| 1423.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
|  -0.768|   -0.768|-806.636| -809.375|    61.09%|   0:00:09.0| 1423.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.768|   -0.768|-806.263| -809.003|    61.10%|   0:00:04.0| 1423.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.768|   -0.768|-805.986| -808.725|    61.11%|   0:00:10.0| 1423.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.768|   -0.768|-804.597| -807.336|    61.29%|   0:00:04.0| 1423.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.768|   -0.768|-804.526| -807.266|    61.32%|   0:00:03.0| 1423.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.768|   -0.768|-804.150| -806.889|    61.33%|   0:00:00.0| 1423.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.768|   -0.768|-804.134| -806.873|    61.34%|   0:00:09.0| 1423.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_36_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.762|   -0.762|-802.584| -806.917|    61.40%|   0:01:21.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.761|   -0.761|-801.258| -805.591|    61.43%|   0:00:05.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.760|   -0.760|-800.773| -805.106|    61.45%|   0:00:11.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.760|   -0.760|-799.383| -803.715|    61.47%|   0:00:21.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
|  -0.760|   -0.760|-799.183| -803.516|    61.47%|   0:00:03.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.761|   -0.761|-798.068| -802.401|    61.67%|   0:00:04.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
|  -0.761|   -0.761|-797.390| -801.723|    61.70%|   0:00:03.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
|  -0.760|   -0.760|-797.278| -801.610|    61.70%|   0:00:00.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
|  -0.760|   -0.760|-797.018| -801.350|    61.71%|   0:00:06.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
|  -0.760|   -0.760|-796.987| -801.319|    61.71%|   0:00:01.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
|  -0.758|   -0.758|-796.490| -800.823|    61.78%|   0:00:01.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.758|   -0.758|-794.791| -799.124|    61.78%|   0:00:12.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.758|   -0.758|-794.435| -798.768|    61.79%|   0:00:06.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.757|   -0.757|-793.971| -798.304|    61.89%|   0:00:02.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.757|   -0.757|-793.965| -798.298|    61.92%|   0:00:03.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.757|   -0.757|-793.806| -798.138|    61.92%|   0:00:00.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.757|   -0.757|-793.804| -798.136|    61.93%|   0:00:01.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.759|   -0.759|-793.773| -798.106|    61.95%|   0:00:09.0| 1455.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.760|   -0.760|-793.757| -798.090|    61.98%|   0:00:03.0| 1455.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.752|   -0.752|-794.182| -799.750|    62.02%|   0:00:11.0| 1455.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.752|   -0.752|-793.945| -799.513|    62.02%|   0:00:02.0| 1455.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.752|   -0.752|-793.757| -799.325|    62.17%|   0:00:02.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.752|   -0.752|-792.609| -798.177|    62.19%|   0:00:09.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.752|   -0.752|-792.534| -798.102|    62.19%|   0:00:01.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.751|   -0.751|-792.113| -797.681|    62.26%|   0:00:00.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.751|   -0.751|-791.765| -797.333|    62.27%|   0:00:10.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.751|   -0.751|-791.760| -797.328|    62.27%|   0:00:01.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.750|   -0.750|-791.549| -797.117|    62.34%|   0:00:01.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.750|   -0.750|-790.832| -796.400|    62.35%|   0:00:07.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.750|   -0.750|-790.811| -796.379|    62.35%|   0:00:01.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.749|   -0.749|-790.657| -796.225|    62.41%|   0:00:01.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.749|   -0.749|-789.445| -795.013|    62.48%|   0:00:05.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.749|   -0.749|-789.437| -795.005|    62.48%|   0:00:00.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.749|   -0.749|-789.388| -794.956|    62.48%|   0:00:01.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.749|   -0.749|-789.374| -794.942|    62.50%|   0:00:01.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.749|   -0.749|-789.307| -794.875|    62.50%|   0:00:00.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.749|   -0.749|-789.193| -794.761|    62.52%|   0:00:01.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.749|   -0.749|-789.173| -794.741|    62.53%|   0:00:00.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.749|   -0.749|-789.134| -794.702|    62.53%|   0:00:00.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_47_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.746|   -0.746|-791.339| -799.663|    62.54%|   0:00:10.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.746|   -0.746|-791.219| -799.543|    62.55%|   0:00:00.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.745|   -0.745|-790.720| -799.044|    62.65%|   0:00:02.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.745|   -0.745|-790.244| -798.567|    62.66%|   0:00:07.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.745|   -0.745|-790.229| -798.553|    62.66%|   0:00:00.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.745|   -0.745|-790.186| -798.510|    62.74%|   0:00:01.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.745|   -0.745|-789.702| -798.026|    62.77%|   0:00:03.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.745|   -0.745|-789.691| -798.015|    62.77%|   0:00:00.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.742|   -0.742|-791.625| -802.495|    62.81%|   0:00:10.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.742|   -0.742|-791.518| -802.388|    62.81%|   0:00:00.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.742|   -0.742|-791.227| -802.097|    62.90%|   0:00:02.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.742|   -0.742|-790.754| -801.624|    62.96%|   0:00:02.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.741|   -0.741|-790.415| -801.285|    62.96%|   0:00:00.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
|  -0.741|   -0.741|-790.012| -800.883|    62.96%|   0:00:04.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
|  -0.741|   -0.741|-789.741| -800.611|    62.97%|   0:00:05.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
|  -0.741|   -0.741|-789.729| -800.599|    62.97%|   0:00:00.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
|  -0.740|   -0.740|-789.206| -800.077|    63.03%|   0:00:01.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
|  -0.740|   -0.740|-788.345| -799.215|    63.04%|   0:00:09.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.740|   -0.740|-788.078| -798.948|    63.04%|   0:00:01.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.739|   -0.739|-788.212| -799.083|    63.14%|   0:00:02.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
|  -0.739|   -0.739|-787.313| -798.184|    63.21%|   0:00:03.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
|  -0.738|   -0.738|-787.207| -798.077|    63.21%|   0:00:01.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.738|   -0.738|-786.887| -797.758|    63.23%|   0:00:07.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.738|   -0.738|-786.810| -797.681|    63.23%|   0:00:01.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.738|   -0.738|-786.801| -797.672|    63.23%|   0:00:00.0| 1436.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_38_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.733|   -0.733|-787.262| -801.246|    63.53%|   0:00:25.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.732|   -0.732|-786.859| -800.843|    63.54%|   0:00:03.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.732|   -0.732|-786.604| -800.588|    63.55%|   0:00:02.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.732|   -0.732|-786.330| -800.313|    63.87%|   0:00:06.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.732|   -0.732|-786.326| -800.310|    63.87%|   0:00:00.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.727|   -0.727|-786.010| -803.624|    64.02%|   0:00:20.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.727|   -0.727|-785.428| -803.042|    64.03%|   0:00:01.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.727|   -0.727|-785.418| -803.031|    64.03%|   0:00:00.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.727|   -0.727|-785.021| -802.635|    64.19%|   0:00:03.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.727|   -0.727|-784.786| -802.399|    64.26%|   0:00:01.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
|  -0.727|   -0.727|-784.291| -801.904|    64.27%|   0:00:01.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
|  -0.727|   -0.727|-784.028| -801.641|    64.27%|   0:00:01.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
|  -0.727|   -0.727|-784.006| -801.619|    64.29%|   0:00:00.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
|  -0.727|   -0.727|-784.003| -801.616|    64.30%|   0:00:00.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
|  -0.728|   -0.728|-783.794| -801.407|    64.38%|   0:00:04.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_39_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.723|   -0.723|-782.898| -803.635|    64.44%|   0:00:13.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.723|   -0.723|-782.544| -803.281|    64.45%|   0:00:01.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.723|   -0.723|-783.026| -803.763|    64.67%|   0:00:05.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
|  -0.723|   -0.723|-783.007| -803.744|    64.68%|   0:00:00.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
|  -0.722|   -0.722|-782.520| -803.257|    64.75%|   0:00:04.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.722|   -0.722|-782.193| -802.929|    64.76%|   0:00:07.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.723|   -0.723|-782.135| -802.871|    64.84%|   0:00:02.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.723|   -0.723|-781.963| -802.699|    64.84%|   0:00:00.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.723|   -0.723|-781.583| -802.319|    64.87%|   0:00:01.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.723|   -0.723|-781.560| -802.297|    64.89%|   0:00:00.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.719|   -0.719|-780.456| -804.659|    64.89%|   0:00:10.0| 1440.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.719|   -0.719|-780.180| -804.383|    64.89%|   0:00:01.0| 1440.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.718|   -0.718|-779.943| -804.146|    65.02%|   0:00:02.0| 1440.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.718|   -0.718|-779.077| -803.280|    65.02%|   0:00:08.0| 1440.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.718|   -0.718|-779.072| -803.276|    65.02%|   0:00:02.0| 1440.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.718|   -0.718|-778.446| -802.649|    65.08%|   0:00:01.0| 1440.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.718|   -0.718|-778.396| -802.599|    65.10%|   0:00:01.0| 1440.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.720|   -0.720|-777.829| -802.033|    65.18%|   0:00:05.0| 1440.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_14_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.715|   -0.715|-777.570| -804.365|    65.24%|   0:00:11.0| 1444.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.715|   -0.715|-777.451| -804.246|    65.24%|   0:00:01.0| 1444.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.714|   -0.714|-776.573| -803.367|    65.40%|   0:00:02.0| 1444.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.714|   -0.714|-776.429| -803.224|    65.41%|   0:00:08.0| 1443.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.714|   -0.714|-776.393| -803.187|    65.41%|   0:00:01.0| 1443.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.713|   -0.713|-775.843| -802.638|    65.50%|   0:00:01.0| 1443.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
|  -0.713|   -0.713|-775.709| -802.504|    65.49%|   0:00:09.0| 1443.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
|  -0.713|   -0.713|-775.685| -802.480|    65.48%|   0:00:00.0| 1443.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
|  -0.712|   -0.712|-775.188| -801.982|    65.55%|   0:00:01.0| 1444.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
|  -0.712|   -0.712|-774.296| -801.091|    65.54%|   0:00:13.0| 1444.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
|  -0.712|   -0.712|-774.273| -801.068|    65.54%|   0:00:02.0| 1444.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
|  -0.712|   -0.712|-773.862| -800.657|    65.62%|   0:00:02.0| 1444.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.712|   -0.712|-773.831| -800.626|    65.65%|   0:00:02.0| 1443.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.713|   -0.713|-773.268| -800.062|    65.74%|   0:00:04.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.714|   -0.714|-773.251| -800.046|    65.78%|   0:00:02.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_28_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.710|   -0.710|-772.458| -802.042|    65.78%|   0:00:13.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.710|   -0.710|-772.256| -801.839|    65.78%|   0:00:01.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.710|   -0.710|-771.861| -801.444|    65.91%|   0:00:02.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.709|   -0.709|-771.749| -801.333|    65.93%|   0:00:01.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.709|   -0.709|-771.520| -801.103|    65.95%|   0:00:03.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.709|   -0.709|-771.464| -801.047|    65.95%|   0:00:01.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.709|   -0.709|-771.187| -800.771|    65.99%|   0:00:01.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.709|   -0.709|-770.695| -800.278|    66.07%|   0:00:02.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.709|   -0.709|-770.639| -800.222|    66.08%|   0:00:03.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.709|   -0.709|-770.409| -799.992|    66.10%|   0:00:01.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.709|   -0.709|-770.378| -799.961|    66.10%|   0:00:00.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.709|   -0.709|-770.339| -799.922|    66.21%|   0:00:04.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.709|   -0.709|-770.284| -799.867|    66.21%|   0:00:01.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_42_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.706|   -0.706|-770.222| -802.243|    66.21%|   0:00:11.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.706|   -0.706|-770.027| -802.047|    66.20%|   0:00:01.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.706|   -0.706|-770.016| -802.036|    66.20%|   0:00:01.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.706|   -0.706|-769.919| -801.939|    66.33%|   0:00:01.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.705|   -0.705|-769.634| -801.654|    66.37%|   0:00:01.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.705|   -0.705|-769.445| -801.465|    66.38%|   0:00:01.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.705|   -0.705|-768.812| -800.832|    66.58%|   0:00:10.0| 1448.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.707|   -0.707|-768.735| -800.755|    66.71%|   0:00:04.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.701|   -0.701|-769.079| -802.880|    66.70%|   0:00:09.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.701|   -0.701|-768.880| -802.681|    66.70%|   0:00:00.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.701|   -0.701|-768.880| -802.681|    66.70%|   0:00:00.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.701|   -0.701|-768.532| -802.334|    66.80%|   0:00:02.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.701|   -0.701|-768.396| -802.198|    66.83%|   0:00:01.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.701|   -0.701|-768.341| -802.142|    66.84%|   0:00:00.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.701|   -0.701|-767.953| -801.755|    66.83%|   0:00:10.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.701|   -0.701|-767.948| -801.750|    66.83%|   0:00:01.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.701|   -0.701|-767.640| -801.441|    66.86%|   0:00:01.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.700|   -0.700|-767.582| -801.384|    66.87%|   0:00:00.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.700|   -0.700|-767.401| -801.203|    66.88%|   0:00:01.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.700|   -0.700|-765.905| -799.707|    66.91%|   0:00:02.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.700|   -0.700|-765.891| -799.692|    66.94%|   0:00:00.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.700|   -0.700|-765.888| -799.689|    66.94%|   0:00:00.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_53_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.697|   -0.697|-765.195| -802.789|    66.93%|   0:00:16.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
|  -0.697|   -0.697|-764.950| -802.544|    66.93%|   0:00:01.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
|  -0.697|   -0.697|-764.943| -802.538|    66.93%|   0:00:00.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
|  -0.700|   -0.700|-764.402| -801.997|    67.03%|   0:00:02.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
|  -0.697|   -0.697|-764.231| -801.826|    67.05%|   0:00:01.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
|  -0.697|   -0.697|-764.144| -801.739|    67.06%|   0:00:00.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.698|   -0.698|-763.489| -801.083|    67.10%|   0:00:02.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.698|   -0.698|-763.171| -800.766|    67.13%|   0:00:01.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.698|   -0.698|-763.107| -800.701|    67.13%|   0:00:01.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_33_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.695|   -0.695|-763.472| -804.204|    67.12%|   0:00:13.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.695|   -0.695|-763.455| -804.187|    67.12%|   0:00:01.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.695|   -0.695|-763.296| -804.027|    67.24%|   0:00:01.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_/D   |
|  -0.694|   -0.694|-762.836| -803.567|    67.28%|   0:00:01.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.694|   -0.694|-762.661| -803.392|    67.29%|   0:00:01.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.695|   -0.695|-762.433| -803.165|    67.37%|   0:00:03.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.695|   -0.695|-762.293| -803.025|    67.42%|   0:00:02.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_21_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.691|   -0.691|-762.245| -806.964|    67.42%|   0:00:10.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.691|   -0.691|-762.082| -806.801|    67.42%|   0:00:02.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.691|   -0.691|-761.942| -806.661|    67.42%|   0:00:04.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
|  -0.691|   -0.691|-761.534| -806.253|    67.41%|   0:00:02.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.690|   -0.690|-761.007| -805.726|    67.49%|   0:00:01.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.690|   -0.690|-760.706| -805.425|    67.53%|   0:00:03.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.690|   -0.690|-760.413| -805.131|    67.54%|   0:00:00.0| 1446.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.689|   -0.689|-760.055| -804.774|    67.53%|   0:00:04.0| 1448.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.689|   -0.689|-759.902| -804.620|    67.53%|   0:00:01.0| 1448.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.689|   -0.689|-759.829| -804.548|    67.53%|   0:00:02.0| 1448.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.691|   -0.691|-759.720| -804.439|    67.60%|   0:00:01.0| 1448.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.690|   -0.690|-759.633| -804.352|    67.60%|   0:00:01.0| 1448.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.689|   -0.689|-759.591| -804.310|    67.60%|   0:00:01.0| 1448.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.690|   -0.690|-759.430| -804.149|    67.67%|   0:00:04.0| 1448.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.690|   -0.690|-759.086| -803.805|    67.70%|   0:00:01.0| 1448.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.690|   -0.690|-759.065| -803.783|    67.71%|   0:00:00.0| 1448.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_12_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.686|   -0.686|-752.746| -800.960|    67.69%|   0:00:11.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.686|   -0.686|-752.559| -800.773|    67.68%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.686|   -0.686|-752.542| -800.756|    67.68%|   0:00:00.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.685|   -0.685|-752.226| -800.440|    67.76%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.685|   -0.685|-751.695| -799.909|    67.79%|   0:00:02.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.685|   -0.685|-751.652| -799.866|    67.80%|   0:00:00.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.682|   -0.682|-752.462| -803.884|    67.81%|   0:00:16.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.682|   -0.682|-752.074| -803.496|    67.81%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.682|   -0.682|-752.052| -803.474|    67.80%|   0:00:00.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.682|   -0.682|-751.842| -803.264|    67.90%|   0:00:02.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.682|   -0.682|-751.220| -802.642|    67.93%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.682|   -0.682|-751.212| -802.635|    67.93%|   0:00:00.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.682|   -0.682|-751.201| -802.623|    68.00%|   0:00:03.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.682|   -0.682|-750.965| -802.387|    68.04%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.682|   -0.682|-750.928| -802.351|    68.05%|   0:00:00.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.678|   -0.678|-750.213| -806.766|    68.04%|   0:00:09.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_/D   |
|  -0.678|   -0.678|-749.966| -806.519|    68.03%|   0:00:02.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_/D   |
|  -0.678|   -0.678|-749.925| -806.478|    68.03%|   0:00:00.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_/D   |
|  -0.678|   -0.678|-749.554| -806.107|    68.10%|   0:00:02.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
|  -0.678|   -0.678|-749.192| -805.745|    68.13%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
|  -0.677|   -0.677|-749.123| -805.676|    68.14%|   0:00:00.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.676|   -0.676|-748.701| -805.254|    68.13%|   0:00:03.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.676|   -0.676|-747.821| -804.374|    68.13%|   0:00:04.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.676|   -0.676|-747.753| -804.306|    68.13%|   0:00:00.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.676|   -0.676|-747.555| -804.108|    68.20%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.676|   -0.676|-747.340| -803.893|    68.21%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.676|   -0.676|-747.248| -803.801|    68.24%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.676|   -0.676|-747.160| -803.713|    68.26%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.672|   -0.672|-745.154| -805.891|    68.26%|   0:00:09.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.672|   -0.672|-745.140| -805.877|    68.26%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.672|   -0.672|-744.786| -805.523|    68.32%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.672|   -0.672|-744.638| -805.375|    68.35%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.672|   -0.672|-744.619| -805.356|    68.36%|   0:00:00.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.672|   -0.672|-744.081| -804.817|    68.37%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.672|   -0.672|-744.070| -804.807|    68.39%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_40_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.668|   -0.668|-742.387| -808.024|    68.39%|   0:00:08.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_/D   |
|  -0.668|   -0.668|-742.323| -807.961|    68.39%|   0:00:00.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.668|   -0.668|-742.239| -807.877|    68.40%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.667|   -0.667|-741.609| -807.247|    68.46%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
|  -0.667|   -0.667|-741.372| -807.010|    68.46%|   0:00:06.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
|  -0.667|   -0.667|-741.245| -806.883|    68.46%|   0:00:00.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
|  -0.667|   -0.667|-741.083| -806.721|    68.46%|   0:00:00.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
|  -0.667|   -0.667|-741.083| -806.721|    68.50%|   0:00:02.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_0_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.662|   -0.662|-736.375| -808.006|    68.50%|   0:00:06.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
|  -0.663|   -0.663|-736.347| -807.978|    68.50%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
|  -0.662|   -0.662|-736.273| -807.904|    68.50%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
|  -0.662|   -0.662|-735.633| -807.264|    68.56%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
|  -0.662|   -0.662|-735.582| -807.213|    68.58%|   0:00:00.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
|  -0.662|   -0.662|-735.480| -807.111|    68.59%|   0:00:00.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
|  -0.662|   -0.662|-735.417| -807.048|    68.62%|   0:00:02.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_9_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.655|   -0.655|-721.332| -798.082|    68.65%|   0:00:08.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
|  -0.655|   -0.655|-720.835| -797.585|    68.64%|   0:00:02.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
|  -0.655|   -0.655|-720.820| -797.570|    68.64%|   0:00:00.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
|  -0.654|   -0.654|-720.329| -797.078|    68.69%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.654|   -0.654|-720.210| -796.959|    68.69%|   0:00:02.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.654|   -0.654|-719.925| -796.675|    68.71%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.654|   -0.654|-719.792| -796.542|    68.72%|   0:00:00.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.654|   -0.654|-719.603| -796.352|    68.74%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_11_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.646|   -0.646|-708.728| -789.576|    68.75%|   0:00:02.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.646|   -0.646|-708.555| -789.403|    68.75%|   0:00:00.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.645|   -0.645|-708.005| -788.853|    68.77%|   0:00:00.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.644|   -0.644|-705.016| -785.863|    68.76%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
|  -0.643|   -0.643|-704.822| -785.669|    68.76%|   0:00:00.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
|  -0.642|   -0.642|-702.930| -783.778|    68.76%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
|  -0.641|   -0.641|-702.930| -783.777|    68.76%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
|  -0.641|   -0.641|-702.508| -783.356|    68.76%|   0:00:00.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
|  -0.641|   -0.641|-701.739| -782.586|    68.78%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
|  -0.641|   -0.641|-701.664| -782.512|    68.78%|   0:00:00.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
|  -0.642|   -0.642|-701.622| -782.469|    68.80%|   0:00:01.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
|  -0.642|   -0.642|-701.416| -782.263|    68.81%|   0:00:00.0| 1452.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_17_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.629|   -0.629|-665.831| -750.293|    68.82%|   0:00:01.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
|  -0.626|   -0.626|-664.024| -748.487|    68.82%|   0:00:00.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.623|   -0.623|-663.060| -747.522|    68.82%|   0:00:00.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.616|   -0.616|-661.164| -745.627|    68.81%|   0:00:00.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
|  -0.614|   -0.614|-656.865| -741.328|    68.82%|   0:00:01.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.613|   -0.613|-654.303| -738.766|    68.82%|   0:00:01.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.608|   -0.608|-653.084| -737.547|    68.82%|   0:00:01.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.607|   -0.607|-652.311| -736.773|    68.82%|   0:00:02.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.606|   -0.606|-651.409| -735.871|    68.83%|   0:00:00.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.606|   -0.606|-648.373| -732.835|    68.83%|   0:00:01.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.603|   -0.603|-647.868| -732.331|    68.83%|   0:00:00.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.603|   -0.603|-647.446| -731.908|    68.84%|   0:00:00.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.597|   -0.597|-647.095| -731.557|    68.84%|   0:00:00.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.597|   -0.597|-645.819| -730.281|    68.84%|   0:00:01.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.595|   -0.595|-645.156| -729.619|    68.86%|   0:00:01.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.596|   -0.596|-644.850| -729.312|    68.86%|   0:00:01.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.596|   -0.596|-644.744| -729.206|    68.86%|   0:00:00.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.596|   -0.596|-644.482| -728.944|    68.86%|   0:00:00.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.596|   -0.596|-643.907| -728.370|    68.87%|   0:00:01.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.596|   -0.596|-643.829| -728.292|    68.88%|   0:00:00.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.596|   -0.596|-643.819| -728.282|    68.88%|   0:00:00.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.596|   -0.596|-643.819| -728.282|    68.88%|   0:00:01.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:18:14 real=0:18:15 mem=1453.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.189|   -0.596|-128.527| -728.282|    68.88%|   0:00:00.0| 1453.8M|   WC_VIEW|  default| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_36_/D                                         |
|  -0.177|   -0.596|-124.526| -724.280|    68.88%|   0:00:00.0| 1453.8M|   WC_VIEW|  default| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_3_/D                                          |
|  -0.169|   -0.596|-112.695| -712.059|    68.89%|   0:00:00.0| 1492.0M|   WC_VIEW|  default| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_21_/D                                         |
|  -0.152|   -0.596|-100.362| -699.726|    68.89%|   0:00:00.0| 1492.0M|   WC_VIEW|  default| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_38_/D                                           |
|  -0.127|   -0.596| -86.956| -686.147|    68.89%|   0:00:00.0| 1492.0M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_21_/D                                         |
|  -0.120|   -0.596| -67.523| -667.063|    68.89%|   0:00:01.0| 1492.0M|   WC_VIEW|  default| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_24_/D                                         |
|  -0.109|   -0.596| -64.561| -664.101|    68.89%|   0:00:00.0| 1492.0M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_21_/D                                         |
|  -0.101|   -0.596| -54.407| -653.807|    68.89%|   0:00:00.0| 1492.0M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_23_/D                                           |
|  -0.090|   -0.596| -50.624| -649.974|    68.89%|   0:00:00.0| 1492.0M|   WC_VIEW|  default| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_36_/D                                         |
|  -0.087|   -0.596| -48.876| -648.226|    68.89%|   0:00:00.0| 1492.0M|   WC_VIEW|  default| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_3_/D                                          |
|  -0.079|   -0.596| -46.735| -645.919|    68.90%|   0:00:00.0| 1492.0M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_21_/D                                         |
|  -0.054|   -0.596| -25.422| -628.305|    68.90%|   0:00:01.0| 1492.0M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_21_/D                                         |
|  -0.044|   -0.596| -15.341| -623.999|    68.90%|   0:00:01.0| 1492.0M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_2_/D    |
|  -0.032|   -0.596|  -4.829| -615.736|    68.90%|   0:00:00.0| 1492.0M|   WC_VIEW|  default| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_62_/D                                           |
|  -0.023|   -0.596|  -2.633| -612.816|    68.90%|   0:00:00.0| 1492.0M|   WC_VIEW|  default| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_3_/D                                          |
|  -0.012|   -0.596|  -0.353| -609.522|    68.91%|   0:00:01.0| 1492.0M|   WC_VIEW|  default| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_23_/D                                           |
|  -0.004|   -0.596|  -0.013| -609.196|    68.91%|   0:00:00.0| 1492.0M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q7_reg_12_/D   |
|   0.008|   -0.596|   0.000| -604.045|    68.92%|   0:00:00.0| 1492.0M|   WC_VIEW|  default| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_5_/D                                            |
|   0.015|   -0.596|   0.000| -594.329|    68.92%|   0:00:01.0| 1492.0M|   WC_VIEW|  default| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_23_/D                                           |
|   0.015|   -0.596|   0.000| -594.329|    68.92%|   0:00:00.0| 1492.0M|   WC_VIEW|  default| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_23_/D                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.3 real=0:00:05.0 mem=1492.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:18:19 real=0:18:20 mem=1492.0M) ***
** GigaOpt Optimizer WNS Slack -0.596 TNS Slack -594.329 Density 68.92
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.596  TNS Slack -594.329 Density 68.92
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    68.92%|        -|  -0.596|-594.329|   0:00:00.0| 1492.0M|
|    68.37%|      474|  -0.596|-593.388|   0:00:04.0| 1492.0M|
|    66.63%|     2443|  -0.588|-580.110|   0:00:10.0| 1492.0M|
|    66.63%|        6|  -0.588|-580.110|   0:00:00.0| 1492.0M|
|    66.63%|        0|  -0.588|-580.110|   0:00:01.0| 1492.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.588  TNS Slack -580.110 Density 66.63
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 965 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:14.6) (real = 0:00:15.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:15, real=0:00:15, mem=1453.81M, totSessionCpu=0:35:41).
*** Starting refinePlace (0:35:41 mem=1453.8M) ***
Total net bbox length = 4.589e+05 (2.084e+05 2.505e+05) (ext = 1.900e+04)
Move report: Timing Driven Placement moves 17157 insts, mean move: 8.01 um, max move: 74.60 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_4746_0): (344.80, 373.60) --> (379.80, 413.20)
	Runtime: CPU: 0:00:09.0 REAL: 0:00:09.0 MEM: 1474.6MB
Move report: Detail placement moves 8233 insts, mean move: 0.55 um, max move: 6.40 um
	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_7789_0): (257.60, 280.00) --> (260.40, 276.40)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1474.6MB
Summary Report:
Instances move: 18330 (out of 29129 movable)
Mean displacement: 7.58 um
Max displacement: 74.40 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_4746_0) (344.8, 373.6) -> (379.6, 413.2)
	Length: 6 sites, height: 1 rows, site name: core, cell type: INVD3
Total net bbox length = 4.768e+05 (2.208e+05 2.560e+05) (ext = 1.899e+04)
Runtime: CPU: 0:00:09.6 REAL: 0:00:09.0 MEM: 1474.6MB
*** Finished refinePlace (0:35:51 mem=1474.6M) ***
Finished re-routing un-routed nets (0:00:00.3 1474.6M)


Density : 0.6663
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:12.0 real=0:00:11.0 mem=1474.6M) ***
** GigaOpt Optimizer WNS Slack -0.663 TNS Slack -603.739 Density 66.63
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 3
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.663|   -0.663|-603.732| -603.739|    66.63%|   0:00:00.0| 1474.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.618|   -0.618|-598.126| -598.132|    66.63%|   0:00:00.0| 1474.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.607|   -0.607|-596.701| -596.707|    66.63%|   0:00:01.0| 1474.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_/D   |
|  -0.603|   -0.603|-593.836| -593.842|    66.64%|   0:00:00.0| 1474.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.598|   -0.598|-591.881| -591.887|    66.64%|   0:00:02.0| 1474.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_17_/D   |
|  -0.594|   -0.594|-590.667| -590.673|    66.64%|   0:00:07.0| 1474.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.593|   -0.593|-587.966| -587.972|    66.66%|   0:00:05.0| 1474.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_17_/D   |
|  -0.588|   -0.588|-586.907| -586.914|    66.66%|   0:00:00.0| 1474.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_17_/D   |
|  -0.587|   -0.587|-584.905| -584.911|    66.68%|   0:00:12.0| 1474.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.582|   -0.582|-583.749| -583.755|    66.69%|   0:00:03.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.582|   -0.582|-581.277| -581.283|    66.70%|   0:00:21.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.582|   -0.582|-580.727| -580.734|    66.70%|   0:00:04.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.582|   -0.582|-580.666| -580.672|    66.70%|   0:00:00.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.580|   -0.580|-579.938| -579.944|    66.77%|   0:00:01.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.578|   -0.578|-579.403| -579.409|    66.77%|   0:00:05.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_12_/D   |
|  -0.579|   -0.579|-577.625| -577.632|    66.77%|   0:00:11.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.579|   -0.579|-577.488| -577.494|    66.78%|   0:00:01.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.578|   -0.578|-576.398| -576.404|    66.83%|   0:00:02.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.574|   -0.574|-575.586| -575.593|    66.86%|   0:00:04.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.575|   -0.575|-573.845| -573.851|    66.89%|   0:00:04.0| 1455.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.575|   -0.575|-573.825| -573.832|    66.89%|   0:00:00.0| 1456.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.574|   -0.574|-573.796| -573.802|    66.97%|   0:00:02.0| 1456.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.572|   -0.572|-573.120| -573.126|    67.02%|   0:00:03.0| 1456.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.572|   -0.572|-572.664| -572.671|    67.04%|   0:00:01.0| 1456.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.571|   -0.571|-571.799| -571.805|    67.08%|   0:00:02.0| 1456.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.571|   -0.571|-571.730| -571.737|    67.09%|   0:00:01.0| 1456.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.571|   -0.571|-571.456| -571.462|    67.13%|   0:00:02.0| 1456.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.571|   -0.571|-571.372| -571.378|    67.14%|   0:00:00.0| 1456.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.572|   -0.572|-571.349| -571.356|    67.23%|   0:00:05.0| 1456.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.572|   -0.572|-571.295| -571.301|    67.28%|   0:00:02.0| 1456.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.572|   -0.572|-571.345| -571.351|    67.37%|   0:00:02.0| 1456.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:43 real=0:01:43 mem=1456.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.006|   -0.572|  -0.011| -571.351|    67.37%|   0:00:00.0| 1456.8M|   WC_VIEW|  default| kmem_instance/memory4_reg_49_/D                    |
|   0.006|   -0.572|   0.000| -571.345|    67.37%|   0:00:00.0| 1456.8M|   WC_VIEW|  default| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_31_/D                                           |
|   0.015|   -0.572|   0.000| -571.345|    67.37%|   0:00:00.0| 1456.8M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_20_/D                                         |
|   0.015|   -0.572|   0.000| -571.345|    67.37%|   0:00:00.0| 1456.8M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_20_/D                                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1456.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:43 real=0:01:44 mem=1456.8M) ***
** GigaOpt Optimizer WNS Slack -0.572 TNS Slack -571.345 Density 67.37
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.572  TNS Slack -571.345 Density 67.37
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    67.37%|        -|  -0.572|-571.345|   0:00:00.0| 1456.8M|
|    67.12%|      204|  -0.572|-570.810|   0:00:03.0| 1456.8M|
|    66.57%|     1246|  -0.568|-569.274|   0:00:08.0| 1456.8M|
|    66.57%|        7|  -0.568|-569.200|   0:00:00.0| 1456.8M|
|    66.57%|        0|  -0.568|-569.200|   0:00:00.0| 1456.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.568  TNS Slack -569.200 Density 66.57
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 999 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:11.5) (real = 0:00:11.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:12, real=0:00:11, mem=1454.36M, totSessionCpu=0:37:48).
*** Starting refinePlace (0:37:49 mem=1454.4M) ***
Total net bbox length = 4.786e+05 (2.219e+05 2.567e+05) (ext = 1.899e+04)
Move report: Timing Driven Placement moves 2107 insts, mean move: 3.96 um, max move: 40.00 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/U145): (340.60, 319.60) --> (342.80, 357.40)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 1466.5MB
Move report: Detail placement moves 3101 insts, mean move: 0.59 um, max move: 5.00 um
	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_8137_0): (403.60, 60.40) --> (402.20, 64.00)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1466.5MB
Summary Report:
Instances move: 4203 (out of 29257 movable)
Mean displacement: 2.33 um
Max displacement: 40.00 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/U145) (340.6, 319.6) -> (342.8, 357.4)
	Length: 9 sites, height: 1 rows, site name: core, cell type: MUX2D0
Total net bbox length = 4.793e+05 (2.222e+05 2.571e+05) (ext = 1.899e+04)
Runtime: CPU: 0:00:02.5 REAL: 0:00:03.0 MEM: 1466.5MB
*** Finished refinePlace (0:37:51 mem=1466.5M) ***
Finished re-routing un-routed nets (0:00:00.0 1466.5M)


Density : 0.6657
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.2 real=0:00:03.0 mem=1466.5M) ***
** GigaOpt Optimizer WNS Slack -0.577 TNS Slack -569.706 Density 66.57
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 4
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.577|   -0.577|-569.706| -569.706|    66.57%|   0:00:01.0| 1466.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.570|   -0.570|-568.597| -568.597|    66.58%|   0:00:24.0| 1476.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.570|   -0.570|-568.534| -568.534|    66.59%|   0:00:03.0| 1476.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.566|   -0.566|-568.288| -568.288|    66.63%|   0:00:01.0| 1476.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.566|   -0.566|-567.365| -567.365|    66.64%|   0:00:27.0| 1476.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.567|   -0.567|-567.188| -567.188|    66.64%|   0:00:04.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.567|   -0.567|-566.833| -566.833|    66.68%|   0:00:01.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.567|   -0.567|-566.713| -566.713|    66.69%|   0:00:02.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.567|   -0.567|-566.699| -566.699|    66.69%|   0:00:00.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.566|   -0.566|-566.367| -566.367|    66.74%|   0:00:17.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.567|   -0.567|-566.128| -566.128|    66.80%|   0:00:05.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.567|   -0.567|-566.082| -566.082|    66.80%|   0:00:00.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.567|   -0.567|-565.997| -565.997|    66.80%|   0:00:00.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.566|   -0.566|-566.117| -566.117|    66.83%|   0:00:04.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.566|   -0.566|-566.100| -566.100|    66.84%|   0:00:02.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.566|   -0.566|-566.096| -566.096|    66.84%|   0:00:00.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.566|   -0.566|-566.096| -566.096|    66.84%|   0:00:00.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:31 real=0:01:31 mem=1468.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.006|   -0.566|   0.000| -566.096|    66.84%|   0:00:00.0| 1468.7M|   WC_VIEW|  default| psum_mem_instance/Q_reg_130_/D                     |
|   0.006|   -0.566|   0.000| -564.816|    66.84%|   0:00:01.0| 1468.7M|   WC_VIEW|  default| psum_mem_instance/Q_reg_130_/D                     |
|   0.013|   -0.566|   0.000| -564.816|    66.84%|   0:00:00.0| 1468.7M|   WC_VIEW|  default| psum_mem_instance/Q_reg_155_/D                     |
|   0.020|   -0.566|   0.000| -564.786|    66.85%|   0:00:00.0| 1506.9M|   WC_VIEW|  default| psum_mem_instance/Q_reg_32_/D                      |
|   0.020|   -0.566|   0.000| -564.786|    66.85%|   0:00:00.0| 1506.9M|   WC_VIEW|  default| psum_mem_instance/Q_reg_32_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:01.0 mem=1506.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:31 real=0:01:32 mem=1506.9M) ***
** GigaOpt Optimizer WNS Slack -0.566 TNS Slack -564.786 Density 66.85
*** Starting refinePlace (0:39:24 mem=1506.9M) ***
Total net bbox length = 4.799e+05 (2.225e+05 2.574e+05) (ext = 1.899e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1506.9MB
Move report: Detail placement moves 1414 insts, mean move: 0.62 um, max move: 4.80 um
	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_8428_0): (250.00, 422.20) --> (253.00, 424.00)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1506.9MB
Summary Report:
Instances move: 1414 (out of 29360 movable)
Mean displacement: 0.62 um
Max displacement: 4.80 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_8428_0) (250, 422.2) -> (253, 424)
	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND2D2
Total net bbox length = 4.805e+05 (2.229e+05 2.577e+05) (ext = 1.899e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1506.9MB
*** Finished refinePlace (0:39:25 mem=1506.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1506.9M)


Density : 0.6685
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=1506.9M) ***
** GigaOpt Optimizer WNS Slack -0.569 TNS Slack -565.572 Density 66.85
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.569|   -0.569|-565.572| -565.572|    66.85%|   0:00:00.0| 1506.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.564|   -0.564|-564.753| -564.753|    66.84%|   0:00:08.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.564|   -0.564|-564.621| -564.621|    66.84%|   0:00:04.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.564|   -0.564|-564.573| -564.573|    66.84%|   0:00:00.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.562|   -0.562|-564.254| -564.254|    66.89%|   0:00:01.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.562|   -0.562|-563.590| -563.590|    66.89%|   0:00:08.0| 1467.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.562|   -0.562|-563.535| -563.535|    66.90%|   0:00:00.0| 1467.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.562|   -0.562|-563.453| -563.453|    66.94%|   0:00:02.0| 1468.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.562|   -0.562|-563.380| -563.380|    66.95%|   0:00:01.0| 1468.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.562|   -0.562|-563.082| -563.082|    66.96%|   0:00:00.0| 1468.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.562|   -0.562|-563.036| -563.036|    66.96%|   0:00:00.0| 1468.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.562|   -0.562|-563.082| -563.082|    66.96%|   0:00:01.0| 1468.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:24.9 real=0:00:25.0 mem=1468.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:25.0 real=0:00:25.0 mem=1468.8M) ***
*** Starting refinePlace (0:39:50 mem=1468.8M) ***
Total net bbox length = 4.810e+05 (2.231e+05 2.579e+05) (ext = 1.899e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1468.8MB
Summary Report:
Instances move: 0 (out of 29423 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.810e+05 (2.231e+05 2.579e+05) (ext = 1.899e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1468.8MB
*** Finished refinePlace (0:39:51 mem=1468.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1468.8M)


Density : 0.6696
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1468.8M) ***
** GigaOpt Optimizer WNS Slack -0.562 TNS Slack -563.082 Density 66.96
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1008 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:30:17 real=0:30:17 mem=1468.8M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -0.562
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 258 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.562 TNS Slack -563.082 Density 66.96
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.562|   -0.562|-563.082| -563.082|    66.96%|   0:00:01.0| 1434.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.560|   -0.560|-560.422| -560.422|    67.00%|   0:00:55.0| 1441.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.560|   -0.560|-559.230| -559.230|    67.02%|   0:00:24.0| 1441.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.559|   -0.559|-558.982| -558.982|    67.02%|   0:00:07.0| 1441.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
|  -0.559|   -0.559|-558.452| -558.452|    67.03%|   0:00:08.0| 1441.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
|  -0.559|   -0.559|-558.232| -558.232|    67.03%|   0:00:03.0| 1441.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
|  -0.558|   -0.558|-557.075| -557.075|    67.13%|   0:00:03.0| 1441.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.558|   -0.558|-556.893| -556.893|    67.13%|   0:00:02.0| 1441.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.558|   -0.558|-556.405| -556.405|    67.14%|   0:00:11.0| 1441.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.558|   -0.558|-556.383| -556.383|    67.14%|   0:00:05.0| 1438.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.558|   -0.558|-556.062| -556.062|    67.20%|   0:00:03.0| 1438.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.558|   -0.558|-556.003| -556.003|    67.20%|   0:00:00.0| 1438.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.558|   -0.558|-555.563| -555.563|    67.24%|   0:00:07.0| 1438.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.558|   -0.558|-554.705| -554.705|    67.25%|   0:00:19.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_12_/D   |
|  -0.558|   -0.558|-554.651| -554.651|    67.26%|   0:00:01.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_12_/D   |
|  -0.558|   -0.558|-553.419| -553.419|    67.30%|   0:00:05.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
|  -0.558|   -0.558|-553.341| -553.341|    67.31%|   0:00:01.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
|  -0.558|   -0.558|-552.982| -552.982|    67.32%|   0:00:05.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
|  -0.558|   -0.558|-552.973| -552.973|    67.32%|   0:00:00.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
|  -0.558|   -0.558|-552.840| -552.840|    67.34%|   0:00:01.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
|  -0.558|   -0.558|-552.823| -552.823|    67.34%|   0:00:01.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
|  -0.558|   -0.558|-552.713| -552.713|    67.34%|   0:00:02.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
|  -0.558|   -0.558|-552.695| -552.695|    67.35%|   0:00:00.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
|  -0.558|   -0.558|-550.594| -550.594|    67.36%|   0:00:03.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_16_/D   |
|  -0.558|   -0.558|-550.560| -550.560|    67.38%|   0:00:01.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_16_/D   |
|  -0.558|   -0.558|-550.185| -550.185|    67.41%|   0:00:01.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_16_/D   |
|  -0.558|   -0.558|-549.966| -549.966|    67.42%|   0:00:02.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_16_/D   |
|  -0.558|   -0.558|-549.864| -549.864|    67.44%|   0:00:00.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_16_/D   |
|  -0.558|   -0.558|-549.831| -549.831|    67.44%|   0:00:01.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_16_/D   |
|  -0.558|   -0.558|-549.811| -549.811|    67.44%|   0:00:00.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_16_/D   |
|  -0.558|   -0.558|-548.330| -548.330|    67.45%|   0:00:04.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_19_/D   |
|  -0.558|   -0.558|-548.218| -548.218|    67.45%|   0:00:00.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_19_/D   |
|  -0.558|   -0.558|-547.636| -547.636|    67.48%|   0:00:01.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_19_/D   |
|  -0.558|   -0.558|-547.505| -547.505|    67.49%|   0:00:00.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_19_/D   |
|  -0.558|   -0.558|-547.383| -547.383|    67.49%|   0:00:02.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_19_/D   |
|  -0.558|   -0.558|-547.045| -547.045|    67.51%|   0:00:00.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_19_/D   |
|  -0.558|   -0.558|-547.030| -547.030|    67.51%|   0:00:01.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_19_/D   |
|  -0.558|   -0.558|-547.004| -547.004|    67.52%|   0:00:00.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_19_/D   |
|  -0.559|   -0.559|-545.374| -545.374|    67.53%|   0:00:04.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
|  -0.559|   -0.559|-545.215| -545.215|    67.53%|   0:00:00.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
|  -0.559|   -0.559|-544.974| -544.974|    67.55%|   0:00:01.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
|  -0.559|   -0.559|-544.932| -544.932|    67.56%|   0:00:01.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
|  -0.559|   -0.559|-544.849| -544.849|    67.58%|   0:00:00.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
|  -0.559|   -0.559|-544.794| -544.794|    67.58%|   0:00:01.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
|  -0.559|   -0.559|-543.469| -543.469|    67.59%|   0:00:03.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_9_/D    |
|  -0.559|   -0.559|-542.829| -542.829|    67.59%|   0:00:02.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_12_/D   |
|  -0.559|   -0.559|-542.778| -542.778|    67.63%|   0:00:01.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_12_/D   |
|  -0.559|   -0.559|-542.740| -542.740|    67.64%|   0:00:01.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_12_/D   |
|  -0.559|   -0.559|-542.732| -542.732|    67.64%|   0:00:00.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_12_/D   |
|  -0.559|   -0.559|-540.973| -540.973|    67.65%|   0:00:02.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_10_/D   |
|  -0.559|   -0.559|-540.940| -540.940|    67.65%|   0:00:00.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_10_/D   |
|  -0.559|   -0.559|-540.202| -540.202|    67.65%|   0:00:05.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_10_/D   |
|  -0.559|   -0.559|-540.183| -540.183|    67.65%|   0:00:00.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_17_/D   |
|  -0.559|   -0.559|-540.157| -540.157|    67.66%|   0:00:01.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_17_/D   |
|  -0.559|   -0.559|-539.847| -539.847|    67.69%|   0:00:00.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_17_/D   |
|  -0.559|   -0.559|-539.668| -539.668|    67.69%|   0:00:01.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_9_/D    |
|  -0.559|   -0.559|-539.476| -539.476|    67.69%|   0:00:02.0| 1440.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_10_/D   |
|  -0.559|   -0.559|-539.030| -539.030|    67.75%|   0:00:03.0| 1440.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_9_/D    |
|  -0.559|   -0.559|-538.318| -538.318|    67.76%|   0:00:00.0| 1440.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
|  -0.559|   -0.559|-537.568| -537.568|    67.76%|   0:00:01.0| 1440.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
|  -0.559|   -0.559|-537.383| -537.383|    67.78%|   0:00:01.0| 1440.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
|  -0.559|   -0.559|-537.380| -537.380|    67.78%|   0:00:00.0| 1440.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
|  -0.559|   -0.559|-537.363| -537.363|    67.78%|   0:00:02.0| 1440.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
|  -0.559|   -0.559|-537.089| -537.089|    67.79%|   0:00:01.0| 1440.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_9_/D    |
|  -0.559|   -0.559|-536.781| -536.781|    67.79%|   0:00:00.0| 1440.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
|  -0.559|   -0.559|-536.645| -536.645|    67.80%|   0:00:00.0| 1440.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
|  -0.559|   -0.559|-536.625| -536.625|    67.80%|   0:00:01.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
|  -0.559|   -0.559|-536.606| -536.606|    67.80%|   0:00:01.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
|  -0.559|   -0.559|-535.257| -535.257|    67.81%|   0:00:03.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_10_/D   |
|  -0.559|   -0.559|-535.142| -535.142|    67.82%|   0:00:00.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_9_/D    |
|  -0.559|   -0.559|-534.854| -534.854|    67.82%|   0:00:04.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_9_/D    |
|  -0.559|   -0.559|-534.800| -534.800|    67.82%|   0:00:00.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_9_/D    |
|  -0.559|   -0.559|-534.654| -534.654|    67.82%|   0:00:00.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_9_/D    |
|  -0.559|   -0.559|-534.609| -534.609|    67.82%|   0:00:01.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_9_/D    |
|  -0.559|   -0.559|-534.604| -534.604|    67.82%|   0:00:00.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_9_/D    |
|  -0.559|   -0.559|-533.105| -533.105|    67.83%|   0:00:01.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_9_/D    |
|  -0.559|   -0.559|-533.072| -533.072|    67.83%|   0:00:01.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_9_/D    |
|  -0.559|   -0.559|-532.646| -532.646|    67.85%|   0:00:01.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_9_/D    |
|  -0.559|   -0.559|-531.796| -531.796|    67.86%|   0:00:02.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
|  -0.559|   -0.559|-531.730| -531.730|    67.86%|   0:00:00.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
|  -0.559|   -0.559|-531.652| -531.652|    67.86%|   0:00:00.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
|  -0.559|   -0.559|-531.632| -531.632|    67.86%|   0:00:01.0| 1440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
|  -0.559|   -0.559|-531.506| -531.506|    67.86%|   0:00:00.0| 1440.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_9_/D    |
|  -0.559|   -0.559|-531.276| -531.276|    67.86%|   0:00:03.0| 1440.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_9_/D    |
|  -0.559|   -0.559|-531.253| -531.253|    67.86%|   0:00:01.0| 1440.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
|  -0.559|   -0.559|-531.239| -531.239|    67.86%|   0:00:01.0| 1440.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
|  -0.559|   -0.559|-531.212| -531.212|    67.87%|   0:00:00.0| 1440.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
|  -0.559|   -0.559|-531.209| -531.209|    67.87%|   0:00:00.0| 1440.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
|  -0.559|   -0.559|-529.639| -529.639|    67.88%|   0:00:02.0| 1440.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_9_/D    |
|  -0.559|   -0.559|-529.256| -529.256|    67.88%|   0:00:00.0| 1440.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_9_/D    |
|  -0.559|   -0.559|-529.237| -529.237|    67.88%|   0:00:01.0| 1440.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_9_/D    |
|  -0.559|   -0.559|-529.066| -529.066|    67.89%|   0:00:00.0| 1440.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_8_/D    |
|  -0.559|   -0.559|-528.674| -528.674|    67.89%|   0:00:01.0| 1440.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_8_/D    |
|  -0.559|   -0.559|-528.617| -528.617|    67.90%|   0:00:01.0| 1440.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_8_/D    |
|  -0.559|   -0.559|-528.216| -528.216|    67.90%|   0:00:01.0| 1440.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_8_/D    |
|  -0.559|   -0.559|-528.154| -528.154|    67.90%|   0:00:03.0| 1440.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_9_/D    |
|  -0.559|   -0.559|-528.033| -528.033|    67.90%|   0:00:01.0| 1440.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_9_/D    |
|  -0.559|   -0.559|-527.910| -527.910|    67.91%|   0:00:00.0| 1440.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_9_/D    |
|  -0.559|   -0.559|-527.821| -527.821|    67.91%|   0:00:00.0| 1440.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_9_/D    |
|  -0.559|   -0.559|-527.812| -527.812|    67.91%|   0:00:00.0| 1440.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_9_/D    |
|  -0.559|   -0.559|-527.797| -527.797|    67.91%|   0:00:00.0| 1440.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_9_/D    |
|  -0.559|   -0.559|-526.855| -526.855|    67.92%|   0:00:01.0| 1440.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_8_/D    |
|  -0.559|   -0.559|-526.788| -526.788|    67.92%|   0:00:01.0| 1440.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_8_/D    |
|  -0.559|   -0.559|-526.680| -526.680|    67.93%|   0:00:00.0| 1440.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_8_/D    |
|  -0.559|   -0.559|-526.661| -526.661|    67.93%|   0:00:00.0| 1440.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_8_/D    |
|  -0.559|   -0.559|-526.648| -526.648|    67.93%|   0:00:00.0| 1440.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_8_/D    |
|  -0.559|   -0.559|-525.879| -525.879|    67.94%|   0:00:01.0| 1440.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_7_/D    |
|  -0.559|   -0.559|-525.591| -525.591|    67.94%|   0:00:01.0| 1440.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_8_/D    |
|  -0.559|   -0.559|-525.545| -525.545|    67.95%|   0:00:00.0| 1440.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_8_/D    |
|  -0.559|   -0.559|-525.536| -525.536|    67.95%|   0:00:01.0| 1440.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_8_/D    |
|  -0.559|   -0.559|-525.424| -525.424|    67.96%|   0:00:00.0| 1440.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_6_/D    |
|  -0.559|   -0.559|-524.990| -524.990|    67.96%|   0:00:01.0| 1440.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_8_/D    |
|  -0.559|   -0.559|-524.922| -524.922|    67.96%|   0:00:01.0| 1440.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_8_/D    |
|  -0.559|   -0.559|-524.627| -524.627|    67.96%|   0:00:00.0| 1440.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_8_/D    |
|  -0.559|   -0.559|-524.550| -524.550|    67.96%|   0:00:00.0| 1440.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_8_/D    |
|  -0.559|   -0.559|-523.354| -523.354|    67.97%|   0:00:02.0| 1440.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_7_/D    |
|  -0.559|   -0.559|-523.149| -523.149|    67.97%|   0:00:00.0| 1440.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_7_/D    |
|  -0.559|   -0.559|-523.099| -523.099|    67.97%|   0:00:00.0| 1440.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_7_/D    |
|  -0.559|   -0.559|-522.812| -522.812|    67.98%|   0:00:01.0| 1440.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_7_/D    |
|  -0.559|   -0.559|-522.775| -522.775|    67.98%|   0:00:00.0| 1440.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_7_/D    |
|  -0.559|   -0.559|-522.754| -522.754|    67.99%|   0:00:00.0| 1440.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_7_/D    |
|  -0.559|   -0.559|-521.996| -521.996|    68.00%|   0:00:01.0| 1440.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_7_/D    |
|  -0.559|   -0.559|-521.986| -521.986|    68.00%|   0:00:01.0| 1440.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_2_/D    |
|  -0.559|   -0.559|-521.546| -521.546|    68.00%|   0:00:01.0| 1440.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_7_/D    |
|  -0.559|   -0.559|-521.442| -521.442|    68.00%|   0:00:00.0| 1440.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_7_/D    |
|  -0.559|   -0.559|-521.249| -521.249|    68.00%|   0:00:01.0| 1440.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_7_/D    |
|  -0.559|   -0.559|-521.090| -521.090|    68.00%|   0:00:01.0| 1440.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_7_/D    |
|  -0.559|   -0.559|-520.738| -520.738|    68.02%|   0:00:00.0| 1440.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_7_/D    |
|  -0.559|   -0.559|-520.713| -520.713|    68.02%|   0:00:01.0| 1440.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_7_/D    |
|  -0.559|   -0.559|-520.602| -520.602|    68.03%|   0:00:00.0| 1440.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_6_/D    |
|  -0.559|   -0.559|-520.446| -520.446|    68.03%|   0:00:01.0| 1440.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_7_/D    |
|  -0.559|   -0.559|-520.122| -520.122|    68.03%|   0:00:01.0| 1440.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_7_/D    |
|  -0.559|   -0.559|-520.114| -520.114|    68.03%|   0:00:00.0| 1440.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_7_/D    |
|  -0.559|   -0.559|-519.524| -519.524|    68.04%|   0:00:01.0| 1440.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_6_/D    |
|  -0.559|   -0.559|-519.328| -519.328|    68.04%|   0:00:01.0| 1440.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
|  -0.559|   -0.559|-519.059| -519.059|    68.04%|   0:00:00.0| 1440.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_6_/D    |
|  -0.559|   -0.559|-518.964| -518.964|    68.05%|   0:00:00.0| 1440.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_6_/D    |
|  -0.559|   -0.559|-518.626| -518.626|    68.05%|   0:00:02.0| 1440.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_5_/D    |
|  -0.559|   -0.559|-518.613| -518.613|    68.05%|   0:00:01.0| 1440.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_5_/D    |
|  -0.559|   -0.559|-518.334| -518.334|    68.07%|   0:00:00.0| 1440.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_6_/D    |
|  -0.559|   -0.559|-517.986| -517.986|    68.07%|   0:00:02.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_6_/D    |
|  -0.559|   -0.559|-517.961| -517.961|    68.07%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_6_/D    |
|  -0.559|   -0.559|-517.742| -517.742|    68.07%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_6_/D    |
|  -0.559|   -0.559|-517.734| -517.734|    68.09%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_6_/D    |
|  -0.559|   -0.559|-515.531| -515.531|    68.10%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_5_/D    |
|  -0.559|   -0.559|-515.269| -515.269|    68.10%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_6_/D    |
|  -0.559|   -0.559|-515.124| -515.124|    68.11%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_6_/D    |
|  -0.559|   -0.559|-514.045| -514.045|    68.12%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_6_/D    |
|  -0.559|   -0.559|-513.984| -513.984|    68.12%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_6_/D    |
|  -0.559|   -0.559|-513.980| -513.980|    68.12%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_6_/D    |
|  -0.559|   -0.559|-513.520| -513.520|    68.12%|   0:00:02.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_5_/D    |
|  -0.559|   -0.559|-513.327| -513.327|    68.12%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_6_/D    |
|  -0.559|   -0.559|-513.276| -513.276|    68.12%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_6_/D    |
|  -0.559|   -0.559|-513.251| -513.251|    68.12%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_6_/D    |
|  -0.559|   -0.559|-513.180| -513.180|    68.13%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_6_/D    |
|  -0.559|   -0.559|-513.074| -513.074|    68.13%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_6_/D    |
|  -0.559|   -0.559|-513.033| -513.033|    68.13%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_6_/D    |
|  -0.559|   -0.559|-512.777| -512.777|    68.13%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
|  -0.559|   -0.559|-512.298| -512.298|    68.14%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
|  -0.559|   -0.559|-512.257| -512.257|    68.14%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
|  -0.559|   -0.559|-512.217| -512.217|    68.14%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
|  -0.559|   -0.559|-512.211| -512.211|    68.14%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
|  -0.559|   -0.559|-511.871| -511.871|    68.15%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_5_/D    |
|  -0.559|   -0.559|-511.781| -511.781|    68.15%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_5_/D    |
|  -0.559|   -0.559|-511.753| -511.753|    68.15%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_5_/D    |
|  -0.559|   -0.559|-511.559| -511.559|    68.15%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_5_/D    |
|  -0.559|   -0.559|-510.892| -510.892|    68.16%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_5_/D    |
|  -0.559|   -0.559|-510.794| -510.794|    68.16%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_4_/D    |
|  -0.559|   -0.559|-510.655| -510.655|    68.16%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_5_/D    |
|  -0.559|   -0.559|-510.594| -510.594|    68.16%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_5_/D    |
|  -0.559|   -0.559|-510.586| -510.586|    68.16%|   0:00:02.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_5_/D    |
|  -0.559|   -0.559|-510.434| -510.434|    68.17%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
|  -0.559|   -0.559|-510.068| -510.068|    68.17%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_4_/D    |
|  -0.559|   -0.559|-509.585| -509.585|    68.17%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_4_/D    |
|  -0.559|   -0.559|-509.486| -509.486|    68.17%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_4_/D    |
|  -0.559|   -0.559|-509.164| -509.164|    68.18%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_5_/D    |
|  -0.559|   -0.559|-509.149| -509.149|    68.18%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_5_/D    |
|  -0.559|   -0.559|-509.052| -509.052|    68.18%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_4_/D    |
|  -0.559|   -0.559|-508.840| -508.840|    68.18%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_4_/D    |
|  -0.559|   -0.559|-508.670| -508.670|    68.18%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
|  -0.559|   -0.559|-508.595| -508.595|    68.18%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
|  -0.559|   -0.559|-508.531| -508.531|    68.18%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
|  -0.559|   -0.559|-508.522| -508.522|    68.18%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_3_/D    |
|  -0.559|   -0.559|-508.122| -508.122|    68.19%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_4_/D    |
|  -0.559|   -0.559|-507.953| -507.953|    68.19%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_4_/D    |
|  -0.559|   -0.559|-507.926| -507.926|    68.19%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_4_/D    |
|  -0.559|   -0.559|-505.151| -505.151|    68.20%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_4_/D    |
|  -0.559|   -0.559|-505.032| -505.032|    68.20%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_4_/D    |
|  -0.559|   -0.559|-504.957| -504.957|    68.20%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_4_/D    |
|  -0.559|   -0.559|-504.942| -504.942|    68.20%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_4_/D    |
|  -0.559|   -0.559|-504.842| -504.842|    68.20%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_4_/D    |
|  -0.559|   -0.559|-504.538| -504.538|    68.20%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_4_/D    |
|  -0.559|   -0.559|-504.528| -504.528|    68.20%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_4_/D    |
|  -0.559|   -0.559|-504.403| -504.403|    68.20%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_4_/D    |
|  -0.559|   -0.559|-503.458| -503.458|    68.21%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_4_/D    |
|  -0.559|   -0.559|-503.413| -503.413|    68.21%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_4_/D    |
|  -0.559|   -0.559|-491.958| -491.958|    68.21%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_3_/D    |
|  -0.559|   -0.559|-491.922| -491.922|    68.22%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_3_/D    |
|  -0.559|   -0.559|-491.867| -491.867|    68.22%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_3_/D    |
|  -0.559|   -0.559|-491.592| -491.592|    68.22%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_3_/D    |
|  -0.559|   -0.559|-491.494| -491.494|    68.22%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_3_/D    |
|  -0.559|   -0.559|-491.392| -491.392|    68.22%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_3_/D    |
|  -0.559|   -0.559|-491.356| -491.356|    68.22%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_3_/D    |
|  -0.559|   -0.559|-491.327| -491.327|    68.22%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_3_/D    |
|  -0.559|   -0.559|-491.297| -491.297|    68.22%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_3_/D    |
|  -0.559|   -0.559|-491.040| -491.040|    68.23%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_3_/D    |
|  -0.559|   -0.559|-491.022| -491.022|    68.23%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_3_/D    |
|  -0.559|   -0.559|-490.976| -490.976|    68.24%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_3_/D    |
|  -0.559|   -0.559|-490.869| -490.869|    68.24%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
|  -0.559|   -0.559|-490.791| -490.791|    68.24%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_3_/D    |
|  -0.559|   -0.559|-490.682| -490.682|    68.24%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_3_/D    |
|  -0.559|   -0.559|-490.375| -490.375|    68.24%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_3_/D    |
|  -0.559|   -0.559|-490.152| -490.152|    68.25%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_3_/D    |
|  -0.559|   -0.559|-489.942| -489.942|    68.25%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_3_/D    |
|  -0.559|   -0.559|-489.857| -489.857|    68.25%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_3_/D    |
|  -0.559|   -0.559|-489.698| -489.698|    68.26%|   0:00:01.0| 1460.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_2_/D    |
|  -0.559|   -0.559|-489.065| -489.065|    68.26%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_3_/D    |
|  -0.559|   -0.559|-489.042| -489.042|    68.26%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_3_/D    |
|  -0.559|   -0.559|-488.190| -488.190|    68.27%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_3_/D    |
|  -0.559|   -0.559|-487.848| -487.848|    68.28%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_3_/D    |
|  -0.559|   -0.559|-487.567| -487.567|    68.28%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_3_/D    |
|  -0.559|   -0.559|-487.542| -487.542|    68.28%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_3_/D    |
|  -0.559|   -0.559|-487.499| -487.499|    68.28%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_3_/D    |
|  -0.559|   -0.559|-487.443| -487.443|    68.28%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_3_/D    |
|  -0.559|   -0.559|-487.403| -487.403|    68.28%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_3_/D    |
|  -0.559|   -0.559|-487.326| -487.326|    68.28%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_3_/D    |
|  -0.559|   -0.559|-487.304| -487.304|    68.28%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_3_/D    |
|  -0.559|   -0.559|-487.284| -487.284|    68.29%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_3_/D    |
|  -0.559|   -0.559|-487.152| -487.152|    68.29%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_3_/D    |
|  -0.559|   -0.559|-487.084| -487.084|    68.30%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D    |
|  -0.559|   -0.559|-487.075| -487.075|    68.30%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_3_/D    |
|  -0.559|   -0.559|-487.042| -487.042|    68.30%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_3_/D    |
|  -0.559|   -0.559|-486.975| -486.975|    68.30%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_3_/D    |
|  -0.559|   -0.559|-485.124| -485.124|    68.30%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
|  -0.559|   -0.559|-485.062| -485.062|    68.30%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
|  -0.559|   -0.559|-485.046| -485.046|    68.31%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_2_/D    |
|  -0.559|   -0.559|-484.962| -484.962|    68.31%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
|  -0.559|   -0.559|-484.948| -484.948|    68.31%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
|  -0.559|   -0.559|-484.912| -484.912|    68.31%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
|  -0.559|   -0.559|-484.874| -484.874|    68.31%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
|  -0.559|   -0.559|-484.620| -484.620|    68.31%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
|  -0.559|   -0.559|-484.610| -484.610|    68.31%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
|  -0.559|   -0.559|-483.823| -483.823|    68.31%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_2_/D    |
|  -0.559|   -0.559|-483.716| -483.716|    68.31%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D    |
|  -0.559|   -0.559|-483.693| -483.693|    68.31%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D    |
|  -0.559|   -0.559|-483.440| -483.440|    68.32%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_3_/D    |
|  -0.559|   -0.559|-483.347| -483.347|    68.32%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_3_/D    |
|  -0.559|   -0.559|-483.054| -483.054|    68.32%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_2_/D    |
|  -0.559|   -0.559|-482.989| -482.989|    68.32%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_2_/D    |
|  -0.559|   -0.559|-482.983| -482.983|    68.32%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/D    |
|  -0.559|   -0.559|-482.885| -482.885|    68.32%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_2_/D    |
|  -0.559|   -0.559|-482.724| -482.724|    68.33%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_2_/D    |
|  -0.559|   -0.559|-482.668| -482.668|    68.33%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_2_/D    |
|  -0.559|   -0.559|-482.663| -482.663|    68.33%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_2_/D    |
|  -0.559|   -0.559|-482.624| -482.624|    68.34%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_2_/D    |
|  -0.559|   -0.559|-482.593| -482.593|    68.34%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_2_/D    |
|  -0.559|   -0.559|-482.536| -482.536|    68.34%|   0:00:01.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_2_/D    |
|  -0.559|   -0.559|-482.536| -482.536|    68.34%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_2_/D    |
|  -0.559|   -0.559|-482.536| -482.536|    68.34%|   0:00:00.0| 1441.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:05:15 real=0:05:15 mem=1441.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.011|   -0.559|   0.000| -482.536|    68.34%|   0:00:00.0| 1441.0M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q2_reg_4_/D    |
|   0.021|   -0.559|   0.000| -482.509|    68.34%|   0:00:01.0| 1441.0M|   WC_VIEW|  default| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_21_/D                                         |
|   0.021|   -0.559|   0.000| -482.509|    68.34%|   0:00:00.0| 1441.0M|   WC_VIEW|  default| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_21_/D                                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=1441.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:15 real=0:05:16 mem=1441.0M) ***
** GigaOpt Optimizer WNS Slack -0.559 TNS Slack -482.509 Density 68.34
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.559  TNS Slack -482.509 Density 68.34
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    68.34%|        -|  -0.559|-482.509|   0:00:00.0| 1441.0M|
|    68.23%|      114|  -0.558|-482.077|   0:00:03.0| 1441.0M|
|    67.75%|     1040|  -0.554|-485.413|   0:00:08.0| 1441.0M|
|    67.75%|        3|  -0.554|-485.408|   0:00:00.0| 1441.0M|
|    67.75%|        0|  -0.554|-485.408|   0:00:00.0| 1441.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.554  TNS Slack -485.408 Density 67.75
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1149 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:11.1) (real = 0:00:11.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:11, real=0:00:11, mem=1441.00M, totSessionCpu=0:45:22).
*** Starting refinePlace (0:45:23 mem=1457.0M) ***
Total net bbox length = 4.835e+05 (2.249e+05 2.586e+05) (ext = 1.899e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1457.0MB
Move report: Detail placement moves 5998 insts, mean move: 0.74 um, max move: 5.00 um
	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_9627_0): (329.20, 413.20) --> (327.80, 416.80)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1459.8MB
Summary Report:
Instances move: 5998 (out of 30065 movable)
Mean displacement: 0.74 um
Max displacement: 5.00 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_9627_0) (329.2, 413.2) -> (327.8, 416.8)
	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND2D2
Total net bbox length = 4.866e+05 (2.270e+05 2.596e+05) (ext = 1.900e+04)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1459.8MB
*** Finished refinePlace (0:45:24 mem=1459.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1459.8M)


Density : 0.6775
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.6 real=0:00:01.0 mem=1459.8M) ***
** GigaOpt Optimizer WNS Slack -0.554 TNS Slack -485.588 Density 67.75
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1149 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:05:29 real=0:05:29 mem=1459.8M) ***

End: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.554  TNS Slack -485.588 Density 67.75
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    67.75%|        -|  -0.554|-485.588|   0:00:00.0| 1451.3M|
|    67.75%|        1|  -0.554|-485.588|   0:00:01.0| 1451.3M|
|    67.69%|      118|  -0.554|-485.595|   0:00:02.0| 1451.3M|
|    67.68%|       13|  -0.554|-485.595|   0:00:00.0| 1451.3M|
|    67.68%|        0|  -0.554|-485.595|   0:00:00.0| 1451.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.554  TNS Slack -485.595 Density 67.68
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1149 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:03.5) (real = 0:00:03.0) **
*** Starting refinePlace (0:45:28 mem=1451.3M) ***
Total net bbox length = 4.866e+05 (2.271e+05 2.596e+05) (ext = 1.900e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1451.3MB
Summary Report:
Instances move: 0 (out of 30064 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.866e+05 (2.271e+05 2.596e+05) (ext = 1.900e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1451.3MB
*** Finished refinePlace (0:45:28 mem=1451.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1451.3M)


Density : 0.6768
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1451.3M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1302.51M, totSessionCpu=0:45:29).
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16844 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=32086  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 32086 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 1149 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.06% H + 0.18% V. EstWL: 6.345900e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 30937 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.03% V. EstWL: 5.141466e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 106419
[NR-eagl] Layer2(M2)(V) length: 1.930410e+05um, number of vias: 149723
[NR-eagl] Layer3(M3)(H) length: 2.186635e+05um, number of vias: 14495
[NR-eagl] Layer4(M4)(V) length: 6.416400e+04um, number of vias: 9956
[NR-eagl] Layer5(M5)(H) length: 3.679592e+04um, number of vias: 8457
[NR-eagl] Layer6(M6)(V) length: 2.135753e+04um, number of vias: 6379
[NR-eagl] Layer7(M7)(H) length: 2.714050e+04um, number of vias: 6954
[NR-eagl] Layer8(M8)(V) length: 3.734907e+04um, number of vias: 0
[NR-eagl] Total length: 5.985116e+05um, number of vias: 302383
[NR-eagl] End Peak syMemory usage = 1298.4 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.59 seconds
Extraction called for design 'core' of instances=30064 and nets=32344 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1287.746M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1359.57 CPU=0:00:03.6 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.9  real=0:00:05.0  mem= 1359.6M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1   |     9   |     1   |      1  |     0   |     0   |     0   |     0   | -0.70 |          0|          0|          0|  67.68  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.70 |          0|          0|          1|  67.68  |   0:00:00.0|    1435.9M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.70 |          0|          0|          0|  67.68  |   0:00:00.0|    1435.9M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 342 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:00.0 mem=1435.9M) ***

*** Starting refinePlace (0:45:42 mem=1467.9M) ***
Total net bbox length = 4.866e+05 (2.271e+05 2.596e+05) (ext = 1.900e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1467.9MB
Summary Report:
Instances move: 0 (out of 30064 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.866e+05 (2.271e+05 2.596e+05) (ext = 1.900e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1467.9MB
*** Finished refinePlace (0:45:42 mem=1467.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1467.9M)


Density : 0.6768
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1467.9M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.554 -> -0.699 (bump = 0.145)
Begin: GigaOpt postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 258 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.699 TNS Slack -589.010 Density 67.68
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.699|   -0.699|-588.964| -589.010|    67.68%|   0:00:00.0| 1470.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
|  -0.674|   -0.674|-586.910| -586.956|    67.69%|   0:00:00.0| 1470.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
|  -0.669|   -0.669|-585.207| -585.253|    67.69%|   0:00:01.0| 1470.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.664|   -0.664|-582.388| -582.434|    67.69%|   0:00:01.0| 1470.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.662|   -0.662|-580.722| -580.768|    67.70%|   0:00:02.0| 1470.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.655|   -0.655|-580.502| -580.548|    67.71%|   0:00:00.0| 1470.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.650|   -0.650|-577.967| -578.013|    67.72%|   0:00:01.0| 1470.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.647|   -0.647|-577.972| -578.018|    67.72%|   0:00:01.0| 1470.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.647|   -0.647|-576.583| -576.629|    67.72%|   0:00:01.0| 1453.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.647|   -0.647|-576.537| -576.583|    67.72%|   0:00:00.0| 1453.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.640|   -0.640|-575.995| -576.041|    67.74%|   0:00:00.0| 1453.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.640|   -0.640|-574.093| -574.139|    67.73%|   0:00:08.0| 1453.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.640|   -0.640|-573.509| -573.555|    67.76%|   0:00:01.0| 1453.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.640|   -0.640|-573.496| -573.542|    67.76%|   0:00:01.0| 1453.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.640|   -0.640|-573.496| -573.542|    67.76%|   0:00:00.0| 1453.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:16.7 real=0:00:17.0 mem=1453.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.017|   -0.640|  -0.050| -573.542|    67.76%|   0:00:00.0| 1453.2M|   WC_VIEW|  default| psum_mem_instance/Q_reg_91_/D                      |
|   0.000|   -0.640|   0.000| -573.491|    67.76%|   0:00:00.0| 1453.2M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1453.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:17.1 real=0:00:17.0 mem=1453.2M) ***
** GigaOpt Optimizer WNS Slack -0.640 TNS Slack -573.491 Density 67.76
*** Starting refinePlace (0:46:03 mem=1453.2M) ***
Total net bbox length = 4.870e+05 (2.272e+05 2.598e+05) (ext = 1.900e+04)
Move report: Detail placement moves 5 insts, mean move: 2.40 um, max move: 3.60 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U4): (439.20, 332.20) --> (439.20, 335.80)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1453.2MB
Summary Report:
Instances move: 5 (out of 30098 movable)
Mean displacement: 2.40 um
Max displacement: 3.60 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U4) (439.2, 332.2) -> (439.2, 335.8)
	Length: 7 sites, height: 1 rows, site name: core, cell type: NR2D2
Total net bbox length = 4.870e+05 (2.272e+05 2.598e+05) (ext = 1.900e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1453.2MB
*** Finished refinePlace (0:46:03 mem=1453.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1453.2M)


Density : 0.6777
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1453.2M) ***
** GigaOpt Optimizer WNS Slack -0.640 TNS Slack -573.491 Density 67.77
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 352 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:18.4 real=0:00:18.0 mem=1453.2M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.554 -> -0.640 (bump = 0.086)
Begin: GigaOpt nonLegal postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 258 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.640 TNS Slack -573.491 Density 67.77
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.640|   -0.640|-573.491| -573.491|    67.77%|   0:00:00.0| 1472.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.633|   -0.633|-571.102| -571.102|    67.78%|   0:00:17.0| 1472.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.633|   -0.633|-569.479| -569.479|    67.79%|   0:00:04.0| 1472.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.633|   -0.633|-569.304| -569.304|    67.80%|   0:00:01.0| 1472.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.630|   -0.630|-568.374| -568.374|    67.85%|   0:00:00.0| 1455.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.630|   -0.630|-565.826| -565.826|    67.86%|   0:00:04.0| 1455.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.630|   -0.630|-565.826| -565.826|    67.86%|   0:00:00.0| 1455.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.626|   -0.626|-565.510| -565.510|    67.86%|   0:00:00.0| 1455.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.626|   -0.626|-564.338| -564.338|    67.88%|   0:00:08.0| 1455.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.626|   -0.626|-564.228| -564.228|    67.88%|   0:00:01.0| 1455.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.626|   -0.626|-563.583| -563.583|    67.93%|   0:00:01.0| 1455.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.627|   -0.627|-563.530| -563.530|    67.96%|   0:00:10.0| 1455.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.627|   -0.627|-563.022| -563.022|    67.98%|   0:00:03.0| 1455.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.627|   -0.627|-562.906| -562.906|    67.98%|   0:00:00.0| 1455.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.627|   -0.627|-562.635| -562.635|    68.01%|   0:00:02.0| 1455.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.627|   -0.627|-562.397| -562.397|    68.03%|   0:00:01.0| 1455.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.627|   -0.627|-562.397| -562.397|    68.03%|   0:00:00.0| 1455.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:51.5 real=0:00:52.0 mem=1455.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:51.6 real=0:00:52.0 mem=1455.2M) ***
** GigaOpt Optimizer WNS Slack -0.627 TNS Slack -562.397 Density 68.03
*** Starting refinePlace (0:46:59 mem=1455.2M) ***
Total net bbox length = 4.875e+05 (2.275e+05 2.600e+05) (ext = 1.900e+04)
Move report: Detail placement moves 2077 insts, mean move: 0.68 um, max move: 4.40 um
	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_8273_0): (244.80, 422.20) --> (242.20, 420.40)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1460.1MB
Summary Report:
Instances move: 2077 (out of 30248 movable)
Mean displacement: 0.68 um
Max displacement: 4.40 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_8273_0) (244.8, 422.2) -> (242.2, 420.4)
	Length: 7 sites, height: 1 rows, site name: core, cell type: ND2D2
Total net bbox length = 4.884e+05 (2.281e+05 2.603e+05) (ext = 1.900e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1460.1MB
*** Finished refinePlace (0:47:00 mem=1460.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1460.1M)


Density : 0.6803
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=1460.1M) ***
** GigaOpt Optimizer WNS Slack -0.627 TNS Slack -562.397 Density 68.03
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.627|   -0.627|-562.397| -562.397|    68.03%|   0:00:01.0| 1460.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.625|   -0.625|-561.919| -561.919|    68.05%|   0:00:05.0| 1460.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.625|   -0.625|-561.701| -561.701|    68.05%|   0:00:03.0| 1460.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.625|   -0.625|-561.446| -561.446|    68.06%|   0:00:01.0| 1460.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.621|   -0.621|-560.857| -560.857|    68.08%|   0:00:00.0| 1460.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.621|   -0.621|-560.070| -560.070|    68.09%|   0:00:16.0| 1469.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.621|   -0.621|-560.031| -560.031|    68.10%|   0:00:03.0| 1469.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.621|   -0.621|-559.771| -559.771|    68.10%|   0:00:01.0| 1469.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.618|   -0.618|-558.478| -558.478|    68.17%|   0:00:01.0| 1469.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.618|   -0.618|-557.095| -557.095|    68.17%|   0:00:08.0| 1469.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.618|   -0.618|-556.759| -556.759|    68.18%|   0:00:01.0| 1469.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.618|   -0.618|-556.600| -556.600|    68.20%|   0:00:00.0| 1469.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.618|   -0.618|-556.473| -556.473|    68.22%|   0:00:01.0| 1469.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.619|   -0.619|-555.930| -555.930|    68.29%|   0:00:27.0| 1469.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.619|   -0.619|-555.848| -555.848|    68.37%|   0:00:07.0| 1469.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.619|   -0.619|-555.742| -555.742|    68.37%|   0:00:00.0| 1469.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.618|   -0.618|-555.394| -555.394|    68.46%|   0:00:05.0| 1469.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.616|   -0.616|-555.245| -555.245|    68.46%|   0:00:01.0| 1469.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.616|   -0.616|-555.194| -555.194|    68.46%|   0:00:04.0| 1469.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.616|   -0.616|-554.934| -554.934|    68.49%|   0:00:00.0| 1469.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.616|   -0.616|-554.820| -554.820|    68.49%|   0:00:01.0| 1469.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.616|   -0.616|-554.581| -554.581|    68.53%|   0:00:12.0| 1469.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.616|   -0.616|-554.544| -554.544|    68.57%|   0:00:05.0| 1469.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.616|   -0.616|-554.623| -554.623|    68.59%|   0:00:02.0| 1469.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:44 real=0:01:45 mem=1469.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.007|   -0.616|  -0.007| -554.623|    68.59%|   0:00:00.0| 1469.6M|   WC_VIEW|  default| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
|   0.000|   -0.616|   0.000| -554.595|    68.59%|   0:00:00.0| 1469.6M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1469.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:44 real=0:01:45 mem=1469.6M) ***
** GigaOpt Optimizer WNS Slack -0.616 TNS Slack -554.595 Density 68.59
*** Starting refinePlace (0:48:45 mem=1469.6M) ***
Total net bbox length = 4.895e+05 (2.286e+05 2.608e+05) (ext = 1.900e+04)
Move report: Detail placement moves 4004 insts, mean move: 0.88 um, max move: 6.00 um
	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_10772_0): (247.40, 415.00) --> (245.00, 411.40)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1472.4MB
Summary Report:
Instances move: 4004 (out of 30493 movable)
Mean displacement: 0.88 um
Max displacement: 6.00 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_10772_0) (247.4, 415) -> (245, 411.4)
	Length: 9 sites, height: 1 rows, site name: core, cell type: OAI21D2
Total net bbox length = 4.914e+05 (2.299e+05 2.615e+05) (ext = 1.900e+04)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1472.4MB
*** Finished refinePlace (0:48:46 mem=1472.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1472.4M)


Density : 0.6859
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.6 real=0:00:01.0 mem=1472.4M) ***
** GigaOpt Optimizer WNS Slack -0.616 TNS Slack -554.595 Density 68.59
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 328 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:02:39 real=0:02:40 mem=1472.4M) ***

End: GigaOpt nonLegal postEco optimization
Design TNS changes after trial route: -485.495 -> -554.495
Begin: GigaOpt TNS recovery
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 258 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.616 TNS Slack -554.595 Density 68.59
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.616|   -0.616|-554.595| -554.595|    68.59%|   0:00:00.0| 1472.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.615|   -0.615|-552.675| -552.675|    68.60%|   0:00:07.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.615|   -0.615|-552.671| -552.671|    68.60%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.615|   -0.615|-552.022| -552.022|    68.61%|   0:00:01.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.615|   -0.615|-551.512| -551.512|    68.63%|   0:00:01.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.615|   -0.615|-550.549| -550.549|    68.63%|   0:00:03.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_15_/D   |
|  -0.615|   -0.615|-550.320| -550.320|    68.64%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_15_/D   |
|  -0.615|   -0.615|-549.942| -549.942|    68.65%|   0:00:02.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_19_/D   |
|  -0.615|   -0.615|-549.206| -549.206|    68.66%|   0:00:03.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_11_/D   |
|  -0.615|   -0.615|-549.047| -549.047|    68.66%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_11_/D   |
|  -0.615|   -0.615|-549.240| -549.240|    68.66%|   0:00:01.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_11_/D   |
|  -0.615|   -0.615|-549.173| -549.173|    68.66%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_11_/D   |
|  -0.615|   -0.615|-548.088| -548.088|    68.66%|   0:00:01.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_18_/D   |
|  -0.615|   -0.615|-548.048| -548.048|    68.66%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_18_/D   |
|  -0.615|   -0.615|-547.930| -547.930|    68.67%|   0:00:02.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_11_/D   |
|  -0.615|   -0.615|-547.554| -547.554|    68.67%|   0:00:01.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_18_/D   |
|  -0.615|   -0.615|-547.242| -547.242|    68.67%|   0:00:01.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_10_/D   |
|  -0.615|   -0.615|-547.192| -547.192|    68.67%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_10_/D   |
|  -0.615|   -0.615|-547.166| -547.166|    68.67%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_10_/D   |
|  -0.615|   -0.615|-546.598| -546.598|    68.68%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_9_/D    |
|  -0.615|   -0.615|-546.589| -546.589|    68.68%|   0:00:01.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_9_/D    |
|  -0.615|   -0.615|-546.567| -546.567|    68.68%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_9_/D    |
|  -0.615|   -0.615|-546.259| -546.259|    68.69%|   0:00:01.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_10_/D   |
|  -0.615|   -0.615|-545.989| -545.989|    68.69%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_8_/D    |
|  -0.615|   -0.615|-545.960| -545.960|    68.69%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_8_/D    |
|  -0.615|   -0.615|-545.480| -545.480|    68.69%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_8_/D    |
|  -0.615|   -0.615|-545.321| -545.321|    68.69%|   0:00:01.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_8_/D    |
|  -0.615|   -0.615|-545.070| -545.070|    68.69%|   0:00:01.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_8_/D    |
|  -0.615|   -0.615|-545.061| -545.061|    68.69%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_8_/D    |
|  -0.615|   -0.615|-544.961| -544.961|    68.70%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_8_/D    |
|  -0.615|   -0.615|-544.959| -544.959|    68.70%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_8_/D    |
|  -0.615|   -0.615|-544.694| -544.694|    68.70%|   0:00:01.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_6_/D    |
|  -0.615|   -0.615|-544.622| -544.622|    68.70%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_6_/D    |
|  -0.615|   -0.615|-544.579| -544.579|    68.70%|   0:00:01.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_7_/D    |
|  -0.615|   -0.615|-544.127| -544.127|    68.70%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_7_/D    |
|  -0.615|   -0.615|-544.013| -544.013|    68.70%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_7_/D    |
|  -0.615|   -0.615|-544.007| -544.007|    68.70%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_7_/D    |
|  -0.615|   -0.615|-543.912| -543.912|    68.70%|   0:00:01.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_6_/D    |
|  -0.615|   -0.615|-543.911| -543.911|    68.70%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_6_/D    |
|  -0.615|   -0.615|-543.830| -543.830|    68.70%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_6_/D    |
|  -0.615|   -0.615|-543.805| -543.805|    68.71%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_6_/D    |
|  -0.615|   -0.615|-543.795| -543.795|    68.71%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_6_/D    |
|  -0.615|   -0.615|-543.734| -543.734|    68.71%|   0:00:01.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_6_/D    |
|  -0.615|   -0.615|-542.843| -542.843|    68.71%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_6_/D    |
|  -0.615|   -0.615|-542.716| -542.716|    68.72%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_6_/D    |
|  -0.615|   -0.615|-542.079| -542.079|    68.72%|   0:00:01.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_5_/D    |
|  -0.615|   -0.615|-542.062| -542.062|    68.72%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_5_/D    |
|  -0.615|   -0.615|-540.870| -540.870|    68.73%|   0:00:01.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_5_/D    |
|  -0.615|   -0.615|-540.849| -540.849|    68.73%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_5_/D    |
|  -0.615|   -0.615|-540.578| -540.578|    68.73%|   0:00:01.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
|  -0.615|   -0.615|-540.553| -540.553|    68.73%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
|  -0.615|   -0.615|-540.266| -540.266|    68.73%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_4_/D    |
|  -0.615|   -0.615|-540.208| -540.208|    68.73%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_4_/D    |
|  -0.615|   -0.615|-540.152| -540.152|    68.73%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_4_/D    |
|  -0.615|   -0.615|-540.007| -540.007|    68.74%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_4_/D    |
|  -0.615|   -0.615|-540.008| -540.008|    68.74%|   0:00:01.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_4_/D    |
|  -0.615|   -0.615|-539.284| -539.284|    68.74%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_3_/D    |
|  -0.615|   -0.615|-539.240| -539.240|    68.74%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_3_/D    |
|  -0.615|   -0.615|-539.141| -539.141|    68.74%|   0:00:01.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_3_/D    |
|  -0.615|   -0.615|-538.445| -538.445|    68.75%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_3_/D    |
|  -0.615|   -0.615|-538.440| -538.440|    68.75%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_3_/D    |
|  -0.615|   -0.615|-538.394| -538.394|    68.75%|   0:00:01.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_3_/D    |
|  -0.615|   -0.615|-538.364| -538.364|    68.75%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_3_/D    |
|  -0.615|   -0.615|-538.289| -538.289|    68.75%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_3_/D    |
|  -0.615|   -0.615|-538.285| -538.285|    68.75%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_3_/D    |
|  -0.615|   -0.615|-538.084| -538.084|    68.76%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_3_/D    |
|  -0.615|   -0.615|-537.950| -537.950|    68.75%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_2_/D    |
|  -0.615|   -0.615|-537.774| -537.774|    68.76%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_2_/D    |
|  -0.615|   -0.615|-537.748| -537.748|    68.76%|   0:00:01.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_2_/D    |
|  -0.615|   -0.615|-537.705| -537.705|    68.76%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_2_/D    |
|  -0.615|   -0.615|-537.677| -537.677|    68.76%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_2_/D    |
|  -0.615|   -0.615|-537.540| -537.540|    68.76%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_2_/D    |
|  -0.615|   -0.615|-537.457| -537.457|    68.77%|   0:00:01.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_2_/D    |
|  -0.615|   -0.615|-537.440| -537.440|    68.77%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_2_/D    |
|  -0.615|   -0.615|-537.440| -537.440|    68.77%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:38.3 real=0:00:39.0 mem=1464.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:38.4 real=0:00:39.0 mem=1464.5M) ***
** GigaOpt Optimizer WNS Slack -0.615 TNS Slack -537.440 Density 68.77
*** Starting refinePlace (0:49:29 mem=1464.5M) ***
Total net bbox length = 4.919e+05 (2.301e+05 2.618e+05) (ext = 1.900e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1464.5MB
Summary Report:
Instances move: 0 (out of 30524 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.919e+05 (2.301e+05 2.618e+05) (ext = 1.900e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1464.5MB
*** Finished refinePlace (0:49:29 mem=1464.5M) ***
Finished re-routing un-routed nets (0:00:00.0 1464.5M)


Density : 0.6877
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1464.5M) ***
** GigaOpt Optimizer WNS Slack -0.615 TNS Slack -537.440 Density 68.77
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 339 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:39.8 real=0:00:40.0 mem=1464.5M) ***

End: GigaOpt TNS recovery
GigaOpt: WNS changes after routing: -0.554 -> -0.615 (bump = 0.061)
Begin: GigaOpt postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 258 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.615 TNS Slack -537.440 Density 68.77
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.615|   -0.615|-537.440| -537.440|    68.77%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.615|   -0.615|-538.588| -538.588|    68.79%|   0:00:11.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:10.4 real=0:00:11.0 mem=1464.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:10.4 real=0:00:11.0 mem=1464.5M) ***
** GigaOpt Optimizer WNS Slack -0.615 TNS Slack -538.588 Density 68.79
*** Starting refinePlace (0:49:44 mem=1464.5M) ***
Total net bbox length = 4.920e+05 (2.302e+05 2.619e+05) (ext = 1.900e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1464.5MB
Summary Report:
Instances move: 0 (out of 30546 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.920e+05 (2.302e+05 2.619e+05) (ext = 1.900e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1464.5MB
*** Finished refinePlace (0:49:44 mem=1464.5M) ***
Finished re-routing un-routed nets (0:00:00.0 1464.5M)


Density : 0.6879
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1464.5M) ***
** GigaOpt Optimizer WNS Slack -0.615 TNS Slack -538.588 Density 68.79
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 342 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:11.8 real=0:00:12.0 mem=1464.5M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 6.339%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1430.2M)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 258 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.615 TNS Slack -538.588 Density 68.79
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.615|   -0.615|-538.588| -538.588|    68.79%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -0.615|   -0.615|-538.588| -538.588|    68.79%|   0:00:03.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_/D   |
|  -0.615|   -0.615|-538.588| -538.588|    68.79%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_6_/D    |
|  -0.615|   -0.615|-538.588| -538.588|    68.79%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_3_/D    |
|  -0.615|   -0.615|-538.612| -538.612|    68.79%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_2_/D    |
|  -0.615|   -0.615|-538.612| -538.612|    68.79%|   0:00:00.0| 1464.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.2 real=0:00:03.0 mem=1464.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.2 real=0:00:03.0 mem=1464.5M) ***
** GigaOpt Optimizer WNS Slack -0.615 TNS Slack -538.612 Density 68.79
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 342 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:03.5 real=0:00:03.0 mem=1464.5M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:48:35, real = 0:48:37, mem = 1315.7M, totSessionCpu=0:49:52 **
** Profile ** Start :  cpu=0:00:00.0, mem=1315.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1315.7M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1323.7M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1323.7M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.615  | -0.615  |  0.001  |
|           TNS (ns):|-538.611 |-538.611 |  0.000  |
|    Violating Paths:|  1152   |  1152   |    0    |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.794%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1323.7M
Info: 1 clock net  excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1118.32MB/1118.32MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1118.32MB/1118.32MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1118.32MB/1118.32MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-10 22:01:50 (2025-Mar-11 05:01:50 GMT)
2025-Mar-10 22:01:50 (2025-Mar-11 05:01:50 GMT): 10%
2025-Mar-10 22:01:50 (2025-Mar-11 05:01:50 GMT): 20%
2025-Mar-10 22:01:50 (2025-Mar-11 05:01:50 GMT): 30%
2025-Mar-10 22:01:50 (2025-Mar-11 05:01:50 GMT): 40%
2025-Mar-10 22:01:50 (2025-Mar-11 05:01:50 GMT): 50%
2025-Mar-10 22:01:50 (2025-Mar-11 05:01:50 GMT): 60%
2025-Mar-10 22:01:50 (2025-Mar-11 05:01:50 GMT): 70%
2025-Mar-10 22:01:50 (2025-Mar-11 05:01:50 GMT): 80%
2025-Mar-10 22:01:50 (2025-Mar-11 05:01:50 GMT): 90%

Finished Levelizing
2025-Mar-10 22:01:50 (2025-Mar-11 05:01:50 GMT)

Starting Activity Propagation
2025-Mar-10 22:01:50 (2025-Mar-11 05:01:50 GMT)
2025-Mar-10 22:01:51 (2025-Mar-11 05:01:51 GMT): 10%
2025-Mar-10 22:01:51 (2025-Mar-11 05:01:51 GMT): 20%

Finished Activity Propagation
2025-Mar-10 22:01:52 (2025-Mar-11 05:01:52 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1119.11MB/1119.11MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-10 22:01:52 (2025-Mar-11 05:01:52 GMT)
 ... Calculating switching power
2025-Mar-10 22:01:52 (2025-Mar-11 05:01:52 GMT): 10%
2025-Mar-10 22:01:52 (2025-Mar-11 05:01:52 GMT): 20%
2025-Mar-10 22:01:52 (2025-Mar-11 05:01:52 GMT): 30%
2025-Mar-10 22:01:52 (2025-Mar-11 05:01:52 GMT): 40%
2025-Mar-10 22:01:52 (2025-Mar-11 05:01:52 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-10 22:01:53 (2025-Mar-11 05:01:53 GMT): 60%
2025-Mar-10 22:01:53 (2025-Mar-11 05:01:53 GMT): 70%
2025-Mar-10 22:01:54 (2025-Mar-11 05:01:54 GMT): 80%
2025-Mar-10 22:01:54 (2025-Mar-11 05:01:54 GMT): 90%

Finished Calculating power
2025-Mar-10 22:01:55 (2025-Mar-11 05:01:55 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1119.21MB/1119.21MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1119.21MB/1119.21MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1119.21MB/1119.21MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-10 22:01:55 (2025-Mar-11 05:01:55 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       79.66692571 	   66.9897%
Total Switching Power:      37.91976873 	   31.8857%
Total Leakage Power:         1.33748666 	    1.1247%
Total Power:               118.92418144
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         42.85       3.087      0.3187       46.25       38.89
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      36.82       34.83       1.019       72.67       61.11
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              79.67       37.92       1.337       118.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      79.67       37.92       1.337       118.9         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OFC1354_array_out_98_ (BUFFD16): 	    0.1461
* 		Highest Leakage Power: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1350 (FA1D4): 	 0.0002651
* 		Total Cap: 	2.15898e-10 F
* 		Total instances in design: 30546
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1119.21MB/1119.21MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.615  TNS Slack -538.612 Density 68.79
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    68.79%|        -|  -0.615|-538.612|   0:00:00.0| 1472.5M|
|    68.79%|        0|  -0.615|-538.612|   0:00:04.0| 1472.5M|
|    68.79%|       69|  -0.615|-538.632|   0:00:14.0| 1472.5M|
|    68.70%|      111|  -0.615|-538.497|   0:00:21.0| 1466.8M|
|    68.70%|        2|  -0.615|-538.497|   0:00:01.0| 1466.8M|
|    68.65%|     1555|  -0.615|-538.344|   0:00:10.0| 1469.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.615  TNS Slack -538.344 Density 68.65
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 342 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:51.0) (real = 0:00:51.0) **
Executing incremental physical updates
*** Starting refinePlace (0:50:50 mem=1435.5M) ***
Total net bbox length = 4.911e+05 (2.296e+05 2.614e+05) (ext = 1.899e+04)
Move report: Detail placement moves 1409 insts, mean move: 0.55 um, max move: 4.00 um
	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_7977_0): (298.00, 434.80) --> (298.40, 438.40)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1435.5MB
Summary Report:
Instances move: 1409 (out of 30399 movable)
Mean displacement: 0.55 um
Max displacement: 4.00 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_7977_0) (298, 434.8) -> (298.4, 438.4)
	Length: 25 sites, height: 1 rows, site name: core, cell type: OAI22D4
Total net bbox length = 4.914e+05 (2.298e+05 2.616e+05) (ext = 1.899e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1435.5MB
*** Finished refinePlace (0:50:51 mem=1435.5M) ***
Checking setup slack degradation ...
Info: 1 clock net  excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.615|   -0.615|-538.344| -538.344|    68.65%|   0:00:00.0| 1469.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=1469.8M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.2 real=0:00:02.0 mem=1469.8M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 342 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1167.72MB/1167.72MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1167.72MB/1167.72MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1167.72MB/1167.72MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-10 22:02:54 (2025-Mar-11 05:02:54 GMT)
2025-Mar-10 22:02:54 (2025-Mar-11 05:02:54 GMT): 10%
2025-Mar-10 22:02:54 (2025-Mar-11 05:02:54 GMT): 20%
2025-Mar-10 22:02:54 (2025-Mar-11 05:02:54 GMT): 30%
2025-Mar-10 22:02:54 (2025-Mar-11 05:02:54 GMT): 40%
2025-Mar-10 22:02:54 (2025-Mar-11 05:02:54 GMT): 50%
2025-Mar-10 22:02:54 (2025-Mar-11 05:02:54 GMT): 60%
2025-Mar-10 22:02:54 (2025-Mar-11 05:02:54 GMT): 70%
2025-Mar-10 22:02:54 (2025-Mar-11 05:02:54 GMT): 80%
2025-Mar-10 22:02:54 (2025-Mar-11 05:02:54 GMT): 90%

Finished Levelizing
2025-Mar-10 22:02:54 (2025-Mar-11 05:02:54 GMT)

Starting Activity Propagation
2025-Mar-10 22:02:54 (2025-Mar-11 05:02:54 GMT)
2025-Mar-10 22:02:55 (2025-Mar-11 05:02:55 GMT): 10%
2025-Mar-10 22:02:55 (2025-Mar-11 05:02:55 GMT): 20%

Finished Activity Propagation
2025-Mar-10 22:02:55 (2025-Mar-11 05:02:55 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1168.15MB/1168.15MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-10 22:02:55 (2025-Mar-11 05:02:55 GMT)
 ... Calculating switching power
2025-Mar-10 22:02:56 (2025-Mar-11 05:02:56 GMT): 10%
2025-Mar-10 22:02:56 (2025-Mar-11 05:02:56 GMT): 20%
2025-Mar-10 22:02:56 (2025-Mar-11 05:02:56 GMT): 30%
2025-Mar-10 22:02:56 (2025-Mar-11 05:02:56 GMT): 40%
2025-Mar-10 22:02:56 (2025-Mar-11 05:02:56 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-10 22:02:56 (2025-Mar-11 05:02:56 GMT): 60%
2025-Mar-10 22:02:57 (2025-Mar-11 05:02:57 GMT): 70%
2025-Mar-10 22:02:58 (2025-Mar-11 05:02:58 GMT): 80%
2025-Mar-10 22:02:58 (2025-Mar-11 05:02:58 GMT): 90%

Finished Calculating power
2025-Mar-10 22:02:59 (2025-Mar-11 05:02:59 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1168.15MB/1168.15MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1168.15MB/1168.15MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1168.15MB/1168.15MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-10 22:02:59 (2025-Mar-11 05:02:59 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       79.52862304 	   67.0487%
Total Switching Power:      37.75773758 	   31.8327%
Total Leakage Power:         1.32684141 	    1.1186%
Total Power:               118.61320239
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         42.85       3.075      0.3187       46.24       38.99
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      36.68       34.68       1.008       72.37       61.01
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              79.53       37.76       1.327       118.6         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      79.53       37.76       1.327       118.6         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OFC1354_array_out_98_ (BUFFD16): 	    0.1461
* 		Highest Leakage Power: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1350 (FA1D4): 	 0.0002651
* 		Total Cap: 	2.1473e-10 F
* 		Total instances in design: 30399
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1168.15MB/1168.15MB)

*** Finished Leakage Power Optimization (cpu=0:01:03, real=0:01:03, mem=1316.00M, totSessionCpu=0:51:03).
Extraction called for design 'core' of instances=30399 and nets=32656 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1295.574M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1373.48 CPU=0:00:03.6 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.0  real=0:00:05.0  mem= 1373.5M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1131.57MB/1131.57MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1131.87MB/1131.87MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1131.87MB/1131.87MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-10 22:03:06 (2025-Mar-11 05:03:06 GMT)
2025-Mar-10 22:03:06 (2025-Mar-11 05:03:06 GMT): 10%
2025-Mar-10 22:03:06 (2025-Mar-11 05:03:06 GMT): 20%

Finished Activity Propagation
2025-Mar-10 22:03:07 (2025-Mar-11 05:03:07 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1132.63MB/1132.63MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-10 22:03:07 (2025-Mar-11 05:03:07 GMT)
 ... Calculating switching power
2025-Mar-10 22:03:07 (2025-Mar-11 05:03:07 GMT): 10%
2025-Mar-10 22:03:07 (2025-Mar-11 05:03:07 GMT): 20%
2025-Mar-10 22:03:07 (2025-Mar-11 05:03:07 GMT): 30%
2025-Mar-10 22:03:07 (2025-Mar-11 05:03:07 GMT): 40%
2025-Mar-10 22:03:07 (2025-Mar-11 05:03:07 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-10 22:03:08 (2025-Mar-11 05:03:08 GMT): 60%
2025-Mar-10 22:03:09 (2025-Mar-11 05:03:09 GMT): 70%
2025-Mar-10 22:03:09 (2025-Mar-11 05:03:09 GMT): 80%
2025-Mar-10 22:03:10 (2025-Mar-11 05:03:10 GMT): 90%

Finished Calculating power
2025-Mar-10 22:03:10 (2025-Mar-11 05:03:10 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1132.63MB/1132.63MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1132.63MB/1132.63MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1132.63MB/1132.63MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-10 22:03:10 (2025-Mar-11 05:03:10 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_preCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       79.52860216 	   67.0487%
Total Switching Power:      37.75773758 	   31.8327%
Total Leakage Power:         1.32684141 	    1.1186%
Total Power:               118.61318154
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         42.85       3.075      0.3187       46.24       38.99
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      36.68       34.68       1.008       72.37       61.01
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              79.53       37.76       1.327       118.6         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      79.53       37.76       1.327       118.6         100
Total leakage power = 1.32684 mW
Cell usage statistics:  
Library tcbn65gpluswc , 30399 cells ( 100.000000%) , 1.32684 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1132.70MB/1132.70MB)


Output file is ./timingReports/core_preCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:49:58, real = 0:49:59, mem = 1316.2M, totSessionCpu=0:51:14 **
** Profile ** Start :  cpu=0:00:00.0, mem=1316.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=1316.2M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1326.3M
** Profile ** Total reports :  cpu=0:00:00.8, mem=1318.2M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1318.2M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.615  | -0.615  |  0.003  |
|           TNS (ns):|-538.480 |-538.480 |  0.000  |
|    Violating Paths:|  1152   |  1152   |    0    |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.654%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1318.2M
**optDesign ... cpu = 0:50:00, real = 0:50:01, mem = 1316.2M, totSessionCpu=0:51:16 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
 *** Writing scheduling file: 'scheduling_file.cts.14172' ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**place_opt_design ... cpu = 0:50:58, real = 0:51:00, mem = 1249.7M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-7098        160  WARNING: %s is an undriven net with %d f...
WARNING   IMPOPT-7136          1  %s '%s' is not supported by Innovus. Set...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 173 warning(s), 0 error(s)

<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
*INFO: Adding fillers to top-module.
*INFO:   Added 1252 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 1675 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 3448 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 4897 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 14848 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 26120 filler insts added - prefix FILLER (CPU: 0:00:00.6).
For 26120 new insts, 26120 new pwr-pin connections were made to global net 'VDD'.
26120 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
For 56519 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> saveDesign placement.enc
Writing Netlist "placement.enc.dat/core.v.gz" ...
Saving AAE Data ...
Saving scheduling_file.cts.14172 in placement.enc.dat/scheduling_file.cts
Saving preference file placement.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=1250.8M) ***
Saving DEF file ...
Saving rc congestion map placement.enc.dat/core.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design placement.enc.dat

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file constraints/core.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Wrote: constraints/core.ccopt
<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 5024 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.
Begin checking placement ... (start mem=1244.9M, init mem=1244.9M)
*info: Placed = 56519         
*info: Unplaced = 0           
Placement Density:98.58%(188077/190793)
Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.1; mem=1244.9M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 208664.800um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
  Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
  Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       5024
    Delay constrained sinks:     5024
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16844 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=32398  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 32398 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 342 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.985560e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 32056 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.425272e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 107410
[NR-eagl] Layer2(M2)(V) length: 1.987274e+05um, number of vias: 152893
[NR-eagl] Layer3(M3)(H) length: 2.272080e+05um, number of vias: 12346
[NR-eagl] Layer4(M4)(V) length: 6.989139e+04um, number of vias: 7252
[NR-eagl] Layer5(M5)(H) length: 4.120881e+04um, number of vias: 5503
[NR-eagl] Layer6(M6)(V) length: 2.488626e+04um, number of vias: 3080
[NR-eagl] Layer7(M7)(H) length: 1.651520e+04um, number of vias: 3584
[NR-eagl] Layer8(M8)(V) length: 2.437759e+04um, number of vias: 0
[NR-eagl] Total length: 6.028147e+05um, number of vias: 292068
[NR-eagl] End Peak syMemory usage = 1251.9 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.41 seconds
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 208664.800um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       5024
    Delay constrained sinks:     5024
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_3_8... 
      Creating channel graph for ccopt_3_8 done.
      Creating channel graph for ccopt_3_4_available_3_8... 
      Creating channel graph for ccopt_3_4_available_3_8 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=927.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=927.360um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:51:34 mem=1306.4M) ***
Total net bbox length = 5.001e+05 (2.343e+05 2.658e+05) (ext = 1.916e+04)
**ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 5.001e+05 (2.343e+05 2.658e+05) (ext = 1.916e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1306.4MB
*** Finished refinePlace (0:51:34 mem=1306.4M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
      [2.02,2.578)            1
      [2.578,3.136)           0
      [3.136,3.694)           3
      [3.694,4.252)           0
      [4.252,4.81)            0
      [4.81,5.368)            1
      [5.368,5.926)           4
      [5.926,6.484)           1
      [6.484,7.042)           1
      [7.042,7.6)             2
      --------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired              Achieved             Node
                       location             location             
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
          7.6          (151.907,142.118)    (159.507,142.118)    ccl clock buffer, uid:A16f7c (a lib_cell CKBD16) at (157.000,141.400), in power domain auto-default
          7.2          (181.107,210.518)    (181.107,203.317)    ccl clock buffer, uid:A16f97 (a lib_cell CKBD16) at (178.600,202.600), in power domain auto-default
          7.02         (151.907,142.118)    (153.893,137.083)    ccl clock buffer, uid:A16f7e (a lib_cell CKBD16) at (150.800,136.000), in power domain auto-default
          6.35         (184.107,210.518)    (184.692,216.282)    ccl clock buffer, uid:A16f85 (a lib_cell CKBD16) at (181.600,215.200), in power domain auto-default
          5.75         (226.507,131.317)    (230.093,133.482)    ccl clock buffer, uid:A16f95 (a lib_cell CKBD16) at (227.000,132.400), in power domain auto-default
          5.65         (141.507,210.518)    (140.893,205.482)    ccl clock buffer, uid:A16f82 (a lib_cell CKBD16) at (137.800,204.400), in power domain auto-default
          5.62         (220.708,131.317)    (221.292,126.283)    ccl clock buffer, uid:A16f64 (a lib_cell CKBD16) at (218.200,125.200), in power domain auto-default
          5.4          (178.907,203.317)    (173.507,203.317)    ccl clock buffer, uid:A16f70 (a lib_cell CKBD16) at (171.000,202.600), in power domain auto-default
          5            (169.708,210.518)    (168.308,214.118)    ccl clock buffer, uid:A170fd (a lib_cell CKBD16) at (165.800,213.400), in power domain auto-default
          3.6          (381.507,178.118)    (381.507,181.718)    ccl clock buffer, uid:A170cc (a lib_cell CKBD16) at (379.000,181.000), in power domain auto-default
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=927.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=927.360um^2
      gate capacitance : top=0.000pF, trunk=0.506pF, leaf=4.579pF, total=5.085pF
      wire capacitance : top=0.000pF, trunk=0.452pF, leaf=4.192pF, total=4.644pF
      wire lengths   : top=0.000um, trunk=2844.180um, leaf=22119.570um, total=24963.750um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.097),trunk(0.095),top(nil), margined worst slew is leaf(0.097),trunk(0.095),top(nil)
      skew_group clk/CON: insertion delay [min=0.339, max=0.432, avg=0.375, sd=0.024], skew [0.093 vs 0.057*, 79.6% {0.341, 0.369, 0.398}] (wid=0.025 ws=0.015) (gid=0.410 gs=0.081)
    Clock network insertion delays are now [0.339ns, 0.432ns] average 0.375ns std.dev 0.024ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=56611 and nets=36756 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1241.160M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=92, i=0, cg=0, l=0, total=92
  Rebuilding timing graph   cell areas     : b=927.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=927.360um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.506pF, leaf=4.579pF, total=5.085pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.454pF, leaf=4.203pF, total=4.657pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=2844.180um, leaf=22119.570um, total=24963.750um
  Rebuilding timing graph   sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.098),trunk(0.094),top(nil), margined worst slew is leaf(0.098),trunk(0.094),top(nil)
    skew_group clk/CON: insertion delay [min=0.339, max=0.432, avg=0.376, sd=0.023], skew [0.093 vs 0.057*, 79.8% {0.341, 0.369, 0.398}] (wid=0.025 ws=0.016) (gid=0.410 gs=0.081)
  Clock network insertion delays are now [0.339ns, 0.432ns] average 0.376ns std.dev 0.023ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=927.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=927.360um^2
      gate capacitance : top=0.000pF, trunk=0.506pF, leaf=4.579pF, total=5.085pF
      wire capacitance : top=0.000pF, trunk=0.454pF, leaf=4.203pF, total=4.657pF
      wire lengths   : top=0.000um, trunk=2844.180um, leaf=22119.570um, total=24963.750um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.098),trunk(0.094),top(nil), margined worst slew is leaf(0.098),trunk(0.094),top(nil)
      skew_group clk/CON: insertion delay [min=0.339, max=0.432, avg=0.376, sd=0.023], skew [0.093 vs 0.057*, 79.8% {0.341, 0.369, 0.398}] (wid=0.025 ws=0.016) (gid=0.410 gs=0.081)
    Clock network insertion delays are now [0.339ns, 0.432ns] average 0.376ns std.dev 0.023ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=927.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=927.360um^2
      gate capacitance : top=0.000pF, trunk=0.506pF, leaf=4.579pF, total=5.085pF
      wire capacitance : top=0.000pF, trunk=0.454pF, leaf=4.203pF, total=4.657pF
      wire lengths   : top=0.000um, trunk=2844.180um, leaf=22119.570um, total=24963.750um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.098),trunk(0.094),top(nil), margined worst slew is leaf(0.098),trunk(0.094),top(nil)
      skew_group clk/CON: insertion delay [min=0.339, max=0.432, avg=0.376, sd=0.023], skew [0.093 vs 0.057*, 79.8% {0.341, 0.369, 0.398}] (wid=0.025 ws=0.016) (gid=0.410 gs=0.081)
    Clock network insertion delays are now [0.339ns, 0.432ns] average 0.376ns std.dev 0.023ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=91, i=0, cg=0, l=0, total=91
      cell areas     : b=917.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=917.280um^2
      gate capacitance : top=0.000pF, trunk=0.500pF, leaf=4.579pF, total=5.080pF
      wire capacitance : top=0.000pF, trunk=0.451pF, leaf=4.203pF, total=4.654pF
      wire lengths   : top=0.000um, trunk=2830.352um, leaf=22119.570um, total=24949.923um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.098),trunk(0.094),top(nil), margined worst slew is leaf(0.098),trunk(0.094),top(nil)
      skew_group clk/CON: insertion delay [min=0.282, max=0.375, avg=0.319, sd=0.024], skew [0.093 vs 0.057*, 79.1% {0.283, 0.312, 0.340}] (wid=0.026 ws=0.016) (gid=0.352 gs=0.081)
    Clock network insertion delays are now [0.282ns, 0.375ns] average 0.319ns std.dev 0.024ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=91, i=0, cg=0, l=0, total=91
      cell areas     : b=917.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=917.280um^2
      gate capacitance : top=0.000pF, trunk=0.500pF, leaf=4.579pF, total=5.080pF
      wire capacitance : top=0.000pF, trunk=0.451pF, leaf=4.203pF, total=4.654pF
      wire lengths   : top=0.000um, trunk=2830.352um, leaf=22119.570um, total=24949.923um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.098),trunk(0.094),top(nil), margined worst slew is leaf(0.098),trunk(0.094),top(nil)
      skew_group clk/CON: insertion delay [min=0.282, max=0.375, avg=0.319, sd=0.024], skew [0.093 vs 0.057*, 79.1% {0.283, 0.312, 0.340}] (wid=0.026 ws=0.016) (gid=0.352 gs=0.081)
    Clock network insertion delays are now [0.282ns, 0.375ns] average 0.319ns std.dev 0.024ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=91, i=0, cg=0, l=0, total=91
      cell areas     : b=917.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=917.280um^2
      gate capacitance : top=0.000pF, trunk=0.500pF, leaf=4.579pF, total=5.080pF
      wire capacitance : top=0.000pF, trunk=0.451pF, leaf=4.203pF, total=4.654pF
      wire lengths   : top=0.000um, trunk=2830.352um, leaf=22119.570um, total=24949.923um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.098),trunk(0.094),top(nil), margined worst slew is leaf(0.098),trunk(0.094),top(nil)
      skew_group clk/CON: insertion delay [min=0.282, max=0.375, avg=0.319, sd=0.024], skew [0.093 vs 0.057*, 79.1% {0.283, 0.312, 0.340}] (wid=0.026 ws=0.016) (gid=0.352 gs=0.081)
    Clock network insertion delays are now [0.282ns, 0.375ns] average 0.319ns std.dev 0.024ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=91, i=0, cg=0, l=0, total=91
      cell areas     : b=917.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=917.280um^2
      gate capacitance : top=0.000pF, trunk=0.500pF, leaf=4.579pF, total=5.080pF
      wire capacitance : top=0.000pF, trunk=0.451pF, leaf=4.203pF, total=4.654pF
      wire lengths   : top=0.000um, trunk=2830.352um, leaf=22119.570um, total=24949.923um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.098),trunk(0.094),top(nil), margined worst slew is leaf(0.098),trunk(0.094),top(nil)
      skew_group clk/CON: insertion delay [min=0.282, max=0.375, avg=0.319, sd=0.024], skew [0.093 vs 0.057*, 79.1% {0.283, 0.312, 0.340}] (wid=0.026 ws=0.016) (gid=0.352 gs=0.081)
    Clock network insertion delays are now [0.282ns, 0.375ns] average 0.319ns std.dev 0.024ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=91, i=0, cg=0, l=0, total=91
      cell areas     : b=917.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=917.280um^2
      gate capacitance : top=0.000pF, trunk=0.500pF, leaf=4.579pF, total=5.080pF
      wire capacitance : top=0.000pF, trunk=0.451pF, leaf=4.203pF, total=4.654pF
      wire lengths   : top=0.000um, trunk=2830.352um, leaf=22119.570um, total=24949.923um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.098),trunk(0.094),top(nil), margined worst slew is leaf(0.098),trunk(0.094),top(nil)
      skew_group clk/CON: insertion delay [min=0.282, max=0.375, avg=0.319, sd=0.024], skew [0.093 vs 0.057*, 79.1% {0.283, 0.312, 0.340}] (wid=0.026 ws=0.016) (gid=0.352 gs=0.081)
    Clock network insertion delays are now [0.282ns, 0.375ns] average 0.319ns std.dev 0.024ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 164 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=91, i=0, cg=0, l=0, total=91
      cell areas     : b=917.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=917.280um^2
      gate capacitance : top=0.000pF, trunk=0.500pF, leaf=4.579pF, total=5.080pF
      wire capacitance : top=0.000pF, trunk=0.451pF, leaf=4.201pF, total=4.652pF
      wire lengths   : top=0.000um, trunk=2827.195um, leaf=22113.023um, total=24940.218um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.098),trunk(0.094),top(nil), margined worst slew is leaf(0.098),trunk(0.094),top(nil)
      skew_group clk/CON: insertion delay [min=0.282, max=0.375, avg=0.319, sd=0.024], skew [0.093 vs 0.057*, 79.1% {0.283, 0.312, 0.340}] (wid=0.026 ws=0.016) (gid=0.352 gs=0.081)
    Clock network insertion delays are now [0.282ns, 0.375ns] average 0.319ns std.dev 0.024ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=91, i=0, cg=0, l=0, total=91
      cell areas     : b=709.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.200um^2
      gate capacitance : top=0.000pF, trunk=0.392pF, leaf=4.579pF, total=4.971pF
      wire capacitance : top=0.000pF, trunk=0.451pF, leaf=4.198pF, total=4.649pF
      wire lengths   : top=0.000um, trunk=2829.845um, leaf=22094.958um, total=24924.803um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.082),top(nil), margined worst slew is leaf(0.105),trunk(0.082),top(nil)
      skew_group clk/CON: insertion delay [min=0.348, max=0.381, avg=0.362, sd=0.007], skew [0.033 vs 0.057, 100% {0.348, 0.361, 0.381}] (wid=0.025 ws=0.015) (gid=0.357 gs=0.024)
    Clock network insertion delays are now [0.348ns, 0.381ns] average 0.362ns std.dev 0.007ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=91, i=0, cg=0, l=0, total=91
      cell areas     : b=709.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.200um^2
      gate capacitance : top=0.000pF, trunk=0.392pF, leaf=4.579pF, total=4.971pF
      wire capacitance : top=0.000pF, trunk=0.451pF, leaf=4.198pF, total=4.649pF
      wire lengths   : top=0.000um, trunk=2829.845um, leaf=22094.958um, total=24924.803um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.082),top(nil), margined worst slew is leaf(0.105),trunk(0.082),top(nil)
      skew_group clk/CON: insertion delay [min=0.348, max=0.381, avg=0.362, sd=0.007], skew [0.033 vs 0.057, 100% {0.348, 0.361, 0.381}] (wid=0.025 ws=0.015) (gid=0.357 gs=0.024)
    Clock network insertion delays are now [0.348ns, 0.381ns] average 0.362ns std.dev 0.007ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=91, i=0, cg=0, l=0, total=91
          cell areas     : b=709.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.200um^2
          gate capacitance : top=0.000pF, trunk=0.392pF, leaf=4.579pF, total=4.971pF
          wire capacitance : top=0.000pF, trunk=0.451pF, leaf=4.198pF, total=4.649pF
          wire lengths   : top=0.000um, trunk=2829.845um, leaf=22094.958um, total=24924.803um
          sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=91, i=0, cg=0, l=0, total=91
      cell areas     : b=709.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.200um^2
      gate capacitance : top=0.000pF, trunk=0.392pF, leaf=4.579pF, total=4.971pF
      wire capacitance : top=0.000pF, trunk=0.451pF, leaf=4.198pF, total=4.649pF
      wire lengths   : top=0.000um, trunk=2829.845um, leaf=22094.958um, total=24924.803um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.082),top(nil), margined worst slew is leaf(0.105),trunk(0.082),top(nil)
    Clock network insertion delays are now [0.348ns, 0.381ns] average 0.362ns std.dev 0.007ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=91, i=0, cg=0, l=0, total=91
    cell areas     : b=709.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.200um^2
    gate capacitance : top=0.000pF, trunk=0.392pF, leaf=4.579pF, total=4.971pF
    wire capacitance : top=0.000pF, trunk=0.451pF, leaf=4.198pF, total=4.649pF
    wire lengths   : top=0.000um, trunk=2829.845um, leaf=22094.958um, total=24924.803um
    sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.105),trunk(0.082),top(nil), margined worst slew is leaf(0.105),trunk(0.082),top(nil)
    skew_group clk/CON: insertion delay [min=0.348, max=0.381, avg=0.362, sd=0.007], skew [0.033 vs 0.057, 100% {0.348, 0.361, 0.381}] (wid=0.025 ws=0.015) (gid=0.357 gs=0.024)
  Clock network insertion delays are now [0.348ns, 0.381ns] average 0.362ns std.dev 0.007ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=91, i=0, cg=0, l=0, total=91
      cell areas     : b=709.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.200um^2
      gate capacitance : top=0.000pF, trunk=0.392pF, leaf=4.579pF, total=4.971pF
      wire capacitance : top=0.000pF, trunk=0.451pF, leaf=4.198pF, total=4.649pF
      wire lengths   : top=0.000um, trunk=2829.845um, leaf=22094.958um, total=24924.803um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.082),top(nil), margined worst slew is leaf(0.105),trunk(0.082),top(nil)
      skew_group clk/CON: insertion delay [min=0.348, max=0.381, avg=0.362, sd=0.007], skew [0.033 vs 0.057, 100% {0.348, 0.361, 0.381}] (wid=0.025 ws=0.015) (gid=0.357 gs=0.024)
    Clock network insertion delays are now [0.348ns, 0.381ns] average 0.362ns std.dev 0.007ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=91, i=0, cg=0, l=0, total=91
          cell areas     : b=709.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.200um^2
          gate capacitance : top=0.000pF, trunk=0.392pF, leaf=4.579pF, total=4.971pF
          wire capacitance : top=0.000pF, trunk=0.451pF, leaf=4.198pF, total=4.649pF
          wire lengths   : top=0.000um, trunk=2829.845um, leaf=22094.958um, total=24924.803um
          sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=91, i=0, cg=0, l=0, total=91
      cell areas     : b=709.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.200um^2
      gate capacitance : top=0.000pF, trunk=0.392pF, leaf=4.579pF, total=4.971pF
      wire capacitance : top=0.000pF, trunk=0.451pF, leaf=4.198pF, total=4.649pF
      wire lengths   : top=0.000um, trunk=2829.845um, leaf=22094.958um, total=24924.803um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.082),top(nil), margined worst slew is leaf(0.105),trunk(0.082),top(nil)
      skew_group clk/CON: insertion delay [min=0.348, max=0.381, avg=0.362, sd=0.007], skew [0.033 vs 0.057, 100% {0.348, 0.361, 0.381}] (wid=0.025 ws=0.015) (gid=0.357 gs=0.024)
    Clock network insertion delays are now [0.348ns, 0.381ns] average 0.362ns std.dev 0.007ns
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=91, i=0, cg=0, l=0, total=91
      cell areas     : b=709.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.200um^2
      gate capacitance : top=0.000pF, trunk=0.392pF, leaf=4.579pF, total=4.971pF
      wire capacitance : top=0.000pF, trunk=0.451pF, leaf=4.198pF, total=4.649pF
      wire lengths   : top=0.000um, trunk=2829.845um, leaf=22094.958um, total=24924.803um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.082),top(nil), margined worst slew is leaf(0.105),trunk(0.082),top(nil)
      skew_group clk/CON: insertion delay [min=0.348, max=0.381, avg=0.362, sd=0.007], skew [0.033 vs 0.057, 100% {0.348, 0.361, 0.381}] (wid=0.025 ws=0.015) (gid=0.357 gs=0.024)
    Clock network insertion delays are now [0.348ns, 0.381ns] average 0.362ns std.dev 0.007ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=91, i=0, cg=0, l=0, total=91
      cell areas     : b=709.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.200um^2
      gate capacitance : top=0.000pF, trunk=0.392pF, leaf=4.579pF, total=4.971pF
      wire capacitance : top=0.000pF, trunk=0.451pF, leaf=4.198pF, total=4.649pF
      wire lengths   : top=0.000um, trunk=2829.845um, leaf=22094.958um, total=24924.803um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.082),top(nil), margined worst slew is leaf(0.105),trunk(0.082),top(nil)
      skew_group clk/CON: insertion delay [min=0.348, max=0.381, avg=0.362, sd=0.007], skew [0.033 vs 0.057, 100% {0.348, 0.361, 0.381}] (wid=0.025 ws=0.015) (gid=0.357 gs=0.024)
    Clock network insertion delays are now [0.348ns, 0.381ns] average 0.362ns std.dev 0.007ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=56610 and nets=36755 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1241.164M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=91, i=0, cg=0, l=0, total=91
  Rebuilding timing graph   cell areas     : b=709.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.200um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.392pF, leaf=4.579pF, total=4.971pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.451pF, leaf=4.198pF, total=4.649pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=2829.845um, leaf=22094.958um, total=24924.803um
  Rebuilding timing graph   sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.105),trunk(0.083),top(nil), margined worst slew is leaf(0.105),trunk(0.083),top(nil)
    skew_group clk/CON: insertion delay [min=0.348, max=0.381, avg=0.362, sd=0.007], skew [0.033 vs 0.057, 100% {0.348, 0.361, 0.381}] (wid=0.025 ws=0.014) (gid=0.357 gs=0.024)
  Clock network insertion delays are now [0.348ns, 0.381ns] average 0.362ns std.dev 0.007ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=91, i=0, cg=0, l=0, total=91
      cell areas     : b=709.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=709.200um^2
      gate capacitance : top=0.000pF, trunk=0.392pF, leaf=4.579pF, total=4.971pF
      wire capacitance : top=0.000pF, trunk=0.451pF, leaf=4.198pF, total=4.649pF
      wire lengths   : top=0.000um, trunk=2829.845um, leaf=22094.958um, total=24924.803um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.083),top(nil), margined worst slew is leaf(0.105),trunk(0.083),top(nil)
      skew_group clk/CON: insertion delay [min=0.348, max=0.381, avg=0.362, sd=0.007], skew [0.033 vs 0.057, 100% {0.348, 0.361, 0.381}] (wid=0.025 ws=0.014) (gid=0.357 gs=0.024)
    Clock network insertion delays are now [0.348ns, 0.381ns] average 0.362ns std.dev 0.007ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=4.971pF fall=4.955pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=4.958pF fall=4.942pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=91, i=0, cg=0, l=0, total=91
      cell areas     : b=684.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=684.000um^2
      gate capacitance : top=0.000pF, trunk=0.378pF, leaf=4.579pF, total=4.958pF
      wire capacitance : top=0.000pF, trunk=0.452pF, leaf=4.198pF, total=4.649pF
      wire lengths   : top=0.000um, trunk=2834.913um, leaf=22093.023um, total=24927.935um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.104),top(nil), margined worst slew is leaf(0.105),trunk(0.104),top(nil)
      skew_group clk/CON: insertion delay [min=0.341, max=0.391, avg=0.369, sd=0.011], skew [0.050 vs 0.057, 100% {0.341, 0.369, 0.391}] (wid=0.024 ws=0.014) (gid=0.369 gs=0.041)
    Clock network insertion delays are now [0.341ns, 0.391ns] average 0.369ns std.dev 0.011ns
BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 3812.86 -> 3906}
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=91, i=0, cg=0, l=0, total=91
      cell areas     : b=684.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=684.000um^2
      gate capacitance : top=0.000pF, trunk=0.378pF, leaf=4.579pF, total=4.958pF
      wire capacitance : top=0.000pF, trunk=0.452pF, leaf=4.198pF, total=4.649pF
      wire lengths   : top=0.000um, trunk=2834.913um, leaf=22093.023um, total=24927.935um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.104),top(nil), margined worst slew is leaf(0.105),trunk(0.104),top(nil)
      skew_group clk/CON: insertion delay [min=0.341, max=0.391, avg=0.369, sd=0.011], skew [0.050 vs 0.057, 100% {0.341, 0.369, 0.391}] (wid=0.024 ws=0.014) (gid=0.369 gs=0.041)
    Clock network insertion delays are now [0.341ns, 0.391ns] average 0.369ns std.dev 0.011ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=91, i=0, cg=0, l=0, total=91
      cell areas     : b=684.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=684.000um^2
      gate capacitance : top=0.000pF, trunk=0.378pF, leaf=4.579pF, total=4.958pF
      wire capacitance : top=0.000pF, trunk=0.452pF, leaf=4.198pF, total=4.649pF
      wire lengths   : top=0.000um, trunk=2834.913um, leaf=22093.023um, total=24927.935um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.104),top(nil), margined worst slew is leaf(0.105),trunk(0.104),top(nil)
      skew_group clk/CON: insertion delay [min=0.341, max=0.391, avg=0.369, sd=0.011], skew [0.050 vs 0.057, 100% {0.341, 0.369, 0.391}] (wid=0.024 ws=0.014) (gid=0.369 gs=0.041)
    Clock network insertion delays are now [0.341ns, 0.391ns] average 0.369ns std.dev 0.011ns
BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 3812.86 -> 3906}
  Improving insertion delay done.
  Total capacitance is (rise=9.607pF fall=9.592pF), of which (rise=4.649pF fall=4.649pF) is wire, and (rise=4.958pF fall=4.942pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:51:49 mem=1306.4M) ***
Total net bbox length = 5.001e+05 (2.343e+05 2.658e+05) (ext = 1.915e+04)
Density distribution unevenness ratio = 0.644%
Move report: Detail placement moves 18755 insts, mean move: 7.15 um, max move: 344.40 um
	Max move on inst (FILLER_2969): (62.20, 53.20) --> (66.40, 393.40)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 1306.4MB
Summary Report:
Instances move: 9074 (out of 25375 movable)
Mean displacement: 1.82 um
Max displacement: 137.80 um (Instance: psum_mem_instance/FE_OFC1123_n1793) (199.2, 127) -> (173, 15.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 5.158e+05 (2.428e+05 2.730e+05) (ext = 1.909e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 1306.4MB
*** Finished refinePlace (0:51:50 mem=1306.4M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:51:51 mem=1306.4M) ***
Total net bbox length = 5.158e+05 (2.428e+05 2.730e+05) (ext = 1.909e+04)
Density distribution unevenness ratio = 0.138%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1306.4MB
Summary Report:
Instances move: 0 (out of 30490 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.158e+05 (2.428e+05 2.730e+05) (ext = 1.909e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1306.4MB
*** Finished refinePlace (0:51:51 mem=1306.4M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:        92 (unrouted=92, trialRouted=0, noStatus=0, routed=0, fixed=0)
  Non-clock: 32397 (unrouted=0, trialRouted=32397, noStatus=0, routed=0, fixed=0)
(Not counting 4266 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=56610 and nets=36755 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1309.617M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 92 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 92 nets.
  Preferred NanoRoute mode settings: Current

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon Mar 10 22:03:51 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 36753 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1131.54 (MB), peak = 1193.62 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Mon Mar 10 22:04:11 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Mar 10 22:04:12 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2198          79       23256    92.29%
#  Metal 2        V        2206          84       23256     0.74%
#  Metal 3        H        2277           0       23256     0.43%
#  Metal 4        V        1596         694       23256     3.23%
#  Metal 5        H        2277           0       23256     0.00%
#  Metal 6        V        2290           0       23256     0.00%
#  Metal 7        H         569           0       23256     0.00%
#  Metal 8        V         572           0       23256     0.00%
#  --------------------------------------------------------------
#  Total                  13986       4.67%  186048    12.09%
#
#  92 nets (0.25%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1135.43 (MB), peak = 1193.62 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1164.29 (MB), peak = 1193.62 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1164.49 (MB), peak = 1193.62 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 4266 (skipped).
#Total number of selected nets for routing = 92.
#Total number of unselected nets (but routable) for routing = 32397 (skipped).
#Total number of nets in the design = 36755.
#
#32397 skipped nets do not have any wires.
#92 routable nets have only global wires.
#92 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 92               0  
#------------------------------------------------
#        Total                 92               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 92                340           32057  
#-------------------------------------------------------------------
#        Total                 92                340           32057  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      9(0.04%)   (0.04%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      9(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 92
#Total wire length = 25044 um.
#Total half perimeter of net bounding box = 9712 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 111 um.
#Total wire length on LAYER M3 = 15291 um.
#Total wire length on LAYER M4 = 9483 um.
#Total wire length on LAYER M5 = 63 um.
#Total wire length on LAYER M6 = 96 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 13066
#Up-Via Summary (total 13066):
#           
#-----------------------
#  Metal 1         5206
#  Metal 2         4633
#  Metal 3         3173
#  Metal 4           27
#  Metal 5           27
#-----------------------
#                 13066 
#
#Total number of involved priority nets 92
#Maximum src to sink distance for priority net 384.1
#Average of max src_to_sink distance for priority net 98.2
#Average of ave src_to_sink distance for priority net 56.9
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.04%.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1164.64 (MB), peak = 1193.62 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1141.12 (MB), peak = 1193.62 (MB)
#Start Track Assignment.
#Done with 3592 horizontal wires in 2 hboxes and 2354 vertical wires in 2 hboxes.
#Done with 106 horizontal wires in 2 hboxes and 39 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 92
#Total wire length = 27864 um.
#Total half perimeter of net bounding box = 9712 um.
#Total wire length on LAYER M1 = 2850 um.
#Total wire length on LAYER M2 = 107 um.
#Total wire length on LAYER M3 = 15269 um.
#Total wire length on LAYER M4 = 9479 um.
#Total wire length on LAYER M5 = 59 um.
#Total wire length on LAYER M6 = 101 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 13066
#Up-Via Summary (total 13066):
#           
#-----------------------
#  Metal 1         5206
#  Metal 2         4633
#  Metal 3         3173
#  Metal 4           27
#  Metal 5           27
#-----------------------
#                 13066 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1157.66 (MB), peak = 1193.62 (MB)
#
#Cpu time = 00:00:22
#Elapsed time = 00:00:22
#Increased memory = 46.48 (MB)
#Total memory = 1157.70 (MB)
#Peak memory = 1193.62 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 5.3% of the total area was rechecked for DRC, and 76.8% required routing.
#    number of violations = 0
#cpu time = 00:00:38, elapsed time = 00:00:38, memory = 1190.07 (MB), peak = 1195.55 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1152.46 (MB), peak = 1195.55 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 92
#Total wire length = 26136 um.
#Total half perimeter of net bounding box = 9712 um.
#Total wire length on LAYER M1 = 11 um.
#Total wire length on LAYER M2 = 1158 um.
#Total wire length on LAYER M3 = 14371 um.
#Total wire length on LAYER M4 = 10596 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 14843
#Total number of multi-cut vias = 91 (  0.6%)
#Total number of single cut vias = 14752 ( 99.4%)
#Up-Via Summary (total 14843):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5094 ( 98.2%)        91 (  1.8%)       5185
#  Metal 2        5011 (100.0%)         0 (  0.0%)       5011
#  Metal 3        4647 (100.0%)         0 (  0.0%)       4647
#-----------------------------------------------------------
#                14752 ( 99.4%)        91 (  0.6%)      14843 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:39
#Elapsed time = 00:00:39
#Increased memory = -6.96 (MB)
#Total memory = 1150.74 (MB)
#Peak memory = 1195.55 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:39
#Elapsed time = 00:00:39
#Increased memory = -6.96 (MB)
#Total memory = 1150.74 (MB)
#Peak memory = 1195.55 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:02
#Elapsed time = 00:01:02
#Increased memory = 46.39 (MB)
#Total memory = 1129.46 (MB)
#Peak memory = 1195.55 (MB)
#Number of warnings = 28
#Total number of warnings = 28
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar 10 22:04:53 2025
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 92 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000           1
        50.000     100.000          68
       100.000     150.000          15
       150.000     200.000           5
       200.000     250.000           2
       250.000     300.000           0
       300.000     350.000           0
       350.000     400.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      --------------------------------------
      From (%)    To (%)     Number of paths
      --------------------------------------
      below         0.000          10
        0.000      20.000          45
       20.000      40.000          20
       40.000      60.000           9
       60.000      80.000           6
       80.000     100.000           0
      100.000     120.000           2
      --------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net ofifo_inst/CTS_8 (67 terminals)
    Guided length:  max path =    58.943um, total =   261.642um
    Routed length:  max path =   129.400um, total =   282.780um
    Deviation:      max path =   119.536%,  total =     8.079%

    Net CTS_164 (83 terminals)
    Guided length:  max path =    76.025um, total =   327.058um
    Routed length:  max path =   157.400um, total =   361.500um
    Deviation:      max path =   107.037%,  total =    10.531%

    Net psum_mem_instance/CTS_35 (66 terminals)
    Guided length:  max path =    70.192um, total =   308.438um
    Routed length:  max path =   124.600um, total =   338.360um
    Deviation:      max path =    77.512%,  total =     9.701%

    Net CTS_190 (59 terminals)
    Guided length:  max path =    46.825um, total =   249.803um
    Routed length:  max path =    80.000um, total =   284.280um
    Deviation:      max path =    70.849%,  total =    13.802%

    Net CTS_200 (49 terminals)
    Guided length:  max path =    78.218um, total =   247.352um
    Routed length:  max path =   130.600um, total =   282.360um
    Deviation:      max path =    66.970%,  total =    14.153%

    Net CTS_169 (82 terminals)
    Guided length:  max path =    81.873um, total =   306.933um
    Routed length:  max path =   136.200um, total =   385.400um
    Deviation:      max path =    66.356%,  total =    25.565%

    Net CTS_196 (80 terminals)
    Guided length:  max path =    64.573um, total =   302.858um
    Routed length:  max path =   106.800um, total =   358.780um
    Deviation:      max path =    65.395%,  total =    18.465%

    Net mac_array_instance/CTS_76 (66 terminals)
    Guided length:  max path =    81.218um, total =   305.495um
    Routed length:  max path =   130.800um, total =   346.920um
    Deviation:      max path =    61.049%,  total =    13.560%

    Net CTS_202 (61 terminals)
    Guided length:  max path =    72.903um, total =   259.808um
    Routed length:  max path =   116.000um, total =   285.060um
    Deviation:      max path =    59.117%,  total =     9.720%

    Net CTS_203 (57 terminals)
    Guided length:  max path =    52.695um, total =   227.153um
    Routed length:  max path =    82.200um, total =   258.940um
    Deviation:      max path =    55.992%,  total =    13.994%

Set FIXED routing status on 92 net(s)
Set FIXED placed status on 91 instance(s)
Net route status summary:
  Clock:        92 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=92)
  Non-clock: 32397 (unrouted=32397, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 4266 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16844 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 92  numPreroutedWires = 15647
[NR-eagl] Read numTotalNets=32489  numIgnoredNets=92
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] Rule id 1. Nets 32397 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 307 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.956400e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 32090 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 5.402196e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 1.100000e+01um, number of vias: 107571
[NR-eagl] Layer2(M2)(V) length: 1.908445e+05um, number of vias: 148986
[NR-eagl] Layer3(M3)(H) length: 2.239684e+05um, number of vias: 18432
[NR-eagl] Layer4(M4)(V) length: 7.958454e+04um, number of vias: 8895
[NR-eagl] Layer5(M5)(H) length: 5.815158e+04um, number of vias: 5852
[NR-eagl] Layer6(M6)(V) length: 3.212145e+04um, number of vias: 2947
[NR-eagl] Layer7(M7)(H) length: 1.646720e+04um, number of vias: 3481
[NR-eagl] Layer8(M8)(V) length: 2.404420e+04um, number of vias: 0
[NR-eagl] Total length: 6.251929e+05um, number of vias: 296164
End of congRepair (cpu=0:00:01.4, real=0:00:01.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=56610 and nets=36755 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1299.590M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk Low-Fanout (<=5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.088        0.089      1.014       0.000        0.000      1.000      1.000         1.000
    S->S Wire Len.       um        143.793      144.875      1.008     134.761      136.764      1.000      1.015         0.985
    S->S Wire Res.       Ohm       164.405      165.208      1.005     146.310      149.830      1.000      1.024         0.976
    S->S Wire Res./um    Ohm         1.126        1.084      0.963       0.530        0.470      0.984      0.873         1.109
    Total Wire Len.      um        207.723      209.333      1.008     216.743      218.740      1.000      1.009         0.991
    Trans. Time          ns          0.047        0.049      1.024       0.032        0.033      1.000      1.025         0.976
    Wire Cap.            fF         32.262       32.905      1.020      33.743       33.993      1.000      1.007         0.992
    Wire Cap./um         fF          0.103        0.105      1.020       0.090        0.091      0.999      1.020         0.979
    Wire Delay           ns          0.005        0.005      1.029       0.005        0.005      1.000      1.025         0.975
    Wire Skew            ns          0.003        0.003      1.074       0.003        0.003      0.999      1.095         0.911
    ------------------------------------------------------------------------------------------------------------------------------
    
    Top/Trunk High-Fanout (>5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.083        0.083      1.009      0.017         0.018      1.000      1.020         0.980
    S->S Wire Len.       um         85.149       87.667      1.030     57.527        57.446      0.998      0.996         0.999
    S->S Wire Res.       Ohm       104.619      107.611      1.029     64.829        64.992      0.994      0.996         0.992
    S->S Wire Res./um    Ohm         1.408        1.357      0.964      0.440         0.304      0.969      0.670         1.402
    Total Wire Len.      um        315.963      323.171      1.023     63.329        64.659      0.997      1.018         0.976
    Trans. Time          ns          0.088        0.089      1.014      0.015         0.015      0.999      1.022         0.977
    Wire Cap.            fF         50.727       52.080      1.027      9.338         9.780      0.995      1.042         0.950
    Wire Cap./um         fF          0.161        0.162      1.003      0.005         0.003      0.942      0.606         1.462
    Wire Delay           ns          0.005        0.005      1.030      0.003         0.003      0.992      0.980         1.004
    Wire Skew            ns          0.006        0.006      1.035      0.003         0.003      0.981      0.978         0.983
    ------------------------------------------------------------------------------------------------------------------------------
    
    Leaf Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.098        0.097      0.995      0.006         0.006      0.977      0.970         0.984
    S->S Wire Len.       um         43.178       54.010      1.251     21.745        27.385      0.811      1.021         0.644
    S->S Wire Res.       Ohm        68.870       77.230      1.121     29.885        36.587      0.798      0.977         0.652
    S->S Wire Res./um    Ohm         1.685        1.482      0.880      0.318         0.191      0.831      0.500         1.381
    Total Wire Len.      um        266.181      280.065      1.052     45.880        50.860      0.979      1.086         0.883
    Trans. Time          ns          0.092        0.093      1.010      0.009         0.009      0.985      1.052         0.921
    Wire Cap.            fF         50.573       50.389      0.996      9.685         9.718      0.981      0.984         0.978
    Wire Cap./um         fF          0.189        0.180      0.948      0.009         0.005      0.912      0.497         1.674
    Wire Delay           ns          0.004        0.005      1.401      0.002         0.003      0.713      1.058         0.480
    Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
    
    ------------------------------------------------------------------------
    Route Sink Pin                                            Difference (%)
    ------------------------------------------------------------------------
    CTS_ccl_BUF_CLOCK_NODE_UID_A170fb/I                          -20.000
    CTS_ccl_BUF_CLOCK_NODE_UID_A170f8/I                           -8.333
    CTS_ccl_BUF_CLOCK_NODE_UID_A170f9/I                           -4.878
    mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A17112/I        -3.759
    CTS_ccl_BUF_CLOCK_NODE_UID_A170fa/I                           -3.125
    ------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M2                             0.000um      0.200um        1.599         0.282         0.451
    M3                           381.970um    384.200um        1.599         0.282         0.451
    M4                           241.200um    243.600um        1.599         0.282         0.451
    Preferred Layer Adherence    100.000%      99.968%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Top/Trunk High-Fanout routes):
    
    ------------------------------------------------------------------------
    Route Sink Pin                                            Difference (%)
    ------------------------------------------------------------------------
    CTS_ccl_BUF_CLOCK_NODE_UID_A16f85/I                          -133.333
    mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A170d5/I       -100.000
    CTS_ccl_BUF_CLOCK_NODE_UID_A16f69/I                           -62.500
    CTS_ccl_BUF_CLOCK_NODE_UID_A16f7e/I                           -50.000
    ofifo_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A16f84/I                -36.842
    ------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M2                              0.000um       7.400um       1.599         0.282         0.451
    M3                           1053.235um    1092.800um       1.599         0.282         0.451
    M4                           1158.508um    1162.000um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       99.673%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    Transition Time Violating Nets (Top/Trunk High-Fanout Routes)
    =============================================================
    
    Net: CTS_192:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      17             0.800um         17
    M3                   173.567um      17           188.600um         17
    M4                   186.843um      24           186.400um         27
    -------------------------------------------------------------------------
    Totals               359.000um      58           374.000um         61
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.001ns         -             -
    S->WS Trans. Time      0.104ns       0.106ns         -             -
    S->WS Wire Len.      159.590um     163.200um         -             -
    S->WS Wire Res.      188.726Ohm    197.906Ohm        -             -
    Wire Cap.             58.982fF      61.315fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: CTS_ccl_BUF_CLOCK_NODE_UID_A16f5d/I.
    Post-route worst sink: CTS_ccl_BUF_CLOCK_NODE_UID_A16f5d/I.
    -------------------------------------------------------------------------
    Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_A170f9.
    Driver fanout: 16.
    Driver cell: CKBD12.
    -------------------------------------------------------------------------
    
    Top Wire Delay Differences (Leaf routes):
    
    -------------------------------------------------------------------
    Route Sink Pin                                       Difference (%)
    -------------------------------------------------------------------
    ofifo_inst/col_idx_4__fifo_instance/q7_reg_4_/CP        -857.143
    ofifo_inst/col_idx_5__fifo_instance/q4_reg_11_/CP       -775.000
    ofifo_inst/col_idx_4__fifo_instance/q7_reg_7_/CP        -737.500
    ofifo_inst/col_idx_5__fifo_instance/q5_reg_6_/CP        -725.000
    psum_mem_instance/memory4_reg_95_/CP                    -644.444
    -------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    --------------------------------------------------------------------------------------------------
    Layer                        Pre-Route      Post-Route     Res.           Cap.          RC
                                                               (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    --------------------------------------------------------------------------------------------------
    M1                               0.000um       11.000um       1.787         0.272         0.487
    M2                               0.000um     1150.600um       1.599         0.282         0.451
    M3                           10760.802um    12893.600um       1.599         0.282         0.451
    M4                           11332.220um     9190.200um       1.599         0.282         0.451
    Preferred Layer Adherence      100.000%        95.003%          -             -             -
    --------------------------------------------------------------------------------------------------
    
    Top 5 Transition Time Violating Nets (Leaf Routes)
    ==================================================
    
    Net: CTS_170:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      87            20.800um         87
    M3                   133.803um      87           174.400um         80
    M4                   181.440um     131           143.000um         78
    -------------------------------------------------------------------------
    Totals               314.000um     305           337.000um        245
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.004ns         -             -
    S->WS Trans. Time      0.105ns       0.109ns         -             -
    S->WS Wire Len.       24.997um      55.600um         -             -
    S->WS Wire Res.       39.212Ohm     80.775Ohm        -             -
    Wire Cap.             60.156fF      61.219fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: kmem_instance/Q_reg_22_/CP.
    Post-route worst sink: kmem_instance/Q_reg_27_/CP.
    -------------------------------------------------------------------------
    Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_A16f7a.
    Driver fanout: 86.
    Driver cell: CKBD12.
    -------------------------------------------------------------------------
    
    Net: CTS_169:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      82             9.400um         82
    M3                   159.815um      82           199.600um         80
    M4                   147.118um     119           138.400um         72
    -------------------------------------------------------------------------
    Totals               306.000um     283           346.000um        234
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.004ns         -             -
    S->WS Trans. Time      0.104ns       0.109ns         -             -
    S->WS Wire Len.       29.277um     106.600um         -             -
    S->WS Wire Res.       52.871Ohm    145.293Ohm        -             -
    Wire Cap.             61.722fF      63.987fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: kmem_instance/memory3_reg_61_/CP.
    Post-route worst sink: qmem_instance/memory4_reg_31_/CP.
    -------------------------------------------------------------------------
    Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_A16f78.
    Driver fanout: 81.
    Driver cell: CKBD12.
    -------------------------------------------------------------------------
    
    Net: psum_mem_instance/CTS_33:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      39             5.800um         39
    M3                    97.160um      39           115.800um         40
    M4                   113.160um      57            98.800um         43
    -------------------------------------------------------------------------
    Totals               210.000um     135           218.000um        122
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.002ns         -             -
    S->WS Trans. Time      0.105ns       0.107ns         -             -
    S->WS Wire Len.       57.905um      58.800um         -             -
    S->WS Wire Res.       87.034Ohm     87.258Ohm        -             -
    Wire Cap.             36.603fF      37.404fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: psum_mem_instance/Q_reg_0_/CP.
    Post-route worst sink: psum_mem_instance/Q_reg_0_/CP.
    -------------------------------------------------------------------------
    Driver instance: psum_mem_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16f88.
    Driver fanout: 38.
    Driver cell: CKBD6.
    -------------------------------------------------------------------------
    
    Net: CTS_164:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      83            25.400um         82
    M3                   161.205um      83           170.200um         80
    M4                   165.852um     127           127.800um         75
    -------------------------------------------------------------------------
    Totals               326.000um     293           322.000um        237
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.002ns         -             -
    S->WS Trans. Time      0.105ns       0.107ns         -             -
    S->WS Wire Len.       69.295um      98.400um         -             -
    S->WS Wire Res.      108.433Ohm    145.366Ohm        -             -
    Wire Cap.             63.765fF      59.964fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: kmem_instance/Q_reg_34_/CP.
    Post-route worst sink: kmem_instance/Q_reg_34_/CP.
    -------------------------------------------------------------------------
    Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_A16f63.
    Driver fanout: 82.
    Driver cell: CKBD12.
    -------------------------------------------------------------------------
    
    Net: CTS_203:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      57             8.200um         57
    M3                   100.882um      57           122.200um         56
    M4                   126.270um      81           103.200um         57
    -------------------------------------------------------------------------
    Totals               226.000um     195           233.000um        170
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.001ns         -             -
    S->WS Trans. Time      0.104ns       0.106ns         -             -
    S->WS Wire Len.       39.508um      55.600um         -             -
    S->WS Wire Res.       58.007Ohm     83.775Ohm        -             -
    Wire Cap.             42.855fF      42.555fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink:
    ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_3_/CP.
    Post-route worst sink:
    ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_3_/CP.
    -------------------------------------------------------------------------
    Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_A16f68.
    Driver fanout: 56.
    Driver cell: CKBD8.
    -------------------------------------------------------------------------
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Top of Stack
    Range                    (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
    M2-M3    VIA23_1cut      1.500    0.030    0.046    false
    M3-M4    VIA34_1cut      1.500    0.030    0.046    false
    M4-M5    VIA45_1cut      1.500    0.030    0.046    false
    M5-M6    VIA56_1cut      1.500    0.028    0.043    false
    M6-M7    VIA67_1cut      0.220    0.099    0.022    false
    M7-M8    VIA78_1cut      0.220    0.119    0.026    false
    ----------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    --------------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                            Count                          Count                            Count                 
    --------------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA12_1cut          1.500    0.032    0.047       1          0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063       7          0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_V        1.500    0.032    0.047    4995         98%       ER        91         92%        ER         -          -         -
    M1-M2    VIA12_2cut_N        0.750    0.059    0.044      49          1%        -         4          4%          -        -          -         -
    M1-M2    VIA12_2cut_S        0.750    0.059    0.044      34          1%        -         4          4%          -        -          -         -
    M2-M3    VIA23_1cut          1.500    0.030    0.046    4910        100%       ER       100        100%        ER         -          -         -
    M2-M3    VIA23_1cut_V        1.500    0.030    0.046       1          0%        -        -           -           -        -          -         -
    M3-M4    VIA34_1cut          1.500    0.030    0.046    4508        100%       ER       139        100%        ER         -          -         -
    --------------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=91, i=0, cg=0, l=0, total=91
      cell areas     : b=684.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=684.000um^2
      gate capacitance : top=0.000pF, trunk=0.378pF, leaf=4.579pF, total=4.958pF
      wire capacitance : top=0.000pF, trunk=0.463pF, leaf=4.182pF, total=4.646pF
      wire lengths   : top=0.000um, trunk=2890.200um, leaf=23245.400um, total=26135.600um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after routing clock trees:
      Transition : {count=9, worst=[0.004ns, 0.004ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.002ns sd=0.002ns
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.109),trunk(0.106),top(nil), margined worst slew is leaf(0.109),trunk(0.106),top(nil)
      skew_group clk/CON: insertion delay [min=0.343, max=0.392, avg=0.372, sd=0.010], skew [0.048 vs 0.057, 99.7% {0.344, 0.373, 0.392}] (wid=0.030 ws=0.020) (gid=0.369 gs=0.039)
    Clock network insertion delays are now [0.343ns, 0.392ns] average 0.372ns std.dev 0.010ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1438.25 CPU=0:00:03.8 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.0  real=0:00:05.0  mem= 1438.2M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
      Rebuilding timing graph   cell counts    : b=91, i=0, cg=0, l=0, total=91
      Rebuilding timing graph   cell areas     : b=684.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=684.000um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.378pF, leaf=4.579pF, total=4.958pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.463pF, leaf=4.182pF, total=4.646pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=2890.200um, leaf=23245.400um, total=26135.600um
      Rebuilding timing graph   sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:
      Rebuilding timing graph   Transition : {count=9, worst=[0.004ns, 0.004ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.002ns sd=0.002ns
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=91, i=0, cg=0, l=0, total=91
        cell areas     : b=684.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=684.000um^2
        gate capacitance : top=0.000pF, trunk=0.378pF, leaf=4.579pF, total=4.958pF
        wire capacitance : top=0.000pF, trunk=0.463pF, leaf=4.182pF, total=4.646pF
        wire lengths   : top=0.000um, trunk=2890.200um, leaf=23245.400um, total=26135.600um
        sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Clock DAG net violations PostConditioning initial state:
        Transition : {count=9, worst=[0.004ns, 0.004ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.002ns sd=0.002ns
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 92, tested: 92, violation detected: 9, cannot run: 0, attempted: 9, failed: 0, sized: 9
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           1          1
        leaf            8          8
        ------------------------------
        Total           9          9
        ------------------------------
        
        Upsized: 9, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 18.720um^2
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=91, i=0, cg=0, l=0, total=91
          cell areas     : b=702.720um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=702.720um^2
          gate capacitance : top=0.000pF, trunk=0.388pF, leaf=4.579pF, total=4.968pF
          wire capacitance : top=0.000pF, trunk=0.463pF, leaf=4.182pF, total=4.646pF
          wire lengths   : top=0.000um, trunk=2890.200um, leaf=23245.400um, total=26135.600um
          sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations PostConditioning after DRV fixing:none
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.103),trunk(0.102),top(nil), margined worst slew is leaf(0.103),trunk(0.102),top(nil)
          skew_group clk/CON: insertion delay [min=0.344, max=0.392, avg=0.368, sd=0.010], skew [0.048 vs 0.057, 100% {0.344, 0.370, 0.392}] (wid=0.030 ws=0.020) (gid=0.369 gs=0.037)
        Clock network insertion delays are now [0.344ns, 0.392ns] average 0.368ns std.dev 0.010ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
      Refining placement... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:53:09 mem=1309.0M) ***
Total net bbox length = 5.158e+05 (2.428e+05 2.730e+05) (ext = 1.909e+04)
Density distribution unevenness ratio = 0.421%
Move report: Detail placement moves 2436 insts, mean move: 3.31 um, max move: 181.60 um
	Max move on inst (FILLER_26120): (447.40, 443.80) --> (409.80, 299.80)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1318.8MB
Summary Report:
Instances move: 238 (out of 25375 movable)
Mean displacement: 3.36 um
Max displacement: 10.80 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U251) (447.4, 348.4) -> (447.4, 359.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 5.166e+05 (2.432e+05 2.734e+05) (ext = 1.909e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1318.8MB
*** Finished refinePlace (0:53:09 mem=1318.8M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:53:10 mem=1318.8M) ***
Total net bbox length = 5.166e+05 (2.432e+05 2.734e+05) (ext = 1.909e+04)
Density distribution unevenness ratio = 0.131%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1318.8MB
Summary Report:
Instances move: 0 (out of 30490 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.166e+05 (2.432e+05 2.734e+05) (ext = 1.909e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1318.8MB
*** Finished refinePlace (0:53:10 mem=1318.8M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

      Refining placement done.
      Set dirty flag on 932 insts, 28 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=56610 and nets=36755 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1309.004M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=91, i=0, cg=0, l=0, total=91
      Rebuilding timing graph   cell areas     : b=702.720um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=702.720um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.388pF, leaf=4.579pF, total=4.968pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.463pF, leaf=4.182pF, total=4.646pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=2890.200um, leaf=23245.400um, total=26135.600um
      Rebuilding timing graph   sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:none
    PostConditioning done.
Net route status summary:
  Clock:        92 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=92)
  Non-clock: 32397 (unrouted=0, trialRouted=32397, noStatus=0, routed=0, fixed=0)
(Not counting 4266 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=91, i=0, cg=0, l=0, total=91
      cell areas     : b=702.720um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=702.720um^2
      gate capacitance : top=0.000pF, trunk=0.388pF, leaf=4.579pF, total=4.968pF
      wire capacitance : top=0.000pF, trunk=0.463pF, leaf=4.182pF, total=4.646pF
      wire lengths   : top=0.000um, trunk=2890.200um, leaf=23245.400um, total=26135.600um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after post-conditioning:none
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.103),trunk(0.102),top(nil), margined worst slew is leaf(0.103),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.344, max=0.392, avg=0.368, sd=0.010], skew [0.048 vs 0.057, 100% {0.344, 0.370, 0.392}] (wid=0.030 ws=0.020) (gid=0.369 gs=0.037)
    Clock network insertion delays are now [0.344ns, 0.392ns] average 0.368ns std.dev 0.010ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------
  Cell type      Count    Area
  -------------------------------
  Buffers         91      702.720
  Inverters        0        0.000
  Clock Gates      0        0.000
  Clock Logic      0        0.000
  All             91      702.720
  -------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      2890.200
  Leaf      23245.400
  Total     26135.600
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.388    0.463    0.852
  Leaf     4.579    4.182    8.761
  Total    4.968    4.646    9.613
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  5024     4.579     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk         0.102               0.103
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.344     0.392     0.048       0.057         0.020           0.013           0.368        0.010     100% {0.344, 0.370, 0.392}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.344ns, 0.392ns] average 0.368ns std.dev 0.010ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=91, i=0, cg=0, l=0, total=91
  cell areas     : b=702.720um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=702.720um^2
  gate capacitance : top=0.000pF, trunk=0.388pF, leaf=4.579pF, total=4.968pF
  wire capacitance : top=0.000pF, trunk=0.463pF, leaf=4.182pF, total=4.646pF
  wire lengths   : top=0.000um, trunk=2890.200um, leaf=23245.400um, total=26135.600um
  sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
Clock DAG net violations after update timingGraph:none
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.103),trunk(0.102),top(nil), margined worst slew is leaf(0.103),trunk(0.102),top(nil)
  skew_group clk/CON: insertion delay [min=0.344, max=0.392, avg=0.368, sd=0.010], skew [0.048 vs 0.057, 100% {0.344, 0.370, 0.392}] (wid=0.030 ws=0.020) (gid=0.369 gs=0.037)
Clock network insertion delays are now [0.344ns, 0.392ns] average 0.368ns std.dev 0.010ns
Logging CTS constraint violations... 
  No violations found.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1300.4M, totSessionCpu=0:53:16 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1300.4M)
** Profile ** Start :  cpu=0:00:00.0, mem=1300.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1300.4M
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1374.91 CPU=0:00:03.6 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.0  real=0:00:04.0  mem= 1374.9M) ***
*** Done Building Timing Graph (cpu=0:00:04.6 real=0:00:05.0 totSessionCpu=0:53:21 mem=1374.9M)
** Profile ** Overall slacks :  cpu=0:00:04.6, mem=1374.9M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1374.9M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.772  |
|           TNS (ns):|-578.591 |
|    Violating Paths:|  1238   |
|          All Paths:|  6712   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.023%
       (98.945% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1374.9M
**optDesign ... cpu = 0:00:06, real = 0:00:05, mem = 1315.0M, totSessionCpu=0:53:22 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 30490

Instance distribution across the VT partitions:

 LVT : inst = 13850 (45.4%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 13850 (45.4%)

 HVT : inst = 16640 (54.6%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 16640 (54.6%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1315.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1315.0M) ***
*** Starting optimizing excluded clock nets MEM= 1315.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1315.0M) ***
Include MVT Delays for Hold Opt
*** Timing NOT met, worst failing slack is -0.772
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in TNS mode
Info: 92 nets with fixed/cover wires excluded.
Info: 92 clock nets excluded from IPO operation.
*info: 92 clock nets excluded
*info: 2 special nets excluded.
*info: 258 no-driver nets excluded.
*info: 92 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.772 TNS Slack -578.592 Density 98.94
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.772|   -0.772|-578.592| -578.592|    98.94%|   0:00:00.0| 1525.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.772|   -0.772|-578.520| -578.520|    98.94%|   0:00:04.0| 1531.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_17_/D   |
|  -0.772|   -0.772|-578.566| -578.566|    98.94%|   0:00:02.0| 1531.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_10_/D   |
|  -0.772|   -0.772|-578.303| -578.303|    98.94%|   0:00:01.0| 1531.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_8_/D    |
|  -0.772|   -0.772|-578.076| -578.076|    98.94%|   0:00:00.0| 1531.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_7_/D    |
|  -0.772|   -0.772|-578.076| -578.076|    98.94%|   0:00:01.0| 1532.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_7_/D    |
|  -0.772|   -0.772|-577.957| -577.957|    98.94%|   0:00:00.0| 1532.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_5_/D    |
|  -0.772|   -0.772|-577.933| -577.933|    98.94%|   0:00:01.0| 1532.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_5_/D    |
|  -0.772|   -0.772|-577.734| -577.734|    98.94%|   0:00:00.0| 1532.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_4_/D    |
|  -0.772|   -0.772|-577.702| -577.702|    98.94%|   0:00:00.0| 1532.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_4_/D    |
|  -0.772|   -0.772|-577.632| -577.632|    98.94%|   0:00:00.0| 1532.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_3_/ |
|        |         |        |         |          |            |        |          |         | D                                                  |
|  -0.772|   -0.772|-577.588| -577.588|    98.94%|   0:00:01.0| 1532.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_3_/D    |
|  -0.772|   -0.772|-577.552| -577.552|    98.94%|   0:00:00.0| 1532.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_2_/D    |
|  -0.772|   -0.772|-577.542| -577.542|    98.94%|   0:00:00.0| 1532.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_2_/D    |
|  -0.772|   -0.772|-577.427| -577.427|    98.94%|   0:00:00.0| 1532.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_2_/D    |
|  -0.772|   -0.772|-577.223| -577.223|    98.94%|   0:00:01.0| 1532.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_2_/D    |
|  -0.772|   -0.772|-577.207| -577.207|    98.94%|   0:00:00.0| 1532.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_2_/D    |
|  -0.772|   -0.772|-577.197| -577.197|    98.94%|   0:00:00.0| 1532.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_2_/D    |
|  -0.772|   -0.772|-576.844| -576.844|    98.94%|   0:00:00.0| 1533.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q5_reg_1_/D    |
|  -0.772|   -0.772|-576.808| -576.808|    98.94%|   0:00:01.0| 1533.6M|   WC_VIEW|  reg2reg| psum_mem_instance/memory4_reg_30_/D                |
|  -0.772|   -0.772|-576.808| -576.808|    98.94%|   0:00:00.0| 1533.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:11.9 real=0:00:12.0 mem=1533.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:11.9 real=0:00:12.0 mem=1533.6M) ***
** GigaOpt Optimizer WNS Slack -0.772 TNS Slack -576.808 Density 98.94
*** Starting refinePlace (0:53:44 mem=1549.7M) ***
Total net bbox length = 5.166e+05 (2.432e+05 2.734e+05) (ext = 1.909e+04)
Density distribution unevenness ratio = 0.304%
Density distribution unevenness ratio = 0.295%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1567.7MB
Summary Report:
Instances move: 0 (out of 30397 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.166e+05 (2.432e+05 2.734e+05) (ext = 1.909e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1567.7MB
*** Finished refinePlace (0:53:45 mem=1567.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1567.7M)


Density : 0.9894
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1567.7M) ***
** GigaOpt Optimizer WNS Slack -0.772 TNS Slack -576.808 Density 98.94
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 92 constrained nets 
Layer 7 has 307 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:15.5 real=0:00:15.0 mem=1567.7M) ***

End: GigaOpt Optimization in TNS mode
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in WNS mode
Info: 92 nets with fixed/cover wires excluded.
Info: 92 clock nets excluded from IPO operation.
*info: 92 clock nets excluded
*info: 2 special nets excluded.
*info: 258 no-driver nets excluded.
*info: 92 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.772 TNS Slack -576.808 Density 98.94
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.772|   -0.772|-576.808| -576.808|    98.94%|   0:00:00.0| 1538.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.743|   -0.743|-575.949| -575.949|    98.94%|   0:00:02.0| 1540.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.738|   -0.738|-575.372| -575.372|    98.94%|   0:00:01.0| 1540.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.738|   -0.738|-575.319| -575.319|    98.94%|   0:00:00.0| 1540.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=6.23828 CPU=0:00:03.6 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.0  real=0:00:05.0  mem= 6.2M) ***
{ slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { 0.000 } { 0.053 } { 0 } { 5278 } } } }

_______________________________________________________________________
skewClock sized 0 and inserted 34 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.529|   -0.529|-406.194| -408.539|    98.93%|   0:00:17.0| 1574.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 31 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.326|   -0.326|-364.381| -392.657|    98.93%|   0:00:08.0| 1595.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.326|   -0.326|-364.683| -392.960|    98.92%|   0:00:01.0| 1595.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
|  -0.323|   -0.325|-364.393| -392.669|    98.92%|   0:00:02.0| 1595.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.321|   -0.325|-363.873| -392.149|    98.92%|   0:00:03.0| 1595.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.321|   -0.325|-363.655| -391.931|    98.92%|   0:00:01.0| 1595.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.321|   -0.325|-363.636| -391.913|    98.92%|   0:00:00.0| 1595.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.321|   -0.325|-363.630| -391.907|    98.92%|   0:00:00.0| 1595.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.321|   -0.325|-363.687| -391.963|    98.92%|   0:00:02.0| 1595.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:36.6 real=0:00:37.0 mem=1595.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.325|   -0.325| -28.276| -391.963|    98.92%|   0:00:00.0| 1595.4M|   WC_VIEW|  default| sum_out[26]                                        |
|  -0.306|   -0.321| -28.219| -391.905|    98.92%|   0:00:00.0| 1595.4M|   WC_VIEW|  default| sum_out[26]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1595.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:37.0 real=0:00:37.0 mem=1595.4M) ***
** GigaOpt Optimizer WNS Slack -0.321 TNS Slack -391.905 Density 98.92
*** Starting refinePlace (0:54:27 mem=1611.4M) ***
Total net bbox length = 5.166e+05 (2.433e+05 2.734e+05) (ext = 1.909e+04)
Density distribution unevenness ratio = 0.404%
Density distribution unevenness ratio = 2.550%
Move report: Timing Driven Placement moves 55974 insts, mean move: 4.67 um, max move: 89.40 um
	Max move on inst (psum_mem_instance/FE_OFC1123_n1793): (173.00, 15.40) --> (181.40, 96.40)
	Runtime: CPU: 0:00:12.6 REAL: 0:00:12.0 MEM: 1640.9MB
**ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.602e+05 (2.205e+05 2.397e+05) (ext = 1.976e+04)
Runtime: CPU: 0:00:12.6 REAL: 0:00:12.0 MEM: 1640.9MB
*** Finished refinePlace (0:54:40 mem=1640.9M) ***
Finished re-routing un-routed nets (0:00:00.1 1640.9M)


Density : 0.9915
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:14.5 real=0:00:15.0 mem=1640.9M) ***
** GigaOpt Optimizer WNS Slack -0.358 TNS Slack -394.919 Density 99.15
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.358|   -0.358|-366.679| -394.919|    99.15%|   0:00:00.0| 1640.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
|  -0.334|   -0.334|-363.118| -391.357|    99.15%|   0:00:00.0| 1640.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.332|   -0.332|-362.966| -391.205|    99.15%|   0:00:01.0| 1640.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_5_/D                                            |
|  -0.328|   -0.328|-362.595| -390.835|    99.15%|   0:00:01.0| 1660.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_5_/D                                            |
|  -0.328|   -0.328|-362.384| -390.624|    99.15%|   0:00:00.0| 1660.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.328|   -0.328|-361.642| -389.881|    99.15%|   0:00:00.0| 1660.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.328|   -0.328|-361.595| -389.835|    99.15%|   0:00:02.0| 1660.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 23 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.309|   -0.344|-342.093| -373.769|    99.14%|   0:00:07.0| 1615.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_18_/D   |
|  -0.308|   -0.344|-339.057| -370.733|    99.13%|   0:00:04.0| 1615.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_19_/D   |
|  -0.304|   -0.344|-338.284| -369.960|    99.13%|   0:00:00.0| 1615.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 24 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.297|   -0.344|-323.109| -355.747|    99.13%|   0:00:11.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.294|   -0.344|-323.066| -355.704|    99.13%|   0:00:02.0| 1620.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.292|   -0.344|-322.920| -355.558|    99.13%|   0:00:05.0| 1620.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.292|   -0.344|-322.650| -355.288|    99.13%|   0:00:02.0| 1620.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.292|   -0.344|-322.664| -355.302|    99.12%|   0:00:01.0| 1620.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:36.0 real=0:00:36.0 mem=1620.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.344|   -0.344| -32.638| -355.302|    99.12%|   0:00:00.0| 1620.5M|   WC_VIEW|  default| sum_out[26]                                        |
|  -0.344|   -0.344| -32.638| -355.302|    99.12%|   0:00:00.0| 1620.5M|   WC_VIEW|  default| sum_out[26]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1620.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:36.3 real=0:00:36.0 mem=1620.5M) ***
** GigaOpt Optimizer WNS Slack -0.344 TNS Slack -355.302 Density 99.12
*** Starting refinePlace (0:55:19 mem=1620.5M) ***
Total net bbox length = 4.642e+05 (2.214e+05 2.427e+05) (ext = 1.975e+04)
Density distribution unevenness ratio = 2.537%
Density distribution unevenness ratio = 2.778%
Move report: Timing Driven Placement moves 54438 insts, mean move: 3.16 um, max move: 74.00 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1): (428.60, 326.80) --> (365.40, 316.00)
	Runtime: CPU: 0:00:12.6 REAL: 0:00:13.0 MEM: 1656.1MB
**ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.557e+05 (2.185e+05 2.372e+05) (ext = 1.984e+04)
Runtime: CPU: 0:00:12.7 REAL: 0:00:13.0 MEM: 1656.1MB
*** Finished refinePlace (0:55:32 mem=1656.1M) ***
Finished re-routing un-routed nets (0:00:00.1 1656.1M)


Density : 0.9924
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:14.5 real=0:00:14.0 mem=1656.1M) ***
** GigaOpt Optimizer WNS Slack -0.344 TNS Slack -345.527 Density 99.24
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.317|   -0.344|-312.827| -345.527|    99.24%|   0:00:00.0| 1656.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.306|   -0.344|-311.732| -344.431|    99.24%|   0:00:04.0| 1656.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.304|   -0.344|-311.680| -344.380|    99.24%|   0:00:00.0| 1656.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.304|   -0.344|-311.637| -344.337|    99.22%|   0:00:06.0| 1649.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.304|   -0.344|-311.637| -344.337|    99.22%|   0:00:00.0| 1649.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:10.5 real=0:00:10.0 mem=1649.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.344|   -0.344| -32.700| -344.337|    99.22%|   0:00:01.0| 1649.8M|   WC_VIEW|  default| sum_out[26]                                        |
|  -0.344|   -0.344| -32.700| -344.337|    99.22%|   0:00:00.0| 1649.8M|   WC_VIEW|  default| sum_out[26]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=1649.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:10.8 real=0:00:11.0 mem=1649.8M) ***
** GigaOpt Optimizer WNS Slack -0.344 TNS Slack -344.337 Density 99.22
*** Starting refinePlace (0:55:45 mem=1649.8M) ***
Total net bbox length = 4.579e+05 (2.185e+05 2.394e+05) (ext = 1.984e+04)
Density distribution unevenness ratio = 2.778%
Density distribution unevenness ratio = 2.168%
Move report: Timing Driven Placement moves 50076 insts, mean move: 1.76 um, max move: 43.00 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U503): (363.80, 335.80) --> (405.00, 337.60)
	Runtime: CPU: 0:00:11.0 REAL: 0:00:11.0 MEM: 1656.0MB
**ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.569e+05 (2.193e+05 2.375e+05) (ext = 1.986e+04)
Runtime: CPU: 0:00:11.0 REAL: 0:00:11.0 MEM: 1656.0MB
*** Finished refinePlace (0:55:56 mem=1656.0M) ***
Finished re-routing un-routed nets (0:00:00.1 1656.0M)


Density : 0.9922
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:12.2 real=0:00:12.0 mem=1656.0M) ***
** GigaOpt Optimizer WNS Slack -0.344 TNS Slack -343.138 Density 99.22
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.308|   -0.344|-310.421| -343.138|    99.22%|   0:00:00.0| 1656.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.297|   -0.344|-309.243| -341.960|    99.22%|   0:00:02.0| 1656.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.297|   -0.344|-309.243| -341.960|    99.22%|   0:00:00.0| 1656.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:02.0 mem=1656.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.344|   -0.344| -32.717| -341.960|    99.22%|   0:00:00.0| 1656.0M|   WC_VIEW|  default| sum_out[26]                                        |
|  -0.343|   -0.343| -32.569| -341.812|    99.22%|   0:00:00.0| 1656.0M|   WC_VIEW|  default| sum_out[48]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1656.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.9 real=0:00:02.0 mem=1656.0M) ***
*** Starting refinePlace (0:56:00 mem=1656.0M) ***
Total net bbox length = 4.593e+05 (2.194e+05 2.399e+05) (ext = 1.984e+04)
**ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.593e+05 (2.194e+05 2.399e+05) (ext = 1.984e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1656.0MB
*** Finished refinePlace (0:56:00 mem=1656.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1656.0M)


Density : 0.9922
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1656.0M) ***
** GigaOpt Optimizer WNS Slack -0.343 TNS Slack -341.738 Density 99.22
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 204 constrained nets 
Layer 7 has 308 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:02:11 real=0:02:10 mem=1656.0M) ***

End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in TNS mode
Info: 92 nets with fixed/cover wires excluded.
Info: 204 clock nets excluded from IPO operation.
*info: 204 clock nets excluded
*info: 2 special nets excluded.
*info: 258 no-driver nets excluded.
*info: 92 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.343 TNS Slack -341.738 Density 99.22
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.297|   -0.343|-309.172| -341.738|    99.22%|   0:00:00.0| 1604.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.297|   -0.343|-306.764| -339.331|    99.22%|   0:00:14.0| 1623.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
|  -0.297|   -0.343|-306.741| -339.307|    99.22%|   0:00:00.0| 1623.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
|  -0.297|   -0.343|-307.886| -340.452|    99.19%|   0:00:14.0| 1623.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_10_/D   |
|  -0.297|   -0.343|-302.844| -335.411|    99.19%|   0:00:06.0| 1623.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_62_/D                                           |
|  -0.297|   -0.343|-302.165| -334.732|    99.19%|   0:00:01.0| 1623.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_62_/D                                           |
|  -0.297|   -0.343|-300.704| -333.270|    99.18%|   0:00:02.0| 1604.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_30_/D                                           |
|  -0.297|   -0.343|-300.655| -333.221|    99.18%|   0:00:00.0| 1604.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_30_/D                                           |
|  -0.297|   -0.343|-297.664| -330.231|    99.17%|   0:00:02.0| 1604.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_12_/D   |
|  -0.297|   -0.343|-297.019| -329.586|    99.16%|   0:00:02.0| 1604.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_13_/D                                           |
|  -0.297|   -0.343|-297.000| -329.566|    99.16%|   0:00:01.0| 1623.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_13_/D                                           |
|  -0.297|   -0.343|-294.924| -327.490|    99.16%|   0:00:03.0| 1623.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_18_/D                                           |
|  -0.297|   -0.343|-294.773| -327.339|    99.15%|   0:00:03.0| 1623.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_6_/D                                          |
|  -0.297|   -0.343|-290.879| -323.446|    99.16%|   0:00:01.0| 1623.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_23_/D                                           |
|  -0.297|   -0.343|-290.600| -323.166|    99.16%|   0:00:00.0| 1623.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_23_/D                                           |
|  -0.297|   -0.343|-289.429| -321.995|    99.15%|   0:00:00.0| 1623.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_23_/D                                           |
|  -0.297|   -0.343|-288.159| -320.725|    99.15%|   0:00:03.0| 1623.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_10_/D   |
|  -0.297|   -0.343|-288.060| -320.626|    99.15%|   0:00:02.0| 1623.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_59_/D                                         |
|  -0.297|   -0.343|-286.033| -318.599|    99.15%|   0:00:03.0| 1623.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_24_/D                                           |
|  -0.297|   -0.343|-285.027| -317.594|    99.15%|   0:00:03.0| 1623.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_53_/D                                         |
|  -0.297|   -0.343|-284.400| -316.966|    99.15%|   0:00:00.0| 1623.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_53_/D                                         |
|  -0.297|   -0.343|-283.527| -316.094|    99.15%|   0:00:04.0| 1623.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_12_/D   |
|  -0.297|   -0.343|-282.013| -314.580|    99.15%|   0:00:01.0| 1623.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_10_/D   |
|  -0.297|   -0.343|-280.001| -312.567|    99.15%|   0:00:05.0| 1623.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_25_/D                                         |
|  -0.297|   -0.343|-279.865| -312.432|    99.15%|   0:00:03.0| 1604.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_8_/D    |
|  -0.297|   -0.343|-278.160| -310.726|    99.15%|   0:00:02.0| 1604.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_11_/D   |
|  -0.297|   -0.343|-278.155| -310.722|    99.15%|   0:00:00.0| 1604.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_11_/D   |
|  -0.297|   -0.343|-277.346| -309.912|    99.15%|   0:00:03.0| 1604.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_49_/D                                         |
|  -0.297|   -0.343|-277.031| -309.597|    99.16%|   0:00:03.0| 1623.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_17_/D   |
|  -0.297|   -0.343|-276.848| -309.415|    99.16%|   0:00:01.0| 1623.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_8_/D    |
|  -0.297|   -0.343|-276.647| -309.213|    99.16%|   0:00:02.0| 1623.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_5_/D    |
|  -0.297|   -0.343|-276.555| -309.122|    99.16%|   0:00:02.0| 1623.5M|   WC_VIEW|  reg2reg| psum_mem_instance/memory7_reg_91_/D                |
|  -0.297|   -0.343|-275.763| -308.329|    99.16%|   0:00:02.0| 1623.5M|   WC_VIEW|  reg2reg| psum_mem_instance/memory0_reg_47_/D                |
|  -0.297|   -0.343|-275.742| -308.308|    99.16%|   0:00:03.0| 1623.5M|   WC_VIEW|  reg2reg| psum_mem_instance/memory7_reg_90_/D                |
|  -0.297|   -0.343|-275.742| -308.308|    99.16%|   0:00:00.0| 1623.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:31 real=0:01:31 mem=1623.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:31 real=0:01:31 mem=1623.5M) ***
** GigaOpt Optimizer WNS Slack -0.343 TNS Slack -308.308 Density 99.16
*** Starting refinePlace (0:57:37 mem=1639.5M) ***
Total net bbox length = 4.593e+05 (2.194e+05 2.399e+05) (ext = 1.984e+04)
Density distribution unevenness ratio = 2.177%
Density distribution unevenness ratio = 1.990%
Move report: Timing Driven Placement moves 47909 insts, mean move: 1.58 um, max move: 60.40 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1423): (379.20, 316.00) --> (423.40, 332.20)
	Runtime: CPU: 0:00:10.9 REAL: 0:00:11.0 MEM: 1651.3MB
**ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.572e+05 (2.197e+05 2.376e+05) (ext = 1.986e+04)
Runtime: CPU: 0:00:11.0 REAL: 0:00:11.0 MEM: 1651.3MB
*** Finished refinePlace (0:57:48 mem=1651.3M) ***
Finished re-routing un-routed nets (0:00:00.1 1651.3M)


Density : 0.9916
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:12.1 real=0:00:12.0 mem=1651.3M) ***
** GigaOpt Optimizer WNS Slack -0.343 TNS Slack -308.895 Density 99.16
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 204 constrained nets 
Layer 7 has 337 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:44 real=0:01:44 mem=1651.3M) ***

End: GigaOpt Optimization in TNS mode
Info: 92 nets with fixed/cover wires excluded.
Info: 204 clock nets excluded from IPO operation.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16844 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 92  numPreroutedWires = 15777
[NR-eagl] Read numTotalNets=32565  numIgnoredNets=92
[NR-eagl] There are 112 clock nets ( 112 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 32353 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] Rule id 1. Nets 112 
[NR-eagl] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 337 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.05% V. EstWL: 3.984480e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 112 net(s) in layer range [3, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.04% V. EstWL: 4.698000e+02um
[NR-eagl] 
[NR-eagl] Layer group 3: route 32016 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.21% V. EstWL: 4.671198e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 1.100000e+01um, number of vias: 107725
[NR-eagl] Layer2(M2)(V) length: 1.511063e+05um, number of vias: 141819
[NR-eagl] Layer3(M3)(H) length: 1.937068e+05um, number of vias: 20328
[NR-eagl] Layer4(M4)(V) length: 7.941394e+04um, number of vias: 10103
[NR-eagl] Layer5(M5)(H) length: 5.681160e+04um, number of vias: 6608
[NR-eagl] Layer6(M6)(V) length: 3.129258e+04um, number of vias: 3567
[NR-eagl] Layer7(M7)(H) length: 1.647100e+04um, number of vias: 3924
[NR-eagl] Layer8(M8)(V) length: 2.471549e+04um, number of vias: 0
[NR-eagl] Total length: 5.535288e+05um, number of vias: 294074
[NR-eagl] End Peak syMemory usage = 1454.9 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.47 seconds
Extraction called for design 'core' of instances=56686 and nets=32823 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1449.652M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1540.62 CPU=0:00:03.7 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:05.2  real=0:00:05.0  mem= 1540.6M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 92 nets with fixed/cover wires excluded.
Info: 204 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.36 |          0|          0|          0|  99.16  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.36 |          0|          0|          0|  99.16  |   0:00:00.0|    1616.9M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 204 constrained nets 
Layer 7 has 252 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1616.9M) ***

End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.311 -> -0.310 (bump = -0.001)
Begin: GigaOpt postEco optimization
Info: 92 nets with fixed/cover wires excluded.
Info: 204 clock nets excluded from IPO operation.
*info: 204 clock nets excluded
*info: 2 special nets excluded.
*info: 258 no-driver nets excluded.
*info: 92 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.359 TNS Slack -316.032 Density 99.16
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.305|   -0.359|-283.087| -316.032|    99.16%|   0:00:00.0| 1632.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.294|   -0.359|-282.333| -315.278|    99.16%|   0:00:00.0| 1632.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_19_/D   |
|  -0.289|   -0.359|-281.983| -314.928|    99.16%|   0:00:00.0| 1632.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_19_/D   |
|  -0.289|   -0.359|-281.595| -314.540|    99.15%|   0:00:02.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_19_/D   |
|  -0.289|   -0.359|-281.595| -314.540|    99.15%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_19_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:02.0 mem=1619.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.359|   -0.359| -32.945| -314.540|    99.15%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[48]                                        |
|  -0.349|   -0.349| -32.887| -314.482|    99.15%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[72]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1619.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.9 real=0:00:02.0 mem=1619.2M) ***
** GigaOpt Optimizer WNS Slack -0.349 TNS Slack -314.482 Density 99.15
*** Starting refinePlace (0:58:09 mem=1619.2M) ***
Total net bbox length = 4.596e+05 (2.197e+05 2.399e+05) (ext = 1.986e+04)
**ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.596e+05 (2.197e+05 2.399e+05) (ext = 1.986e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1619.2MB
*** Finished refinePlace (0:58:09 mem=1619.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1619.2M)


Density : 0.9915
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.7 real=0:00:00.0 mem=1619.2M) ***
** GigaOpt Optimizer WNS Slack -0.349 TNS Slack -314.482 Density 99.15
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 204 constrained nets 
Layer 7 has 252 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:03.2 real=0:00:04.0 mem=1619.2M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.311 -> -0.295 (bump = -0.016)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -308.795 -> -314.382
Begin: GigaOpt TNS recovery
Info: 92 nets with fixed/cover wires excluded.
Info: 204 clock nets excluded from IPO operation.
*info: 204 clock nets excluded
*info: 2 special nets excluded.
*info: 258 no-driver nets excluded.
*info: 92 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.349 TNS Slack -314.482 Density 99.15
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.289|   -0.349|-281.595| -314.482|    99.15%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_19_/D   |
|  -0.289|   -0.349|-278.426| -311.313|    99.15%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_19_/D   |
|  -0.289|   -0.349|-277.857| -310.744|    99.16%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.289|   -0.349|-277.844| -310.731|    99.16%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -0.289|   -0.349|-277.034| -309.922|    99.16%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_17_/D   |
|  -0.289|   -0.349|-274.261| -307.148|    99.16%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_10_/D   |
|  -0.289|   -0.349|-274.066| -306.953|    99.16%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.289|   -0.349|-263.816| -296.703|    99.17%|   0:00:02.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_12_/D   |
|  -0.289|   -0.349|-263.801| -296.688|    99.17%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_12_/D   |
|  -0.289|   -0.349|-263.574| -296.461|    99.17%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
|  -0.289|   -0.349|-262.711| -295.598|    99.17%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
|  -0.289|   -0.349|-256.983| -289.870|    99.18%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_16_/D   |
|  -0.289|   -0.349|-256.948| -289.835|    99.18%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_16_/D   |
|  -0.289|   -0.349|-255.322| -288.209|    99.18%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_16_/D   |
|  -0.289|   -0.349|-254.359| -287.246|    99.18%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_30_/D                                           |
|  -0.289|   -0.349|-253.749| -286.636|    99.19%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_36_/D                                         |
|  -0.289|   -0.349|-251.789| -284.676|    99.20%|   0:00:02.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_43_/D                                           |
|  -0.289|   -0.349|-249.609| -282.496|    99.21%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_6_/D                                            |
|  -0.289|   -0.349|-249.441| -282.328|    99.21%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_6_/D                                            |
|  -0.289|   -0.349|-246.351| -279.238|    99.22%|   0:00:02.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_20_/D                                         |
|  -0.289|   -0.349|-239.474| -272.361|    99.23%|   0:00:02.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
|  -0.289|   -0.349|-239.388| -272.275|    99.23%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
|  -0.289|   -0.349|-237.417| -270.304|    99.24%|   0:00:02.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_23_/D                                           |
|  -0.289|   -0.349|-237.092| -269.979|    99.24%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_23_/D                                           |
|  -0.289|   -0.349|-237.092| -269.979|    99.24%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_23_/D                                           |
|  -0.289|   -0.349|-234.471| -267.358|    99.25%|   0:00:02.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_3_/D                                            |
|  -0.289|   -0.349|-234.346| -267.233|    99.25%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_3_/D                                            |
|  -0.289|   -0.349|-234.320| -267.207|    99.25%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_3_/D                                            |
|  -0.289|   -0.349|-233.133| -266.020|    99.26%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_20_/D                                           |
|  -0.289|   -0.349|-233.085| -265.972|    99.26%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_20_/D                                           |
|  -0.289|   -0.349|-230.516| -263.403|    99.26%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_38_/D                                           |
|  -0.289|   -0.349|-226.298| -259.185|    99.27%|   0:00:02.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_10_/D   |
|  -0.289|   -0.349|-226.149| -259.036|    99.27%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_10_/D   |
|  -0.289|   -0.349|-224.954| -257.841|    99.28%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_7_/D                                            |
|  -0.289|   -0.349|-224.911| -257.798|    99.28%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_7_/D                                            |
|  -0.289|   -0.349|-223.114| -256.001|    99.28%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_7_/D    |
|  -0.289|   -0.349|-221.462| -254.348|    99.29%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_43_/D                                           |
|  -0.289|   -0.349|-221.347| -254.234|    99.29%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_43_/D                                           |
|  -0.289|   -0.349|-221.224| -254.111|    99.29%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_43_/D                                           |
|  -0.289|   -0.349|-221.193| -254.080|    99.29%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_43_/D                                           |
|  -0.289|   -0.349|-219.233| -252.120|    99.30%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_30_/D                                         |
|  -0.289|   -0.349|-218.657| -251.544|    99.30%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_5_/D    |
|  -0.289|   -0.349|-218.635| -251.522|    99.30%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_5_/D    |
|  -0.289|   -0.349|-218.511| -251.398|    99.30%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_7_/D    |
|  -0.289|   -0.349|-218.502| -251.389|    99.30%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_7_/D    |
|  -0.289|   -0.349|-218.441| -251.328|    99.31%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_13_/D                                         |
|  -0.289|   -0.349|-218.440| -251.327|    99.31%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_13_/D                                         |
|  -0.289|   -0.349|-218.435| -251.322|    99.31%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_9_/D                                          |
|  -0.289|   -0.349|-218.435| -251.322|    99.31%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_19_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:35.2 real=0:00:36.0 mem=1619.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.349|   -0.349| -32.887| -251.322|    99.31%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[72]                                        |
|  -0.349|   -0.349| -32.127| -250.561|    99.32%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[26]                                        |
|  -0.349|   -0.349| -32.074| -250.508|    99.32%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[50]                                        |
|  -0.349|   -0.349| -31.963| -250.397|    99.32%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[49]                                        |
|  -0.349|   -0.349| -31.839| -250.274|    99.32%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[24]                                        |
|  -0.349|   -0.349| -31.601| -250.036|    99.32%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[62]                                        |
|  -0.349|   -0.349| -31.469| -249.903|    99.32%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[123]                                       |
|  -0.349|   -0.349| -31.258| -249.693|    99.33%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[95]                                        |
|  -0.349|   -0.349| -30.994| -249.429|    99.33%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[14]                                        |
|  -0.349|   -0.349| -30.874| -249.309|    99.33%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[75]                                        |
|  -0.349|   -0.349| -30.644| -249.079|    99.34%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[117]                                       |
|  -0.349|   -0.349| -30.524| -248.958|    99.34%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[152]                                       |
|  -0.349|   -0.349| -30.359| -248.794|    99.34%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[134]                                       |
|  -0.349|   -0.349| -30.307| -248.741|    99.34%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[109]                                       |
|  -0.349|   -0.349| -30.279| -248.714|    99.34%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[128]                                       |
|  -0.349|   -0.349| -30.241| -248.675|    99.34%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[74]                                        |
|  -0.349|   -0.349| -30.241| -248.675|    99.34%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[72]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:00.0 mem=1619.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:35.9 real=0:00:36.0 mem=1619.2M) ***
** GigaOpt Optimizer WNS Slack -0.349 TNS Slack -248.675 Density 99.34
*** Starting refinePlace (0:58:49 mem=1619.2M) ***
Total net bbox length = 4.601e+05 (2.199e+05 2.402e+05) (ext = 1.989e+04)
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.601e+05 (2.199e+05 2.402e+05) (ext = 1.989e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1619.2MB
*** Finished refinePlace (0:58:50 mem=1619.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1619.2M)


Density : 0.9934
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=1619.2M) ***
** GigaOpt Optimizer WNS Slack -0.349 TNS Slack -248.675 Density 99.34
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 204 constrained nets 
Layer 7 has 252 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:37.2 real=0:00:37.0 mem=1619.2M) ***

End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.178%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 92 nets with fixed/cover wires excluded.
Info: 204 clock nets excluded from IPO operation.
*info: 204 clock nets excluded
*info: 2 special nets excluded.
*info: 258 no-driver nets excluded.
*info: 92 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.349 TNS Slack -248.675 Density 99.34
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.289|   -0.349|-218.435| -248.675|    99.34%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_19_/D   |
|  -0.289|   -0.349|-218.435| -248.675|    99.34%|   0:00:02.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_17_/D                                         |
|  -0.289|   -0.349|-218.435| -248.675|    99.34%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_60_/D                                           |
|  -0.289|   -0.349|-218.435| -248.675|    99.34%|   0:00:01.0| 1619.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_19_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.8 real=0:00:03.0 mem=1619.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.349|   -0.349| -30.241| -248.675|    99.34%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[72]                                        |
|  -0.349|   -0.349| -30.241| -248.675|    99.34%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[116]                                       |
|  -0.349|   -0.349| -30.241| -248.675|    99.34%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[38]                                        |
|  -0.349|   -0.349| -30.241| -248.675|    99.34%|   0:00:00.0| 1619.2M|   WC_VIEW|  default| sum_out[72]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1619.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.0 real=0:00:03.0 mem=1619.2M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 204 constrained nets 
Layer 7 has 252 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:03.4 real=0:00:04.0 mem=1619.2M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:05:40, real = 0:05:39, mem = 1468.3M, totSessionCpu=0:58:57 **
** Profile ** Start :  cpu=0:00:00.0, mem=1468.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1468.3M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1476.3M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1476.3M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.349  | -0.289  | -0.349  |
|           TNS (ns):|-248.674 |-218.434 | -30.241 |
|    Violating Paths:|  1885   |  1725   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.417%
       (99.339% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1476.3M
Info: 92 nets with fixed/cover wires excluded.
Info: 204 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1239.58MB/1239.58MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1239.58MB/1239.58MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1239.58MB/1239.58MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-10 22:10:54 (2025-Mar-11 05:10:54 GMT)
2025-Mar-10 22:10:55 (2025-Mar-11 05:10:55 GMT): 10%
2025-Mar-10 22:10:55 (2025-Mar-11 05:10:55 GMT): 20%
2025-Mar-10 22:10:55 (2025-Mar-11 05:10:55 GMT): 30%
2025-Mar-10 22:10:55 (2025-Mar-11 05:10:55 GMT): 40%
2025-Mar-10 22:10:55 (2025-Mar-11 05:10:55 GMT): 50%
2025-Mar-10 22:10:55 (2025-Mar-11 05:10:55 GMT): 60%
2025-Mar-10 22:10:55 (2025-Mar-11 05:10:55 GMT): 70%
2025-Mar-10 22:10:55 (2025-Mar-11 05:10:55 GMT): 80%
2025-Mar-10 22:10:55 (2025-Mar-11 05:10:55 GMT): 90%

Finished Levelizing
2025-Mar-10 22:10:55 (2025-Mar-11 05:10:55 GMT)

Starting Activity Propagation
2025-Mar-10 22:10:55 (2025-Mar-11 05:10:55 GMT)
2025-Mar-10 22:10:55 (2025-Mar-11 05:10:55 GMT): 10%
2025-Mar-10 22:10:55 (2025-Mar-11 05:10:55 GMT): 20%

Finished Activity Propagation
2025-Mar-10 22:10:56 (2025-Mar-11 05:10:56 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1242.32MB/1242.32MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-10 22:10:56 (2025-Mar-11 05:10:56 GMT)
 ... Calculating switching power
2025-Mar-10 22:10:56 (2025-Mar-11 05:10:56 GMT): 10%
2025-Mar-10 22:10:56 (2025-Mar-11 05:10:56 GMT): 20%
2025-Mar-10 22:10:56 (2025-Mar-11 05:10:56 GMT): 30%
2025-Mar-10 22:10:56 (2025-Mar-11 05:10:56 GMT): 40%
2025-Mar-10 22:10:56 (2025-Mar-11 05:10:56 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-10 22:10:57 (2025-Mar-11 05:10:57 GMT): 60%
2025-Mar-10 22:10:58 (2025-Mar-11 05:10:58 GMT): 70%
2025-Mar-10 22:10:58 (2025-Mar-11 05:10:58 GMT): 80%
2025-Mar-10 22:10:59 (2025-Mar-11 05:10:59 GMT): 90%

Finished Calculating power
2025-Mar-10 22:11:00 (2025-Mar-11 05:11:00 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1242.32MB/1242.32MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1242.32MB/1242.32MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1242.32MB/1242.32MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-10 22:11:00 (2025-Mar-11 05:11:00 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       83.00794026 	   64.4075%
Total Switching Power:      44.25753582 	   34.3403%
Total Leakage Power:         1.61378988 	    1.2522%
Total Power:               128.87926621
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         41.94       2.983      0.3165       45.24        35.1
Macro                                  0           0      0.2448      0.2448      0.1899
IO                                     0           0           0           0           0
Combinational                      36.76       33.19       1.023       70.98       55.07
Clock (Combinational)              4.303       8.085     0.02929       12.42       9.634
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              83.01       44.26       1.614       128.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      83.01       44.26       1.614       128.9         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.303       8.085     0.02929       12.42       9.634
-----------------------------------------------------------------------------------------
Total                              4.303       8.085     0.02929       12.42       9.634
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/CTS_ccl_BUF_clk_G0_L2_4 (CKBD16): 	     0.157
* 		Highest Leakage Power: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1350 (FA1D4): 	 0.0002651
* 		Total Cap: 	2.15781e-10 F
* 		Total instances in design: 56679
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 26120
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1247.21MB/1247.21MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.349  TNS Slack -248.675 Density 99.34
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    99.34%|        -|  -0.349|-248.675|   0:00:00.0| 1625.2M|
|    99.34%|        0|  -0.349|-248.675|   0:00:04.0| 1625.2M|
|    99.34%|        0|  -0.349|-248.675|   0:00:12.0| 1625.2M|
|    99.28%|       66|  -0.349|-248.686|   0:00:22.0| 1619.2M|
|    99.28%|        2|  -0.349|-248.686|   0:00:00.0| 1619.2M|
|    98.88%|     1746|  -0.349|-247.698|   0:00:15.0| 1622.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.349  TNS Slack -247.698 Density 98.88
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 204 constrained nets 
Layer 7 has 252 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:54.2) (real = 0:00:54.0) **
Executing incremental physical updates
*** Starting refinePlace (0:59:59 mem=1587.8M) ***
Total net bbox length = 4.600e+05 (2.198e+05 2.402e+05) (ext = 1.989e+04)
Density distribution unevenness ratio = 2.013%
Density distribution unevenness ratio = 2.405%
Move report: Timing Driven Placement moves 49624 insts, mean move: 1.83 um, max move: 36.40 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U200): (385.60, 397.00) --> (363.60, 411.40)
	Runtime: CPU: 0:00:10.8 REAL: 0:00:11.0 MEM: 1587.8MB
Density distribution unevenness ratio = 2.411%
Move report: Detail placement moves 52377 insts, mean move: 2.79 um, max move: 58.40 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_10565_0): (328.60, 370.00) --> (342.00, 415.00)
	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 1587.8MB
Summary Report:
Instances move: 29750 (out of 30376 movable)
Mean displacement: 4.01 um
Max displacement: 59.40 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U361) (274, 373.6) -> (290.2, 416.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 5.242e+05 (2.523e+05 2.719e+05) (ext = 1.983e+04)
Runtime: CPU: 0:00:13.0 REAL: 0:00:13.0 MEM: 1587.8MB
*** Finished refinePlace (1:00:12 mem=1587.8M) ***
Checking setup slack degradation ...
Info: 92 nets with fixed/cover wires excluded.
Info: 204 clock nets excluded from IPO operation.
Info: 92 nets with fixed/cover wires excluded.
Info: 204 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.349|   -0.349|-247.698| -247.698|    98.88%|   0:00:00.0| 1622.2M|   WC_VIEW|  default| sum_out[72]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1622.2M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=1622.2M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 204 constrained nets 
Layer 7 has 252 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1343.11MB/1343.11MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1343.11MB/1343.11MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1343.11MB/1343.11MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-10 22:12:14 (2025-Mar-11 05:12:14 GMT)
2025-Mar-10 22:12:14 (2025-Mar-11 05:12:14 GMT): 10%
2025-Mar-10 22:12:14 (2025-Mar-11 05:12:14 GMT): 20%
2025-Mar-10 22:12:14 (2025-Mar-11 05:12:14 GMT): 30%
2025-Mar-10 22:12:14 (2025-Mar-11 05:12:14 GMT): 40%
2025-Mar-10 22:12:14 (2025-Mar-11 05:12:14 GMT): 50%
2025-Mar-10 22:12:14 (2025-Mar-11 05:12:14 GMT): 60%
2025-Mar-10 22:12:14 (2025-Mar-11 05:12:14 GMT): 70%
2025-Mar-10 22:12:14 (2025-Mar-11 05:12:14 GMT): 80%
2025-Mar-10 22:12:14 (2025-Mar-11 05:12:14 GMT): 90%

Finished Levelizing
2025-Mar-10 22:12:14 (2025-Mar-11 05:12:14 GMT)

Starting Activity Propagation
2025-Mar-10 22:12:14 (2025-Mar-11 05:12:14 GMT)
2025-Mar-10 22:12:14 (2025-Mar-11 05:12:14 GMT): 10%
2025-Mar-10 22:12:14 (2025-Mar-11 05:12:14 GMT): 20%

Finished Activity Propagation
2025-Mar-10 22:12:15 (2025-Mar-11 05:12:15 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1343.11MB/1343.11MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-10 22:12:15 (2025-Mar-11 05:12:15 GMT)
 ... Calculating switching power
2025-Mar-10 22:12:15 (2025-Mar-11 05:12:15 GMT): 10%
2025-Mar-10 22:12:15 (2025-Mar-11 05:12:15 GMT): 20%
2025-Mar-10 22:12:15 (2025-Mar-11 05:12:15 GMT): 30%
2025-Mar-10 22:12:15 (2025-Mar-11 05:12:15 GMT): 40%
2025-Mar-10 22:12:15 (2025-Mar-11 05:12:15 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-10 22:12:16 (2025-Mar-11 05:12:16 GMT): 60%
2025-Mar-10 22:12:17 (2025-Mar-11 05:12:17 GMT): 70%
2025-Mar-10 22:12:17 (2025-Mar-11 05:12:17 GMT): 80%
2025-Mar-10 22:12:18 (2025-Mar-11 05:12:18 GMT): 90%

Finished Calculating power
2025-Mar-10 22:12:18 (2025-Mar-11 05:12:18 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1343.11MB/1343.11MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1343.11MB/1343.11MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1343.11MB/1343.11MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-10 22:12:18 (2025-Mar-11 05:12:18 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       82.37080959 	   64.4188%
Total Switching Power:      43.90629917 	   34.3373%
Total Leakage Power:         1.59047062 	    1.2438%
Total Power:               127.86757961
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         41.96        2.97      0.3165       45.25       35.39
Macro                                  0           0      0.2448      0.2448      0.1914
IO                                     0           0           0           0           0
Combinational                      36.11       32.85      0.9999       69.96       54.71
Clock (Combinational)              4.303       8.085     0.02929       12.42       9.711
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              82.37       43.91        1.59       127.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      82.37       43.91        1.59       127.9         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.303       8.085     0.02929       12.42       9.711
-----------------------------------------------------------------------------------------
Total                              4.303       8.085     0.02929       12.42       9.711
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/CTS_ccl_BUF_clk_G0_L2_4 (CKBD16): 	     0.157
* 		Highest Leakage Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1005 (FA1D4): 	 0.0002648
* 		Total Cap: 	2.13977e-10 F
* 		Total instances in design: 56586
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 26120
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1343.36MB/1343.36MB)

*** Finished Leakage Power Optimization (cpu=0:01:18, real=0:01:18, mem=1470.37M, totSessionCpu=1:00:23).
Extraction called for design 'core' of instances=56586 and nets=32723 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1451.691M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1530.26 CPU=0:00:03.6 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.0  real=0:00:05.0  mem= 1530.3M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1276.80MB/1276.80MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1276.80MB/1276.80MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1276.80MB/1276.80MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-10 22:12:26 (2025-Mar-11 05:12:26 GMT)
2025-Mar-10 22:12:26 (2025-Mar-11 05:12:26 GMT): 10%
2025-Mar-10 22:12:26 (2025-Mar-11 05:12:26 GMT): 20%

Finished Activity Propagation
2025-Mar-10 22:12:27 (2025-Mar-11 05:12:27 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1277.29MB/1277.29MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-10 22:12:27 (2025-Mar-11 05:12:27 GMT)
 ... Calculating switching power
2025-Mar-10 22:12:27 (2025-Mar-11 05:12:27 GMT): 10%
2025-Mar-10 22:12:27 (2025-Mar-11 05:12:27 GMT): 20%
2025-Mar-10 22:12:27 (2025-Mar-11 05:12:27 GMT): 30%
2025-Mar-10 22:12:27 (2025-Mar-11 05:12:27 GMT): 40%
2025-Mar-10 22:12:27 (2025-Mar-11 05:12:27 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-10 22:12:28 (2025-Mar-11 05:12:28 GMT): 60%
2025-Mar-10 22:12:28 (2025-Mar-11 05:12:28 GMT): 70%
2025-Mar-10 22:12:29 (2025-Mar-11 05:12:29 GMT): 80%
2025-Mar-10 22:12:30 (2025-Mar-11 05:12:30 GMT): 90%

Finished Calculating power
2025-Mar-10 22:12:30 (2025-Mar-11 05:12:30 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1277.29MB/1277.29MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1277.29MB/1277.29MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1277.29MB/1277.29MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-10 22:12:30 (2025-Mar-11 05:12:30 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_postCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       82.37024240 	   64.4187%
Total Switching Power:      43.90629917 	   34.3375%
Total Leakage Power:         1.59047062 	    1.2438%
Total Power:               127.86701242
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         41.96        2.97      0.3165       45.25       35.39
Macro                                  0           0      0.2448      0.2448      0.1914
IO                                     0           0           0           0           0
Combinational                      36.11       32.85      0.9999       69.96       54.71
Clock (Combinational)              4.303       8.085     0.02929       12.42       9.711
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              82.37       43.91        1.59       127.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      82.37       43.91        1.59       127.9         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.303       8.085     0.02929       12.42       9.711
-----------------------------------------------------------------------------------------
Total                              4.303       8.085     0.02929       12.42       9.711
-----------------------------------------------------------------------------------------
Total leakage power = 1.59047 mW
Cell usage statistics:  
Library tcbn65gpluswc , 56586 cells ( 100.000000%) , 1.59047 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1278.18MB/1278.18MB)


Output file is ./timingReports/core_postCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:07:19, real = 0:07:17, mem = 1470.4M, totSessionCpu=1:00:35 **
** Profile ** Start :  cpu=0:00:00.0, mem=1470.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1470.4M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1480.4M
** Profile ** Total reports :  cpu=0:00:00.9, mem=1472.4M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1472.4M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.349  | -0.286  | -0.349  |
|           TNS (ns):|-248.068 |-217.751 | -30.316 |
|    Violating Paths:|  1876   |  1716   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.957%
       (98.879% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1472.4M
**optDesign ... cpu = 0:07:20, real = 0:07:19, mem = 1470.4M, totSessionCpu=1:00:37 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
ERROR     IMPSP-2002           8  Density too high (%.1f%%), stopping deta...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
*** Message Summary: 21 warning(s), 8 error(s)

**ccopt_design ... cpu = 0:09:16, real = 0:09:14, mem = 1408.5M, totSessionCpu=1:00:37 **
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1414.6M, totSessionCpu=1:00:39 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -noEcoRoute
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1414.6M)
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 544
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 544
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:00:39 mem=1414.6M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=6.42578 CPU=0:00:03.7 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.2  real=0:00:04.0  mem= 6.4M) ***
*** Done Building Timing Graph (cpu=0:00:04.7 real=0:00:05.0 totSessionCpu=0:00:12.0 mem=6.4M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:06.1 real=0:00:06.0 totSessionCpu=0:00:12.1 mem=6.4M ***
** Profile ** Start :  cpu=0:00:00.0, mem=6.4M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=6.4M
Done building hold timer [27582 node(s), 44307 edge(s), 1 view(s)] (fixHold) cpu=0:00:07.7 real=0:00:07.0 totSessionCpu=0:00:13.7 mem=6.4M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:08.3 real=0:00:09.0 totSessionCpu=1:00:48 mem=1414.6M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1414.6M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1422.6M
Restoring autoHoldViews:  BC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1422.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1422.6M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1422.6M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.349  | -0.286  | -0.349  |
|           TNS (ns):|-248.068 |-217.751 | -30.316 |
|    Violating Paths:|  1876   |  1716   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.122  | -0.122  |  0.000  |
|           TNS (ns):| -4.215  | -4.215  |  0.000  |
|    Violating Paths:|   123   |   123   |    0    |
|          All Paths:|  5278   |  5278   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.957%
       (98.879% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 1414.6M, totSessionCpu=1:00:51 **
*info: Run optDesign holdfix with 1 thread.
Info: 92 nets with fixed/cover wires excluded.
Info: 204 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:12.1 real=0:00:13.0 totSessionCpu=1:00:52 mem=1636.5M density=98.879% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1220
      TNS :      -4.2149
      #VP :          123
  Density :      98.879%
------------------------------------------------------------------------------------------
 cpu=0:00:12.5 real=0:00:14.0 totSessionCpu=1:00:52 mem=1636.5M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1220
      TNS :      -4.2149
      #VP :          123
  Density :      98.879%
------------------------------------------------------------------------------------------
 cpu=0:00:12.6 real=0:00:14.0 totSessionCpu=1:00:52 mem=1636.5M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:12.8 real=0:00:14.0 totSessionCpu=1:00:52 mem=1636.5M density=98.879% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 578 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post CTS Hold Fixing (cpu=0:00:12.9 real=0:00:14.0 totSessionCpu=1:00:52 mem=1636.5M density=98.879%) ***
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1462.8M, totSessionCpu=1:00:52 **
** Profile ** Start :  cpu=0:00:00.0, mem=1462.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=1462.8M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=6.66797 CPU=0:00:03.6 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.1  real=0:00:05.0  mem= 6.7M) ***
*** Done Building Timing Graph (cpu=0:00:04.7 real=0:00:05.0 totSessionCpu=0:00:19.0 mem=6.7M)
** Profile ** Overall slacks :  cpu=-1:00:0-3.-3, mem=6.7M
** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:06.2, mem=1472.8M
** Profile ** Total reports :  cpu=0:00:00.9, mem=1464.8M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1464.8M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.349  | -0.286  | -0.349  |
|           TNS (ns):|-248.068 |-217.751 | -30.316 |
|    Violating Paths:|  1876   |  1716   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.122  | -0.122  |  0.000  |
|           TNS (ns):| -4.215  | -4.215  |  0.000  |
|    Violating Paths:|   123   |   123   |    0    |
|          All Paths:|  5278   |  5278   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.957%
       (98.879% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1464.8M
**optDesign ... cpu = 0:00:22, real = 0:00:22, mem = 1462.8M, totSessionCpu=1:01:00 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
Writing Netlist "cts.enc.dat/core.v.gz" ...
Saving AAE Data ...
Saving scheduling_file.cts.14172 in cts.enc.dat/scheduling_file.cts
Saving preference file cts.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=1462.8M) ***
Saving DEF file ...
Saving rc congestion map cts.enc.dat/core.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design cts.enc.dat

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1203.41 (MB), peak = 1352.64 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping  will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1406.6M, init mem=1406.6M)
*info: Placed = 56586          (Fixed = 90)
*info: Unplaced = 0           
Placement Density:98.88%(188654/190793)
Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.1; mem=1406.6M)
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (92) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1406.6M) ***
#Start route 204 clock nets...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Mon Mar 10 22:13:02 2025
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_23_ connects to NET mac_array_instance/CTS_77 at location ( 438.100 324.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_55_ connects to NET mac_array_instance/CTS_77 at location ( 431.500 325.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_22_ connects to NET mac_array_instance/CTS_77 at location ( 430.500 322.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_55_ connects to NET mac_array_instance/CTS_77 at location ( 432.500 318.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_ connects to NET mac_array_instance/CTS_77 at location ( 438.100 313.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ connects to NET mac_array_instance/CTS_77 at location ( 434.300 315.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_53_ connects to NET mac_array_instance/CTS_77 at location ( 429.700 315.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ connects to NET mac_array_instance/CTS_77 at location ( 427.300 316.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_54_ connects to NET mac_array_instance/CTS_77 at location ( 426.100 318.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_ connects to NET mac_array_instance/CTS_77 at location ( 424.300 315.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ connects to NET mac_array_instance/CTS_77 at location ( 420.100 316.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_30_ connects to NET mac_array_instance/CTS_77 at location ( 415.700 318.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_ connects to NET mac_array_instance/CTS_77 at location ( 418.700 313.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_ connects to NET mac_array_instance/CTS_77 at location ( 415.700 315.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ connects to NET mac_array_instance/CTS_77 at location ( 411.300 316.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_7_ connects to NET mac_array_instance/CTS_77 at location ( 409.100 315.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_46_ connects to NET mac_array_instance/CTS_77 at location ( 404.500 315.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_37_ connects to NET mac_array_instance/CTS_77 at location ( 404.300 316.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_7_ connects to NET mac_array_instance/CTS_77 at location ( 399.900 315.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_ connects to NET mac_array_instance/CTS_77 at location ( 402.900 309.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_77 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_76 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_75 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_73 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_72 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_70 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_210 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_209 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET ofifo_inst/CTS_7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_208 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_202 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_36 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_35 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_34 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_198 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_32 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_197 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_31 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_30 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 32721 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1212.98 (MB), peak = 1352.64 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 20.075 299.090 ) on M1 for NET CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 33.875 299.090 ) on M1 for NET CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 28.120 298.910 ) on M1 for NET CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 43.120 298.910 ) on M1 for NET CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 34.920 300.690 ) on M1 for NET CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 31.120 300.690 ) on M1 for NET CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 46.920 298.910 ) on M1 for NET CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 39.720 307.890 ) on M1 for NET CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 37.920 304.290 ) on M1 for NET CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 24.920 300.690 ) on M1 for NET CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 21.120 300.690 ) on M1 for NET CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 44.720 302.510 ) on M1 for NET CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 46.520 306.110 ) on M1 for NET CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 44.720 307.890 ) on M1 for NET CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 24.920 306.110 ) on M1 for NET CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 38.275 318.510 ) on M1 for NET CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 43.475 317.090 ) on M1 for NET CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 27.875 318.510 ) on M1 for NET CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 22.675 318.510 ) on M1 for NET CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 47.875 314.910 ) on M1 for NET CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#92 routed nets are extracted.
#    90 (0.28%) extracted nets are partially routed.
#112 (0.34%) nets are without wires.
#32519 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 32723.
#
#Number of eco nets is 90
#
#Start data preparation...
#
#Data preparation is done on Mon Mar 10 22:13:07 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Mar 10 22:13:08 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2198          79       23256    92.19%
#  Metal 2        V        2206          84       23256     0.74%
#  Metal 3        H        2277           0       23256     0.43%
#  Metal 4        V        1596         694       23256     3.23%
#  Metal 5        H        2277           0       23256     0.00%
#  Metal 6        V        2290           0       23256     0.00%
#  Metal 7        H         569           0       23256     0.00%
#  Metal 8        V         572           0       23256     0.00%
#  --------------------------------------------------------------
#  Total                  13986       4.67%  186048    12.07%
#
#  204 nets (0.62%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1216.48 (MB), peak = 1352.64 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1251.21 (MB), peak = 1352.64 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1251.33 (MB), peak = 1352.64 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 258 (skipped).
#Total number of nets with skipped attribute = 32261 (skipped).
#Total number of routable nets = 204.
#Total number of nets in the design = 32723.
#
#202 routable nets have only global wires.
#2 routable nets have only detail routed wires.
#32261 skipped nets have only detail routed wires.
#202 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#2 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                202               0  
#------------------------------------------------
#        Total                202               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                204                303           31958  
#-------------------------------------------------------------------
#        Total                204                303           31958  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 204
#Total wire length = 34355 um.
#Total half perimeter of net bounding box = 10471 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 585 um.
#Total wire length on LAYER M3 = 19635 um.
#Total wire length on LAYER M4 = 13940 um.
#Total wire length on LAYER M5 = 192 um.
#Total wire length on LAYER M6 = 3 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 15407
#Total number of multi-cut vias = 60 (  0.4%)
#Total number of single cut vias = 15347 ( 99.6%)
#Up-Via Summary (total 15407):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5317 ( 98.9%)        60 (  1.1%)       5377
#  Metal 2        4794 (100.0%)         0 (  0.0%)       4794
#  Metal 3        5120 (100.0%)         0 (  0.0%)       5120
#  Metal 4         114 (100.0%)         0 (  0.0%)        114
#  Metal 5           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                15347 ( 99.6%)        60 (  0.4%)      15407 
#
#Total number of involved priority nets 202
#Maximum src to sink distance for priority net 247.2
#Average of max src_to_sink distance for priority net 53.4
#Average of ave src_to_sink distance for priority net 31.5
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1251.58 (MB), peak = 1352.64 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1227.65 (MB), peak = 1352.64 (MB)
#Start Track Assignment.
#Done with 2111 horizontal wires in 2 hboxes and 1015 vertical wires in 2 hboxes.
#Done with 50 horizontal wires in 2 hboxes and 13 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 204
#Total wire length = 36081 um.
#Total half perimeter of net bounding box = 10471 um.
#Total wire length on LAYER M1 = 1574 um.
#Total wire length on LAYER M2 = 586 um.
#Total wire length on LAYER M3 = 19684 um.
#Total wire length on LAYER M4 = 14008 um.
#Total wire length on LAYER M5 = 225 um.
#Total wire length on LAYER M6 = 4 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 15005
#Total number of multi-cut vias = 60 (  0.4%)
#Total number of single cut vias = 14945 ( 99.6%)
#Up-Via Summary (total 15005):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5131 ( 98.8%)        60 (  1.2%)       5191
#  Metal 2        4606 (100.0%)         0 (  0.0%)       4606
#  Metal 3        5095 (100.0%)         0 (  0.0%)       5095
#  Metal 4         111 (100.0%)         0 (  0.0%)        111
#  Metal 5           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                14945 ( 99.6%)        60 (  0.4%)      15005 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1244.84 (MB), peak = 1352.64 (MB)
#
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 38.79 (MB)
#Total memory = 1244.84 (MB)
#Peak memory = 1352.64 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 6.6% of the total area was rechecked for DRC, and 75.0% required routing.
#    number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            1        1
#	Totals        1        1
#55121 out of 56586 instances need to be verified(marked ipoed).
#    number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:55, elapsed time = 00:00:55, memory = 1266.67 (MB), peak = 1352.64 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1244.04 (MB), peak = 1352.64 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 204
#Total wire length = 29452 um.
#Total half perimeter of net bounding box = 10471 um.
#Total wire length on LAYER M1 = 2 um.
#Total wire length on LAYER M2 = 4378 um.
#Total wire length on LAYER M3 = 15786 um.
#Total wire length on LAYER M4 = 9284 um.
#Total wire length on LAYER M5 = 3 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 13240
#Total number of multi-cut vias = 186 (  1.4%)
#Total number of single cut vias = 13054 ( 98.6%)
#Up-Via Summary (total 13240):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5244 ( 96.6%)       186 (  3.4%)       5430
#  Metal 2        4810 (100.0%)         0 (  0.0%)       4810
#  Metal 3        2996 (100.0%)         0 (  0.0%)       2996
#  Metal 4           4 (100.0%)         0 (  0.0%)          4
#-----------------------------------------------------------
#                13054 ( 98.6%)       186 (  1.4%)      13240 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:56
#Elapsed time = 00:00:56
#Increased memory = -9.08 (MB)
#Total memory = 1235.75 (MB)
#Peak memory = 1352.64 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:56
#Elapsed time = 00:00:56
#Increased memory = -9.08 (MB)
#Total memory = 1235.75 (MB)
#Peak memory = 1352.64 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:04
#Elapsed time = 00:01:04
#Increased memory = -4.78 (MB)
#Total memory = 1198.68 (MB)
#Peak memory = 1352.64 (MB)
#Number of warnings = 63
#Total number of warnings = 92
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar 10 22:14:06 2025
#

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Mon Mar 10 22:14:06 2025
#
#Generating timing data, please wait...
#32465 total nets, 204 already routed, 204 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
End delay calculation. (MEM=1486.34 CPU=0:00:03.8 REAL=0:00:04.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1167.64 (MB), peak = 1352.64 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_14172.tif.gz ...
#Read in timing information for 403 ports, 30466 instances from timing file .timing_file_14172.tif.gz.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 32721 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#297/32465 = 0% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1117.34 (MB), peak = 1352.64 (MB)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Mon Mar 10 22:14:19 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Mar 10 22:14:19 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2198          79       23256    92.19%
#  Metal 2        V        2206          84       23256     0.74%
#  Metal 3        H        2277           0       23256     0.43%
#  Metal 4        V        1596         694       23256     3.23%
#  Metal 5        H        2277           0       23256     0.00%
#  Metal 6        V        2290           0       23256     0.00%
#  Metal 7        H         569           0       23256     0.00%
#  Metal 8        V         572           0       23256     0.00%
#  --------------------------------------------------------------
#  Total                  13986       4.67%  186048    12.07%
#
#  204 nets (0.62%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1120.70 (MB), peak = 1352.64 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1122.73 (MB), peak = 1352.64 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1234.62 (MB), peak = 1352.64 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1253.17 (MB), peak = 1352.64 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 258 (skipped).
#Total number of routable nets = 32465.
#Total number of nets in the design = 32723.
#
#32261 routable nets have only global wires.
#204 routable nets have only detail routed wires.
#303 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#204 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#------------------------------------------------
#        Rules   Misc Constraints   Unconstrained  
#------------------------------------------------
#      Default                303           31958  
#------------------------------------------------
#        Total                303           31958  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                204                303           31958  
#-------------------------------------------------------------------
#        Total                204                303           31958  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-3)         (4-7)        (8-10)       (11-14)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2   1301(5.63%)    334(1.45%)     36(0.16%)      2(0.01%)   (7.24%)
#   Metal 3      3(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#   Metal 4     19(0.08%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.08%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total   1323(0.81%)    334(0.20%)     36(0.02%)      2(0.00%)   (1.03%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 14
#  Overflow after GR: 0.00% H + 1.84% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 204
#Total wire length = 600749 um.
#Total half perimeter of net bounding box = 561071 um.
#Total wire length on LAYER M1 = 50 um.
#Total wire length on LAYER M2 = 138863 um.
#Total wire length on LAYER M3 = 211320 um.
#Total wire length on LAYER M4 = 137485 um.
#Total wire length on LAYER M5 = 65712 um.
#Total wire length on LAYER M6 = 9396 um.
#Total wire length on LAYER M7 = 16653 um.
#Total wire length on LAYER M8 = 21270 um.
#Total number of vias = 214740
#Total number of multi-cut vias = 186 (  0.1%)
#Total number of single cut vias = 214554 ( 99.9%)
#Up-Via Summary (total 214740):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      102912 ( 99.8%)       186 (  0.2%)     103098
#  Metal 2       76167 (100.0%)         0 (  0.0%)      76167
#  Metal 3       20211 (100.0%)         0 (  0.0%)      20211
#  Metal 4        6961 (100.0%)         0 (  0.0%)       6961
#  Metal 5        3217 (100.0%)         0 (  0.0%)       3217
#  Metal 6        2818 (100.0%)         0 (  0.0%)       2818
#  Metal 7        2268 (100.0%)         0 (  0.0%)       2268
#-----------------------------------------------------------
#               214554 ( 99.9%)       186 (  0.1%)     214740 
#
#Max overcon = 14 tracks.
#Total overcon = 1.03%.
#Worst layer Gcell overcon rate = 0.08%.
#cpu time = 00:00:25, elapsed time = 00:00:25, memory = 1253.34 (MB), peak = 1352.64 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1151.47 (MB), peak = 1352.64 (MB)
#Start Track Assignment.
#Done with 49470 horizontal wires in 2 hboxes and 43239 vertical wires in 2 hboxes.
#Done with 10255 horizontal wires in 2 hboxes and 8282 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 204
#Total wire length = 635615 um.
#Total half perimeter of net bounding box = 561071 um.
#Total wire length on LAYER M1 = 24444 um.
#Total wire length on LAYER M2 = 136850 um.
#Total wire length on LAYER M3 = 221894 um.
#Total wire length on LAYER M4 = 137965 um.
#Total wire length on LAYER M5 = 66629 um.
#Total wire length on LAYER M6 = 9463 um.
#Total wire length on LAYER M7 = 16907 um.
#Total wire length on LAYER M8 = 21464 um.
#Total number of vias = 214740
#Total number of multi-cut vias = 186 (  0.1%)
#Total number of single cut vias = 214554 ( 99.9%)
#Up-Via Summary (total 214740):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      102912 ( 99.8%)       186 (  0.2%)     103098
#  Metal 2       76167 (100.0%)         0 (  0.0%)      76167
#  Metal 3       20211 (100.0%)         0 (  0.0%)      20211
#  Metal 4        6961 (100.0%)         0 (  0.0%)       6961
#  Metal 5        3217 (100.0%)         0 (  0.0%)       3217
#  Metal 6        2818 (100.0%)         0 (  0.0%)       2818
#  Metal 7        2268 (100.0%)         0 (  0.0%)       2268
#-----------------------------------------------------------
#               214554 ( 99.9%)       186 (  0.1%)     214740 
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1176.88 (MB), peak = 1352.64 (MB)
#
#Cpu time = 00:00:35
#Elapsed time = 00:00:35
#Increased memory = 64.18 (MB)
#Total memory = 1176.88 (MB)
#Peak memory = 1352.64 (MB)
#routeSiEffort set to medium
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 330
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   MinCut      Mar   Totals
#	M1          103       28       36       14        3        0        0      184
#	M2           66       34       44        0        0        0        1      145
#	M3            0        0        0        0        0        0        0        0
#	M4            0        0        0        0        0        0        0        0
#	M5            0        0        0        0        0        1        0        1
#	Totals      169       62       80       14        3        1        1      330
#cpu time = 00:04:50, elapsed time = 00:04:50, memory = 1230.40 (MB), peak = 1352.64 (MB)
#start 1st optimization iteration ...
#    number of violations = 227
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1           30       10       22        3        1        0       66
#	M2           59       30       62        6        0        4      161
#	Totals       89       40       84        9        1        4      227
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1179.04 (MB), peak = 1352.64 (MB)
#start 2nd optimization iteration ...
#    number of violations = 241
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1           28        7       21        1        3        0       60
#	M2           65       24       62       20        0       10      181
#	Totals       93       31       83       21        3       10      241
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1180.25 (MB), peak = 1352.64 (MB)
#start 3rd optimization iteration ...
#    number of violations = 31
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp      Mar   Totals
#	M1            0        0        0        0        0
#	M2            3       17        6        5       31
#	Totals        3       17        6        5       31
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1179.75 (MB), peak = 1352.64 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1180.20 (MB), peak = 1352.64 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 204
#Total wire length = 639721 um.
#Total half perimeter of net bounding box = 561071 um.
#Total wire length on LAYER M1 = 599 um.
#Total wire length on LAYER M2 = 160806 um.
#Total wire length on LAYER M3 = 220295 um.
#Total wire length on LAYER M4 = 148199 um.
#Total wire length on LAYER M5 = 66699 um.
#Total wire length on LAYER M6 = 12231 um.
#Total wire length on LAYER M7 = 12718 um.
#Total wire length on LAYER M8 = 18174 um.
#Total number of vias = 235329
#Total number of multi-cut vias = 2077 (  0.9%)
#Total number of single cut vias = 233252 ( 99.1%)
#Up-Via Summary (total 235329):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      105914 ( 99.0%)      1070 (  1.0%)     106984
#  Metal 2       94049 (100.0%)         0 (  0.0%)      94049
#  Metal 3       23845 (100.0%)         0 (  0.0%)      23845
#  Metal 4        6501 (100.0%)         0 (  0.0%)       6501
#  Metal 5         825 ( 45.0%)      1007 ( 55.0%)       1832
#  Metal 6        1214 (100.0%)         0 (  0.0%)       1214
#  Metal 7         904 (100.0%)         0 (  0.0%)        904
#-----------------------------------------------------------
#               233252 ( 99.1%)      2077 (  0.9%)     235329 
#
#Total number of DRC violations = 0
#Cpu time = 00:05:16
#Elapsed time = 00:05:16
#Increased memory = -17.53 (MB)
#Total memory = 1159.35 (MB)
#Peak memory = 1352.64 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1161.11 (MB), peak = 1352.64 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 204
#Total wire length = 639721 um.
#Total half perimeter of net bounding box = 561071 um.
#Total wire length on LAYER M1 = 599 um.
#Total wire length on LAYER M2 = 160806 um.
#Total wire length on LAYER M3 = 220295 um.
#Total wire length on LAYER M4 = 148199 um.
#Total wire length on LAYER M5 = 66699 um.
#Total wire length on LAYER M6 = 12231 um.
#Total wire length on LAYER M7 = 12718 um.
#Total wire length on LAYER M8 = 18174 um.
#Total number of vias = 235329
#Total number of multi-cut vias = 2077 (  0.9%)
#Total number of single cut vias = 233252 ( 99.1%)
#Up-Via Summary (total 235329):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      105914 ( 99.0%)      1070 (  1.0%)     106984
#  Metal 2       94049 (100.0%)         0 (  0.0%)      94049
#  Metal 3       23845 (100.0%)         0 (  0.0%)      23845
#  Metal 4        6501 (100.0%)         0 (  0.0%)       6501
#  Metal 5         825 ( 45.0%)      1007 ( 55.0%)       1832
#  Metal 6        1214 (100.0%)         0 (  0.0%)       1214
#  Metal 7         904 (100.0%)         0 (  0.0%)        904
#-----------------------------------------------------------
#               233252 ( 99.1%)      2077 (  0.9%)     235329 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Mar 10 22:20:11 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1161.12 (MB), peak = 1352.64 (MB)
#
#Start Post Route Wire Spread.
#Done with 6373 horizontal wires in 3 hboxes and 5699 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 204
#Total wire length = 644508 um.
#Total half perimeter of net bounding box = 561071 um.
#Total wire length on LAYER M1 = 599 um.
#Total wire length on LAYER M2 = 161518 um.
#Total wire length on LAYER M3 = 222194 um.
#Total wire length on LAYER M4 = 149722 um.
#Total wire length on LAYER M5 = 67084 um.
#Total wire length on LAYER M6 = 12259 um.
#Total wire length on LAYER M7 = 12822 um.
#Total wire length on LAYER M8 = 18310 um.
#Total number of vias = 235329
#Total number of multi-cut vias = 2077 (  0.9%)
#Total number of single cut vias = 233252 ( 99.1%)
#Up-Via Summary (total 235329):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      105914 ( 99.0%)      1070 (  1.0%)     106984
#  Metal 2       94049 (100.0%)         0 (  0.0%)      94049
#  Metal 3       23845 (100.0%)         0 (  0.0%)      23845
#  Metal 4        6501 (100.0%)         0 (  0.0%)       6501
#  Metal 5         825 ( 45.0%)      1007 ( 55.0%)       1832
#  Metal 6        1214 (100.0%)         0 (  0.0%)       1214
#  Metal 7         904 (100.0%)         0 (  0.0%)        904
#-----------------------------------------------------------
#               233252 ( 99.1%)      2077 (  0.9%)     235329 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1211.75 (MB), peak = 1352.64 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 204
#Total wire length = 644508 um.
#Total half perimeter of net bounding box = 561071 um.
#Total wire length on LAYER M1 = 599 um.
#Total wire length on LAYER M2 = 161518 um.
#Total wire length on LAYER M3 = 222194 um.
#Total wire length on LAYER M4 = 149722 um.
#Total wire length on LAYER M5 = 67084 um.
#Total wire length on LAYER M6 = 12259 um.
#Total wire length on LAYER M7 = 12822 um.
#Total wire length on LAYER M8 = 18310 um.
#Total number of vias = 235329
#Total number of multi-cut vias = 2077 (  0.9%)
#Total number of single cut vias = 233252 ( 99.1%)
#Up-Via Summary (total 235329):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      105914 ( 99.0%)      1070 (  1.0%)     106984
#  Metal 2       94049 (100.0%)         0 (  0.0%)      94049
#  Metal 3       23845 (100.0%)         0 (  0.0%)      23845
#  Metal 4        6501 (100.0%)         0 (  0.0%)       6501
#  Metal 5         825 ( 45.0%)      1007 ( 55.0%)       1832
#  Metal 6        1214 (100.0%)         0 (  0.0%)       1214
#  Metal 7         904 (100.0%)         0 (  0.0%)        904
#-----------------------------------------------------------
#               233252 ( 99.1%)      2077 (  0.9%)     235329 
#
#
#Start DRC checking..
#    number of violations = 0
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1207.35 (MB), peak = 1352.64 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start Post Route via swapping..
#    number of violations = 0
#cpu time = 00:00:36, elapsed time = 00:00:36, memory = 1180.04 (MB), peak = 1352.64 (MB)
#    number of violations = 0
#cpu time = 00:00:39, elapsed time = 00:00:39, memory = 1180.57 (MB), peak = 1352.64 (MB)
#CELL_VIEW core,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 23
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 204
#Total wire length = 644508 um.
#Total half perimeter of net bounding box = 561071 um.
#Total wire length on LAYER M1 = 599 um.
#Total wire length on LAYER M2 = 161518 um.
#Total wire length on LAYER M3 = 222194 um.
#Total wire length on LAYER M4 = 149722 um.
#Total wire length on LAYER M5 = 67084 um.
#Total wire length on LAYER M6 = 12259 um.
#Total wire length on LAYER M7 = 12822 um.
#Total wire length on LAYER M8 = 18310 um.
#Total number of vias = 235329
#Total number of multi-cut vias = 164586 ( 69.9%)
#Total number of single cut vias = 70743 ( 30.1%)
#Up-Via Summary (total 235329):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68966 ( 64.5%)     38018 ( 35.5%)     106984
#  Metal 2        1558 (  1.7%)     92491 ( 98.3%)      94049
#  Metal 3         108 (  0.5%)     23737 ( 99.5%)      23845
#  Metal 4          37 (  0.6%)      6464 ( 99.4%)       6501
#  Metal 5           5 (  0.3%)      1827 ( 99.7%)       1832
#  Metal 6          41 (  3.4%)      1173 ( 96.6%)       1214
#  Metal 7          28 (  3.1%)       876 ( 96.9%)        904
#-----------------------------------------------------------
#                70743 ( 30.1%)    164586 ( 69.9%)     235329 
#
#detailRoute Statistics:
#Cpu time = 00:06:23
#Elapsed time = 00:06:23
#Increased memory = 1.96 (MB)
#Total memory = 1178.84 (MB)
#Peak memory = 1352.64 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:07:10
#Elapsed time = 00:07:10
#Increased memory = -65.41 (MB)
#Total memory = 1133.27 (MB)
#Peak memory = 1352.64 (MB)
#Number of warnings = 0
#Total number of warnings = 92
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar 10 22:21:15 2025
#
#routeDesign: cpu time = 00:08:14, elapsed time = 00:08:14, memory = 1133.27 (MB), peak = 1352.64 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=56586 and nets=32723 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1377.7M)
Extracted 10.0006% (CPU Time= 0:00:01.0  MEM= 1443.9M)
Extracted 20.0006% (CPU Time= 0:00:01.2  MEM= 1443.9M)
Extracted 30.0005% (CPU Time= 0:00:01.4  MEM= 1443.9M)
Extracted 40.0005% (CPU Time= 0:00:01.6  MEM= 1443.9M)
Extracted 50.0005% (CPU Time= 0:00:01.8  MEM= 1443.9M)
Extracted 60.0004% (CPU Time= 0:00:02.1  MEM= 1447.9M)
Extracted 70.0004% (CPU Time= 0:00:02.6  MEM= 1447.9M)
Extracted 80.0004% (CPU Time= 0:00:03.2  MEM= 1447.9M)
Extracted 90.0004% (CPU Time= 0:00:04.3  MEM= 1447.9M)
Extracted 100% (CPU Time= 0:00:05.1  MEM= 1447.9M)
Number of Extracted Resistors     : 592092
Number of Extracted Ground Cap.   : 582312
Number of Extracted Coupling Cap. : 973420
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1412.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.4  Real Time: 0:00:07.0  MEM: 1412.926M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1412.9M, totSessionCpu=1:09:26 **
#Created 847 library cell signatures
#Created 32723 NETS and 0 SPECIALNETS signatures
#Created 56587 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1163.50 (MB), peak = 1352.64 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1163.50 (MB), peak = 1352.64 (MB)
Begin checking placement ... (start mem=1414.2M, init mem=1414.2M)
*info: Placed = 56586          (Fixed = 90)
*info: Unplaced = 0           
Placement Density:98.88%(188654/190793)
Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.1; mem=1414.2M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 30466

Instance distribution across the VT partitions:

 LVT : inst = 14188 (46.6%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 14188 (46.6%)

 HVT : inst = 16278 (53.4%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 16278 (53.4%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=56586 and nets=32723 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1406.2M)
Extracted 10.0006% (CPU Time= 0:00:01.0  MEM= 1455.4M)
Extracted 20.0006% (CPU Time= 0:00:01.2  MEM= 1455.4M)
Extracted 30.0005% (CPU Time= 0:00:01.4  MEM= 1455.4M)
Extracted 40.0005% (CPU Time= 0:00:01.7  MEM= 1455.4M)
Extracted 50.0005% (CPU Time= 0:00:01.9  MEM= 1455.4M)
Extracted 60.0004% (CPU Time= 0:00:02.2  MEM= 1459.4M)
Extracted 70.0004% (CPU Time= 0:00:02.7  MEM= 1459.4M)
Extracted 80.0004% (CPU Time= 0:00:03.2  MEM= 1459.4M)
Extracted 90.0004% (CPU Time= 0:00:04.4  MEM= 1459.4M)
Extracted 100% (CPU Time= 0:00:05.1  MEM= 1459.4M)
Number of Extracted Resistors     : 592092
Number of Extracted Ground Cap.   : 582312
Number of Extracted Coupling Cap. : 973420
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1439.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.5  Real Time: 0:00:06.0  MEM: 1439.402M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.9 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.4  real=0:00:04.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:05.4 real=0:00:05.0 totSessionCpu=0:00:25.6 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:06.6 real=0:00:06.0 totSessionCpu=0:00:25.6 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32723,  99.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1530.39 CPU=0:00:07.7 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/.AAE_lqKnqq/.AAE_14172/waveform.data...
*** CDM Built up (cpu=0:00:08.6  real=0:00:08.0  mem= 1530.4M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32723,  8.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1506.43 CPU=0:00:02.5 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.6  real=0:00:03.0  mem= 1506.4M) ***
*** Done Building Timing Graph (cpu=0:00:13.8 real=0:00:14.0 totSessionCpu=1:09:57 mem=1506.4M)
** Profile ** Start :  cpu=0:00:00.0, mem=1506.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1506.4M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1506.4M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1506.4M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.541  | -0.541  | -0.312  |
|           TNS (ns):|-332.626 |-306.575 | -26.051 |
|    Violating Paths:|  2056   |  1896   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.957%
       (98.879% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:31, real = 0:00:31, mem = 1425.5M, totSessionCpu=1:09:57 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
**INFO: Start fixing DRV (Mem = 1492.27M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 204 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.54 |          0|          0|          0|  98.88  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.54 |          0|          0|          0|  98.88  |   0:00:00.0|    1743.2M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 204 constrained nets 
Layer 7 has 252 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=1743.2M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:38, real = 0:00:38, mem = 1599.6M, totSessionCpu=1:10:04 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1599.58M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1599.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1599.6M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1609.6M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1609.6M

------------------------------------------------------------
     SI Timing Summary (cpu=0.08min real=0.08min mem=1599.6M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.541  | -0.541  | -0.312  |
|           TNS (ns):|-332.626 |-306.575 | -26.051 |
|    Violating Paths:|  2056   |  1896   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.957%
       (98.879% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1609.6M
**optDesign ... cpu = 0:00:39, real = 0:00:38, mem = 1599.6M, totSessionCpu=1:10:05 **
*** Timing NOT met, worst failing slack is -0.541
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in WNS mode
Info: 204 clock nets excluded from IPO operation.
*info: 204 clock nets excluded
*info: 2 special nets excluded.
*info: 258 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.541 TNS Slack -332.627 Density 98.88
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.541|   -0.541|-306.575| -332.627|    98.88%|   0:00:00.0| 1666.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_12_/D   |
|  -0.474|   -0.474|-300.103| -326.154|    98.88%|   0:00:00.0| 1671.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_12_/D   |
|  -0.456|   -0.456|-298.558| -324.609|    98.88%|   0:00:00.0| 1672.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_12_/D   |
|  -0.449|   -0.449|-297.501| -323.552|    98.88%|   0:00:01.0| 1672.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
|  -0.433|   -0.433|-296.116| -322.167|    98.88%|   0:00:00.0| 1672.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.427|   -0.427|-294.418| -320.469|    98.88%|   0:00:00.0| 1672.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
|  -0.427|   -0.427|-293.939| -319.990|    98.88%|   0:00:00.0| 1672.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
|  -0.419|   -0.419|-293.339| -319.390|    98.88%|   0:00:00.0| 1672.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
|  -0.419|   -0.419|-293.249| -319.300|    98.88%|   0:00:00.0| 1672.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
|  -0.419|   -0.419|-293.247| -319.298|    98.88%|   0:00:01.0| 1672.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 9 and inserted 15 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.344|   -0.460|-293.740| -338.312|    98.88%|   0:00:09.0| 1702.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
|  -0.344|   -0.460|-293.737| -338.309|    98.88%|   0:00:00.0| 1702.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 3 and inserted 0 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.325|   -0.460|-299.458| -345.416|    98.88%|   0:00:03.0| 1706.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
|  -0.325|   -0.460|-299.458| -345.416|    98.88%|   0:00:00.0| 1706.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:14.3 real=0:00:14.0 mem=1706.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.460|   -0.460| -45.957| -345.416|    98.88%|   0:00:00.0| 1706.1M|   WC_VIEW|  default| sum_out[72]                                        |
|  -0.460|   -0.460| -45.957| -345.416|    98.88%|   0:00:00.0| 1706.1M|   WC_VIEW|  default| sum_out[72]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1706.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:14.5 real=0:00:15.0 mem=1706.1M) ***
** GigaOpt Optimizer WNS Slack -0.460 TNS Slack -345.416 Density 98.88
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 8 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 219 constrained nets 
Layer 7 has 252 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:15.0 real=0:00:15.0 mem=1706.1M) ***
*** Starting refinePlace (1:10:25 mem=1687.0M) ***
Density distribution unevenness ratio = 0.778%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1687.0MB
Summary Report:
Instances move: 0 (out of 30393 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1687.0MB
*** Finished refinePlace (1:10:26 mem=1687.0M) ***
Density distribution unevenness ratio = 0.775%
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in TNS mode
Info: 219 clock nets excluded from IPO operation.
*info: 219 clock nets excluded
*info: 2 special nets excluded.
*info: 258 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.460 TNS Slack -345.416 Density 98.88
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.325|   -0.460|-299.458| -345.416|    98.88%|   0:00:00.0| 1700.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
|  -0.325|   -0.460|-296.798| -342.755|    98.88%|   0:00:02.0| 1700.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_43_/D                                           |
|  -0.325|   -0.460|-296.771| -342.728|    98.88%|   0:00:00.0| 1700.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_2_/D                                            |
|  -0.325|   -0.460|-294.515| -340.472|    98.88%|   0:00:01.0| 1700.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_63_/D                                           |
|  -0.325|   -0.460|-293.726| -339.684|    98.88%|   0:00:00.0| 1700.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_19_/D   |
|  -0.325|   -0.460|-293.699| -339.656|    98.88%|   0:00:00.0| 1700.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_20_/D                                           |
|  -0.325|   -0.460|-293.018| -338.976|    98.88%|   0:00:01.0| 1700.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_30_/D                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 15 and inserted 8 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.325|   -0.460|-283.637| -330.788|    98.88%|   0:00:10.0| 1725.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_14_/D                                           |
|  -0.325|   -0.460|-283.593| -330.744|    98.88%|   0:00:00.0| 1725.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_31_/D                                           |
|  -0.325|   -0.460|-283.569| -330.720|    98.88%|   0:00:00.0| 1725.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_7_/D                                          |
|  -0.325|   -0.460|-283.346| -330.497|    98.88%|   0:00:01.0| 1725.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
|  -0.325|   -0.460|-283.306| -330.457|    98.88%|   0:00:00.0| 1725.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
|  -0.325|   -0.460|-283.124| -330.275|    98.88%|   0:00:01.0| 1725.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_10_/D                                           |
|  -0.325|   -0.460|-283.103| -330.254|    98.88%|   0:00:01.0| 1725.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_41_/D                                         |
|  -0.325|   -0.460|-282.887| -330.038|    98.88%|   0:00:00.0| 1725.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_44_/D                                         |
|  -0.325|   -0.460|-282.840| -329.991|    98.88%|   0:00:00.0| 1725.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.325|   -0.460|-282.792| -329.944|    98.88%|   0:00:01.0| 1725.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_28_/D                                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 8 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.325|   -0.552|-280.100| -328.543|    98.88%|   0:00:07.0| 1725.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_19_/D   |
|  -0.325|   -0.552|-279.677| -328.119|    98.88%|   0:00:00.0| 1725.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_27_/D                                         |
|  -0.325|   -0.552|-279.617| -328.059|    98.88%|   0:00:00.0| 1725.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
|  -0.325|   -0.552|-279.476| -327.918|    98.88%|   0:00:01.0| 1725.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_9_/D    |
|  -0.325|   -0.552|-279.271| -327.713|    98.88%|   0:00:00.0| 1725.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_38_/D                                         |
|  -0.325|   -0.552|-279.016| -327.458|    98.88%|   0:00:00.0| 1725.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_8_/D    |
|  -0.325|   -0.552|-278.977| -327.419|    98.88%|   0:00:00.0| 1725.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_8_/D    |
|  -0.325|   -0.552|-278.713| -327.155|    98.88%|   0:00:01.0| 1725.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_55_/D                                         |
|  -0.325|   -0.552|-278.441| -326.884|    98.88%|   0:00:00.0| 1725.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_10_/D   |
|  -0.325|   -0.552|-278.418| -326.860|    98.88%|   0:00:00.0| 1725.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_12_/D   |
|  -0.325|   -0.552|-278.410| -326.853|    98.88%|   0:00:00.0| 1725.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_12_/D   |
|  -0.325|   -0.552|-278.410| -326.853|    98.88%|   0:00:01.0| 1725.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:27.3 real=0:00:28.0 mem=1725.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.552|   -0.552| -48.442| -326.853|    98.88%|   0:00:00.0| 1725.0M|   WC_VIEW|  default| sum_out[118]                                       |
|  -0.552|   -0.552| -48.425| -326.836|    98.88%|   0:00:00.0| 1725.0M|   WC_VIEW|  default| sum_out[117]                                       |
|  -0.552|   -0.552| -48.400| -326.810|    98.89%|   0:00:00.0| 1725.0M|   WC_VIEW|  default| sum_out[31]                                        |
|  -0.552|   -0.552| -48.400| -326.810|    98.89%|   0:00:00.0| 1725.0M|   WC_VIEW|  default| sum_out[62]                                        |
|  -0.552|   -0.552| -48.400| -326.810|    98.89%|   0:00:00.0| 1725.0M|   WC_VIEW|  default| sum_out[22]                                        |
|  -0.552|   -0.552| -48.381| -326.791|    98.89%|   0:00:00.0| 1725.0M|   WC_VIEW|  default| sum_out[149]                                       |
|  -0.552|   -0.552| -48.381| -326.791|    98.89%|   0:00:00.0| 1725.0M|   WC_VIEW|  default| sum_out[127]                                       |
|  -0.552|   -0.552| -48.380| -326.791|    98.89%|   0:00:00.0| 1725.0M|   WC_VIEW|  default| sum_out[118]                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1725.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:27.8 real=0:00:28.0 mem=1725.0M) ***
** GigaOpt Optimizer WNS Slack -0.552 TNS Slack -326.791 Density 98.89
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 15 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 235 constrained nets 
Layer 7 has 251 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:28.3 real=0:00:28.0 mem=1725.0M) ***
*** Starting refinePlace (1:11:00 mem=1706.0M) ***
Density distribution unevenness ratio = 0.764%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1706.0MB
Summary Report:
Instances move: 0 (out of 30416 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1706.0MB
*** Finished refinePlace (1:11:01 mem=1706.0M) ***
Density distribution unevenness ratio = 0.761%
End: GigaOpt Optimization in TNS mode
** Profile ** Start :  cpu=0:00:00.0, mem=1589.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1589.4M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1597.4M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1597.4M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.552  | -0.325  | -0.552  |
|           TNS (ns):|-326.798 |-278.412 | -48.387 |
|    Violating Paths:|  1944   |  1784   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.962%
       (98.884% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1597.4M
Info: 235 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1369.40MB/1369.40MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1369.40MB/1369.40MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1369.40MB/1369.40MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-10 22:23:02 (2025-Mar-11 05:23:02 GMT)
2025-Mar-10 22:23:02 (2025-Mar-11 05:23:02 GMT): 10%
2025-Mar-10 22:23:02 (2025-Mar-11 05:23:02 GMT): 20%
2025-Mar-10 22:23:02 (2025-Mar-11 05:23:02 GMT): 30%
2025-Mar-10 22:23:02 (2025-Mar-11 05:23:02 GMT): 40%
2025-Mar-10 22:23:02 (2025-Mar-11 05:23:02 GMT): 50%
2025-Mar-10 22:23:02 (2025-Mar-11 05:23:02 GMT): 60%
2025-Mar-10 22:23:02 (2025-Mar-11 05:23:02 GMT): 70%
2025-Mar-10 22:23:02 (2025-Mar-11 05:23:02 GMT): 80%
2025-Mar-10 22:23:02 (2025-Mar-11 05:23:02 GMT): 90%

Finished Levelizing
2025-Mar-10 22:23:02 (2025-Mar-11 05:23:02 GMT)

Starting Activity Propagation
2025-Mar-10 22:23:02 (2025-Mar-11 05:23:02 GMT)
2025-Mar-10 22:23:03 (2025-Mar-11 05:23:03 GMT): 10%
2025-Mar-10 22:23:03 (2025-Mar-11 05:23:03 GMT): 20%

Finished Activity Propagation
2025-Mar-10 22:23:03 (2025-Mar-11 05:23:03 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1370.01MB/1370.01MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-10 22:23:03 (2025-Mar-11 05:23:03 GMT)
 ... Calculating switching power
2025-Mar-10 22:23:03 (2025-Mar-11 05:23:03 GMT): 10%
2025-Mar-10 22:23:04 (2025-Mar-11 05:23:04 GMT): 20%
2025-Mar-10 22:23:04 (2025-Mar-11 05:23:04 GMT): 30%
2025-Mar-10 22:23:04 (2025-Mar-11 05:23:04 GMT): 40%
2025-Mar-10 22:23:04 (2025-Mar-11 05:23:04 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-10 22:23:04 (2025-Mar-11 05:23:04 GMT): 60%
2025-Mar-10 22:23:05 (2025-Mar-11 05:23:05 GMT): 70%
2025-Mar-10 22:23:05 (2025-Mar-11 05:23:05 GMT): 80%
2025-Mar-10 22:23:06 (2025-Mar-11 05:23:06 GMT): 90%

Finished Calculating power
2025-Mar-10 22:23:06 (2025-Mar-11 05:23:06 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1370.17MB/1370.17MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1370.17MB/1370.17MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1370.17MB/1370.17MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-10 22:23:06 (2025-Mar-11 05:23:06 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       82.22905953 	   64.4403%
Total Switching Power:      43.78514086 	   34.3130%
Total Leakage Power:         1.59078718 	    1.2466%
Total Power:               127.60498779
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         41.95       2.963      0.3166       45.23       35.45
Macro                                  0           0      0.2448      0.2448      0.1918
IO                                     0           0           0           0           0
Combinational                       36.1       32.76       1.001       69.86       54.75
Clock (Combinational)              4.173       8.064     0.02866       12.27       9.612
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              82.23       43.79       1.591       127.6         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      82.23       43.79       1.591       127.6         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.173       8.064     0.02866       12.27       9.612
-----------------------------------------------------------------------------------------
Total                              4.173       8.064     0.02866       12.27       9.612
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:   CTS_ccl_BUF_clk_G0_L4_6 (CKBD16): 	    0.1594
* 		Highest Leakage Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1005 (FA1D4): 	 0.0002648
* 		Total Cap: 	2.15785e-10 F
* 		Total instances in design: 56617
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 26120
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1370.68MB/1370.68MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.552  TNS Slack -326.798 Density 98.88
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    98.88%|        -|  -0.552|-326.798|   0:00:00.0| 1870.3M|
Info: Power reclaim will skip 2455 instances with hold cells
|    98.73%|      775|  -0.552|-324.023|   0:00:19.0| 1870.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.552  TNS Slack -324.023 Density 98.73
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 235 constrained nets 
Layer 7 has 251 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:20.2) (real = 0:00:20.0) **
*** Starting refinePlace (1:11:29 mem=1826.4M) ***
Density distribution unevenness ratio = 0.775%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1826.4MB
Summary Report:
Instances move: 0 (out of 30416 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1826.4MB
*** Finished refinePlace (1:11:30 mem=1826.4M) ***
Density distribution unevenness ratio = 0.773%
Running setup recovery post routing.
**optDesign ... cpu = 0:02:04, real = 0:02:03, mem = 1591.7M, totSessionCpu=1:11:30 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=1591.72M, totSessionCpu=1:11:31 .
**optDesign ... cpu = 0:02:05, real = 0:02:04, mem = 1591.7M, totSessionCpu=1:11:31 **

Info: 235 clock nets excluded from IPO operation.
Info: 235 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.552|   -0.552|-324.023| -324.023|    98.73%|   0:00:00.0| 1742.5M|   WC_VIEW|  default| sum_out[118]                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1742.5M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=1742.5M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 235 constrained nets 
Layer 7 has 251 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1403.18MB/1403.18MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1403.18MB/1403.18MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1403.18MB/1403.18MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-10 22:23:34 (2025-Mar-11 05:23:34 GMT)
2025-Mar-10 22:23:34 (2025-Mar-11 05:23:34 GMT): 10%
2025-Mar-10 22:23:34 (2025-Mar-11 05:23:34 GMT): 20%
2025-Mar-10 22:23:34 (2025-Mar-11 05:23:34 GMT): 30%
2025-Mar-10 22:23:34 (2025-Mar-11 05:23:34 GMT): 40%
2025-Mar-10 22:23:34 (2025-Mar-11 05:23:34 GMT): 50%
2025-Mar-10 22:23:34 (2025-Mar-11 05:23:34 GMT): 60%
2025-Mar-10 22:23:34 (2025-Mar-11 05:23:34 GMT): 70%
2025-Mar-10 22:23:34 (2025-Mar-11 05:23:34 GMT): 80%
2025-Mar-10 22:23:34 (2025-Mar-11 05:23:34 GMT): 90%

Finished Levelizing
2025-Mar-10 22:23:34 (2025-Mar-11 05:23:34 GMT)

Starting Activity Propagation
2025-Mar-10 22:23:34 (2025-Mar-11 05:23:34 GMT)
2025-Mar-10 22:23:35 (2025-Mar-11 05:23:35 GMT): 10%
2025-Mar-10 22:23:35 (2025-Mar-11 05:23:35 GMT): 20%

Finished Activity Propagation
2025-Mar-10 22:23:36 (2025-Mar-11 05:23:36 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:01, mem(process/total)=1403.67MB/1403.67MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-10 22:23:36 (2025-Mar-11 05:23:36 GMT)
 ... Calculating switching power
2025-Mar-10 22:23:36 (2025-Mar-11 05:23:36 GMT): 10%
2025-Mar-10 22:23:36 (2025-Mar-11 05:23:36 GMT): 20%
2025-Mar-10 22:23:36 (2025-Mar-11 05:23:36 GMT): 30%
2025-Mar-10 22:23:36 (2025-Mar-11 05:23:36 GMT): 40%
2025-Mar-10 22:23:36 (2025-Mar-11 05:23:36 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-10 22:23:36 (2025-Mar-11 05:23:36 GMT): 60%
2025-Mar-10 22:23:37 (2025-Mar-11 05:23:37 GMT): 70%
2025-Mar-10 22:23:38 (2025-Mar-11 05:23:38 GMT): 80%
2025-Mar-10 22:23:38 (2025-Mar-11 05:23:38 GMT): 90%

Finished Calculating power
2025-Mar-10 22:23:39 (2025-Mar-11 05:23:39 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1403.67MB/1403.67MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1403.67MB/1403.67MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1403.67MB/1403.67MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-10 22:23:39 (2025-Mar-11 05:23:39 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       82.01600358 	   64.4876%
Total Switching Power:      43.58204582 	   34.2677%
Total Leakage Power:         1.58301168 	    1.2447%
Total Power:               127.18106140
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         41.96       2.958      0.3166       45.23       35.57
Macro                                  0           0      0.2448      0.2448      0.1925
IO                                     0           0           0           0           0
Combinational                      35.88       32.56       0.993       69.44        54.6
Clock (Combinational)              4.173       8.064     0.02866       12.27       9.644
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              82.02       43.58       1.583       127.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      82.02       43.58       1.583       127.2         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.173       8.064     0.02866       12.27       9.644
-----------------------------------------------------------------------------------------
Total                              4.173       8.064     0.02866       12.27       9.644
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:   CTS_ccl_BUF_clk_G0_L4_6 (CKBD16): 	    0.1594
* 		Highest Leakage Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1005 (FA1D4): 	 0.0002648
* 		Total Cap: 	2.15059e-10 F
* 		Total instances in design: 56617
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 26120
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1403.92MB/1403.92MB)

*** Finished Leakage Power Optimization (cpu=0:00:33, real=0:00:32, mem=1591.72M, totSessionCpu=1:11:41).
**ERROR: (IMPOPT-310):	Design density (98.73%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 544
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 544
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:11:42 mem=1591.7M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Latch borrow mode reset to max_borrow
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 32754,  99.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=3.41016 CPU=0:00:07.5 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/.AAE_lqKnqq/.AAE_14172/waveform.data...
*** CDM Built up (cpu=0:00:08.5  real=0:00:09.0  mem= 3.4M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32754,  0.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.5 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:11.6 real=0:00:11.0 totSessionCpu=0:00:39.0 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:13.0 real=0:00:13.0 totSessionCpu=0:00:39.0 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
Done building hold timer [50660 node(s), 69322 edge(s), 1 view(s)] (fixHold) cpu=0:00:15.0 real=0:00:15.0 totSessionCpu=0:00:41.0 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/coe_eosdata_GvomZM/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:14.1 real=0:00:16.0 totSessionCpu=1:11:56 mem=1591.7M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1591.7M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1599.7M
Loading timing data from /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/coe_eosdata_GvomZM/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 
** Profile ** Start :  cpu=0:00:00.0, mem=1599.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1599.7M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1599.7M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.552  | -0.322  | -0.552  |
|           TNS (ns):|-324.023 |-275.637 | -48.387 |
|    Violating Paths:|  1935   |  1775   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.164  | -0.164  |  0.000  |
|           TNS (ns):| -11.948 | -11.948 |  0.000  |
|    Violating Paths:|   286   |   286   |    0    |
|          All Paths:|  5278   |  5278   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.810%
       (98.732% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:02:32, real = 0:02:32, mem = 1593.7M, totSessionCpu=1:11:58 **
*info: Run optDesign holdfix with 1 thread.
Info: 235 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:17.2 real=0:00:19.0 totSessionCpu=1:11:59 mem=1727.3M density=98.732% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1641
      TNS :     -11.9487
      #VP :          284
  Density :      98.732%
------------------------------------------------------------------------------------------
 cpu=0:00:17.7 real=0:00:19.0 totSessionCpu=1:11:59 mem=1727.3M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1641
      TNS :     -11.9487
      #VP :          284
  Density :      98.732%
------------------------------------------------------------------------------------------
 cpu=0:00:17.9 real=0:00:19.0 totSessionCpu=1:12:00 mem=1727.3M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:18.1 real=0:00:20.0 totSessionCpu=1:12:00 mem=1727.3M density=98.732% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 1780 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post Route Hold Fixing (cpu=0:00:18.2 real=0:00:20.0 totSessionCpu=1:12:00 mem=1727.3M density=98.732%) ***
Default Rule : ""
Non Default Rules :
Worst Slack : -0.322 ns
Total 1 nets layer assigned (1.5).
GigaOpt: setting up router preferences
        design wns: -0.3223
        slack threshold: 1.0977
GigaOpt: 7 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 975 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.552 ns
Total 2 nets layer assigned (0.4).
GigaOpt: setting up router preferences
        design wns: -0.5524
        slack threshold: 0.8676
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 975 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1707.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=1707.2M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1707.2M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1707.2M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.552  | -0.322  | -0.552  |
|           TNS (ns):|-324.023 |-275.637 | -48.387 |
|    Violating Paths:|  1935   |  1775   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.810%
       (98.732% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1707.2M
**optDesign ... cpu = 0:02:39, real = 0:02:39, mem = 1535.5M, totSessionCpu=1:12:05 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon Mar 10 22:24:04 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC4457_CTS_176 connects to NET FE_USKN4504_CTS_176 at location ( 141.500 209.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_USKN4504_CTS_176 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_10934_0 connects to NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5447_0 at location ( 218.700 284.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5447_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_USKC4459_CTS_207 connects to NET FE_USKN4459_CTS_207 at location ( 183.700 192.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_USKN4459_CTS_207 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_USKC4424_CTS_214 connects to NET FE_USKN4424_CTS_214 at location ( 161.500 214.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_USKN4424_CTS_214 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_USKC4423_CTS_192 connects to NET FE_USKN4423_CTS_192 at location ( 220.700 133.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_USKN4423_CTS_192 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_20 connects to NET mac_array_instance/CTS_78 at location ( 251.100 304.300 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_78 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_13 connects to NET CTS_214 at location ( 162.300 385.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_214 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_48 connects to NET CTS_212 at location ( 230.900 212.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_50 connects to NET CTS_212 at location ( 180.700 223.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_51 connects to NET CTS_212 at location ( 178.500 282.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_212 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC4459_CTS_207 connects to NET CTS_207 at location ( 186.700 192.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_207 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC4423_CTS_192 connects to NET CTS_192 at location ( 223.700 132.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_26 connects to NET CTS_192 at location ( 280.700 73.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_192 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST ofifo_inst/col_idx_3__fifo_instance/U115 connects to NET FE_OCPN4355_array_out_68_ at location ( 150.300 156.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST ofifo_inst/col_idx_3__fifo_instance/U114 connects to NET FE_OCPN4355_array_out_68_ at location ( 146.500 156.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN4355_array_out_68_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST ofifo_inst/col_idx_3__fifo_instance/U120 connects to NET FE_OCPN4354_array_out_69_ at location ( 140.100 156.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN4354_array_out_69_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_10746_0 connects to NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5407_0 at location ( 403.900 316.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5407_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_10753_0 connects to NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5406_0 at location ( 402.900 316.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_10746_0 connects to NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5406_0 at location ( 403.500 316.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5406_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_10753_0 connects to NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5401_0 at location ( 403.300 317.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5401_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_5394_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_5392_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_5348_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5303_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5232_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 36 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 42
#  Number of instances deleted (including moved) = 11
#  Number of instances resized = 748
#  Number of instances with same cell size swap = 53
#  Number of instances with pin swaps = 20
#  Total number of placement changes (moved instances are counted twice) = 801
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 32752 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#975/32496 = 3% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1272.41 (MB), peak = 1447.16 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 344.800 127.815 ) on M1 for NET CTS_178. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 280.850 73.595 ) on M1 for NET CTS_192. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 222.575 133.300 ) on M1 for NET CTS_192. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 185.600 192.700 ) on M1 for NET CTS_207. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 178.650 282.395 ) on M1 for NET CTS_212. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 176.600 223.400 ) on M1 for NET CTS_212. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 226.850 212.800 ) on M1 for NET CTS_212. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 158.250 385.600 ) on M1 for NET CTS_214. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 171.105 194.500 ) on M1 for NET FE_OCPN4264_array_out_67_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 140.055 156.700 ) on M1 for NET FE_OCPN4354_array_out_69_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 150.105 156.700 ) on M1 for NET FE_OCPN4355_array_out_68_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 146.305 156.700 ) on M1 for NET FE_OCPN4355_array_out_68_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 125.295 180.100 ) on M1 for NET FE_PSN4557_sum_out_27_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 221.095 133.300 ) on M1 for NET FE_USKN4423_CTS_192. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 161.650 213.995 ) on M1 for NET FE_USKN4424_CTS_214. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 104.130 147.705 ) on M1 for NET FE_USKN4429_CTS_194. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 142.755 208.900 ) on M1 for NET FE_USKN4433_CTS_211. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 179.220 223.285 ) on M1 for NET FE_USKN4441_CTS_204. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 141.910 147.730 ) on M1 for NET FE_USKN4445_CTS_201. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 208.330 131.490 ) on M1 for NET FE_USKN4452_CTS_192. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#2245 routed nets are extracted.
#    912 (2.78%) extracted nets are partially routed.
#30220 routed nets are imported.
#31 (0.09%) nets are without wires.
#258 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 32754.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 912
#
#Start data preparation...
#
#Data preparation is done on Mon Mar 10 22:24:08 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Mar 10 22:24:10 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2198          79       23256    92.18%
#  Metal 2        V        2206          84       23256     0.74%
#  Metal 3        H        2277           0       23256     0.43%
#  Metal 4        V        1596         694       23256     3.23%
#  Metal 5        H        2277           0       23256     0.00%
#  Metal 6        V        2290           0       23256     0.00%
#  Metal 7        H         569           0       23256     0.00%
#  Metal 8        V         572           0       23256     0.00%
#  --------------------------------------------------------------
#  Total                  13986       4.67%  186048    12.07%
#
#  245 nets (0.75%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1273.29 (MB), peak = 1447.16 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1301.55 (MB), peak = 1447.16 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1301.67 (MB), peak = 1447.16 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 258 (skipped).
#Total number of routable nets = 32496.
#Total number of nets in the design = 32754.
#
#943 routable nets have only global wires.
#31553 routable nets have only detail routed wires.
#81 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#466 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 56                 25             862  
#-------------------------------------------------------------------
#        Total                 56                 25             862  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                245                302           31949  
#-------------------------------------------------------------------
#        Total                245                302           31949  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2     18(0.08%)   (0.08%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total     18(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.02% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 245
#Total wire length = 645266 um.
#Total half perimeter of net bounding box = 561789 um.
#Total wire length on LAYER M1 = 593 um.
#Total wire length on LAYER M2 = 161390 um.
#Total wire length on LAYER M3 = 222644 um.
#Total wire length on LAYER M4 = 149541 um.
#Total wire length on LAYER M5 = 67084 um.
#Total wire length on LAYER M6 = 12259 um.
#Total wire length on LAYER M7 = 12867 um.
#Total wire length on LAYER M8 = 18886 um.
#Total number of vias = 235357
#Total number of multi-cut vias = 164267 ( 69.8%)
#Total number of single cut vias = 71090 ( 30.2%)
#Up-Via Summary (total 235357):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       69010 ( 64.6%)     37880 ( 35.4%)     106890
#  Metal 2        1742 (  1.9%)     92325 ( 98.1%)      94067
#  Metal 3         195 (  0.8%)     23723 ( 99.2%)      23918
#  Metal 4          46 (  0.7%)      6463 ( 99.3%)       6509
#  Metal 5          13 (  0.7%)      1827 ( 99.3%)       1840
#  Metal 6          49 (  4.0%)      1173 ( 96.0%)       1222
#  Metal 7          35 (  3.8%)       876 ( 96.2%)        911
#-----------------------------------------------------------
#                71090 ( 30.2%)    164267 ( 69.8%)     235357 
#
#Total number of involved priority nets 51
#Maximum src to sink distance for priority net 246.3
#Average of max src_to_sink distance for priority net 36.8
#Average of ave src_to_sink distance for priority net 28.6
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1301.68 (MB), peak = 1447.16 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1277.54 (MB), peak = 1447.16 (MB)
#Start Track Assignment.
#Done with 125 horizontal wires in 2 hboxes and 70 vertical wires in 2 hboxes.
#Done with 9 horizontal wires in 2 hboxes and 8 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 245
#Total wire length = 645355 um.
#Total half perimeter of net bounding box = 561789 um.
#Total wire length on LAYER M1 = 647 um.
#Total wire length on LAYER M2 = 161398 um.
#Total wire length on LAYER M3 = 222676 um.
#Total wire length on LAYER M4 = 149535 um.
#Total wire length on LAYER M5 = 67084 um.
#Total wire length on LAYER M6 = 12259 um.
#Total wire length on LAYER M7 = 12867 um.
#Total wire length on LAYER M8 = 18889 um.
#Total number of vias = 235335
#Total number of multi-cut vias = 164267 ( 69.8%)
#Total number of single cut vias = 71068 ( 30.2%)
#Up-Via Summary (total 235335):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       69002 ( 64.6%)     37880 ( 35.4%)     106882
#  Metal 2        1731 (  1.8%)     92325 ( 98.2%)      94056
#  Metal 3         192 (  0.8%)     23723 ( 99.2%)      23915
#  Metal 4          46 (  0.7%)      6463 ( 99.3%)       6509
#  Metal 5          13 (  0.7%)      1827 ( 99.3%)       1840
#  Metal 6          49 (  4.0%)      1173 ( 96.0%)       1222
#  Metal 7          35 (  3.8%)       876 ( 96.2%)        911
#-----------------------------------------------------------
#                71068 ( 30.2%)    164267 ( 69.8%)     235335 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1343.57 (MB), peak = 1447.16 (MB)
#
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 70.13 (MB)
#Total memory = 1343.57 (MB)
#Peak memory = 1447.16 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 2.9% of the total area was rechecked for DRC, and 49.1% required routing.
#    number of violations = 134
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1           24        7        9        7       14        0       61
#	M2           36       32        3        0        0        1       72
#	M3            0        0        1        0        0        0        1
#	Totals       60       39       13        7       14        1      134
#790 out of 56617 instances need to be verified(marked ipoed).
#33.7% of the total area is being checked for drcs
#33.7% of the total area was checked
#    number of violations = 523
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   MinCut   Others   Totals
#	M1          197       50       70      111       15        2        1      446
#	M2           37       34        4        0        0        0        1       76
#	M3            0        0        1        0        0        0        0        1
#	Totals      234       84       75      111       15        2        2      523
#cpu time = 00:01:02, elapsed time = 00:01:02, memory = 1350.19 (MB), peak = 1447.16 (MB)
#start 1st optimization iteration ...
#    number of violations = 74
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1           28       12        5       17        0       62
#	M2            2        0        7        0        2       11
#	M3            0        0        1        0        0        1
#	Totals       30       12       13       17        2       74
#    number of process antenna violations = 23
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1331.18 (MB), peak = 1447.16 (MB)
#start 2nd optimization iteration ...
#    number of violations = 59
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   Totals
#	M1           28        8        5       17       58
#	M2            0        0        0        0        0
#	M3            0        0        1        0        1
#	Totals       28        8        6       17       59
#    number of process antenna violations = 23
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1316.14 (MB), peak = 1447.16 (MB)
#start 3rd optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 23
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1310.20 (MB), peak = 1447.16 (MB)
#start 4th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            0        0
#	M5            0        0
#	M6            0        0
#	M7            1        1
#	Totals        1        1
#    number of process antenna violations = 23
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1307.36 (MB), peak = 1447.16 (MB)
#start 5th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1304.83 (MB), peak = 1447.16 (MB)
#start 6th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1296.07 (MB), peak = 1447.16 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 245
#Total wire length = 644946 um.
#Total half perimeter of net bounding box = 561789 um.
#Total wire length on LAYER M1 = 625 um.
#Total wire length on LAYER M2 = 160740 um.
#Total wire length on LAYER M3 = 222882 um.
#Total wire length on LAYER M4 = 149749 um.
#Total wire length on LAYER M5 = 66977 um.
#Total wire length on LAYER M6 = 12253 um.
#Total wire length on LAYER M7 = 12831 um.
#Total wire length on LAYER M8 = 18890 um.
#Total number of vias = 236661
#Total number of multi-cut vias = 161063 ( 68.1%)
#Total number of single cut vias = 75598 ( 31.9%)
#Up-Via Summary (total 236661):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       70076 ( 65.4%)     36997 ( 34.6%)     107073
#  Metal 2        4243 (  4.5%)     90592 ( 95.5%)      94835
#  Metal 3         865 (  3.6%)     23335 ( 96.4%)      24200
#  Metal 4         167 (  2.6%)      6354 ( 97.4%)       6521
#  Metal 5          16 (  0.9%)      1828 ( 99.1%)       1844
#  Metal 6         101 (  8.3%)      1123 ( 91.7%)       1224
#  Metal 7         130 ( 13.5%)       834 ( 86.5%)        964
#-----------------------------------------------------------
#                75598 ( 31.9%)    161063 ( 68.1%)     236661 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:20
#Elapsed time = 00:01:20
#Increased memory = -52.61 (MB)
#Total memory = 1290.96 (MB)
#Peak memory = 1447.16 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1292.70 (MB), peak = 1447.16 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 245
#Total wire length = 644946 um.
#Total half perimeter of net bounding box = 561789 um.
#Total wire length on LAYER M1 = 625 um.
#Total wire length on LAYER M2 = 160740 um.
#Total wire length on LAYER M3 = 222882 um.
#Total wire length on LAYER M4 = 149749 um.
#Total wire length on LAYER M5 = 66977 um.
#Total wire length on LAYER M6 = 12253 um.
#Total wire length on LAYER M7 = 12831 um.
#Total wire length on LAYER M8 = 18890 um.
#Total number of vias = 236661
#Total number of multi-cut vias = 161063 ( 68.1%)
#Total number of single cut vias = 75598 ( 31.9%)
#Up-Via Summary (total 236661):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       70076 ( 65.4%)     36997 ( 34.6%)     107073
#  Metal 2        4243 (  4.5%)     90592 ( 95.5%)      94835
#  Metal 3         865 (  3.6%)     23335 ( 96.4%)      24200
#  Metal 4         167 (  2.6%)      6354 ( 97.4%)       6521
#  Metal 5          16 (  0.9%)      1828 ( 99.1%)       1844
#  Metal 6         101 (  8.3%)      1123 ( 91.7%)       1224
#  Metal 7         130 ( 13.5%)       834 ( 86.5%)        964
#-----------------------------------------------------------
#                75598 ( 31.9%)    161063 ( 68.1%)     236661 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Mar 10 22:25:38 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1292.70 (MB), peak = 1447.16 (MB)
#
#Start Post Route Wire Spread.
#Done with 767 horizontal wires in 3 hboxes and 1480 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 245
#Total wire length = 645625 um.
#Total half perimeter of net bounding box = 561789 um.
#Total wire length on LAYER M1 = 625 um.
#Total wire length on LAYER M2 = 160884 um.
#Total wire length on LAYER M3 = 223083 um.
#Total wire length on LAYER M4 = 150021 um.
#Total wire length on LAYER M5 = 66999 um.
#Total wire length on LAYER M6 = 12270 um.
#Total wire length on LAYER M7 = 12837 um.
#Total wire length on LAYER M8 = 18906 um.
#Total number of vias = 236661
#Total number of multi-cut vias = 161063 ( 68.1%)
#Total number of single cut vias = 75598 ( 31.9%)
#Up-Via Summary (total 236661):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       70076 ( 65.4%)     36997 ( 34.6%)     107073
#  Metal 2        4243 (  4.5%)     90592 ( 95.5%)      94835
#  Metal 3         865 (  3.6%)     23335 ( 96.4%)      24200
#  Metal 4         167 (  2.6%)      6354 ( 97.4%)       6521
#  Metal 5          16 (  0.9%)      1828 ( 99.1%)       1844
#  Metal 6         101 (  8.3%)      1123 ( 91.7%)       1224
#  Metal 7         130 ( 13.5%)       834 ( 86.5%)        964
#-----------------------------------------------------------
#                75598 ( 31.9%)    161063 ( 68.1%)     236661 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1340.06 (MB), peak = 1447.16 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 245
#Total wire length = 645625 um.
#Total half perimeter of net bounding box = 561789 um.
#Total wire length on LAYER M1 = 625 um.
#Total wire length on LAYER M2 = 160884 um.
#Total wire length on LAYER M3 = 223083 um.
#Total wire length on LAYER M4 = 150021 um.
#Total wire length on LAYER M5 = 66999 um.
#Total wire length on LAYER M6 = 12270 um.
#Total wire length on LAYER M7 = 12837 um.
#Total wire length on LAYER M8 = 18906 um.
#Total number of vias = 236661
#Total number of multi-cut vias = 161063 ( 68.1%)
#Total number of single cut vias = 75598 ( 31.9%)
#Up-Via Summary (total 236661):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       70076 ( 65.4%)     36997 ( 34.6%)     107073
#  Metal 2        4243 (  4.5%)     90592 ( 95.5%)      94835
#  Metal 3         865 (  3.6%)     23335 ( 96.4%)      24200
#  Metal 4         167 (  2.6%)      6354 ( 97.4%)       6521
#  Metal 5          16 (  0.9%)      1828 ( 99.1%)       1844
#  Metal 6         101 (  8.3%)      1123 ( 91.7%)       1224
#  Metal 7         130 ( 13.5%)       834 ( 86.5%)        964
#-----------------------------------------------------------
#                75598 ( 31.9%)    161063 ( 68.1%)     236661 
#
#
#Start Post Route via swapping..
#55.44% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1304.81 (MB), peak = 1447.16 (MB)
#    number of violations = 0
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 1305.42 (MB), peak = 1447.16 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 245
#Total wire length = 645625 um.
#Total half perimeter of net bounding box = 561789 um.
#Total wire length on LAYER M1 = 625 um.
#Total wire length on LAYER M2 = 160884 um.
#Total wire length on LAYER M3 = 223083 um.
#Total wire length on LAYER M4 = 150021 um.
#Total wire length on LAYER M5 = 66999 um.
#Total wire length on LAYER M6 = 12270 um.
#Total wire length on LAYER M7 = 12837 um.
#Total wire length on LAYER M8 = 18906 um.
#Total number of vias = 236661
#Total number of multi-cut vias = 165959 ( 70.1%)
#Total number of single cut vias = 70702 ( 29.9%)
#Up-Via Summary (total 236661):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68844 ( 64.3%)     38229 ( 35.7%)     107073
#  Metal 2        1622 (  1.7%)     93213 ( 98.3%)      94835
#  Metal 3         112 (  0.5%)     24088 ( 99.5%)      24200
#  Metal 4          28 (  0.4%)      6493 ( 99.6%)       6521
#  Metal 5           3 (  0.2%)      1841 ( 99.8%)       1844
#  Metal 6          33 (  2.7%)      1191 ( 97.3%)       1224
#  Metal 7          60 (  6.2%)       904 ( 93.8%)        964
#-----------------------------------------------------------
#                70702 ( 29.9%)    165959 ( 70.1%)     236661 
#
#detailRoute Statistics:
#Cpu time = 00:01:50
#Elapsed time = 00:01:50
#Increased memory = -39.89 (MB)
#Total memory = 1303.68 (MB)
#Peak memory = 1447.16 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 32754 NETS and 0 SPECIALNETS signatures
#Created 56618 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1304.99 (MB), peak = 1447.16 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1305.22 (MB), peak = 1447.16 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:02:03
#Elapsed time = 00:02:03
#Increased memory = -75.59 (MB)
#Total memory = 1254.21 (MB)
#Peak memory = 1447.16 (MB)
#Number of warnings = 63
#Total number of warnings = 156
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar 10 22:26:06 2025
#
**optDesign ... cpu = 0:04:41, real = 0:04:41, mem = 1495.1M, totSessionCpu=1:14:08 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=56617 and nets=32754 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1495.1M)
Extracted 10.0006% (CPU Time= 0:00:01.1  MEM= 1544.4M)
Extracted 20.0006% (CPU Time= 0:00:01.3  MEM= 1544.4M)
Extracted 30.0006% (CPU Time= 0:00:01.5  MEM= 1544.4M)
Extracted 40.0006% (CPU Time= 0:00:01.7  MEM= 1544.4M)
Extracted 50.0006% (CPU Time= 0:00:01.9  MEM= 1544.4M)
Extracted 60.0006% (CPU Time= 0:00:02.3  MEM= 1548.4M)
Extracted 70.0006% (CPU Time= 0:00:02.8  MEM= 1548.4M)
Extracted 80.0006% (CPU Time= 0:00:03.4  MEM= 1548.4M)
Extracted 90.0006% (CPU Time= 0:00:04.7  MEM= 1548.4M)
Extracted 100% (CPU Time= 0:00:05.4  MEM= 1548.4M)
Number of Extracted Resistors     : 600622
Number of Extracted Ground Cap.   : 590328
Number of Extracted Coupling Cap. : 983612
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1528.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.9  Real Time: 0:00:07.0  MEM: 1528.340M)
**optDesign ... cpu = 0:04:48, real = 0:04:48, mem = 1493.1M, totSessionCpu=1:14:15 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 32754,  99.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1586.23 CPU=0:00:07.9 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/.AAE_lqKnqq/.AAE_14172/waveform.data...
*** CDM Built up (cpu=0:00:09.9  real=0:00:10.0  mem= 1586.2M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32754,  8.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1562.28 CPU=0:00:02.5 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.6  real=0:00:02.0  mem= 1562.3M) ***
*** Done Building Timing Graph (cpu=0:00:15.9 real=0:00:16.0 totSessionCpu=1:14:31 mem=1562.3M)
**optDesign ... cpu = 0:05:04, real = 0:05:04, mem = 1492.8M, totSessionCpu=1:14:31 **
*** Timing NOT met, worst failing slack is -0.526
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 235 clock nets excluded from IPO operation.
*info: 235 clock nets excluded
*info: 2 special nets excluded.
*info: 258 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.526 TNS Slack -327.637 Density 98.73
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.326|   -0.526|-281.371| -327.637|    98.73%|   0:00:00.0| 1730.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
|  -0.326|   -0.526|-281.371| -327.637|    98.73%|   0:00:01.0| 1730.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_48_/D                                           |
|  -0.326|   -0.526|-281.371| -327.637|    98.73%|   0:00:01.0| 1730.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_32_/D                                         |
|  -0.326|   -0.526|-281.371| -327.637|    98.73%|   0:00:00.0| 1730.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:02.0 mem=1730.1M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:01.9 real=0:00:02.0 mem=1730.1M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 235 constrained nets 
Layer 7 has 254 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:02.4 real=0:00:02.0 mem=1730.1M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:05:11, real = 0:05:11, mem = 1579.1M, totSessionCpu=1:14:37 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:00, mem=1579.10M, totSessionCpu=1:14:38 .
**optDesign ... cpu = 0:05:11, real = 0:05:11, mem = 1579.1M, totSessionCpu=1:14:38 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:05:13, real = 0:05:13, mem = 1579.1M, totSessionCpu=1:14:39 **
** Profile ** Start :  cpu=0:00:00.0, mem=1636.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1636.3M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 32754,  99.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:07.4 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/.AAE_lqKnqq/.AAE_14172/waveform.data...
*** CDM Built up (cpu=0:00:08.4  real=0:00:09.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32754,  0.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.5 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:11.6 real=0:00:12.0 totSessionCpu=0:00:53.0 mem=0.0M)
** Profile ** Overall slacks :  cpu=-1:0-3:0-6.-2, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.2, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:13.4, mem=1636.3M
** Profile ** Total reports :  cpu=0:00:01.0, mem=1581.1M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1581.1M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.526  | -0.326  | -0.526  |
|           TNS (ns):|-327.635 |-281.369 | -46.266 |
|    Violating Paths:|  1957   |  1797   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.163  | -0.163  |  0.000  |
|           TNS (ns):| -11.342 | -11.342 |  0.000  |
|    Violating Paths:|   279   |   279   |    0    |
|          All Paths:|  5278   |  5278   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.810%
       (98.732% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1581.1M
**optDesign ... cpu = 0:05:28, real = 0:05:28, mem = 1579.1M, totSessionCpu=1:14:54 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1529.5M, totSessionCpu=1:14:58 **
#Created 847 library cell signatures
#Created 32754 NETS and 0 SPECIALNETS signatures
#Created 56618 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1324.48 (MB), peak = 1447.16 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1324.48 (MB), peak = 1447.16 (MB)
Begin checking placement ... (start mem=1529.5M, init mem=1529.5M)
*info: Placed = 56617          (Fixed = 81)
*info: Unplaced = 0           
Placement Density:98.73%(188374/190793)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1529.5M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 30497

Instance distribution across the VT partitions:

 LVT : inst = 14153 (46.4%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 14153 (46.4%)

 HVT : inst = 16344 (53.6%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 16344 (53.6%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=56617 and nets=32754 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1519.5M)
Extracted 10.0006% (CPU Time= 0:00:01.1  MEM= 1568.8M)
Extracted 20.0006% (CPU Time= 0:00:01.3  MEM= 1568.8M)
Extracted 30.0006% (CPU Time= 0:00:01.5  MEM= 1568.8M)
Extracted 40.0006% (CPU Time= 0:00:01.7  MEM= 1568.8M)
Extracted 50.0006% (CPU Time= 0:00:01.9  MEM= 1568.8M)
Extracted 60.0006% (CPU Time= 0:00:02.3  MEM= 1572.8M)
Extracted 70.0006% (CPU Time= 0:00:02.8  MEM= 1572.8M)
Extracted 80.0006% (CPU Time= 0:00:03.4  MEM= 1572.8M)
Extracted 90.0006% (CPU Time= 0:00:04.6  MEM= 1572.8M)
Extracted 100% (CPU Time= 0:00:05.4  MEM= 1572.8M)
Number of Extracted Resistors     : 600622
Number of Extracted Ground Cap.   : 590328
Number of Extracted Coupling Cap. : 983612
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1552.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.9  Real Time: 0:00:07.0  MEM: 1552.738M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32754,  99.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1611.45 CPU=0:00:07.7 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/.AAE_lqKnqq/.AAE_14172/waveform.data...
*** CDM Built up (cpu=0:00:08.7  real=0:00:08.0  mem= 1611.5M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32754,  8.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1587.5 CPU=0:00:02.5 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.6  real=0:00:02.0  mem= 1587.5M) ***
*** Done Building Timing Graph (cpu=0:00:14.2 real=0:00:14.0 totSessionCpu=1:15:22 mem=1587.5M)
** Profile ** Start :  cpu=0:00:00.0, mem=1587.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=1587.5M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1587.5M
** Profile ** DRVs :  cpu=0:00:01.0, mem=1587.5M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.526  | -0.326  | -0.526  |
|           TNS (ns):|-327.635 |-281.369 | -46.266 |
|    Violating Paths:|  1957   |  1797   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.810%
       (98.732% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1587.5M
**optDesign ... cpu = 0:00:25, real = 0:00:25, mem = 1488.4M, totSessionCpu=1:15:23 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
**INFO: Start fixing DRV (Mem = 1555.21M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 235 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.53 |          0|          0|          0|  98.73  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.53 |          0|          0|          0|  98.73  |   0:00:00.0|    1777.9M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 235 constrained nets 
Layer 7 has 254 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.5 real=0:00:02.0 mem=1777.9M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:33, real = 0:00:32, mem = 1653.3M, totSessionCpu=1:15:30 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1653.26M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1653.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1653.3M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1663.3M
** Profile ** DRVs :  cpu=0:00:01.0, mem=1663.3M

------------------------------------------------------------
     SI Timing Summary (cpu=0.09min real=0.08min mem=1653.3M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.526  | -0.326  | -0.526  |
|           TNS (ns):|-327.635 |-281.369 | -46.266 |
|    Violating Paths:|  1957   |  1797   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.810%
       (98.732% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1663.3M
**optDesign ... cpu = 0:00:34, real = 0:00:33, mem = 1653.3M, totSessionCpu=1:15:32 **
** Profile ** Start :  cpu=0:00:00.0, mem=1643.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1643.7M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1643.7M
** Profile ** DRVs :  cpu=0:00:01.0, mem=1643.7M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.526  | -0.326  | -0.526  |
|           TNS (ns):|-327.635 |-281.369 | -46.266 |
|    Violating Paths:|  1957   |  1797   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.810%
       (98.732% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1643.7M
**optDesign ... cpu = 0:00:36, real = 0:00:36, mem = 1586.5M, totSessionCpu=1:15:34 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon Mar 10 22:27:33 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 32752 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#975/32496 = 3% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1353.21 (MB), peak = 1447.16 (MB)
#Merging special wires...
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -1.48 (MB)
#Total memory = 1353.21 (MB)
#Peak memory = 1447.16 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1355.04 (MB), peak = 1447.16 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1355.04 (MB), peak = 1447.16 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 245
#Total wire length = 645625 um.
#Total half perimeter of net bounding box = 561789 um.
#Total wire length on LAYER M1 = 625 um.
#Total wire length on LAYER M2 = 160884 um.
#Total wire length on LAYER M3 = 223083 um.
#Total wire length on LAYER M4 = 150021 um.
#Total wire length on LAYER M5 = 66999 um.
#Total wire length on LAYER M6 = 12270 um.
#Total wire length on LAYER M7 = 12837 um.
#Total wire length on LAYER M8 = 18906 um.
#Total number of vias = 236661
#Total number of multi-cut vias = 165959 ( 70.1%)
#Total number of single cut vias = 70702 ( 29.9%)
#Up-Via Summary (total 236661):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68844 ( 64.3%)     38229 ( 35.7%)     107073
#  Metal 2        1622 (  1.7%)     93213 ( 98.3%)      94835
#  Metal 3         112 (  0.5%)     24088 ( 99.5%)      24200
#  Metal 4          28 (  0.4%)      6493 ( 99.6%)       6521
#  Metal 5           3 (  0.2%)      1841 ( 99.8%)       1844
#  Metal 6          33 (  2.7%)      1191 ( 97.3%)       1224
#  Metal 7          60 (  6.2%)       904 ( 93.8%)        964
#-----------------------------------------------------------
#                70702 ( 29.9%)    165959 ( 70.1%)     236661 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 0.10 (MB)
#Total memory = 1353.30 (MB)
#Peak memory = 1447.16 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1355.04 (MB), peak = 1447.16 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 245
#Total wire length = 645625 um.
#Total half perimeter of net bounding box = 561789 um.
#Total wire length on LAYER M1 = 625 um.
#Total wire length on LAYER M2 = 160884 um.
#Total wire length on LAYER M3 = 223083 um.
#Total wire length on LAYER M4 = 150021 um.
#Total wire length on LAYER M5 = 66999 um.
#Total wire length on LAYER M6 = 12270 um.
#Total wire length on LAYER M7 = 12837 um.
#Total wire length on LAYER M8 = 18906 um.
#Total number of vias = 236661
#Total number of multi-cut vias = 165959 ( 70.1%)
#Total number of single cut vias = 70702 ( 29.9%)
#Up-Via Summary (total 236661):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68844 ( 64.3%)     38229 ( 35.7%)     107073
#  Metal 2        1622 (  1.7%)     93213 ( 98.3%)      94835
#  Metal 3         112 (  0.5%)     24088 ( 99.5%)      24200
#  Metal 4          28 (  0.4%)      6493 ( 99.6%)       6521
#  Metal 5           3 (  0.2%)      1841 ( 99.8%)       1844
#  Metal 6          33 (  2.7%)      1191 ( 97.3%)       1224
#  Metal 7          60 (  6.2%)       904 ( 93.8%)        964
#-----------------------------------------------------------
#                70702 ( 29.9%)    165959 ( 70.1%)     236661 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#0.00% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1361.02 (MB), peak = 1447.16 (MB)
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1361.27 (MB), peak = 1447.16 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 245
#Total wire length = 645625 um.
#Total half perimeter of net bounding box = 561789 um.
#Total wire length on LAYER M1 = 625 um.
#Total wire length on LAYER M2 = 160884 um.
#Total wire length on LAYER M3 = 223083 um.
#Total wire length on LAYER M4 = 150021 um.
#Total wire length on LAYER M5 = 66999 um.
#Total wire length on LAYER M6 = 12270 um.
#Total wire length on LAYER M7 = 12837 um.
#Total wire length on LAYER M8 = 18906 um.
#Total number of vias = 236661
#Total number of multi-cut vias = 165959 ( 70.1%)
#Total number of single cut vias = 70702 ( 29.9%)
#Up-Via Summary (total 236661):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68844 ( 64.3%)     38229 ( 35.7%)     107073
#  Metal 2        1622 (  1.7%)     93213 ( 98.3%)      94835
#  Metal 3         112 (  0.5%)     24088 ( 99.5%)      24200
#  Metal 4          28 (  0.4%)      6493 ( 99.6%)       6521
#  Metal 5           3 (  0.2%)      1841 ( 99.8%)       1844
#  Metal 6          33 (  2.7%)      1191 ( 97.3%)       1224
#  Metal 7          60 (  6.2%)       904 ( 93.8%)        964
#-----------------------------------------------------------
#                70702 ( 29.9%)    165959 ( 70.1%)     236661 
#
#detailRoute Statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 6.33 (MB)
#Total memory = 1359.54 (MB)
#Peak memory = 1447.16 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 32754 NETS and 0 SPECIALNETS signatures
#Created 56618 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1366.54 (MB), peak = 1447.16 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1366.77 (MB), peak = 1447.16 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:11
#Increased memory = -48.54 (MB)
#Total memory = 1340.96 (MB)
#Peak memory = 1447.16 (MB)
#Number of warnings = 1
#Total number of warnings = 157
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar 10 22:27:44 2025
#
**optDesign ... cpu = 0:00:48, real = 0:00:47, mem = 1584.5M, totSessionCpu=1:15:46 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=56617 and nets=32754 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1584.5M)
Extracted 10.0006% (CPU Time= 0:00:01.1  MEM= 1625.7M)
Extracted 20.0006% (CPU Time= 0:00:01.4  MEM= 1625.7M)
Extracted 30.0006% (CPU Time= 0:00:01.7  MEM= 1625.7M)
Extracted 40.0006% (CPU Time= 0:00:01.9  MEM= 1625.7M)
Extracted 50.0006% (CPU Time= 0:00:02.1  MEM= 1625.7M)
Extracted 60.0006% (CPU Time= 0:00:02.5  MEM= 1629.7M)
Extracted 70.0006% (CPU Time= 0:00:02.9  MEM= 1629.7M)
Extracted 80.0006% (CPU Time= 0:00:03.5  MEM= 1629.7M)
Extracted 90.0006% (CPU Time= 0:00:04.8  MEM= 1629.7M)
Extracted 100% (CPU Time= 0:00:05.6  MEM= 1629.7M)
Number of Extracted Resistors     : 600622
Number of Extracted Ground Cap.   : 590328
Number of Extracted Coupling Cap. : 983612
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1617.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.1  Real Time: 0:00:07.0  MEM: 1617.730M)
**optDesign ... cpu = 0:00:55, real = 0:00:54, mem = 1550.2M, totSessionCpu=1:15:53 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 32754,  99.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1645.87 CPU=0:00:07.8 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/.AAE_lqKnqq/.AAE_14172/waveform.data...
*** CDM Built up (cpu=0:00:09.8  real=0:00:09.0  mem= 1645.9M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32754,  8.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1621.91 CPU=0:00:02.5 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.6  real=0:00:02.0  mem= 1621.9M) ***
*** Done Building Timing Graph (cpu=0:00:15.8 real=0:00:16.0 totSessionCpu=1:16:09 mem=1621.9M)
**optDesign ... cpu = 0:01:11, real = 0:01:10, mem = 1552.5M, totSessionCpu=1:16:09 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:12, real = 0:01:12, mem = 1552.5M, totSessionCpu=1:16:10 **
** Profile ** Start :  cpu=0:00:00.0, mem=1590.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1590.6M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1590.6M
** Profile ** Total reports :  cpu=0:00:01.4, mem=1554.5M
** Profile ** DRVs :  cpu=0:00:01.0, mem=1554.5M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.526  | -0.326  | -0.526  |
|           TNS (ns):|-327.635 |-281.369 | -46.266 |
|    Violating Paths:|  1957   |  1797   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.810%
       (98.732% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1554.5M
**optDesign ... cpu = 0:01:15, real = 0:01:14, mem = 1552.5M, totSessionCpu=1:16:13 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1518.5M, totSessionCpu=1:16:17 **
**INFO: DRVs not fixed with -incr option
#Created 847 library cell signatures
#Created 32754 NETS and 0 SPECIALNETS signatures
#Created 56618 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1328.66 (MB), peak = 1447.16 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1328.66 (MB), peak = 1447.16 (MB)
Begin checking placement ... (start mem=1518.5M, init mem=1518.5M)
*info: Placed = 56617          (Fixed = 81)
*info: Unplaced = 0           
Placement Density:98.73%(188374/190793)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1518.5M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 30497

Instance distribution across the VT partitions:

 LVT : inst = 14153 (46.4%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 14153 (46.4%)

 HVT : inst = 16344 (53.6%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 16344 (53.6%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=56617 and nets=32754 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1508.5M)
Extracted 10.0006% (CPU Time= 0:00:01.2  MEM= 1573.7M)
Extracted 20.0006% (CPU Time= 0:00:01.4  MEM= 1573.7M)
Extracted 30.0006% (CPU Time= 0:00:01.6  MEM= 1573.7M)
Extracted 40.0006% (CPU Time= 0:00:01.8  MEM= 1573.7M)
Extracted 50.0006% (CPU Time= 0:00:02.0  MEM= 1573.7M)
Extracted 60.0006% (CPU Time= 0:00:02.4  MEM= 1577.7M)
Extracted 70.0006% (CPU Time= 0:00:02.9  MEM= 1577.7M)
Extracted 80.0006% (CPU Time= 0:00:03.4  MEM= 1577.7M)
Extracted 90.0006% (CPU Time= 0:00:04.7  MEM= 1577.7M)
Extracted 100% (CPU Time= 0:00:05.5  MEM= 1577.7M)
Number of Extracted Resistors     : 600622
Number of Extracted Ground Cap.   : 590328
Number of Extracted Coupling Cap. : 983612
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1557.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.0  Real Time: 0:00:07.0  MEM: 1557.707M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32754,  99.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1606.88 CPU=0:00:07.9 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/.AAE_lqKnqq/.AAE_14172/waveform.data...
*** CDM Built up (cpu=0:00:08.9  real=0:00:09.0  mem= 1606.9M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32754,  8.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1582.93 CPU=0:00:02.5 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:02.6  real=0:00:03.0  mem= 1582.9M) ***
*** Done Building Timing Graph (cpu=0:00:14.4 real=0:00:14.0 totSessionCpu=1:16:41 mem=1582.9M)
** Profile ** Start :  cpu=0:00:00.0, mem=1582.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1582.9M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1582.9M
** Profile ** DRVs :  cpu=0:00:01.1, mem=1582.9M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.526  | -0.326  | -0.526  |
|           TNS (ns):|-327.635 |-281.369 | -46.266 |
|    Violating Paths:|  1957   |  1797   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.810%
       (98.732% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1582.9M
**optDesign ... cpu = 0:00:26, real = 0:00:26, mem = 1489.4M, totSessionCpu=1:16:43 **
Setting latch borrow mode to budget during optimization.
*** Timing NOT met, worst failing slack is -0.526
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in WNS mode
Info: 235 clock nets excluded from IPO operation.
*info: 235 clock nets excluded
*info: 2 special nets excluded.
*info: 258 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.526 TNS Slack -327.637 Density 98.73
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.326|   -0.526|-281.371| -327.637|    98.73%|   0:00:00.0| 1731.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.324|   -0.526|-281.248| -327.514|    98.73%|   0:00:02.0| 1739.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.9 real=0:00:02.0 mem=1739.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.0 real=0:00:02.0 mem=1739.2M) ***
** GigaOpt Optimizer WNS Slack -0.526 TNS Slack -327.514 Density 98.73
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 3 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 235 constrained nets 
Layer 7 has 255 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:02.6 real=0:00:02.0 mem=1739.2M) ***
*** Starting refinePlace (1:16:53 mem=1728.1M) ***
Density distribution unevenness ratio = 0.774%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1728.1MB
Summary Report:
Instances move: 0 (out of 30418 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1728.1MB
*** Finished refinePlace (1:16:54 mem=1728.1M) ***
Density distribution unevenness ratio = 0.772%
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in TNS mode
Info: 235 clock nets excluded from IPO operation.
*info: 235 clock nets excluded
*info: 2 special nets excluded.
*info: 258 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.526 TNS Slack -327.514 Density 98.73
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.324|   -0.526|-281.248| -327.514|    98.73%|   0:00:00.0| 1730.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
|  -0.324|   -0.526|-280.220| -326.487|    98.73%|   0:00:00.0| 1734.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
|  -0.324|   -0.526|-280.193| -326.460|    98.73%|   0:00:01.0| 1734.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_14_/D   |
|  -0.324|   -0.526|-277.856| -324.122|    98.74%|   0:00:01.0| 1734.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_35_/D                                           |
|  -0.324|   -0.526|-277.041| -323.307|    98.74%|   0:00:02.0| 1734.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_14_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 8 and inserted 19 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.325|   -0.525|-263.465| -310.307|    98.74%|   0:00:11.0| 1762.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_14_/D   |
|  -0.325|   -0.525|-263.275| -310.117|    98.74%|   0:00:01.0| 1762.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_58_/D                                         |
|  -0.325|   -0.525|-263.224| -310.066|    98.74%|   0:00:00.0| 1762.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_58_/D                                         |
|  -0.325|   -0.525|-263.960| -310.802|    98.74%|   0:00:01.0| 1762.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_51_/D                                         |
|  -0.325|   -0.525|-263.667| -310.509|    98.74%|   0:00:01.0| 1762.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_20_/D                                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 6 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.326|   -0.525|-261.764| -308.973|    98.74%|   0:00:08.0| 1776.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_8_/D    |
|  -0.326|   -0.525|-261.730| -308.939|    98.74%|   0:00:01.0| 1776.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_29_/D                                         |
|  -0.326|   -0.525|-261.627| -308.836|    98.74%|   0:00:00.0| 1776.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_29_/D                                         |
|  -0.326|   -0.525|-261.499| -308.708|    98.74%|   0:00:01.0| 1776.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_10_/D   |
|  -0.326|   -0.525|-261.486| -308.695|    98.74%|   0:00:00.0| 1776.5M|   WC_VIEW|  reg2reg| psum_mem_instance/memory1_reg_93_/D                |
|  -0.326|   -0.525|-261.486| -308.695|    98.74%|   0:00:00.0| 1776.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:28.3 real=0:00:28.0 mem=1776.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:28.4 real=0:00:28.0 mem=1776.5M) ***
** GigaOpt Optimizer WNS Slack -0.525 TNS Slack -308.695 Density 98.74
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 15 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 260 constrained nets 
Layer 7 has 255 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:28.9 real=0:00:29.0 mem=1776.5M) ***
*** Starting refinePlace (1:17:28 mem=1757.4M) ***
Density distribution unevenness ratio = 0.767%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1757.4MB
Summary Report:
Instances move: 0 (out of 30446 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1757.4MB
*** Finished refinePlace (1:17:29 mem=1757.4M) ***
Density distribution unevenness ratio = 0.765%
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -0.326 ns
Total 0 nets layer assigned (0.7).
GigaOpt: setting up router preferences
        design wns: -0.3255
        slack threshold: 1.0945
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 975 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.525 ns
Total 0 nets layer assigned (0.4).
GigaOpt: setting up router preferences
        design wns: -0.5252
        slack threshold: 0.8948
GigaOpt: 1 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 975 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1749.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1749.9M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1749.9M
** Profile ** DRVs :  cpu=0:00:01.1, mem=1749.9M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.525  | -0.326  | -0.525  |
|           TNS (ns):|-308.693 |-261.484 | -47.209 |
|    Violating Paths:|  1876   |  1716   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.833%
       (98.755% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1749.9M
**optDesign ... cpu = 0:01:17, real = 0:01:16, mem = 1580.8M, totSessionCpu=1:17:33 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon Mar 10 22:29:31 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST ofifo_inst/col_idx_2__fifo_instance/mux_8_1a/fifo_mux_2_1g/FE_RC_10946_0 connects to NET ofifo_inst/col_idx_2__fifo_instance/mux_8_1a/fifo_mux_2_1g/FE_RN_5450_0 at location ( 235.500 158.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_2__fifo_instance/mux_8_1a/fifo_mux_2_1g/FE_RN_5450_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST ofifo_inst/CTS_ccl_BUF_clk_G0_L4_56 connects to NET CTS_212 at location ( 259.700 209.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_57 connects to NET CTS_212 at location ( 185.900 216.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_212 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_3__fifo_instance/FE_USKC4474_CTS_4 connects to NET ofifo_inst/col_idx_3__fifo_instance/CTS_4 at location ( 172.100 198.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_3__fifo_instance/CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST psum_mem_instance/CTS_ccl_BUF_clk_G0_L4_16 connects to NET CTS_192 at location ( 222.500 57.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_192 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST psum_mem_instance/CTS_ccl_BUF_clk_G0_L4_16 connects to NET psum_mem_instance/CTS_28 at location ( 218.700 57.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_28 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U653 connects to NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_8 at location ( 168.500 408.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_8 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST mac_array_instance/col_idx_7__mac_col_inst/U148 connects to NET mac_array_instance/FE_OCPN3110_q_temp_389_ at location ( 416.700 207.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/FE_OCPN3110_q_temp_389_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_5652_0 connects to NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2937_0 at location ( 169.700 387.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2937_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST mac_array_instance/col_idx_6__mac_col_inst/U147 connects to NET mac_array_instance/FE_OCPN1960_q_temp_344_ at location ( 366.300 227.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/FE_OCPN1960_q_temp_344_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_3445_0 connects to NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1938_0 at location ( 89.700 361.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1938_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST psum_mem_instance/FE_RC_2768_0 connects to NET psum_mem_instance/FE_RN_1654_0 at location ( 201.700 187.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET psum_mem_instance/FE_RN_1654_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN S of INST mac_array_instance/col_idx_6__mac_col_inst/U147 connects to NET mac_array_instance/col_idx_6__mac_col_inst/FE_OFN661_n154 at location ( 366.100 226.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/FE_OFN661_n154 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_3391_0 connects to NET mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OFN520_key_q_5_ at location ( 244.300 363.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_3391_0 connects to NET mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OFN520_key_q_5_ at location ( 245.300 363.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OFN520_key_q_5_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN S of INST mac_array_instance/col_idx_7__mac_col_inst/U148 connects to NET mac_array_instance/col_idx_7__mac_col_inst/FE_OFN232_n155 at location ( 416.500 207.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/FE_OFN232_n155 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_4__fifo_instance/mux_8_1a/fifo_mux_2_1g/U16 connects to NET pmem_in[86] at location ( 318.100 87.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET pmem_in[86] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_3__fifo_instance/mux_8_1a/fifo_mux_2_1g/U6 connects to NET pmem_in[73] at location ( 156.500 181.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET pmem_in[73] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U891 connects to NET mac_array_instance/q_temp[376] at location ( 341.900 347.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/q_temp[376] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_3391_0 connects to NET mac_array_instance/q_temp[197] at location ( 245.500 363.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET mac_array_instance/q_temp[197] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n115 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n116 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 33 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 37
#  Number of instances deleted (including moved) = 10
#  Number of instances resized = 24
#  Number of instances with pin swaps = 12
#  Total number of placement changes (moved instances are counted twice) = 71
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 32779 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#975/32523 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1317.30 (MB), peak = 1501.86 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 218.450 58.000 ) on M1 for NET CTS_192. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 255.650 209.200 ) on M1 for NET CTS_212. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 181.850 216.400 ) on M1 for NET CTS_212. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 269.710 189.070 ) on M1 for NET FE_USKN4436_CTS_206. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 100.230 138.585 ) on M1 for NET FE_USKN4443_CTS_199. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 203.310 208.930 ) on M1 for NET FE_USKN4459_CTS_207. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 66.700 144.115 ) on M1 for NET FE_USKN4468_CTS_200. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 69.530 135.090 ) on M1 for NET FE_USKN4494_CTS_200. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 289.745 120.670 ) on M1 for NET FE_USKN4514_CTS_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 309.020 122.485 ) on M1 for NET FE_USKN4516_CTS_182. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 289.910 73.870 ) on M1 for NET FE_USKN4518_CTS_185. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 131.310 124.270 ) on M1 for NET FE_USKN4533_CTS_194. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I0 at ( 366.125 226.885 ) on M1 for NET mac_array_instance/FE_OCPN1960_q_temp_344_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I0 at ( 416.525 207.110 ) on M1 for NET mac_array_instance/FE_OCPN3110_q_temp_389_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 74.230 356.615 ) on M1 for NET mac_array_instance/col_idx_1__mac_col_inst/FE_USKN4520_CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 96.955 396.100 ) on M1 for NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PSN4583_n775. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 89.595 361.945 ) on M1 for NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1938_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 96.000 396.185 ) on M1 for NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n775. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 161.320 385.300 ) on M1 for NET mac_array_instance/col_idx_2__mac_col_inst/key_q[59]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 161.900 385.315 ) on M1 for NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PSN4559_key_q_59_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#116 routed nets are extracted.
#    65 (0.20%) extracted nets are partially routed.
#32382 routed nets are imported.
#25 (0.08%) nets are without wires.
#258 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 32781.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 65
#
#Start data preparation...
#
#Data preparation is done on Mon Mar 10 22:29:36 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Mar 10 22:29:38 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2198          79       23256    92.18%
#  Metal 2        V        2206          84       23256     0.74%
#  Metal 3        H        2277           0       23256     0.43%
#  Metal 4        V        1596         694       23256     3.23%
#  Metal 5        H        2277           0       23256     0.00%
#  Metal 6        V        2290           0       23256     0.00%
#  Metal 7        H         569           0       23256     0.00%
#  Metal 8        V         572           0       23256     0.00%
#  --------------------------------------------------------------
#  Total                  13986       4.67%  186048    12.07%
#
#  271 nets (0.83%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1318.34 (MB), peak = 1501.86 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1342.08 (MB), peak = 1501.86 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1342.22 (MB), peak = 1501.86 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 258 (skipped).
#Total number of routable nets = 32523.
#Total number of nets in the design = 32781.
#
#90 routable nets have only global wires.
#32433 routable nets have only detail routed wires.
#48 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#528 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 40                  8              42  
#-------------------------------------------------------------------
#        Total                 40                  8              42  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                271                305           31947  
#-------------------------------------------------------------------
#        Total                271                305           31947  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      4(0.02%)      5(0.02%)   (0.04%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      4(0.00%)      5(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 271
#Total wire length = 646250 um.
#Total half perimeter of net bounding box = 562423 um.
#Total wire length on LAYER M1 = 624 um.
#Total wire length on LAYER M2 = 160901 um.
#Total wire length on LAYER M3 = 223430 um.
#Total wire length on LAYER M4 = 150282 um.
#Total wire length on LAYER M5 = 66999 um.
#Total wire length on LAYER M6 = 12270 um.
#Total wire length on LAYER M7 = 12837 um.
#Total wire length on LAYER M8 = 18906 um.
#Total number of vias = 236829
#Total number of multi-cut vias = 165918 ( 70.1%)
#Total number of single cut vias = 70911 ( 29.9%)
#Up-Via Summary (total 236829):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68912 ( 64.3%)     38212 ( 35.7%)     107124
#  Metal 2        1699 (  1.8%)     93190 ( 98.2%)      94889
#  Metal 3         169 (  0.7%)     24087 ( 99.3%)      24256
#  Metal 4          31 (  0.5%)      6493 ( 99.5%)       6524
#  Metal 5           6 (  0.3%)      1841 ( 99.7%)       1847
#  Metal 6          34 (  2.8%)      1191 ( 97.2%)       1225
#  Metal 7          60 (  6.2%)       904 ( 93.8%)        964
#-----------------------------------------------------------
#                70911 ( 29.9%)    165918 ( 70.1%)     236829 
#
#Total number of involved priority nets 40
#Maximum src to sink distance for priority net 167.9
#Average of max src_to_sink distance for priority net 32.2
#Average of ave src_to_sink distance for priority net 25.5
#Max overcon = 2 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1342.22 (MB), peak = 1501.86 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1318.08 (MB), peak = 1501.86 (MB)
#Start Track Assignment.
#Done with 53 horizontal wires in 2 hboxes and 40 vertical wires in 2 hboxes.
#Done with 9 horizontal wires in 2 hboxes and 3 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 271
#Total wire length = 646295 um.
#Total half perimeter of net bounding box = 562423 um.
#Total wire length on LAYER M1 = 646 um.
#Total wire length on LAYER M2 = 160903 um.
#Total wire length on LAYER M3 = 223452 um.
#Total wire length on LAYER M4 = 150281 um.
#Total wire length on LAYER M5 = 66999 um.
#Total wire length on LAYER M6 = 12270 um.
#Total wire length on LAYER M7 = 12837 um.
#Total wire length on LAYER M8 = 18906 um.
#Total number of vias = 236817
#Total number of multi-cut vias = 165918 ( 70.1%)
#Total number of single cut vias = 70899 ( 29.9%)
#Up-Via Summary (total 236817):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68908 ( 64.3%)     38212 ( 35.7%)     107120
#  Metal 2        1695 (  1.8%)     93190 ( 98.2%)      94885
#  Metal 3         168 (  0.7%)     24087 ( 99.3%)      24255
#  Metal 4          30 (  0.5%)      6493 ( 99.5%)       6523
#  Metal 5           5 (  0.3%)      1841 ( 99.7%)       1846
#  Metal 6          33 (  2.7%)      1191 ( 97.3%)       1224
#  Metal 7          60 (  6.2%)       904 ( 93.8%)        964
#-----------------------------------------------------------
#                70899 ( 29.9%)    165918 ( 70.1%)     236817 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1377.54 (MB), peak = 1501.86 (MB)
#
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 58.95 (MB)
#Total memory = 1377.54 (MB)
#Peak memory = 1501.86 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 1.1% of the total area was rechecked for DRC, and 10.4% required routing.
#    number of violations = 28
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
#	M1            5        0        2        1        3       11
#	M2            5        6        4        0        2       17
#	Totals       10        6        6        1        5       28
#61 out of 56644 instances need to be verified(marked ipoed).
#4.1% of the total area is being checked for drcs
#4.1% of the total area was checked
#    number of violations = 97
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
#	M1           34        6       19       17        3       79
#	M2            5        6        5        0        2       18
#	Totals       39       12       24       17        5       97
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1373.86 (MB), peak = 1501.86 (MB)
#start 1st optimization iteration ...
#    number of violations = 40
#
#    By Layer and Type :
#	         MetSpc   EOLSpc   MinStp   Totals
#	M1           21        6       13       40
#	Totals       21        6       13       40
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1345.73 (MB), peak = 1501.86 (MB)
#start 2nd optimization iteration ...
#    number of violations = 40
#
#    By Layer and Type :
#	         MetSpc   EOLSpc   MinStp   Totals
#	M1           21        6       13       40
#	Totals       21        6       13       40
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1345.93 (MB), peak = 1501.86 (MB)
#start 3rd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1357.38 (MB), peak = 1501.86 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 271
#Total wire length = 646225 um.
#Total half perimeter of net bounding box = 562423 um.
#Total wire length on LAYER M1 = 620 um.
#Total wire length on LAYER M2 = 160884 um.
#Total wire length on LAYER M3 = 223432 um.
#Total wire length on LAYER M4 = 150286 um.
#Total wire length on LAYER M5 = 67006 um.
#Total wire length on LAYER M6 = 12257 um.
#Total wire length on LAYER M7 = 12835 um.
#Total wire length on LAYER M8 = 18906 um.
#Total number of vias = 236924
#Total number of multi-cut vias = 165718 ( 69.9%)
#Total number of single cut vias = 71206 ( 30.1%)
#Up-Via Summary (total 236924):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68932 ( 64.3%)     38193 ( 35.7%)     107125
#  Metal 2        1867 (  2.0%)     93073 ( 98.0%)      94940
#  Metal 3         262 (  1.1%)     24041 ( 98.9%)      24303
#  Metal 4          42 (  0.6%)      6483 ( 99.4%)       6525
#  Metal 5           3 (  0.2%)      1839 ( 99.8%)       1842
#  Metal 6          38 (  3.1%)      1187 ( 96.9%)       1225
#  Metal 7          62 (  6.4%)       902 ( 93.6%)        964
#-----------------------------------------------------------
#                71206 ( 30.1%)    165718 ( 69.9%)     236924 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = -48.94 (MB)
#Total memory = 1328.60 (MB)
#Peak memory = 1501.86 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1330.60 (MB), peak = 1501.86 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 271
#Total wire length = 646225 um.
#Total half perimeter of net bounding box = 562423 um.
#Total wire length on LAYER M1 = 620 um.
#Total wire length on LAYER M2 = 160884 um.
#Total wire length on LAYER M3 = 223432 um.
#Total wire length on LAYER M4 = 150286 um.
#Total wire length on LAYER M5 = 67006 um.
#Total wire length on LAYER M6 = 12257 um.
#Total wire length on LAYER M7 = 12835 um.
#Total wire length on LAYER M8 = 18906 um.
#Total number of vias = 236924
#Total number of multi-cut vias = 165718 ( 69.9%)
#Total number of single cut vias = 71206 ( 30.1%)
#Up-Via Summary (total 236924):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68932 ( 64.3%)     38193 ( 35.7%)     107125
#  Metal 2        1867 (  2.0%)     93073 ( 98.0%)      94940
#  Metal 3         262 (  1.1%)     24041 ( 98.9%)      24303
#  Metal 4          42 (  0.6%)      6483 ( 99.4%)       6525
#  Metal 5           3 (  0.2%)      1839 ( 99.8%)       1842
#  Metal 6          38 (  3.1%)      1187 ( 96.9%)       1225
#  Metal 7          62 (  6.4%)       902 ( 93.6%)        964
#-----------------------------------------------------------
#                71206 ( 30.1%)    165718 ( 69.9%)     236924 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#12.78% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1339.71 (MB), peak = 1501.86 (MB)
#    number of violations = 0
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1339.91 (MB), peak = 1501.86 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 271
#Total wire length = 646225 um.
#Total half perimeter of net bounding box = 562423 um.
#Total wire length on LAYER M1 = 620 um.
#Total wire length on LAYER M2 = 160884 um.
#Total wire length on LAYER M3 = 223432 um.
#Total wire length on LAYER M4 = 150286 um.
#Total wire length on LAYER M5 = 67006 um.
#Total wire length on LAYER M6 = 12257 um.
#Total wire length on LAYER M7 = 12835 um.
#Total wire length on LAYER M8 = 18906 um.
#Total number of vias = 236924
#Total number of multi-cut vias = 166218 ( 70.2%)
#Total number of single cut vias = 70706 ( 29.8%)
#Up-Via Summary (total 236924):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68854 ( 64.3%)     38271 ( 35.7%)     107125
#  Metal 2        1617 (  1.7%)     93323 ( 98.3%)      94940
#  Metal 3         113 (  0.5%)     24190 ( 99.5%)      24303
#  Metal 4          29 (  0.4%)      6496 ( 99.6%)       6525
#  Metal 5           3 (  0.2%)      1839 ( 99.8%)       1842
#  Metal 6          31 (  2.5%)      1194 ( 97.5%)       1225
#  Metal 7          59 (  6.1%)       905 ( 93.9%)        964
#-----------------------------------------------------------
#                70706 ( 29.8%)    166218 ( 70.2%)     236924 
#
#detailRoute Statistics:
#Cpu time = 00:00:26
#Elapsed time = 00:00:26
#Increased memory = -39.36 (MB)
#Total memory = 1338.18 (MB)
#Peak memory = 1501.86 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 32781 NETS and 0 SPECIALNETS signatures
#Created 56645 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1342.64 (MB), peak = 1501.86 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1342.87 (MB), peak = 1501.86 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:39
#Elapsed time = 00:00:39
#Increased memory = -78.17 (MB)
#Total memory = 1292.00 (MB)
#Peak memory = 1501.86 (MB)
#Number of warnings = 63
#Total number of warnings = 220
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar 10 22:30:10 2025
#
**optDesign ... cpu = 0:01:56, real = 0:01:55, mem = 1544.0M, totSessionCpu=1:18:13 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=56644 and nets=32781 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1544.0M)
Extracted 10.0004% (CPU Time= 0:00:01.2  MEM= 1585.3M)
Extracted 20.0006% (CPU Time= 0:00:01.4  MEM= 1585.3M)
Extracted 30.0004% (CPU Time= 0:00:01.6  MEM= 1585.3M)
Extracted 40.0005% (CPU Time= 0:00:01.8  MEM= 1585.3M)
Extracted 50.0006% (CPU Time= 0:00:02.1  MEM= 1585.3M)
Extracted 60.0004% (CPU Time= 0:00:02.5  MEM= 1589.3M)
Extracted 70.0006% (CPU Time= 0:00:03.0  MEM= 1589.3M)
Extracted 80.0004% (CPU Time= 0:00:03.6  MEM= 1589.3M)
Extracted 90.0005% (CPU Time= 0:00:05.0  MEM= 1589.3M)
Extracted 100% (CPU Time= 0:00:05.8  MEM= 1589.3M)
Number of Extracted Resistors     : 600964
Number of Extracted Ground Cap.   : 590665
Number of Extracted Coupling Cap. : 984548
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1577.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.3  Real Time: 0:00:08.0  MEM: 1577.270M)
**optDesign ... cpu = 0:02:03, real = 0:02:03, mem = 1544.0M, totSessionCpu=1:18:20 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 32781,  99.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1639.68 CPU=0:00:08.0 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/.AAE_lqKnqq/.AAE_14172/waveform.data...
*** CDM Built up (cpu=0:00:10.0  real=0:00:10.0  mem= 1639.7M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32781,  8.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1615.72 CPU=0:00:02.6 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:02.8  real=0:00:03.0  mem= 1615.7M) ***
*** Done Building Timing Graph (cpu=0:00:16.3 real=0:00:16.0 totSessionCpu=1:18:36 mem=1615.7M)
**optDesign ... cpu = 0:02:20, real = 0:02:19, mem = 1546.3M, totSessionCpu=1:18:36 **
*** Timing NOT met, worst failing slack is -0.525
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 260 clock nets excluded from IPO operation.
*info: 260 clock nets excluded
*info: 2 special nets excluded.
*info: 258 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.525 TNS Slack -308.843 Density 98.75
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.326|   -0.525|-261.669| -308.843|    98.75%|   0:00:00.0| 1777.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
|  -0.326|   -0.525|-261.669| -308.843|    98.75%|   0:00:01.0| 1777.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_47_/D                                           |
|  -0.326|   -0.525|-261.669| -308.843|    98.75%|   0:00:01.0| 1777.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_17_/D                                         |
|  -0.326|   -0.525|-261.669| -308.843|    98.75%|   0:00:00.0| 1777.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:02.0 mem=1777.2M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:01.9 real=0:00:02.0 mem=1777.2M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 260 constrained nets 
Layer 7 has 255 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:02.5 real=0:00:02.0 mem=1777.2M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:02:27, real = 0:02:26, mem = 1628.3M, totSessionCpu=1:18:43 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:00, mem=1628.29M, totSessionCpu=1:18:44 .
**optDesign ... cpu = 0:02:27, real = 0:02:26, mem = 1628.3M, totSessionCpu=1:18:44 **

**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1233.25MB/1233.25MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1233.57MB/1233.57MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1233.62MB/1233.62MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-10 22:30:42 (2025-Mar-11 05:30:42 GMT)
2025-Mar-10 22:30:42 (2025-Mar-11 05:30:42 GMT): 10%
2025-Mar-10 22:30:42 (2025-Mar-11 05:30:42 GMT): 20%
2025-Mar-10 22:30:43 (2025-Mar-11 05:30:43 GMT): 30%
2025-Mar-10 22:30:43 (2025-Mar-11 05:30:43 GMT): 40%
2025-Mar-10 22:30:43 (2025-Mar-11 05:30:43 GMT): 50%
2025-Mar-10 22:30:43 (2025-Mar-11 05:30:43 GMT): 60%
2025-Mar-10 22:30:43 (2025-Mar-11 05:30:43 GMT): 70%
2025-Mar-10 22:30:43 (2025-Mar-11 05:30:43 GMT): 80%
2025-Mar-10 22:30:43 (2025-Mar-11 05:30:43 GMT): 90%

Finished Levelizing
2025-Mar-10 22:30:43 (2025-Mar-11 05:30:43 GMT)

Starting Activity Propagation
2025-Mar-10 22:30:43 (2025-Mar-11 05:30:43 GMT)
2025-Mar-10 22:30:43 (2025-Mar-11 05:30:43 GMT): 10%
2025-Mar-10 22:30:43 (2025-Mar-11 05:30:43 GMT): 20%

Finished Activity Propagation
2025-Mar-10 22:30:44 (2025-Mar-11 05:30:44 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1235.17MB/1235.17MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-10 22:30:44 (2025-Mar-11 05:30:44 GMT)
 ... Calculating switching power
2025-Mar-10 22:30:44 (2025-Mar-11 05:30:44 GMT): 10%
2025-Mar-10 22:30:44 (2025-Mar-11 05:30:44 GMT): 20%
2025-Mar-10 22:30:44 (2025-Mar-11 05:30:44 GMT): 30%
2025-Mar-10 22:30:44 (2025-Mar-11 05:30:44 GMT): 40%
2025-Mar-10 22:30:44 (2025-Mar-11 05:30:44 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-10 22:30:45 (2025-Mar-11 05:30:45 GMT): 60%
2025-Mar-10 22:30:46 (2025-Mar-11 05:30:46 GMT): 70%
2025-Mar-10 22:30:46 (2025-Mar-11 05:30:46 GMT): 80%
2025-Mar-10 22:30:47 (2025-Mar-11 05:30:47 GMT): 90%

Finished Calculating power
2025-Mar-10 22:30:47 (2025-Mar-11 05:30:47 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1236.22MB/1236.22MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1236.22MB/1236.22MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:05, mem(process/total)=1236.25MB/1236.25MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-10 22:30:47 (2025-Mar-11 05:30:47 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_postRoute.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       82.03132340 	   64.4232%
Total Switching Power:      43.71704380 	   34.3331%
Total Leakage Power:         1.58363611 	    1.2437%
Total Power:               127.33200344
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         41.95       2.957      0.3166       45.22       35.52
Macro                                  0           0      0.2448      0.2448      0.1922
IO                                     0           0           0           0           0
Combinational                       35.9       32.61      0.9934       69.51       54.59
Clock (Combinational)              4.182       8.145     0.02893       12.36       9.704
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              82.03       43.72       1.584       127.3         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      82.03       43.72       1.584       127.3         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.182       8.145     0.02893       12.36       9.704
-----------------------------------------------------------------------------------------
Total                              4.182       8.145     0.02893       12.36       9.704
-----------------------------------------------------------------------------------------
Total leakage power = 1.58364 mW
Cell usage statistics:  
Library tcbn65gpluswc , 56644 cells ( 100.000000%) , 1.58364 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1237.29MB/1237.29MB)


Output file is ./timingReports/core_postRoute.power.

_______________________________________________________________________
**optDesign ... cpu = 0:02:33, real = 0:02:33, mem = 1628.3M, totSessionCpu=1:18:50 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:35, real = 0:02:34, mem = 1628.3M, totSessionCpu=1:18:51 **
** Profile ** Start :  cpu=0:00:00.0, mem=1685.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=1685.5M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1685.5M
** Profile ** Total reports :  cpu=0:00:01.5, mem=1630.3M
** Profile ** DRVs :  cpu=0:00:01.1, mem=1630.3M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.525  | -0.326  | -0.525  |
|           TNS (ns):|-308.840 |-261.666 | -47.174 |
|    Violating Paths:|  1884   |  1724   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.833%
       (98.755% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1630.3M
**optDesign ... cpu = 0:02:38, real = 0:02:37, mem = 1628.3M, totSessionCpu=1:18:54 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Writing Netlist "route.enc.dat/core.v.gz" ...
Saving AAE Data ...
Saving scheduling_file.cts.14172 in route.enc.dat/scheduling_file.cts
Saving preference file route.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.8 real=0:00:01.0 mem=1628.3M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design route.enc.dat

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1574.3) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 28.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 6
  Overlap     : 0
End Summary

  Verification Complete : 6 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:28.0  MEM: 348.8M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Mon Mar 10 22:31:26 2025

Design Name: core
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (458.0000, 455.6000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 22:31:26 **** Processed 5000 nets.
**** 22:31:26 **** Processed 10000 nets.
**** 22:31:26 **** Processed 15000 nets.
**** 22:31:27 **** Processed 20000 nets.
**** 22:31:27 **** Processed 25000 nets.
**** 22:31:27 **** Processed 30000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Mon Mar 10 22:31:28 2025
Time Elapsed: 0:00:03.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:02.2  MEM: -0.137M)

<CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
<CMD> report_power -outfile core.post_route.power.rpt

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1774.35MB/1774.35MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1774.35MB/1774.35MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1774.35MB/1774.35MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-10 22:31:30 (2025-Mar-11 05:31:30 GMT)
2025-Mar-10 22:31:30 (2025-Mar-11 05:31:30 GMT): 10%
2025-Mar-10 22:31:30 (2025-Mar-11 05:31:30 GMT): 20%
2025-Mar-10 22:31:30 (2025-Mar-11 05:31:30 GMT): 30%
2025-Mar-10 22:31:30 (2025-Mar-11 05:31:30 GMT): 40%
2025-Mar-10 22:31:30 (2025-Mar-11 05:31:30 GMT): 50%
2025-Mar-10 22:31:30 (2025-Mar-11 05:31:30 GMT): 60%
2025-Mar-10 22:31:30 (2025-Mar-11 05:31:30 GMT): 70%
2025-Mar-10 22:31:30 (2025-Mar-11 05:31:30 GMT): 80%
2025-Mar-10 22:31:30 (2025-Mar-11 05:31:30 GMT): 90%

Finished Levelizing
2025-Mar-10 22:31:30 (2025-Mar-11 05:31:30 GMT)

Starting Activity Propagation
2025-Mar-10 22:31:30 (2025-Mar-11 05:31:30 GMT)
2025-Mar-10 22:31:31 (2025-Mar-11 05:31:31 GMT): 10%
2025-Mar-10 22:31:31 (2025-Mar-11 05:31:31 GMT): 20%

Finished Activity Propagation
2025-Mar-10 22:31:31 (2025-Mar-11 05:31:31 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1774.35MB/1774.35MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-10 22:31:31 (2025-Mar-11 05:31:31 GMT)
 ... Calculating switching power
2025-Mar-10 22:31:31 (2025-Mar-11 05:31:31 GMT): 10%
2025-Mar-10 22:31:31 (2025-Mar-11 05:31:31 GMT): 20%
2025-Mar-10 22:31:32 (2025-Mar-11 05:31:32 GMT): 30%
2025-Mar-10 22:31:32 (2025-Mar-11 05:31:32 GMT): 40%
2025-Mar-10 22:31:32 (2025-Mar-11 05:31:32 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-10 22:31:32 (2025-Mar-11 05:31:32 GMT): 60%
2025-Mar-10 22:31:33 (2025-Mar-11 05:31:33 GMT): 70%
2025-Mar-10 22:31:33 (2025-Mar-11 05:31:33 GMT): 80%
2025-Mar-10 22:31:34 (2025-Mar-11 05:31:34 GMT): 90%

Finished Calculating power
2025-Mar-10 22:31:34 (2025-Mar-11 05:31:34 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1774.51MB/1774.51MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1774.51MB/1774.51MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1774.51MB/1774.51MB)

Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       82.03132340 	   64.4232%
Total Switching Power:      43.71704380 	   34.3331%
Total Leakage Power:         1.58363611 	    1.2437%
Total Power:               127.33200344
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1774.51MB/1774.51MB)


Output file is core.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile core.post_route.summary.rpt
Creating directory summaryReport.
Start to collect the design information.
Build netlist information for Cell core.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file core.post_route.summary.rpt.
<CMD> streamOut core.gds2
Parse map file...
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIA object is(are) specified in map file 'streamOut.map'. A VIA object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): PO or remove VIA construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILL object is(are) specified in map file 'streamOut.map'. A VIAFILL object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): PO or remove VIAFILL construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILLOPC object is(are) specified in map file 'streamOut.map'. A VIAFILLOPC object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): PO or remove VIAFILLOPC construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    170                             COMP
    171                          DIEAREA
    1                                 CO
    2                                 CO
    5                                 CO
    3                                 CO
    4                                 CO
    6                                 CO
    7                                 CO
    8                                 M1
    9                                 M1
    10                                M1
    11                                M1
    14                                M1
    12                                M1
    13                                M1
    15                                M1
    16                                M1
    17                                M1
    22                              VIA1
    23                              VIA1
    26                              VIA1
    24                              VIA1
    25                              VIA1
    27                              VIA1
    28                              VIA1
    29                                M2
    30                                M2
    31                                M2
    32                                M2
    35                                M2
    33                                M2
    34                                M2
    36                                M2
    37                                M2
    38                                M2
    43                              VIA2
    44                              VIA2
    47                              VIA2
    45                              VIA2
    46                              VIA2
    48                              VIA2
    49                              VIA2
    50                                M3
    51                                M3
    52                                M3
    53                                M3
    56                                M3
    54                                M3
    55                                M3
    57                                M3
    58                                M3
    59                                M3
    64                              VIA3
    65                              VIA3
    68                              VIA3
    66                              VIA3
    67                              VIA3
    69                              VIA3
    70                              VIA3
    71                                M4
    72                                M4
    73                                M4
    74                                M4
    77                                M4
    75                                M4
    76                                M4
    78                                M4
    79                                M4
    80                                M4
    85                              VIA4
    86                              VIA4
    89                              VIA4
    87                              VIA4
    88                              VIA4
    90                              VIA4
    91                              VIA4
    92                                M5
    93                                M5
    94                                M5
    95                                M5
    98                                M5
    96                                M5
    97                                M5
    99                                M5
    100                               M5
    101                               M5
    106                             VIA5
    107                             VIA5
    110                             VIA5
    108                             VIA5
    109                             VIA5
    111                             VIA5
    112                             VIA5
    113                               M6
    114                               M6
    115                               M6
    116                               M6
    119                               M6
    117                               M6
    118                               M6
    120                               M6
    121                               M6
    122                               M6
    127                             VIA6
    128                             VIA6
    131                             VIA6
    129                             VIA6
    130                             VIA6
    132                             VIA6
    133                             VIA6
    134                               M7
    135                               M7
    136                               M7
    137                               M7
    140                               M7
    138                               M7
    139                               M7
    141                               M7
    142                               M7
    143                               M7
    148                             VIA7
    149                             VIA7
    152                             VIA7
    150                             VIA7
    151                             VIA7
    153                             VIA7
    154                             VIA7
    155                               M8
    156                               M8
    157                               M8
    158                               M8
    161                               M8
    159                               M8
    160                               M8
    162                               M8
    163                               M8
    164                               M8
    18                                M1
    19                                M1
    20                                M1
    21                                M1
    39                                M2
    40                                M2
    41                                M2
    42                                M2
    60                                M3
    61                                M3
    62                                M3
    63                                M3
    81                                M4
    82                                M4
    83                                M4
    84                                M4
    102                               M5
    103                               M5
    104                               M5
    105                               M5
    123                               M6
    124                               M6
    125                               M6
    126                               M6
    144                               M7
    145                               M7
    146                               M7
    147                               M7
    165                               M8
    166                               M8
    167                               M8
    168                               M8


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                          56644

Ports/Pins                           402
    metal layer M3                   402

Nets                              362891
    metal layer M1                  1309
    metal layer M2                189763
    metal layer M3                117250
    metal layer M4                 40420
    metal layer M5                  9100
    metal layer M6                  1968
    metal layer M7                  1992
    metal layer M8                  1089

    Via Instances                 236924

Special Nets                         778
    metal layer M1                   732
    metal layer M2                     3
    metal layer M4                    43

    Via Instances                  16796

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                               32920
    metal layer M1                   552
    metal layer M2                 26069
    metal layer M3                  5822
    metal layer M4                   414
    metal layer M5                    38
    metal layer M6                     6
    metal layer M7                    13
    metal layer M8                     6


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> write_lef_abstract core.lef
<CMD> defOut -netlist -routing core.def
Writing DEF file 'core.def', current time is Mon Mar 10 22:31:36 2025 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'core.def' is written, current time is Mon Mar 10 22:31:37 2025 ...
<CMD> saveNetlist core.pnr.v
Writing Netlist "core.pnr.v" ...
<CMD> setAnalysisMode -setup
**WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
<CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/.mmmcpolAkF/modes/CON/CON.sdc' ...
Current (total cpu=1:19:39, real=1:20:01, peak res=1078.2M, current mem=1576.1M)
core
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=886.3M, current mem=1585.8M)
Current (total cpu=1:19:39, real=1:20:02, peak res=1078.2M, current mem=1585.8M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO-618: Total number of nets in the design is 32781,  99.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1713.48 CPU=0:00:08.1 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/.AAE_TfPlID/.AAE_14172/waveform.data...
*** CDM Built up (cpu=0:00:10.2  real=0:00:10.0  mem= 1713.5M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 32781,  8.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1681.47 CPU=0:00:04.1 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.3  real=0:00:04.0  mem= 1681.5M) ***
All-RC-Corners-Per-Net-In-Memory is turned ON...
TAMODEL Cpu User Time =    8.6 sec
TAMODEL Memory Usage  =    4.0 MB
<CMD> write_sdf -view WC_VIEW ${design}_WC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO-618: Total number of nets in the design is 32781,  99.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1717.48 CPU=0:00:07.9 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/.AAE_TfPlID/.AAE_14172/waveform.data...
*** CDM Built up (cpu=0:00:09.2  real=0:00:09.0  mem= 1717.5M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 32781,  8.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1685.47 CPU=0:00:04.2 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.3  real=0:00:04.0  mem= 1685.5M) ***
<CMD> setAnalysisMode -hold
**WARN: (IMPTCM-70):	Option "-hold" for command setAnalysisMode is obsolete and has been replaced by "-checkType hold". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType hold".
<CMD> set_analysis_view -setup BC_VIEW -hold BC_VIEW
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'BC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmin' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/.mmmcFtXr8w/modes/CON/CON.sdc' ...
Current (total cpu=1:20:22, real=1:20:44, peak res=1078.2M, current mem=1552.0M)
core
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=887.2M, current mem=1561.7M)
Current (total cpu=1:20:22, real=1:20:44, peak res=1078.2M, current mem=1561.7M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view BC_VIEW -format dotlib ${design}_BC.lib
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=56644 and nets=32781 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1586.4M)
Extracted 10.0004% (CPU Time= 0:00:01.1  MEM= 1659.6M)
Extracted 20.0006% (CPU Time= 0:00:01.3  MEM= 1659.6M)
Extracted 30.0004% (CPU Time= 0:00:01.5  MEM= 1659.6M)
Extracted 40.0005% (CPU Time= 0:00:01.6  MEM= 1659.6M)
Extracted 50.0006% (CPU Time= 0:00:01.8  MEM= 1659.6M)
Extracted 60.0004% (CPU Time= 0:00:02.2  MEM= 1659.6M)
Extracted 70.0006% (CPU Time= 0:00:02.6  MEM= 1663.6M)
Extracted 80.0004% (CPU Time= 0:00:03.1  MEM= 1663.6M)
Extracted 90.0005% (CPU Time= 0:00:04.4  MEM= 1663.6M)
Extracted 100% (CPU Time= 0:00:05.2  MEM= 1663.6M)
Number of Extracted Resistors     : 600964
Number of Extracted Ground Cap.   : 590665
Number of Extracted Coupling Cap. : 984492
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1651.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.7  Real Time: 0:00:07.0  MEM: 1651.621M)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO-618: Total number of nets in the design is 32781,  99.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1716.91 CPU=0:00:07.5 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/.AAE_VI9yz0/.AAE_14172/waveform.data...
*** CDM Built up (cpu=0:00:16.6  real=0:00:17.0  mem= 1716.9M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 32781,  1.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1684.91 CPU=0:00:00.7 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 1684.9M) ***
All-RC-Corners-Per-Net-In-Memory is turned ON...
TAMODEL Cpu User Time =    8.6 sec
TAMODEL Memory Usage  =    9.5 MB
<CMD> write_sdf -view BC_VIEW ${design}_BC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO-618: Total number of nets in the design is 32781,  99.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1726.45 CPU=0:00:07.1 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/.AAE_VI9yz0/.AAE_14172/waveform.data...
*** CDM Built up (cpu=0:00:08.5  real=0:00:09.0  mem= 1726.5M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 32781,  1.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1694.45 CPU=0:00:00.7 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 1694.4M) ***
invalid command name "expr{(4858%60)}"
<CMD> fit
<CMD> optDesign -postRoute -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1804.5M, totSessionCpu=1:30:46 **
*** Changing analysis mode to setup ***
#Created 847 library cell signatures
#Created 32781 NETS and 0 SPECIALNETS signatures
#Created 56645 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1426.02 (MB), peak = 1775.39 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1426.17 (MB), peak = 1775.39 (MB)
Begin checking placement ... (start mem=1793.0M, init mem=1793.0M)
*info: Placed = 56644          (Fixed = 78)
*info: Unplaced = 0           
Placement Density:98.75%(188417/190793)
Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.1; mem=1793.0M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (BC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = BC_VIEW
Number of VT partitions  = 1
Standard cells in design = 811
Instances in design      = 30524

Instance distribution across the VT partitions:

 LVT : inst = 14188 (46.5%), cells = 335 (41%)
   Lib tcbn65gplusbc        : inst = 14188 (46.5%)

 HVT : inst = 16336 (53.5%), cells = 457 (56%)
   Lib tcbn65gplusbc        : inst = 16336 (53.5%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=56644 and nets=32781 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1791.0M)
Extracted 10.0004% (CPU Time= 0:00:01.1  MEM= 1852.3M)
Extracted 20.0006% (CPU Time= 0:00:01.4  MEM= 1852.3M)
Extracted 30.0004% (CPU Time= 0:00:01.5  MEM= 1852.3M)
Extracted 40.0005% (CPU Time= 0:00:01.7  MEM= 1852.3M)
Extracted 50.0006% (CPU Time= 0:00:01.9  MEM= 1852.3M)
Extracted 60.0004% (CPU Time= 0:00:02.3  MEM= 1852.3M)
Extracted 70.0006% (CPU Time= 0:00:02.7  MEM= 1856.3M)
Extracted 80.0004% (CPU Time= 0:00:03.2  MEM= 1856.3M)
Extracted 90.0005% (CPU Time= 0:00:04.5  MEM= 1856.3M)
Extracted 100% (CPU Time= 0:00:05.3  MEM= 1856.3M)
Number of Extracted Resistors     : 600964
Number of Extracted Ground Cap.   : 590665
Number of Extracted Coupling Cap. : 984492
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1832.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.8  Real Time: 0:00:06.0  MEM: 1832.262M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
*** Calculating scaling factor for WC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 32781,  99.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1920.25 CPU=0:00:07.5 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/.AAE_VI9yz0/.AAE_14172/waveform.data...
*** CDM Built up (cpu=0:00:09.1  real=0:00:09.0  mem= 1920.2M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32781,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1896.29 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1896.3M) ***
*** Done Building Timing Graph (cpu=0:00:11.9 real=0:00:12.0 totSessionCpu=1:31:06 mem=1896.3M)
** Profile ** Start :  cpu=0:00:00.0, mem=1896.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1896.3M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1896.3M
** Profile ** DRVs :  cpu=0:00:01.1, mem=1896.3M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.196  |  0.441  |  0.196  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.833%
       (98.755% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1896.3M
**optDesign ... cpu = 0:00:22, real = 0:00:21, mem = 1799.6M, totSessionCpu=1:31:08 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
**INFO: Start fixing DRV (Mem = 1858.36M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 260 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 0.20 |          0|          0|          0|  98.75  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 0.20 |          0|          0|          0|  98.75  |   0:00:00.0|    2081.0M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 260 constrained nets 
Layer 7 has 255 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=2081.0M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:28, real = 0:00:28, mem = 1948.4M, totSessionCpu=1:31:15 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1948.39M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1948.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1948.4M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1956.4M
** Profile ** DRVs :  cpu=0:00:01.1, mem=1956.4M

------------------------------------------------------------
     SI Timing Summary (cpu=0.08min real=0.08min mem=1948.4M)                             
------------------------------------------------------------

Setup views included:
 BC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.196  |  0.441  |  0.196  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.833%
       (98.755% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1956.4M
**optDesign ... cpu = 0:00:30, real = 0:00:29, mem = 1948.4M, totSessionCpu=1:31:16 **
** Profile ** Start :  cpu=0:00:00.0, mem=1938.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1938.9M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1938.9M
** Profile ** DRVs :  cpu=0:00:01.1, mem=1938.9M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.196  |  0.441  |  0.196  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.833%
       (98.755% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1938.9M
**optDesign ... cpu = 0:00:32, real = 0:00:31, mem = 1881.6M, totSessionCpu=1:31:18 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon Mar 10 23:33:18 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 32779 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#975/32523 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1501.52 (MB), peak = 1775.39 (MB)
#Merging special wires...
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = -1.14 (MB)
#Total memory = 1501.52 (MB)
#Peak memory = 1775.39 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 6
#
#    By Layer and Type :
#	          SpacV   Totals
#	M1            6        6
#	Totals        6        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1503.35 (MB), peak = 1775.39 (MB)
#start 1st optimization iteration ...
#    number of violations = 3
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            3        3
#	Totals        3        3
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1517.34 (MB), peak = 1775.39 (MB)
#start 2nd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1535.71 (MB), peak = 1775.39 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 271
#Total wire length = 646224 um.
#Total half perimeter of net bounding box = 562423 um.
#Total wire length on LAYER M1 = 620 um.
#Total wire length on LAYER M2 = 160871 um.
#Total wire length on LAYER M3 = 223433 um.
#Total wire length on LAYER M4 = 150294 um.
#Total wire length on LAYER M5 = 67009 um.
#Total wire length on LAYER M6 = 12257 um.
#Total wire length on LAYER M7 = 12835 um.
#Total wire length on LAYER M8 = 18906 um.
#Total number of vias = 236934
#Total number of multi-cut vias = 166216 ( 70.2%)
#Total number of single cut vias = 70718 ( 29.8%)
#Up-Via Summary (total 236934):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68855 ( 64.3%)     38270 ( 35.7%)     107125
#  Metal 2        1618 (  1.7%)     93325 ( 98.3%)      94943
#  Metal 3         121 (  0.5%)     24187 ( 99.5%)      24308
#  Metal 4          31 (  0.5%)      6496 ( 99.5%)       6527
#  Metal 5           3 (  0.2%)      1839 ( 99.8%)       1842
#  Metal 6          31 (  2.5%)      1194 ( 97.5%)       1225
#  Metal 7          59 (  6.1%)       905 ( 93.9%)        964
#-----------------------------------------------------------
#                70718 ( 29.8%)    166216 ( 70.2%)     236934 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 6.21 (MB)
#Total memory = 1507.73 (MB)
#Peak memory = 1775.39 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1509.59 (MB), peak = 1775.39 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 271
#Total wire length = 646224 um.
#Total half perimeter of net bounding box = 562423 um.
#Total wire length on LAYER M1 = 620 um.
#Total wire length on LAYER M2 = 160871 um.
#Total wire length on LAYER M3 = 223433 um.
#Total wire length on LAYER M4 = 150294 um.
#Total wire length on LAYER M5 = 67009 um.
#Total wire length on LAYER M6 = 12257 um.
#Total wire length on LAYER M7 = 12835 um.
#Total wire length on LAYER M8 = 18906 um.
#Total number of vias = 236934
#Total number of multi-cut vias = 166216 ( 70.2%)
#Total number of single cut vias = 70718 ( 29.8%)
#Up-Via Summary (total 236934):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68855 ( 64.3%)     38270 ( 35.7%)     107125
#  Metal 2        1618 (  1.7%)     93325 ( 98.3%)      94943
#  Metal 3         121 (  0.5%)     24187 ( 99.5%)      24308
#  Metal 4          31 (  0.5%)      6496 ( 99.5%)       6527
#  Metal 5           3 (  0.2%)      1839 ( 99.8%)       1842
#  Metal 6          31 (  2.5%)      1194 ( 97.5%)       1225
#  Metal 7          59 (  6.1%)       905 ( 93.9%)        964
#-----------------------------------------------------------
#                70718 ( 29.8%)    166216 ( 70.2%)     236934 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#0.26% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1521.32 (MB), peak = 1775.39 (MB)
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1521.43 (MB), peak = 1775.39 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 271
#Total wire length = 646224 um.
#Total half perimeter of net bounding box = 562423 um.
#Total wire length on LAYER M1 = 620 um.
#Total wire length on LAYER M2 = 160871 um.
#Total wire length on LAYER M3 = 223433 um.
#Total wire length on LAYER M4 = 150294 um.
#Total wire length on LAYER M5 = 67009 um.
#Total wire length on LAYER M6 = 12257 um.
#Total wire length on LAYER M7 = 12835 um.
#Total wire length on LAYER M8 = 18906 um.
#Total number of vias = 236934
#Total number of multi-cut vias = 166236 ( 70.2%)
#Total number of single cut vias = 70698 ( 29.8%)
#Up-Via Summary (total 236934):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68847 ( 64.3%)     38278 ( 35.7%)     107125
#  Metal 2        1615 (  1.7%)     93328 ( 98.3%)      94943
#  Metal 3         114 (  0.5%)     24194 ( 99.5%)      24308
#  Metal 4          29 (  0.4%)      6498 ( 99.6%)       6527
#  Metal 5           3 (  0.2%)      1839 ( 99.8%)       1842
#  Metal 6          31 (  2.5%)      1194 ( 97.5%)       1225
#  Metal 7          59 (  6.1%)       905 ( 93.9%)        964
#-----------------------------------------------------------
#                70698 ( 29.8%)    166236 ( 70.2%)     236934 
#
#detailRoute Statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 18.18 (MB)
#Total memory = 1519.70 (MB)
#Peak memory = 1775.39 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 32781 NETS and 0 SPECIALNETS signatures
#Created 56645 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1524.31 (MB), peak = 1775.39 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1524.57 (MB), peak = 1775.39 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = -51.49 (MB)
#Total memory = 1476.80 (MB)
#Peak memory = 1775.39 (MB)
#Number of warnings = 1
#Total number of warnings = 221
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar 10 23:33:33 2025
#
**optDesign ... cpu = 0:00:46, real = 0:00:46, mem = 1849.5M, totSessionCpu=1:31:33 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=56644 and nets=32781 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/core_14172_oHy2dk.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1849.5M)
Extracted 10.0005% (CPU Time= 0:00:01.1  MEM= 1890.8M)
Extracted 20.0004% (CPU Time= 0:00:01.3  MEM= 1890.8M)
Extracted 30.0006% (CPU Time= 0:00:01.5  MEM= 1890.8M)
Extracted 40.0004% (CPU Time= 0:00:01.7  MEM= 1890.8M)
Extracted 50.0006% (CPU Time= 0:00:01.9  MEM= 1890.8M)
Extracted 60.0005% (CPU Time= 0:00:02.2  MEM= 1890.8M)
Extracted 70.0004% (CPU Time= 0:00:02.6  MEM= 1894.8M)
Extracted 80.0006% (CPU Time= 0:00:03.2  MEM= 1894.8M)
Extracted 90.0004% (CPU Time= 0:00:04.4  MEM= 1894.8M)
Extracted 100% (CPU Time= 0:00:05.2  MEM= 1894.8M)
Number of Extracted Resistors     : 600951
Number of Extracted Ground Cap.   : 590653
Number of Extracted Coupling Cap. : 984468
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1882.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.8  Real Time: 0:00:06.0  MEM: 1882.738M)
**optDesign ... cpu = 0:00:53, real = 0:00:52, mem = 1847.5M, totSessionCpu=1:31:40 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 32781,  99.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1939 CPU=0:00:07.5 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_14172_ieng6-ece-16.ucsd.edu_nbalasubramanian_sDFCz6/.AAE_VI9yz0/.AAE_14172/waveform.data...
*** CDM Built up (cpu=0:00:09.2  real=0:00:09.0  mem= 1939.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32781,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1915.04 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1915.0M) ***
*** Done Building Timing Graph (cpu=0:00:12.5 real=0:00:13.0 totSessionCpu=1:31:52 mem=1915.0M)
**optDesign ... cpu = 0:01:06, real = 0:01:05, mem = 1845.6M, totSessionCpu=1:31:52 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:07, real = 0:01:06, mem = 1845.6M, totSessionCpu=1:31:53 **
** Profile ** Start :  cpu=0:00:00.0, mem=1902.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=1902.8M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1902.8M
** Profile ** Total reports :  cpu=0:00:01.4, mem=1833.6M
** Profile ** DRVs :  cpu=0:00:01.1, mem=1833.6M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.196  |  0.441  |  0.196  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.833%
       (98.755% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1833.6M
**optDesign ... cpu = 0:01:10, real = 0:01:09, mem = 1831.6M, totSessionCpu=1:31:56 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
*** Changing analysis mode to hold ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> fit
<CMD> saveDesign route_no_drc.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Writing Netlist "route_no_drc.enc.dat/core.v.gz" ...
Saving AAE Data ...
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'WC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Saving scheduling_file.cts.14172 in route_no_drc.enc.dat/scheduling_file.cts
Saving preference file route_no_drc.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:01.0 real=0:00:02.0 mem=1833.4M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design route_no_drc.enc.dat

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
*** Message Summary: 1 warning(s), 3 error(s)

