
*** Running vivado
    with args -log clock_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clock_top.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source clock_top.tcl -notrace
Command: synth_design -top clock_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8396 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 324.883 ; gain = 113.156
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'clock_top' [C:/Users/73974/Documents/vivado/clock/clock_v1.1/clock_v1.1.srcs/sources_1/new/clock.v:491]
INFO: [Synth 8-638] synthesizing module 'clk_1s' [C:/Users/73974/Documents/vivado/clock/clock_v1.1/clock_v1.1.srcs/sources_1/new/clock.v:58]
	Parameter N bound to: 99999999 - type: integer 
WARNING: [Synth 8-5788] Register clk_1s_reg in module clk_1s is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/73974/Documents/vivado/clock/clock_v1.1/clock_v1.1.srcs/sources_1/new/clock.v:70]
INFO: [Synth 8-256] done synthesizing module 'clk_1s' (1#1) [C:/Users/73974/Documents/vivado/clock/clock_v1.1/clock_v1.1.srcs/sources_1/new/clock.v:58]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/73974/Documents/vivado/clock/clock_v1.1/clock_v1.1.srcs/sources_1/new/clock.v:40]
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (2#1) [C:/Users/73974/Documents/vivado/clock/clock_v1.1/clock_v1.1.srcs/sources_1/new/clock.v:40]
INFO: [Synth 8-638] synthesizing module 'sec' [C:/Users/73974/Documents/vivado/clock/clock_v1.1/clock_v1.1.srcs/sources_1/new/clock.v:106]
WARNING: [Synth 8-5788] Register carry_reg in module sec is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/73974/Documents/vivado/clock/clock_v1.1/clock_v1.1.srcs/sources_1/new/clock.v:125]
INFO: [Synth 8-256] done synthesizing module 'sec' (3#1) [C:/Users/73974/Documents/vivado/clock/clock_v1.1/clock_v1.1.srcs/sources_1/new/clock.v:106]
INFO: [Synth 8-638] synthesizing module 'min' [C:/Users/73974/Documents/vivado/clock/clock_v1.1/clock_v1.1.srcs/sources_1/new/clock.v:144]
WARNING: [Synth 8-5788] Register carry_reg in module min is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/73974/Documents/vivado/clock/clock_v1.1/clock_v1.1.srcs/sources_1/new/clock.v:172]
INFO: [Synth 8-256] done synthesizing module 'min' (4#1) [C:/Users/73974/Documents/vivado/clock/clock_v1.1/clock_v1.1.srcs/sources_1/new/clock.v:144]
INFO: [Synth 8-638] synthesizing module 'hour' [C:/Users/73974/Documents/vivado/clock/clock_v1.1/clock_v1.1.srcs/sources_1/new/clock.v:202]
WARNING: [Synth 8-5788] Register carry_reg in module hour is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/73974/Documents/vivado/clock/clock_v1.1/clock_v1.1.srcs/sources_1/new/clock.v:229]
INFO: [Synth 8-256] done synthesizing module 'hour' (5#1) [C:/Users/73974/Documents/vivado/clock/clock_v1.1/clock_v1.1.srcs/sources_1/new/clock.v:202]
INFO: [Synth 8-638] synthesizing module 'set_alarm' [C:/Users/73974/Documents/vivado/clock/clock_v1.1/clock_v1.1.srcs/sources_1/new/clock.v:323]
INFO: [Synth 8-256] done synthesizing module 'set_alarm' (6#1) [C:/Users/73974/Documents/vivado/clock/clock_v1.1/clock_v1.1.srcs/sources_1/new/clock.v:323]
INFO: [Synth 8-638] synthesizing module 'alarm' [C:/Users/73974/Documents/vivado/clock/clock_v1.1/clock_v1.1.srcs/sources_1/new/clock.v:371]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register led_1_reg in module alarm. [C:/Users/73974/Documents/vivado/clock/clock_v1.1/clock_v1.1.srcs/sources_1/new/clock.v:404]
WARNING: [Synth 8-5788] Register led_1_reg in module alarm is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/73974/Documents/vivado/clock/clock_v1.1/clock_v1.1.srcs/sources_1/new/clock.v:404]
INFO: [Synth 8-256] done synthesizing module 'alarm' (7#1) [C:/Users/73974/Documents/vivado/clock/clock_v1.1/clock_v1.1.srcs/sources_1/new/clock.v:371]
INFO: [Synth 8-638] synthesizing module 'clk_1ms' [C:/Users/73974/Documents/vivado/clock/clock_v1.1/clock_v1.1.srcs/sources_1/new/clock.v:82]
	Parameter N bound to: 99999 - type: integer 
WARNING: [Synth 8-5788] Register clk_1ms_reg in module clk_1ms is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/73974/Documents/vivado/clock/clock_v1.1/clock_v1.1.srcs/sources_1/new/clock.v:94]
INFO: [Synth 8-256] done synthesizing module 'clk_1ms' (8#1) [C:/Users/73974/Documents/vivado/clock/clock_v1.1/clock_v1.1.srcs/sources_1/new/clock.v:82]
INFO: [Synth 8-638] synthesizing module 'stopwatch' [C:/Users/73974/Documents/vivado/clock/clock_v1.1/clock_v1.1.srcs/sources_1/new/clock.v:422]
WARNING: [Synth 8-5788] Register mil_sec_high_reg in module stopwatch is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/73974/Documents/vivado/clock/clock_v1.1/clock_v1.1.srcs/sources_1/new/clock.v:438]
WARNING: [Synth 8-5788] Register mil_sec_low_reg in module stopwatch is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/73974/Documents/vivado/clock/clock_v1.1/clock_v1.1.srcs/sources_1/new/clock.v:439]
WARNING: [Synth 8-5788] Register mil_sec_cnt_reg in module stopwatch is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/73974/Documents/vivado/clock/clock_v1.1/clock_v1.1.srcs/sources_1/new/clock.v:443]
WARNING: [Synth 8-5788] Register sec_cnt_reg in module stopwatch is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/73974/Documents/vivado/clock/clock_v1.1/clock_v1.1.srcs/sources_1/new/clock.v:449]
WARNING: [Synth 8-5788] Register led_reg in module stopwatch is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/73974/Documents/vivado/clock/clock_v1.1/clock_v1.1.srcs/sources_1/new/clock.v:463]
INFO: [Synth 8-256] done synthesizing module 'stopwatch' (9#1) [C:/Users/73974/Documents/vivado/clock/clock_v1.1/clock_v1.1.srcs/sources_1/new/clock.v:422]
INFO: [Synth 8-638] synthesizing module 'x7seg_msg' [C:/Users/73974/Documents/vivado/clock/clock_v1.1/clock_v1.1.srcs/sources_1/new/clock.v:261]
INFO: [Synth 8-226] default block is never used [C:/Users/73974/Documents/vivado/clock/clock_v1.1/clock_v1.1.srcs/sources_1/new/clock.v:299]
INFO: [Synth 8-256] done synthesizing module 'x7seg_msg' (10#1) [C:/Users/73974/Documents/vivado/clock/clock_v1.1/clock_v1.1.srcs/sources_1/new/clock.v:261]
INFO: [Synth 8-256] done synthesizing module 'clock_top' (11#1) [C:/Users/73974/Documents/vivado/clock/clock_v1.1/clock_v1.1.srcs/sources_1/new/clock.v:491]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 362.160 ; gain = 150.434
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 362.160 ; gain = 150.434
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/73974/Documents/vivado/clock/clock_v1.1/clock_v1.1.srcs/constrs_1/new/clock.xdc]
Finished Parsing XDC File [C:/Users/73974/Documents/vivado/clock/clock_v1.1/clock_v1.1.srcs/constrs_1/new/clock.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/73974/Documents/vivado/clock/clock_v1.1/clock_v1.1.srcs/constrs_1/new/clock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clock_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clock_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 656.371 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 656.371 ; gain = 444.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 656.371 ; gain = 444.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 656.371 ; gain = 444.645
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "carry" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "carry" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "carry" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'led_1_reg' in module 'alarm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                             0000
                 iSTATE0 |                            00010 |                             1000
                 iSTATE1 |                            00100 |                             0100
                 iSTATE2 |                            01000 |                             0010
                 iSTATE3 |                            10000 |                             0001
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'led_1_reg' using encoding 'one-hot' in module 'alarm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 656.371 ; gain = 444.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 14    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 16    
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 46    
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_top 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 3     
Module clk_1s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module min 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module hour 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module set_alarm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
Module alarm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module clk_1ms 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module stopwatch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 7     
Module x7seg_msg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "carry" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (U5/carry_reg) is unused and will be removed from module clock_top.
WARNING: [Synth 8-3332] Sequential element (U2/q_reg[18]) is unused and will be removed from module clock_top.
WARNING: [Synth 8-3332] Sequential element (U2/q_reg[19]) is unused and will be removed from module clock_top.
WARNING: [Synth 8-3332] Sequential element (U2/q_reg[20]) is unused and will be removed from module clock_top.
WARNING: [Synth 8-3332] Sequential element (U2/q_reg[21]) is unused and will be removed from module clock_top.
WARNING: [Synth 8-3332] Sequential element (U2/q_reg[22]) is unused and will be removed from module clock_top.
WARNING: [Synth 8-3332] Sequential element (U2/q_reg[23]) is unused and will be removed from module clock_top.
WARNING: [Synth 8-3332] Sequential element (U2/q_reg[24]) is unused and will be removed from module clock_top.
WARNING: [Synth 8-3332] Sequential element (U2/q_reg[25]) is unused and will be removed from module clock_top.
WARNING: [Synth 8-3332] Sequential element (U2/q_reg[26]) is unused and will be removed from module clock_top.
WARNING: [Synth 8-3332] Sequential element (U2/q_reg[27]) is unused and will be removed from module clock_top.
WARNING: [Synth 8-3332] Sequential element (U2/q_reg[28]) is unused and will be removed from module clock_top.
WARNING: [Synth 8-3332] Sequential element (U2/q_reg[29]) is unused and will be removed from module clock_top.
WARNING: [Synth 8-3332] Sequential element (U2/q_reg[30]) is unused and will be removed from module clock_top.
WARNING: [Synth 8-3332] Sequential element (U2/q_reg[31]) is unused and will be removed from module clock_top.
WARNING: [Synth 8-3332] Sequential element (U2/q_reg[32]) is unused and will be removed from module clock_top.
WARNING: [Synth 8-3332] Sequential element (U2/q_reg[33]) is unused and will be removed from module clock_top.
WARNING: [Synth 8-3332] Sequential element (U2/q_reg[34]) is unused and will be removed from module clock_top.
WARNING: [Synth 8-3332] Sequential element (U2/q_reg[35]) is unused and will be removed from module clock_top.
WARNING: [Synth 8-3332] Sequential element (U2/q_reg[36]) is unused and will be removed from module clock_top.
WARNING: [Synth 8-3332] Sequential element (U2/q_reg[37]) is unused and will be removed from module clock_top.
WARNING: [Synth 8-3332] Sequential element (U2/q_reg[38]) is unused and will be removed from module clock_top.
WARNING: [Synth 8-3332] Sequential element (U2/q_reg[39]) is unused and will be removed from module clock_top.
WARNING: [Synth 8-3332] Sequential element (U2/q_reg[40]) is unused and will be removed from module clock_top.
INFO: [Synth 8-3886] merging instance 'i_26/U1/count_reg[30]' (FDC) to 'i_26/U10/count_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_26/U1/count_reg[31]' (FDC) to 'i_26/U10/count_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_26/U1/count_reg[28]' (FDC) to 'i_26/U10/count_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_26/U1/count_reg[29]' (FDC) to 'i_26/U10/count_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_26/U10/count_reg[22]' (FDC) to 'i_26/U10/count_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_26/U10/count_reg[23]' (FDC) to 'i_26/U10/count_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_26/U10/count_reg[26]' (FDC) to 'i_26/U10/count_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_26/U10/count_reg[29]' (FDC) to 'i_26/U10/count_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_26/U10/count_reg[27]' (FDC) to 'i_26/U10/count_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_26/U10/count_reg[31]' (FDC) to 'i_26/U10/count_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_26/U10/count_reg[18]' (FDC) to 'i_26/U10/count_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_26/U10/count_reg[25]' (FDC) to 'i_26/U10/count_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_26/U10/count_reg[24]' (FDC) to 'i_26/U10/count_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_26/U10/count_reg[30]' (FDC) to 'i_26/U10/count_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_26/U10/count_reg[20]' (FDC) to 'i_26/U10/count_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_26/U10/count_reg[19]' (FDC) to 'i_26/U10/count_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_26/U10/count_reg[21]' (FDC) to 'i_26/U10/count_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_26/\U10/count_reg[28] )
INFO: [Synth 8-3886] merging instance 'U7/sec_cnt_reg[7]' (FDE) to 'U7/sec_cnt_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U7/sec_cnt_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U7/sec_high1_reg[3] )
WARNING: [Synth 8-3332] Sequential element (U7/sec_cnt_reg[6]) is unused and will be removed from module clock_top.
WARNING: [Synth 8-3332] Sequential element (U7/sec_high1_reg[3]) is unused and will be removed from module clock_top.
WARNING: [Synth 8-3332] Sequential element (U10/count_reg[28]) is unused and will be removed from module clock_top.
WARNING: [Synth 8-3332] Sequential element (U7/mil_sec_high_reg[3]_P) is unused and will be removed from module clock_top.
WARNING: [Synth 8-3332] Sequential element (U7/mil_sec_high_reg[2]_P) is unused and will be removed from module clock_top.
WARNING: [Synth 8-3332] Sequential element (U7/mil_sec_high_reg[1]_P) is unused and will be removed from module clock_top.
WARNING: [Synth 8-3332] Sequential element (U7/mil_sec_high_reg[0]_P) is unused and will be removed from module clock_top.
WARNING: [Synth 8-3332] Sequential element (U7/mil_sec_low_reg[3]_P) is unused and will be removed from module clock_top.
WARNING: [Synth 8-3332] Sequential element (U7/mil_sec_low_reg[2]_P) is unused and will be removed from module clock_top.
WARNING: [Synth 8-3332] Sequential element (U7/mil_sec_low_reg[1]_P) is unused and will be removed from module clock_top.
WARNING: [Synth 8-3332] Sequential element (U7/mil_sec_low_reg[0]_P) is unused and will be removed from module clock_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 656.371 ; gain = 444.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 656.371 ; gain = 444.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 656.371 ; gain = 444.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 679.895 ; gain = 468.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 679.895 ; gain = 468.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 679.895 ; gain = 468.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 679.895 ; gain = 468.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 679.895 ; gain = 468.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 679.895 ; gain = 468.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 679.895 ; gain = 468.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    30|
|3     |LUT1   |    39|
|4     |LUT2   |    71|
|5     |LUT3   |    47|
|6     |LUT4   |    59|
|7     |LUT5   |   109|
|8     |LUT6   |   120|
|9     |FDCE   |   142|
|10    |FDRE   |    48|
|11    |FDSE   |     1|
|12    |IBUF   |    10|
|13    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |   695|
|2     |  U1     |clk_1s    |    71|
|3     |  U10    |clk_1ms   |    47|
|4     |  U2     |clkdiv    |    41|
|5     |  U3     |sec       |    58|
|6     |  U4     |min       |    71|
|7     |  U5     |hour      |    54|
|8     |  U6     |x7seg_msg |    19|
|9     |  U7     |stopwatch |   207|
|10    |  U8     |set_alarm |    68|
|11    |  U9     |alarm     |    13|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 679.895 ; gain = 468.168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 35 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 679.895 ; gain = 136.645
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 679.895 ; gain = 468.168
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 46 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 679.895 ; gain = 438.816
INFO: [Common 17-1381] The checkpoint 'C:/Users/73974/Documents/vivado/clock/clock_v1.1/clock_v1.1.runs/synth_1/clock_top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 679.895 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jun 23 17:38:00 2017...
