               ramulator.active_cycles_0                7175                                      # Total active cycles for level _0
                 ramulator.busy_cycles_0               79975                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0
            ramulator.serving_requests_0               10639                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0
    ramulator.average_serving_requests_0            0.002987                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0
             ramulator.active_cycles_0_0                1782                                      # Total active cycles for level _0_0
               ramulator.busy_cycles_0_0                1782                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0
          ramulator.serving_requests_0_0                1880                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0
  ramulator.average_serving_requests_0_0            0.000528                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0
           ramulator.active_cycles_0_0_0                 890                                      # Total active cycles for level _0_0_0
             ramulator.busy_cycles_0_0_0                 890                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0
        ramulator.serving_requests_0_0_0                 890                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.average_serving_requests_0_0_0            0.000250                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
           ramulator.active_cycles_0_0_1                 982                                      # Total active cycles for level _0_0_1
             ramulator.busy_cycles_0_0_1                 982                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1
        ramulator.serving_requests_0_0_1                 990                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
ramulator.average_serving_requests_0_0_1            0.000278                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
             ramulator.active_cycles_0_1                2638                                      # Total active cycles for level _0_1
               ramulator.busy_cycles_0_1                2638                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_1
          ramulator.serving_requests_0_1                2776                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_1
  ramulator.average_serving_requests_0_1            0.000779                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_1
           ramulator.active_cycles_0_1_0                 973                                      # Total active cycles for level _0_1_0
             ramulator.busy_cycles_0_1_0                 973                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_1_0
        ramulator.serving_requests_0_1_0                 973                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_1_0
ramulator.average_serving_requests_0_1_0            0.000273                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_1_0
           ramulator.active_cycles_0_1_1                1711                                      # Total active cycles for level _0_1_1
             ramulator.busy_cycles_0_1_1                1711                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_1_1
        ramulator.serving_requests_0_1_1                1803                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_1_1
ramulator.average_serving_requests_0_1_1            0.000506                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_1_1
             ramulator.active_cycles_0_2                2670                                      # Total active cycles for level _0_2
               ramulator.busy_cycles_0_2                2670                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_2
          ramulator.serving_requests_0_2                2953                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_2
  ramulator.average_serving_requests_0_2            0.000829                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_2
           ramulator.active_cycles_0_2_0                1068                                      # Total active cycles for level _0_2_0
             ramulator.busy_cycles_0_2_0                1068                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_2_0
        ramulator.serving_requests_0_2_0                1077                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_2_0
ramulator.average_serving_requests_0_2_0            0.000302                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_2_0
           ramulator.active_cycles_0_2_1                1738                                      # Total active cycles for level _0_2_1
             ramulator.busy_cycles_0_2_1                1738                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_2_1
        ramulator.serving_requests_0_2_1                1876                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_2_1
ramulator.average_serving_requests_0_2_1            0.000527                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_2_1
             ramulator.active_cycles_0_3                2690                                      # Total active cycles for level _0_3
               ramulator.busy_cycles_0_3                2690                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_3
          ramulator.serving_requests_0_3                3030                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_3
  ramulator.average_serving_requests_0_3            0.000851                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_3
           ramulator.active_cycles_0_3_0                1060                                      # Total active cycles for level _0_3_0
             ramulator.busy_cycles_0_3_0                1060                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_3_0
        ramulator.serving_requests_0_3_0                1112                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_3_0
ramulator.average_serving_requests_0_3_0            0.000312                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_3_0
           ramulator.active_cycles_0_3_1                1820                                      # Total active cycles for level _0_3_1
             ramulator.busy_cycles_0_3_1                1820                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_3_1
        ramulator.serving_requests_0_3_1                1918                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_3_1
ramulator.average_serving_requests_0_3_1            0.000538                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
               ramulator.active_cycles_1                5911                                      # Total active cycles for level _1
                 ramulator.busy_cycles_1               78911                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1
            ramulator.serving_requests_1                8640                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1
    ramulator.average_serving_requests_1            0.002426                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1
             ramulator.active_cycles_1_0                1476                                      # Total active cycles for level _1_0
               ramulator.busy_cycles_1_0                1476                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_0
          ramulator.serving_requests_1_0                1559                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_0
  ramulator.average_serving_requests_1_0            0.000438                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_0
           ramulator.active_cycles_1_0_0                 814                                      # Total active cycles for level _1_0_0
             ramulator.busy_cycles_1_0_0                 814                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_0_0
        ramulator.serving_requests_1_0_0                 824                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_0_0
ramulator.average_serving_requests_1_0_0            0.000231                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_0_0
           ramulator.active_cycles_1_0_1                 735                                      # Total active cycles for level _1_0_1
             ramulator.busy_cycles_1_0_1                 735                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_0_1
        ramulator.serving_requests_1_0_1                 735                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_0_1
ramulator.average_serving_requests_1_0_1            0.000206                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_0_1
             ramulator.active_cycles_1_1                2081                                      # Total active cycles for level _1_1
               ramulator.busy_cycles_1_1                2081                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_1
          ramulator.serving_requests_1_1                2254                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_1
  ramulator.average_serving_requests_1_1            0.000633                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_1
           ramulator.active_cycles_1_1_0                 831                                      # Total active cycles for level _1_1_0
             ramulator.busy_cycles_1_1_0                 831                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_1_0
        ramulator.serving_requests_1_1_0                 855                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_1_0
ramulator.average_serving_requests_1_1_0            0.000240                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_1_0
           ramulator.active_cycles_1_1_1                1316                                      # Total active cycles for level _1_1_1
             ramulator.busy_cycles_1_1_1                1316                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_1_1
        ramulator.serving_requests_1_1_1                1399                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_1_1
ramulator.average_serving_requests_1_1_1            0.000393                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_1_1
             ramulator.active_cycles_1_2                2140                                      # Total active cycles for level _1_2
               ramulator.busy_cycles_1_2                2140                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_2
          ramulator.serving_requests_1_2                2208                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_2
  ramulator.average_serving_requests_1_2            0.000620                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_2
           ramulator.active_cycles_1_2_0                 934                                      # Total active cycles for level _1_2_0
             ramulator.busy_cycles_1_2_0                 934                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_2_0
        ramulator.serving_requests_1_2_0                 954                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_2_0
ramulator.average_serving_requests_1_2_0            0.000268                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_2_0
           ramulator.active_cycles_1_2_1                1206                                      # Total active cycles for level _1_2_1
             ramulator.busy_cycles_1_2_1                1206                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_2_1
        ramulator.serving_requests_1_2_1                1254                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_2_1
ramulator.average_serving_requests_1_2_1            0.000352                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_2_1
             ramulator.active_cycles_1_3                2273                                      # Total active cycles for level _1_3
               ramulator.busy_cycles_1_3                2273                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_3
          ramulator.serving_requests_1_3                2619                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_3
  ramulator.average_serving_requests_1_3            0.000735                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_3
           ramulator.active_cycles_1_3_0                1212                                      # Total active cycles for level _1_3_0
             ramulator.busy_cycles_1_3_0                1212                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_3_0
        ramulator.serving_requests_1_3_0                1293                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_3_0
ramulator.average_serving_requests_1_3_0            0.000363                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_3_0
           ramulator.active_cycles_1_3_1                1256                                      # Total active cycles for level _1_3_1
             ramulator.busy_cycles_1_3_1                1256                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_3_1
        ramulator.serving_requests_1_3_1                1326                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_3_1
ramulator.average_serving_requests_1_3_1            0.000372                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
               ramulator.active_cycles_2                6828                                      # Total active cycles for level _2
                 ramulator.busy_cycles_2               79628                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2
            ramulator.serving_requests_2               13149                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2
    ramulator.average_serving_requests_2            0.003692                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2
             ramulator.active_cycles_2_0                2088                                      # Total active cycles for level _2_0
               ramulator.busy_cycles_2_0                2088                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_0
          ramulator.serving_requests_2_0                2703                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_0
  ramulator.average_serving_requests_2_0            0.000759                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_0
           ramulator.active_cycles_2_0_0                1353                                      # Total active cycles for level _2_0_0
             ramulator.busy_cycles_2_0_0                1353                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_0_0
        ramulator.serving_requests_2_0_0                1461                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_0_0
ramulator.average_serving_requests_2_0_0            0.000410                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_0_0
           ramulator.active_cycles_2_0_1                1175                                      # Total active cycles for level _2_0_1
             ramulator.busy_cycles_2_0_1                1175                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_0_1
        ramulator.serving_requests_2_0_1                1242                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_0_1
ramulator.average_serving_requests_2_0_1            0.000349                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_0_1
             ramulator.active_cycles_2_1                2710                                      # Total active cycles for level _2_1
               ramulator.busy_cycles_2_1                2710                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_1
          ramulator.serving_requests_2_1                3160                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_1
  ramulator.average_serving_requests_2_1            0.000887                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_1
           ramulator.active_cycles_2_1_0                1424                                      # Total active cycles for level _2_1_0
             ramulator.busy_cycles_2_1_0                1424                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_1_0
        ramulator.serving_requests_2_1_0                1534                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_1_0
ramulator.average_serving_requests_2_1_0            0.000431                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_1_0
           ramulator.active_cycles_2_1_1                1564                                      # Total active cycles for level _2_1_1
             ramulator.busy_cycles_2_1_1                1564                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_1_1
        ramulator.serving_requests_2_1_1                1626                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_1_1
ramulator.average_serving_requests_2_1_1            0.000457                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_1_1
             ramulator.active_cycles_2_2                2844                                      # Total active cycles for level _2_2
               ramulator.busy_cycles_2_2                2844                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_2
          ramulator.serving_requests_2_2                3326                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_2
  ramulator.average_serving_requests_2_2            0.000934                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_2
           ramulator.active_cycles_2_2_0                1425                                      # Total active cycles for level _2_2_0
             ramulator.busy_cycles_2_2_0                1425                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_2_0
        ramulator.serving_requests_2_2_0                1513                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_2_0
ramulator.average_serving_requests_2_2_0            0.000425                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_2_0
           ramulator.active_cycles_2_2_1                1641                                      # Total active cycles for level _2_2_1
             ramulator.busy_cycles_2_2_1                1641                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_2_1
        ramulator.serving_requests_2_2_1                1813                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_2_1
ramulator.average_serving_requests_2_2_1            0.000509                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_2_1
             ramulator.active_cycles_2_3                3123                                      # Total active cycles for level _2_3
               ramulator.busy_cycles_2_3                3123                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_3
          ramulator.serving_requests_2_3                3960                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_3
  ramulator.average_serving_requests_2_3            0.001112                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_3
           ramulator.active_cycles_2_3_0                1689                                      # Total active cycles for level _2_3_0
             ramulator.busy_cycles_2_3_0                1689                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_3_0
        ramulator.serving_requests_2_3_0                1901                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_3_0
ramulator.average_serving_requests_2_3_0            0.000534                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_3_0
           ramulator.active_cycles_2_3_1                1927                                      # Total active cycles for level _2_3_1
             ramulator.busy_cycles_2_3_1                1927                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_3_1
        ramulator.serving_requests_2_3_1                2059                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_3_1
ramulator.average_serving_requests_2_3_1            0.000578                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
               ramulator.active_cycles_3                6675                                      # Total active cycles for level _3
                 ramulator.busy_cycles_3               79675                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3
            ramulator.serving_requests_3                9407                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3
    ramulator.average_serving_requests_3            0.002641                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3
             ramulator.active_cycles_3_0                1778                                      # Total active cycles for level _3_0
               ramulator.busy_cycles_3_0                1778                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_0
          ramulator.serving_requests_3_0                1881                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_0
  ramulator.average_serving_requests_3_0            0.000528                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_0
           ramulator.active_cycles_3_0_0                 908                                      # Total active cycles for level _3_0_0
             ramulator.busy_cycles_3_0_0                 908                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_0_0
        ramulator.serving_requests_3_0_0                 908                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_0_0
ramulator.average_serving_requests_3_0_0            0.000255                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_0_0
           ramulator.active_cycles_3_0_1                 933                                      # Total active cycles for level _3_0_1
             ramulator.busy_cycles_3_0_1                 933                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_0_1
        ramulator.serving_requests_3_0_1                 973                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_0_1
ramulator.average_serving_requests_3_0_1            0.000273                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_0_1
             ramulator.active_cycles_3_1                2065                                      # Total active cycles for level _3_1
               ramulator.busy_cycles_3_1                2065                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_1
          ramulator.serving_requests_3_1                2121                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_1
  ramulator.average_serving_requests_3_1            0.000595                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_1
           ramulator.active_cycles_3_1_0                 922                                      # Total active cycles for level _3_1_0
             ramulator.busy_cycles_3_1_0                 922                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_1_0
        ramulator.serving_requests_3_1_0                 922                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_1_0
ramulator.average_serving_requests_3_1_0            0.000259                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_1_0
           ramulator.active_cycles_3_1_1                1167                                      # Total active cycles for level _3_1_1
             ramulator.busy_cycles_3_1_1                1167                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_1_1
        ramulator.serving_requests_3_1_1                1199                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_1_1
ramulator.average_serving_requests_3_1_1            0.000337                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_1_1
             ramulator.active_cycles_3_2                2609                                      # Total active cycles for level _3_2
               ramulator.busy_cycles_3_2                2609                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_2
          ramulator.serving_requests_3_2                2752                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_2
  ramulator.average_serving_requests_3_2            0.000773                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_2
           ramulator.active_cycles_3_2_0                1132                                      # Total active cycles for level _3_2_0
             ramulator.busy_cycles_3_2_0                1132                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_2_0
        ramulator.serving_requests_3_2_0                1142                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_2_0
ramulator.average_serving_requests_3_2_0            0.000321                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_2_0
           ramulator.active_cycles_3_2_1                1513                                      # Total active cycles for level _3_2_1
             ramulator.busy_cycles_3_2_1                1513                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_2_1
        ramulator.serving_requests_3_2_1                1610                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_2_1
ramulator.average_serving_requests_3_2_1            0.000452                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_2_1
             ramulator.active_cycles_3_3                2306                                      # Total active cycles for level _3_3
               ramulator.busy_cycles_3_3                2306                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_3
          ramulator.serving_requests_3_3                2653                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_3
  ramulator.average_serving_requests_3_3            0.000745                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_3
           ramulator.active_cycles_3_3_0                1109                                      # Total active cycles for level _3_3_0
             ramulator.busy_cycles_3_3_0                1109                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_3_0
        ramulator.serving_requests_3_3_0                1192                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_3_0
ramulator.average_serving_requests_3_3_0            0.000335                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_3_0
           ramulator.active_cycles_3_3_1                1369                                      # Total active cycles for level _3_3_1
             ramulator.busy_cycles_3_3_1                1369                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_3_1
        ramulator.serving_requests_3_3_1                1461                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_3_1
ramulator.average_serving_requests_3_3_1            0.000410                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
               ramulator.active_cycles_4                5990                                      # Total active cycles for level _4
                 ramulator.busy_cycles_4               78790                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4
            ramulator.serving_requests_4               10802                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4
    ramulator.average_serving_requests_4            0.003033                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4
             ramulator.active_cycles_4_0                1837                                      # Total active cycles for level _4_0
               ramulator.busy_cycles_4_0                1837                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_0
          ramulator.serving_requests_4_0                2247                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_0
  ramulator.average_serving_requests_4_0            0.000631                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_0
           ramulator.active_cycles_4_0_0                 836                                      # Total active cycles for level _4_0_0
             ramulator.busy_cycles_4_0_0                 836                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_0_0
        ramulator.serving_requests_4_0_0                 847                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_0_0
ramulator.average_serving_requests_4_0_0            0.000238                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_0_0
           ramulator.active_cycles_4_0_1                1276                                      # Total active cycles for level _4_0_1
             ramulator.busy_cycles_4_0_1                1276                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_0_1
        ramulator.serving_requests_4_0_1                1400                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_0_1
ramulator.average_serving_requests_4_0_1            0.000393                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_0_1
             ramulator.active_cycles_4_1                2193                                      # Total active cycles for level _4_1
               ramulator.busy_cycles_4_1                2193                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_1
          ramulator.serving_requests_4_1                2470                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_1
  ramulator.average_serving_requests_4_1            0.000693                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_1
           ramulator.active_cycles_4_1_0                1034                                      # Total active cycles for level _4_1_0
             ramulator.busy_cycles_4_1_0                1034                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_1_0
        ramulator.serving_requests_4_1_0                1056                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_1_0
ramulator.average_serving_requests_4_1_0            0.000296                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_1_0
           ramulator.active_cycles_4_1_1                1371                                      # Total active cycles for level _4_1_1
             ramulator.busy_cycles_4_1_1                1371                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_1_1
        ramulator.serving_requests_4_1_1                1414                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_1_1
ramulator.average_serving_requests_4_1_1            0.000397                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_1_1
             ramulator.active_cycles_4_2                2881                                      # Total active cycles for level _4_2
               ramulator.busy_cycles_4_2                2881                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_2
          ramulator.serving_requests_4_2                3235                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_2
  ramulator.average_serving_requests_4_2            0.000908                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_2
           ramulator.active_cycles_4_2_0                1185                                      # Total active cycles for level _4_2_0
             ramulator.busy_cycles_4_2_0                1185                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_2_0
        ramulator.serving_requests_4_2_0                1246                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_2_0
ramulator.average_serving_requests_4_2_0            0.000350                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_2_0
           ramulator.active_cycles_4_2_1                1883                                      # Total active cycles for level _4_2_1
             ramulator.busy_cycles_4_2_1                1883                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_2_1
        ramulator.serving_requests_4_2_1                1989                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_2_1
ramulator.average_serving_requests_4_2_1            0.000558                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_2_1
             ramulator.active_cycles_4_3                2362                                      # Total active cycles for level _4_3
               ramulator.busy_cycles_4_3                2362                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_3
          ramulator.serving_requests_4_3                2850                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_3
  ramulator.average_serving_requests_4_3            0.000800                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_3
           ramulator.active_cycles_4_3_0                1230                                      # Total active cycles for level _4_3_0
             ramulator.busy_cycles_4_3_0                1230                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_3_0
        ramulator.serving_requests_4_3_0                1299                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_3_0
ramulator.average_serving_requests_4_3_0            0.000365                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_3_0
           ramulator.active_cycles_4_3_1                1456                                      # Total active cycles for level _4_3_1
             ramulator.busy_cycles_4_3_1                1456                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_3_1
        ramulator.serving_requests_4_3_1                1551                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_3_1
ramulator.average_serving_requests_4_3_1            0.000435                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
               ramulator.active_cycles_5                6094                                      # Total active cycles for level _5
                 ramulator.busy_cycles_5               79094                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5
            ramulator.serving_requests_5               12131                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5
    ramulator.average_serving_requests_5            0.003406                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5
             ramulator.active_cycles_5_0                2304                                      # Total active cycles for level _5_0
               ramulator.busy_cycles_5_0                2304                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_0
          ramulator.serving_requests_5_0                2766                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_0
  ramulator.average_serving_requests_5_0            0.000777                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_0
           ramulator.active_cycles_5_0_0                1368                                      # Total active cycles for level _5_0_0
             ramulator.busy_cycles_5_0_0                1368                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_0_0
        ramulator.serving_requests_5_0_0                1467                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_0_0
ramulator.average_serving_requests_5_0_0            0.000412                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_0_0
           ramulator.active_cycles_5_0_1                1194                                      # Total active cycles for level _5_0_1
             ramulator.busy_cycles_5_0_1                1194                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_0_1
        ramulator.serving_requests_5_0_1                1299                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_0_1
ramulator.average_serving_requests_5_0_1            0.000365                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_0_1
             ramulator.active_cycles_5_1                3006                                      # Total active cycles for level _5_1
               ramulator.busy_cycles_5_1                3006                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_1
          ramulator.serving_requests_5_1                3262                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_1
  ramulator.average_serving_requests_5_1            0.000916                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_1
           ramulator.active_cycles_5_1_0                1872                                      # Total active cycles for level _5_1_0
             ramulator.busy_cycles_5_1_0                1872                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_1_0
        ramulator.serving_requests_5_1_0                1950                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_1_0
ramulator.average_serving_requests_5_1_0            0.000547                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_1_0
           ramulator.active_cycles_5_1_1                1284                                      # Total active cycles for level _5_1_1
             ramulator.busy_cycles_5_1_1                1284                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_1_1
        ramulator.serving_requests_5_1_1                1312                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_1_1
ramulator.average_serving_requests_5_1_1            0.000368                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_1_1
             ramulator.active_cycles_5_2                2413                                      # Total active cycles for level _5_2
               ramulator.busy_cycles_5_2                2413                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_2
          ramulator.serving_requests_5_2                2815                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_2
  ramulator.average_serving_requests_5_2            0.000790                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_2
           ramulator.active_cycles_5_2_0                1209                                      # Total active cycles for level _5_2_0
             ramulator.busy_cycles_5_2_0                1209                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_2_0
        ramulator.serving_requests_5_2_0                1283                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_2_0
ramulator.average_serving_requests_5_2_0            0.000360                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_2_0
           ramulator.active_cycles_5_2_1                1437                                      # Total active cycles for level _5_2_1
             ramulator.busy_cycles_5_2_1                1437                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_2_1
        ramulator.serving_requests_5_2_1                1532                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_2_1
ramulator.average_serving_requests_5_2_1            0.000430                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_2_1
             ramulator.active_cycles_5_3                2765                                      # Total active cycles for level _5_3
               ramulator.busy_cycles_5_3                2765                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_3
          ramulator.serving_requests_5_3                3288                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_3
  ramulator.average_serving_requests_5_3            0.000923                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_3
           ramulator.active_cycles_5_3_0                1622                                      # Total active cycles for level _5_3_0
             ramulator.busy_cycles_5_3_0                1622                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_3_0
        ramulator.serving_requests_5_3_0                1800                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_3_0
ramulator.average_serving_requests_5_3_0            0.000505                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_3_0
           ramulator.active_cycles_5_3_1                1429                                      # Total active cycles for level _5_3_1
             ramulator.busy_cycles_5_3_1                1429                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_3_1
        ramulator.serving_requests_5_3_1                1488                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_3_1
ramulator.average_serving_requests_5_3_1            0.000418                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
               ramulator.active_cycles_6                5291                                      # Total active cycles for level _6
                 ramulator.busy_cycles_6               78291                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6
            ramulator.serving_requests_6                8890                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6
    ramulator.average_serving_requests_6            0.002496                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6
             ramulator.active_cycles_6_0                1658                                      # Total active cycles for level _6_0
               ramulator.busy_cycles_6_0                1658                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_0
          ramulator.serving_requests_6_0                1948                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_0
  ramulator.average_serving_requests_6_0            0.000547                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_0
           ramulator.active_cycles_6_0_0                1135                                      # Total active cycles for level _6_0_0
             ramulator.busy_cycles_6_0_0                1135                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_0_0
        ramulator.serving_requests_6_0_0                1216                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_0_0
ramulator.average_serving_requests_6_0_0            0.000341                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_0_0
           ramulator.active_cycles_6_0_1                 702                                      # Total active cycles for level _6_0_1
             ramulator.busy_cycles_6_0_1                 702                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_0_1
        ramulator.serving_requests_6_0_1                 732                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_0_1
ramulator.average_serving_requests_6_0_1            0.000206                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_0_1
             ramulator.active_cycles_6_1                2037                                      # Total active cycles for level _6_1
               ramulator.busy_cycles_6_1                2037                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_1
          ramulator.serving_requests_6_1                2222                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_1
  ramulator.average_serving_requests_6_1            0.000624                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_1
           ramulator.active_cycles_6_1_0                1327                                      # Total active cycles for level _6_1_0
             ramulator.busy_cycles_6_1_0                1327                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_1_0
        ramulator.serving_requests_6_1_0                1387                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_1_0
ramulator.average_serving_requests_6_1_0            0.000389                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_1_0
           ramulator.active_cycles_6_1_1                 811                                      # Total active cycles for level _6_1_1
             ramulator.busy_cycles_6_1_1                 811                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_1_1
        ramulator.serving_requests_6_1_1                 835                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_1_1
ramulator.average_serving_requests_6_1_1            0.000234                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_1_1
             ramulator.active_cycles_6_2                1983                                      # Total active cycles for level _6_2
               ramulator.busy_cycles_6_2                1983                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_2
          ramulator.serving_requests_6_2                2067                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_2
  ramulator.average_serving_requests_6_2            0.000580                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_2
           ramulator.active_cycles_6_2_0                1157                                      # Total active cycles for level _6_2_0
             ramulator.busy_cycles_6_2_0                1157                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_2_0
        ramulator.serving_requests_6_2_0                1200                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_2_0
ramulator.average_serving_requests_6_2_0            0.000337                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_2_0
           ramulator.active_cycles_6_2_1                 837                                      # Total active cycles for level _6_2_1
             ramulator.busy_cycles_6_2_1                 837                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_2_1
        ramulator.serving_requests_6_2_1                 867                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_2_1
ramulator.average_serving_requests_6_2_1            0.000243                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_2_1
             ramulator.active_cycles_6_3                2240                                      # Total active cycles for level _6_3
               ramulator.busy_cycles_6_3                2240                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_3
          ramulator.serving_requests_6_3                2653                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_3
  ramulator.average_serving_requests_6_3            0.000745                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_3
           ramulator.active_cycles_6_3_0                1216                                      # Total active cycles for level _6_3_0
             ramulator.busy_cycles_6_3_0                1216                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_3_0
        ramulator.serving_requests_6_3_0                1336                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_3_0
ramulator.average_serving_requests_6_3_0            0.000375                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_3_0
           ramulator.active_cycles_6_3_1                1305                                      # Total active cycles for level _6_3_1
             ramulator.busy_cycles_6_3_1                1305                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_3_1
        ramulator.serving_requests_6_3_1                1317                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_3_1
ramulator.average_serving_requests_6_3_1            0.000370                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
               ramulator.active_cycles_7                5095                                      # Total active cycles for level _7
                 ramulator.busy_cycles_7               78095                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7
            ramulator.serving_requests_7                8154                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7
    ramulator.average_serving_requests_7            0.002289                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7
             ramulator.active_cycles_7_0                1475                                      # Total active cycles for level _7_0
               ramulator.busy_cycles_7_0                1475                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_0
          ramulator.serving_requests_7_0                1647                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_0
  ramulator.average_serving_requests_7_0            0.000462                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_0
           ramulator.active_cycles_7_0_0                 701                                      # Total active cycles for level _7_0_0
             ramulator.busy_cycles_7_0_0                 701                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_0_0
        ramulator.serving_requests_7_0_0                 725                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_0_0
ramulator.average_serving_requests_7_0_0            0.000204                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_0_0
           ramulator.active_cycles_7_0_1                 842                                      # Total active cycles for level _7_0_1
             ramulator.busy_cycles_7_0_1                 842                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_0_1
        ramulator.serving_requests_7_0_1                 922                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_0_1
ramulator.average_serving_requests_7_0_1            0.000259                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_0_1
             ramulator.active_cycles_7_1                1898                                      # Total active cycles for level _7_1
               ramulator.busy_cycles_7_1                1898                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_1
          ramulator.serving_requests_7_1                1974                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_1
  ramulator.average_serving_requests_7_1            0.000554                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_1
           ramulator.active_cycles_7_1_0                1079                                      # Total active cycles for level _7_1_0
             ramulator.busy_cycles_7_1_0                1079                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_1_0
        ramulator.serving_requests_7_1_0                1094                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_1_0
ramulator.average_serving_requests_7_1_0            0.000307                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_1_0
           ramulator.active_cycles_7_1_1                 850                                      # Total active cycles for level _7_1_1
             ramulator.busy_cycles_7_1_1                 850                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_1_1
        ramulator.serving_requests_7_1_1                 880                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_1_1
ramulator.average_serving_requests_7_1_1            0.000247                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_1_1
             ramulator.active_cycles_7_2                1832                                      # Total active cycles for level _7_2
               ramulator.busy_cycles_7_2                1832                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_2
          ramulator.serving_requests_7_2                1929                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_2
  ramulator.average_serving_requests_7_2            0.000542                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_2
           ramulator.active_cycles_7_2_0                1148                                      # Total active cycles for level _7_2_0
             ramulator.busy_cycles_7_2_0                1148                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_2_0
        ramulator.serving_requests_7_2_0                1209                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_2_0
ramulator.average_serving_requests_7_2_0            0.000339                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_2_0
           ramulator.active_cycles_7_2_1                 686                                      # Total active cycles for level _7_2_1
             ramulator.busy_cycles_7_2_1                 686                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_2_1
        ramulator.serving_requests_7_2_1                 720                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_2_1
ramulator.average_serving_requests_7_2_1            0.000202                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_2_1
             ramulator.active_cycles_7_3                2281                                      # Total active cycles for level _7_3
               ramulator.busy_cycles_7_3                2281                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_3
          ramulator.serving_requests_7_3                2604                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_3
  ramulator.average_serving_requests_7_3            0.000731                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_3
           ramulator.active_cycles_7_3_0                1242                                      # Total active cycles for level _7_3_0
             ramulator.busy_cycles_7_3_0                1242                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_3_0
        ramulator.serving_requests_7_3_0                1377                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_3_0
ramulator.average_serving_requests_7_3_0            0.000387                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_3_0
           ramulator.active_cycles_7_3_1                1217                                      # Total active cycles for level _7_3_1
             ramulator.busy_cycles_7_3_1                1217                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_3_1
        ramulator.serving_requests_7_3_1                1227                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_3_1
ramulator.average_serving_requests_7_3_1            0.000344                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
               ramulator.active_cycles_8                7211                                      # Total active cycles for level _8
                 ramulator.busy_cycles_8               80211                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8
            ramulator.serving_requests_8               11807                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8
    ramulator.average_serving_requests_8            0.003315                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8
             ramulator.active_cycles_8_0                2116                                      # Total active cycles for level _8_0
               ramulator.busy_cycles_8_0                2116                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_0
          ramulator.serving_requests_8_0                2573                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_0
  ramulator.average_serving_requests_8_0            0.000722                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_0
           ramulator.active_cycles_8_0_0                1114                                      # Total active cycles for level _8_0_0
             ramulator.busy_cycles_8_0_0                1114                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_0_0
        ramulator.serving_requests_8_0_0                1158                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_0_0
ramulator.average_serving_requests_8_0_0            0.000325                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_0_0
           ramulator.active_cycles_8_0_1                1371                                      # Total active cycles for level _8_0_1
             ramulator.busy_cycles_8_0_1                1371                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_0_1
        ramulator.serving_requests_8_0_1                1415                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_0_1
ramulator.average_serving_requests_8_0_1            0.000397                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_0_1
             ramulator.active_cycles_8_1                2546                                      # Total active cycles for level _8_1
               ramulator.busy_cycles_8_1                2546                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_1
          ramulator.serving_requests_8_1                2714                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_1
  ramulator.average_serving_requests_8_1            0.000762                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_1
           ramulator.active_cycles_8_1_0                1310                                      # Total active cycles for level _8_1_0
             ramulator.busy_cycles_8_1_0                1310                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_1_0
        ramulator.serving_requests_8_1_0                1332                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_1_0
ramulator.average_serving_requests_8_1_0            0.000374                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_1_0
           ramulator.active_cycles_8_1_1                1360                                      # Total active cycles for level _8_1_1
             ramulator.busy_cycles_8_1_1                1360                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_1_1
        ramulator.serving_requests_8_1_1                1382                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_1_1
ramulator.average_serving_requests_8_1_1            0.000388                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_1_1
             ramulator.active_cycles_8_2                2739                                      # Total active cycles for level _8_2
               ramulator.busy_cycles_8_2                2739                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_2
          ramulator.serving_requests_8_2                3366                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_2
  ramulator.average_serving_requests_8_2            0.000945                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_2
           ramulator.active_cycles_8_2_0                1617                                      # Total active cycles for level _8_2_0
             ramulator.busy_cycles_8_2_0                1617                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_2_0
        ramulator.serving_requests_8_2_0                1709                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_2_0
ramulator.average_serving_requests_8_2_0            0.000480                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_2_0
           ramulator.active_cycles_8_2_1                1582                                      # Total active cycles for level _8_2_1
             ramulator.busy_cycles_8_2_1                1582                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_2_1
        ramulator.serving_requests_8_2_1                1657                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_2_1
ramulator.average_serving_requests_8_2_1            0.000465                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_2_1
             ramulator.active_cycles_8_3                2770                                      # Total active cycles for level _8_3
               ramulator.busy_cycles_8_3                2770                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_3
          ramulator.serving_requests_8_3                3154                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_3
  ramulator.average_serving_requests_8_3            0.000886                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_3
           ramulator.active_cycles_8_3_0                1580                                      # Total active cycles for level _8_3_0
             ramulator.busy_cycles_8_3_0                1580                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_3_0
        ramulator.serving_requests_8_3_0                1706                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_3_0
ramulator.average_serving_requests_8_3_0            0.000479                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_3_0
           ramulator.active_cycles_8_3_1                1436                                      # Total active cycles for level _8_3_1
             ramulator.busy_cycles_8_3_1                1436                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_3_1
        ramulator.serving_requests_8_3_1                1448                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_3_1
ramulator.average_serving_requests_8_3_1            0.000407                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
               ramulator.active_cycles_9                8202                                      # Total active cycles for level _9
                 ramulator.busy_cycles_9               81002                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9
            ramulator.serving_requests_9               12449                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9
    ramulator.average_serving_requests_9            0.003495                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9
             ramulator.active_cycles_9_0                2409                                      # Total active cycles for level _9_0
               ramulator.busy_cycles_9_0                2409                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_0
          ramulator.serving_requests_9_0                2656                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_0
  ramulator.average_serving_requests_9_0            0.000746                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_0
           ramulator.active_cycles_9_0_0                1377                                      # Total active cycles for level _9_0_0
             ramulator.busy_cycles_9_0_0                1377                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_0_0
        ramulator.serving_requests_9_0_0                1529                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_0_0
ramulator.average_serving_requests_9_0_0            0.000429                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_0_0
           ramulator.active_cycles_9_0_1                1097                                      # Total active cycles for level _9_0_1
             ramulator.busy_cycles_9_0_1                1097                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_0_1
        ramulator.serving_requests_9_0_1                1127                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_0_1
ramulator.average_serving_requests_9_0_1            0.000316                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_0_1
             ramulator.active_cycles_9_1                2755                                      # Total active cycles for level _9_1
               ramulator.busy_cycles_9_1                2755                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_1
          ramulator.serving_requests_9_1                2831                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_1
  ramulator.average_serving_requests_9_1            0.000795                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_1
           ramulator.active_cycles_9_1_0                1570                                      # Total active cycles for level _9_1_0
             ramulator.busy_cycles_9_1_0                1570                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_1_0
        ramulator.serving_requests_9_1_0                1636                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_1_0
ramulator.average_serving_requests_9_1_0            0.000459                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_1_0
           ramulator.active_cycles_9_1_1                1185                                      # Total active cycles for level _9_1_1
             ramulator.busy_cycles_9_1_1                1185                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_1_1
        ramulator.serving_requests_9_1_1                1195                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_1_1
ramulator.average_serving_requests_9_1_1            0.000336                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_1_1
             ramulator.active_cycles_9_2                3045                                      # Total active cycles for level _9_2
               ramulator.busy_cycles_9_2                3045                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_2
          ramulator.serving_requests_9_2                3237                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_2
  ramulator.average_serving_requests_9_2            0.000909                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_2
           ramulator.active_cycles_9_2_0                1817                                      # Total active cycles for level _9_2_0
             ramulator.busy_cycles_9_2_0                1817                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_2_0
        ramulator.serving_requests_9_2_0                1901                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_2_0
ramulator.average_serving_requests_9_2_0            0.000534                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_2_0
           ramulator.active_cycles_9_2_1                1307                                      # Total active cycles for level _9_2_1
             ramulator.busy_cycles_9_2_1                1307                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_2_1
        ramulator.serving_requests_9_2_1                1336                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_2_1
ramulator.average_serving_requests_9_2_1            0.000375                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_2_1
             ramulator.active_cycles_9_3                3394                                      # Total active cycles for level _9_3
               ramulator.busy_cycles_9_3                3394                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_3
          ramulator.serving_requests_9_3                3725                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_3
  ramulator.average_serving_requests_9_3            0.001046                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_3
           ramulator.active_cycles_9_3_0                2108                                      # Total active cycles for level _9_3_0
             ramulator.busy_cycles_9_3_0                2108                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_3_0
        ramulator.serving_requests_9_3_0                2324                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_3_0
ramulator.average_serving_requests_9_3_0            0.000652                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_3_0
           ramulator.active_cycles_9_3_1                1389                                      # Total active cycles for level _9_3_1
             ramulator.busy_cycles_9_3_1                1389                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_3_1
        ramulator.serving_requests_9_3_1                1401                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_3_1
ramulator.average_serving_requests_9_3_1            0.000393                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_10                5894                                      # Total active cycles for level _10
                ramulator.busy_cycles_10               78694                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10
           ramulator.serving_requests_10               10478                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10
   ramulator.average_serving_requests_10            0.002942                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10
            ramulator.active_cycles_10_0                1901                                      # Total active cycles for level _10_0
              ramulator.busy_cycles_10_0                1901                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_0
         ramulator.serving_requests_10_0                2152                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_0
 ramulator.average_serving_requests_10_0            0.000604                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_0
          ramulator.active_cycles_10_0_0                1260                                      # Total active cycles for level _10_0_0
            ramulator.busy_cycles_10_0_0                1260                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_0_0
       ramulator.serving_requests_10_0_0                1355                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_0_0
ramulator.average_serving_requests_10_0_0            0.000380                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_0_0
          ramulator.active_cycles_10_0_1                 767                                      # Total active cycles for level _10_0_1
            ramulator.busy_cycles_10_0_1                 767                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_0_1
       ramulator.serving_requests_10_0_1                 797                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_0_1
ramulator.average_serving_requests_10_0_1            0.000224                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_0_1
            ramulator.active_cycles_10_1                2166                                      # Total active cycles for level _10_1
              ramulator.busy_cycles_10_1                2166                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_1
         ramulator.serving_requests_10_1                2289                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_1
 ramulator.average_serving_requests_10_1            0.000643                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_1
          ramulator.active_cycles_10_1_0                1433                                      # Total active cycles for level _10_1_0
            ramulator.busy_cycles_10_1_0                1433                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_1_0
       ramulator.serving_requests_10_1_0                1473                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_1_0
ramulator.average_serving_requests_10_1_0            0.000414                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_1_0
          ramulator.active_cycles_10_1_1                 804                                      # Total active cycles for level _10_1_1
            ramulator.busy_cycles_10_1_1                 804                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_1_1
       ramulator.serving_requests_10_1_1                 816                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_1_1
ramulator.average_serving_requests_10_1_1            0.000229                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_1_1
            ramulator.active_cycles_10_2                2642                                      # Total active cycles for level _10_2
              ramulator.busy_cycles_10_2                2642                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_2
         ramulator.serving_requests_10_2                2947                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_2
 ramulator.average_serving_requests_10_2            0.000827                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_2
          ramulator.active_cycles_10_2_0                2063                                      # Total active cycles for level _10_2_0
            ramulator.busy_cycles_10_2_0                2063                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_2_0
       ramulator.serving_requests_10_2_0                2161                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_2_0
ramulator.average_serving_requests_10_2_0            0.000607                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_2_0
          ramulator.active_cycles_10_2_1                 753                                      # Total active cycles for level _10_2_1
            ramulator.busy_cycles_10_2_1                 753                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_2_1
       ramulator.serving_requests_10_2_1                 786                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_2_1
ramulator.average_serving_requests_10_2_1            0.000221                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_2_1
            ramulator.active_cycles_10_3                2597                                      # Total active cycles for level _10_3
              ramulator.busy_cycles_10_3                2597                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_3
         ramulator.serving_requests_10_3                3090                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_3
 ramulator.average_serving_requests_10_3            0.000868                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_3
          ramulator.active_cycles_10_3_0                1875                                      # Total active cycles for level _10_3_0
            ramulator.busy_cycles_10_3_0                1875                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_3_0
       ramulator.serving_requests_10_3_0                2059                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_3_0
ramulator.average_serving_requests_10_3_0            0.000578                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_3_0
          ramulator.active_cycles_10_3_1                1019                                      # Total active cycles for level _10_3_1
            ramulator.busy_cycles_10_3_1                1019                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_3_1
       ramulator.serving_requests_10_3_1                1031                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_3_1
ramulator.average_serving_requests_10_3_1            0.000289                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_11                7529                                      # Total active cycles for level _11
                ramulator.busy_cycles_11               80329                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11
           ramulator.serving_requests_11               14005                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11
   ramulator.average_serving_requests_11            0.003932                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11
            ramulator.active_cycles_11_0                2593                                      # Total active cycles for level _11_0
              ramulator.busy_cycles_11_0                2593                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_0
         ramulator.serving_requests_11_0                2986                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_0
 ramulator.average_serving_requests_11_0            0.000838                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_0
          ramulator.active_cycles_11_0_0                1034                                      # Total active cycles for level _11_0_0
            ramulator.busy_cycles_11_0_0                1034                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_0_0
       ramulator.serving_requests_11_0_0                1089                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_0_0
ramulator.average_serving_requests_11_0_0            0.000306                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_0_0
          ramulator.active_cycles_11_0_1                1806                                      # Total active cycles for level _11_0_1
            ramulator.busy_cycles_11_0_1                1806                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_0_1
       ramulator.serving_requests_11_0_1                1897                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_0_1
ramulator.average_serving_requests_11_0_1            0.000533                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_0_1
            ramulator.active_cycles_11_1                2974                                      # Total active cycles for level _11_1
              ramulator.busy_cycles_11_1                2974                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_1
         ramulator.serving_requests_11_1                3238                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_1
 ramulator.average_serving_requests_11_1            0.000909                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_1
          ramulator.active_cycles_11_1_0                1350                                      # Total active cycles for level _11_1_0
            ramulator.busy_cycles_11_1_0                1350                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_1_0
       ramulator.serving_requests_11_1_0                1379                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_1_0
ramulator.average_serving_requests_11_1_0            0.000387                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_1_0
          ramulator.active_cycles_11_1_1                1816                                      # Total active cycles for level _11_1_1
            ramulator.busy_cycles_11_1_1                1816                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_1_1
       ramulator.serving_requests_11_1_1                1859                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_1_1
ramulator.average_serving_requests_11_1_1            0.000522                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_1_1
            ramulator.active_cycles_11_2                2825                                      # Total active cycles for level _11_2
              ramulator.busy_cycles_11_2                2825                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_2
         ramulator.serving_requests_11_2                3511                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_2
 ramulator.average_serving_requests_11_2            0.000986                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_2
          ramulator.active_cycles_11_2_0                1555                                      # Total active cycles for level _11_2_0
            ramulator.busy_cycles_11_2_0                1555                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_2_0
       ramulator.serving_requests_11_2_0                1598                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_2_0
ramulator.average_serving_requests_11_2_0            0.000449                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_2_0
          ramulator.active_cycles_11_2_1                1783                                      # Total active cycles for level _11_2_1
            ramulator.busy_cycles_11_2_1                1783                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_2_1
       ramulator.serving_requests_11_2_1                1913                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_2_1
ramulator.average_serving_requests_11_2_1            0.000537                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_2_1
            ramulator.active_cycles_11_3                3210                                      # Total active cycles for level _11_3
              ramulator.busy_cycles_11_3                3210                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_3
         ramulator.serving_requests_11_3                4270                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_3
 ramulator.average_serving_requests_11_3            0.001199                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_3
          ramulator.active_cycles_11_3_0                1924                                      # Total active cycles for level _11_3_0
            ramulator.busy_cycles_11_3_0                1924                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_3_0
       ramulator.serving_requests_11_3_0                2069                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_3_0
ramulator.average_serving_requests_11_3_0            0.000581                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_3_0
          ramulator.active_cycles_11_3_1                2096                                      # Total active cycles for level _11_3_1
            ramulator.busy_cycles_11_3_1                2096                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_3_1
       ramulator.serving_requests_11_3_1                2201                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_3_1
ramulator.average_serving_requests_11_3_1            0.000618                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_12                8772                                      # Total active cycles for level _12
                ramulator.busy_cycles_12               81572                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12
           ramulator.serving_requests_12               13248                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12
   ramulator.average_serving_requests_12            0.003719                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12
            ramulator.active_cycles_12_0                2629                                      # Total active cycles for level _12_0
              ramulator.busy_cycles_12_0                2629                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_0
         ramulator.serving_requests_12_0                2958                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_0
 ramulator.average_serving_requests_12_0            0.000830                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_0
          ramulator.active_cycles_12_0_0                1615                                      # Total active cycles for level _12_0_0
            ramulator.busy_cycles_12_0_0                1615                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_0_0
       ramulator.serving_requests_12_0_0                1669                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_0_0
ramulator.average_serving_requests_12_0_0            0.000469                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_0_0
          ramulator.active_cycles_12_0_1                1259                                      # Total active cycles for level _12_0_1
            ramulator.busy_cycles_12_0_1                1259                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_0_1
       ramulator.serving_requests_12_0_1                1289                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_0_1
ramulator.average_serving_requests_12_0_1            0.000362                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_0_1
            ramulator.active_cycles_12_1                2732                                      # Total active cycles for level _12_1
              ramulator.busy_cycles_12_1                2732                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_1
         ramulator.serving_requests_12_1                2978                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_1
 ramulator.average_serving_requests_12_1            0.000836                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_1
          ramulator.active_cycles_12_1_0                1323                                      # Total active cycles for level _12_1_0
            ramulator.busy_cycles_12_1_0                1323                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_1_0
       ramulator.serving_requests_12_1_0                1323                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_1_0
ramulator.average_serving_requests_12_1_0            0.000371                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_1_0
          ramulator.active_cycles_12_1_1                1583                                      # Total active cycles for level _12_1_1
            ramulator.busy_cycles_12_1_1                1583                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_1_1
       ramulator.serving_requests_12_1_1                1655                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_1_1
ramulator.average_serving_requests_12_1_1            0.000465                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_1_1
            ramulator.active_cycles_12_2                3281                                      # Total active cycles for level _12_2
              ramulator.busy_cycles_12_2                3281                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_2
         ramulator.serving_requests_12_2                3712                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_2
 ramulator.average_serving_requests_12_2            0.001042                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_2
          ramulator.active_cycles_12_2_0                2056                                      # Total active cycles for level _12_2_0
            ramulator.busy_cycles_12_2_0                2056                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_2_0
       ramulator.serving_requests_12_2_0                2120                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_2_0
ramulator.average_serving_requests_12_2_0            0.000595                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_2_0
          ramulator.active_cycles_12_2_1                1560                                      # Total active cycles for level _12_2_1
            ramulator.busy_cycles_12_2_1                1560                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_2_1
       ramulator.serving_requests_12_2_1                1592                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_2_1
ramulator.average_serving_requests_12_2_1            0.000447                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_2_1
            ramulator.active_cycles_12_3                3228                                      # Total active cycles for level _12_3
              ramulator.busy_cycles_12_3                3228                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_3
         ramulator.serving_requests_12_3                3600                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_3
 ramulator.average_serving_requests_12_3            0.001011                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_3
          ramulator.active_cycles_12_3_0                1791                                      # Total active cycles for level _12_3_0
            ramulator.busy_cycles_12_3_0                1791                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_3_0
       ramulator.serving_requests_12_3_0                1888                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_3_0
ramulator.average_serving_requests_12_3_0            0.000530                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_3_0
          ramulator.active_cycles_12_3_1                1664                                      # Total active cycles for level _12_3_1
            ramulator.busy_cycles_12_3_1                1664                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_3_1
       ramulator.serving_requests_12_3_1                1712                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_3_1
ramulator.average_serving_requests_12_3_1            0.000481                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_13                7147                                      # Total active cycles for level _13
                ramulator.busy_cycles_13               79947                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13
           ramulator.serving_requests_13               12946                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13
   ramulator.average_serving_requests_13            0.003635                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13
            ramulator.active_cycles_13_0                2419                                      # Total active cycles for level _13_0
              ramulator.busy_cycles_13_0                2419                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_0
         ramulator.serving_requests_13_0                2746                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_0
 ramulator.average_serving_requests_13_0            0.000771                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_0
          ramulator.active_cycles_13_0_0                 959                                      # Total active cycles for level _13_0_0
            ramulator.busy_cycles_13_0_0                 959                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_0_0
       ramulator.serving_requests_13_0_0                 983                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_0_0
ramulator.average_serving_requests_13_0_0            0.000276                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_0_0
          ramulator.active_cycles_13_0_1                1693                                      # Total active cycles for level _13_0_1
            ramulator.busy_cycles_13_0_1                1693                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_0_1
       ramulator.serving_requests_13_0_1                1763                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_0_1
ramulator.average_serving_requests_13_0_1            0.000495                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_0_1
            ramulator.active_cycles_13_1                2758                                      # Total active cycles for level _13_1
              ramulator.busy_cycles_13_1                2758                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_1
         ramulator.serving_requests_13_1                3036                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_1
 ramulator.average_serving_requests_13_1            0.000852                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_1
          ramulator.active_cycles_13_1_0                1293                                      # Total active cycles for level _13_1_0
            ramulator.busy_cycles_13_1_0                1293                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_1_0
       ramulator.serving_requests_13_1_0                1309                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_1_0
ramulator.average_serving_requests_13_1_0            0.000368                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_1_0
          ramulator.active_cycles_13_1_1                1654                                      # Total active cycles for level _13_1_1
            ramulator.busy_cycles_13_1_1                1654                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_1_1
       ramulator.serving_requests_13_1_1                1727                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_1_1
ramulator.average_serving_requests_13_1_1            0.000485                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_1_1
            ramulator.active_cycles_13_2                2712                                      # Total active cycles for level _13_2
              ramulator.busy_cycles_13_2                2712                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_2
         ramulator.serving_requests_13_2                3420                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_2
 ramulator.average_serving_requests_13_2            0.000960                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_2
          ramulator.active_cycles_13_2_0                1481                                      # Total active cycles for level _13_2_0
            ramulator.busy_cycles_13_2_0                1481                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_2_0
       ramulator.serving_requests_13_2_0                1549                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_2_0
ramulator.average_serving_requests_13_2_0            0.000435                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_2_0
          ramulator.active_cycles_13_2_1                1785                                      # Total active cycles for level _13_2_1
            ramulator.busy_cycles_13_2_1                1785                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_2_1
       ramulator.serving_requests_13_2_1                1871                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_2_1
ramulator.average_serving_requests_13_2_1            0.000525                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_2_1
            ramulator.active_cycles_13_3                3153                                      # Total active cycles for level _13_3
              ramulator.busy_cycles_13_3                3153                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_3
         ramulator.serving_requests_13_3                3744                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_3
 ramulator.average_serving_requests_13_3            0.001051                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_3
          ramulator.active_cycles_13_3_0                1234                                      # Total active cycles for level _13_3_0
            ramulator.busy_cycles_13_3_0                1234                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_3_0
       ramulator.serving_requests_13_3_0                1347                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_3_0
ramulator.average_serving_requests_13_3_0            0.000378                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_3_0
          ramulator.active_cycles_13_3_1                2248                                      # Total active cycles for level _13_3_1
            ramulator.busy_cycles_13_3_1                2248                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_3_1
       ramulator.serving_requests_13_3_1                2397                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_3_1
ramulator.average_serving_requests_13_3_1            0.000673                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_14                5974                                      # Total active cycles for level _14
                ramulator.busy_cycles_14               78974                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14
           ramulator.serving_requests_14                9406                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14
   ramulator.average_serving_requests_14            0.002641                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14
            ramulator.active_cycles_14_0                1792                                      # Total active cycles for level _14_0
              ramulator.busy_cycles_14_0                1792                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_0
         ramulator.serving_requests_14_0                1887                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_0
 ramulator.average_serving_requests_14_0            0.000530                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_0
          ramulator.active_cycles_14_0_0                 483                                      # Total active cycles for level _14_0_0
            ramulator.busy_cycles_14_0_0                 483                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_0_0
       ramulator.serving_requests_14_0_0                 483                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_0_0
ramulator.average_serving_requests_14_0_0            0.000136                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_0_0
          ramulator.active_cycles_14_0_1                1309                                      # Total active cycles for level _14_0_1
            ramulator.busy_cycles_14_0_1                1309                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_0_1
       ramulator.serving_requests_14_0_1                1404                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_0_1
ramulator.average_serving_requests_14_0_1            0.000394                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_0_1
            ramulator.active_cycles_14_1                2321                                      # Total active cycles for level _14_1
              ramulator.busy_cycles_14_1                2321                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_1
         ramulator.serving_requests_14_1                2429                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_1
 ramulator.average_serving_requests_14_1            0.000682                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_1
          ramulator.active_cycles_14_1_0                 710                                      # Total active cycles for level _14_1_0
            ramulator.busy_cycles_14_1_0                 710                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_1_0
       ramulator.serving_requests_14_1_0                 720                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_1_0
ramulator.average_serving_requests_14_1_0            0.000202                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_1_0
          ramulator.active_cycles_14_1_1                1611                                      # Total active cycles for level _14_1_1
            ramulator.busy_cycles_14_1_1                1611                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_1_1
       ramulator.serving_requests_14_1_1                1709                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_1_1
ramulator.average_serving_requests_14_1_1            0.000480                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_1_1
            ramulator.active_cycles_14_2                2178                                      # Total active cycles for level _14_2
              ramulator.busy_cycles_14_2                2178                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_2
         ramulator.serving_requests_14_2                2333                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_2
 ramulator.average_serving_requests_14_2            0.000655                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_2
          ramulator.active_cycles_14_2_0                 729                                      # Total active cycles for level _14_2_0
            ramulator.busy_cycles_14_2_0                 729                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_2_0
       ramulator.serving_requests_14_2_0                 731                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_2_0
ramulator.average_serving_requests_14_2_0            0.000205                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_2_0
          ramulator.active_cycles_14_2_1                1496                                      # Total active cycles for level _14_2_1
            ramulator.busy_cycles_14_2_1                1496                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_2_1
       ramulator.serving_requests_14_2_1                1602                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_2_1
ramulator.average_serving_requests_14_2_1            0.000450                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_2_1
            ramulator.active_cycles_14_3                2549                                      # Total active cycles for level _14_3
              ramulator.busy_cycles_14_3                2549                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_3
         ramulator.serving_requests_14_3                2757                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_3
 ramulator.average_serving_requests_14_3            0.000774                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_3
          ramulator.active_cycles_14_3_0                 797                                      # Total active cycles for level _14_3_0
            ramulator.busy_cycles_14_3_0                 797                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_3_0
       ramulator.serving_requests_14_3_0                 851                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_3_0
ramulator.average_serving_requests_14_3_0            0.000239                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_3_0
          ramulator.active_cycles_14_3_1                1796                                      # Total active cycles for level _14_3_1
            ramulator.busy_cycles_14_3_1                1796                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_3_1
       ramulator.serving_requests_14_3_1                1906                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_3_1
ramulator.average_serving_requests_14_3_1            0.000535                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_15                5775                                      # Total active cycles for level _15
                ramulator.busy_cycles_15               78775                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15
           ramulator.serving_requests_15               10556                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15
   ramulator.average_serving_requests_15            0.002964                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15
            ramulator.active_cycles_15_0                1746                                      # Total active cycles for level _15_0
              ramulator.busy_cycles_15_0                1746                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_0
         ramulator.serving_requests_15_0                1909                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_0
 ramulator.average_serving_requests_15_0            0.000536                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_0
          ramulator.active_cycles_15_0_0                 567                                      # Total active cycles for level _15_0_0
            ramulator.busy_cycles_15_0_0                 567                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_0_0
       ramulator.serving_requests_15_0_0                 567                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_0_0
ramulator.average_serving_requests_15_0_0            0.000159                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_0_0
          ramulator.active_cycles_15_0_1                1270                                      # Total active cycles for level _15_0_1
            ramulator.busy_cycles_15_0_1                1270                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_0_1
       ramulator.serving_requests_15_0_1                1342                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_0_1
ramulator.average_serving_requests_15_0_1            0.000377                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_0_1
            ramulator.active_cycles_15_1                2431                                      # Total active cycles for level _15_1
              ramulator.busy_cycles_15_1                2431                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_1
         ramulator.serving_requests_15_1                2874                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_1
 ramulator.average_serving_requests_15_1            0.000807                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_1
          ramulator.active_cycles_15_1_0                1103                                      # Total active cycles for level _15_1_0
            ramulator.busy_cycles_15_1_0                1103                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_1_0
       ramulator.serving_requests_15_1_0                1150                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_1_0
ramulator.average_serving_requests_15_1_0            0.000323                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_1_0
          ramulator.active_cycles_15_1_1                1630                                      # Total active cycles for level _15_1_1
            ramulator.busy_cycles_15_1_1                1630                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_1_1
       ramulator.serving_requests_15_1_1                1724                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_1_1
ramulator.average_serving_requests_15_1_1            0.000484                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_1_1
            ramulator.active_cycles_15_2                2254                                      # Total active cycles for level _15_2
              ramulator.busy_cycles_15_2                2254                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_2
         ramulator.serving_requests_15_2                2692                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_2
 ramulator.average_serving_requests_15_2            0.000756                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_2
          ramulator.active_cycles_15_2_0                 951                                      # Total active cycles for level _15_2_0
            ramulator.busy_cycles_15_2_0                 951                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_2_0
       ramulator.serving_requests_15_2_0                 970                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_2_0
ramulator.average_serving_requests_15_2_0            0.000272                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_2_0
          ramulator.active_cycles_15_2_1                1568                                      # Total active cycles for level _15_2_1
            ramulator.busy_cycles_15_2_1                1568                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_2_1
       ramulator.serving_requests_15_2_1                1722                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_2_1
ramulator.average_serving_requests_15_2_1            0.000483                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_2_1
            ramulator.active_cycles_15_3                2672                                      # Total active cycles for level _15_3
              ramulator.busy_cycles_15_3                2672                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_3
         ramulator.serving_requests_15_3                3081                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_3
 ramulator.average_serving_requests_15_3            0.000865                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_3
          ramulator.active_cycles_15_3_0                1092                                      # Total active cycles for level _15_3_0
            ramulator.busy_cycles_15_3_0                1092                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_3_0
       ramulator.serving_requests_15_3_0                1154                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_3_0
ramulator.average_serving_requests_15_3_0            0.000324                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_3_0
          ramulator.active_cycles_15_3_1                1801                                      # Total active cycles for level _15_3_1
            ramulator.busy_cycles_15_3_1                1801                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_3_1
       ramulator.serving_requests_15_3_1                1927                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_3_1
ramulator.average_serving_requests_15_3_1            0.000541                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_16                6537                                      # Total active cycles for level _16
                ramulator.busy_cycles_16               79537                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16
           ramulator.serving_requests_16               14649                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16
   ramulator.average_serving_requests_16            0.004113                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16
            ramulator.active_cycles_16_0                2317                                      # Total active cycles for level _16_0
              ramulator.busy_cycles_16_0                2317                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_0
         ramulator.serving_requests_16_0                2526                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_0
 ramulator.average_serving_requests_16_0            0.000709                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_0
          ramulator.active_cycles_16_0_0                 845                                      # Total active cycles for level _16_0_0
            ramulator.busy_cycles_16_0_0                 845                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_0_0
       ramulator.serving_requests_16_0_0                 845                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_0_0
ramulator.average_serving_requests_16_0_0            0.000237                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_0_0
          ramulator.active_cycles_16_0_1                1532                                      # Total active cycles for level _16_0_1
            ramulator.busy_cycles_16_0_1                1532                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_0_1
       ramulator.serving_requests_16_0_1                1681                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_0_1
ramulator.average_serving_requests_16_0_1            0.000472                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_0_1
            ramulator.active_cycles_16_1                3293                                      # Total active cycles for level _16_1
              ramulator.busy_cycles_16_1                3293                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_1
         ramulator.serving_requests_16_1                4260                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_1
 ramulator.average_serving_requests_16_1            0.001196                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_1
          ramulator.active_cycles_16_1_0                2250                                      # Total active cycles for level _16_1_0
            ramulator.busy_cycles_16_1_0                2250                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_1_0
       ramulator.serving_requests_16_1_0                2424                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_1_0
ramulator.average_serving_requests_16_1_0            0.000681                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_1_0
          ramulator.active_cycles_16_1_1                1735                                      # Total active cycles for level _16_1_1
            ramulator.busy_cycles_16_1_1                1735                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_1_1
       ramulator.serving_requests_16_1_1                1836                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_1_1
ramulator.average_serving_requests_16_1_1            0.000515                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_1_1
            ramulator.active_cycles_16_2                3030                                      # Total active cycles for level _16_2
              ramulator.busy_cycles_16_2                3030                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_2
         ramulator.serving_requests_16_2                3860                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_2
 ramulator.average_serving_requests_16_2            0.001084                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_2
          ramulator.active_cycles_16_2_0                1844                                      # Total active cycles for level _16_2_0
            ramulator.busy_cycles_16_2_0                1844                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_2_0
       ramulator.serving_requests_16_2_0                1914                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_2_0
ramulator.average_serving_requests_16_2_0            0.000537                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_2_0
          ramulator.active_cycles_16_2_1                1735                                      # Total active cycles for level _16_2_1
            ramulator.busy_cycles_16_2_1                1735                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_2_1
       ramulator.serving_requests_16_2_1                1946                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_2_1
ramulator.average_serving_requests_16_2_1            0.000546                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_2_1
            ramulator.active_cycles_16_3                3376                                      # Total active cycles for level _16_3
              ramulator.busy_cycles_16_3                3376                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_3
         ramulator.serving_requests_16_3                4003                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_3
 ramulator.average_serving_requests_16_3            0.001124                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_3
          ramulator.active_cycles_16_3_0                1647                                      # Total active cycles for level _16_3_0
            ramulator.busy_cycles_16_3_0                1647                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_3_0
       ramulator.serving_requests_16_3_0                1749                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_3_0
ramulator.average_serving_requests_16_3_0            0.000491                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_3_0
          ramulator.active_cycles_16_3_1                2131                                      # Total active cycles for level _16_3_1
            ramulator.busy_cycles_16_3_1                2131                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_3_1
       ramulator.serving_requests_16_3_1                2254                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_3_1
ramulator.average_serving_requests_16_3_1            0.000633                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_17                5707                                      # Total active cycles for level _17
                ramulator.busy_cycles_17               78707                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17
           ramulator.serving_requests_17                8861                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17
   ramulator.average_serving_requests_17            0.002488                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17
            ramulator.active_cycles_17_0                1449                                      # Total active cycles for level _17_0
              ramulator.busy_cycles_17_0                1449                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_0
         ramulator.serving_requests_17_0                1493                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_0
 ramulator.average_serving_requests_17_0            0.000419                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_0
          ramulator.active_cycles_17_0_0                 627                                      # Total active cycles for level _17_0_0
            ramulator.busy_cycles_17_0_0                 627                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_0_0
       ramulator.serving_requests_17_0_0                 627                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_0_0
ramulator.average_serving_requests_17_0_0            0.000176                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_0_0
          ramulator.active_cycles_17_0_1                 822                                      # Total active cycles for level _17_0_1
            ramulator.busy_cycles_17_0_1                 822                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_0_1
       ramulator.serving_requests_17_0_1                 866                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_0_1
ramulator.average_serving_requests_17_0_1            0.000243                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_0_1
            ramulator.active_cycles_17_1                2523                                      # Total active cycles for level _17_1
              ramulator.busy_cycles_17_1                2523                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_1
         ramulator.serving_requests_17_1                2650                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_1
 ramulator.average_serving_requests_17_1            0.000744                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_1
          ramulator.active_cycles_17_1_0                1240                                      # Total active cycles for level _17_1_0
            ramulator.busy_cycles_17_1_0                1240                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_1_0
       ramulator.serving_requests_17_1_0                1285                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_1_0
ramulator.average_serving_requests_17_1_0            0.000361                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_1_0
          ramulator.active_cycles_17_1_1                1335                                      # Total active cycles for level _17_1_1
            ramulator.busy_cycles_17_1_1                1335                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_1_1
       ramulator.serving_requests_17_1_1                1365                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_1_1
ramulator.average_serving_requests_17_1_1            0.000383                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_1_1
            ramulator.active_cycles_17_2                1899                                      # Total active cycles for level _17_2
              ramulator.busy_cycles_17_2                1899                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_2
         ramulator.serving_requests_17_2                2168                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_2
 ramulator.average_serving_requests_17_2            0.000609                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_2
          ramulator.active_cycles_17_2_0                1079                                      # Total active cycles for level _17_2_0
            ramulator.busy_cycles_17_2_0                1079                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_2_0
       ramulator.serving_requests_17_2_0                1108                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_2_0
ramulator.average_serving_requests_17_2_0            0.000311                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_2_0
          ramulator.active_cycles_17_2_1                1030                                      # Total active cycles for level _17_2_1
            ramulator.busy_cycles_17_2_1                1030                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_2_1
       ramulator.serving_requests_17_2_1                1060                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_2_1
ramulator.average_serving_requests_17_2_1            0.000298                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_2_1
            ramulator.active_cycles_17_3                2390                                      # Total active cycles for level _17_3
              ramulator.busy_cycles_17_3                2390                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_3
         ramulator.serving_requests_17_3                2550                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_3
 ramulator.average_serving_requests_17_3            0.000716                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_3
          ramulator.active_cycles_17_3_0                 941                                      # Total active cycles for level _17_3_0
            ramulator.busy_cycles_17_3_0                 941                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_3_0
       ramulator.serving_requests_17_3_0                1021                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_3_0
ramulator.average_serving_requests_17_3_0            0.000287                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_3_0
          ramulator.active_cycles_17_3_1                1475                                      # Total active cycles for level _17_3_1
            ramulator.busy_cycles_17_3_1                1475                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_3_1
       ramulator.serving_requests_17_3_1                1529                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_3_1
ramulator.average_serving_requests_17_3_1            0.000429                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_18                6969                                      # Total active cycles for level _18
                ramulator.busy_cycles_18               79969                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18
           ramulator.serving_requests_18               10592                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18
   ramulator.average_serving_requests_18            0.002974                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18
            ramulator.active_cycles_18_0                1881                                      # Total active cycles for level _18_0
              ramulator.busy_cycles_18_0                1881                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_0
         ramulator.serving_requests_18_0                2040                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_0
 ramulator.average_serving_requests_18_0            0.000573                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_0
          ramulator.active_cycles_18_0_0                 816                                      # Total active cycles for level _18_0_0
            ramulator.busy_cycles_18_0_0                 816                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_0_0
       ramulator.serving_requests_18_0_0                 850                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_0_0
ramulator.average_serving_requests_18_0_0            0.000239                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_0_0
          ramulator.active_cycles_18_0_1                1140                                      # Total active cycles for level _18_0_1
            ramulator.busy_cycles_18_0_1                1140                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_0_1
       ramulator.serving_requests_18_0_1                1190                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_0_1
ramulator.average_serving_requests_18_0_1            0.000334                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_0_1
            ramulator.active_cycles_18_1                2616                                      # Total active cycles for level _18_1
              ramulator.busy_cycles_18_1                2616                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_1
         ramulator.serving_requests_18_1                2783                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_1
 ramulator.average_serving_requests_18_1            0.000781                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_1
          ramulator.active_cycles_18_1_0                1243                                      # Total active cycles for level _18_1_0
            ramulator.busy_cycles_18_1_0                1243                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_1_0
       ramulator.serving_requests_18_1_0                1286                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_1_0
ramulator.average_serving_requests_18_1_0            0.000361                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_1_0
          ramulator.active_cycles_18_1_1                1422                                      # Total active cycles for level _18_1_1
            ramulator.busy_cycles_18_1_1                1422                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_1_1
       ramulator.serving_requests_18_1_1                1497                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_1_1
ramulator.average_serving_requests_18_1_1            0.000420                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_1_1
            ramulator.active_cycles_18_2                2137                                      # Total active cycles for level _18_2
              ramulator.busy_cycles_18_2                2137                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_2
         ramulator.serving_requests_18_2                2251                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_2
 ramulator.average_serving_requests_18_2            0.000632                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_2
          ramulator.active_cycles_18_2_0                1114                                      # Total active cycles for level _18_2_0
            ramulator.busy_cycles_18_2_0                1114                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_2_0
       ramulator.serving_requests_18_2_0                1139                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_2_0
ramulator.average_serving_requests_18_2_0            0.000320                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_2_0
          ramulator.active_cycles_18_2_1                1084                                      # Total active cycles for level _18_2_1
            ramulator.busy_cycles_18_2_1                1084                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_2_1
       ramulator.serving_requests_18_2_1                1112                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_2_1
ramulator.average_serving_requests_18_2_1            0.000312                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_2_1
            ramulator.active_cycles_18_3                3288                                      # Total active cycles for level _18_3
              ramulator.busy_cycles_18_3                3288                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_3
         ramulator.serving_requests_18_3                3518                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_3
 ramulator.average_serving_requests_18_3            0.000988                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_3
          ramulator.active_cycles_18_3_0                1628                                      # Total active cycles for level _18_3_0
            ramulator.busy_cycles_18_3_0                1628                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_3_0
       ramulator.serving_requests_18_3_0                1732                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_3_0
ramulator.average_serving_requests_18_3_0            0.000486                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_3_0
          ramulator.active_cycles_18_3_1                1724                                      # Total active cycles for level _18_3_1
            ramulator.busy_cycles_18_3_1                1724                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_3_1
       ramulator.serving_requests_18_3_1                1786                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_3_1
ramulator.average_serving_requests_18_3_1            0.000501                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_19                6527                                      # Total active cycles for level _19
                ramulator.busy_cycles_19               79527                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19
           ramulator.serving_requests_19                8868                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19
   ramulator.average_serving_requests_19            0.002490                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19
            ramulator.active_cycles_19_0                1468                                      # Total active cycles for level _19_0
              ramulator.busy_cycles_19_0                1468                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_0
         ramulator.serving_requests_19_0                1612                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_0
 ramulator.average_serving_requests_19_0            0.000453                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_0
          ramulator.active_cycles_19_0_0                 509                                      # Total active cycles for level _19_0_0
            ramulator.busy_cycles_19_0_0                 509                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_0_0
       ramulator.serving_requests_19_0_0                 509                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_0_0
ramulator.average_serving_requests_19_0_0            0.000143                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_0_0
          ramulator.active_cycles_19_0_1                1003                                      # Total active cycles for level _19_0_1
            ramulator.busy_cycles_19_0_1                1003                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_0_1
       ramulator.serving_requests_19_0_1                1103                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_0_1
ramulator.average_serving_requests_19_0_1            0.000310                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_0_1
            ramulator.active_cycles_19_1                2188                                      # Total active cycles for level _19_1
              ramulator.busy_cycles_19_1                2188                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_1
         ramulator.serving_requests_19_1                2302                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_1
 ramulator.average_serving_requests_19_1            0.000646                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_1
          ramulator.active_cycles_19_1_0                 894                                      # Total active cycles for level _19_1_0
            ramulator.busy_cycles_19_1_0                 894                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_1_0
       ramulator.serving_requests_19_1_0                 894                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_1_0
ramulator.average_serving_requests_19_1_0            0.000251                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_1_0
          ramulator.active_cycles_19_1_1                1294                                      # Total active cycles for level _19_1_1
            ramulator.busy_cycles_19_1_1                1294                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_1_1
       ramulator.serving_requests_19_1_1                1408                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_1_1
ramulator.average_serving_requests_19_1_1            0.000395                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_1_1
            ramulator.active_cycles_19_2                1847                                      # Total active cycles for level _19_2
              ramulator.busy_cycles_19_2                1847                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_2
         ramulator.serving_requests_19_2                2017                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_2
 ramulator.average_serving_requests_19_2            0.000566                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_2
          ramulator.active_cycles_19_2_0                 925                                      # Total active cycles for level _19_2_0
            ramulator.busy_cycles_19_2_0                 925                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_2_0
       ramulator.serving_requests_19_2_0                 940                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_2_0
ramulator.average_serving_requests_19_2_0            0.000264                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_2_0
          ramulator.active_cycles_19_2_1                1027                                      # Total active cycles for level _19_2_1
            ramulator.busy_cycles_19_2_1                1027                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_2_1
       ramulator.serving_requests_19_2_1                1077                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_2_1
ramulator.average_serving_requests_19_2_1            0.000302                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_2_1
            ramulator.active_cycles_19_3                2766                                      # Total active cycles for level _19_3
              ramulator.busy_cycles_19_3                2766                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_3
         ramulator.serving_requests_19_3                2937                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_3
 ramulator.average_serving_requests_19_3            0.000825                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_3
          ramulator.active_cycles_19_3_0                1073                                      # Total active cycles for level _19_3_0
            ramulator.busy_cycles_19_3_0                1073                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_3_0
       ramulator.serving_requests_19_3_0                1125                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_3_0
ramulator.average_serving_requests_19_3_0            0.000316                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_3_0
          ramulator.active_cycles_19_3_1                1740                                      # Total active cycles for level _19_3_1
            ramulator.busy_cycles_19_3_1                1740                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_3_1
       ramulator.serving_requests_19_3_1                1812                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_3_1
ramulator.average_serving_requests_19_3_1            0.000509                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_20                6126                                      # Total active cycles for level _20
                ramulator.busy_cycles_20               79126                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20
           ramulator.serving_requests_20                9776                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20
   ramulator.average_serving_requests_20            0.002745                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20
            ramulator.active_cycles_20_0                1710                                      # Total active cycles for level _20_0
              ramulator.busy_cycles_20_0                1710                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_0
         ramulator.serving_requests_20_0                1987                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_0
 ramulator.average_serving_requests_20_0            0.000558                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_0
          ramulator.active_cycles_20_0_0                 707                                      # Total active cycles for level _20_0_0
            ramulator.busy_cycles_20_0_0                 707                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_0_0
       ramulator.serving_requests_20_0_0                 751                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_0_0
ramulator.average_serving_requests_20_0_0            0.000211                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_0_0
          ramulator.active_cycles_20_0_1                1149                                      # Total active cycles for level _20_0_1
            ramulator.busy_cycles_20_0_1                1149                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_0_1
       ramulator.serving_requests_20_0_1                1236                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_0_1
ramulator.average_serving_requests_20_0_1            0.000347                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_0_1
            ramulator.active_cycles_20_1                2274                                      # Total active cycles for level _20_1
              ramulator.busy_cycles_20_1                2274                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_1
         ramulator.serving_requests_20_1                2535                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_1
 ramulator.average_serving_requests_20_1            0.000712                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_1
          ramulator.active_cycles_20_1_0                1023                                      # Total active cycles for level _20_1_0
            ramulator.busy_cycles_20_1_0                1023                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_1_0
       ramulator.serving_requests_20_1_0                1047                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_1_0
ramulator.average_serving_requests_20_1_0            0.000294                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_1_0
          ramulator.active_cycles_20_1_1                1349                                      # Total active cycles for level _20_1_1
            ramulator.busy_cycles_20_1_1                1349                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_1_1
       ramulator.serving_requests_20_1_1                1488                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_1_1
ramulator.average_serving_requests_20_1_1            0.000418                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_1_1
            ramulator.active_cycles_20_2                2113                                      # Total active cycles for level _20_2
              ramulator.busy_cycles_20_2                2113                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_2
         ramulator.serving_requests_20_2                2462                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_2
 ramulator.average_serving_requests_20_2            0.000691                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_2
          ramulator.active_cycles_20_2_0                1100                                      # Total active cycles for level _20_2_0
            ramulator.busy_cycles_20_2_0                1100                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_2_0
       ramulator.serving_requests_20_2_0                1144                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_2_0
ramulator.average_serving_requests_20_2_0            0.000321                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_2_0
          ramulator.active_cycles_20_2_1                1220                                      # Total active cycles for level _20_2_1
            ramulator.busy_cycles_20_2_1                1220                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_2_1
       ramulator.serving_requests_20_2_1                1318                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_2_1
ramulator.average_serving_requests_20_2_1            0.000370                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_2_1
            ramulator.active_cycles_20_3                2561                                      # Total active cycles for level _20_3
              ramulator.busy_cycles_20_3                2561                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_3
         ramulator.serving_requests_20_3                2792                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_3
 ramulator.average_serving_requests_20_3            0.000784                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_3
          ramulator.active_cycles_20_3_0                1198                                      # Total active cycles for level _20_3_0
            ramulator.busy_cycles_20_3_0                1198                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_3_0
       ramulator.serving_requests_20_3_0                1276                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_3_0
ramulator.average_serving_requests_20_3_0            0.000358                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_3_0
          ramulator.active_cycles_20_3_1                1430                                      # Total active cycles for level _20_3_1
            ramulator.busy_cycles_20_3_1                1430                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_3_1
       ramulator.serving_requests_20_3_1                1516                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_3_1
ramulator.average_serving_requests_20_3_1            0.000426                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_21                7059                                      # Total active cycles for level _21
                ramulator.busy_cycles_21               80059                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21
           ramulator.serving_requests_21               12884                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21
   ramulator.average_serving_requests_21            0.003617                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21
            ramulator.active_cycles_21_0                2249                                      # Total active cycles for level _21_0
              ramulator.busy_cycles_21_0                2249                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_0
         ramulator.serving_requests_21_0                2681                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_0
 ramulator.average_serving_requests_21_0            0.000753                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_0
          ramulator.active_cycles_21_0_0                1095                                      # Total active cycles for level _21_0_0
            ramulator.busy_cycles_21_0_0                1095                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_0_0
       ramulator.serving_requests_21_0_0                1146                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_0_0
ramulator.average_serving_requests_21_0_0            0.000322                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_0_0
          ramulator.active_cycles_21_0_1                1406                                      # Total active cycles for level _21_0_1
            ramulator.busy_cycles_21_0_1                1406                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_0_1
       ramulator.serving_requests_21_0_1                1535                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_0_1
ramulator.average_serving_requests_21_0_1            0.000431                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_0_1
            ramulator.active_cycles_21_1                2442                                      # Total active cycles for level _21_1
              ramulator.busy_cycles_21_1                2442                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_1
         ramulator.serving_requests_21_1                2834                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_1
 ramulator.average_serving_requests_21_1            0.000796                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_1
          ramulator.active_cycles_21_1_0                1340                                      # Total active cycles for level _21_1_0
            ramulator.busy_cycles_21_1_0                1340                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_1_0
       ramulator.serving_requests_21_1_0                1367                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_1_0
ramulator.average_serving_requests_21_1_0            0.000384                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_1_0
          ramulator.active_cycles_21_1_1                1351                                      # Total active cycles for level _21_1_1
            ramulator.busy_cycles_21_1_1                1351                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_1_1
       ramulator.serving_requests_21_1_1                1467                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_1_1
ramulator.average_serving_requests_21_1_1            0.000412                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_1_1
            ramulator.active_cycles_21_2                2825                                      # Total active cycles for level _21_2
              ramulator.busy_cycles_21_2                2825                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_2
         ramulator.serving_requests_21_2                3315                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_2
 ramulator.average_serving_requests_21_2            0.000931                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_2
          ramulator.active_cycles_21_2_0                1854                                      # Total active cycles for level _21_2_0
            ramulator.busy_cycles_21_2_0                1854                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_2_0
       ramulator.serving_requests_21_2_0                2010                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_2_0
ramulator.average_serving_requests_21_2_0            0.000564                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_2_0
          ramulator.active_cycles_21_2_1                1236                                      # Total active cycles for level _21_2_1
            ramulator.busy_cycles_21_2_1                1236                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_2_1
       ramulator.serving_requests_21_2_1                1305                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_2_1
ramulator.average_serving_requests_21_2_1            0.000366                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_2_1
            ramulator.active_cycles_21_3                3421                                      # Total active cycles for level _21_3
              ramulator.busy_cycles_21_3                3421                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_3
         ramulator.serving_requests_21_3                4054                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_3
 ramulator.average_serving_requests_21_3            0.001138                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_3
          ramulator.active_cycles_21_3_0                1998                                      # Total active cycles for level _21_3_0
            ramulator.busy_cycles_21_3_0                1998                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_3_0
       ramulator.serving_requests_21_3_0                2174                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_3_0
ramulator.average_serving_requests_21_3_0            0.000610                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_3_0
          ramulator.active_cycles_21_3_1                1795                                      # Total active cycles for level _21_3_1
            ramulator.busy_cycles_21_3_1                1795                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_3_1
       ramulator.serving_requests_21_3_1                1880                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_3_1
ramulator.average_serving_requests_21_3_1            0.000528                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_22                7813                                      # Total active cycles for level _22
                ramulator.busy_cycles_22               80813                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22
           ramulator.serving_requests_22               14659                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22
   ramulator.average_serving_requests_22            0.004116                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22
            ramulator.active_cycles_22_0                2410                                      # Total active cycles for level _22_0
              ramulator.busy_cycles_22_0                2410                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_0
         ramulator.serving_requests_22_0                3166                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_0
 ramulator.average_serving_requests_22_0            0.000889                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_0
          ramulator.active_cycles_22_0_0                1297                                      # Total active cycles for level _22_0_0
            ramulator.busy_cycles_22_0_0                1297                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_0_0
       ramulator.serving_requests_22_0_0                1375                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_0_0
ramulator.average_serving_requests_22_0_0            0.000386                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_0_0
          ramulator.active_cycles_22_0_1                1608                                      # Total active cycles for level _22_0_1
            ramulator.busy_cycles_22_0_1                1608                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_0_1
       ramulator.serving_requests_22_0_1                1791                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_0_1
ramulator.average_serving_requests_22_0_1            0.000503                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_0_1
            ramulator.active_cycles_22_1                2691                                      # Total active cycles for level _22_1
              ramulator.busy_cycles_22_1                2691                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_1
         ramulator.serving_requests_22_1                2949                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_1
 ramulator.average_serving_requests_22_1            0.000828                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_1
          ramulator.active_cycles_22_1_0                1406                                      # Total active cycles for level _22_1_0
            ramulator.busy_cycles_22_1_0                1406                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_1_0
       ramulator.serving_requests_22_1_0                1437                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_1_0
ramulator.average_serving_requests_22_1_0            0.000403                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_1_0
          ramulator.active_cycles_22_1_1                1400                                      # Total active cycles for level _22_1_1
            ramulator.busy_cycles_22_1_1                1400                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_1_1
       ramulator.serving_requests_22_1_1                1512                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_1_1
ramulator.average_serving_requests_22_1_1            0.000425                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_1_1
            ramulator.active_cycles_22_2                2969                                      # Total active cycles for level _22_2
              ramulator.busy_cycles_22_2                2969                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_2
         ramulator.serving_requests_22_2                3743                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_2
 ramulator.average_serving_requests_22_2            0.001051                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_2
          ramulator.active_cycles_22_2_0                1922                                      # Total active cycles for level _22_2_0
            ramulator.busy_cycles_22_2_0                1922                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_2_0
       ramulator.serving_requests_22_2_0                2021                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_2_0
ramulator.average_serving_requests_22_2_0            0.000567                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_2_0
          ramulator.active_cycles_22_2_1                1622                                      # Total active cycles for level _22_2_1
            ramulator.busy_cycles_22_2_1                1622                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_2_1
       ramulator.serving_requests_22_2_1                1722                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_2_1
ramulator.average_serving_requests_22_2_1            0.000483                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_2_1
            ramulator.active_cycles_22_3                3710                                      # Total active cycles for level _22_3
              ramulator.busy_cycles_22_3                3710                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_3
         ramulator.serving_requests_22_3                4801                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_3
 ramulator.average_serving_requests_22_3            0.001348                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_3
          ramulator.active_cycles_22_3_0                2118                                      # Total active cycles for level _22_3_0
            ramulator.busy_cycles_22_3_0                2118                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_3_0
       ramulator.serving_requests_22_3_0                2292                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_3_0
ramulator.average_serving_requests_22_3_0            0.000643                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_3_0
          ramulator.active_cycles_22_3_1                2364                                      # Total active cycles for level _22_3_1
            ramulator.busy_cycles_22_3_1                2364                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_3_1
       ramulator.serving_requests_22_3_1                2509                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_3_1
ramulator.average_serving_requests_22_3_1            0.000704                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_23                6100                                      # Total active cycles for level _23
                ramulator.busy_cycles_23               79100                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23
           ramulator.serving_requests_23                8855                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23
   ramulator.average_serving_requests_23            0.002486                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23
            ramulator.active_cycles_23_0                1567                                      # Total active cycles for level _23_0
              ramulator.busy_cycles_23_0                1567                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_0
         ramulator.serving_requests_23_0                1716                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_0
 ramulator.average_serving_requests_23_0            0.000482                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_0
          ramulator.active_cycles_23_0_0                 752                                      # Total active cycles for level _23_0_0
            ramulator.busy_cycles_23_0_0                 752                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_0_0
       ramulator.serving_requests_23_0_0                 762                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_0_0
ramulator.average_serving_requests_23_0_0            0.000214                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_0_0
          ramulator.active_cycles_23_0_1                 900                                      # Total active cycles for level _23_0_1
            ramulator.busy_cycles_23_0_1                 900                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_0_1
       ramulator.serving_requests_23_0_1                 954                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_0_1
ramulator.average_serving_requests_23_0_1            0.000268                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_0_1
            ramulator.active_cycles_23_1                1968                                      # Total active cycles for level _23_1
              ramulator.busy_cycles_23_1                1968                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_1
         ramulator.serving_requests_23_1                2089                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_1
 ramulator.average_serving_requests_23_1            0.000587                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_1
          ramulator.active_cycles_23_1_0                1103                                      # Total active cycles for level _23_1_0
            ramulator.busy_cycles_23_1_0                1103                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_1_0
       ramulator.serving_requests_23_1_0                1143                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_1_0
ramulator.average_serving_requests_23_1_0            0.000321                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_1_0
          ramulator.active_cycles_23_1_1                 926                                      # Total active cycles for level _23_1_1
            ramulator.busy_cycles_23_1_1                 926                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_1_1
       ramulator.serving_requests_23_1_1                 946                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_1_1
ramulator.average_serving_requests_23_1_1            0.000266                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_1_1
            ramulator.active_cycles_23_2                2120                                      # Total active cycles for level _23_2
              ramulator.busy_cycles_23_2                2120                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_2
         ramulator.serving_requests_23_2                2242                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_2
 ramulator.average_serving_requests_23_2            0.000629                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_2
          ramulator.active_cycles_23_2_0                1279                                      # Total active cycles for level _23_2_0
            ramulator.busy_cycles_23_2_0                1279                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_2_0
       ramulator.serving_requests_23_2_0                1302                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_2_0
ramulator.average_serving_requests_23_2_0            0.000366                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_2_0
          ramulator.active_cycles_23_2_1                 908                                      # Total active cycles for level _23_2_1
            ramulator.busy_cycles_23_2_1                 908                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_2_1
       ramulator.serving_requests_23_2_1                 940                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_2_1
ramulator.average_serving_requests_23_2_1            0.000264                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_2_1
            ramulator.active_cycles_23_3                2610                                      # Total active cycles for level _23_3
              ramulator.busy_cycles_23_3                2610                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_3
         ramulator.serving_requests_23_3                2808                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_3
 ramulator.average_serving_requests_23_3            0.000788                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_3
          ramulator.active_cycles_23_3_0                1501                                      # Total active cycles for level _23_3_0
            ramulator.busy_cycles_23_3_0                1501                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_3_0
       ramulator.serving_requests_23_3_0                1615                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_3_0
ramulator.average_serving_requests_23_3_0            0.000453                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_3_0
          ramulator.active_cycles_23_3_1                1158                                      # Total active cycles for level _23_3_1
            ramulator.busy_cycles_23_3_1                1158                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_3_1
       ramulator.serving_requests_23_3_1                1193                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_3_1
ramulator.average_serving_requests_23_3_1            0.000335                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_24                7179                                      # Total active cycles for level _24
                ramulator.busy_cycles_24               80179                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24
           ramulator.serving_requests_24               10890                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24
   ramulator.average_serving_requests_24            0.003057                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24
            ramulator.active_cycles_24_0                2230                                      # Total active cycles for level _24_0
              ramulator.busy_cycles_24_0                2230                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_0
         ramulator.serving_requests_24_0                2446                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_0
 ramulator.average_serving_requests_24_0            0.000687                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_0
          ramulator.active_cycles_24_0_0                1449                                      # Total active cycles for level _24_0_0
            ramulator.busy_cycles_24_0_0                1449                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_0_0
       ramulator.serving_requests_24_0_0                1583                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_0_0
ramulator.average_serving_requests_24_0_0            0.000444                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_0_0
          ramulator.active_cycles_24_0_1                 843                                      # Total active cycles for level _24_0_1
            ramulator.busy_cycles_24_0_1                 843                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_0_1
       ramulator.serving_requests_24_0_1                 863                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_0_1
ramulator.average_serving_requests_24_0_1            0.000242                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_0_1
            ramulator.active_cycles_24_1                2353                                      # Total active cycles for level _24_1
              ramulator.busy_cycles_24_1                2353                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_1
         ramulator.serving_requests_24_1                2493                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_1
 ramulator.average_serving_requests_24_1            0.000700                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_1
          ramulator.active_cycles_24_1_0                1625                                      # Total active cycles for level _24_1_0
            ramulator.busy_cycles_24_1_0                1625                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_1_0
       ramulator.serving_requests_24_1_0                1755                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_1_0
ramulator.average_serving_requests_24_1_0            0.000493                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_1_0
          ramulator.active_cycles_24_1_1                 728                                      # Total active cycles for level _24_1_1
            ramulator.busy_cycles_24_1_1                 728                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_1_1
       ramulator.serving_requests_24_1_1                 738                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_1_1
ramulator.average_serving_requests_24_1_1            0.000207                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_1_1
            ramulator.active_cycles_24_2                2400                                      # Total active cycles for level _24_2
              ramulator.busy_cycles_24_2                2400                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_2
         ramulator.serving_requests_24_2                2548                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_2
 ramulator.average_serving_requests_24_2            0.000715                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_2
          ramulator.active_cycles_24_2_0                1767                                      # Total active cycles for level _24_2_0
            ramulator.busy_cycles_24_2_0                1767                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_2_0
       ramulator.serving_requests_24_2_0                1915                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_2_0
ramulator.average_serving_requests_24_2_0            0.000538                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_2_0
          ramulator.active_cycles_24_2_1                 633                                      # Total active cycles for level _24_2_1
            ramulator.busy_cycles_24_2_1                 633                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_2_1
       ramulator.serving_requests_24_2_1                 633                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_2_1
ramulator.average_serving_requests_24_2_1            0.000178                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_2_1
            ramulator.active_cycles_24_3                3185                                      # Total active cycles for level _24_3
              ramulator.busy_cycles_24_3                3185                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_3
         ramulator.serving_requests_24_3                3403                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_3
 ramulator.average_serving_requests_24_3            0.000955                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_3
          ramulator.active_cycles_24_3_0                2023                                      # Total active cycles for level _24_3_0
            ramulator.busy_cycles_24_3_0                2023                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_3_0
       ramulator.serving_requests_24_3_0                2211                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_3_0
ramulator.average_serving_requests_24_3_0            0.000621                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_3_0
          ramulator.active_cycles_24_3_1                1162                                      # Total active cycles for level _24_3_1
            ramulator.busy_cycles_24_3_1                1162                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_3_1
       ramulator.serving_requests_24_3_1                1192                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_3_1
ramulator.average_serving_requests_24_3_1            0.000335                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_25                7599                                      # Total active cycles for level _25
                ramulator.busy_cycles_25               80199                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25
           ramulator.serving_requests_25               10459                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25
   ramulator.average_serving_requests_25            0.002936                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25
            ramulator.active_cycles_25_0                2038                                      # Total active cycles for level _25_0
              ramulator.busy_cycles_25_0                2038                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_0
         ramulator.serving_requests_25_0                2378                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_0
 ramulator.average_serving_requests_25_0            0.000668                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_0
          ramulator.active_cycles_25_0_0                1518                                      # Total active cycles for level _25_0_0
            ramulator.busy_cycles_25_0_0                1518                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_0_0
       ramulator.serving_requests_25_0_0                1613                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_0_0
ramulator.average_serving_requests_25_0_0            0.000453                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_0_0
          ramulator.active_cycles_25_0_1                 733                                      # Total active cycles for level _25_0_1
            ramulator.busy_cycles_25_0_1                 733                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_0_1
       ramulator.serving_requests_25_0_1                 765                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_0_1
ramulator.average_serving_requests_25_0_1            0.000215                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_0_1
            ramulator.active_cycles_25_1                1951                                      # Total active cycles for level _25_1
              ramulator.busy_cycles_25_1                1951                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_1
         ramulator.serving_requests_25_1                2053                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_1
 ramulator.average_serving_requests_25_1            0.000576                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_1
          ramulator.active_cycles_25_1_0                1411                                      # Total active cycles for level _25_1_0
            ramulator.busy_cycles_25_1_0                1411                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_1_0
       ramulator.serving_requests_25_1_0                1453                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_1_0
ramulator.average_serving_requests_25_1_0            0.000408                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_1_0
          ramulator.active_cycles_25_1_1                 600                                      # Total active cycles for level _25_1_1
            ramulator.busy_cycles_25_1_1                 600                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_1_1
       ramulator.serving_requests_25_1_1                 600                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_1_1
ramulator.average_serving_requests_25_1_1            0.000168                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_1_1
            ramulator.active_cycles_25_2                2514                                      # Total active cycles for level _25_2
              ramulator.busy_cycles_25_2                2514                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_2
         ramulator.serving_requests_25_2                2660                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_2
 ramulator.average_serving_requests_25_2            0.000747                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_2
          ramulator.active_cycles_25_2_0                1577                                      # Total active cycles for level _25_2_0
            ramulator.busy_cycles_25_2_0                1577                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_2_0
       ramulator.serving_requests_25_2_0                1639                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_2_0
ramulator.average_serving_requests_25_2_0            0.000460                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_2_0
          ramulator.active_cycles_25_2_1                1009                                      # Total active cycles for level _25_2_1
            ramulator.busy_cycles_25_2_1                1009                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_2_1
       ramulator.serving_requests_25_2_1                1021                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_2_1
ramulator.average_serving_requests_25_2_1            0.000287                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_2_1
            ramulator.active_cycles_25_3                3164                                      # Total active cycles for level _25_3
              ramulator.busy_cycles_25_3                3164                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_3
         ramulator.serving_requests_25_3                3368                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_3
 ramulator.average_serving_requests_25_3            0.000946                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_3
          ramulator.active_cycles_25_3_0                1961                                      # Total active cycles for level _25_3_0
            ramulator.busy_cycles_25_3_0                1961                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_3_0
       ramulator.serving_requests_25_3_0                2074                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_3_0
ramulator.average_serving_requests_25_3_0            0.000582                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_3_0
          ramulator.active_cycles_25_3_1                1284                                      # Total active cycles for level _25_3_1
            ramulator.busy_cycles_25_3_1                1284                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_3_1
       ramulator.serving_requests_25_3_1                1294                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_3_1
ramulator.average_serving_requests_25_3_1            0.000363                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_26                6858                                      # Total active cycles for level _26
                ramulator.busy_cycles_26               79858                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26
           ramulator.serving_requests_26                8470                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26
   ramulator.average_serving_requests_26            0.002378                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26
            ramulator.active_cycles_26_0                1355                                      # Total active cycles for level _26_0
              ramulator.busy_cycles_26_0                1355                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_0
         ramulator.serving_requests_26_0                1355                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_0
 ramulator.average_serving_requests_26_0            0.000380                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_0
          ramulator.active_cycles_26_0_0                 959                                      # Total active cycles for level _26_0_0
            ramulator.busy_cycles_26_0_0                 959                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_0_0
       ramulator.serving_requests_26_0_0                 959                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_0_0
ramulator.average_serving_requests_26_0_0            0.000269                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_0_0
          ramulator.active_cycles_26_0_1                 396                                      # Total active cycles for level _26_0_1
            ramulator.busy_cycles_26_0_1                 396                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_0_1
       ramulator.serving_requests_26_0_1                 396                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_0_1
ramulator.average_serving_requests_26_0_1            0.000111                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_0_1
            ramulator.active_cycles_26_1                1777                                      # Total active cycles for level _26_1
              ramulator.busy_cycles_26_1                1777                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_1
         ramulator.serving_requests_26_1                1815                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_1
 ramulator.average_serving_requests_26_1            0.000510                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_1
          ramulator.active_cycles_26_1_0                1110                                      # Total active cycles for level _26_1_0
            ramulator.busy_cycles_26_1_0                1110                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_1_0
       ramulator.serving_requests_26_1_0                1148                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_1_0
ramulator.average_serving_requests_26_1_0            0.000322                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_1_0
          ramulator.active_cycles_26_1_1                 667                                      # Total active cycles for level _26_1_1
            ramulator.busy_cycles_26_1_1                 667                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_1_1
       ramulator.serving_requests_26_1_1                 667                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_1_1
ramulator.average_serving_requests_26_1_1            0.000187                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_1_1
            ramulator.active_cycles_26_2                2068                                      # Total active cycles for level _26_2
              ramulator.busy_cycles_26_2                2068                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_2
         ramulator.serving_requests_26_2                2159                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_2
 ramulator.average_serving_requests_26_2            0.000606                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_2
          ramulator.active_cycles_26_2_0                1401                                      # Total active cycles for level _26_2_0
            ramulator.busy_cycles_26_2_0                1401                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_2_0
       ramulator.serving_requests_26_2_0                1492                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_2_0
ramulator.average_serving_requests_26_2_0            0.000419                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_2_0
          ramulator.active_cycles_26_2_1                 667                                      # Total active cycles for level _26_2_1
            ramulator.busy_cycles_26_2_1                 667                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_2_1
       ramulator.serving_requests_26_2_1                 667                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_2_1
ramulator.average_serving_requests_26_2_1            0.000187                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_2_1
            ramulator.active_cycles_26_3                3021                                      # Total active cycles for level _26_3
              ramulator.busy_cycles_26_3                3021                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_3
         ramulator.serving_requests_26_3                3141                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_3
 ramulator.average_serving_requests_26_3            0.000882                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_3
          ramulator.active_cycles_26_3_0                1619                                      # Total active cycles for level _26_3_0
            ramulator.busy_cycles_26_3_0                1619                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_3_0
       ramulator.serving_requests_26_3_0                1739                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_3_0
ramulator.average_serving_requests_26_3_0            0.000488                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_3_0
          ramulator.active_cycles_26_3_1                1402                                      # Total active cycles for level _26_3_1
            ramulator.busy_cycles_26_3_1                1402                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_3_1
       ramulator.serving_requests_26_3_1                1402                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_3_1
ramulator.average_serving_requests_26_3_1            0.000394                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_27                6472                                      # Total active cycles for level _27
                ramulator.busy_cycles_27               79472                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27
           ramulator.serving_requests_27               10828                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27
   ramulator.average_serving_requests_27            0.003040                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27
            ramulator.active_cycles_27_0                2007                                      # Total active cycles for level _27_0
              ramulator.busy_cycles_27_0                2007                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_0
         ramulator.serving_requests_27_0                2303                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_0
 ramulator.average_serving_requests_27_0            0.000647                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_0
          ramulator.active_cycles_27_0_0                1555                                      # Total active cycles for level _27_0_0
            ramulator.busy_cycles_27_0_0                1555                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_0_0
       ramulator.serving_requests_27_0_0                1627                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_0_0
ramulator.average_serving_requests_27_0_0            0.000457                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_0_0
          ramulator.active_cycles_27_0_1                 616                                      # Total active cycles for level _27_0_1
            ramulator.busy_cycles_27_0_1                 616                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_0_1
       ramulator.serving_requests_27_0_1                 676                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_0_1
ramulator.average_serving_requests_27_0_1            0.000190                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_0_1
            ramulator.active_cycles_27_1                2174                                      # Total active cycles for level _27_1
              ramulator.busy_cycles_27_1                2174                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_1
         ramulator.serving_requests_27_1                2326                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_1
 ramulator.average_serving_requests_27_1            0.000653                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_1
          ramulator.active_cycles_27_1_0                1551                                      # Total active cycles for level _27_1_0
            ramulator.busy_cycles_27_1_0                1551                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_1_0
       ramulator.serving_requests_27_1_0                1575                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_1_0
ramulator.average_serving_requests_27_1_0            0.000442                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_1_0
          ramulator.active_cycles_27_1_1                 729                                      # Total active cycles for level _27_1_1
            ramulator.busy_cycles_27_1_1                 729                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_1_1
       ramulator.serving_requests_27_1_1                 751                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_1_1
ramulator.average_serving_requests_27_1_1            0.000211                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_1_1
            ramulator.active_cycles_27_2                2496                                      # Total active cycles for level _27_2
              ramulator.busy_cycles_27_2                2496                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_2
         ramulator.serving_requests_27_2                2738                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_2
 ramulator.average_serving_requests_27_2            0.000769                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_2
          ramulator.active_cycles_27_2_0                1754                                      # Total active cycles for level _27_2_0
            ramulator.busy_cycles_27_2_0                1754                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_2_0
       ramulator.serving_requests_27_2_0                1960                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_2_0
ramulator.average_serving_requests_27_2_0            0.000550                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_2_0
          ramulator.active_cycles_27_2_1                 742                                      # Total active cycles for level _27_2_1
            ramulator.busy_cycles_27_2_1                 742                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_2_1
       ramulator.serving_requests_27_2_1                 778                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_2_1
ramulator.average_serving_requests_27_2_1            0.000218                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_2_1
            ramulator.active_cycles_27_3                3198                                      # Total active cycles for level _27_3
              ramulator.busy_cycles_27_3                3198                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_3
         ramulator.serving_requests_27_3                3461                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_3
 ramulator.average_serving_requests_27_3            0.000972                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_3
          ramulator.active_cycles_27_3_0                2151                                      # Total active cycles for level _27_3_0
            ramulator.busy_cycles_27_3_0                2151                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_3_0
       ramulator.serving_requests_27_3_0                2390                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_3_0
ramulator.average_serving_requests_27_3_0            0.000671                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_3_0
          ramulator.active_cycles_27_3_1                1047                                      # Total active cycles for level _27_3_1
            ramulator.busy_cycles_27_3_1                1047                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_3_1
       ramulator.serving_requests_27_3_1                1071                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_3_1
ramulator.average_serving_requests_27_3_1            0.000301                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_28                6609                                      # Total active cycles for level _28
                ramulator.busy_cycles_28               79609                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28
           ramulator.serving_requests_28               10342                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28
   ramulator.average_serving_requests_28            0.002904                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28
            ramulator.active_cycles_28_0                1627                                      # Total active cycles for level _28_0
              ramulator.busy_cycles_28_0                1627                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_0
         ramulator.serving_requests_28_0                1778                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_0
 ramulator.average_serving_requests_28_0            0.000499                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_0
          ramulator.active_cycles_28_0_0                1168                                      # Total active cycles for level _28_0_0
            ramulator.busy_cycles_28_0_0                1168                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_0_0
       ramulator.serving_requests_28_0_0                1238                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_0_0
ramulator.average_serving_requests_28_0_0            0.000348                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_0_0
          ramulator.active_cycles_28_0_1                 540                                      # Total active cycles for level _28_0_1
            ramulator.busy_cycles_28_0_1                 540                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_0_1
       ramulator.serving_requests_28_0_1                 540                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_0_1
ramulator.average_serving_requests_28_0_1            0.000152                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_0_1
            ramulator.active_cycles_28_1                2425                                      # Total active cycles for level _28_1
              ramulator.busy_cycles_28_1                2425                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_1
         ramulator.serving_requests_28_1                2831                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_1
 ramulator.average_serving_requests_28_1            0.000795                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_1
          ramulator.active_cycles_28_1_0                1762                                      # Total active cycles for level _28_1_0
            ramulator.busy_cycles_28_1_0                1762                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_1_0
       ramulator.serving_requests_28_1_0                1844                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_1_0
ramulator.average_serving_requests_28_1_0            0.000518                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_1_0
          ramulator.active_cycles_28_1_1                 987                                      # Total active cycles for level _28_1_1
            ramulator.busy_cycles_28_1_1                 987                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_1_1
       ramulator.serving_requests_28_1_1                 987                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_1_1
ramulator.average_serving_requests_28_1_1            0.000277                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_1_1
            ramulator.active_cycles_28_2                2407                                      # Total active cycles for level _28_2
              ramulator.busy_cycles_28_2                2407                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_2
         ramulator.serving_requests_28_2                2693                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_2
 ramulator.average_serving_requests_28_2            0.000756                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_2
          ramulator.active_cycles_28_2_0                1874                                      # Total active cycles for level _28_2_0
            ramulator.busy_cycles_28_2_0                1874                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_2_0
       ramulator.serving_requests_28_2_0                1981                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_2_0
ramulator.average_serving_requests_28_2_0            0.000556                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_2_0
          ramulator.active_cycles_28_2_1                 712                                      # Total active cycles for level _28_2_1
            ramulator.busy_cycles_28_2_1                 712                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_2_1
       ramulator.serving_requests_28_2_1                 712                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_2_1
ramulator.average_serving_requests_28_2_1            0.000200                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_2_1
            ramulator.active_cycles_28_3                2838                                      # Total active cycles for level _28_3
              ramulator.busy_cycles_28_3                2838                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_3
         ramulator.serving_requests_28_3                3040                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_3
 ramulator.average_serving_requests_28_3            0.000854                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_3
          ramulator.active_cycles_28_3_0                2162                                      # Total active cycles for level _28_3_0
            ramulator.busy_cycles_28_3_0                2162                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_3_0
       ramulator.serving_requests_28_3_0                2302                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_3_0
ramulator.average_serving_requests_28_3_0            0.000646                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_3_0
          ramulator.active_cycles_28_3_1                 726                                      # Total active cycles for level _28_3_1
            ramulator.busy_cycles_28_3_1                 726                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_3_1
       ramulator.serving_requests_28_3_1                 738                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_3_1
ramulator.average_serving_requests_28_3_1            0.000207                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_29                6790                                      # Total active cycles for level _29
                ramulator.busy_cycles_29               79790                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29
           ramulator.serving_requests_29               10619                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29
   ramulator.average_serving_requests_29            0.002981                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29
            ramulator.active_cycles_29_0                1910                                      # Total active cycles for level _29_0
              ramulator.busy_cycles_29_0                1910                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_0
         ramulator.serving_requests_29_0                2116                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_0
 ramulator.average_serving_requests_29_0            0.000594                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_0
          ramulator.active_cycles_29_0_0                1413                                      # Total active cycles for level _29_0_0
            ramulator.busy_cycles_29_0_0                1413                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_0_0
       ramulator.serving_requests_29_0_0                1438                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_0_0
ramulator.average_serving_requests_29_0_0            0.000404                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_0_0
          ramulator.active_cycles_29_0_1                 644                                      # Total active cycles for level _29_0_1
            ramulator.busy_cycles_29_0_1                 644                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_0_1
       ramulator.serving_requests_29_0_1                 678                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_0_1
ramulator.average_serving_requests_29_0_1            0.000190                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_0_1
            ramulator.active_cycles_29_1                2406                                      # Total active cycles for level _29_1
              ramulator.busy_cycles_29_1                2406                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_1
         ramulator.serving_requests_29_1                2723                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_1
 ramulator.average_serving_requests_29_1            0.000765                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_1
          ramulator.active_cycles_29_1_0                1778                                      # Total active cycles for level _29_1_0
            ramulator.busy_cycles_29_1_0                1778                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_1_0
       ramulator.serving_requests_29_1_0                1852                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_1_0
ramulator.average_serving_requests_29_1_0            0.000520                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_1_0
          ramulator.active_cycles_29_1_1                 787                                      # Total active cycles for level _29_1_1
            ramulator.busy_cycles_29_1_1                 787                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_1_1
       ramulator.serving_requests_29_1_1                 871                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_1_1
ramulator.average_serving_requests_29_1_1            0.000245                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_1_1
            ramulator.active_cycles_29_2                2231                                      # Total active cycles for level _29_2
              ramulator.busy_cycles_29_2                2231                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_2
         ramulator.serving_requests_29_2                2576                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_2
 ramulator.average_serving_requests_29_2            0.000723                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_2
          ramulator.active_cycles_29_2_0                1658                                      # Total active cycles for level _29_2_0
            ramulator.busy_cycles_29_2_0                1658                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_2_0
       ramulator.serving_requests_29_2_0                1727                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_2_0
ramulator.average_serving_requests_29_2_0            0.000485                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_2_0
          ramulator.active_cycles_29_2_1                 815                                      # Total active cycles for level _29_2_1
            ramulator.busy_cycles_29_2_1                 815                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_2_1
       ramulator.serving_requests_29_2_1                 849                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_2_1
ramulator.average_serving_requests_29_2_1            0.000238                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_2_1
            ramulator.active_cycles_29_3                3027                                      # Total active cycles for level _29_3
              ramulator.busy_cycles_29_3                3027                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_3
         ramulator.serving_requests_29_3                3204                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_3
 ramulator.average_serving_requests_29_3            0.000900                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_3
          ramulator.active_cycles_29_3_0                1972                                      # Total active cycles for level _29_3_0
            ramulator.busy_cycles_29_3_0                1972                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_3_0
       ramulator.serving_requests_29_3_0                2072                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_3_0
ramulator.average_serving_requests_29_3_0            0.000582                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_3_0
          ramulator.active_cycles_29_3_1                1112                                      # Total active cycles for level _29_3_1
            ramulator.busy_cycles_29_3_1                1112                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_3_1
       ramulator.serving_requests_29_3_1                1132                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_3_1
ramulator.average_serving_requests_29_3_1            0.000318                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_30                6800                                      # Total active cycles for level _30
                ramulator.busy_cycles_30               79800                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30
           ramulator.serving_requests_30               10253                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30
   ramulator.average_serving_requests_30            0.002879                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30
            ramulator.active_cycles_30_0                1851                                      # Total active cycles for level _30_0
              ramulator.busy_cycles_30_0                1851                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_0
         ramulator.serving_requests_30_0                2116                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_0
 ramulator.average_serving_requests_30_0            0.000594                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_0
          ramulator.active_cycles_30_0_0                1446                                      # Total active cycles for level _30_0_0
            ramulator.busy_cycles_30_0_0                1446                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_0_0
       ramulator.serving_requests_30_0_0                1529                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_0_0
ramulator.average_serving_requests_30_0_0            0.000429                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_0_0
          ramulator.active_cycles_30_0_1                 577                                      # Total active cycles for level _30_0_1
            ramulator.busy_cycles_30_0_1                 577                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_0_1
       ramulator.serving_requests_30_0_1                 587                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_0_1
ramulator.average_serving_requests_30_0_1            0.000165                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_0_1
            ramulator.active_cycles_30_1                2338                                      # Total active cycles for level _30_1
              ramulator.busy_cycles_30_1                2338                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_1
         ramulator.serving_requests_30_1                2479                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_1
 ramulator.average_serving_requests_30_1            0.000696                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_1
          ramulator.active_cycles_30_1_0                1402                                      # Total active cycles for level _30_1_0
            ramulator.busy_cycles_30_1_0                1402                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_1_0
       ramulator.serving_requests_30_1_0                1434                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_1_0
ramulator.average_serving_requests_30_1_0            0.000403                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_1_0
          ramulator.active_cycles_30_1_1                1037                                      # Total active cycles for level _30_1_1
            ramulator.busy_cycles_30_1_1                1037                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_1_1
       ramulator.serving_requests_30_1_1                1045                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_1_1
ramulator.average_serving_requests_30_1_1            0.000293                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_1_1
            ramulator.active_cycles_30_2                2137                                      # Total active cycles for level _30_2
              ramulator.busy_cycles_30_2                2137                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_2
         ramulator.serving_requests_30_2                2529                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_2
 ramulator.average_serving_requests_30_2            0.000710                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_2
          ramulator.active_cycles_30_2_0                1300                                      # Total active cycles for level _30_2_0
            ramulator.busy_cycles_30_2_0                1300                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_2_0
       ramulator.serving_requests_30_2_0                1332                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_2_0
ramulator.average_serving_requests_30_2_0            0.000374                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_2_0
          ramulator.active_cycles_30_2_1                1168                                      # Total active cycles for level _30_2_1
            ramulator.busy_cycles_30_2_1                1168                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_2_1
       ramulator.serving_requests_30_2_1                1197                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_2_1
ramulator.average_serving_requests_30_2_1            0.000336                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_2_1
            ramulator.active_cycles_30_3                2821                                      # Total active cycles for level _30_3
              ramulator.busy_cycles_30_3                2821                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_3
         ramulator.serving_requests_30_3                3129                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_3
 ramulator.average_serving_requests_30_3            0.000878                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_3
          ramulator.active_cycles_30_3_0                1708                                      # Total active cycles for level _30_3_0
            ramulator.busy_cycles_30_3_0                1708                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_3_0
       ramulator.serving_requests_30_3_0                1800                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_3_0
ramulator.average_serving_requests_30_3_0            0.000505                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_3_0
          ramulator.active_cycles_30_3_1                1301                                      # Total active cycles for level _30_3_1
            ramulator.busy_cycles_30_3_1                1301                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_3_1
       ramulator.serving_requests_30_3_1                1329                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_3_1
ramulator.average_serving_requests_30_3_1            0.000373                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_31                7915                                      # Total active cycles for level _31
                ramulator.busy_cycles_31               80915                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31
           ramulator.serving_requests_31               12814                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31
   ramulator.average_serving_requests_31            0.003598                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31
            ramulator.active_cycles_31_0                1993                                      # Total active cycles for level _31_0
              ramulator.busy_cycles_31_0                1993                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_0
         ramulator.serving_requests_31_0                2552                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_0
 ramulator.average_serving_requests_31_0            0.000716                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_0
          ramulator.active_cycles_31_0_0                1335                                      # Total active cycles for level _31_0_0
            ramulator.busy_cycles_31_0_0                1335                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_0_0
       ramulator.serving_requests_31_0_0                1395                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_0_0
ramulator.average_serving_requests_31_0_0            0.000392                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_0_0
          ramulator.active_cycles_31_0_1                1062                                      # Total active cycles for level _31_0_1
            ramulator.busy_cycles_31_0_1                1062                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_0_1
       ramulator.serving_requests_31_0_1                1157                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_0_1
ramulator.average_serving_requests_31_0_1            0.000325                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_0_1
            ramulator.active_cycles_31_1                2789                                      # Total active cycles for level _31_1
              ramulator.busy_cycles_31_1                2789                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_1
         ramulator.serving_requests_31_1                3137                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_1
 ramulator.average_serving_requests_31_1            0.000881                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_1
          ramulator.active_cycles_31_1_0                1881                                      # Total active cycles for level _31_1_0
            ramulator.busy_cycles_31_1_0                1881                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_1_0
       ramulator.serving_requests_31_1_0                1913                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_1_0
ramulator.average_serving_requests_31_1_0            0.000537                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_1_0
          ramulator.active_cycles_31_1_1                1200                                      # Total active cycles for level _31_1_1
            ramulator.busy_cycles_31_1_1                1200                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_1_1
       ramulator.serving_requests_31_1_1                1224                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_1_1
ramulator.average_serving_requests_31_1_1            0.000344                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_1_1
            ramulator.active_cycles_31_2                2899                                      # Total active cycles for level _31_2
              ramulator.busy_cycles_31_2                2899                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_2
         ramulator.serving_requests_31_2                3348                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_2
 ramulator.average_serving_requests_31_2            0.000940                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_2
          ramulator.active_cycles_31_2_0                1915                                      # Total active cycles for level _31_2_0
            ramulator.busy_cycles_31_2_0                1915                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_2_0
       ramulator.serving_requests_31_2_0                2001                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_2_0
ramulator.average_serving_requests_31_2_0            0.000562                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_2_0
          ramulator.active_cycles_31_2_1                1313                                      # Total active cycles for level _31_2_1
            ramulator.busy_cycles_31_2_1                1313                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_2_1
       ramulator.serving_requests_31_2_1                1347                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_2_1
ramulator.average_serving_requests_31_2_1            0.000378                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_2_1
            ramulator.active_cycles_31_3                3539                                      # Total active cycles for level _31_3
              ramulator.busy_cycles_31_3                3539                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_3
         ramulator.serving_requests_31_3                3777                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_3
 ramulator.average_serving_requests_31_3            0.001060                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_3
          ramulator.active_cycles_31_3_0                1922                                      # Total active cycles for level _31_3_0
            ramulator.busy_cycles_31_3_0                1922                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_3_0
       ramulator.serving_requests_31_3_0                1966                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_3_0
ramulator.average_serving_requests_31_3_0            0.000552                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_3_0
          ramulator.active_cycles_31_3_1                1741                                      # Total active cycles for level _31_3_1
            ramulator.busy_cycles_31_3_1                1741                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_3_1
       ramulator.serving_requests_31_3_1                1811                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_3_1
ramulator.average_serving_requests_31_3_1            0.000508                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                 ramulator.dram_capacity          4294967296                                      # Number of bytes in simulated DRAM
                   ramulator.dram_cycles             3561790                                      # Number of DRAM cycles simulated
                 ramulator.read_requests                6221                                      # Number of incoming read requests to DRAM
                                     [0]               482.0                                      # 
                                     [1]               382.0                                      # 
                                     [2]               424.0                                      # 
                                     [3]               356.0                                      # 
                                     [4]               370.0                                      # 
                                     [5]               430.0                                      # 
                                     [6]               364.0                                      # 
                                     [7]               362.0                                      # 
                                     [8]               359.0                                      # 
                                     [9]               367.0                                      # 
                                     [:]               376.0                                      # 
                                     [;]               423.0                                      # 
                                     [<]               362.0                                      # 
                                     [=]               427.0                                      # 
                                     [>]               368.0                                      # 
                                     [?]               369.0                                      # 
                ramulator.write_requests                   6                                      # Number of incoming write requests to DRAM
                                     [0]                 6.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
       ramulator.ramulator_active_cycles               69411                                      # The total number of cycles that the DRAM part is active (serving R/W)
              ramulator.memory_footprint             2871296                                      # memory footprint in byte
 ramulator.incoming_requests_per_channel                6227                                      # Number of incoming requests to each DRAM channel
                                     [0]               187.0                                      # 
                                     [1]               154.0                                      # 
                                     [2]               221.0                                      # 
                                     [3]               172.0                                      # 
                                     [4]               186.0                                      # 
                                     [5]               210.0                                      # 
                                     [6]               160.0                                      # 
                                     [7]               149.0                                      # 
                                     [8]               216.0                                      # 
                                     [9]               227.0                                      # 
                                     [:]               182.0                                      # 
                                     [;]               239.0                                      # 
                                     [<]               237.0                                      # 
                                     [=]               219.0                                      # 
                                     [>]               168.0                                      # 
                                     [?]               186.0                                      # 
                                     [@]               248.0                                      # 
                                     [A]               157.0                                      # 
                                     [B]               187.0                                      # 
                                     [C]               168.0                                      # 
                                     [D]               176.0                                      # 
                                     [E]               220.0                                      # 
                                     [F]               254.0                                      # 
                                     [G]               159.0                                      # 
                                     [H]               202.0                                      # 
                                     [I]               186.0                                      # 
                                     [J]               164.0                                      # 
                                     [K]               195.0                                      # 
                                     [L]               186.0                                      # 
                                     [M]               195.0                                      # 
                                     [N]               188.0                                      # 
                                     [O]               229.0                                      # 
ramulator.incoming_read_reqs_per_channel                6221                                      # Number of incoming read requests to each DRAM channel
                                     [0]               186.0                                      # 
                                     [1]               154.0                                      # 
                                     [2]               221.0                                      # 
                                     [3]               172.0                                      # 
                                     [4]               186.0                                      # 
                                     [5]               210.0                                      # 
                                     [6]               160.0                                      # 
                                     [7]               149.0                                      # 
                                     [8]               216.0                                      # 
                                     [9]               225.0                                      # 
                                     [:]               181.0                                      # 
                                     [;]               237.0                                      # 
                                     [<]               237.0                                      # 
                                     [=]               219.0                                      # 
                                     [>]               168.0                                      # 
                                     [?]               186.0                                      # 
                                     [@]               248.0                                      # 
                                     [A]               157.0                                      # 
                                     [B]               187.0                                      # 
                                     [C]               168.0                                      # 
                                     [D]               176.0                                      # 
                                     [E]               220.0                                      # 
                                     [F]               254.0                                      # 
                                     [G]               159.0                                      # 
                                     [H]               202.0                                      # 
                                     [I]               186.0                                      # 
                                     [J]               164.0                                      # 
                                     [K]               195.0                                      # 
                                     [L]               186.0                                      # 
                                     [M]               195.0                                      # 
                                     [N]               188.0                                      # 
                                     [O]               229.0                                      # 
     ramulator.physical_page_replacement                   0                                      # The number of times that physical page replacement happens.
    ramulator.maximum_internal_bandwidth        320000000000                                      # The theoretical maximum bandwidth (Bps)
        ramulator.maximum_link_bandwidth        480000000000                                      # The theoretical maximum bandwidth (Bps)
                ramulator.read_bandwidth           139727497                                      # Real read bandwidth(Bps)
               ramulator.write_bandwidth              134764                                      # Real write bandwidth(Bps)
              ramulator.read_latency_avg            0.000000                                      # The average memory latency cycles (in memory time domain) per request for all read requests
           ramulator.read_latency_ns_avg            0.000000                                      # The average memory latency (ns) per request for all read requests in this channel
              ramulator.read_latency_sum                   0                                      # The memory latency cycles (in memory time domain) sum for all read requests
          ramulator.queueing_latency_avg           20.847774                                      # The average of time waiting in queue before first command issued
       ramulator.queueing_latency_ns_avg           16.678219                                      # The average of time (ns) waiting in queue before first command issued
          ramulator.queueing_latency_sum              129694                                      # The sum of time waiting in queue before first command issued
    ramulator.request_packet_latency_avg            0.000000                                      # The average memory latency cycles (in memory time domain) per request for all read request packets transmission
 ramulator.request_packet_latency_ns_avg            0.000000                                      # The average memory latency (ns) per request for all read request packets transmission
    ramulator.request_packet_latency_sum                   0                                      # The memory latency cycles (in memory time domain) sum for all read request packets transmission
   ramulator.response_packet_latency_avg            0.000000                                      # The average memory latency cycles (in memory time domain) per response for all read response packets transmission
ramulator.response_packet_latency_ns_avg            0.000000                                      # The average memory latency (ns) per response for all read response packets transmission
   ramulator.response_packet_latency_sum                   0                                      # The memory latency cycles (in memory time domain) sum for all read response packets transmission
        ramulator.read_transaction_bytes              398144                                      # The total byte of read transaction
       ramulator.write_transaction_bytes                 384                                      # The total byte of write transaction
                      ramulator.row_hits                   0                                      # Number of row hits
                    ramulator.row_misses                2332                                      # Number of row misses
                 ramulator.row_conflicts                3895                                      # Number of row conflicts
                 ramulator.read_row_hits                   0                                      # Number of row hits for read requests
                                     [0]                 0.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
               ramulator.read_row_misses                2331                                      # Number of row misses for read requests
                                     [0]               300.0                                      # 
                                     [1]               190.0                                      # 
                                     [2]               154.0                                      # 
                                     [3]               124.0                                      # 
                                     [4]               152.0                                      # 
                                     [5]               144.0                                      # 
                                     [6]               135.0                                      # 
                                     [7]               125.0                                      # 
                                     [8]               131.0                                      # 
                                     [9]               135.0                                      # 
                                     [:]               117.0                                      # 
                                     [;]               117.0                                      # 
                                     [<]               121.0                                      # 
                                     [=]               124.0                                      # 
                                     [>]               132.0                                      # 
                                     [?]               130.0                                      # 
            ramulator.read_row_conflicts                3890                                      # Number of row conflicts for read requests
                                     [0]               182.0                                      # 
                                     [1]               192.0                                      # 
                                     [2]               270.0                                      # 
                                     [3]               232.0                                      # 
                                     [4]               218.0                                      # 
                                     [5]               286.0                                      # 
                                     [6]               229.0                                      # 
                                     [7]               237.0                                      # 
                                     [8]               228.0                                      # 
                                     [9]               232.0                                      # 
                                     [:]               259.0                                      # 
                                     [;]               306.0                                      # 
                                     [<]               241.0                                      # 
                                     [=]               303.0                                      # 
                                     [>]               236.0                                      # 
                                     [?]               239.0                                      # 
                ramulator.write_row_hits                   0                                      # Number of row hits for write requests
                                     [0]                 0.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
              ramulator.write_row_misses                   1                                      # Number of row misses for write requests
                                     [0]                 1.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
           ramulator.write_row_conflicts                   5                                      # Number of row conflicts for write requests
                                     [0]                 5.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
          ramulator.req_queue_length_avg            0.134904                                      # Average of read and write queue length per memory cycle.
          ramulator.req_queue_length_sum              480499                                      # Sum of read and write queue length per memory cycle.
     ramulator.read_req_queue_length_avg            0.134735                                      # Read queue length average per memory cycle.
     ramulator.read_req_queue_length_sum              479898                                      # Read queue length sum per memory cycle.
    ramulator.write_req_queue_length_avg            0.000169                                      # Write queue length average per memory cycle.
    ramulator.write_req_queue_length_sum                 601                                      # Write queue length sum per memory cycle.
              ramulator.record_read_hits                 0.0                                      # record read hit count for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
            ramulator.record_read_misses                 0.0                                      # record_read_miss count for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
         ramulator.record_read_conflicts                 0.0                                      # record read conflict count for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
             ramulator.record_write_hits                 0.0                                      # record write hit count for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
           ramulator.record_write_misses                 0.0                                      # record write miss count for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
        ramulator.record_write_conflicts                 0.0                                      # record write conflict for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
            ramulator.L3_cache_read_miss                   0                                      # cache read miss count
           ramulator.L3_cache_write_miss                   0                                      # cache write miss count
           ramulator.L3_cache_total_miss                   0                                      # cache total miss count
             ramulator.L3_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L3_cache_read_access                   0                                      # cache read access count
         ramulator.L3_cache_write_access                   0                                      # cache write access count
         ramulator.L3_cache_total_access                   0                                      # cache total access count
             ramulator.L3_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L3_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L3_cache_set_unavailable                   0                                      # cache set not available
                    ramulator.cpu_cycles             3561791                                      # cpu cycle number
             ramulator.Total idle cycles             6392555                                      # Total idle cycles due to full window.
           ramulator.Average idle cycles              399535                                      # Average idle cycles due to full window
                                                         0.0                                      # 
                                                         0.0                                      # 
                           ramulator.ipc           18.858904                                      # final ipc number
              ramulator.cpu_instructions            67171475                                      # total cpu instructions number
                    ramulator.total_time      2849432.800000                                      # Total Time (ns)
            ramulator.record_cycs_core_0             2732272                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_0             4239279                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_0                8637                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_0             4239279                                      # cpu instruction number
            ramulator.idle_cycles_core_0              396298                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_0             1248127                                      # memory instruction number
ramulator.non_memory_instructions_core_0             2991152                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1173                                      # cache read miss count
           ramulator.L1_cache_write_miss                 188                                      # cache write miss count
           ramulator.L1_cache_total_miss                1361                                      # cache total miss count
             ramulator.L1_cache_eviction                  47                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             2039906                                      # cache read access count
         ramulator.L1_cache_write_access              295187                                      # cache write access count
         ramulator.L1_cache_total_access             2335093                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 795                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                  84                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
            ramulator.record_cycs_core_1             3561791                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_1             5307010                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_1                8117                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_1             5307010                                      # cpu instruction number
            ramulator.idle_cycles_core_1              353971                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_1             1782491                                      # memory instruction number
ramulator.non_memory_instructions_core_1             3524519                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                 925                                      # cache read miss count
           ramulator.L1_cache_write_miss                 508                                      # cache write miss count
           ramulator.L1_cache_total_miss                1433                                      # cache total miss count
             ramulator.L1_cache_eviction                   1                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             2764387                                      # cache read access count
         ramulator.L1_cache_write_access              442883                                      # cache write access count
         ramulator.L1_cache_total_access             3207270                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 922                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 129                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
            ramulator.record_cycs_core_2             3070246                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_2             4652313                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_2                8190                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_2             4652313                                      # cpu instruction number
            ramulator.idle_cycles_core_2              380105                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_2             1460895                                      # memory instruction number
ramulator.non_memory_instructions_core_2             3191418                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1120                                      # cache read miss count
           ramulator.L1_cache_write_miss                 515                                      # cache write miss count
           ramulator.L1_cache_total_miss                1635                                      # cache total miss count
             ramulator.L1_cache_eviction                  10                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             2341044                                      # cache read access count
         ramulator.L1_cache_write_access              348467                                      # cache write access count
         ramulator.L1_cache_total_access             2689511                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 967                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 244                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
            ramulator.record_cycs_core_3             2380052                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_3             3773861                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_3                7618                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_3             3773861                                      # cpu instruction number
            ramulator.idle_cycles_core_3              418106                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_3             1013659                                      # memory instruction number
ramulator.non_memory_instructions_core_3             2760202                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1018                                      # cache read miss count
           ramulator.L1_cache_write_miss                 484                                      # cache write miss count
           ramulator.L1_cache_total_miss                1502                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             1736685                                      # cache read access count
         ramulator.L1_cache_write_access              224994                                      # cache write access count
         ramulator.L1_cache_total_access             1961679                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 888                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 258                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
            ramulator.record_cycs_core_4             3176495                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_4             4794895                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_4                7899                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_4             4794895                                      # cpu instruction number
            ramulator.idle_cycles_core_4              370173                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_4             1535719                                      # memory instruction number
ramulator.non_memory_instructions_core_4             3259176                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                 908                                      # cache read miss count
           ramulator.L1_cache_write_miss                 506                                      # cache write miss count
           ramulator.L1_cache_total_miss                1414                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             2436805                                      # cache read access count
         ramulator.L1_cache_write_access              368987                                      # cache write access count
         ramulator.L1_cache_total_access             2805792                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 892                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 152                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
            ramulator.record_cycs_core_5             2917335                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_5             4465171                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_5                8374                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_5             4465171                                      # cpu instruction number
            ramulator.idle_cycles_core_5              382925                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_5             1368398                                      # memory instruction number
ramulator.non_memory_instructions_core_5             3096773                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1168                                      # cache read miss count
           ramulator.L1_cache_write_miss                 544                                      # cache write miss count
           ramulator.L1_cache_total_miss                1712                                      # cache total miss count
             ramulator.L1_cache_eviction                  14                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             2211614                                      # cache read access count
         ramulator.L1_cache_write_access              322156                                      # cache write access count
         ramulator.L1_cache_total_access             2533770                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 998                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 284                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
            ramulator.record_cycs_core_6             2558180                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_6             3985060                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_6                7767                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_6             3985060                                      # cpu instruction number
            ramulator.idle_cycles_core_6              412421                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_6             1123121                                      # memory instruction number
ramulator.non_memory_instructions_core_6             2861939                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1085                                      # cache read miss count
           ramulator.L1_cache_write_miss                 525                                      # cache write miss count
           ramulator.L1_cache_total_miss                1610                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             1891761                                      # cache read access count
         ramulator.L1_cache_write_access              253507                                      # cache write access count
         ramulator.L1_cache_total_access             2145268                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 922                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 324                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
            ramulator.record_cycs_core_7             2178402                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_7             3509106                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_7                7670                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_7             3509106                                      # cpu instruction number
            ramulator.idle_cycles_core_7              432440                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_7              878711                                      # memory instruction number
ramulator.non_memory_instructions_core_7             2630395                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1025                                      # cache read miss count
           ramulator.L1_cache_write_miss                 537                                      # cache write miss count
           ramulator.L1_cache_total_miss                1562                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             1558234                                      # cache read access count
         ramulator.L1_cache_write_access              187130                                      # cache write access count
         ramulator.L1_cache_total_access             1745364                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 903                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 297                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
            ramulator.record_cycs_core_8             2360620                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_8             3745427                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_8                7986                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_8             3745427                                      # cpu instruction number
            ramulator.idle_cycles_core_8              420326                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_8             1000068                                      # memory instruction number
ramulator.non_memory_instructions_core_8             2745359                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                 981                                      # cache read miss count
           ramulator.L1_cache_write_miss                 509                                      # cache write miss count
           ramulator.L1_cache_total_miss                1490                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             1718395                                      # cache read access count
         ramulator.L1_cache_write_access              221416                                      # cache write access count
         ramulator.L1_cache_total_access             1939811                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 884                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 247                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
            ramulator.record_cycs_core_9             2804159                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_9             4312680                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_9                7915                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_9             4312680                                      # cpu instruction number
            ramulator.idle_cycles_core_9              395679                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_9             1289550                                      # memory instruction number
ramulator.non_memory_instructions_core_9             3023130                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1130                                      # cache read miss count
           ramulator.L1_cache_write_miss                 491                                      # cache write miss count
           ramulator.L1_cache_total_miss                1621                                      # cache total miss count
             ramulator.L1_cache_eviction                   1                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             2106498                                      # cache read access count
         ramulator.L1_cache_write_access              301326                                      # cache write access count
         ramulator.L1_cache_total_access             2407824                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 923                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 331                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_10             2714738                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_10             4197656                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_10                8406                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_10             4197656                                      # cpu instruction number
           ramulator.idle_cycles_core_10              398472                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_10             1231912                                      # memory instruction number
ramulator.non_memory_instructions_core_10             2965744                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1094                                      # cache read miss count
           ramulator.L1_cache_write_miss                 508                                      # cache write miss count
           ramulator.L1_cache_total_miss                1602                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             2031864                                      # cache read access count
         ramulator.L1_cache_write_access              283843                                      # cache write access count
         ramulator.L1_cache_total_access             2315707                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 949                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 277                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_11             2297868                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_11             3665679                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_11                8118                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_11             3665679                                      # cpu instruction number
           ramulator.idle_cycles_core_11              421155                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_11              964596                                      # memory instruction number
ramulator.non_memory_instructions_core_11             2701083                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1288                                      # cache read miss count
           ramulator.L1_cache_write_miss                 545                                      # cache write miss count
           ramulator.L1_cache_total_miss                1833                                      # cache total miss count
             ramulator.L1_cache_eviction                  11                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             1664467                                      # cache read access count
         ramulator.L1_cache_write_access              211703                                      # cache write access count
         ramulator.L1_cache_total_access             1876170                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 955                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 455                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_12             2783924                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_12             4289069                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_12                8120                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_12             4289069                                      # cpu instruction number
           ramulator.idle_cycles_core_12              396241                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_12             1273990                                      # memory instruction number
ramulator.non_memory_instructions_core_12             3015079                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1093                                      # cache read miss count
           ramulator.L1_cache_write_miss                 500                                      # cache write miss count
           ramulator.L1_cache_total_miss                1593                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             2091023                                      # cache read access count
         ramulator.L1_cache_write_access              295898                                      # cache write access count
         ramulator.L1_cache_total_access             2386921                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 906                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 325                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_13             2873092                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_13             4403201                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_13                8286                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_13             4403201                                      # cpu instruction number
           ramulator.idle_cycles_core_13              389344                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_13             1333783                                      # memory instruction number
ramulator.non_memory_instructions_core_13             3069418                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1310                                      # cache read miss count
           ramulator.L1_cache_write_miss                 521                                      # cache write miss count
           ramulator.L1_cache_total_miss                1831                                      # cache total miss count
             ramulator.L1_cache_eviction                  13                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             2170929                                      # cache read access count
         ramulator.L1_cache_write_access              312382                                      # cache write access count
         ramulator.L1_cache_total_access             2483311                                      # cache total access count
             ramulator.L1_cache_mshr_hit                1004                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 400                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_14             2259897                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_14             3613363                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_14                7808                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_14             3613363                                      # cpu instruction number
           ramulator.idle_cycles_core_14              425269                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_14              935852                                      # memory instruction number
ramulator.non_memory_instructions_core_14             2677511                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1166                                      # cache read miss count
           ramulator.L1_cache_write_miss                 489                                      # cache write miss count
           ramulator.L1_cache_total_miss                1655                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             1630294                                      # cache read access count
         ramulator.L1_cache_write_access              203878                                      # cache write access count
         ramulator.L1_cache_total_access             1834172                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 905                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 382                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_15             2726382                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_15             4217705                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_15                8352                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_15             4217705                                      # cpu instruction number
           ramulator.idle_cycles_core_15              399630                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_15             1238670                                      # memory instruction number
ramulator.non_memory_instructions_core_15             2979035                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1182                                      # cache read miss count
           ramulator.L1_cache_write_miss                 480                                      # cache write miss count
           ramulator.L1_cache_total_miss                1662                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             2037797                                      # cache read access count
         ramulator.L1_cache_write_access              288003                                      # cache write access count
         ramulator.L1_cache_total_access             2325800                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 932                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 361                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
