\hypertarget{group__UART__INT}{}\section{U\+A\+RT Interrupt Interface}
\label{group__UART__INT}\index{UART Interrupt Interface@{UART Interrupt Interface}}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef enum \mbox{\hyperlink{group__UART__INT_ga108129e1efabc17da3950f0b654c62d0}{A\+L\+T\+\_\+16550\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+e}} \mbox{\hyperlink{group__UART__INT_ga3112f458546736bbc043e8b00662855e}{A\+L\+T\+\_\+16550\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+t}}
\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group__UART__INT_ga108129e1efabc17da3950f0b654c62d0}{A\+L\+T\+\_\+16550\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+e}} \{ \newline
\mbox{\hyperlink{group__UART__INT_gga108129e1efabc17da3950f0b654c62d0a406992fcb750a0dea86f887048f82ca2}{A\+L\+T\+\_\+16550\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+L\+I\+NE}} = 0x6, 
\mbox{\hyperlink{group__UART__INT_gga108129e1efabc17da3950f0b654c62d0a4056b5ca53f994d56d537ff8af94e691}{A\+L\+T\+\_\+16550\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+R\+X\+\_\+\+D\+A\+TA}} = 0x4, 
\mbox{\hyperlink{group__UART__INT_gga108129e1efabc17da3950f0b654c62d0aa14278e2d38b09b9c64f968612bed198}{A\+L\+T\+\_\+16550\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+R\+X\+\_\+\+T\+I\+M\+E\+O\+UT}} = 0xC, 
\mbox{\hyperlink{group__UART__INT_gga108129e1efabc17da3950f0b654c62d0a7854ba28db6c7b7bbedd40ef32d773d5}{A\+L\+T\+\_\+16550\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+T\+X\+\_\+\+I\+D\+LE}} = 0x2, 
\newline
\mbox{\hyperlink{group__UART__INT_gga108129e1efabc17da3950f0b654c62d0ac1b80d8a9398386d8322e695f41f1ccd}{A\+L\+T\+\_\+16550\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+M\+O\+D\+EM}} = 0x0, 
\mbox{\hyperlink{group__UART__INT_gga108129e1efabc17da3950f0b654c62d0a2a38b7cb606028e0f3dcdaaae0f358c6}{A\+L\+T\+\_\+16550\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+N\+O\+NE}} = 0x1
 \}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__UART__INT_gadc2427a611d18ffd5428e21d9b1f686b}{alt\+\_\+16550\+\_\+int\+\_\+enable\+\_\+rx}} (\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$handle)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__UART__INT_ga943c30127cde7b6810b5f16c5b2ff621}{alt\+\_\+16550\+\_\+int\+\_\+disable\+\_\+rx}} (\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$handle)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__UART__INT_gacf7996755a663902dc9c5bd345056d9b}{alt\+\_\+16550\+\_\+int\+\_\+enable\+\_\+tx}} (\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$handle)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__UART__INT_ga99c55935e7fd74bb8b9723a60de4e843}{alt\+\_\+16550\+\_\+int\+\_\+disable\+\_\+tx}} (\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$handle)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__UART__INT_gaf8abf58f6417f82f0035b6bdef71728a}{alt\+\_\+16550\+\_\+int\+\_\+enable\+\_\+line}} (\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$handle)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__UART__INT_ga652e3e68bb153de588b222bb2b783770}{alt\+\_\+16550\+\_\+int\+\_\+disable\+\_\+line}} (\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$handle)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__UART__INT_ga5bd95b37d6c139f73c7644dc2c37f1a8}{alt\+\_\+16550\+\_\+int\+\_\+enable\+\_\+modem}} (\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$handle)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__UART__INT_ga81cdcdc1193bb885af2b35f3c6917b60}{alt\+\_\+16550\+\_\+int\+\_\+disable\+\_\+modem}} (\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$handle)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__UART__INT_ga436e9baa222073e5d8ba56922dfe2847}{alt\+\_\+16550\+\_\+int\+\_\+disable\+\_\+all}} (\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$handle)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__UART__INT_gaa99e22c630fced1c320e4b53b763fdf0}{alt\+\_\+16550\+\_\+int\+\_\+status\+\_\+get}} (\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$handle, \mbox{\hyperlink{group__UART__INT_ga3112f458546736bbc043e8b00662855e}{A\+L\+T\+\_\+16550\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+t}} $\ast$status)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
This group of A\+P\+Is provides access, configuration, and control of the U\+A\+RT interrupts. 

\subsection{Typedef Documentation}
\mbox{\Hypertarget{group__UART__INT_ga3112f458546736bbc043e8b00662855e}\label{group__UART__INT_ga3112f458546736bbc043e8b00662855e}} 
\index{UART Interrupt Interface@{UART Interrupt Interface}!ALT\_16550\_INT\_STATUS\_t@{ALT\_16550\_INT\_STATUS\_t}}
\index{ALT\_16550\_INT\_STATUS\_t@{ALT\_16550\_INT\_STATUS\_t}!UART Interrupt Interface@{UART Interrupt Interface}}
\subsubsection{\texorpdfstring{ALT\_16550\_INT\_STATUS\_t}{ALT\_16550\_INT\_STATUS\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__UART__INT_ga108129e1efabc17da3950f0b654c62d0}{A\+L\+T\+\_\+16550\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+e}}
 \mbox{\hyperlink{group__UART__INT_ga3112f458546736bbc043e8b00662855e}{A\+L\+T\+\_\+16550\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+t}}}

This type definition enumerates the different interrupt conditions that can be generated by the U\+A\+RT controller.

Interrupts are listed in highest to lowest priority order. 

\subsection{Enumeration Type Documentation}
\mbox{\Hypertarget{group__UART__INT_ga108129e1efabc17da3950f0b654c62d0}\label{group__UART__INT_ga108129e1efabc17da3950f0b654c62d0}} 
\index{UART Interrupt Interface@{UART Interrupt Interface}!ALT\_16550\_INT\_STATUS\_e@{ALT\_16550\_INT\_STATUS\_e}}
\index{ALT\_16550\_INT\_STATUS\_e@{ALT\_16550\_INT\_STATUS\_e}!UART Interrupt Interface@{UART Interrupt Interface}}
\subsubsection{\texorpdfstring{ALT\_16550\_INT\_STATUS\_e}{ALT\_16550\_INT\_STATUS\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__UART__INT_ga108129e1efabc17da3950f0b654c62d0}{A\+L\+T\+\_\+16550\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+e}}}

This type definition enumerates the different interrupt conditions that can be generated by the U\+A\+RT controller.

Interrupts are listed in highest to lowest priority order. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_16550\_INT\_STATUS\_LINE@{ALT\_16550\_INT\_STATUS\_LINE}!UART Interrupt Interface@{UART Interrupt Interface}}\index{UART Interrupt Interface@{UART Interrupt Interface}!ALT\_16550\_INT\_STATUS\_LINE@{ALT\_16550\_INT\_STATUS\_LINE}}}\mbox{\Hypertarget{group__UART__INT_gga108129e1efabc17da3950f0b654c62d0a406992fcb750a0dea86f887048f82ca2}\label{group__UART__INT_gga108129e1efabc17da3950f0b654c62d0a406992fcb750a0dea86f887048f82ca2}} 
A\+L\+T\+\_\+16550\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+L\+I\+NE&This interrupt signals that a overrun, parity, or framing error occurred, or a break event occured. The interrupt is cleared by reading the line status by calling \mbox{\hyperlink{group__UART__LINE_gae108dc72c29861f56514d4204d52c0ed}{alt\+\_\+16550\+\_\+line\+\_\+status\+\_\+get()}} or by disabling line status interrupts by calling \mbox{\hyperlink{group__UART__INT_ga652e3e68bb153de588b222bb2b783770}{alt\+\_\+16550\+\_\+int\+\_\+disable\+\_\+line()}}. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_16550\_INT\_STATUS\_RX\_DATA@{ALT\_16550\_INT\_STATUS\_RX\_DATA}!UART Interrupt Interface@{UART Interrupt Interface}}\index{UART Interrupt Interface@{UART Interrupt Interface}!ALT\_16550\_INT\_STATUS\_RX\_DATA@{ALT\_16550\_INT\_STATUS\_RX\_DATA}}}\mbox{\Hypertarget{group__UART__INT_gga108129e1efabc17da3950f0b654c62d0a4056b5ca53f994d56d537ff8af94e691}\label{group__UART__INT_gga108129e1efabc17da3950f0b654c62d0a4056b5ca53f994d56d537ff8af94e691}} 
A\+L\+T\+\_\+16550\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+R\+X\+\_\+\+D\+A\+TA&This interrupt signals that some data is available to be read from the U\+A\+RT. The definition of some depends on whether F\+I\+F\+Os are enabled or not.

If F\+I\+F\+Os are disabled, this interrupt signals that the receiver contains data. In this case, the interrupt is cleared by reading the data from the U\+A\+RT by calling \mbox{\hyperlink{group__UART__BASIC_ga0124c84775e913daec8eec21ffcef4df}{alt\+\_\+16550\+\_\+read()}}.

If F\+I\+F\+Os are enabled, this interrupt signals that the receiver F\+I\+FO level is above the receiver trigger level specified. In this case, the interrupt is cleared by reading a sufficiently large buffer from the receiver F\+I\+FO such that the F\+I\+FO is filled below the receiver trigger level specified by calling \mbox{\hyperlink{group__UART__FIFO_ga0ce2f31d207024b0f240b2020ab6fd94}{alt\+\_\+16550\+\_\+fifo\+\_\+read()}} or by adjusting the receiver trigger level appropriately by calling \mbox{\hyperlink{group__UART__FIFO_ga2edadfb8154ec759d6f64332cb358799}{alt\+\_\+16550\+\_\+fifo\+\_\+trigger\+\_\+set\+\_\+rx()}}.

In either case, this interrupt can also be cleared by disabling receiver interrupts by calling \mbox{\hyperlink{group__UART__INT_ga943c30127cde7b6810b5f16c5b2ff621}{alt\+\_\+16550\+\_\+int\+\_\+disable\+\_\+rx()}}. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_16550\_INT\_STATUS\_RX\_TIMEOUT@{ALT\_16550\_INT\_STATUS\_RX\_TIMEOUT}!UART Interrupt Interface@{UART Interrupt Interface}}\index{UART Interrupt Interface@{UART Interrupt Interface}!ALT\_16550\_INT\_STATUS\_RX\_TIMEOUT@{ALT\_16550\_INT\_STATUS\_RX\_TIMEOUT}}}\mbox{\Hypertarget{group__UART__INT_gga108129e1efabc17da3950f0b654c62d0aa14278e2d38b09b9c64f968612bed198}\label{group__UART__INT_gga108129e1efabc17da3950f0b654c62d0aa14278e2d38b09b9c64f968612bed198}} 
A\+L\+T\+\_\+16550\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+R\+X\+\_\+\+T\+I\+M\+E\+O\+UT&This interrupt signals that data is available in the receiver F\+I\+FO and that there has been no activity with the receiver F\+I\+FO for the last 4 character frames. In essence, the receiver F\+I\+FO has temporarily settled thus it may be a good time to empty the receiver F\+I\+FO. This interrupt is only available if F\+I\+F\+Os are enabled. The interrupt is cleared by reading from the receiver F\+I\+FO by calling \mbox{\hyperlink{group__UART__FIFO_ga0ce2f31d207024b0f240b2020ab6fd94}{alt\+\_\+16550\+\_\+fifo\+\_\+read()}} or by disabling receiver interrupts by calling \mbox{\hyperlink{group__UART__INT_ga943c30127cde7b6810b5f16c5b2ff621}{alt\+\_\+16550\+\_\+int\+\_\+disable\+\_\+rx()}}. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_16550\_INT\_STATUS\_TX\_IDLE@{ALT\_16550\_INT\_STATUS\_TX\_IDLE}!UART Interrupt Interface@{UART Interrupt Interface}}\index{UART Interrupt Interface@{UART Interrupt Interface}!ALT\_16550\_INT\_STATUS\_TX\_IDLE@{ALT\_16550\_INT\_STATUS\_TX\_IDLE}}}\mbox{\Hypertarget{group__UART__INT_gga108129e1efabc17da3950f0b654c62d0a7854ba28db6c7b7bbedd40ef32d773d5}\label{group__UART__INT_gga108129e1efabc17da3950f0b654c62d0a7854ba28db6c7b7bbedd40ef32d773d5}} 
A\+L\+T\+\_\+16550\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+T\+X\+\_\+\+I\+D\+LE&This interrupt signals that the transmitter is idling. The definition of idling depends on whether F\+I\+F\+Os are enabled or not.

If F\+I\+F\+Os are disabled, this interrupt signals that the transmitter shift register is empty. In this case, the interrupt is cleared by writing data to the U\+A\+RT by calling \mbox{\hyperlink{group__UART__BASIC_gac16e07d06c432803c734854ab9789dcd}{alt\+\_\+16550\+\_\+write()}}.

If F\+I\+FO are enabled, this interrupt signals that the transmitter F\+I\+FO level is below the transmitter trigger level specified. In this case, the interrupt is cleared by writing a sufficiently large buffer to the transmitter F\+I\+FO such that the F\+I\+FO is filled above the transmitter trigger level specified by calling \mbox{\hyperlink{group__UART__FIFO_ga8d30fc6d9735e51d61c10a5ff86c416e}{alt\+\_\+16550\+\_\+fifo\+\_\+write()}} or by adjusting the transmitter trigger level appropriately by calling \mbox{\hyperlink{group__UART__FIFO_ga04495be392cdd03da90dc3480bb50927}{alt\+\_\+16550\+\_\+fifo\+\_\+trigger\+\_\+set\+\_\+tx()}}.

In either case, this interrupt can also be cleared by disabling transmitter interrupts by calling \mbox{\hyperlink{group__UART__INT_ga99c55935e7fd74bb8b9723a60de4e843}{alt\+\_\+16550\+\_\+int\+\_\+disable\+\_\+tx()}}. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_16550\_INT\_STATUS\_MODEM@{ALT\_16550\_INT\_STATUS\_MODEM}!UART Interrupt Interface@{UART Interrupt Interface}}\index{UART Interrupt Interface@{UART Interrupt Interface}!ALT\_16550\_INT\_STATUS\_MODEM@{ALT\_16550\_INT\_STATUS\_MODEM}}}\mbox{\Hypertarget{group__UART__INT_gga108129e1efabc17da3950f0b654c62d0ac1b80d8a9398386d8322e695f41f1ccd}\label{group__UART__INT_gga108129e1efabc17da3950f0b654c62d0ac1b80d8a9398386d8322e695f41f1ccd}} 
A\+L\+T\+\_\+16550\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+M\+O\+D\+EM&Modem status interrupt pending. The interrupt is cleared by reading the modem status by calling \mbox{\hyperlink{group__UART__MODEM_gaf74723b502d6c286c04f948ef002d5cd}{alt\+\_\+16550\+\_\+modem\+\_\+status\+\_\+get()}} or by disabling modem status interrupts by calling \mbox{\hyperlink{group__UART__INT_ga81cdcdc1193bb885af2b35f3c6917b60}{alt\+\_\+16550\+\_\+int\+\_\+disable\+\_\+modem()}}. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_16550\_INT\_STATUS\_NONE@{ALT\_16550\_INT\_STATUS\_NONE}!UART Interrupt Interface@{UART Interrupt Interface}}\index{UART Interrupt Interface@{UART Interrupt Interface}!ALT\_16550\_INT\_STATUS\_NONE@{ALT\_16550\_INT\_STATUS\_NONE}}}\mbox{\Hypertarget{group__UART__INT_gga108129e1efabc17da3950f0b654c62d0a2a38b7cb606028e0f3dcdaaae0f358c6}\label{group__UART__INT_gga108129e1efabc17da3950f0b654c62d0a2a38b7cb606028e0f3dcdaaae0f358c6}} 
A\+L\+T\+\_\+16550\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+N\+O\+NE&No interrupts pending. \\
\hline

\end{DoxyEnumFields}


\subsection{Function Documentation}
\mbox{\Hypertarget{group__UART__INT_ga436e9baa222073e5d8ba56922dfe2847}\label{group__UART__INT_ga436e9baa222073e5d8ba56922dfe2847}} 
\index{UART Interrupt Interface@{UART Interrupt Interface}!alt\_16550\_int\_disable\_all@{alt\_16550\_int\_disable\_all}}
\index{alt\_16550\_int\_disable\_all@{alt\_16550\_int\_disable\_all}!UART Interrupt Interface@{UART Interrupt Interface}}
\subsubsection{\texorpdfstring{alt\_16550\_int\_disable\_all()}{alt\_16550\_int\_disable\_all()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+16550\+\_\+int\+\_\+disable\+\_\+all (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$}]{handle }\end{DoxyParamCaption})}

Disables all interrupts on the U\+A\+RT.


\begin{DoxyParams}{Parameters}
{\em handle} & The U\+A\+RT device handle.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given U\+A\+RT device handle is invalid. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__UART__INT_ga652e3e68bb153de588b222bb2b783770}\label{group__UART__INT_ga652e3e68bb153de588b222bb2b783770}} 
\index{UART Interrupt Interface@{UART Interrupt Interface}!alt\_16550\_int\_disable\_line@{alt\_16550\_int\_disable\_line}}
\index{alt\_16550\_int\_disable\_line@{alt\_16550\_int\_disable\_line}!UART Interrupt Interface@{UART Interrupt Interface}}
\subsubsection{\texorpdfstring{alt\_16550\_int\_disable\_line()}{alt\_16550\_int\_disable\_line()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+16550\+\_\+int\+\_\+disable\+\_\+line (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$}]{handle }\end{DoxyParamCaption})}

Disables the receiver from generating line status interrupts.


\begin{DoxyParams}{Parameters}
{\em handle} & The U\+A\+RT device handle.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given U\+A\+RT device handle is invalid. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__UART__INT_ga81cdcdc1193bb885af2b35f3c6917b60}\label{group__UART__INT_ga81cdcdc1193bb885af2b35f3c6917b60}} 
\index{UART Interrupt Interface@{UART Interrupt Interface}!alt\_16550\_int\_disable\_modem@{alt\_16550\_int\_disable\_modem}}
\index{alt\_16550\_int\_disable\_modem@{alt\_16550\_int\_disable\_modem}!UART Interrupt Interface@{UART Interrupt Interface}}
\subsubsection{\texorpdfstring{alt\_16550\_int\_disable\_modem()}{alt\_16550\_int\_disable\_modem()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+16550\+\_\+int\+\_\+disable\+\_\+modem (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$}]{handle }\end{DoxyParamCaption})}

Disables the U\+A\+RT from generate modem status interrupts.


\begin{DoxyParams}{Parameters}
{\em handle} & The U\+A\+RT device handle.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given U\+A\+RT device handle is invalid. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__UART__INT_ga943c30127cde7b6810b5f16c5b2ff621}\label{group__UART__INT_ga943c30127cde7b6810b5f16c5b2ff621}} 
\index{UART Interrupt Interface@{UART Interrupt Interface}!alt\_16550\_int\_disable\_rx@{alt\_16550\_int\_disable\_rx}}
\index{alt\_16550\_int\_disable\_rx@{alt\_16550\_int\_disable\_rx}!UART Interrupt Interface@{UART Interrupt Interface}}
\subsubsection{\texorpdfstring{alt\_16550\_int\_disable\_rx()}{alt\_16550\_int\_disable\_rx()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+16550\+\_\+int\+\_\+disable\+\_\+rx (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$}]{handle }\end{DoxyParamCaption})}

Disables the receiver F\+I\+FO from generating interrupts.


\begin{DoxyParams}{Parameters}
{\em handle} & The U\+A\+RT device handle.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given U\+A\+RT device handle is invalid. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__UART__INT_ga99c55935e7fd74bb8b9723a60de4e843}\label{group__UART__INT_ga99c55935e7fd74bb8b9723a60de4e843}} 
\index{UART Interrupt Interface@{UART Interrupt Interface}!alt\_16550\_int\_disable\_tx@{alt\_16550\_int\_disable\_tx}}
\index{alt\_16550\_int\_disable\_tx@{alt\_16550\_int\_disable\_tx}!UART Interrupt Interface@{UART Interrupt Interface}}
\subsubsection{\texorpdfstring{alt\_16550\_int\_disable\_tx()}{alt\_16550\_int\_disable\_tx()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+16550\+\_\+int\+\_\+disable\+\_\+tx (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$}]{handle }\end{DoxyParamCaption})}

Disables the transmitter F\+I\+FO from generating interrupts.


\begin{DoxyParams}{Parameters}
{\em handle} & The U\+A\+RT device handle.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given U\+A\+RT device handle is invalid. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__UART__INT_gaf8abf58f6417f82f0035b6bdef71728a}\label{group__UART__INT_gaf8abf58f6417f82f0035b6bdef71728a}} 
\index{UART Interrupt Interface@{UART Interrupt Interface}!alt\_16550\_int\_enable\_line@{alt\_16550\_int\_enable\_line}}
\index{alt\_16550\_int\_enable\_line@{alt\_16550\_int\_enable\_line}!UART Interrupt Interface@{UART Interrupt Interface}}
\subsubsection{\texorpdfstring{alt\_16550\_int\_enable\_line()}{alt\_16550\_int\_enable\_line()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+16550\+\_\+int\+\_\+enable\+\_\+line (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$}]{handle }\end{DoxyParamCaption})}

Enables the receiver to generate line status interrupts. Enabling this interrupt allows for the following interrupt signal(s)\+:
\begin{DoxyItemize}
\item A\+L\+T\+\_\+16550\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+L\+I\+NE
\end{DoxyItemize}

This interrupt is disabled by default.


\begin{DoxyParams}{Parameters}
{\em handle} & The U\+A\+RT device handle.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given U\+A\+RT device handle is invalid. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__UART__INT_ga5bd95b37d6c139f73c7644dc2c37f1a8}\label{group__UART__INT_ga5bd95b37d6c139f73c7644dc2c37f1a8}} 
\index{UART Interrupt Interface@{UART Interrupt Interface}!alt\_16550\_int\_enable\_modem@{alt\_16550\_int\_enable\_modem}}
\index{alt\_16550\_int\_enable\_modem@{alt\_16550\_int\_enable\_modem}!UART Interrupt Interface@{UART Interrupt Interface}}
\subsubsection{\texorpdfstring{alt\_16550\_int\_enable\_modem()}{alt\_16550\_int\_enable\_modem()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+16550\+\_\+int\+\_\+enable\+\_\+modem (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$}]{handle }\end{DoxyParamCaption})}

Enables the U\+A\+RT to generate modem status interrupts. Enabling this interrupt allows for the following interrupt signal(s)\+:
\begin{DoxyItemize}
\item A\+L\+T\+\_\+16550\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+M\+O\+D\+EM
\end{DoxyItemize}

This interrupt is disabled by default.


\begin{DoxyParams}{Parameters}
{\em handle} & The U\+A\+RT device handle.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given U\+A\+RT device handle is invalid. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__UART__INT_gadc2427a611d18ffd5428e21d9b1f686b}\label{group__UART__INT_gadc2427a611d18ffd5428e21d9b1f686b}} 
\index{UART Interrupt Interface@{UART Interrupt Interface}!alt\_16550\_int\_enable\_rx@{alt\_16550\_int\_enable\_rx}}
\index{alt\_16550\_int\_enable\_rx@{alt\_16550\_int\_enable\_rx}!UART Interrupt Interface@{UART Interrupt Interface}}
\subsubsection{\texorpdfstring{alt\_16550\_int\_enable\_rx()}{alt\_16550\_int\_enable\_rx()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+16550\+\_\+int\+\_\+enable\+\_\+rx (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$}]{handle }\end{DoxyParamCaption})}

Enables the receiver F\+I\+FO to generate interrupts. Enabling this interrupt allows for the following interrupt signal(s)\+:
\begin{DoxyItemize}
\item A\+L\+T\+\_\+16550\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+R\+X\+\_\+\+D\+A\+TA
\item A\+L\+T\+\_\+16550\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+R\+X\+\_\+\+T\+I\+M\+E\+O\+UT
\end{DoxyItemize}

This interrupt is disabled by default.

The F\+I\+F\+Os must also be enabled for this interrupt to actually be generated.


\begin{DoxyParams}{Parameters}
{\em handle} & The U\+A\+RT device handle.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given U\+A\+RT device handle is invalid. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__UART__INT_gacf7996755a663902dc9c5bd345056d9b}\label{group__UART__INT_gacf7996755a663902dc9c5bd345056d9b}} 
\index{UART Interrupt Interface@{UART Interrupt Interface}!alt\_16550\_int\_enable\_tx@{alt\_16550\_int\_enable\_tx}}
\index{alt\_16550\_int\_enable\_tx@{alt\_16550\_int\_enable\_tx}!UART Interrupt Interface@{UART Interrupt Interface}}
\subsubsection{\texorpdfstring{alt\_16550\_int\_enable\_tx()}{alt\_16550\_int\_enable\_tx()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+16550\+\_\+int\+\_\+enable\+\_\+tx (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$}]{handle }\end{DoxyParamCaption})}

Enables the transmitter F\+I\+FO to generate interrupts. Enabling this interrupt allows for the following interrupt signal(s)\+:
\begin{DoxyItemize}
\item A\+L\+T\+\_\+16550\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+T\+X\+\_\+\+I\+D\+LE
\end{DoxyItemize}

This interrupt is disabled by default.

The F\+I\+F\+Os must also be enabled for this interrupt to actually be generated.


\begin{DoxyParams}{Parameters}
{\em handle} & The U\+A\+RT device handle.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given U\+A\+RT device handle is invalid. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__UART__INT_gaa99e22c630fced1c320e4b53b763fdf0}\label{group__UART__INT_gaa99e22c630fced1c320e4b53b763fdf0}} 
\index{UART Interrupt Interface@{UART Interrupt Interface}!alt\_16550\_int\_status\_get@{alt\_16550\_int\_status\_get}}
\index{alt\_16550\_int\_status\_get@{alt\_16550\_int\_status\_get}!UART Interrupt Interface@{UART Interrupt Interface}}
\subsubsection{\texorpdfstring{alt\_16550\_int\_status\_get()}{alt\_16550\_int\_status\_get()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+16550\+\_\+int\+\_\+status\+\_\+get (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$}]{handle,  }\item[{\mbox{\hyperlink{group__UART__INT_ga3112f458546736bbc043e8b00662855e}{A\+L\+T\+\_\+16550\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+t}} $\ast$}]{status }\end{DoxyParamCaption})}

Queries the interrupt status of the U\+A\+RT. This returns the highest priority interrupt pending. The appropriate interrupts must be enabled for them be generated in the U\+A\+RT.


\begin{DoxyParams}{Parameters}
{\em handle} & The U\+A\+RT device handle.\\
\hline
{\em status} & \mbox{[}out\mbox{]} Pointer to an output parameter that contains the current interrupt status of the U\+A\+RT.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given U\+A\+RT device handle is invalid. \\
\hline
\end{DoxyRetVals}
