#include "platform/windows/hypervisor/whvp_vcpu.h"
#include "core/arch/x86_64/boot.h"
#include "core/device/irq/local_apic.h"
#include <chrono>
#include <cinttypes>
#include <cstdio>
#include <cstring>
#include <intrin.h>
#include <mutex>
#include <vector>

namespace whvp {

// ---------------------------------------------------------------------------
// RAM-backing map used by the Hyper-V overlay helpers.
//
// The Hyper-V hypercall page and reference TSC page both live in guest RAM.
// Rather than going through WHvWriteGpaRange (which returned E_INVALIDARG
// for 4 KiB overlays on Windows 11 24H2 / Server 2025 during development),
// we remember the HVA that backs each mapped GPA range and memcpy directly.
// WhvpVm::MapMemory calls RegisterRamMapping for every range it maps, and
// the overlay helpers resolve (gpa, size) -> HVA through GpaToHva.
// ---------------------------------------------------------------------------
struct RamMapping {
    uint64_t gpa;
    uint64_t size;
    uint8_t* hva;
};
static std::mutex             g_ram_map_mu;
static std::vector<RamMapping> g_ram_map;

void RegisterRamMapping(uint64_t gpa, void* hva, uint64_t size) {
    std::lock_guard<std::mutex> lk(g_ram_map_mu);
    g_ram_map.push_back({gpa, size, static_cast<uint8_t*>(hva)});
}

// Translate a guest physical address to a host virtual address within a
// single RAM mapping. Returns nullptr if the (gpa, len) range is not fully
// contained in any single registered mapping (e.g. it lands in MMIO or
// straddles the low/high RAM split).
static uint8_t* GpaToHva(uint64_t gpa, uint64_t len) {
    std::lock_guard<std::mutex> lk(g_ram_map_mu);
    for (const auto& m : g_ram_map) {
        if (gpa >= m.gpa && (gpa + len) <= (m.gpa + m.size)) {
            return m.hva + (gpa - m.gpa);
        }
    }
    return nullptr;
}

// Static definitions
WhvpVCpu::ExitStats WhvpVCpu::s_stats_{};
std::atomic<bool>   WhvpVCpu::s_stats_enabled_{false};

// ---------------------------------------------------------------------------
// Hyper-V enlightenment partition-wide state
// ---------------------------------------------------------------------------
// GUEST_OS_ID (0x40000000) and HYPERCALL (0x40000001) are defined per Hyper-V
// TLFS as partition-wide. Linux writes them exactly once from the BP during
// hyperv_init(), but we guard with std::atomic in case of races. A single VM
// per process keeps this as file-local storage.
static std::atomic<uint64_t> g_hv_guest_os_id{0};
static std::atomic<uint64_t> g_hv_hypercall_msr{0};
static std::atomic<bool>     g_hv_hypercall_page_ready{false};

// Reference TSC page: guest points MSR 0x40000021 at a 4 KiB GPA and
// reads (tsc * scale) >> 64 + offset locally — no VM exit per time read.
// Stored partition-wide; all vCPUs share the same page.
static std::atomic<uint64_t> g_hv_tsc_page_msr{0};       // last MSR value written
static std::atomic<uint64_t> g_hv_tsc_freq_hz{0};        // set by SetHypervTscFrequency
static std::atomic<bool>     g_hv_tsc_page_ready{false}; // overlay succeeded

// Partition reference time is defined by TLFS §12 to start at 0 when the
// partition is created, and to advance at a constant 10 MHz (100 ns units).
// Linux feeds HV_X64_MSR_TIME_REF_COUNT and the reference TSC page into
// sched_clock / ktime, which expect a small, monotonic counter starting near
// zero — NOT a Windows FILETIME (epoch 1601, ~1.3e19 when interpreted as
// 100 ns units). Using FILETIME was our bug: on first read sched_clock
// jumped forward by ~13 quintillion nanoseconds, so the boot timeline
// appeared to freeze (every jiffies tick produced the same "time since
// boot" up to float rounding).
//
// Solution: anchor both the MSR and the TSC page to `g_partition_boot_tsc`.
// Reference time is derived purely from the host TSC:
//
//   ref_time_100ns = ((__rdtsc() - boot_tsc) * tsc_scale) >> 64
//
// so MSR 0x40000020 and the TSC page read from guest share the same math
// (sched_clock monotonicity requirement) and start at 0. boot_tsc is
// captured lazily on first MSR / CPUID publish rather than at VM-creation
// time so we don't need to thread anything through WhvpVm::Create; the
// kernel itself treats any non-negative starting point as "now".
static std::atomic<uint64_t> g_partition_boot_tsc{0};

// Lazily capture the partition-start TSC snapshot. The first caller wins;
// everyone else observes the same value.
static uint64_t GetOrInitPartitionBootTsc() {
    uint64_t v = g_partition_boot_tsc.load(std::memory_order_acquire);
    if (v != 0) return v;
    uint64_t snapshot = __rdtsc();
    uint64_t expected = 0;
    if (g_partition_boot_tsc.compare_exchange_strong(
            expected, snapshot,
            std::memory_order_release, std::memory_order_acquire)) {
        return snapshot;
    }
    return expected; // someone else beat us; use their value
}

// HV_REFERENCE_TSC_PAGE layout (TLFS 5.0 §12.7.3).
struct HvReferenceTscPage {
    uint32_t tsc_sequence;
    uint32_t reserved1;
    uint64_t tsc_scale;
    int64_t  tsc_offset;
    uint64_t reserved2[509];
};
static_assert(sizeof(HvReferenceTscPage) == 4096, "TSC page must be 4 KiB");

// Hyper-V hypercall page stub (TLFS 5.0 §3.13).
//   mov eax, HV_STATUS_INVALID_HYPERCALL_CODE (0x2)
//   ret
// We advertise HV_MSR_HYPERCALL_AVAILABLE so Linux's hyperv_init() proceeds
// past its "HYPERCALL MSR not available" early-exit, which in turn unlocks
// VP_INDEX and TIME_REF_COUNT initialization. None of the features we
// advertise require real hypercalls, but Linux still probes a few (e.g.
// hv_query_ext_cap); the stub returns an error status so those probes fail
// gracefully instead of #UD'ing on an empty page.
static const uint8_t kHvHypercallTrampoline[] = {
    0xB8, 0x02, 0x00, 0x00, 0x00, // mov eax, 0x2
    0xC3                           // ret
};

static void OverlayHypercallPage(uint64_t gpa) {
    uint8_t* hva = GpaToHva(gpa, sizeof(kHvHypercallTrampoline));
    if (!hva) {
        LOG_WARN("Hyper-V hypercall page: GPA 0x%" PRIX64 " not in guest RAM "
                 "— guest hypercalls will fault", gpa);
        return;
    }
    std::memcpy(hva, kHvHypercallTrampoline, sizeof(kHvHypercallTrampoline));
    g_hv_hypercall_page_ready.store(true, std::memory_order_release);
    LOG_INFO("Hyper-V hypercall page at gpa=0x%" PRIX64 " (%zu bytes)",
             gpa, sizeof(kHvHypercallTrampoline));
}

// ---------------------------------------------------------------------------
// Reference TSC page helpers
// ---------------------------------------------------------------------------

// TscScale = (10_000_000 * 2^64) / tsc_hz, since the synthetic clock runs at
// 10 MHz (100 ns units, matching MSR 0x40000020). Expressed as
// (2^63 * 20000) / tsc_hz to avoid overflow in a single 64-bit divide.
// Linux's calc: mul_u64_u32_div(1ULL<<63, 20000, tsc_khz) — identical math
// modulo rounding.
static uint64_t ComputeTscScale(uint64_t tsc_hz) {
    if (tsc_hz == 0) return 0;
    // Safe because (2^63) * 20000 fits in 128 bits; use __uint128 via MSVC
    // intrinsics. We split manually to stay portable to clang-cl.
    const uint64_t high = (1ULL << 63);
    // Compute high*20000/tsc_hz without __uint128_t: use _umul128/_udiv128.
    uint64_t hi = 0;
    uint64_t lo = _umul128(high, 20000ULL, &hi);
    uint64_t rem = 0;
    return _udiv128(hi, lo, tsc_hz, &rem);
}

// Cached scale = ComputeTscScale(g_hv_tsc_freq_hz). Populated the first time
// any time-read path needs it (the value is immutable for the lifetime of
// the partition once SetHypervTscFrequency has been called).
static std::atomic<uint64_t> g_hv_tsc_scale{0};

static uint64_t GetOrInitTscScale() {
    uint64_t s = g_hv_tsc_scale.load(std::memory_order_acquire);
    if (s != 0) return s;
    const uint64_t tsc_hz = g_hv_tsc_freq_hz.load(std::memory_order_acquire);
    if (tsc_hz == 0) return 0;
    s = ComputeTscScale(tsc_hz);
    g_hv_tsc_scale.store(s, std::memory_order_release);
    return s;
}

// Current Hyper-V partition reference time in 100 ns units.
//
// Derived from the host TSC so it stays perfectly coherent with the
// reference TSC page (which uses the same tsc_scale). Starts at 0 at
// partition boot, per TLFS §12. Returns 0 until we know the TSC
// frequency (SetHypervTscFrequency has been called); callers are
// responsible for not publishing the TSC page before then.
static uint64_t CurrentHvRefTime100ns() {
    const uint64_t scale = GetOrInitTscScale();
    if (scale == 0) return 0;
    const uint64_t boot_tsc = GetOrInitPartitionBootTsc();
    const uint64_t tsc_now  = __rdtsc();
    // Guard against the rare case where the TSC reading from this core was
    // captured before boot_tsc's publishing core. Clamp to 0 rather than
    // underflow into a huge number.
    if (tsc_now < boot_tsc) return 0;
    const uint64_t delta = tsc_now - boot_tsc;
    uint64_t hi = 0;
    (void)_umul128(delta, scale, &hi);
    return hi;
}

// Build the reference TSC page contents and memcpy them into the guest RAM
// backing for `gpa`. Zero VM exits on subsequent guest reads: the guest just
// loads the page, multiplies, shifts, and adds.
static void OverlayReferenceTscPage(uint64_t gpa) {
    const uint64_t scale = GetOrInitTscScale();
    if (scale == 0) {
        LOG_WARN("Hyper-V TSC page: TSC frequency not set, refusing to enable");
        return;
    }

    HvReferenceTscPage page{};
    // TLFS: readers loop until TscSequence is non-zero AND stable across the
    // read. We publish atomically via memcpy, so any non-zero sequence
    // suffices; use 1 for simplicity.
    page.tsc_sequence = 1;
    page.tsc_scale    = scale;

    // Anchor the page at the same TSC snapshot the MSR path uses, so the
    // guest sees identical values regardless of which interface it samples.
    // TLFS formula: ref_time = ((guest_rdtsc * scale) >> 64) + offset.
    // We want ref_time = ((tsc - boot_tsc) * scale) >> 64, hence
    //   offset = -((boot_tsc * scale) >> 64).
    const uint64_t boot_tsc = GetOrInitPartitionBootTsc();
    uint64_t hi = 0;
    (void)_umul128(boot_tsc, scale, &hi);
    page.tsc_offset = -static_cast<int64_t>(hi);

    uint8_t* hva = GpaToHva(gpa, sizeof(page));
    if (!hva) {
        LOG_WARN("Hyper-V TSC page: GPA 0x%" PRIX64 " not in guest RAM", gpa);
        return;
    }
    std::memcpy(hva, &page, sizeof(page));
    g_hv_tsc_page_ready.store(true, std::memory_order_release);
    LOG_INFO("Hyper-V reference TSC page at gpa=0x%" PRIX64
             " (scale=0x%" PRIX64 ", offset=0x%" PRIX64 ")",
             gpa, page.tsc_scale, static_cast<uint64_t>(page.tsc_offset));
}

void SetHypervTscFrequency(uint64_t tsc_hz) {
    g_hv_tsc_freq_hz.store(tsc_hz, std::memory_order_release);
}

// I/O port range helpers (mirrors HVF classification)
static bool IsUartPort(uint16_t port) {
    return (port >= 0x3F8 && port <= 0x3FF) ||  // COM1
           (port >= 0x2F8 && port <= 0x2FF);     // COM2
}
static bool IsPitPort(uint16_t port) {
    return port >= 0x40 && port <= 0x43;
}
static bool IsAcpiPort(uint16_t port) {
    return port == 0x600 || port == 0x604 ||     // ACPI PM1a event/ctrl
           (port >= 0xB000 && port <= 0xB0FF);   // ACPI GPE
}
static bool IsPicPort(uint16_t port) {
    return (port == 0x20 || port == 0x21) ||     // PIC1
           (port == 0xA0 || port == 0xA1);       // PIC2
}
static bool IsRtcPort(uint16_t port) {
    return port == 0x70 || port == 0x71;
}
static bool IsPciPort(uint16_t port) {
    return port == 0xCF8 || port == 0xCFC ||
           (port >= 0xCF8 && port <= 0xCFF);
}
// Sink ports: writes are silently ignored, reads return 0xFF
static bool IsSinkPort(uint16_t port) {
    return port == 0x80 ||                       // POST code port
           port == 0xED;                         // I/O delay port
}

// MMIO address range helpers
static constexpr uint64_t kLapicBase   = 0xFEE00000ULL;
static constexpr uint64_t kLapicEnd    = 0xFEE01000ULL;
static constexpr uint64_t kIoApicBase  = 0xFEC00000ULL;
static constexpr uint64_t kIoApicEnd   = 0xFEC01000ULL;
// LAPIC register offsets of interest
static constexpr uint32_t kLapicRegEoi   = 0x0B0;
static constexpr uint32_t kLapicRegTpr   = 0x080;
static constexpr uint32_t kLapicRegIcr   = 0x300;
static constexpr uint32_t kLapicRegTimer = 0x320;

void WhvpVCpu::PrintExitStats() {
    auto& s = s_stats_;
    uint64_t total = s.total.load(std::memory_order_relaxed);
    if (total == 0) return;

    fprintf(stderr,
        "[WHVP ExitStats] total=%" PRIu64 "\n"
        "  io=%" PRIu64 " mmio=%" PRIu64 " hlt=%" PRIu64
        " canceled=%" PRIu64 " cpuid=%" PRIu64 " msr=%" PRIu64
        " irq_wnd=%" PRIu64 " apic_eoi=%" PRIu64
        " unsupported=%" PRIu64 " exception=%" PRIu64
        " invalid_reg=%" PRIu64 " other=%" PRIu64 "\n"
        "  IO breakdown:"
        " uart=%" PRIu64 " pit=%" PRIu64 " acpi=%" PRIu64
        " pci=%" PRIu64 " pic=%" PRIu64 " rtc=%" PRIu64
        " sink=%" PRIu64 " other=%" PRIu64 "\n"
        "  MMIO LAPIC:"
        " eoi=%" PRIu64 " tpr=%" PRIu64 " icr=%" PRIu64
        " timer=%" PRIu64 " other=%" PRIu64
        "  ioapic=%" PRIu64 " mmio_other=%" PRIu64 "\n"
        "  WRMSR:"
        " kvmclock=%" PRIu64 " efer=%" PRIu64 " apicbase=%" PRIu64
        " other=%" PRIu64 " top_msr=0x%X(%" PRIu64 ")\n"
        "  RDMSR:"
        " apicbase=%" PRIu64 " other=%" PRIu64 "\n"
        "  MMIO top GPA pages:",
        total,
        s.io.load(), s.mmio.load(), s.hlt.load(),
        s.canceled.load(), s.cpuid.load(), s.msr.load(),
        s.irq_wnd.load(), s.apic_eoi.load(),
        s.unsupported.load(), s.exception.load(),
        s.invalid_reg.load(), s.other.load(),
        s.io_uart.load(), s.io_pit.load(), s.io_acpi.load(),
        s.io_pci.load(), s.io_pic.load(), s.io_rtc.load(),
        s.io_sink.load(), s.io_other.load(),
        s.mmio_lapic_eoi.load(), s.mmio_lapic_tpr.load(),
        s.mmio_lapic_icr.load(), s.mmio_lapic_timer.load(),
        s.mmio_lapic_other.load(), s.mmio_ioapic.load(), s.mmio_other.load(),
        s.wrmsr_kvmclock.load(), s.wrmsr_efer.load(),
        s.wrmsr_apicbase.load(), s.wrmsr_other.load(),
        s.wrmsr_top_msr.load(), s.wrmsr_top_count.load(),
        s.rdmsr_apicbase.load(), s.rdmsr_other.load());
    static const char* kVirtioNames[] = {
        "blk", "net", "kbd", "tablet", "gpu", "serial", "fs", "snd"
    };
    fprintf(stderr, "  VirtIO MMIO:");
    for (int i = 0; i < ExitStats::kVirtioDevCount; ++i) {
        uint64_t cnt = s.virtio_dev[i].load(std::memory_order_relaxed);
        if (cnt) fprintf(stderr, " %s=%" PRIu64, kVirtioNames[i], cnt);
    }
    uint64_t nv = s.mmio_non_virtio.load(std::memory_order_relaxed);
    if (nv) fprintf(stderr, " non_virtio=%" PRIu64, nv);
    fprintf(stderr, "\n");
}

WhvpVCpu::~WhvpVCpu() {
    if (vm_) {
        vm_->OnVCpuDestroyed(vp_index_);
        vm_ = nullptr;
    }
    if (emulator_) {
        WHvEmulatorDestroyEmulator(emulator_);
        emulator_ = nullptr;
    }
    if (partition_) {
        WHvDeleteVirtualProcessor(partition_, vp_index_);
    }
}

std::unique_ptr<WhvpVCpu> WhvpVCpu::Create(WhvpVm& vm, uint32_t vp_index,
                                             AddressSpace* addr_space) {
    auto vcpu = std::unique_ptr<WhvpVCpu>(new WhvpVCpu());
    vcpu->vm_ = &vm;
    vcpu->partition_ = vm.Handle();
    vcpu->vp_index_ = vp_index;
    vcpu->addr_space_ = addr_space;

    HRESULT hr = WHvCreateVirtualProcessor(vm.Handle(), vp_index, 0);
    if (FAILED(hr)) {
        LOG_ERROR("WHvCreateVirtualProcessor(%u) failed: 0x%08lX", vp_index, hr);
        return nullptr;
    }

    // Soft-APIC fallback: when the partition isn't running its own LAPIC
    // emulation (pre-1809 hosts or AGENTSPHERE_SOFT_APIC=1 override), WHPX leaves
    // the guest-visible IA32_APIC_BASE MSR at 0. Linux then doesn't know
    // where to find its LAPIC and triple-faults during early SMP setup.
    // Prime the MSR to the standard xAPIC base with APIC-enabled + BSP flag,
    // mirroring what HVF does on macOS and what real hardware has at reset.
    if (vm.SoftApic()) {
        WHV_REGISTER_NAME  ab_name = WHvX64RegisterApicBase;
        WHV_REGISTER_VALUE ab_val{};
        ab_val.Reg64 = 0xFEE00000ULL | (1ULL << 11) |
                       (vp_index == 0 ? (1ULL << 8) : 0);
        HRESULT hr_ab = WHvSetVirtualProcessorRegisters(
            vm.Handle(), vp_index, &ab_name, 1, &ab_val);
        if (FAILED(hr_ab)) {
            LOG_WARN("Set IA32_APIC_BASE for vCPU %u failed: 0x%08lX",
                     vp_index, hr_ab);
        } else {
            LOG_INFO("vCPU %u IA32_APIC_BASE = 0x%" PRIX64 " (soft APIC)",
                     vp_index, ab_val.Reg64);
        }
    }

    // Read the APIC ID that WHVP assigned (may differ from vp_index on
    // systems where the hypervisor maps host physical APIC IDs).
    WHV_REGISTER_NAME apic_name = WHvX64RegisterApicId;
    WHV_REGISTER_VALUE apic_val{};
    hr = WHvGetVirtualProcessorRegisters(vm.Handle(), vp_index, &apic_name, 1, &apic_val);
    if (SUCCEEDED(hr)) {
        LOG_INFO("vCPU %u: WHvX64RegisterApicId raw Reg64=0x%016llX",
                 vp_index, (unsigned long long)apic_val.Reg64);
        // WHVP may return the APIC ID in xAPIC MMIO format (bits [31:24])
        // or as a direct value in the low bits. Try both, then fall back
        // to vp_index to guarantee unique IDs across vCPUs.
        uint32_t id_shifted = static_cast<uint32_t>((apic_val.Reg64 >> 24) & 0xFF);
        uint32_t id_direct  = static_cast<uint32_t>(apic_val.Reg64 & 0xFFFFFFFF);
        if (id_shifted != 0 || vp_index == 0) {
            vcpu->apic_id_ = id_shifted;
        } else if (id_direct != 0) {
            vcpu->apic_id_ = id_direct;
        } else {
            vcpu->apic_id_ = vp_index;
        }
    } else {
        vcpu->apic_id_ = vp_index;
        LOG_WARN("Failed to read APIC ID for vCPU %u: 0x%08lX, assuming %u",
                 vp_index, hr, vp_index);
    }

    if (!vcpu->CreateEmulator()) {
        return nullptr;
    }

    vm.OnVCpuCreated(vp_index, vcpu.get());

    LOG_INFO("vCPU %u created (APIC ID %u)", vp_index, vcpu->apic_id_);
    return vcpu;
}

// ---------------------------------------------------------------------------
// Soft-APIC interrupt injection (Windows 10 1803 fallback)
// ---------------------------------------------------------------------------

void WhvpVCpu::QueueInterrupt(uint32_t vector) {
    {
        std::lock_guard<std::mutex> lk(irq_mutex_);
        pending_irqs_.push(vector);
    }
    irq_cv_.notify_one();
}

bool WhvpVCpu::HasPendingInterrupt() {
    std::lock_guard<std::mutex> lk(irq_mutex_);
    return !pending_irqs_.empty();
}

bool WhvpVCpu::WaitForInterrupt(uint32_t timeout_ms) {
    std::unique_lock<std::mutex> lk(irq_mutex_);
    if (!pending_irqs_.empty()) return true;
    irq_cv_.wait_for(lk, std::chrono::milliseconds(timeout_ms),
                     [this]() { return !pending_irqs_.empty(); });
    return !pending_irqs_.empty();
}

void WhvpVCpu::SetInterruptWindowRequested(bool on) {
    // WHvX64RegisterDeliverabilityNotifications.InterruptNotification asks
    // WHPX to exit with WHvRunVpExitReasonX64InterruptWindow as soon as the
    // guest is ready to accept an external interrupt. Must be cleared once
    // the vector is injected or WHPX keeps generating window exits.
    //
    // Standalone form used by exit handlers (e.g. InterruptWindow exit that
    // wants to clear the notification). The hot pre-run path packs this into
    // the same batched SetRegisters call as PendingInterruption instead of
    // calling this helper separately.
    if (on == irq_window_active_) return;

    WHV_REGISTER_NAME name = WHvX64RegisterDeliverabilityNotifications;
    WHV_REGISTER_VALUE val{};
    val.DeliverabilityNotifications.InterruptNotification = on ? 1 : 0;
    HRESULT hr = WHvSetVirtualProcessorRegisters(
        partition_, vp_index_, &name, 1, &val);
    if (FAILED(hr)) {
        LOG_WARN("Set DeliverabilityNotifications(%d) failed: 0x%08lX",
                 on ? 1 : 0, hr);
        return;
    }
    irq_window_active_ = on;
}

void WhvpVCpu::TryInjectInterrupt() {
    if (!vm_ || !vm_->SoftApic()) return;

    // Snapshot queue head under the lock and decide what to do. We consult
    // only the cached guest-interruptibility state produced by the previous
    // post-run — re-reading WHvRegisterPendingInterruption here would see
    // the value we last wrote (WHPX doesn't clear that register until the
    // next VM entry actually consumes the vector), which used to make us
    // think "an event is already pending, skip" forever and deadlock the
    // guest in HLT / spin-wait loops.
    uint32_t vector = 0;
    bool have_vector = false;
    bool more_pending = false;
    bool want_window = false;

    {
        std::lock_guard<std::mutex> lk(irq_mutex_);
        if (pending_irqs_.empty()) {
            // Nothing to deliver — make sure we're not still asking WHPX for
            // a window exit (would otherwise storm us with spurious ones).
            if (!irq_window_active_) return;
            SetInterruptWindowRequested(false);
            return;
        }

        // Have a pending vector. Can we deliver right now?
        if (cached_interruption_pending_ || !cached_interruptable_) {
            // Guest is mid-interrupt-delivery or in an interrupt shadow or
            // has IF=0. Ask WHPX to bounce us back out as soon as that
            // clears, and leave the vector on the queue.
            want_window = true;
        } else {
            // Good to inject. Pop one vector; if the queue still has more,
            // we keep the window active so the next X64InterruptWindow exit
            // drains the rest.
            vector = pending_irqs_.front();
            pending_irqs_.pop();
            have_vector = true;
            more_pending = !pending_irqs_.empty();
            want_window = more_pending;
        }
    }

    // Batch the register writes: PendingInterruption (if injecting) and
    // DeliverabilityNotifications (if its state needs to change) go in one
    // WHvSetVirtualProcessorRegisters call — matches QEMU's pre_run.
    WHV_REGISTER_NAME  names[2];
    WHV_REGISTER_VALUE values[2]{};
    uint32_t n = 0;

    if (have_vector) {
        names[n] = WHvRegisterPendingInterruption;
        values[n].PendingInterruption.InterruptionPending = 1;
        values[n].PendingInterruption.InterruptionType = 0; // external IRQ
        values[n].PendingInterruption.InterruptionVector = vector;
        n++;
    }
    if (want_window != irq_window_active_) {
        names[n] = WHvX64RegisterDeliverabilityNotifications;
        values[n].DeliverabilityNotifications.InterruptNotification =
            want_window ? 1 : 0;
        n++;
    }
    if (n == 0) return;

    HRESULT hr = WHvSetVirtualProcessorRegisters(
        partition_, vp_index_, names, n, values);
    if (FAILED(hr)) {
        LOG_WARN("TryInject: set regs(%u) failed: 0x%08lX "
                 "(vec=%u,window=%d)",
                 n, hr, have_vector ? vector : 0, want_window ? 1 : 0);
        // Re-queue the popped vector at the head so the next pass retries.
        if (have_vector) {
            std::lock_guard<std::mutex> relk(irq_mutex_);
            std::queue<uint32_t> q;
            q.push(vector);
            while (!pending_irqs_.empty()) {
                q.push(pending_irqs_.front());
                pending_irqs_.pop();
            }
            pending_irqs_ = std::move(q);
        }
        return;
    }

    if (have_vector) {
        // We just handed WHPX a vector to consume on the next VM entry, so
        // the cached "is pending" flag must reflect that until we observe a
        // fresh post-run snapshot. Otherwise a second TryInjectInterrupt in
        // the same RunOnce iteration (shouldn't happen today, but defensive)
        // could try to overwrite the slot.
        cached_interruption_pending_ = true;
    }
    irq_window_active_ = want_window;
}

void WhvpVCpu::OnThreadInit() {
    LocalApic::SetCurrentCpu(vp_index_);
}

bool WhvpVCpu::CreateEmulator() {
    WHV_EMULATOR_CALLBACKS cb{};
    cb.Size = sizeof(cb);
    cb.WHvEmulatorIoPortCallback = OnIoPort;
    cb.WHvEmulatorMemoryCallback = OnMemory;
    cb.WHvEmulatorGetVirtualProcessorRegisters = OnGetRegisters;
    cb.WHvEmulatorSetVirtualProcessorRegisters = OnSetRegisters;
    cb.WHvEmulatorTranslateGvaPage = OnTranslateGva;

    HRESULT hr = WHvEmulatorCreateEmulator(&cb, &emulator_);
    if (FAILED(hr)) {
        LOG_ERROR("WHvEmulatorCreateEmulator failed: 0x%08lX", hr);
        return false;
    }
    return true;
}

bool WhvpVCpu::SetRegisters(const WHV_REGISTER_NAME* names,
                             const WHV_REGISTER_VALUE* values, uint32_t count) {
    HRESULT hr = WHvSetVirtualProcessorRegisters(
        partition_, vp_index_, names, count, values);
    if (FAILED(hr)) {
        LOG_ERROR("WHvSetVirtualProcessorRegisters failed: 0x%08lX", hr);
        return false;
    }
    return true;
}

bool WhvpVCpu::GetRegisters(const WHV_REGISTER_NAME* names,
                             WHV_REGISTER_VALUE* values, uint32_t count) {
    HRESULT hr = WHvGetVirtualProcessorRegisters(
        partition_, vp_index_, names, count, values);
    if (FAILED(hr)) {
        LOG_ERROR("WHvGetVirtualProcessorRegisters failed: 0x%08lX", hr);
        return false;
    }
    return true;
}

void WhvpVCpu::CancelRun() {
    WHvCancelRunVirtualProcessor(partition_, vp_index_, 0);
    // Soft-APIC path: also wake a halted vCPU that's parked inside
    // WaitForInterrupt on the condition variable. Harmless on the hard path.
    irq_cv_.notify_one();
}

bool WhvpVCpu::SetupBootRegisters(uint8_t* ram) {
    using x86::GdtEntry;
    namespace Layout = x86::Layout;

    // Write GDT into guest memory
    GdtEntry* gdt = reinterpret_cast<GdtEntry*>(ram + Layout::kGdtBase);
    gdt->null   = 0x0000000000000000ULL;
    gdt->unused = 0x0000000000000000ULL;
    // 32-bit code: base=0, limit=0xFFFFF, G=1 D=1 P=1 DPL=0 S=1 type=0xB
    gdt->code32 = 0x00CF9B000000FFFFULL;
    // 32-bit data: base=0, limit=0xFFFFF, G=1 D=1 P=1 DPL=0 S=1 type=0x3
    gdt->data32 = 0x00CF93000000FFFFULL;

    WHV_REGISTER_NAME names[64]{};
    WHV_REGISTER_VALUE values[64]{};
    uint32_t i = 0;

    // GDTR
    names[i] = WHvX64RegisterGdtr;
    values[i].Table.Base = Layout::kGdtBase;
    values[i].Table.Limit = sizeof(GdtEntry) - 1;
    i++;

    // IDTR (empty, kernel will set its own)
    names[i] = WHvX64RegisterIdtr;
    values[i].Table.Base = 0;
    values[i].Table.Limit = 0;
    i++;

    // CS = selector 0x10 (code segment)
    names[i] = WHvX64RegisterCs;
    values[i].Segment.Base = 0;
    values[i].Segment.Limit = 0xFFFFFFFF;
    values[i].Segment.Selector = 0x10;
    values[i].Segment.Attributes = 0xC09B;  // G=1 D=1 P=1 S=1 type=0xB
    i++;

    // DS, ES, SS = selector 0x18 (data segment)
    auto SetDataSeg = [&](WHV_REGISTER_NAME name) {
        names[i] = name;
        values[i].Segment.Base = 0;
        values[i].Segment.Limit = 0xFFFFFFFF;
        values[i].Segment.Selector = 0x18;
        values[i].Segment.Attributes = 0xC093;  // G=1 D=1 P=1 S=1 type=0x3
        i++;
    };
    SetDataSeg(WHvX64RegisterDs);
    SetDataSeg(WHvX64RegisterEs);
    SetDataSeg(WHvX64RegisterSs);

    // FS, GS with null selectors
    auto SetNullSeg = [&](WHV_REGISTER_NAME name) {
        names[i] = name;
        values[i].Segment.Base = 0;
        values[i].Segment.Limit = 0;
        values[i].Segment.Selector = 0;
        values[i].Segment.Attributes = 0;
        i++;
    };
    SetNullSeg(WHvX64RegisterFs);
    SetNullSeg(WHvX64RegisterGs);

    // TR (task register) - must be valid for WHVP
    names[i] = WHvX64RegisterTr;
    values[i].Segment.Base = 0;
    values[i].Segment.Limit = 0;
    values[i].Segment.Selector = 0;
    values[i].Segment.Attributes = 0x008B;  // P=1 type=busy 32-bit TSS
    i++;

    // LDTR
    names[i] = WHvX64RegisterLdtr;
    values[i].Segment.Base = 0;
    values[i].Segment.Limit = 0;
    values[i].Segment.Selector = 0;
    values[i].Segment.Attributes = 0x0082;  // P=1 type=LDT
    i++;

    // RIP = kernel entry point
    names[i] = WHvX64RegisterRip;
    values[i].Reg64 = Layout::kKernelBase;
    i++;

    // RSI = pointer to boot_params
    names[i] = WHvX64RegisterRsi;
    values[i].Reg64 = Layout::kBootParams;
    i++;

    // RFLAGS = bit 1 always set
    names[i] = WHvX64RegisterRflags;
    values[i].Reg64 = 0x2;
    i++;

    // CR0 = PE (protected mode) + ET (math coprocessor)
    names[i] = WHvX64RegisterCr0;
    values[i].Reg64 = 0x11;
    i++;

    // Zero out general purpose registers
    WHV_REGISTER_NAME gp_regs[] = {
        WHvX64RegisterRax, WHvX64RegisterRbx, WHvX64RegisterRcx,
        WHvX64RegisterRdx, WHvX64RegisterRdi, WHvX64RegisterRbp,
        WHvX64RegisterRsp,
    };
    for (auto name : gp_regs) {
        names[i] = name;
        values[i].Reg64 = 0;
        i++;
    }

    return SetRegisters(names, values, i);
}

bool WhvpVCpu::NeedsStartupWait() const {
    // AP threads only need to wait when we're running without an in-partition
    // LAPIC; otherwise WHPX's xAPIC emulation manages INIT/SIPI itself and
    // delivers the AP to its startup RIP without Vm::VCpuThread's help.
    return vm_ && vm_->SoftApic();
}

void WhvpVCpu::OnStartup(const VCpuStartupState& state) {
    // Real-mode entry: CS = vector << 8, CS.base = vector << 12, IP = 0.
    // This mirrors the Intel SDM Vol3 8.4.3 AP startup state after SIPI and
    // matches HvfVCpu::SetupSipiRegisters on macOS.
    const uint8_t  vec      = state.sipi_vector;
    const uint16_t cs_sel   = static_cast<uint16_t>(vec) << 8;
    const uint64_t cs_base  = static_cast<uint64_t>(vec) << 12;

    WHV_REGISTER_NAME  names[16]{};
    WHV_REGISTER_VALUE values[16]{};
    uint32_t n = 0;

    auto SetSeg = [&](WHV_REGISTER_NAME name, uint16_t sel, uint64_t base,
                      uint16_t attr) {
        names[n] = name;
        values[n].Segment.Selector = sel;
        values[n].Segment.Base = base;
        values[n].Segment.Limit = 0xFFFF;
        values[n].Segment.Attributes = attr;
        n++;
    };
    // CS: 16-bit code, RE/A, present (type=0xB, S=1, P=1 → 0x9B)
    SetSeg(WHvX64RegisterCs, cs_sel, cs_base, 0x9B);
    // DS/ES/SS/FS/GS: 16-bit data, RW/A, present (type=0x3, S=1, P=1 → 0x93)
    SetSeg(WHvX64RegisterDs, 0, 0, 0x93);
    SetSeg(WHvX64RegisterEs, 0, 0, 0x93);
    SetSeg(WHvX64RegisterSs, 0, 0, 0x93);
    SetSeg(WHvX64RegisterFs, 0, 0, 0x93);
    SetSeg(WHvX64RegisterGs, 0, 0, 0x93);

    // CR0: clear PE/PG so we're in real mode. Bit 0x10 (ET) kept for legacy
    // coprocessor; bit 0x20000000 (NW) + 0x40000000 (CD) mirrors reset state.
    names[n]        = WHvX64RegisterCr0;
    values[n].Reg64 = 0x60000010ULL;
    n++;
    names[n]        = WHvX64RegisterCr3;
    values[n].Reg64 = 0;
    n++;
    names[n]        = WHvX64RegisterCr4;
    values[n].Reg64 = 0;
    n++;
    names[n]        = WHvX64RegisterEfer;
    values[n].Reg64 = 0;
    n++;

    names[n]        = WHvX64RegisterRip;
    values[n].Reg64 = 0;
    n++;
    names[n]        = WHvX64RegisterRflags;
    values[n].Reg64 = 0x2;
    n++;

    if (!SetRegisters(names, values, n)) {
        LOG_ERROR("vCPU %u SIPI register setup failed (vector=0x%X)",
                  vp_index_, vec);
        return;
    }
    LOG_INFO("vCPU %u SIPI: CS=%04X:0000 (base=0x%" PRIX64 "), real mode",
             vp_index_, cs_sel, cs_base);
}

VCpuExitAction WhvpVCpu::RunOnce() {
    // On the soft-APIC path, drain one pending interrupt into the
    // WHvRegisterPendingInterruption slot (or request a window exit if the
    // guest is currently blocking interrupts). No-op when the hypervisor's
    // in-partition APIC emulation is driving injection.
    TryInjectInterrupt();

    WHV_RUN_VP_EXIT_CONTEXT exit_ctx{};
    HRESULT hr = WHvRunVirtualProcessor(
        partition_, vp_index_, &exit_ctx, sizeof(exit_ctx));
    if (FAILED(hr)) {
        LOG_ERROR("WHvRunVirtualProcessor failed: 0x%08lX", hr);
        return VCpuExitAction::kError;
    }

    // Post-run: snapshot guest interruptibility straight out of the exit
    // context. ExecutionState.InterruptionPending / InterruptShadow are
    // written by WHPX at exit time and reflect the TRUE state of the VP —
    // unlike WHvRegisterPendingInterruption, which is persistent and would
    // keep returning "pending=1" until the next VM entry actually consumes
    // it. TryInjectInterrupt on the next iteration reads these caches.
    cached_interruption_pending_ =
        exit_ctx.VpContext.ExecutionState.InterruptionPending != 0;
    cached_interruptable_ =
        (exit_ctx.VpContext.Rflags & 0x200) != 0 &&
        exit_ctx.VpContext.ExecutionState.InterruptShadow == 0;

    const bool stats = s_stats_enabled_.load(std::memory_order_relaxed);
    if (stats) {
        s_stats_.total.fetch_add(1, std::memory_order_relaxed);

        // Print every ~5 seconds
        using namespace std::chrono;
        uint64_t now_ms = (uint64_t)duration_cast<milliseconds>(
            steady_clock::now().time_since_epoch()).count();
        uint64_t last = s_stats_.last_print_time.load(std::memory_order_relaxed);
        if (now_ms - last >= 5000 &&
            s_stats_.last_print_time.compare_exchange_weak(
                last, now_ms, std::memory_order_relaxed)) {
            PrintExitStats();
        }
    }

    switch (exit_ctx.ExitReason) {
    case WHvRunVpExitReasonX64IoPortAccess:
        if (stats) s_stats_.io.fetch_add(1, std::memory_order_relaxed);
        return HandleIoPort(exit_ctx.VpContext, exit_ctx.IoPortAccess);

    case WHvRunVpExitReasonMemoryAccess:
        if (stats) s_stats_.mmio.fetch_add(1, std::memory_order_relaxed);
        return HandleMmio(exit_ctx.VpContext, exit_ctx.MemoryAccess);

    case WHvRunVpExitReasonX64Halt: {
        if (stats) s_stats_.hlt.fetch_add(1, std::memory_order_relaxed);
        // On the hardware-APIC path WHPX's in-partition LAPIC will wake the
        // vCPU out of HLT itself whenever a vector is pending, so seeing a
        // Halt exit with IF=0 is a strong signal the guest has triple-
        // faulted into a permanent halt (no external IRQ will resume it).
        //
        // On the software-APIC path (pre-1809 / AGENTSPHERE_SOFT_APIC) IF=0 is
        // perfectly legal: Linux's AP trampoline runs in real mode with
        // IF=0 for a long stretch, and we rely on the generic WaitForInter-
        // rupt condition variable + CancelRun to break out of HLT once an
        // IRQ is queued. Killing the VM here aborts SMP bring-up right
        // after the APs reach their first HLT.
        if (!vm_ || !vm_->SoftApic()) {
            if (!(exit_ctx.VpContext.Rflags & 0x200)) {
                LOG_INFO("CPU halted with interrupts disabled — treating as shutdown");
                return VCpuExitAction::kShutdown;
            }
        }
        // Soft-APIC path needs no special workaround here: the post-run
        // cache above already recorded ExecutionState.InterruptionPending
        // correctly (WHPX clears it on the HLT-producing entry once the
        // previous vector was consumed), so the next TryInjectInterrupt
        // will happily load a fresh vector from our queue.
        return VCpuExitAction::kHalt;
    }

    case WHvRunVpExitReasonCanceled:
        if (stats) s_stats_.canceled.fetch_add(1, std::memory_order_relaxed);
        return VCpuExitAction::kContinue;

    case WHvRunVpExitReasonX64ApicEoi:
        if (stats) s_stats_.apic_eoi.fetch_add(1, std::memory_order_relaxed);
        return VCpuExitAction::kContinue;

    case WHvRunVpExitReasonUnsupportedFeature:
        if (stats) s_stats_.unsupported.fetch_add(1, std::memory_order_relaxed);
        LOG_WARN("Unsupported feature at RIP=0x%" PRIX64 " (feature=%u)",
                 exit_ctx.VpContext.Rip,
                 exit_ctx.UnsupportedFeature.FeatureCode);
        return VCpuExitAction::kContinue;

    case WHvRunVpExitReasonX64InterruptWindow:
        if (stats) s_stats_.irq_wnd.fetch_add(1, std::memory_order_relaxed);
        // WHPX auto-clears InterruptNotification when it fires the window
        // exit. Mirror that so our next TryInjectInterrupt won't skip the
        // re-arm SetRegisters call thinking the notification is still live.
        irq_window_active_ = false;
        return VCpuExitAction::kContinue;

    case WHvRunVpExitReasonUnrecoverableException:
        if (stats) s_stats_.exception.fetch_add(1, std::memory_order_relaxed);
        LOG_ERROR("Unrecoverable guest exception at RIP=0x%" PRIX64,
                  exit_ctx.VpContext.Rip);
        return VCpuExitAction::kError;

    case WHvRunVpExitReasonInvalidVpRegisterValue:
        if (stats) s_stats_.invalid_reg.fetch_add(1, std::memory_order_relaxed);
        LOG_ERROR("Invalid VP register value at RIP=0x%" PRIX64,
                  exit_ctx.VpContext.Rip);
        return VCpuExitAction::kError;

    case WHvRunVpExitReasonX64Cpuid: {
        if (stats) s_stats_.cpuid.fetch_add(1, std::memory_order_relaxed);
        auto& cpuid = exit_ctx.CpuidAccess;
        WHV_REGISTER_NAME reg_names[] = {
            WHvX64RegisterRax, WHvX64RegisterRbx,
            WHvX64RegisterRcx, WHvX64RegisterRdx,
            WHvX64RegisterRip,
        };
        WHV_REGISTER_VALUE vals[5]{};
        vals[0].Reg64 = cpuid.DefaultResultRax;
        vals[1].Reg64 = cpuid.DefaultResultRbx;
        vals[2].Reg64 = cpuid.DefaultResultRcx;
        vals[3].Reg64 = cpuid.DefaultResultRdx;
        vals[4].Reg64 = exit_ctx.VpContext.Rip +
                         exit_ctx.VpContext.InstructionLength;

        if (cpuid.Rax == 1) {
            // EBX[31:24] = Initial APIC ID — must match MADT
            vals[1].Reg64 = (vals[1].Reg64 & 0x00FFFFFF) |
                            (static_cast<uint64_t>(apic_id_) << 24);
        } else if (cpuid.Rax == 7) {
            // Leaf 7 subleaf 2 advertises the "extended" MSR_IA32_SPEC_CTRL
            // bits (IPRED_CTRL, RRSBA_CTRL, BHI_CTRL, ...). WHPX passes the
            // host CPUID through but rejects WRMSR SPEC_CTRL with any of
            // those new bits — Linux 6.8+ sees IPRED_CTRL=1 on 13th-gen
            // Intel hosts and writes SPEC_CTRL bit 10 from
            // common_interrupt_return, which #GPs and kills init. Force
            // subleaf 2 to all-zero; leaf-0 keeps the static CpuidResultList
            // override which already strips AVX-512 (and more on soft APIC).
            if (cpuid.Rcx == 2) {
                vals[0].Reg64 = 0;
                vals[1].Reg64 = 0;
                vals[2].Reg64 = 0;
                vals[3].Reg64 = 0;
            }
            // Subleaves 0 and 1 fall through to DefaultResult* which already
            // reflects our leaf-7 static override.
        } else if (cpuid.Rax == 0xB || cpuid.Rax == 0x1F) {
            // x2APIC topology leaves: EDX = x2APIC ID
            vals[3].Reg64 = apic_id_;
        }

        SetRegisters(reg_names, vals, 5);
        return VCpuExitAction::kContinue;
    }

    case WHvRunVpExitReasonX64MsrAccess: {
        if (stats) s_stats_.msr.fetch_add(1, std::memory_order_relaxed);
        auto& msr = exit_ctx.MsrAccess;
        WHV_REGISTER_NAME rip_name = WHvX64RegisterRip;
        WHV_REGISTER_VALUE rip_val{};
        rip_val.Reg64 = exit_ctx.VpContext.Rip +
                        exit_ctx.VpContext.InstructionLength;

        if (!msr.AccessInfo.IsWrite) {
            if (stats) {
                if (msr.MsrNumber == 0x1B)
                    s_stats_.rdmsr_apicbase.fetch_add(1, std::memory_order_relaxed);
                else
                    s_stats_.rdmsr_other.fetch_add(1, std::memory_order_relaxed);
            }

            // Hyper-V enlightenment MSRs. Advertised via CPUID 0x40000003:
            //   EAX[1] reference counter, EAX[5] hypercall, EAX[6] VP index,
            //   EAX[8] frequency MSRs, EAX[9] reference TSC page.
            uint64_t read_val = 0;
            switch (msr.MsrNumber) {
            case 0x40000000: {
                // HV_X64_MSR_GUEST_OS_ID: readback of guest-written identifier.
                read_val = g_hv_guest_os_id.load(std::memory_order_acquire);
                break;
            }
            case 0x40000001: {
                // HV_X64_MSR_HYPERCALL: readback of guest-written enable+GPA.
                read_val = g_hv_hypercall_msr.load(std::memory_order_acquire);
                break;
            }
            case 0x40000002: {
                // HV_X64_MSR_VP_INDEX: per-vCPU identifier.
                read_val = vp_index_;
                break;
            }
            case 0x40000020: {
                // HV_X64_MSR_TIME_REF_COUNT: partition-wide monotonic counter
                // in 100 ns units, starting at 0 when the partition was
                // created (TLFS §12.4.1). Derived from (host_tsc - boot_tsc)
                // so it stays lock-step with the reference TSC page that
                // Linux reads locally.
                read_val = CurrentHvRefTime100ns();
                break;
            }
            case 0x40000021: {
                // HV_X64_MSR_REFERENCE_TSC: readback of guest-written enable+GPA.
                read_val = g_hv_tsc_page_msr.load(std::memory_order_acquire);
                break;
            }
            case 0x40000022: {
                // HV_X64_MSR_TSC_FREQUENCY: TSC frequency in Hz. Linux reads
                // this to set tsc_khz directly and mark TSC reliable, skipping
                // ~50 ms of PIT-based calibration.
                read_val = g_hv_tsc_freq_hz.load(std::memory_order_acquire);
                break;
            }
            case 0x40000023: {
                // HV_X64_MSR_APIC_FREQUENCY: APIC timer frequency in Hz. Not
                // used by Linux for LAPIC timer (it calibrates), but exposed
                // for completeness. 1 GHz matches WHPX's InterruptClockFrequency
                // reported by WHvCapabilityCodeInterruptClockFrequency on
                // typical hosts (200 MHz seen, round up to avoid div-by-zero).
                read_val = 1000000000ULL;
                break;
            }
            case 0x40000118: {
                // HV_X64_MSR_TSC_INVARIANT_CONTROL: readback of whatever the
                // guest wrote. Linux only reads this on some diagnostic
                // paths; the important path is the write (below).
                read_val = 0; // guest last-wrote value is not tracked per-VM
                break;
            }
            default:
                read_val = 0;
                break;
            }

            WHV_REGISTER_NAME reg_names[] = {
                WHvX64RegisterRax, WHvX64RegisterRdx, WHvX64RegisterRip
            };
            WHV_REGISTER_VALUE vals[3]{};
            vals[0].Reg64 = read_val & 0xFFFFFFFFULL;
            vals[1].Reg64 = (read_val >> 32) & 0xFFFFFFFFULL;
            vals[2] = rip_val;
            SetRegisters(reg_names, vals, 3);
            LOG_DEBUG("MSR read: 0x%X -> 0x%" PRIX64, msr.MsrNumber, read_val);
        } else {
            if (stats) {
                switch (msr.MsrNumber) {
                case 0x11:  // MSR_KVM_SYSTEM_TIME / kvmclock
                case 0x4b564d01:
                    s_stats_.wrmsr_kvmclock.fetch_add(1, std::memory_order_relaxed); break;
                case 0xC0000080:  // IA32_EFER
                    s_stats_.wrmsr_efer.fetch_add(1, std::memory_order_relaxed); break;
                case 0x1B:  // IA32_APIC_BASE
                    s_stats_.wrmsr_apicbase.fetch_add(1, std::memory_order_relaxed); break;
                default: {
                    s_stats_.wrmsr_other.fetch_add(1, std::memory_order_relaxed);
                    // Track the single most frequent "other" MSR
                    uint32_t top = s_stats_.wrmsr_top_msr.load(std::memory_order_relaxed);
                    if (top == msr.MsrNumber) {
                        s_stats_.wrmsr_top_count.fetch_add(1, std::memory_order_relaxed);
                    } else if (top == 0) {
                        uint32_t expected = 0;
                        if (s_stats_.wrmsr_top_msr.compare_exchange_weak(
                                expected, msr.MsrNumber, std::memory_order_relaxed)) {
                            s_stats_.wrmsr_top_count.store(1, std::memory_order_relaxed);
                        }
                    }
                    break;
                }
                }
            }
            const uint64_t write_val =
                ((msr.Rdx & 0xFFFFFFFFULL) << 32) | (msr.Rax & 0xFFFFFFFFULL);

            // Hyper-V enlightenment: store partition-wide MSRs and, on
            // HYPERCALL / REFERENCE_TSC enable, overlay the corresponding
            // guest page. Linux's hyperv_init() writes GUEST_OS_ID first
            // then HYPERCALL with the enable bit set; we defensively mirror
            // that ordering before publishing the hypercall trampoline.
            switch (msr.MsrNumber) {
            case 0x40000000:
                g_hv_guest_os_id.store(write_val, std::memory_order_release);
                LOG_INFO("Hyper-V GUEST_OS_ID = 0x%" PRIX64, write_val);
                break;
            case 0x40000001: {
                g_hv_hypercall_msr.store(write_val, std::memory_order_release);
                const bool enable = (write_val & 0x1ULL) != 0;
                const uint64_t gpa = write_val & ~0xFFFULL;
                const uint64_t os_id =
                    g_hv_guest_os_id.load(std::memory_order_acquire);
                if (enable && gpa != 0 && os_id != 0) {
                    OverlayHypercallPage(gpa);
                } else {
                    LOG_INFO("Hyper-V HYPERCALL write 0x%" PRIX64
                             " (enable=%d gpa=0x%" PRIX64 " os_id=0x%" PRIX64 ")",
                             write_val, enable ? 1 : 0, gpa, os_id);
                }
                break;
            }
            case 0x40000021: {
                // HV_X64_MSR_REFERENCE_TSC: bit 0 = enable, bits 12..63 = GFN.
                g_hv_tsc_page_msr.store(write_val, std::memory_order_release);
                const bool enable = (write_val & 0x1ULL) != 0;
                const uint64_t gpa = write_val & ~0xFFFULL;
                if (enable && gpa != 0) {
                    OverlayReferenceTscPage(gpa);
                } else {
                    LOG_INFO("Hyper-V REFERENCE_TSC write 0x%" PRIX64
                             " (disable or null GPA)", write_val);
                }
                break;
            }
            case 0x40000118: {
                // HV_X64_MSR_TSC_INVARIANT_CONTROL: guest opts in to invariant
                // TSC by writing bit 0. We advertise the privilege (CPUID
                // 0x40000003 EAX[15]) and our host TSC really is invariant
                // (modern Intel with CPUID.80000007H:EDX[8]=1), so we simply
                // accept the write. Linux then sets X86_FEATURE_TSC_RELIABLE
                // and skips mark_tsc_unstable("running on Hyper-V"), which
                // lets sched_clock stay on the TSC page (~ns resolution)
                // instead of falling back to jiffies (4 ms @ HZ=250).
                LOG_INFO("Hyper-V TSC_INVARIANT_CONTROL = 0x%" PRIX64
                         " (TSC marked reliable in guest)", write_val);
                break;
            }
            default:
                break;
            }

            LOG_DEBUG("MSR write: 0x%X = 0x%" PRIX64, msr.MsrNumber, write_val);
            SetRegisters(&rip_name, &rip_val, 1);
        }
        return VCpuExitAction::kContinue;
    }

    default:
        if (stats) s_stats_.other.fetch_add(1, std::memory_order_relaxed);
        LOG_WARN("Unhandled VM exit reason: 0x%X at RIP=0x%" PRIX64,
                 exit_ctx.ExitReason, exit_ctx.VpContext.Rip);
        return VCpuExitAction::kError;
    }
}

VCpuExitAction WhvpVCpu::HandleIoPort(
    const WHV_VP_EXIT_CONTEXT& vp_ctx,
    const WHV_X64_IO_PORT_ACCESS_CONTEXT& io) {

    WHV_EMULATOR_STATUS status{};
    HRESULT hr = WHvEmulatorTryIoEmulation(
        emulator_, this, &vp_ctx, &io, &status);

    if (FAILED(hr) || !status.EmulationSuccessful) {
        LOG_WARN("IO emulation failed: port=0x%X hr=0x%08lX success=%d",
                 io.PortNumber, hr, status.EmulationSuccessful);
        WHV_REGISTER_NAME name = WHvX64RegisterRip;
        WHV_REGISTER_VALUE val{};
        val.Reg64 = vp_ctx.Rip + vp_ctx.InstructionLength;
        SetRegisters(&name, &val, 1);
    }
    return VCpuExitAction::kContinue;
}

VCpuExitAction WhvpVCpu::HandleMmio(
    const WHV_VP_EXIT_CONTEXT& vp_ctx,
    const WHV_MEMORY_ACCESS_CONTEXT& mem) {

    WHV_EMULATOR_STATUS status{};
    HRESULT hr = WHvEmulatorTryMmioEmulation(
        emulator_, this, &vp_ctx, &mem, &status);

    if (FAILED(hr) || !status.EmulationSuccessful) {
        LOG_WARN("MMIO emulation failed: gpa=0x%" PRIX64 " hr=0x%08lX success=%d",
                 mem.Gpa, hr, status.EmulationSuccessful);
        WHV_REGISTER_NAME name = WHvX64RegisterRip;
        WHV_REGISTER_VALUE val{};
        val.Reg64 = vp_ctx.Rip + vp_ctx.InstructionLength;
        SetRegisters(&name, &val, 1);
    }
    return VCpuExitAction::kContinue;
}

// --- Emulator Callbacks ---

HRESULT CALLBACK WhvpVCpu::OnIoPort(
    VOID* ctx, WHV_EMULATOR_IO_ACCESS_INFO* io) {
    auto* vcpu = static_cast<WhvpVCpu*>(ctx);

    if (s_stats_enabled_.load(std::memory_order_relaxed)) {
        auto& s = s_stats_;
        uint16_t port = io->Port;
        if      (IsUartPort(port)) s.io_uart.fetch_add(1, std::memory_order_relaxed);
        else if (IsPitPort(port))  s.io_pit.fetch_add(1, std::memory_order_relaxed);
        else if (IsAcpiPort(port)) s.io_acpi.fetch_add(1, std::memory_order_relaxed);
        else if (IsPciPort(port))  s.io_pci.fetch_add(1, std::memory_order_relaxed);
        else if (IsPicPort(port))  s.io_pic.fetch_add(1, std::memory_order_relaxed);
        else if (IsRtcPort(port))  s.io_rtc.fetch_add(1, std::memory_order_relaxed);
        else if (IsSinkPort(port)) s.io_sink.fetch_add(1, std::memory_order_relaxed);
        else                       s.io_other.fetch_add(1, std::memory_order_relaxed);
    }

    if (io->Direction == 0) {
        uint32_t val = 0;
        vcpu->addr_space_->HandlePortIn(io->Port, (uint8_t)io->AccessSize, &val);
        io->Data = val;
    } else {
        vcpu->addr_space_->HandlePortOut(
            io->Port, (uint8_t)io->AccessSize, io->Data);
    }
    return S_OK;
}

HRESULT CALLBACK WhvpVCpu::OnMemory(
    VOID* ctx, WHV_EMULATOR_MEMORY_ACCESS_INFO* mem) {
    auto* vcpu = static_cast<WhvpVCpu*>(ctx);

    if (s_stats_enabled_.load(std::memory_order_relaxed)) {
        auto& s = s_stats_;
        uint64_t gpa = mem->GpaAddress;
        if (gpa >= kLapicBase && gpa < kLapicEnd) {
            uint32_t off = (uint32_t)(gpa - kLapicBase);
            if      (off == kLapicRegEoi)   s.mmio_lapic_eoi.fetch_add(1, std::memory_order_relaxed);
            else if (off == kLapicRegTpr)   s.mmio_lapic_tpr.fetch_add(1, std::memory_order_relaxed);
            else if (off == kLapicRegIcr)   s.mmio_lapic_icr.fetch_add(1, std::memory_order_relaxed);
            else if (off == kLapicRegTimer) s.mmio_lapic_timer.fetch_add(1, std::memory_order_relaxed);
            else                            s.mmio_lapic_other.fetch_add(1, std::memory_order_relaxed);
        } else if (gpa >= kIoApicBase && gpa < kIoApicEnd) {
            s.mmio_ioapic.fetch_add(1, std::memory_order_relaxed);
        } else {
            s.mmio_other.fetch_add(1, std::memory_order_relaxed);
            constexpr uint64_t kVirtioBase = 0xD0000000ULL;
            constexpr uint64_t kVirtioStride = 0x200;
            constexpr uint64_t kVirtioEnd = kVirtioBase + kVirtioStride * ExitStats::kVirtioDevCount;
            if (gpa >= kVirtioBase && gpa < kVirtioEnd) {
                int idx = (int)((gpa - kVirtioBase) / kVirtioStride);
                s.virtio_dev[idx].fetch_add(1, std::memory_order_relaxed);
            } else {
                s.mmio_non_virtio.fetch_add(1, std::memory_order_relaxed);
            }
        }
    }

    if (mem->Direction == 0) {
        uint64_t val = 0;
        vcpu->addr_space_->HandleMmioRead(
            mem->GpaAddress, mem->AccessSize, &val);
        memcpy(mem->Data, &val, mem->AccessSize);
    } else {
        uint64_t val = 0;
        memcpy(&val, mem->Data, mem->AccessSize);
        vcpu->addr_space_->HandleMmioWrite(
            mem->GpaAddress, mem->AccessSize, val);
    }
    return S_OK;
}

HRESULT CALLBACK WhvpVCpu::OnGetRegisters(
    VOID* ctx, const WHV_REGISTER_NAME* names,
    UINT32 count, WHV_REGISTER_VALUE* values) {
    auto* vcpu = static_cast<WhvpVCpu*>(ctx);
    return WHvGetVirtualProcessorRegisters(
        vcpu->partition_, vcpu->vp_index_, names, count, values);
}

HRESULT CALLBACK WhvpVCpu::OnSetRegisters(
    VOID* ctx, const WHV_REGISTER_NAME* names,
    UINT32 count, const WHV_REGISTER_VALUE* values) {
    auto* vcpu = static_cast<WhvpVCpu*>(ctx);
    return WHvSetVirtualProcessorRegisters(
        vcpu->partition_, vcpu->vp_index_, names, count, values);
}

HRESULT CALLBACK WhvpVCpu::OnTranslateGva(
    VOID* ctx, WHV_GUEST_VIRTUAL_ADDRESS gva,
    WHV_TRANSLATE_GVA_FLAGS flags,
    WHV_TRANSLATE_GVA_RESULT_CODE* result_code,
    WHV_GUEST_PHYSICAL_ADDRESS* gpa) {
    auto* vcpu = static_cast<WhvpVCpu*>(ctx);
    WHV_TRANSLATE_GVA_RESULT result{};
    HRESULT hr = WHvTranslateGva(
        vcpu->partition_, vcpu->vp_index_,
        gva, flags, &result, gpa);
    if (SUCCEEDED(hr)) {
        *result_code = result.ResultCode;
    }
    return hr;
}

} // namespace whvp
