<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:ext="http://exslt.org/common">
  <head>
    <title>PMCGCR0</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">PMCGCR0, Counter Group Configuration Register 0</h1><p>The PMCGCR0 characteristics are:</p><h2>Purpose</h2>
        <p>Encodes the number of <a href="pmu.pmevcntrn_el0.html">PMEVCNTR&lt;n&gt;_EL0</a> counters implemented.</p>
      <h2>Configuration</h2><p>This register is present only when FEAT_PMUv3_ICNTR is implemented. Otherwise, direct accesses to PMCGCR0 are <span class="arm-defined-word">RES0</span>.</p>
        <p>PMCGCR0 is in the Core power domain.</p>
      <h2>Attributes</h2>
        <p>PMCGCR0 is a:</p>

      
        <ul>
<li>64-bit register when FEAT_PMUv3_EXT64 is implemented
</li><li>32-bit register otherwise
</li></ul>
      <p>This  register is part of the <a href="pmu.html">PMU</a> block.</p><h2>Field descriptions</h2><h3>When FEAT_PMUv3_EXT64 is implemented:</h3><table class="regdiagram" id="fieldset_0"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-63_16">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="16"><a href="#fieldset_0-63_16">RES0</a></td><td class="lr" colspan="8"><a href="#fieldset_0-15_8">CG1NC</a></td><td class="lr" colspan="8"><a href="#fieldset_0-7_0">CG0NC</a></td></tr></tbody></table><h4 id="fieldset_0-63_16">Bits [63:16]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-15_8">CG1NC, bits [15:8]</h4><div class="field">
      <p>Number of counters in group 1, which comprises the instruction counter <a href="pmu.pmicntr_el0.html">PMICNTR_EL0</a>.</p>
    
      <p>Reads as <span class="hexnumber">0x01</span>.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-7_0">CG0NC, bits [7:0]</h4><div class="field">
      <p>Number of counters in group 0, which comprises the event counters <a href="pmu.pmevcntrn_el0.html">PMEVCNTR&lt;n&gt;_EL0</a> and the cycle counter <a href="pmu.pmccntr_el0.html">PMCCNTR_EL0</a>.</p>
    
      <p>This field reads as <a href="pmu.pmcfgr.html">PMCFGR</a>.N.</p>
    </div><h3>Otherwise:</h3><table class="regdiagram" id="fieldset_0"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="16"><a href="#fieldset_1-31_16">RES0</a></td><td class="lr" colspan="8"><a href="#fieldset_1-15_8">CG1NC</a></td><td class="lr" colspan="8"><a href="#fieldset_1-7_0">CG0NC</a></td></tr></tbody></table><h4 id="fieldset_1-31_16">Bits [31:16]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_1-15_8">CG1NC, bits [15:8]</h4><div class="field">
      <p>Number of counters in group 1, which comprises the instruction counter <a href="pmu.pmicntr_el0.html">PMICNTR_EL0</a>.</p>
    
      <p>Reads as <span class="hexnumber">0x01</span>.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_1-7_0">CG0NC, bits [7:0]</h4><div class="field">
      <p>Number of counters in group 0, which comprises the event counters <a href="pmu.pmevcntrn_el0.html">PMEVCNTR&lt;n&gt;_EL0</a> and the cycle counter <a href="pmu.pmccntr_el0.html">PMCCNTR_EL0</a>.</p>
    
      <p>This field reads as <a href="pmu.pmcfgr.html">PMCFGR</a>.N.</p>
    </div><div class="access_mechanisms"><h2>Accessing PMCGCR0</h2><p>Accesses to this register use the following encodings:</p><div><h4 class="condition">
When FEAT_PMUv3_EXT32 is implemented
        </h4><p>[31:0] Accessible at offset <span class="hexnumber">0xCE0</span> from PMU</p></div><ul><li>When DoubleLockStatus(), or !IsCorePowered(), or OSLockStatus() or !AllowExternalPMUAccess(), accesses to this register generate an error response.
          </li><li>Otherwise, accesses to this register are <span class="access_level">RO</span>.
          </li></ul><table class="access_instructions"><tr/><tr/></table><div><h4 class="condition">
When FEAT_PMUv3_EXT64 is implemented
        </h4><p>[63:0] Accessible at offset <span class="hexnumber">0xCE0</span> from PMU</p></div><ul><li>When DoubleLockStatus(), or !IsCorePowered(), or OSLockStatus() or !AllowExternalPMUAccess(), accesses to this register generate an error response.
          </li><li>Otherwise, accesses to this register are <span class="access_level">RO</span>.
          </li></ul><table class="access_instructions"><tr/><tr/></table></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">26/03/2024 09:49; 67c0ae5282a7629ba0ea0ba7267b43cd4f7939f6</p><p class="copyconf">Copyright Â© 2010-2024 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
