<full Verilog code from previous message>