
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004127                       # Number of seconds simulated
sim_ticks                                  4127384000                       # Number of ticks simulated
final_tick                                 4127384000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  82167                       # Simulator instruction rate (inst/s)
host_op_rate                                   127333                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               60800229                       # Simulator tick rate (ticks/s)
host_mem_usage                                 671472                       # Number of bytes of host memory used
host_seconds                                    67.88                       # Real time elapsed on the host
sim_insts                                     5577818                       # Number of instructions simulated
sim_ops                                       8643937                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   4127384000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2197568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2248960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        30208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           30208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             803                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           34337                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               35140                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          472                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                472                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          12451470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         532436042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             544887512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     12451470                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         12451470                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        7318922                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7318922                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        7318922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         12451470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        532436042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            552206434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       803.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     34331.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000593836250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           27                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           27                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               65664                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                420                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       35140                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        472                       # Number of write requests accepted
system.mem_ctrls.readBursts                     35140                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      472                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2248576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   28608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2248960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                30208                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                80                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    4127264000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 35140                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  472                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   14498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        31559                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     72.065148                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    67.751983                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    55.677175                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        29579     93.73%     93.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1706      5.41%     99.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           95      0.30%     99.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           49      0.16%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           31      0.10%     99.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           24      0.08%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      0.03%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      0.02%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           61      0.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        31559                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           27                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1294.074074                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    359.401279                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4702.794848                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           24     88.89%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      7.41%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-25599            1      3.70%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            27                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           27                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.555556                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.527292                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.012739                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               20     74.07%     74.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      3.70%     77.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                4     14.81%     92.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      7.41%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            27                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        51392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2197184                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        28608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 12451470.471368791535                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 532343004.673178017139                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6931266.875095702708                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          803                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        34337                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          472                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26616250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1863520000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15400538000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33146.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     54271.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32628258.47                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1231373750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1890136250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  175670000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     35047.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53797.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       544.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         6.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    544.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.04                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3660                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     350                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 10.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.15                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     115895.32                       # Average gap between requests
system.mem_ctrls.pageHitRate                    11.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                113383200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 60234240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               125885340                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2181960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         118625520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            323536560                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              2663520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       353280300                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         7262880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        628701240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1735754760                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            420.545983                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           3410959000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1257750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      50180000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2617287750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     18906500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     664922500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    774829500                       # Time in different power states
system.mem_ctrls_1.actEnergy                112033740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 59532165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               124971420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 151380                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         118010880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            320135940                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3840000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       349135260                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         9170400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        630745140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1727726325                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            418.600820                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3415155250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4348500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      49920000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   2625803000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     23873750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     657665750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    765773000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   4127384000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  530526                       # Number of BP lookups
system.cpu.branchPred.condPredicted            530526                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2692                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               527538                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1355                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                332                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          527538                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             508136                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19402                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1770                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4127384000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1138132                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       13300                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        439123                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            73                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   4127384000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   4127384000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       17339                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           121                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      4127384000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          4127385                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              37994                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5657358                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      530526                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             509491                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4051098                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    5488                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        108                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           320                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     17292                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1063                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4092332                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.148555                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.195882                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2547364     62.25%     62.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   182474      4.46%     66.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   110822      2.71%     69.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   110314      2.70%     72.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   106106      2.59%     74.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   104687      2.56%     77.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   111010      2.71%     79.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   112817      2.76%     82.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   706738     17.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4092332                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.128538                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.370688                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   452832                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2535585                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    179880                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                921291                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2744                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                8769947                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   2744                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   564486                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1241309                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2088                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    950772                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1330933                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                8759076                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                181868                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1009542                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    702                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  17374                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            16311190                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              20159843                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         13391972                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             12317                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              16177259                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   133931                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 89                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             59                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3165762                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               534468                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               15996                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               937                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              113                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    8739060                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  81                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   9314838                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               649                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           95203                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       137682                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             54                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4092332                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.276169                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.578161                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              827832     20.23%     20.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              397831      9.72%     29.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              887500     21.69%     51.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1148752     28.07%     79.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              613843     15.00%     94.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              114265      2.79%     97.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               61628      1.51%     99.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               26162      0.64%     99.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               14519      0.35%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4092332                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    4934      6.59%      6.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      6.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      6.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      6.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      6.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      6.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      6.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      6.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      6.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      6.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      6.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%      6.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      6.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     14      0.02%      6.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      6.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      9      0.01%      6.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%      6.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      6.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      6.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      6.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      6.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      6.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      6.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      6.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      6.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      6.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      6.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      6.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      6.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      6.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      6.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      6.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      6.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      6.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      6.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      6.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      6.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      6.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      6.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  69451     92.75%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   435      0.58%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                10      0.01%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               27      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              2257      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8154862     87.55%     87.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   23      0.00%     87.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1156      0.01%     87.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 181      0.00%     87.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     87.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     87.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     87.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     87.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     87.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     87.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     87.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  416      0.00%     87.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     87.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  839      0.01%     87.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     87.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1034      0.01%     87.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 621      0.01%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                226      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1137895     12.22%     99.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13375      0.14%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1532      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            415      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9314838                       # Type of FU issued
system.cpu.iq.rate                           2.256838                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       74883                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008039                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           22786737                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           8823746                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      8692124                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               10803                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              10638                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4873                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                9382062                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    5402                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2311                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        14209                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         6242                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        608935                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2744                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   42693                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3399                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             8739141                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                82                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                534468                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                15996                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 59                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    585                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2587                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             45                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            683                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2743                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3426                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               9309227                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1138111                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5611                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1151409                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   518530                       # Number of branches executed
system.cpu.iew.exec_stores                      13298                       # Number of stores executed
system.cpu.iew.exec_rate                     2.255478                       # Inst execution rate
system.cpu.iew.wb_sent                        8698367                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       8696997                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7856437                       # num instructions producing a value
system.cpu.iew.wb_consumers                  14430790                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.107145                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.544422                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           95288                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2712                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4077982                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.119660                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.399441                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2565778     62.92%     62.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       474219     11.63%     74.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        10361      0.25%     74.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         8912      0.22%     75.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3925      0.10%     75.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2822      0.07%     75.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1124      0.03%     75.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1022      0.03%     75.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1009819     24.76%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4077982                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5577818                       # Number of instructions committed
system.cpu.commit.committedOps                8643937                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         530013                       # Number of memory references committed
system.cpu.commit.loads                        520259                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     515017                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3004                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   8641052                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  587                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1153      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8109718     93.82%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.01%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     93.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          519597      6.01%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9418      0.11%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          662      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8643937                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1009819                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     11807388                       # The number of ROB reads
system.cpu.rob.rob_writes                    17492976                       # The number of ROB writes
system.cpu.timesIdled                             479                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           35053                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5577818                       # Number of Instructions Simulated
system.cpu.committedOps                       8643937                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.739964                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.739964                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.351417                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.351417                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 14504941                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8162900                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      7671                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4053                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   5101269                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8068423                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2193143                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4127384000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1006.339169                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              532120                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            493694                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.077834                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            232000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1006.339169                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982753                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982753                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          413                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          611                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1566222                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1566222                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   4127384000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        29120                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           29120                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         9306                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           9306                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data        38426                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            38426                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        38426                       # number of overall hits
system.cpu.dcache.overall_hits::total           38426                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       497390                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        497390                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          448                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          448                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       497838                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         497838                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       497838                       # number of overall misses
system.cpu.dcache.overall_misses::total        497838                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16731919000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16731919000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     47068000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     47068000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  16778987000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16778987000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  16778987000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16778987000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       526510                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       526510                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         9754                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         9754                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       536264                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       536264                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       536264                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       536264                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.944692                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.944692                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.045930                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.045930                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.928345                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.928345                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.928345                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.928345                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33639.435855                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33639.435855                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 105062.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 105062.500000                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33703.708837                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33703.708837                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33703.708837                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33703.708837                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3512608                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            473352                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.420710                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          563                       # number of writebacks
system.cpu.dcache.writebacks::total               563                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4139                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4139                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         4144                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4144                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4144                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4144                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       493251                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       493251                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          443                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          443                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       493694                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       493694                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       493694                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       493694                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  15410233000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15410233000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     45491000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     45491000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  15455724000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  15455724000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  15455724000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  15455724000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.936831                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.936831                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.045417                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.045417                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.920617                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.920617                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.920617                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.920617                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 31242.172849                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31242.172849                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 102688.487585                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 102688.487585                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31306.282839                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31306.282839                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31306.282839                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31306.282839                       # average overall mshr miss latency
system.cpu.dcache.replacements                 492670                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4127384000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4127384000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   4127384000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           688.189341                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               17007                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               814                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.893120                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   688.189341                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.672060                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.672060                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          727                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          670                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.709961                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             35398                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            35398                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   4127384000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        16193                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           16193                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        16193                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            16193                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        16193                       # number of overall hits
system.cpu.icache.overall_hits::total           16193                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1099                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1099                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1099                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1099                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1099                       # number of overall misses
system.cpu.icache.overall_misses::total          1099                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    108968999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    108968999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    108968999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    108968999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    108968999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    108968999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        17292                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        17292                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        17292                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        17292                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        17292                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        17292                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.063555                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.063555                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.063555                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.063555                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.063555                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.063555                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99152.865332                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99152.865332                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99152.865332                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99152.865332                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99152.865332                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99152.865332                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          473                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    78.833333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           87                       # number of writebacks
system.cpu.icache.writebacks::total                87                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          285                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          285                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          285                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          285                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          285                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          285                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          814                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          814                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          814                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          814                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          814                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          814                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     86574999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     86574999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     86574999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     86574999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     86574999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     86574999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.047074                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.047074                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.047074                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.047074                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.047074                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.047074                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 106357.492629                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 106357.492629                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 106357.492629                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 106357.492629                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 106357.492629                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 106357.492629                       # average overall mshr miss latency
system.cpu.icache.replacements                     87                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4127384000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4127384000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   4127384000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 27395.315502                       # Cycle average of tags in use
system.l2.tags.total_refs                      987257                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     35168                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     28.072594                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.019764                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       200.557009                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     27194.738730                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006121                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.829918                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.836039                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          159                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        32609                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7933224                       # Number of tag accesses
system.l2.tags.data_accesses                  7933224                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   4127384000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks          563                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              563                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           86                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               86                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                19                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    19                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 11                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        459338                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            459338                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   11                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               459357                       # number of demand (read+write) hits
system.l2.demand_hits::total                   459368                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  11                       # number of overall hits
system.l2.overall_hits::.cpu.data              459357                       # number of overall hits
system.l2.overall_hits::total                  459368                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             424                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 424                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          803                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              803                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        33913                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           33913                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                803                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              34337                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35140                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               803                       # number of overall misses
system.l2.overall_misses::.cpu.data             34337                       # number of overall misses
system.l2.overall_misses::total                 35140                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     43734000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      43734000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     83883000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     83883000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   4279085000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4279085000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     83883000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4322819000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4406702000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     83883000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4322819000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4406702000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks          563                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          563                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           86                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           86                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           443                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               443                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          814                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            814                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       493251                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        493251                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              814                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           493694                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               494508                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             814                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          493694                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              494508                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.957111                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.957111                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.986486                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.986486                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.068754                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.068754                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.986486                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.069551                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.071061                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.986486                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.069551                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.071061                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 103146.226415                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103146.226415                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 104462.017435                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104462.017435                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 126178.309203                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 126178.309203                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 104462.017435                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 125893.904534                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 125404.154809                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 104462.017435                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 125893.904534                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 125404.154809                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 472                       # number of writebacks
system.l2.writebacks::total                       472                       # number of writebacks
system.l2.ReadExReq_mshr_misses::.cpu.data          424                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            424                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          803                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          803                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        33913                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        33913                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           803                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         34337                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35140                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          803                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        34337                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35140                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     35254000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     35254000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     67823000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     67823000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3600825000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3600825000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     67823000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3636079000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3703902000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     67823000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3636079000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3703902000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.957111                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.957111                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.986486                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.986486                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.068754                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.068754                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.986486                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.069551                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.071061                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.986486                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.069551                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.071061                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83146.226415                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83146.226415                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84462.017435                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84462.017435                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 106178.309203                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 106178.309203                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84462.017435                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 105893.904534                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105404.154809                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84462.017435                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 105893.904534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105404.154809                       # average overall mshr miss latency
system.l2.replacements                           2400                       # number of replacements
system.membus.snoop_filter.tot_requests         36842                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1702                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   4127384000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              34716                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          472                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1230                       # Transaction distribution
system.membus.trans_dist::ReadExReq               424                       # Transaction distribution
system.membus.trans_dist::ReadExResp              424                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         34716                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        71982                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        71982                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  71982                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2279168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2279168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2279168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             35140                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35140    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               35140                       # Request fanout histogram
system.membus.reqLayer2.occupancy            38730000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          196889500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       987265                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       492757                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            698                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          698                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   4127384000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            494065                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1035                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           87                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          494035                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              443                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             443                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           814                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       493251                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1715                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1480058                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1481773                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        57664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     31632448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               31690112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2400                       # Total snoops (count)
system.tol2bus.snoopTraffic                     30208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           496908                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001421                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.037667                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 496202     99.86%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    706      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             496908                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          988565000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             24.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2442999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1481082000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            35.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
