/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [11:0] _03_;
  wire [4:0] _04_;
  reg [2:0] _05_;
  reg [3:0] _06_;
  wire [41:0] _07_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [14:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire [2:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [5:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_30z = _00_ ? celloutsig_0_11z[1] : _01_;
  assign celloutsig_0_1z = !(in_data[53] ? in_data[31] : celloutsig_0_0z);
  assign celloutsig_1_0z = ~(in_data[106] | in_data[96]);
  assign celloutsig_1_3z = ~((celloutsig_1_1z[3] | celloutsig_1_2z[3]) & celloutsig_1_0z);
  assign celloutsig_1_4z = ~(celloutsig_1_0z ^ celloutsig_1_2z[5]);
  assign celloutsig_0_2z = in_data[79:76] + { in_data[29:28], celloutsig_0_1z, celloutsig_0_1z };
  reg [11:0] _14_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _14_ <= 12'h000;
    else _14_ <= { in_data[114:104], celloutsig_1_3z };
  assign { _03_[11:10], _02_, _03_[8:0] } = _14_;
  reg [4:0] _15_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _15_ <= 5'h00;
    else _15_ <= { celloutsig_0_2z, celloutsig_0_0z };
  assign { _01_, _04_[3:0] } = _15_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _05_ <= 3'h0;
    else _05_ <= { celloutsig_0_10z[1:0], celloutsig_0_8z };
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _06_ <= 4'h0;
    else _06_ <= celloutsig_0_10z[3:0];
  reg [41:0] _18_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _18_ <= 42'h00000000000;
    else _18_ <= { _06_, celloutsig_0_1z, _01_, _04_[3:0], celloutsig_0_1z, celloutsig_0_7z, _01_, _04_[3:0], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_25z, celloutsig_0_7z };
  assign { _07_[41:9], _00_, _07_[7:0] } = _18_;
  assign celloutsig_1_7z = { _03_[10], _02_, _03_[8:6] } / { 1'h1, celloutsig_1_1z[0], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_1_19z = { in_data[163:162], celloutsig_1_4z, celloutsig_1_17z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_6z } / { 1'h1, celloutsig_1_15z[1:0], celloutsig_1_15z, celloutsig_1_18z, celloutsig_1_14z, celloutsig_1_4z };
  assign celloutsig_0_9z = celloutsig_0_7z[3:1] / { 1'h1, _04_[1], celloutsig_0_6z };
  assign celloutsig_0_17z = { celloutsig_0_10z, celloutsig_0_6z } / { 1'h1, _04_[3:0], celloutsig_0_1z };
  assign celloutsig_1_17z = { in_data[113], celloutsig_1_0z, celloutsig_1_1z } === { celloutsig_1_9z[3:1], celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_10z };
  assign celloutsig_0_8z = { _04_[1:0], celloutsig_0_3z } >= in_data[65:63];
  assign celloutsig_1_10z = celloutsig_1_2z[7:3] > celloutsig_1_7z;
  assign celloutsig_0_14z = { celloutsig_0_11z[12:2], celloutsig_0_13z } > { celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_6z = { in_data[90:54], celloutsig_0_0z, _01_, _04_[3:0] } <= { in_data[55:42], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_11z = ! { _03_[6], celloutsig_1_9z };
  assign celloutsig_1_14z = ! in_data[174:169];
  assign celloutsig_1_16z = ! { _03_[8:2], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_29z = ! in_data[95:92];
  assign celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z } < in_data[41:39];
  assign celloutsig_0_21z = { in_data[58:40], celloutsig_0_13z } < { in_data[63:51], _05_, celloutsig_0_15z };
  assign celloutsig_0_0z = in_data[38] & ~(in_data[36]);
  assign celloutsig_1_1z = in_data[175:172] % { 1'h1, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = in_data[140:133] * { celloutsig_1_1z[2:1], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_7z = in_data[17:14] * { in_data[13:11], celloutsig_0_6z };
  assign celloutsig_0_10z = { celloutsig_0_9z[2:1], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_0z } * { celloutsig_0_2z[3], celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_0_11z = { celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_4z } * { celloutsig_0_2z[0], celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_0_15z = { celloutsig_0_11z[12:11], celloutsig_0_6z, celloutsig_0_8z } * in_data[20:17];
  assign celloutsig_0_22z = celloutsig_0_17z[5:2] * celloutsig_0_15z;
  assign celloutsig_0_32z = | { _01_, celloutsig_0_22z, celloutsig_0_21z, celloutsig_0_13z, _04_[3:0] };
  assign celloutsig_0_34z = | { celloutsig_0_29z, _06_[3:2] };
  assign celloutsig_1_6z = | { celloutsig_1_4z, celloutsig_1_1z[1:0], celloutsig_1_0z };
  assign celloutsig_1_8z = | { _02_, _03_[11:10], _03_[8:0], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_18z = | { celloutsig_1_16z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_25z = | { celloutsig_0_11z[6:2], celloutsig_0_10z };
  assign celloutsig_1_12z = { celloutsig_1_2z[4:3], celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_8z } <<< { celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_35z = { _05_[2], celloutsig_0_14z, celloutsig_0_32z } >>> { celloutsig_0_17z[4], celloutsig_0_30z, celloutsig_0_8z };
  assign celloutsig_1_9z = { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_0z } >>> { in_data[127:126], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_1_15z = { in_data[173:170], celloutsig_1_10z, celloutsig_1_6z } >>> { celloutsig_1_9z[0], celloutsig_1_12z };
  assign celloutsig_0_3z = ~((in_data[47] & celloutsig_0_2z[2]) | celloutsig_0_0z);
  assign celloutsig_0_13z = ~((celloutsig_0_1z & celloutsig_0_9z[0]) | celloutsig_0_7z[2]);
  assign _03_[9] = _02_;
  assign _04_[4] = _01_;
  assign _07_[8] = _00_;
  assign { out_data[128], out_data[107:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
