Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:27:40 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Design       : paj_boundtop_hierarchy_no_mem
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.100ns  (required time - arrival time)
  Source:                 st/key6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key6_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.792ns (28.727%)  route 1.965ns (71.273%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.738ns = ( 6.738 - 3.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X123Y181       net (fo=1489, unset)         1.285     4.067    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y181       FDRE (Prop_fdre_C_Q)         0.216     4.283    st/key6_reg[3]/Q
    SLICE_X120Y181       net (fo=2, unset)            0.533     4.816    st/O31[3]
    SLICE_X120Y181       LUT4 (Prop_lut4_I0_O)        0.043     4.859    st/full1_i_111/O
    SLICE_X120Y181       net (fo=1, routed)           0.000     4.859    ri/S[1]
    SLICE_X120Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.116    ri/full1_reg_i_88/CO[3]
    SLICE_X120Y182       net (fo=1, unset)            0.000     5.116    ri/n_24_full1_reg_i_88
    SLICE_X120Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.165    ri/full1_reg_i_62/CO[3]
    SLICE_X120Y183       net (fo=1, unset)            0.000     5.165    ri/n_24_full1_reg_i_62
    SLICE_X120Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.214    ri/full1_reg_i_35/CO[3]
    SLICE_X120Y184       net (fo=1, unset)            0.000     5.214    ri/n_24_full1_reg_i_35
    SLICE_X120Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.263    ri/full1_reg_i_16/CO[3]
    SLICE_X118Y180       net (fo=1, unset)            0.339     5.602    ri/st/location20_in
    SLICE_X118Y180       LUT6 (Prop_lut6_I4_O)        0.043     5.645    ri/full1_i_5/O
    SLICE_X120Y185       net (fo=1, unset)            0.379     6.024    ri/n_24_full1_i_5
    SLICE_X120Y185       LUT5 (Prop_lut5_I0_O)        0.043     6.067    ri/full1_i_3/O
    SLICE_X125Y185       net (fo=8, unset)            0.417     6.484    ri/O11
    SLICE_X125Y185       LUT4 (Prop_lut4_I0_O)        0.043     6.527    ri/key6[31]_i_1/O
    SLICE_X123Y181       net (fo=42, unset)           0.297     6.824    st/I30[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000    
    AL31                                              0.000     3.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     3.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X123Y181       net (fo=1489, unset)         1.171     6.738    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.214     6.953    
                         clock uncertainty           -0.035     6.917    
    SLICE_X123Y181       FDRE (Setup_fdre_C_CE)      -0.194     6.723    st/key6_reg[11]
  -------------------------------------------------------------------
                         required time                          6.723    
                         arrival time                          -6.824    
  -------------------------------------------------------------------
                         slack                                 -0.100    

Slack (VIOLATED) :        -0.100ns  (required time - arrival time)
  Source:                 st/key6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key6_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.792ns (28.727%)  route 1.965ns (71.273%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.738ns = ( 6.738 - 3.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X123Y181       net (fo=1489, unset)         1.285     4.067    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y181       FDRE (Prop_fdre_C_Q)         0.216     4.283    st/key6_reg[3]/Q
    SLICE_X120Y181       net (fo=2, unset)            0.533     4.816    st/O31[3]
    SLICE_X120Y181       LUT4 (Prop_lut4_I0_O)        0.043     4.859    st/full1_i_111/O
    SLICE_X120Y181       net (fo=1, routed)           0.000     4.859    ri/S[1]
    SLICE_X120Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.116    ri/full1_reg_i_88/CO[3]
    SLICE_X120Y182       net (fo=1, unset)            0.000     5.116    ri/n_24_full1_reg_i_88
    SLICE_X120Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.165    ri/full1_reg_i_62/CO[3]
    SLICE_X120Y183       net (fo=1, unset)            0.000     5.165    ri/n_24_full1_reg_i_62
    SLICE_X120Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.214    ri/full1_reg_i_35/CO[3]
    SLICE_X120Y184       net (fo=1, unset)            0.000     5.214    ri/n_24_full1_reg_i_35
    SLICE_X120Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.263    ri/full1_reg_i_16/CO[3]
    SLICE_X118Y180       net (fo=1, unset)            0.339     5.602    ri/st/location20_in
    SLICE_X118Y180       LUT6 (Prop_lut6_I4_O)        0.043     5.645    ri/full1_i_5/O
    SLICE_X120Y185       net (fo=1, unset)            0.379     6.024    ri/n_24_full1_i_5
    SLICE_X120Y185       LUT5 (Prop_lut5_I0_O)        0.043     6.067    ri/full1_i_3/O
    SLICE_X125Y185       net (fo=8, unset)            0.417     6.484    ri/O11
    SLICE_X125Y185       LUT4 (Prop_lut4_I0_O)        0.043     6.527    ri/key6[31]_i_1/O
    SLICE_X123Y181       net (fo=42, unset)           0.297     6.824    st/I30[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000    
    AL31                                              0.000     3.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     3.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X123Y181       net (fo=1489, unset)         1.171     6.738    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.214     6.953    
                         clock uncertainty           -0.035     6.917    
    SLICE_X123Y181       FDRE (Setup_fdre_C_CE)      -0.194     6.723    st/key6_reg[1]
  -------------------------------------------------------------------
                         required time                          6.723    
                         arrival time                          -6.824    
  -------------------------------------------------------------------
                         slack                                 -0.100    

Slack (VIOLATED) :        -0.100ns  (required time - arrival time)
  Source:                 st/key6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key6_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.792ns (28.727%)  route 1.965ns (71.273%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.738ns = ( 6.738 - 3.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X123Y181       net (fo=1489, unset)         1.285     4.067    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y181       FDRE (Prop_fdre_C_Q)         0.216     4.283    st/key6_reg[3]/Q
    SLICE_X120Y181       net (fo=2, unset)            0.533     4.816    st/O31[3]
    SLICE_X120Y181       LUT4 (Prop_lut4_I0_O)        0.043     4.859    st/full1_i_111/O
    SLICE_X120Y181       net (fo=1, routed)           0.000     4.859    ri/S[1]
    SLICE_X120Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.116    ri/full1_reg_i_88/CO[3]
    SLICE_X120Y182       net (fo=1, unset)            0.000     5.116    ri/n_24_full1_reg_i_88
    SLICE_X120Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.165    ri/full1_reg_i_62/CO[3]
    SLICE_X120Y183       net (fo=1, unset)            0.000     5.165    ri/n_24_full1_reg_i_62
    SLICE_X120Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.214    ri/full1_reg_i_35/CO[3]
    SLICE_X120Y184       net (fo=1, unset)            0.000     5.214    ri/n_24_full1_reg_i_35
    SLICE_X120Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.263    ri/full1_reg_i_16/CO[3]
    SLICE_X118Y180       net (fo=1, unset)            0.339     5.602    ri/st/location20_in
    SLICE_X118Y180       LUT6 (Prop_lut6_I4_O)        0.043     5.645    ri/full1_i_5/O
    SLICE_X120Y185       net (fo=1, unset)            0.379     6.024    ri/n_24_full1_i_5
    SLICE_X120Y185       LUT5 (Prop_lut5_I0_O)        0.043     6.067    ri/full1_i_3/O
    SLICE_X125Y185       net (fo=8, unset)            0.417     6.484    ri/O11
    SLICE_X125Y185       LUT4 (Prop_lut4_I0_O)        0.043     6.527    ri/key6[31]_i_1/O
    SLICE_X123Y181       net (fo=42, unset)           0.297     6.824    st/I30[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000    
    AL31                                              0.000     3.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     3.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X123Y181       net (fo=1489, unset)         1.171     6.738    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.214     6.953    
                         clock uncertainty           -0.035     6.917    
    SLICE_X123Y181       FDRE (Setup_fdre_C_CE)      -0.194     6.723    st/key6_reg[3]
  -------------------------------------------------------------------
                         required time                          6.723    
                         arrival time                          -6.824    
  -------------------------------------------------------------------
                         slack                                 -0.100    

Slack (VIOLATED) :        -0.100ns  (required time - arrival time)
  Source:                 st/key6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key6_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.792ns (28.727%)  route 1.965ns (71.273%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.738ns = ( 6.738 - 3.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X123Y181       net (fo=1489, unset)         1.285     4.067    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y181       FDRE (Prop_fdre_C_Q)         0.216     4.283    st/key6_reg[3]/Q
    SLICE_X120Y181       net (fo=2, unset)            0.533     4.816    st/O31[3]
    SLICE_X120Y181       LUT4 (Prop_lut4_I0_O)        0.043     4.859    st/full1_i_111/O
    SLICE_X120Y181       net (fo=1, routed)           0.000     4.859    ri/S[1]
    SLICE_X120Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.116    ri/full1_reg_i_88/CO[3]
    SLICE_X120Y182       net (fo=1, unset)            0.000     5.116    ri/n_24_full1_reg_i_88
    SLICE_X120Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.165    ri/full1_reg_i_62/CO[3]
    SLICE_X120Y183       net (fo=1, unset)            0.000     5.165    ri/n_24_full1_reg_i_62
    SLICE_X120Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.214    ri/full1_reg_i_35/CO[3]
    SLICE_X120Y184       net (fo=1, unset)            0.000     5.214    ri/n_24_full1_reg_i_35
    SLICE_X120Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.263    ri/full1_reg_i_16/CO[3]
    SLICE_X118Y180       net (fo=1, unset)            0.339     5.602    ri/st/location20_in
    SLICE_X118Y180       LUT6 (Prop_lut6_I4_O)        0.043     5.645    ri/full1_i_5/O
    SLICE_X120Y185       net (fo=1, unset)            0.379     6.024    ri/n_24_full1_i_5
    SLICE_X120Y185       LUT5 (Prop_lut5_I0_O)        0.043     6.067    ri/full1_i_3/O
    SLICE_X125Y185       net (fo=8, unset)            0.417     6.484    ri/O11
    SLICE_X125Y185       LUT4 (Prop_lut4_I0_O)        0.043     6.527    ri/key6[31]_i_1/O
    SLICE_X123Y181       net (fo=42, unset)           0.297     6.824    st/I30[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000    
    AL31                                              0.000     3.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     3.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X123Y181       net (fo=1489, unset)         1.171     6.738    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.214     6.953    
                         clock uncertainty           -0.035     6.917    
    SLICE_X123Y181       FDRE (Setup_fdre_C_CE)      -0.194     6.723    st/key6_reg[9]
  -------------------------------------------------------------------
                         required time                          6.723    
                         arrival time                          -6.824    
  -------------------------------------------------------------------
                         slack                                 -0.100    

Slack (VIOLATED) :        -0.095ns  (required time - arrival time)
  Source:                 st/key6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key4_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.792ns (29.257%)  route 1.915ns (70.743%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.693ns = ( 6.693 - 3.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X123Y181       net (fo=1489, unset)         1.285     4.067    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y181       FDRE (Prop_fdre_C_Q)         0.216     4.283    st/key6_reg[3]/Q
    SLICE_X120Y181       net (fo=2, unset)            0.533     4.816    st/O31[3]
    SLICE_X120Y181       LUT4 (Prop_lut4_I0_O)        0.043     4.859    st/full1_i_111/O
    SLICE_X120Y181       net (fo=1, routed)           0.000     4.859    ri/S[1]
    SLICE_X120Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.116    ri/full1_reg_i_88/CO[3]
    SLICE_X120Y182       net (fo=1, unset)            0.000     5.116    ri/n_24_full1_reg_i_88
    SLICE_X120Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.165    ri/full1_reg_i_62/CO[3]
    SLICE_X120Y183       net (fo=1, unset)            0.000     5.165    ri/n_24_full1_reg_i_62
    SLICE_X120Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.214    ri/full1_reg_i_35/CO[3]
    SLICE_X120Y184       net (fo=1, unset)            0.000     5.214    ri/n_24_full1_reg_i_35
    SLICE_X120Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.263    ri/full1_reg_i_16/CO[3]
    SLICE_X118Y180       net (fo=1, unset)            0.339     5.602    ri/st/location20_in
    SLICE_X118Y180       LUT6 (Prop_lut6_I4_O)        0.043     5.645    ri/full1_i_5/O
    SLICE_X120Y185       net (fo=1, unset)            0.379     6.024    ri/n_24_full1_i_5
    SLICE_X120Y185       LUT5 (Prop_lut5_I0_O)        0.043     6.067    ri/full1_i_3/O
    SLICE_X121Y187       net (fo=8, unset)            0.224     6.291    ri/O11
    SLICE_X121Y187       LUT6 (Prop_lut6_I0_O)        0.043     6.334    ri/key4[31]_i_1/O
    SLICE_X121Y184       net (fo=43, unset)           0.440     6.774    st/I28[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000    
    AL31                                              0.000     3.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     3.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X121Y184       net (fo=1489, unset)         1.126     6.693    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.214     6.908    
                         clock uncertainty           -0.035     6.872    
    SLICE_X121Y184       FDRE (Setup_fdre_C_CE)      -0.194     6.678    st/key4_reg[17]
  -------------------------------------------------------------------
                         required time                          6.678    
                         arrival time                          -6.774    
  -------------------------------------------------------------------
                         slack                                 -0.095    

Slack (VIOLATED) :        -0.095ns  (required time - arrival time)
  Source:                 st/key6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key4_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.792ns (29.257%)  route 1.915ns (70.743%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.693ns = ( 6.693 - 3.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X123Y181       net (fo=1489, unset)         1.285     4.067    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y181       FDRE (Prop_fdre_C_Q)         0.216     4.283    st/key6_reg[3]/Q
    SLICE_X120Y181       net (fo=2, unset)            0.533     4.816    st/O31[3]
    SLICE_X120Y181       LUT4 (Prop_lut4_I0_O)        0.043     4.859    st/full1_i_111/O
    SLICE_X120Y181       net (fo=1, routed)           0.000     4.859    ri/S[1]
    SLICE_X120Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.116    ri/full1_reg_i_88/CO[3]
    SLICE_X120Y182       net (fo=1, unset)            0.000     5.116    ri/n_24_full1_reg_i_88
    SLICE_X120Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.165    ri/full1_reg_i_62/CO[3]
    SLICE_X120Y183       net (fo=1, unset)            0.000     5.165    ri/n_24_full1_reg_i_62
    SLICE_X120Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.214    ri/full1_reg_i_35/CO[3]
    SLICE_X120Y184       net (fo=1, unset)            0.000     5.214    ri/n_24_full1_reg_i_35
    SLICE_X120Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.263    ri/full1_reg_i_16/CO[3]
    SLICE_X118Y180       net (fo=1, unset)            0.339     5.602    ri/st/location20_in
    SLICE_X118Y180       LUT6 (Prop_lut6_I4_O)        0.043     5.645    ri/full1_i_5/O
    SLICE_X120Y185       net (fo=1, unset)            0.379     6.024    ri/n_24_full1_i_5
    SLICE_X120Y185       LUT5 (Prop_lut5_I0_O)        0.043     6.067    ri/full1_i_3/O
    SLICE_X121Y187       net (fo=8, unset)            0.224     6.291    ri/O11
    SLICE_X121Y187       LUT6 (Prop_lut6_I0_O)        0.043     6.334    ri/key4[31]_i_1/O
    SLICE_X121Y184       net (fo=43, unset)           0.440     6.774    st/I28[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000    
    AL31                                              0.000     3.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     3.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X121Y184       net (fo=1489, unset)         1.126     6.693    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.214     6.908    
                         clock uncertainty           -0.035     6.872    
    SLICE_X121Y184       FDRE (Setup_fdre_C_CE)      -0.194     6.678    st/key4_reg[27]
  -------------------------------------------------------------------
                         required time                          6.678    
                         arrival time                          -6.774    
  -------------------------------------------------------------------
                         slack                                 -0.095    

Slack (VIOLATED) :        -0.073ns  (required time - arrival time)
  Source:                 st/key6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key4_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 0.792ns (29.541%)  route 1.889ns (70.459%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.689ns = ( 6.689 - 3.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X123Y181       net (fo=1489, unset)         1.285     4.067    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y181       FDRE (Prop_fdre_C_Q)         0.216     4.283    st/key6_reg[3]/Q
    SLICE_X120Y181       net (fo=2, unset)            0.533     4.816    st/O31[3]
    SLICE_X120Y181       LUT4 (Prop_lut4_I0_O)        0.043     4.859    st/full1_i_111/O
    SLICE_X120Y181       net (fo=1, routed)           0.000     4.859    ri/S[1]
    SLICE_X120Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.116    ri/full1_reg_i_88/CO[3]
    SLICE_X120Y182       net (fo=1, unset)            0.000     5.116    ri/n_24_full1_reg_i_88
    SLICE_X120Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.165    ri/full1_reg_i_62/CO[3]
    SLICE_X120Y183       net (fo=1, unset)            0.000     5.165    ri/n_24_full1_reg_i_62
    SLICE_X120Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.214    ri/full1_reg_i_35/CO[3]
    SLICE_X120Y184       net (fo=1, unset)            0.000     5.214    ri/n_24_full1_reg_i_35
    SLICE_X120Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.263    ri/full1_reg_i_16/CO[3]
    SLICE_X118Y180       net (fo=1, unset)            0.339     5.602    ri/st/location20_in
    SLICE_X118Y180       LUT6 (Prop_lut6_I4_O)        0.043     5.645    ri/full1_i_5/O
    SLICE_X120Y185       net (fo=1, unset)            0.379     6.024    ri/n_24_full1_i_5
    SLICE_X120Y185       LUT5 (Prop_lut5_I0_O)        0.043     6.067    ri/full1_i_3/O
    SLICE_X121Y187       net (fo=8, unset)            0.224     6.291    ri/O11
    SLICE_X121Y187       LUT6 (Prop_lut6_I0_O)        0.043     6.334    ri/key4[31]_i_1/O
    SLICE_X121Y179       net (fo=43, unset)           0.414     6.748    st/I28[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000    
    AL31                                              0.000     3.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     3.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X121Y179       net (fo=1489, unset)         1.122     6.689    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.214     6.904    
                         clock uncertainty           -0.035     6.868    
    SLICE_X121Y179       FDRE (Setup_fdre_C_CE)      -0.194     6.674    st/key4_reg[0]
  -------------------------------------------------------------------
                         required time                          6.674    
                         arrival time                          -6.748    
  -------------------------------------------------------------------
                         slack                                 -0.073    

Slack (VIOLATED) :        -0.073ns  (required time - arrival time)
  Source:                 st/key6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key4_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 0.792ns (29.541%)  route 1.889ns (70.459%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.689ns = ( 6.689 - 3.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X123Y181       net (fo=1489, unset)         1.285     4.067    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y181       FDRE (Prop_fdre_C_Q)         0.216     4.283    st/key6_reg[3]/Q
    SLICE_X120Y181       net (fo=2, unset)            0.533     4.816    st/O31[3]
    SLICE_X120Y181       LUT4 (Prop_lut4_I0_O)        0.043     4.859    st/full1_i_111/O
    SLICE_X120Y181       net (fo=1, routed)           0.000     4.859    ri/S[1]
    SLICE_X120Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.116    ri/full1_reg_i_88/CO[3]
    SLICE_X120Y182       net (fo=1, unset)            0.000     5.116    ri/n_24_full1_reg_i_88
    SLICE_X120Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.165    ri/full1_reg_i_62/CO[3]
    SLICE_X120Y183       net (fo=1, unset)            0.000     5.165    ri/n_24_full1_reg_i_62
    SLICE_X120Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.214    ri/full1_reg_i_35/CO[3]
    SLICE_X120Y184       net (fo=1, unset)            0.000     5.214    ri/n_24_full1_reg_i_35
    SLICE_X120Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.263    ri/full1_reg_i_16/CO[3]
    SLICE_X118Y180       net (fo=1, unset)            0.339     5.602    ri/st/location20_in
    SLICE_X118Y180       LUT6 (Prop_lut6_I4_O)        0.043     5.645    ri/full1_i_5/O
    SLICE_X120Y185       net (fo=1, unset)            0.379     6.024    ri/n_24_full1_i_5
    SLICE_X120Y185       LUT5 (Prop_lut5_I0_O)        0.043     6.067    ri/full1_i_3/O
    SLICE_X121Y187       net (fo=8, unset)            0.224     6.291    ri/O11
    SLICE_X121Y187       LUT6 (Prop_lut6_I0_O)        0.043     6.334    ri/key4[31]_i_1/O
    SLICE_X121Y179       net (fo=43, unset)           0.414     6.748    st/I28[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000    
    AL31                                              0.000     3.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     3.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X121Y179       net (fo=1489, unset)         1.122     6.689    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.214     6.904    
                         clock uncertainty           -0.035     6.868    
    SLICE_X121Y179       FDRE (Setup_fdre_C_CE)      -0.194     6.674    st/key4_reg[4]
  -------------------------------------------------------------------
                         required time                          6.674    
                         arrival time                          -6.748    
  -------------------------------------------------------------------
                         slack                                 -0.073    

Slack (VIOLATED) :        -0.073ns  (required time - arrival time)
  Source:                 st/key6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key4_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 0.792ns (29.541%)  route 1.889ns (70.459%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.689ns = ( 6.689 - 3.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X123Y181       net (fo=1489, unset)         1.285     4.067    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y181       FDRE (Prop_fdre_C_Q)         0.216     4.283    st/key6_reg[3]/Q
    SLICE_X120Y181       net (fo=2, unset)            0.533     4.816    st/O31[3]
    SLICE_X120Y181       LUT4 (Prop_lut4_I0_O)        0.043     4.859    st/full1_i_111/O
    SLICE_X120Y181       net (fo=1, routed)           0.000     4.859    ri/S[1]
    SLICE_X120Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.116    ri/full1_reg_i_88/CO[3]
    SLICE_X120Y182       net (fo=1, unset)            0.000     5.116    ri/n_24_full1_reg_i_88
    SLICE_X120Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.165    ri/full1_reg_i_62/CO[3]
    SLICE_X120Y183       net (fo=1, unset)            0.000     5.165    ri/n_24_full1_reg_i_62
    SLICE_X120Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.214    ri/full1_reg_i_35/CO[3]
    SLICE_X120Y184       net (fo=1, unset)            0.000     5.214    ri/n_24_full1_reg_i_35
    SLICE_X120Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.263    ri/full1_reg_i_16/CO[3]
    SLICE_X118Y180       net (fo=1, unset)            0.339     5.602    ri/st/location20_in
    SLICE_X118Y180       LUT6 (Prop_lut6_I4_O)        0.043     5.645    ri/full1_i_5/O
    SLICE_X120Y185       net (fo=1, unset)            0.379     6.024    ri/n_24_full1_i_5
    SLICE_X120Y185       LUT5 (Prop_lut5_I0_O)        0.043     6.067    ri/full1_i_3/O
    SLICE_X121Y187       net (fo=8, unset)            0.224     6.291    ri/O11
    SLICE_X121Y187       LUT6 (Prop_lut6_I0_O)        0.043     6.334    ri/key4[31]_i_1/O
    SLICE_X121Y179       net (fo=43, unset)           0.414     6.748    st/I28[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000    
    AL31                                              0.000     3.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     3.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X121Y179       net (fo=1489, unset)         1.122     6.689    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.214     6.904    
                         clock uncertainty           -0.035     6.868    
    SLICE_X121Y179       FDRE (Setup_fdre_C_CE)      -0.194     6.674    st/key4_reg[5]
  -------------------------------------------------------------------
                         required time                          6.674    
                         arrival time                          -6.748    
  -------------------------------------------------------------------
                         slack                                 -0.073    

Slack (VIOLATED) :        -0.073ns  (required time - arrival time)
  Source:                 st/key6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key4_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 0.792ns (29.541%)  route 1.889ns (70.459%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.689ns = ( 6.689 - 3.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X123Y181       net (fo=1489, unset)         1.285     4.067    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y181       FDRE (Prop_fdre_C_Q)         0.216     4.283    st/key6_reg[3]/Q
    SLICE_X120Y181       net (fo=2, unset)            0.533     4.816    st/O31[3]
    SLICE_X120Y181       LUT4 (Prop_lut4_I0_O)        0.043     4.859    st/full1_i_111/O
    SLICE_X120Y181       net (fo=1, routed)           0.000     4.859    ri/S[1]
    SLICE_X120Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.116    ri/full1_reg_i_88/CO[3]
    SLICE_X120Y182       net (fo=1, unset)            0.000     5.116    ri/n_24_full1_reg_i_88
    SLICE_X120Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.165    ri/full1_reg_i_62/CO[3]
    SLICE_X120Y183       net (fo=1, unset)            0.000     5.165    ri/n_24_full1_reg_i_62
    SLICE_X120Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.214    ri/full1_reg_i_35/CO[3]
    SLICE_X120Y184       net (fo=1, unset)            0.000     5.214    ri/n_24_full1_reg_i_35
    SLICE_X120Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.263    ri/full1_reg_i_16/CO[3]
    SLICE_X118Y180       net (fo=1, unset)            0.339     5.602    ri/st/location20_in
    SLICE_X118Y180       LUT6 (Prop_lut6_I4_O)        0.043     5.645    ri/full1_i_5/O
    SLICE_X120Y185       net (fo=1, unset)            0.379     6.024    ri/n_24_full1_i_5
    SLICE_X120Y185       LUT5 (Prop_lut5_I0_O)        0.043     6.067    ri/full1_i_3/O
    SLICE_X121Y187       net (fo=8, unset)            0.224     6.291    ri/O11
    SLICE_X121Y187       LUT6 (Prop_lut6_I0_O)        0.043     6.334    ri/key4[31]_i_1/O
    SLICE_X121Y179       net (fo=43, unset)           0.414     6.748    st/I28[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000    
    AL31                                              0.000     3.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     3.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X121Y179       net (fo=1489, unset)         1.122     6.689    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.214     6.904    
                         clock uncertainty           -0.035     6.868    
    SLICE_X121Y179       FDRE (Setup_fdre_C_CE)      -0.194     6.674    st/key4_reg[6]
  -------------------------------------------------------------------
                         required time                          6.674    
                         arrival time                          -6.748    
  -------------------------------------------------------------------
                         slack                                 -0.073    

Slack (VIOLATED) :        -0.072ns  (required time - arrival time)
  Source:                 st/key6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key2_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.835ns (31.087%)  route 1.851ns (68.913%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 6.695 - 3.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X123Y181       net (fo=1489, unset)         1.285     4.067    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y181       FDRE (Prop_fdre_C_Q)         0.216     4.283    st/key6_reg[3]/Q
    SLICE_X120Y181       net (fo=2, unset)            0.533     4.816    st/O31[3]
    SLICE_X120Y181       LUT4 (Prop_lut4_I0_O)        0.043     4.859    st/full1_i_111/O
    SLICE_X120Y181       net (fo=1, routed)           0.000     4.859    ri/S[1]
    SLICE_X120Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.116    ri/full1_reg_i_88/CO[3]
    SLICE_X120Y182       net (fo=1, unset)            0.000     5.116    ri/n_24_full1_reg_i_88
    SLICE_X120Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.165    ri/full1_reg_i_62/CO[3]
    SLICE_X120Y183       net (fo=1, unset)            0.000     5.165    ri/n_24_full1_reg_i_62
    SLICE_X120Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.214    ri/full1_reg_i_35/CO[3]
    SLICE_X120Y184       net (fo=1, unset)            0.000     5.214    ri/n_24_full1_reg_i_35
    SLICE_X120Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.263    ri/full1_reg_i_16/CO[3]
    SLICE_X118Y180       net (fo=1, unset)            0.339     5.602    ri/st/location20_in
    SLICE_X118Y180       LUT6 (Prop_lut6_I4_O)        0.043     5.645    ri/full1_i_5/O
    SLICE_X120Y185       net (fo=1, unset)            0.379     6.024    ri/n_24_full1_i_5
    SLICE_X120Y185       LUT5 (Prop_lut5_I0_O)        0.043     6.067    ri/full1_i_3/O
    SLICE_X120Y186       net (fo=8, unset)            0.166     6.233    ri/O11
    SLICE_X120Y186       LUT6 (Prop_lut6_I0_O)        0.043     6.276    ri/full3_i_2/O
    SLICE_X118Y186       net (fo=5, unset)            0.165     6.441    ri/O10
    SLICE_X118Y186       LUT4 (Prop_lut4_I0_O)        0.043     6.484    ri/full3_i_1/O
    SLICE_X119Y187       net (fo=85, unset)           0.269     6.753    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000    
    AL31                                              0.000     3.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     3.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X119Y187       net (fo=1489, unset)         1.128     6.695    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.214     6.910    
                         clock uncertainty           -0.035     6.874    
    SLICE_X119Y187       FDRE (Setup_fdre_C_CE)      -0.194     6.680    st/key2_reg[24]
  -------------------------------------------------------------------
                         required time                          6.680    
                         arrival time                          -6.753    
  -------------------------------------------------------------------
                         slack                                 -0.072    

Slack (VIOLATED) :        -0.072ns  (required time - arrival time)
  Source:                 st/key6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key3_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.835ns (31.087%)  route 1.851ns (68.913%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 6.695 - 3.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X123Y181       net (fo=1489, unset)         1.285     4.067    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y181       FDRE (Prop_fdre_C_Q)         0.216     4.283    st/key6_reg[3]/Q
    SLICE_X120Y181       net (fo=2, unset)            0.533     4.816    st/O31[3]
    SLICE_X120Y181       LUT4 (Prop_lut4_I0_O)        0.043     4.859    st/full1_i_111/O
    SLICE_X120Y181       net (fo=1, routed)           0.000     4.859    ri/S[1]
    SLICE_X120Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.116    ri/full1_reg_i_88/CO[3]
    SLICE_X120Y182       net (fo=1, unset)            0.000     5.116    ri/n_24_full1_reg_i_88
    SLICE_X120Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.165    ri/full1_reg_i_62/CO[3]
    SLICE_X120Y183       net (fo=1, unset)            0.000     5.165    ri/n_24_full1_reg_i_62
    SLICE_X120Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.214    ri/full1_reg_i_35/CO[3]
    SLICE_X120Y184       net (fo=1, unset)            0.000     5.214    ri/n_24_full1_reg_i_35
    SLICE_X120Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.263    ri/full1_reg_i_16/CO[3]
    SLICE_X118Y180       net (fo=1, unset)            0.339     5.602    ri/st/location20_in
    SLICE_X118Y180       LUT6 (Prop_lut6_I4_O)        0.043     5.645    ri/full1_i_5/O
    SLICE_X120Y185       net (fo=1, unset)            0.379     6.024    ri/n_24_full1_i_5
    SLICE_X120Y185       LUT5 (Prop_lut5_I0_O)        0.043     6.067    ri/full1_i_3/O
    SLICE_X120Y186       net (fo=8, unset)            0.166     6.233    ri/O11
    SLICE_X120Y186       LUT6 (Prop_lut6_I0_O)        0.043     6.276    ri/full3_i_2/O
    SLICE_X118Y186       net (fo=5, unset)            0.165     6.441    ri/O10
    SLICE_X118Y186       LUT4 (Prop_lut4_I0_O)        0.043     6.484    ri/full3_i_1/O
    SLICE_X119Y187       net (fo=85, unset)           0.269     6.753    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000    
    AL31                                              0.000     3.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     3.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X119Y187       net (fo=1489, unset)         1.128     6.695    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.214     6.910    
                         clock uncertainty           -0.035     6.874    
    SLICE_X119Y187       FDRE (Setup_fdre_C_CE)      -0.194     6.680    st/key3_reg[16]
  -------------------------------------------------------------------
                         required time                          6.680    
                         arrival time                          -6.753    
  -------------------------------------------------------------------
                         slack                                 -0.072    

Slack (VIOLATED) :        -0.072ns  (required time - arrival time)
  Source:                 st/key6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key3_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.835ns (31.087%)  route 1.851ns (68.913%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 6.695 - 3.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X123Y181       net (fo=1489, unset)         1.285     4.067    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y181       FDRE (Prop_fdre_C_Q)         0.216     4.283    st/key6_reg[3]/Q
    SLICE_X120Y181       net (fo=2, unset)            0.533     4.816    st/O31[3]
    SLICE_X120Y181       LUT4 (Prop_lut4_I0_O)        0.043     4.859    st/full1_i_111/O
    SLICE_X120Y181       net (fo=1, routed)           0.000     4.859    ri/S[1]
    SLICE_X120Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.116    ri/full1_reg_i_88/CO[3]
    SLICE_X120Y182       net (fo=1, unset)            0.000     5.116    ri/n_24_full1_reg_i_88
    SLICE_X120Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.165    ri/full1_reg_i_62/CO[3]
    SLICE_X120Y183       net (fo=1, unset)            0.000     5.165    ri/n_24_full1_reg_i_62
    SLICE_X120Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.214    ri/full1_reg_i_35/CO[3]
    SLICE_X120Y184       net (fo=1, unset)            0.000     5.214    ri/n_24_full1_reg_i_35
    SLICE_X120Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.263    ri/full1_reg_i_16/CO[3]
    SLICE_X118Y180       net (fo=1, unset)            0.339     5.602    ri/st/location20_in
    SLICE_X118Y180       LUT6 (Prop_lut6_I4_O)        0.043     5.645    ri/full1_i_5/O
    SLICE_X120Y185       net (fo=1, unset)            0.379     6.024    ri/n_24_full1_i_5
    SLICE_X120Y185       LUT5 (Prop_lut5_I0_O)        0.043     6.067    ri/full1_i_3/O
    SLICE_X120Y186       net (fo=8, unset)            0.166     6.233    ri/O11
    SLICE_X120Y186       LUT6 (Prop_lut6_I0_O)        0.043     6.276    ri/full3_i_2/O
    SLICE_X118Y186       net (fo=5, unset)            0.165     6.441    ri/O10
    SLICE_X118Y186       LUT4 (Prop_lut4_I0_O)        0.043     6.484    ri/full3_i_1/O
    SLICE_X119Y187       net (fo=85, unset)           0.269     6.753    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000    
    AL31                                              0.000     3.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     3.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X119Y187       net (fo=1489, unset)         1.128     6.695    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.214     6.910    
                         clock uncertainty           -0.035     6.874    
    SLICE_X119Y187       FDRE (Setup_fdre_C_CE)      -0.194     6.680    st/key3_reg[24]
  -------------------------------------------------------------------
                         required time                          6.680    
                         arrival time                          -6.753    
  -------------------------------------------------------------------
                         slack                                 -0.072    

Slack (VIOLATED) :        -0.072ns  (required time - arrival time)
  Source:                 st/key6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key3_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.835ns (31.087%)  route 1.851ns (68.913%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 6.695 - 3.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X123Y181       net (fo=1489, unset)         1.285     4.067    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y181       FDRE (Prop_fdre_C_Q)         0.216     4.283    st/key6_reg[3]/Q
    SLICE_X120Y181       net (fo=2, unset)            0.533     4.816    st/O31[3]
    SLICE_X120Y181       LUT4 (Prop_lut4_I0_O)        0.043     4.859    st/full1_i_111/O
    SLICE_X120Y181       net (fo=1, routed)           0.000     4.859    ri/S[1]
    SLICE_X120Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.116    ri/full1_reg_i_88/CO[3]
    SLICE_X120Y182       net (fo=1, unset)            0.000     5.116    ri/n_24_full1_reg_i_88
    SLICE_X120Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.165    ri/full1_reg_i_62/CO[3]
    SLICE_X120Y183       net (fo=1, unset)            0.000     5.165    ri/n_24_full1_reg_i_62
    SLICE_X120Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.214    ri/full1_reg_i_35/CO[3]
    SLICE_X120Y184       net (fo=1, unset)            0.000     5.214    ri/n_24_full1_reg_i_35
    SLICE_X120Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.263    ri/full1_reg_i_16/CO[3]
    SLICE_X118Y180       net (fo=1, unset)            0.339     5.602    ri/st/location20_in
    SLICE_X118Y180       LUT6 (Prop_lut6_I4_O)        0.043     5.645    ri/full1_i_5/O
    SLICE_X120Y185       net (fo=1, unset)            0.379     6.024    ri/n_24_full1_i_5
    SLICE_X120Y185       LUT5 (Prop_lut5_I0_O)        0.043     6.067    ri/full1_i_3/O
    SLICE_X120Y186       net (fo=8, unset)            0.166     6.233    ri/O11
    SLICE_X120Y186       LUT6 (Prop_lut6_I0_O)        0.043     6.276    ri/full3_i_2/O
    SLICE_X118Y186       net (fo=5, unset)            0.165     6.441    ri/O10
    SLICE_X118Y186       LUT4 (Prop_lut4_I0_O)        0.043     6.484    ri/full3_i_1/O
    SLICE_X119Y187       net (fo=85, unset)           0.269     6.753    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000    
    AL31                                              0.000     3.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     3.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X119Y187       net (fo=1489, unset)         1.128     6.695    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.214     6.910    
                         clock uncertainty           -0.035     6.874    
    SLICE_X119Y187       FDRE (Setup_fdre_C_CE)      -0.194     6.680    st/key3_reg[6]
  -------------------------------------------------------------------
                         required time                          6.680    
                         arrival time                          -6.753    
  -------------------------------------------------------------------
                         slack                                 -0.072    

Slack (VIOLATED) :        -0.068ns  (required time - arrival time)
  Source:                 st/key6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/data3_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.835ns (31.133%)  route 1.847ns (68.867%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 6.695 - 3.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X123Y181       net (fo=1489, unset)         1.285     4.067    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y181       FDRE (Prop_fdre_C_Q)         0.216     4.283    st/key6_reg[3]/Q
    SLICE_X120Y181       net (fo=2, unset)            0.533     4.816    st/O31[3]
    SLICE_X120Y181       LUT4 (Prop_lut4_I0_O)        0.043     4.859    st/full1_i_111/O
    SLICE_X120Y181       net (fo=1, routed)           0.000     4.859    ri/S[1]
    SLICE_X120Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.116    ri/full1_reg_i_88/CO[3]
    SLICE_X120Y182       net (fo=1, unset)            0.000     5.116    ri/n_24_full1_reg_i_88
    SLICE_X120Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.165    ri/full1_reg_i_62/CO[3]
    SLICE_X120Y183       net (fo=1, unset)            0.000     5.165    ri/n_24_full1_reg_i_62
    SLICE_X120Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.214    ri/full1_reg_i_35/CO[3]
    SLICE_X120Y184       net (fo=1, unset)            0.000     5.214    ri/n_24_full1_reg_i_35
    SLICE_X120Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.263    ri/full1_reg_i_16/CO[3]
    SLICE_X118Y180       net (fo=1, unset)            0.339     5.602    ri/st/location20_in
    SLICE_X118Y180       LUT6 (Prop_lut6_I4_O)        0.043     5.645    ri/full1_i_5/O
    SLICE_X120Y185       net (fo=1, unset)            0.379     6.024    ri/n_24_full1_i_5
    SLICE_X120Y185       LUT5 (Prop_lut5_I0_O)        0.043     6.067    ri/full1_i_3/O
    SLICE_X120Y186       net (fo=8, unset)            0.166     6.233    ri/O11
    SLICE_X120Y186       LUT6 (Prop_lut6_I0_O)        0.043     6.276    ri/full3_i_2/O
    SLICE_X118Y186       net (fo=5, unset)            0.165     6.441    ri/O10
    SLICE_X118Y186       LUT4 (Prop_lut4_I0_O)        0.043     6.484    ri/full3_i_1/O
    SLICE_X117Y188       net (fo=85, unset)           0.265     6.749    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000    
    AL31                                              0.000     3.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     3.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X117Y188       net (fo=1489, unset)         1.128     6.695    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.214     6.910    
                         clock uncertainty           -0.035     6.874    
    SLICE_X117Y188       FDRE (Setup_fdre_C_CE)      -0.194     6.680    st/data3_reg[7]
  -------------------------------------------------------------------
                         required time                          6.680    
                         arrival time                          -6.749    
  -------------------------------------------------------------------
                         slack                                 -0.068    

Slack (VIOLATED) :        -0.068ns  (required time - arrival time)
  Source:                 st/key6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key2_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.835ns (31.133%)  route 1.847ns (68.867%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 6.695 - 3.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X123Y181       net (fo=1489, unset)         1.285     4.067    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y181       FDRE (Prop_fdre_C_Q)         0.216     4.283    st/key6_reg[3]/Q
    SLICE_X120Y181       net (fo=2, unset)            0.533     4.816    st/O31[3]
    SLICE_X120Y181       LUT4 (Prop_lut4_I0_O)        0.043     4.859    st/full1_i_111/O
    SLICE_X120Y181       net (fo=1, routed)           0.000     4.859    ri/S[1]
    SLICE_X120Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.116    ri/full1_reg_i_88/CO[3]
    SLICE_X120Y182       net (fo=1, unset)            0.000     5.116    ri/n_24_full1_reg_i_88
    SLICE_X120Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.165    ri/full1_reg_i_62/CO[3]
    SLICE_X120Y183       net (fo=1, unset)            0.000     5.165    ri/n_24_full1_reg_i_62
    SLICE_X120Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.214    ri/full1_reg_i_35/CO[3]
    SLICE_X120Y184       net (fo=1, unset)            0.000     5.214    ri/n_24_full1_reg_i_35
    SLICE_X120Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.263    ri/full1_reg_i_16/CO[3]
    SLICE_X118Y180       net (fo=1, unset)            0.339     5.602    ri/st/location20_in
    SLICE_X118Y180       LUT6 (Prop_lut6_I4_O)        0.043     5.645    ri/full1_i_5/O
    SLICE_X120Y185       net (fo=1, unset)            0.379     6.024    ri/n_24_full1_i_5
    SLICE_X120Y185       LUT5 (Prop_lut5_I0_O)        0.043     6.067    ri/full1_i_3/O
    SLICE_X120Y186       net (fo=8, unset)            0.166     6.233    ri/O11
    SLICE_X120Y186       LUT6 (Prop_lut6_I0_O)        0.043     6.276    ri/full3_i_2/O
    SLICE_X118Y186       net (fo=5, unset)            0.165     6.441    ri/O10
    SLICE_X118Y186       LUT4 (Prop_lut4_I0_O)        0.043     6.484    ri/full3_i_1/O
    SLICE_X117Y188       net (fo=85, unset)           0.265     6.749    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000    
    AL31                                              0.000     3.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     3.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X117Y188       net (fo=1489, unset)         1.128     6.695    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.214     6.910    
                         clock uncertainty           -0.035     6.874    
    SLICE_X117Y188       FDRE (Setup_fdre_C_CE)      -0.194     6.680    st/key2_reg[8]
  -------------------------------------------------------------------
                         required time                          6.680    
                         arrival time                          -6.749    
  -------------------------------------------------------------------
                         slack                                 -0.068    

Slack (VIOLATED) :        -0.068ns  (required time - arrival time)
  Source:                 st/key6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key3_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.835ns (31.133%)  route 1.847ns (68.867%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 6.695 - 3.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X123Y181       net (fo=1489, unset)         1.285     4.067    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y181       FDRE (Prop_fdre_C_Q)         0.216     4.283    st/key6_reg[3]/Q
    SLICE_X120Y181       net (fo=2, unset)            0.533     4.816    st/O31[3]
    SLICE_X120Y181       LUT4 (Prop_lut4_I0_O)        0.043     4.859    st/full1_i_111/O
    SLICE_X120Y181       net (fo=1, routed)           0.000     4.859    ri/S[1]
    SLICE_X120Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.116    ri/full1_reg_i_88/CO[3]
    SLICE_X120Y182       net (fo=1, unset)            0.000     5.116    ri/n_24_full1_reg_i_88
    SLICE_X120Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.165    ri/full1_reg_i_62/CO[3]
    SLICE_X120Y183       net (fo=1, unset)            0.000     5.165    ri/n_24_full1_reg_i_62
    SLICE_X120Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.214    ri/full1_reg_i_35/CO[3]
    SLICE_X120Y184       net (fo=1, unset)            0.000     5.214    ri/n_24_full1_reg_i_35
    SLICE_X120Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.263    ri/full1_reg_i_16/CO[3]
    SLICE_X118Y180       net (fo=1, unset)            0.339     5.602    ri/st/location20_in
    SLICE_X118Y180       LUT6 (Prop_lut6_I4_O)        0.043     5.645    ri/full1_i_5/O
    SLICE_X120Y185       net (fo=1, unset)            0.379     6.024    ri/n_24_full1_i_5
    SLICE_X120Y185       LUT5 (Prop_lut5_I0_O)        0.043     6.067    ri/full1_i_3/O
    SLICE_X120Y186       net (fo=8, unset)            0.166     6.233    ri/O11
    SLICE_X120Y186       LUT6 (Prop_lut6_I0_O)        0.043     6.276    ri/full3_i_2/O
    SLICE_X118Y186       net (fo=5, unset)            0.165     6.441    ri/O10
    SLICE_X118Y186       LUT4 (Prop_lut4_I0_O)        0.043     6.484    ri/full3_i_1/O
    SLICE_X117Y188       net (fo=85, unset)           0.265     6.749    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000    
    AL31                                              0.000     3.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     3.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X117Y188       net (fo=1489, unset)         1.128     6.695    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.214     6.910    
                         clock uncertainty           -0.035     6.874    
    SLICE_X117Y188       FDRE (Setup_fdre_C_CE)      -0.194     6.680    st/key3_reg[14]
  -------------------------------------------------------------------
                         required time                          6.680    
                         arrival time                          -6.749    
  -------------------------------------------------------------------
                         slack                                 -0.068    

Slack (VIOLATED) :        -0.066ns  (required time - arrival time)
  Source:                 st/key6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key2_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 0.835ns (31.180%)  route 1.843ns (68.820%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.693ns = ( 6.693 - 3.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X123Y181       net (fo=1489, unset)         1.285     4.067    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y181       FDRE (Prop_fdre_C_Q)         0.216     4.283    st/key6_reg[3]/Q
    SLICE_X120Y181       net (fo=2, unset)            0.533     4.816    st/O31[3]
    SLICE_X120Y181       LUT4 (Prop_lut4_I0_O)        0.043     4.859    st/full1_i_111/O
    SLICE_X120Y181       net (fo=1, routed)           0.000     4.859    ri/S[1]
    SLICE_X120Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.116    ri/full1_reg_i_88/CO[3]
    SLICE_X120Y182       net (fo=1, unset)            0.000     5.116    ri/n_24_full1_reg_i_88
    SLICE_X120Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.165    ri/full1_reg_i_62/CO[3]
    SLICE_X120Y183       net (fo=1, unset)            0.000     5.165    ri/n_24_full1_reg_i_62
    SLICE_X120Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.214    ri/full1_reg_i_35/CO[3]
    SLICE_X120Y184       net (fo=1, unset)            0.000     5.214    ri/n_24_full1_reg_i_35
    SLICE_X120Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.263    ri/full1_reg_i_16/CO[3]
    SLICE_X118Y180       net (fo=1, unset)            0.339     5.602    ri/st/location20_in
    SLICE_X118Y180       LUT6 (Prop_lut6_I4_O)        0.043     5.645    ri/full1_i_5/O
    SLICE_X120Y185       net (fo=1, unset)            0.379     6.024    ri/n_24_full1_i_5
    SLICE_X120Y185       LUT5 (Prop_lut5_I0_O)        0.043     6.067    ri/full1_i_3/O
    SLICE_X120Y186       net (fo=8, unset)            0.166     6.233    ri/O11
    SLICE_X120Y186       LUT6 (Prop_lut6_I0_O)        0.043     6.276    ri/full3_i_2/O
    SLICE_X118Y186       net (fo=5, unset)            0.165     6.441    ri/O10
    SLICE_X118Y186       LUT4 (Prop_lut4_I0_O)        0.043     6.484    ri/full3_i_1/O
    SLICE_X117Y184       net (fo=85, unset)           0.261     6.745    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000    
    AL31                                              0.000     3.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     3.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X117Y184       net (fo=1489, unset)         1.126     6.693    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.214     6.908    
                         clock uncertainty           -0.035     6.872    
    SLICE_X117Y184       FDRE (Setup_fdre_C_CE)      -0.194     6.678    st/key2_reg[10]
  -------------------------------------------------------------------
                         required time                          6.678    
                         arrival time                          -6.745    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.065ns  (required time - arrival time)
  Source:                 st/key6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/data2_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.835ns (31.168%)  route 1.844ns (68.832%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 6.695 - 3.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X123Y181       net (fo=1489, unset)         1.285     4.067    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y181       FDRE (Prop_fdre_C_Q)         0.216     4.283    st/key6_reg[3]/Q
    SLICE_X120Y181       net (fo=2, unset)            0.533     4.816    st/O31[3]
    SLICE_X120Y181       LUT4 (Prop_lut4_I0_O)        0.043     4.859    st/full1_i_111/O
    SLICE_X120Y181       net (fo=1, routed)           0.000     4.859    ri/S[1]
    SLICE_X120Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.116    ri/full1_reg_i_88/CO[3]
    SLICE_X120Y182       net (fo=1, unset)            0.000     5.116    ri/n_24_full1_reg_i_88
    SLICE_X120Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.165    ri/full1_reg_i_62/CO[3]
    SLICE_X120Y183       net (fo=1, unset)            0.000     5.165    ri/n_24_full1_reg_i_62
    SLICE_X120Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.214    ri/full1_reg_i_35/CO[3]
    SLICE_X120Y184       net (fo=1, unset)            0.000     5.214    ri/n_24_full1_reg_i_35
    SLICE_X120Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.263    ri/full1_reg_i_16/CO[3]
    SLICE_X118Y180       net (fo=1, unset)            0.339     5.602    ri/st/location20_in
    SLICE_X118Y180       LUT6 (Prop_lut6_I4_O)        0.043     5.645    ri/full1_i_5/O
    SLICE_X120Y185       net (fo=1, unset)            0.379     6.024    ri/n_24_full1_i_5
    SLICE_X120Y185       LUT5 (Prop_lut5_I0_O)        0.043     6.067    ri/full1_i_3/O
    SLICE_X120Y186       net (fo=8, unset)            0.166     6.233    ri/O11
    SLICE_X120Y186       LUT6 (Prop_lut6_I0_O)        0.043     6.276    ri/full3_i_2/O
    SLICE_X118Y186       net (fo=5, unset)            0.165     6.441    ri/O10
    SLICE_X118Y186       LUT4 (Prop_lut4_I0_O)        0.043     6.484    ri/full3_i_1/O
    SLICE_X116Y188       net (fo=85, unset)           0.262     6.746    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000    
    AL31                                              0.000     3.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     3.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X116Y188       net (fo=1489, unset)         1.128     6.695    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.214     6.910    
                         clock uncertainty           -0.035     6.874    
    SLICE_X116Y188       FDRE (Setup_fdre_C_CE)      -0.194     6.680    st/data2_reg[10]
  -------------------------------------------------------------------
                         required time                          6.680    
                         arrival time                          -6.746    
  -------------------------------------------------------------------
                         slack                                 -0.065    

Slack (VIOLATED) :        -0.065ns  (required time - arrival time)
  Source:                 st/key6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.835ns (31.168%)  route 1.844ns (68.832%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 6.695 - 3.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X123Y181       net (fo=1489, unset)         1.285     4.067    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y181       FDRE (Prop_fdre_C_Q)         0.216     4.283    st/key6_reg[3]/Q
    SLICE_X120Y181       net (fo=2, unset)            0.533     4.816    st/O31[3]
    SLICE_X120Y181       LUT4 (Prop_lut4_I0_O)        0.043     4.859    st/full1_i_111/O
    SLICE_X120Y181       net (fo=1, routed)           0.000     4.859    ri/S[1]
    SLICE_X120Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.116    ri/full1_reg_i_88/CO[3]
    SLICE_X120Y182       net (fo=1, unset)            0.000     5.116    ri/n_24_full1_reg_i_88
    SLICE_X120Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.165    ri/full1_reg_i_62/CO[3]
    SLICE_X120Y183       net (fo=1, unset)            0.000     5.165    ri/n_24_full1_reg_i_62
    SLICE_X120Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.214    ri/full1_reg_i_35/CO[3]
    SLICE_X120Y184       net (fo=1, unset)            0.000     5.214    ri/n_24_full1_reg_i_35
    SLICE_X120Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.263    ri/full1_reg_i_16/CO[3]
    SLICE_X118Y180       net (fo=1, unset)            0.339     5.602    ri/st/location20_in
    SLICE_X118Y180       LUT6 (Prop_lut6_I4_O)        0.043     5.645    ri/full1_i_5/O
    SLICE_X120Y185       net (fo=1, unset)            0.379     6.024    ri/n_24_full1_i_5
    SLICE_X120Y185       LUT5 (Prop_lut5_I0_O)        0.043     6.067    ri/full1_i_3/O
    SLICE_X120Y186       net (fo=8, unset)            0.166     6.233    ri/O11
    SLICE_X120Y186       LUT6 (Prop_lut6_I0_O)        0.043     6.276    ri/full3_i_2/O
    SLICE_X118Y186       net (fo=5, unset)            0.165     6.441    ri/O10
    SLICE_X118Y186       LUT4 (Prop_lut4_I0_O)        0.043     6.484    ri/full3_i_1/O
    SLICE_X116Y188       net (fo=85, unset)           0.262     6.746    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000    
    AL31                                              0.000     3.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     3.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X116Y188       net (fo=1489, unset)         1.128     6.695    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.214     6.910    
                         clock uncertainty           -0.035     6.874    
    SLICE_X116Y188       FDRE (Setup_fdre_C_CE)      -0.194     6.680    st/key2_reg[2]
  -------------------------------------------------------------------
                         required time                          6.680    
                         arrival time                          -6.746    
  -------------------------------------------------------------------
                         slack                                 -0.065    

Slack (VIOLATED) :        -0.065ns  (required time - arrival time)
  Source:                 st/key6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key3_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.835ns (31.168%)  route 1.844ns (68.832%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 6.695 - 3.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X123Y181       net (fo=1489, unset)         1.285     4.067    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y181       FDRE (Prop_fdre_C_Q)         0.216     4.283    st/key6_reg[3]/Q
    SLICE_X120Y181       net (fo=2, unset)            0.533     4.816    st/O31[3]
    SLICE_X120Y181       LUT4 (Prop_lut4_I0_O)        0.043     4.859    st/full1_i_111/O
    SLICE_X120Y181       net (fo=1, routed)           0.000     4.859    ri/S[1]
    SLICE_X120Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.116    ri/full1_reg_i_88/CO[3]
    SLICE_X120Y182       net (fo=1, unset)            0.000     5.116    ri/n_24_full1_reg_i_88
    SLICE_X120Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.165    ri/full1_reg_i_62/CO[3]
    SLICE_X120Y183       net (fo=1, unset)            0.000     5.165    ri/n_24_full1_reg_i_62
    SLICE_X120Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.214    ri/full1_reg_i_35/CO[3]
    SLICE_X120Y184       net (fo=1, unset)            0.000     5.214    ri/n_24_full1_reg_i_35
    SLICE_X120Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.263    ri/full1_reg_i_16/CO[3]
    SLICE_X118Y180       net (fo=1, unset)            0.339     5.602    ri/st/location20_in
    SLICE_X118Y180       LUT6 (Prop_lut6_I4_O)        0.043     5.645    ri/full1_i_5/O
    SLICE_X120Y185       net (fo=1, unset)            0.379     6.024    ri/n_24_full1_i_5
    SLICE_X120Y185       LUT5 (Prop_lut5_I0_O)        0.043     6.067    ri/full1_i_3/O
    SLICE_X120Y186       net (fo=8, unset)            0.166     6.233    ri/O11
    SLICE_X120Y186       LUT6 (Prop_lut6_I0_O)        0.043     6.276    ri/full3_i_2/O
    SLICE_X118Y186       net (fo=5, unset)            0.165     6.441    ri/O10
    SLICE_X118Y186       LUT4 (Prop_lut4_I0_O)        0.043     6.484    ri/full3_i_1/O
    SLICE_X116Y188       net (fo=85, unset)           0.262     6.746    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000    
    AL31                                              0.000     3.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     3.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X116Y188       net (fo=1489, unset)         1.128     6.695    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.214     6.910    
                         clock uncertainty           -0.035     6.874    
    SLICE_X116Y188       FDRE (Setup_fdre_C_CE)      -0.194     6.680    st/key3_reg[29]
  -------------------------------------------------------------------
                         required time                          6.680    
                         arrival time                          -6.746    
  -------------------------------------------------------------------
                         slack                                 -0.065    

Slack (VIOLATED) :        -0.064ns  (required time - arrival time)
  Source:                 st/key6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/data6_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 0.792ns (29.032%)  route 1.936ns (70.968%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.745ns = ( 6.745 - 3.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X123Y181       net (fo=1489, unset)         1.285     4.067    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y181       FDRE (Prop_fdre_C_Q)         0.216     4.283    st/key6_reg[3]/Q
    SLICE_X120Y181       net (fo=2, unset)            0.533     4.816    st/O31[3]
    SLICE_X120Y181       LUT4 (Prop_lut4_I0_O)        0.043     4.859    st/full1_i_111/O
    SLICE_X120Y181       net (fo=1, routed)           0.000     4.859    ri/S[1]
    SLICE_X120Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.116    ri/full1_reg_i_88/CO[3]
    SLICE_X120Y182       net (fo=1, unset)            0.000     5.116    ri/n_24_full1_reg_i_88
    SLICE_X120Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.165    ri/full1_reg_i_62/CO[3]
    SLICE_X120Y183       net (fo=1, unset)            0.000     5.165    ri/n_24_full1_reg_i_62
    SLICE_X120Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.214    ri/full1_reg_i_35/CO[3]
    SLICE_X120Y184       net (fo=1, unset)            0.000     5.214    ri/n_24_full1_reg_i_35
    SLICE_X120Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.263    ri/full1_reg_i_16/CO[3]
    SLICE_X118Y180       net (fo=1, unset)            0.339     5.602    ri/st/location20_in
    SLICE_X118Y180       LUT6 (Prop_lut6_I4_O)        0.043     5.645    ri/full1_i_5/O
    SLICE_X120Y185       net (fo=1, unset)            0.379     6.024    ri/n_24_full1_i_5
    SLICE_X120Y185       LUT5 (Prop_lut5_I0_O)        0.043     6.067    ri/full1_i_3/O
    SLICE_X125Y185       net (fo=8, unset)            0.417     6.484    ri/O11
    SLICE_X125Y185       LUT4 (Prop_lut4_I0_O)        0.043     6.527    ri/key6[31]_i_1/O
    SLICE_X124Y185       net (fo=42, unset)           0.268     6.795    st/I30[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000    
    AL31                                              0.000     3.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     3.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X124Y185       net (fo=1489, unset)         1.178     6.745    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.214     6.960    
                         clock uncertainty           -0.035     6.924    
    SLICE_X124Y185       FDRE (Setup_fdre_C_CE)      -0.194     6.730    st/data6_reg[10]
  -------------------------------------------------------------------
                         required time                          6.730    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                 -0.064    

Slack (VIOLATED) :        -0.064ns  (required time - arrival time)
  Source:                 st/key6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/data6_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 0.792ns (29.032%)  route 1.936ns (70.968%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.745ns = ( 6.745 - 3.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X123Y181       net (fo=1489, unset)         1.285     4.067    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y181       FDRE (Prop_fdre_C_Q)         0.216     4.283    st/key6_reg[3]/Q
    SLICE_X120Y181       net (fo=2, unset)            0.533     4.816    st/O31[3]
    SLICE_X120Y181       LUT4 (Prop_lut4_I0_O)        0.043     4.859    st/full1_i_111/O
    SLICE_X120Y181       net (fo=1, routed)           0.000     4.859    ri/S[1]
    SLICE_X120Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.116    ri/full1_reg_i_88/CO[3]
    SLICE_X120Y182       net (fo=1, unset)            0.000     5.116    ri/n_24_full1_reg_i_88
    SLICE_X120Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.165    ri/full1_reg_i_62/CO[3]
    SLICE_X120Y183       net (fo=1, unset)            0.000     5.165    ri/n_24_full1_reg_i_62
    SLICE_X120Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.214    ri/full1_reg_i_35/CO[3]
    SLICE_X120Y184       net (fo=1, unset)            0.000     5.214    ri/n_24_full1_reg_i_35
    SLICE_X120Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.263    ri/full1_reg_i_16/CO[3]
    SLICE_X118Y180       net (fo=1, unset)            0.339     5.602    ri/st/location20_in
    SLICE_X118Y180       LUT6 (Prop_lut6_I4_O)        0.043     5.645    ri/full1_i_5/O
    SLICE_X120Y185       net (fo=1, unset)            0.379     6.024    ri/n_24_full1_i_5
    SLICE_X120Y185       LUT5 (Prop_lut5_I0_O)        0.043     6.067    ri/full1_i_3/O
    SLICE_X125Y185       net (fo=8, unset)            0.417     6.484    ri/O11
    SLICE_X125Y185       LUT4 (Prop_lut4_I0_O)        0.043     6.527    ri/key6[31]_i_1/O
    SLICE_X124Y185       net (fo=42, unset)           0.268     6.795    st/I30[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000    
    AL31                                              0.000     3.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     3.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X124Y185       net (fo=1489, unset)         1.178     6.745    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.214     6.960    
                         clock uncertainty           -0.035     6.924    
    SLICE_X124Y185       FDRE (Setup_fdre_C_CE)      -0.194     6.730    st/data6_reg[6]
  -------------------------------------------------------------------
                         required time                          6.730    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                 -0.064    

Slack (VIOLATED) :        -0.064ns  (required time - arrival time)
  Source:                 st/key6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/data6_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 0.792ns (29.032%)  route 1.936ns (70.968%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.745ns = ( 6.745 - 3.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X123Y181       net (fo=1489, unset)         1.285     4.067    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y181       FDRE (Prop_fdre_C_Q)         0.216     4.283    st/key6_reg[3]/Q
    SLICE_X120Y181       net (fo=2, unset)            0.533     4.816    st/O31[3]
    SLICE_X120Y181       LUT4 (Prop_lut4_I0_O)        0.043     4.859    st/full1_i_111/O
    SLICE_X120Y181       net (fo=1, routed)           0.000     4.859    ri/S[1]
    SLICE_X120Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.116    ri/full1_reg_i_88/CO[3]
    SLICE_X120Y182       net (fo=1, unset)            0.000     5.116    ri/n_24_full1_reg_i_88
    SLICE_X120Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.165    ri/full1_reg_i_62/CO[3]
    SLICE_X120Y183       net (fo=1, unset)            0.000     5.165    ri/n_24_full1_reg_i_62
    SLICE_X120Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.214    ri/full1_reg_i_35/CO[3]
    SLICE_X120Y184       net (fo=1, unset)            0.000     5.214    ri/n_24_full1_reg_i_35
    SLICE_X120Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.263    ri/full1_reg_i_16/CO[3]
    SLICE_X118Y180       net (fo=1, unset)            0.339     5.602    ri/st/location20_in
    SLICE_X118Y180       LUT6 (Prop_lut6_I4_O)        0.043     5.645    ri/full1_i_5/O
    SLICE_X120Y185       net (fo=1, unset)            0.379     6.024    ri/n_24_full1_i_5
    SLICE_X120Y185       LUT5 (Prop_lut5_I0_O)        0.043     6.067    ri/full1_i_3/O
    SLICE_X125Y185       net (fo=8, unset)            0.417     6.484    ri/O11
    SLICE_X125Y185       LUT4 (Prop_lut4_I0_O)        0.043     6.527    ri/key6[31]_i_1/O
    SLICE_X124Y185       net (fo=42, unset)           0.268     6.795    st/I30[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000    
    AL31                                              0.000     3.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     3.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X124Y185       net (fo=1489, unset)         1.178     6.745    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.214     6.960    
                         clock uncertainty           -0.035     6.924    
    SLICE_X124Y185       FDRE (Setup_fdre_C_CE)      -0.194     6.730    st/data6_reg[7]
  -------------------------------------------------------------------
                         required time                          6.730    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                 -0.064    

Slack (VIOLATED) :        -0.064ns  (required time - arrival time)
  Source:                 st/key6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key2_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.835ns (31.203%)  route 1.841ns (68.797%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.693ns = ( 6.693 - 3.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X123Y181       net (fo=1489, unset)         1.285     4.067    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y181       FDRE (Prop_fdre_C_Q)         0.216     4.283    st/key6_reg[3]/Q
    SLICE_X120Y181       net (fo=2, unset)            0.533     4.816    st/O31[3]
    SLICE_X120Y181       LUT4 (Prop_lut4_I0_O)        0.043     4.859    st/full1_i_111/O
    SLICE_X120Y181       net (fo=1, routed)           0.000     4.859    ri/S[1]
    SLICE_X120Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.116    ri/full1_reg_i_88/CO[3]
    SLICE_X120Y182       net (fo=1, unset)            0.000     5.116    ri/n_24_full1_reg_i_88
    SLICE_X120Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.165    ri/full1_reg_i_62/CO[3]
    SLICE_X120Y183       net (fo=1, unset)            0.000     5.165    ri/n_24_full1_reg_i_62
    SLICE_X120Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.214    ri/full1_reg_i_35/CO[3]
    SLICE_X120Y184       net (fo=1, unset)            0.000     5.214    ri/n_24_full1_reg_i_35
    SLICE_X120Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.263    ri/full1_reg_i_16/CO[3]
    SLICE_X118Y180       net (fo=1, unset)            0.339     5.602    ri/st/location20_in
    SLICE_X118Y180       LUT6 (Prop_lut6_I4_O)        0.043     5.645    ri/full1_i_5/O
    SLICE_X120Y185       net (fo=1, unset)            0.379     6.024    ri/n_24_full1_i_5
    SLICE_X120Y185       LUT5 (Prop_lut5_I0_O)        0.043     6.067    ri/full1_i_3/O
    SLICE_X120Y186       net (fo=8, unset)            0.166     6.233    ri/O11
    SLICE_X120Y186       LUT6 (Prop_lut6_I0_O)        0.043     6.276    ri/full3_i_2/O
    SLICE_X118Y186       net (fo=5, unset)            0.165     6.441    ri/O10
    SLICE_X118Y186       LUT4 (Prop_lut4_I0_O)        0.043     6.484    ri/full3_i_1/O
    SLICE_X116Y184       net (fo=85, unset)           0.259     6.743    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000    
    AL31                                              0.000     3.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     3.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X116Y184       net (fo=1489, unset)         1.126     6.693    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.214     6.908    
                         clock uncertainty           -0.035     6.872    
    SLICE_X116Y184       FDRE (Setup_fdre_C_CE)      -0.194     6.678    st/key2_reg[13]
  -------------------------------------------------------------------
                         required time                          6.678    
                         arrival time                          -6.743    
  -------------------------------------------------------------------
                         slack                                 -0.064    

Slack (VIOLATED) :        -0.064ns  (required time - arrival time)
  Source:                 st/key6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key2_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.835ns (31.203%)  route 1.841ns (68.797%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.693ns = ( 6.693 - 3.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X123Y181       net (fo=1489, unset)         1.285     4.067    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y181       FDRE (Prop_fdre_C_Q)         0.216     4.283    st/key6_reg[3]/Q
    SLICE_X120Y181       net (fo=2, unset)            0.533     4.816    st/O31[3]
    SLICE_X120Y181       LUT4 (Prop_lut4_I0_O)        0.043     4.859    st/full1_i_111/O
    SLICE_X120Y181       net (fo=1, routed)           0.000     4.859    ri/S[1]
    SLICE_X120Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.116    ri/full1_reg_i_88/CO[3]
    SLICE_X120Y182       net (fo=1, unset)            0.000     5.116    ri/n_24_full1_reg_i_88
    SLICE_X120Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.165    ri/full1_reg_i_62/CO[3]
    SLICE_X120Y183       net (fo=1, unset)            0.000     5.165    ri/n_24_full1_reg_i_62
    SLICE_X120Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.214    ri/full1_reg_i_35/CO[3]
    SLICE_X120Y184       net (fo=1, unset)            0.000     5.214    ri/n_24_full1_reg_i_35
    SLICE_X120Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.263    ri/full1_reg_i_16/CO[3]
    SLICE_X118Y180       net (fo=1, unset)            0.339     5.602    ri/st/location20_in
    SLICE_X118Y180       LUT6 (Prop_lut6_I4_O)        0.043     5.645    ri/full1_i_5/O
    SLICE_X120Y185       net (fo=1, unset)            0.379     6.024    ri/n_24_full1_i_5
    SLICE_X120Y185       LUT5 (Prop_lut5_I0_O)        0.043     6.067    ri/full1_i_3/O
    SLICE_X120Y186       net (fo=8, unset)            0.166     6.233    ri/O11
    SLICE_X120Y186       LUT6 (Prop_lut6_I0_O)        0.043     6.276    ri/full3_i_2/O
    SLICE_X118Y186       net (fo=5, unset)            0.165     6.441    ri/O10
    SLICE_X118Y186       LUT4 (Prop_lut4_I0_O)        0.043     6.484    ri/full3_i_1/O
    SLICE_X116Y184       net (fo=85, unset)           0.259     6.743    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000    
    AL31                                              0.000     3.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     3.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X116Y184       net (fo=1489, unset)         1.126     6.693    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.214     6.908    
                         clock uncertainty           -0.035     6.872    
    SLICE_X116Y184       FDRE (Setup_fdre_C_CE)      -0.194     6.678    st/key2_reg[19]
  -------------------------------------------------------------------
                         required time                          6.678    
                         arrival time                          -6.743    
  -------------------------------------------------------------------
                         slack                                 -0.064    

Slack (VIOLATED) :        -0.064ns  (required time - arrival time)
  Source:                 st/key6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.835ns (31.203%)  route 1.841ns (68.797%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.693ns = ( 6.693 - 3.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X123Y181       net (fo=1489, unset)         1.285     4.067    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y181       FDRE (Prop_fdre_C_Q)         0.216     4.283    st/key6_reg[3]/Q
    SLICE_X120Y181       net (fo=2, unset)            0.533     4.816    st/O31[3]
    SLICE_X120Y181       LUT4 (Prop_lut4_I0_O)        0.043     4.859    st/full1_i_111/O
    SLICE_X120Y181       net (fo=1, routed)           0.000     4.859    ri/S[1]
    SLICE_X120Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.116    ri/full1_reg_i_88/CO[3]
    SLICE_X120Y182       net (fo=1, unset)            0.000     5.116    ri/n_24_full1_reg_i_88
    SLICE_X120Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.165    ri/full1_reg_i_62/CO[3]
    SLICE_X120Y183       net (fo=1, unset)            0.000     5.165    ri/n_24_full1_reg_i_62
    SLICE_X120Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.214    ri/full1_reg_i_35/CO[3]
    SLICE_X120Y184       net (fo=1, unset)            0.000     5.214    ri/n_24_full1_reg_i_35
    SLICE_X120Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.263    ri/full1_reg_i_16/CO[3]
    SLICE_X118Y180       net (fo=1, unset)            0.339     5.602    ri/st/location20_in
    SLICE_X118Y180       LUT6 (Prop_lut6_I4_O)        0.043     5.645    ri/full1_i_5/O
    SLICE_X120Y185       net (fo=1, unset)            0.379     6.024    ri/n_24_full1_i_5
    SLICE_X120Y185       LUT5 (Prop_lut5_I0_O)        0.043     6.067    ri/full1_i_3/O
    SLICE_X120Y186       net (fo=8, unset)            0.166     6.233    ri/O11
    SLICE_X120Y186       LUT6 (Prop_lut6_I0_O)        0.043     6.276    ri/full3_i_2/O
    SLICE_X118Y186       net (fo=5, unset)            0.165     6.441    ri/O10
    SLICE_X118Y186       LUT4 (Prop_lut4_I0_O)        0.043     6.484    ri/full3_i_1/O
    SLICE_X116Y184       net (fo=85, unset)           0.259     6.743    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000    
    AL31                                              0.000     3.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     3.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X116Y184       net (fo=1489, unset)         1.126     6.693    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.214     6.908    
                         clock uncertainty           -0.035     6.872    
    SLICE_X116Y184       FDRE (Setup_fdre_C_CE)      -0.194     6.678    st/key3_reg[0]
  -------------------------------------------------------------------
                         required time                          6.678    
                         arrival time                          -6.743    
  -------------------------------------------------------------------
                         slack                                 -0.064    

Slack (VIOLATED) :        -0.064ns  (required time - arrival time)
  Source:                 st/key6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key3_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.835ns (31.203%)  route 1.841ns (68.797%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.693ns = ( 6.693 - 3.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X123Y181       net (fo=1489, unset)         1.285     4.067    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y181       FDRE (Prop_fdre_C_Q)         0.216     4.283    st/key6_reg[3]/Q
    SLICE_X120Y181       net (fo=2, unset)            0.533     4.816    st/O31[3]
    SLICE_X120Y181       LUT4 (Prop_lut4_I0_O)        0.043     4.859    st/full1_i_111/O
    SLICE_X120Y181       net (fo=1, routed)           0.000     4.859    ri/S[1]
    SLICE_X120Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.116    ri/full1_reg_i_88/CO[3]
    SLICE_X120Y182       net (fo=1, unset)            0.000     5.116    ri/n_24_full1_reg_i_88
    SLICE_X120Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.165    ri/full1_reg_i_62/CO[3]
    SLICE_X120Y183       net (fo=1, unset)            0.000     5.165    ri/n_24_full1_reg_i_62
    SLICE_X120Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.214    ri/full1_reg_i_35/CO[3]
    SLICE_X120Y184       net (fo=1, unset)            0.000     5.214    ri/n_24_full1_reg_i_35
    SLICE_X120Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.263    ri/full1_reg_i_16/CO[3]
    SLICE_X118Y180       net (fo=1, unset)            0.339     5.602    ri/st/location20_in
    SLICE_X118Y180       LUT6 (Prop_lut6_I4_O)        0.043     5.645    ri/full1_i_5/O
    SLICE_X120Y185       net (fo=1, unset)            0.379     6.024    ri/n_24_full1_i_5
    SLICE_X120Y185       LUT5 (Prop_lut5_I0_O)        0.043     6.067    ri/full1_i_3/O
    SLICE_X120Y186       net (fo=8, unset)            0.166     6.233    ri/O11
    SLICE_X120Y186       LUT6 (Prop_lut6_I0_O)        0.043     6.276    ri/full3_i_2/O
    SLICE_X118Y186       net (fo=5, unset)            0.165     6.441    ri/O10
    SLICE_X118Y186       LUT4 (Prop_lut4_I0_O)        0.043     6.484    ri/full3_i_1/O
    SLICE_X116Y184       net (fo=85, unset)           0.259     6.743    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000    
    AL31                                              0.000     3.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     3.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X116Y184       net (fo=1489, unset)         1.126     6.693    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.214     6.908    
                         clock uncertainty           -0.035     6.872    
    SLICE_X116Y184       FDRE (Setup_fdre_C_CE)      -0.194     6.678    st/key3_reg[3]
  -------------------------------------------------------------------
                         required time                          6.678    
                         arrival time                          -6.743    
  -------------------------------------------------------------------
                         slack                                 -0.064    

Slack (VIOLATED) :        -0.064ns  (required time - arrival time)
  Source:                 st/key6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key6_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 0.792ns (29.032%)  route 1.936ns (70.968%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.745ns = ( 6.745 - 3.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X123Y181       net (fo=1489, unset)         1.285     4.067    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y181       FDRE (Prop_fdre_C_Q)         0.216     4.283    st/key6_reg[3]/Q
    SLICE_X120Y181       net (fo=2, unset)            0.533     4.816    st/O31[3]
    SLICE_X120Y181       LUT4 (Prop_lut4_I0_O)        0.043     4.859    st/full1_i_111/O
    SLICE_X120Y181       net (fo=1, routed)           0.000     4.859    ri/S[1]
    SLICE_X120Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.116    ri/full1_reg_i_88/CO[3]
    SLICE_X120Y182       net (fo=1, unset)            0.000     5.116    ri/n_24_full1_reg_i_88
    SLICE_X120Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.165    ri/full1_reg_i_62/CO[3]
    SLICE_X120Y183       net (fo=1, unset)            0.000     5.165    ri/n_24_full1_reg_i_62
    SLICE_X120Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.214    ri/full1_reg_i_35/CO[3]
    SLICE_X120Y184       net (fo=1, unset)            0.000     5.214    ri/n_24_full1_reg_i_35
    SLICE_X120Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.263    ri/full1_reg_i_16/CO[3]
    SLICE_X118Y180       net (fo=1, unset)            0.339     5.602    ri/st/location20_in
    SLICE_X118Y180       LUT6 (Prop_lut6_I4_O)        0.043     5.645    ri/full1_i_5/O
    SLICE_X120Y185       net (fo=1, unset)            0.379     6.024    ri/n_24_full1_i_5
    SLICE_X120Y185       LUT5 (Prop_lut5_I0_O)        0.043     6.067    ri/full1_i_3/O
    SLICE_X125Y185       net (fo=8, unset)            0.417     6.484    ri/O11
    SLICE_X125Y185       LUT4 (Prop_lut4_I0_O)        0.043     6.527    ri/key6[31]_i_1/O
    SLICE_X124Y185       net (fo=42, unset)           0.268     6.795    st/I30[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000    
    AL31                                              0.000     3.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     3.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X124Y185       net (fo=1489, unset)         1.178     6.745    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.214     6.960    
                         clock uncertainty           -0.035     6.924    
    SLICE_X124Y185       FDRE (Setup_fdre_C_CE)      -0.194     6.730    st/key6_reg[7]
  -------------------------------------------------------------------
                         required time                          6.730    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                 -0.064    

Slack (VIOLATED) :        -0.061ns  (required time - arrival time)
  Source:                 st/key6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/data3_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 0.835ns (31.215%)  route 1.840ns (68.785%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 6.695 - 3.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X123Y181       net (fo=1489, unset)         1.285     4.067    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y181       FDRE (Prop_fdre_C_Q)         0.216     4.283    st/key6_reg[3]/Q
    SLICE_X120Y181       net (fo=2, unset)            0.533     4.816    st/O31[3]
    SLICE_X120Y181       LUT4 (Prop_lut4_I0_O)        0.043     4.859    st/full1_i_111/O
    SLICE_X120Y181       net (fo=1, routed)           0.000     4.859    ri/S[1]
    SLICE_X120Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.116    ri/full1_reg_i_88/CO[3]
    SLICE_X120Y182       net (fo=1, unset)            0.000     5.116    ri/n_24_full1_reg_i_88
    SLICE_X120Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.165    ri/full1_reg_i_62/CO[3]
    SLICE_X120Y183       net (fo=1, unset)            0.000     5.165    ri/n_24_full1_reg_i_62
    SLICE_X120Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.214    ri/full1_reg_i_35/CO[3]
    SLICE_X120Y184       net (fo=1, unset)            0.000     5.214    ri/n_24_full1_reg_i_35
    SLICE_X120Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.263    ri/full1_reg_i_16/CO[3]
    SLICE_X118Y180       net (fo=1, unset)            0.339     5.602    ri/st/location20_in
    SLICE_X118Y180       LUT6 (Prop_lut6_I4_O)        0.043     5.645    ri/full1_i_5/O
    SLICE_X120Y185       net (fo=1, unset)            0.379     6.024    ri/n_24_full1_i_5
    SLICE_X120Y185       LUT5 (Prop_lut5_I0_O)        0.043     6.067    ri/full1_i_3/O
    SLICE_X120Y186       net (fo=8, unset)            0.166     6.233    ri/O11
    SLICE_X120Y186       LUT6 (Prop_lut6_I0_O)        0.043     6.276    ri/full3_i_2/O
    SLICE_X118Y186       net (fo=5, unset)            0.165     6.441    ri/O10
    SLICE_X118Y186       LUT4 (Prop_lut4_I0_O)        0.043     6.484    ri/full3_i_1/O
    SLICE_X120Y188       net (fo=85, unset)           0.258     6.742    st/E[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000    
    AL31                                              0.000     3.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     3.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     5.495    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X120Y188       net (fo=1489, unset)         1.128     6.695    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.214     6.910    
                         clock uncertainty           -0.035     6.874    
    SLICE_X120Y188       FDRE (Setup_fdre_C_CE)      -0.194     6.680    st/data3_reg[9]
  -------------------------------------------------------------------
                         required time                          6.680    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                 -0.061    




