<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>openMMC: LPC_PWM1_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">openMMC
   </div>
   <div id="projectbrief">Open Source Modular MMC for AMCs</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('structLPC__PWM1__Type.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">LPC_PWM1_Type Struct Reference<div class="ingroups"><a class="el" href="group__LPC176x5x.html">LPC176x5x</a> &raquo; <a class="el" href="group__Device__Peripheral__peripherals.html">Device_Peripheral_peripherals</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Pulse Width Modulators (PWM1) (PWM1)  
 <a href="#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="LPC176x5x_8h_source.html">LPC176x5x.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a215d8a0ab31ef7cd29a20df2aa642ec7" id="r_a215d8a0ab31ef7cd29a20df2aa642ec7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a215d8a0ab31ef7cd29a20df2aa642ec7">IR</a></td></tr>
<tr class="separator:a215d8a0ab31ef7cd29a20df2aa642ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88fb24e5229a6ecc07d87938ea3987cd" id="r_a88fb24e5229a6ecc07d87938ea3987cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a88fb24e5229a6ecc07d87938ea3987cd">TCR</a></td></tr>
<tr class="separator:a88fb24e5229a6ecc07d87938ea3987cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a662dd09de2566a2a9f413ea95cb0e7e5" id="r_a662dd09de2566a2a9f413ea95cb0e7e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a662dd09de2566a2a9f413ea95cb0e7e5">TC</a></td></tr>
<tr class="separator:a662dd09de2566a2a9f413ea95cb0e7e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a496018688e3fb08f4b45a03ae0bb88a6" id="r_a496018688e3fb08f4b45a03ae0bb88a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a496018688e3fb08f4b45a03ae0bb88a6">PR</a></td></tr>
<tr class="separator:a496018688e3fb08f4b45a03ae0bb88a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5553341291504bdb8083cb71d44ab6a1" id="r_a5553341291504bdb8083cb71d44ab6a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5553341291504bdb8083cb71d44ab6a1">PC</a></td></tr>
<tr class="separator:a5553341291504bdb8083cb71d44ab6a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fc8b88695f8a5d5bc388989e1d70b72" id="r_a8fc8b88695f8a5d5bc388989e1d70b72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8fc8b88695f8a5d5bc388989e1d70b72">MCR</a></td></tr>
<tr class="separator:a8fc8b88695f8a5d5bc388989e1d70b72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0843e1f11845095a8e427c59ff8a1f01" id="r_a0843e1f11845095a8e427c59ff8a1f01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0843e1f11845095a8e427c59ff8a1f01">MR0</a></td></tr>
<tr class="separator:a0843e1f11845095a8e427c59ff8a1f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14c8ac0c3f6ba5bc37c5d0b24dc69cc0" id="r_a14c8ac0c3f6ba5bc37c5d0b24dc69cc0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a14c8ac0c3f6ba5bc37c5d0b24dc69cc0">MR1</a></td></tr>
<tr class="separator:a14c8ac0c3f6ba5bc37c5d0b24dc69cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6022480603ab4bb39065ac27e94b64dd" id="r_a6022480603ab4bb39065ac27e94b64dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6022480603ab4bb39065ac27e94b64dd">MR2</a></td></tr>
<tr class="separator:a6022480603ab4bb39065ac27e94b64dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a349438211c9b5fc867b3feea3bca54bd" id="r_a349438211c9b5fc867b3feea3bca54bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a349438211c9b5fc867b3feea3bca54bd">MR3</a></td></tr>
<tr class="separator:a349438211c9b5fc867b3feea3bca54bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf596482377bd1f5defcbc94fa0ff4e5" id="r_abf596482377bd1f5defcbc94fa0ff4e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abf596482377bd1f5defcbc94fa0ff4e5">CCR</a></td></tr>
<tr class="separator:abf596482377bd1f5defcbc94fa0ff4e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cc4e2af0815585785d78eaaa9dd4e96" id="r_a4cc4e2af0815585785d78eaaa9dd4e96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4cc4e2af0815585785d78eaaa9dd4e96">CR</a> [2]</td></tr>
<tr class="separator:a4cc4e2af0815585785d78eaaa9dd4e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8986dcde0719b9f7659685939f0679d4" id="r_a8986dcde0719b9f7659685939f0679d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8986dcde0719b9f7659685939f0679d4">RESERVED</a> [3]</td></tr>
<tr class="separator:a8986dcde0719b9f7659685939f0679d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a187f050b2aca34e7bcbf362038ab11af" id="r_a187f050b2aca34e7bcbf362038ab11af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a187f050b2aca34e7bcbf362038ab11af">MR4</a></td></tr>
<tr class="separator:a187f050b2aca34e7bcbf362038ab11af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ee617289be4b257f7de45e01d954cc9" id="r_a9ee617289be4b257f7de45e01d954cc9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9ee617289be4b257f7de45e01d954cc9">MR5</a></td></tr>
<tr class="separator:a9ee617289be4b257f7de45e01d954cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a901e575fbdc936d35a922272508235b2" id="r_a901e575fbdc936d35a922272508235b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a901e575fbdc936d35a922272508235b2">MR6</a></td></tr>
<tr class="separator:a901e575fbdc936d35a922272508235b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bb3ca631ded897d163ed75a49bb9278" id="r_a0bb3ca631ded897d163ed75a49bb9278"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0bb3ca631ded897d163ed75a49bb9278">PCR</a></td></tr>
<tr class="separator:a0bb3ca631ded897d163ed75a49bb9278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6814831877dc75b8b16868b5f862269a" id="r_a6814831877dc75b8b16868b5f862269a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6814831877dc75b8b16868b5f862269a">LER</a></td></tr>
<tr class="separator:a6814831877dc75b8b16868b5f862269a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ec5f9dfc380bcf8e09112f27f170e90" id="r_a4ec5f9dfc380bcf8e09112f27f170e90"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4ec5f9dfc380bcf8e09112f27f170e90">RESERVED1</a> [7]</td></tr>
<tr class="separator:a4ec5f9dfc380bcf8e09112f27f170e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a905b166dd7d1f12d77f5449c1e2106e7" id="r_a905b166dd7d1f12d77f5449c1e2106e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a905b166dd7d1f12d77f5449c1e2106e7">CTCR</a></td></tr>
<tr class="separator:a905b166dd7d1f12d77f5449c1e2106e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Pulse Width Modulators (PWM1) (PWM1) </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="abf596482377bd1f5defcbc94fa0ff4e5" name="abf596482377bd1f5defcbc94fa0ff4e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf596482377bd1f5defcbc94fa0ff4e5">&#9670;&#160;</a></span>CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LPC_PWM1_Type::CCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000028) Capture Control Register. The CCR controls which edges of the capture inputs are used to load the Capture Registers and whether or not an interrupt is generated for a capture event. </p>

</div>
</div>
<a id="a4cc4e2af0815585785d78eaaa9dd4e96" name="a4cc4e2af0815585785d78eaaa9dd4e96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cc4e2af0815585785d78eaaa9dd4e96">&#9670;&#160;</a></span>CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LPC_PWM1_Type::CR[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000002C) PWM Control Register. Enables PWM outputs and selects either single edge or double edge controlled PWM outputs. </p>

</div>
</div>
<a id="a905b166dd7d1f12d77f5449c1e2106e7" name="a905b166dd7d1f12d77f5449c1e2106e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a905b166dd7d1f12d77f5449c1e2106e7">&#9670;&#160;</a></span>CTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LPC_PWM1_Type::CTCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000070) Count Control Register. The CTCR selects between Timer and Counter mode, and in Counter mode selects the signal and edge(s) for counting. </p>

</div>
</div>
<a id="a215d8a0ab31ef7cd29a20df2aa642ec7" name="a215d8a0ab31ef7cd29a20df2aa642ec7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a215d8a0ab31ef7cd29a20df2aa642ec7">&#9670;&#160;</a></span>IR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LPC_PWM1_Type::IR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; (@ 0x40018000) PWM1 Structure (@ 0x00000000) Interrupt Register. The IR can be written to clear interrupts, or read to identify which PWM interrupt sources are pending. </p>

</div>
</div>
<a id="a6814831877dc75b8b16868b5f862269a" name="a6814831877dc75b8b16868b5f862269a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6814831877dc75b8b16868b5f862269a">&#9670;&#160;</a></span>LER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LPC_PWM1_Type::LER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000050) Load Enable Register. Enables use of updated PWM match values. </p>

</div>
</div>
<a id="a8fc8b88695f8a5d5bc388989e1d70b72" name="a8fc8b88695f8a5d5bc388989e1d70b72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fc8b88695f8a5d5bc388989e1d70b72">&#9670;&#160;</a></span>MCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LPC_PWM1_Type::MCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000014) Match Control Register. The MCR is used to control whether an interrupt is generated and if the PWM counter is reset when a Match occurs. </p>

</div>
</div>
<a id="a0843e1f11845095a8e427c59ff8a1f01" name="a0843e1f11845095a8e427c59ff8a1f01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0843e1f11845095a8e427c59ff8a1f01">&#9670;&#160;</a></span>MR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LPC_PWM1_Type::MR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000018) Match Register. Match registersare continuously compared to the PWM counter in order to control PWMoutput edges. </p>

</div>
</div>
<a id="a14c8ac0c3f6ba5bc37c5d0b24dc69cc0" name="a14c8ac0c3f6ba5bc37c5d0b24dc69cc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14c8ac0c3f6ba5bc37c5d0b24dc69cc0">&#9670;&#160;</a></span>MR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LPC_PWM1_Type::MR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000001C) Match Register. Match registersare continuously compared to the PWM counter in order to control PWMoutput edges. </p>

</div>
</div>
<a id="a6022480603ab4bb39065ac27e94b64dd" name="a6022480603ab4bb39065ac27e94b64dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6022480603ab4bb39065ac27e94b64dd">&#9670;&#160;</a></span>MR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LPC_PWM1_Type::MR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000020) Match Register. Match registersare continuously compared to the PWM counter in order to control PWMoutput edges. </p>

</div>
</div>
<a id="a349438211c9b5fc867b3feea3bca54bd" name="a349438211c9b5fc867b3feea3bca54bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a349438211c9b5fc867b3feea3bca54bd">&#9670;&#160;</a></span>MR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LPC_PWM1_Type::MR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000024) Match Register. Match registersare continuously compared to the PWM counter in order to control PWMoutput edges. </p>

</div>
</div>
<a id="a187f050b2aca34e7bcbf362038ab11af" name="a187f050b2aca34e7bcbf362038ab11af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a187f050b2aca34e7bcbf362038ab11af">&#9670;&#160;</a></span>MR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LPC_PWM1_Type::MR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000040) Match Register. Match registersare continuously compared to the PWM counter in order to control PWMoutput edges. </p>

</div>
</div>
<a id="a9ee617289be4b257f7de45e01d954cc9" name="a9ee617289be4b257f7de45e01d954cc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ee617289be4b257f7de45e01d954cc9">&#9670;&#160;</a></span>MR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LPC_PWM1_Type::MR5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000044) Match Register. Match registersare continuously compared to the PWM counter in order to control PWMoutput edges. </p>

</div>
</div>
<a id="a901e575fbdc936d35a922272508235b2" name="a901e575fbdc936d35a922272508235b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a901e575fbdc936d35a922272508235b2">&#9670;&#160;</a></span>MR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LPC_PWM1_Type::MR6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000048) Match Register. Match registersare continuously compared to the PWM counter in order to control PWMoutput edges. </p>

</div>
</div>
<a id="a5553341291504bdb8083cb71d44ab6a1" name="a5553341291504bdb8083cb71d44ab6a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5553341291504bdb8083cb71d44ab6a1">&#9670;&#160;</a></span>PC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LPC_PWM1_Type::PC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000010) Prescale Counter. Prescaler for the main PWM counter. </p>

</div>
</div>
<a id="a0bb3ca631ded897d163ed75a49bb9278" name="a0bb3ca631ded897d163ed75a49bb9278"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bb3ca631ded897d163ed75a49bb9278">&#9670;&#160;</a></span>PCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LPC_PWM1_Type::PCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000004C) PWM Control Register. Enables PWM outputs and selects either single edge or double edge controlled PWM outputs. </p>

</div>
</div>
<a id="a496018688e3fb08f4b45a03ae0bb88a6" name="a496018688e3fb08f4b45a03ae0bb88a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a496018688e3fb08f4b45a03ae0bb88a6">&#9670;&#160;</a></span>PR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LPC_PWM1_Type::PR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000000C) Prescale Register. Determines how often the PWM counter is incremented. </p>

</div>
</div>
<a id="a8986dcde0719b9f7659685939f0679d4" name="a8986dcde0719b9f7659685939f0679d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8986dcde0719b9f7659685939f0679d4">&#9670;&#160;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t LPC_PWM1_Type::RESERVED[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ec5f9dfc380bcf8e09112f27f170e90" name="a4ec5f9dfc380bcf8e09112f27f170e90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ec5f9dfc380bcf8e09112f27f170e90">&#9670;&#160;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t LPC_PWM1_Type::RESERVED1[7]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a662dd09de2566a2a9f413ea95cb0e7e5" name="a662dd09de2566a2a9f413ea95cb0e7e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a662dd09de2566a2a9f413ea95cb0e7e5">&#9670;&#160;</a></span>TC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LPC_PWM1_Type::TC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000008) Timer Counter. The 32 bit TC is incremented every PR+1 cycles of PCLK. The TC is controlled through the TCR. </p>

</div>
</div>
<a id="a88fb24e5229a6ecc07d87938ea3987cd" name="a88fb24e5229a6ecc07d87938ea3987cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88fb24e5229a6ecc07d87938ea3987cd">&#9670;&#160;</a></span>TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LPC_PWM1_Type::TCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000004) Timer Control Register. The TCR is used to control the Timer Counter functions. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>port/ucontroller/nxp/lpc17xx/bootloader/inc/<a class="el" href="LPC176x5x_8h_source.html">LPC176x5x.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structLPC__PWM1__Type.html">LPC_PWM1_Type</a></li>
    <li class="footer">Generated on Wed May 28 2025 09:00:02 for openMMC by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
