<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no"><title>数字电路与verilog结合 | Hau's Blog</title><meta name="keywords" content="学习,数字电路,基础"><meta name="author" content="Hau Uhang"><meta name="copyright" content="Hau Uhang"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="前言鄙人能力有限，对数电的理解还远远不够，甚至在基础知识上也有问题。于是写下此篇post，加深对数电的理解，并且结合verilog代码。在代码部分，我和同伴共同创作，会使用ChatGPT进行检测。注意：若代码有问题，请及时提出自己的疑问或是指出我的错误，相互学习共同进步，十分感谢！ 三种基本运算与门表达式与真值表 表达式Y&#x3D;A\cdot B 真值表      A B Y     0 0 0   0">
<meta property="og:type" content="article">
<meta property="og:title" content="数字电路与verilog结合">
<meta property="og:url" content="http://example.com/2024/08/08/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E4%B8%8Everilog%E7%BB%93%E5%90%88/index.html">
<meta property="og:site_name" content="Hau&#39;s Blog">
<meta property="og:description" content="前言鄙人能力有限，对数电的理解还远远不够，甚至在基础知识上也有问题。于是写下此篇post，加深对数电的理解，并且结合verilog代码。在代码部分，我和同伴共同创作，会使用ChatGPT进行检测。注意：若代码有问题，请及时提出自己的疑问或是指出我的错误，相互学习共同进步，十分感谢！ 三种基本运算与门表达式与真值表 表达式Y&#x3D;A\cdot B 真值表      A B Y     0 0 0   0">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://example.com/img/%E6%95%B0+verilog.jpg">
<meta property="article:published_time" content="2024-08-08T01:14:37.000Z">
<meta property="article:modified_time" content="2024-11-20T14:35:20.642Z">
<meta property="article:author" content="Hau Uhang">
<meta property="article:tag" content="学习">
<meta property="article:tag" content="数字电路">
<meta property="article:tag" content="基础">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://example.com/img/%E6%95%B0+verilog.jpg"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="http://example.com/2024/08/08/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E4%B8%8Everilog%E7%BB%93%E5%90%88/"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = { 
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: {"defaultEncoding":2,"translateDelay":0,"msgToTraditionalChinese":"繁","msgToSimplifiedChinese":"簡"},
  noticeOutdate: undefined,
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '天',
  date_suffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: {"limitCount":50,"languages":{"author":"作者: Hau Uhang","link":"链接: ","source":"来源: Hau's Blog","info":"著作权归作者所有。商业转载请联系作者获得授权，非商业转载请注明出处。"}},
  lightbox: 'fancybox',
  Snackbar: undefined,
  source: {
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: '数字电路与verilog结合',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2024-11-20 22:35:20'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          if (t === 'dark') activateDarkMode()
          else if (t === 'light') activateLightMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const detectApple = () => {
      if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
    })(window)</script><link rel="stylesheet" href="/css/mycss.css"><meta name="generator" content="Hexo 6.2.0"></head><body><div id="loading-box"><div class="loading-left-bg"></div><div class="loading-right-bg"></div><div class="spinner-box"><div class="configure-border-1"><div class="configure-core"></div></div><div class="configure-border-2"><div class="configure-core"></div></div><div class="loading-word">加载中...</div></div></div><div id="web_bg"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/img/avatar.png" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">19</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">8</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">2</div></a></div><hr/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/categories/%E5%AD%A6%E4%B9%A0/"><i class="fa-fw fa-solid fa-note-sticky"></i><span> 学习</span></a></div><div class="menus_item"><a class="site-page" href="/categories/%E4%B8%AA%E4%BA%BA/"><i class="fa-fw fa-solid fa-plane"></i><span> 生活</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友链</span></a></div><div class="menus_item"><a class="site-page" href="/messageboard/"><i class="fa-fw fa-regular fa-comment"></i><span> 留言板</span></a></div><div class="menus_item"><a class="site-page" href="/about_me/"><i class="fa-fw fa-solid fa-circle-user"></i><span> 关于我</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('/img/%E6%95%B0+verilog.jpg')"><nav id="nav"><span id="blog_name"><a id="site-name" href="/">Hau's Blog</a></span><div id="menus"><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/categories/%E5%AD%A6%E4%B9%A0/"><i class="fa-fw fa-solid fa-note-sticky"></i><span> 学习</span></a></div><div class="menus_item"><a class="site-page" href="/categories/%E4%B8%AA%E4%BA%BA/"><i class="fa-fw fa-solid fa-plane"></i><span> 生活</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友链</span></a></div><div class="menus_item"><a class="site-page" href="/messageboard/"><i class="fa-fw fa-regular fa-comment"></i><span> 留言板</span></a></div><div class="menus_item"><a class="site-page" href="/about_me/"><i class="fa-fw fa-solid fa-circle-user"></i><span> 关于我</span></a></div></div><div id="toggle-menu"><a class="site-page"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">数字电路与verilog结合</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2024-08-08T01:14:37.000Z" title="发表于 2024-08-08 09:14:37">2024-08-08</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2024-11-20T14:35:20.642Z" title="更新于 2024-11-20 22:35:20">2024-11-20</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/%E5%AD%A6%E4%B9%A0/">学习</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="数字电路与verilog结合"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1 id="前言"><a href="#前言" class="headerlink" title="前言"></a>前言</h1><p>鄙人能力有限，对数电的理解还远远不够，甚至在基础知识上也有问题。于是写下此篇post，加深对数电的理解，并且结合verilog代码。在代码部分，我和同伴共同创作，会使用ChatGPT进行检测。<br><strong>注意：若代码有问题，请及时提出自己的疑问或是指出我的错误，相互学习共同进步，十分感谢！</strong></p>
<h1 id="三种基本运算"><a href="#三种基本运算" class="headerlink" title="三种基本运算"></a>三种基本运算</h1><h2 id="与门"><a href="#与门" class="headerlink" title="与门"></a>与门</h2><h3 id="表达式与真值表"><a href="#表达式与真值表" class="headerlink" title="表达式与真值表"></a>表达式与真值表</h3><ol>
<li>表达式<script type="math/tex; mode=display">Y=A\cdot B</script></li>
<li>真值表</li>
</ol>
<div class="table-container">
<table>
<thead>
<tr>
<th style="text-align:center">A</th>
<th style="text-align:center">B</th>
<th style="text-align:center">Y</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
</tr>
</tbody>
</table>
</div>
<h3 id="verilog代码"><a href="#verilog代码" class="headerlink" title="verilog代码"></a>verilog代码</h3><ol>
<li>数据流描述<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line">module and_gate (</span><br><span class="line">    input a,</span><br><span class="line">    input b,</span><br><span class="line">    output c</span><br><span class="line">);</span><br><span class="line">    // 数据流描述</span><br><span class="line">    assign c = a &amp; b;</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure></li>
<li>行为级描述<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line">module and_gate (</span><br><span class="line">    input a,</span><br><span class="line">    input b,</span><br><span class="line">    output reg c</span><br><span class="line">);</span><br><span class="line">    // 行为级描述</span><br><span class="line">    always @ (a or b) begin</span><br><span class="line">        c = a &amp; b;</span><br><span class="line">    end</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
</li>
</ol>
<h2 id="或门"><a href="#或门" class="headerlink" title="或门"></a>或门</h2><h3 id="表达式与真值表-1"><a href="#表达式与真值表-1" class="headerlink" title="表达式与真值表"></a>表达式与真值表</h3><ol>
<li>表达式<script type="math/tex; mode=display">Y=A + B</script></li>
<li>真值表</li>
</ol>
<div class="table-container">
<table>
<thead>
<tr>
<th style="text-align:center">A</th>
<th style="text-align:center">B</th>
<th style="text-align:center">Y</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
</tr>
</tbody>
</table>
</div>
<h3 id="verilog代码-1"><a href="#verilog代码-1" class="headerlink" title="verilog代码"></a>verilog代码</h3><ol>
<li>结构化描述<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line">module or_gate (</span><br><span class="line">    input a,</span><br><span class="line">    input b,</span><br><span class="line">    output c</span><br><span class="line">);</span><br><span class="line">    assign c = a | b;</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure></li>
<li>数据流描述<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line">module or_not_gate (</span><br><span class="line">    input a,</span><br><span class="line">    input b,</span><br><span class="line">    output c</span><br><span class="line">);</span><br><span class="line">    // 数据流描述</span><br><span class="line">    wire or_out;</span><br><span class="line">    </span><br><span class="line">    // 或门</span><br><span class="line">    assign or_out = a | b;</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure></li>
<li>行为级描述<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line">module or_gate (</span><br><span class="line">    input a,</span><br><span class="line">    input b,</span><br><span class="line">    output reg c</span><br><span class="line">);</span><br><span class="line">    // 行为级描述</span><br><span class="line">    always @ (a or b) begin</span><br><span class="line">        c = a | b;</span><br><span class="line">    end</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
</li>
</ol>
<h2 id="非门"><a href="#非门" class="headerlink" title="非门"></a>非门</h2><h3 id="表达式与真值表-2"><a href="#表达式与真值表-2" class="headerlink" title="表达式与真值表"></a>表达式与真值表</h3><ol>
<li>表达式<script type="math/tex; mode=display">Y=\bar{A}</script></li>
<li>真值表</li>
</ol>
<div class="table-container">
<table>
<thead>
<tr>
<th style="text-align:center">A</th>
<th style="text-align:center">Y</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
</tr>
</tbody>
</table>
</div>
<h3 id="verilog代码-2"><a href="#verilog代码-2" class="headerlink" title="verilog代码"></a>verilog代码</h3><ol>
<li>结构化描述<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line">module not_gate (</span><br><span class="line">    input a,</span><br><span class="line">    output b</span><br><span class="line">);</span><br><span class="line">    assign b = ~a;</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure></li>
<li>数据流描述<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line">module or_not_gate (</span><br><span class="line">    input a,</span><br><span class="line">    input b,</span><br><span class="line">    output c</span><br><span class="line">);</span><br><span class="line">    // 数据流描述</span><br><span class="line">    wire or_out;</span><br><span class="line">    </span><br><span class="line">    // 非门</span><br><span class="line">    assign c = ~or_out;</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure></li>
<li>行为级描述<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line">module not_gate (</span><br><span class="line">    input a,</span><br><span class="line">    output reg b</span><br><span class="line">);</span><br><span class="line">    // 行为级描述</span><br><span class="line">    always @ (a) begin</span><br><span class="line">        b = ~a;</span><br><span class="line">    end</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
</li>
</ol>
<h2 id="与非"><a href="#与非" class="headerlink" title="与非"></a>与非</h2><h3 id="表达式与真值表-3"><a href="#表达式与真值表-3" class="headerlink" title="表达式与真值表"></a>表达式与真值表</h3><ol>
<li>表达式<script type="math/tex; mode=display">Y=\overline{(A\cdot B) }</script></li>
<li>真值表</li>
</ol>
<div class="table-container">
<table>
<thead>
<tr>
<th style="text-align:center">A</th>
<th style="text-align:center">B</th>
<th style="text-align:center">Y</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
</tr>
</tbody>
</table>
</div>
<h3 id="verilog代码-3"><a href="#verilog代码-3" class="headerlink" title="verilog代码"></a>verilog代码</h3><ol>
<li>结构化结构<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line">module nand_gate (</span><br><span class="line">    input wire A,</span><br><span class="line">    input wire B,</span><br><span class="line">    output wire Y</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    wire and_out;</span><br><span class="line">    </span><br><span class="line">    // 使用与门和非门组合实现与非门</span><br><span class="line">    and (and_out, A, B);</span><br><span class="line">    not (Y, and_out);</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure></li>
<li>数据流描述<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line">module nand_gate (</span><br><span class="line">    input wire A,</span><br><span class="line">    input wire B,</span><br><span class="line">    output wire Y</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    // 直接用数据流描述与非门的逻辑功能</span><br><span class="line">    assign Y = ~(A &amp; B);</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure></li>
<li>行为级描述<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line">module nand_gate (</span><br><span class="line">    input wire A,</span><br><span class="line">    input wire B,</span><br><span class="line">    output reg Y</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    // 使用 always 块描述与非门的行为</span><br><span class="line">    always @ (A or B) begin</span><br><span class="line">        Y = ~(A &amp; B);</span><br><span class="line">    end</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
</li>
</ol>
<h2 id="或非"><a href="#或非" class="headerlink" title="或非"></a>或非</h2><h3 id="表达式与真值表-4"><a href="#表达式与真值表-4" class="headerlink" title="表达式与真值表"></a>表达式与真值表</h3><ol>
<li>表达式<script type="math/tex; mode=display">Y=\overline{(A + B) }</script></li>
<li>真值表</li>
</ol>
<div class="table-container">
<table>
<thead>
<tr>
<th style="text-align:center">A</th>
<th style="text-align:center">B</th>
<th style="text-align:center">Y</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
</tr>
</tbody>
</table>
</div>
<h3 id="verilog代码-4"><a href="#verilog代码-4" class="headerlink" title="verilog代码"></a>verilog代码</h3><ol>
<li><p>结构化结构</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line">module nor_gate (</span><br><span class="line">    input wire A,</span><br><span class="line">    input wire B,</span><br><span class="line">    output wire Y</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    wire or_out;</span><br><span class="line"></span><br><span class="line">    // 使用或门和非门组合实现或非门</span><br><span class="line">    or (or_out, A, B);</span><br><span class="line">    not (Y, or_out);</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
</li>
<li><p>数据流描述</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line">module nor_gate (</span><br><span class="line">    input wire A,</span><br><span class="line">    input wire B,</span><br><span class="line">    output wire Y</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    // 直接用数据流描述或非门的逻辑功能</span><br><span class="line">    assign Y = ~(A | B);</span><br><span class="line"></span><br><span class="line">endmodule</span><br><span class="line"></span><br></pre></td></tr></table></figure>
</li>
<li><p>行为级描述</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line">module nor_gate (</span><br><span class="line">    input wire A,</span><br><span class="line">    input wire B,</span><br><span class="line">    output reg Y</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    // 使用 always 块描述或非门的行为</span><br><span class="line">    always @ (A or B) begin</span><br><span class="line">        Y = ~(A | B);</span><br><span class="line">    end</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
</li>
</ol>
<h2 id="与或非"><a href="#与或非" class="headerlink" title="与或非"></a>与或非</h2><h3 id="表达式与真值表-5"><a href="#表达式与真值表-5" class="headerlink" title="表达式与真值表"></a>表达式与真值表</h3><ol>
<li>表达式<script type="math/tex; mode=display">Y=\overline{(A\cdot B+C\cdot D)}</script></li>
<li>真值表</li>
</ol>
<div class="table-container">
<table>
<thead>
<tr>
<th style="text-align:center">A</th>
<th style="text-align:center">B</th>
<th style="text-align:center">C</th>
<th style="text-align:center">D</th>
<th style="text-align:center">Y</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
</tr>
</tbody>
</table>
</div>
<h3 id="verilog代码-5"><a href="#verilog代码-5" class="headerlink" title="verilog代码"></a>verilog代码</h3><ol>
<li><p>结构化结构</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line">module nand_gate (</span><br><span class="line">    input wire A,</span><br><span class="line">    input wire B,</span><br><span class="line">    output wire Y</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    wire and_out;</span><br><span class="line"></span><br><span class="line">    // 使用与门和非门组合实现与或非门</span><br><span class="line">    and (and_out, A, B);</span><br><span class="line">    not (Y, and_out);</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
</li>
<li><p>数据流描述</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line">module nand_gate (</span><br><span class="line">    input wire A,</span><br><span class="line">    input wire B,</span><br><span class="line">    output wire Y</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    // 直接用数据流描述与或非门的逻辑功能</span><br><span class="line">    assign Y = ~(A &amp; B);</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure></li>
<li>行为级描述<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line">module nand_gate (</span><br><span class="line">    input wire A,</span><br><span class="line">    input wire B,</span><br><span class="line">    output reg Y</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    // 使用 always 块描述与或非门的行为</span><br><span class="line">    always @ (A or B) begin</span><br><span class="line">        Y = ~(A &amp; B);</span><br><span class="line">    end</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
</li>
</ol>
<h2 id="异或"><a href="#异或" class="headerlink" title="异或"></a>异或</h2><h3 id="表达式与真值表-6"><a href="#表达式与真值表-6" class="headerlink" title="表达式与真值表"></a>表达式与真值表</h3><ol>
<li>表达式<script type="math/tex; mode=display">Y = A\oplus  B</script></li>
<li>真值表</li>
</ol>
<div class="table-container">
<table>
<thead>
<tr>
<th style="text-align:center">A</th>
<th style="text-align:center">B</th>
<th style="text-align:center">Y</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
</tr>
</tbody>
</table>
</div>
<h3 id="verilog代码-6"><a href="#verilog代码-6" class="headerlink" title="verilog代码"></a>verilog代码</h3><ol>
<li><p>结构化结构</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line">module xor_gate (</span><br><span class="line">    input wire A,</span><br><span class="line">    input wire B,</span><br><span class="line">    output wire Y</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    wire and1, and2, notA, notB;</span><br><span class="line"></span><br><span class="line">    // 基于基本逻辑门组合实现异或门</span><br><span class="line">    not (notA, A);</span><br><span class="line">    not (notB, B);</span><br><span class="line">    and (and1, A, notB);</span><br><span class="line">    and (and2, notA, B);</span><br><span class="line">    or (Y, and1, and2);</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
</li>
<li><p>数据流描述</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line">module xor_gate (</span><br><span class="line">    input wire A,</span><br><span class="line">    input wire B,</span><br><span class="line">    output wire Y</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    // 直接用数据流描述异或门的逻辑功能</span><br><span class="line">    assign Y = A ^ B;</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
</li>
<li><p>行为级描述</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line">module xor_gate (</span><br><span class="line">    input wire A,</span><br><span class="line">    input wire B,</span><br><span class="line">    output reg Y</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    // 使用 always 块描述异或门的行为</span><br><span class="line">    always @ (A or B) begin</span><br><span class="line">        Y = A ^ B;</span><br><span class="line">    end</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
</li>
</ol>
<h2 id="同或"><a href="#同或" class="headerlink" title="同或"></a>同或</h2><h3 id="表达式与真值表-7"><a href="#表达式与真值表-7" class="headerlink" title="表达式与真值表"></a>表达式与真值表</h3><ol>
<li><p>表达式</p>
<script type="math/tex; mode=display">Y = A\odot B</script></li>
<li><p>真值表</p>
</li>
</ol>
<div class="table-container">
<table>
<thead>
<tr>
<th style="text-align:center">A</th>
<th style="text-align:center">B</th>
<th style="text-align:center">Y</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
</tr>
</tbody>
</table>
</div>
<h3 id="verilog代码-7"><a href="#verilog代码-7" class="headerlink" title="verilog代码"></a>verilog代码</h3><ol>
<li><p>结构化结构</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line">module xnor_gate (</span><br><span class="line">    input wire A,</span><br><span class="line">    input wire B,</span><br><span class="line">    output wire Y</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    wire xor_out;</span><br><span class="line"></span><br><span class="line">    // 使用异或门和非门组合实现同或门</span><br><span class="line">    xor (xor_out, A, B);</span><br><span class="line">    not (Y, xor_out);</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
</li>
<li><p>数据流描述</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line">module xnor_gate (</span><br><span class="line">    input wire A,</span><br><span class="line">    input wire B,</span><br><span class="line">    output wire Y</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    // 直接用数据流描述同或门的逻辑功能</span><br><span class="line">    assign Y = ~(A ^ B);</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
</li>
<li><p>行为级描述</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line">module xnor_gate (</span><br><span class="line">    input wire A,</span><br><span class="line">    input wire B,</span><br><span class="line">    output reg Y</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    // 使用 always 块描述同或门的行为</span><br><span class="line">    always @ (A or B) begin</span><br><span class="line">        Y = ~(A ^ B);</span><br><span class="line">    end</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
</li>
</ol>
<h1 id="组合逻辑电路"><a href="#组合逻辑电路" class="headerlink" title="组合逻辑电路"></a>组合逻辑电路</h1><h2 id="编码器"><a href="#编码器" class="headerlink" title="编码器"></a>编码器</h2><h3 id="普通编码器"><a href="#普通编码器" class="headerlink" title="普通编码器"></a>普通编码器</h3><p>在普通编码器中，通常是任何时刻只允许输入一个编码信号</p>
<ol>
<li>真值表</li>
</ol>
<div class="table-container">
<table>
<thead>
<tr>
<th style="text-align:center">输入线 (A)</th>
<th style="text-align:center">输出线 (Y2)</th>
<th style="text-align:center">输出线 (Y1)</th>
<th style="text-align:center">输出线 (Y0)</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">0000 0001</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">0000 0010</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">0000 0100</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">0000 1000</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">0001 0000</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">0001 0000</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">0010 0000</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">0100 0000</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
</tr>
</tbody>
</table>
</div>
<ol>
<li><p>逻辑式</p>
<script type="math/tex; mode=display">\left\{\begin{matrix}
Y_2 = I_4 + I_5 + I_6 + I_7\\
Y_1 = I_2 + I_3 + I_6 + I_7\\
Y_0 = I_1 + I_3 + I_5 + I_7
\end{matrix}\right.</script></li>
<li><p>verilog</p>
</li>
</ol>
<ul>
<li>结构化描述<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br></pre></td><td class="code"><pre><span class="line">module encoder8to3 (</span><br><span class="line">    input [7:0] in,</span><br><span class="line">    output reg [2:0] out</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    always @(*) begin</span><br><span class="line">        case (in)</span><br><span class="line">            8&#x27;b00000001: out = 3&#x27;b000;</span><br><span class="line">            8&#x27;b00000010: out = 3&#x27;b001;</span><br><span class="line">            8&#x27;b00000100: out = 3&#x27;b010;</span><br><span class="line">            8&#x27;b00001000: out = 3&#x27;b011;</span><br><span class="line">            8&#x27;b00010000: out = 3&#x27;b100;</span><br><span class="line">            8&#x27;b00100000: out = 3&#x27;b101;</span><br><span class="line">            8&#x27;b01000000: out = 3&#x27;b110;</span><br><span class="line">            8&#x27;b10000000: out = 3&#x27;b111;</span><br><span class="line">            default: out = 3&#x27;bxxx; // Error case</span><br><span class="line">        endcase</span><br><span class="line">    end</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure></li>
<li>数据流描述<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line">module encoder8to3 (</span><br><span class="line">    input [7:0] in,</span><br><span class="line">    output [2:0] out</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    assign out = (in[7]) ? 3&#x27;b111 :</span><br><span class="line">                 (in[6]) ? 3&#x27;b110 :</span><br><span class="line">                 (in[5]) ? 3&#x27;b101 :</span><br><span class="line">                 (in[4]) ? 3&#x27;b100 :</span><br><span class="line">                 (in[3]) ? 3&#x27;b011 :</span><br><span class="line">                 (in[2]) ? 3&#x27;b010 :</span><br><span class="line">                 (in[1]) ? 3&#x27;b001 :</span><br><span class="line">                           3&#x27;b000;</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure></li>
<li>行为级描述<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line">module encoder8to3 (</span><br><span class="line">    input [7:0] in,</span><br><span class="line">    output reg [2:0] out</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    always @(*) begin</span><br><span class="line">        if (in[7]) out = 3&#x27;b111;</span><br><span class="line">        else if (in[6]) out = 3&#x27;b110;</span><br><span class="line">        else if (in[5]) out = 3&#x27;b101;</span><br><span class="line">        else if (in[4]) out = 3&#x27;b100;</span><br><span class="line">        else if (in[3]) out = 3&#x27;b011;</span><br><span class="line">        else if (in[2]) out = 3&#x27;b010;</span><br><span class="line">        else if (in[1]) out = 3&#x27;b001;</span><br><span class="line">        else out = 3&#x27;b000;</span><br><span class="line">    end</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
</li>
</ul>
<h3 id="优先编码器"><a href="#优先编码器" class="headerlink" title="优先编码器"></a>优先编码器</h3><p>优先编码器允许同时输入两个以上的编码信号，下面以8线-3线优先编码器为例：</p>
<ol>
<li>真值表<br>懒得画</li>
<li>逻辑式<script type="math/tex; mode=display">
\left\{\begin{matrix}
\overline{Y_2} = \overline{(I_4+I_5+I_6+I_7)S}   \\
\overline{Y_1} = \overline{(I_2\overline{I_4}\overline{I_5}+I_3\overline{I_4}\overline{I_5}+I_6+I_7)S}\\
\overline{Y_0} = \overline{(I_1\overline{I_2}\overline{I_4}\overline{I_6}+I_3\overline{I_4}\overline{I_6}+I_5\overline{I_6}+I_7 )S}
\end{matrix}\right.</script></li>
<li>verilog</li>
</ol>
<ul>
<li>结构化描述<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br></pre></td><td class="code"><pre><span class="line">// 结构化描述的8线-3线优先编码器</span><br><span class="line"></span><br><span class="line">module priority_encoder_8to3 (</span><br><span class="line">    input [7:0] I,    // 8个输入信号</span><br><span class="line">    output reg [2:0] Y, // 3位输出信号</span><br><span class="line">    output reg valid  // 有效信号</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    // 优先级编码的子模块</span><br><span class="line">    always @(*) begin</span><br><span class="line">        // 默认值</span><br><span class="line">        Y = 3&#x27;b000;</span><br><span class="line">        valid = 0;</span><br><span class="line">        </span><br><span class="line">        // 按优先级检查输入信号</span><br><span class="line">        if (I[7]) begin</span><br><span class="line">            Y = 3&#x27;b111;</span><br><span class="line">            valid = 1;</span><br><span class="line">        end else if (I[6]) begin</span><br><span class="line">            Y = 3&#x27;b110;</span><br><span class="line">            valid = 1;</span><br><span class="line">        end else if (I[5]) begin</span><br><span class="line">            Y = 3&#x27;b101;</span><br><span class="line">            valid = 1;</span><br><span class="line">        end else if (I[4]) begin</span><br><span class="line">            Y = 3&#x27;b100;</span><br><span class="line">            valid = 1;</span><br><span class="line">        end else if (I[3]) begin</span><br><span class="line">            Y = 3&#x27;b011;</span><br><span class="line">            valid = 1;</span><br><span class="line">        end else if (I[2]) begin</span><br><span class="line">            Y = 3&#x27;b010;</span><br><span class="line">            valid = 1;</span><br><span class="line">        end else if (I[1]) begin</span><br><span class="line">            Y = 3&#x27;b001;</span><br><span class="line">            valid = 1;</span><br><span class="line">        end else if (I[0]) begin</span><br><span class="line">            Y = 3&#x27;b000;</span><br><span class="line">            valid = 1;</span><br><span class="line">        end</span><br><span class="line">    end</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure></li>
<li>行为级描述<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br></pre></td><td class="code"><pre><span class="line">// 行为级描述的8线-3线优先编码器</span><br><span class="line"></span><br><span class="line">module priority_encoder_8to3 (</span><br><span class="line">    input [7:0] I,    // 8个输入信号</span><br><span class="line">    output reg [2:0] Y, // 3位输出信号</span><br><span class="line">    output reg valid  // 有效信号</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    always @(*) begin</span><br><span class="line">        // 默认值</span><br><span class="line">        Y = 3&#x27;b000;</span><br><span class="line">        valid = 0;</span><br><span class="line">        </span><br><span class="line">        // 按优先级检查输入信号</span><br><span class="line">        casez (I)</span><br><span class="line">            8&#x27;b1??????? : begin Y = 3&#x27;b111; valid = 1; end</span><br><span class="line">            8&#x27;b01?????? : begin Y = 3&#x27;b110; valid = 1; end</span><br><span class="line">            8&#x27;b001????? : begin Y = 3&#x27;b101; valid = 1; end</span><br><span class="line">            8&#x27;b0001???? : begin Y = 3&#x27;b100; valid = 1; end</span><br><span class="line">            8&#x27;b00001??? : begin Y = 3&#x27;b011; valid = 1; end</span><br><span class="line">            8&#x27;b000001?? : begin Y = 3&#x27;b010; valid = 1; end</span><br><span class="line">            8&#x27;b0000001? : begin Y = 3&#x27;b001; valid = 1; end</span><br><span class="line">            8&#x27;b00000001 : begin Y = 3&#x27;b000; valid = 1; end</span><br><span class="line">            default : begin Y = 3&#x27;b000; valid = 0; end</span><br><span class="line">        endcase</span><br><span class="line">    end</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
</li>
</ul>
<h2 id="译码器"><a href="#译码器" class="headerlink" title="译码器"></a>译码器</h2><p>这里以38译码器为例</p>
<ol>
<li>真值表</li>
</ol>
<div class="table-container">
<table>
<thead>
<tr>
<th style="text-align:center">$A_1$</th>
<th style="text-align:center">$A_2$</th>
<th style="text-align:center">$A_3$</th>
<th style="text-align:center">$Y_7$</th>
<th style="text-align:center">$Y_6$</th>
<th style="text-align:center">$Y_5$</th>
<th style="text-align:center">$Y_4$</th>
<th style="text-align:center">$Y_3$</th>
<th style="text-align:center">$Y_2$</th>
<th style="text-align:center">$Y_1$</th>
<th style="text-align:center">$Y_0$</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
</tr>
</tbody>
</table>
</div>
<ol>
<li>逻辑式<script type="math/tex; mode=display">
\begin{align*}
 Y_0=\overline{A_2A_1A_0}=m_0 \\
 Y_1=\overline{A_2A_1}A_0=m_1 \\
 Y_2=\overline{A_2}A_1\overline{A_0}=m_2 \\
 Y_3=\overline{A_2}A_1A_0=m_3 \\
 Y_4=A_2\overline{A_1A_0}=m_4 \\
 Y_5=A_2\overline{A_1}A_0=m_5 \\
 Y_6=A_2A_1\overline{A_0}=m_6 \\
 Y_7=A_2A_1A_0=m_7 
\end{align*}</script></li>
<li>verilog</li>
</ol>
<ul>
<li>结构化描述<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br></pre></td><td class="code"><pre><span class="line">module decoder38 (</span><br><span class="line">    input [2:0] A,      // 3-bit input</span><br><span class="line">    output reg [7:0] Y  // 8-bit output</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">always @(*) begin</span><br><span class="line">    // Default all outputs to 0</span><br><span class="line">    Y = 8&#x27;b00000000;</span><br><span class="line">    </span><br><span class="line">    case (A)</span><br><span class="line">        3&#x27;b000: Y = 8&#x27;b00000001;</span><br><span class="line">        3&#x27;b001: Y = 8&#x27;b00000010;</span><br><span class="line">        3&#x27;b010: Y = 8&#x27;b00000100;</span><br><span class="line">        3&#x27;b011: Y = 8&#x27;b00001000;</span><br><span class="line">        3&#x27;b100: Y = 8&#x27;b00010000;</span><br><span class="line">        3&#x27;b101: Y = 8&#x27;b00100000;</span><br><span class="line">        3&#x27;b110: Y = 8&#x27;b01000000;</span><br><span class="line">        3&#x27;b111: Y = 8&#x27;b10000000;</span><br><span class="line">        default: Y = 8&#x27;b00000000;</span><br><span class="line">    endcase</span><br><span class="line">end</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure></li>
<li>行为级描述<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br></pre></td><td class="code"><pre><span class="line">module decoder38 (</span><br><span class="line">    input [2:0] A,      // 3-bit input</span><br><span class="line">    output [7:0] Y     // 8-bit output</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    wire [7:0] dec_out;</span><br><span class="line">    </span><br><span class="line">    assign dec_out[0] = ~A[2] &amp; ~A[1] &amp; ~A[0];</span><br><span class="line">    assign dec_out[1] = ~A[2] &amp; ~A[1] &amp; A[0];</span><br><span class="line">    assign dec_out[2] = ~A[2] &amp; A[1] &amp; ~A[0];</span><br><span class="line">    assign dec_out[3] = ~A[2] &amp; A[1] &amp; A[0];</span><br><span class="line">    assign dec_out[4] = A[2] &amp; ~A[1] &amp; ~A[0];</span><br><span class="line">    assign dec_out[5] = A[2] &amp; ~A[1] &amp; A[0];</span><br><span class="line">    assign dec_out[6] = A[2] &amp; A[1] &amp; ~A[0];</span><br><span class="line">    assign dec_out[7] = A[2] &amp; A[1] &amp; A[0];</span><br><span class="line"></span><br><span class="line">    // Assign the decoded output</span><br><span class="line">    assign Y = dec_out;</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
</li>
</ul>
<h2 id="数据选择器"><a href="#数据选择器" class="headerlink" title="数据选择器"></a>数据选择器</h2><p>以四选一数据选择器为例</p>
<ol>
<li>真值表</li>
</ol>
<div class="table-container">
<table>
<thead>
<tr>
<th style="text-align:center">$A_1$</th>
<th style="text-align:center">$A_2$</th>
<th style="text-align:center">$A_3$</th>
<th style="text-align:center">$A_4$</th>
<th style="text-align:center">$Y$</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
</tr>
</tbody>
</table>
</div>
<ol>
<li>逻辑式<script type="math/tex; mode=display">
F=(A\cdot{\overline{S_0}}\cdot\overline{S_1})+
(B\cdot{\overline{S_0}}\cdot S_1)+
(C\cdot S_0\cdot\overline{S_1})+
(D\cdot S_0\cdot S_1)</script></li>
<li>verilog<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line">module mux_4_1 (</span><br><span class="line">    input  C，D，E，F,</span><br><span class="line">    input[1:0] s,</span><br><span class="line">    outputreg Mux_out</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">always @ (c or D or E or F or s) begin</span><br><span class="line">  case(s)</span><br><span class="line">    2 &#x27;b0o : Mux_out = C;</span><br><span class="line">    2 &#x27;b01 : Mux_out = D;</span><br><span class="line">    2 &#x27;b10 : Mux_out = E;</span><br><span class="line">    default : Mux_out = F;</span><br><span class="line">  endcase</span><br><span class="line">end</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
</li>
</ol>
<h2 id="加法器"><a href="#加法器" class="headerlink" title="加法器"></a>加法器</h2><p>以全加器为例</p>
<ol>
<li>真值表</li>
</ol>
<div class="table-container">
<table>
<thead>
<tr>
<th style="text-align:center">$A$</th>
<th style="text-align:center">$B$</th>
<th style="text-align:center">$C_{in}$</th>
<th style="text-align:center">$Sum$</th>
<th style="text-align:center">$Cout$</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
</tr>
</tbody>
</table>
</div>
<ol>
<li>逻辑式<script type="math/tex; mode=display">
C_{in} = AB+C_{out}(A+B)</script></li>
<li>verilog</li>
</ol>
<ul>
<li>结构化<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line">module FA_struct (A, B, Cin, Sum, Count);</span><br><span class="line">    input A;</span><br><span class="line">    input B;</span><br><span class="line">    input Cin;</span><br><span class="line">    output Sum;</span><br><span class="line">    output Count;</span><br><span class="line">    wire S1, T1, T2, T3;</span><br><span class="line"></span><br><span class="line">    xor x1 (S1, A, B);</span><br><span class="line">    xor x2 (Sum, S1, Cin);</span><br><span class="line">    and A1 (T3, A, B );</span><br><span class="line">    and A2 (T2, B, Cin);</span><br><span class="line">    and A3 (T1, A, Cin);</span><br><span class="line">    or O1 (Count, T1, T2, T3 );</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure></li>
<li>行为描述方式<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line">module FA_behav(A, B, Cin, Sum, Cout );</span><br><span class="line">    input A,B,Cin;</span><br><span class="line">    output Sum,Cout;</span><br><span class="line">    reg Sum, Cout;</span><br><span class="line">    reg T1,T2,T3;</span><br><span class="line">    always@ ( A or B or Cin )</span><br><span class="line">    begin</span><br><span class="line">      Sum = (A ^ B) ^ Cin ;</span><br><span class="line">      T1 = A &amp; Cin;</span><br><span class="line">      T2 = B &amp; Cin ;</span><br><span class="line">      T3 = A &amp; B;</span><br><span class="line">      Cout = (T1| T2) | T3;</span><br><span class="line">    end</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
</li>
</ul>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">文章作者: </span><span class="post-copyright-info"><a href="http://example.com">Hau Uhang</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">文章链接: </span><span class="post-copyright-info"><a href="http://example.com/2024/08/08/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E4%B8%8Everilog%E7%BB%93%E5%90%88/">http://example.com/2024/08/08/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E4%B8%8Everilog%E7%BB%93%E5%90%88/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="http://example.com" target="_blank">Hau's Blog</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/%E5%AD%A6%E4%B9%A0/">学习</a><a class="post-meta__tags" href="/tags/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF/">数字电路</a><a class="post-meta__tags" href="/tags/%E5%9F%BA%E7%A1%80/">基础</a></div><div class="post_share"><div class="social-share" data-image="/img/%E6%95%B0+verilog.jpg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><div class="post-reward"><div class="reward-button"><i class="fas fa-qrcode"></i> 打赏</div><div class="reward-main"><ul class="reward-all"><li class="reward-item"><a href="/img/wechat.jpg" target="_blank"><img class="post-qr-code-img" src="/img/wechat.jpg" alt="Wechat"/></a><div class="post-qr-code-desc">Wechat</div></li><li class="reward-item"><a href="/img/Alipay.jpg" target="_blank"><img class="post-qr-code-img" src="/img/Alipay.jpg" alt="Alipay"/></a><div class="post-qr-code-desc">Alipay</div></li></ul></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2024/08/08/ubuntu%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/"><img class="prev-cover" src="/img/default_cover.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">ubuntu学习记录</div></div></a></div><div class="next-post pull-right"><a href="/2024/04/02/linux%E5%91%BD%E4%BB%A4%E8%A1%8C%E4%B8%8Eshell%E8%84%9A%E6%9C%AC%E7%BC%96%E7%A8%8B/"><img class="next-cover" src="/img/Linux.jfif" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">linux学习</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><div><a href="/2024/11/20/%E7%A7%BB%E4%BD%8D%E5%AF%84%E5%AD%98%E5%99%A8-md/" title="移位寄存器(shift register)"><img class="cover" src="/img/%E7%A7%BB%E4%BD%8D%E5%AF%84%E5%AD%98%E5%99%A8.png" alt="cover"><div class="content is-center"><div class="date"><i class="fas fa-history fa-fw"></i> 2024-11-23</div><div class="title">移位寄存器(shift register)</div></div></a></div><div><a href="/2022/09/03/Markdown%E5%B8%B8%E8%A7%81%E5%91%BD%E4%BB%A4/" title="Markdown常用命令"><img class="cover" src="/img/Markdown%E5%B8%B8%E7%94%A8%E5%91%BD%E4%BB%A4.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="fas fa-history fa-fw"></i> 2024-08-08</div><div class="title">Markdown常用命令</div></div></a></div><div><a href="/2023/11/01/Python%E6%AF%8F%E6%97%A5%E7%BB%83%E4%B9%A0/" title="Python每日练习"><img class="cover" src="/img/Python.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="fas fa-history fa-fw"></i> 2024-06-08</div><div class="title">Python每日练习</div></div></a></div><div><a href="/2024/01/26/Python%E7%88%AC%E8%99%AB/" title="Python爬虫"><img class="cover" src="/img/Python%E7%88%AC%E8%99%AB.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="fas fa-history fa-fw"></i> 2024-03-01</div><div class="title">Python爬虫</div></div></a></div><div><a href="/2023/09/19/Verilog%E5%AD%A6%E4%B9%A0/" title="Verilog学习"><img class="cover" src="/img/Verilog%E5%AD%A6%E4%B9%A0.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="fas fa-history fa-fw"></i> 2024-05-07</div><div class="title">Verilog学习</div></div></a></div><div><a href="/2023/12/16/git%E5%AD%A6%E4%B9%A0/" title="git学习"><img class="cover" src="/img/git%E5%9B%BE%E7%89%87.JPG" alt="cover"><div class="content is-center"><div class="date"><i class="fas fa-history fa-fw"></i> 2024-01-08</div><div class="title">git学习</div></div></a></div></div></div><hr/><div id="post-comment"><div class="comment-head"><div class="comment-headline"><i class="fas fa-comments fa-fw"></i><span> 评论</span></div></div><div class="comment-wrap"><div><div id="giscus-wrap"></div></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="/img/avatar.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">Hau Uhang</div><div class="author-info__description"></div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">19</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">8</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">2</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/HauUhang"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/HauUhang" target="_blank" title="Github"><i class="fab fa-github"></i></a><a class="social-icon" href="mailto:yep6344@gmail.com" target="_blank" title="Email"><i class="fas fa-envelope"></i></a><a class="social-icon" href="https://www.zhihu.com/people/Aurora7july" target="_blank" title="Zhihu"><i class="fas fa-brands fa-zhihu"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">你好呀！欢迎来到我的博客ovo！如果有什么问题请及时联系我，评论区已修复，可直接通过留言、邮箱或者右下角聊天联系我！<div class="twopeople"><div class="twopeople"><div class="container"style="height:200px;"><canvas class="illo"width="800"height="500"style="max-width: 200px; max-height: 200px; touch-action: none; width: 640px; height: 640px;"></canvas></div><script src="https://cdn.guole.fun/js/twopeople1.js"></script><script src="https://cdn.guole.fun/js/zdog.dist.js"></script><script id="rendered-js"src="https://cdn.guole.fun/js/twopeople.js"></script><style>.twopeople{margin:0;align-items:center;justify-content:center;text-align:center}canvas{display:block;margin:0 auto;cursor:move}</style></div><div class="xpand" style="height:200px;"></div></div></div></div><canvas class="illo" width="800" height="800" style="max-width: 200px; max-height: 200px; touch-action: none; width: 640px; height: 640px;"></canvas><script src="https://fastly.jsdelivr.net/gh/xiaopengand/blogCdn@latest/xzxr/twopeople1.js"></script><script src="https://fastly.jsdelivr.net/gh/xiaopengand/blogCdn@latest/xzxr/zdog.dist.js"></script><script id="rendered-js" src="https://fastly.jsdelivr.net/gh/xiaopengand/blogCdn@latest/xzxr/twopeople.js"></script><style>.card-widget.card-announcement {
margin: 0;
align-items: center;
justify-content: center;
text-align: center;
}
canvas {
display: block;
margin: 0 auto;
cursor: move;
}</style><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#%E5%89%8D%E8%A8%80"><span class="toc-number">1.</span> <span class="toc-text">前言</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E4%B8%89%E7%A7%8D%E5%9F%BA%E6%9C%AC%E8%BF%90%E7%AE%97"><span class="toc-number">2.</span> <span class="toc-text">三种基本运算</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%B8%8E%E9%97%A8"><span class="toc-number">2.1.</span> <span class="toc-text">与门</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%A1%A8%E8%BE%BE%E5%BC%8F%E4%B8%8E%E7%9C%9F%E5%80%BC%E8%A1%A8"><span class="toc-number">2.1.1.</span> <span class="toc-text">表达式与真值表</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#verilog%E4%BB%A3%E7%A0%81"><span class="toc-number">2.1.2.</span> <span class="toc-text">verilog代码</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%88%96%E9%97%A8"><span class="toc-number">2.2.</span> <span class="toc-text">或门</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%A1%A8%E8%BE%BE%E5%BC%8F%E4%B8%8E%E7%9C%9F%E5%80%BC%E8%A1%A8-1"><span class="toc-number">2.2.1.</span> <span class="toc-text">表达式与真值表</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#verilog%E4%BB%A3%E7%A0%81-1"><span class="toc-number">2.2.2.</span> <span class="toc-text">verilog代码</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E9%9D%9E%E9%97%A8"><span class="toc-number">2.3.</span> <span class="toc-text">非门</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%A1%A8%E8%BE%BE%E5%BC%8F%E4%B8%8E%E7%9C%9F%E5%80%BC%E8%A1%A8-2"><span class="toc-number">2.3.1.</span> <span class="toc-text">表达式与真值表</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#verilog%E4%BB%A3%E7%A0%81-2"><span class="toc-number">2.3.2.</span> <span class="toc-text">verilog代码</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%B8%8E%E9%9D%9E"><span class="toc-number">2.4.</span> <span class="toc-text">与非</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%A1%A8%E8%BE%BE%E5%BC%8F%E4%B8%8E%E7%9C%9F%E5%80%BC%E8%A1%A8-3"><span class="toc-number">2.4.1.</span> <span class="toc-text">表达式与真值表</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#verilog%E4%BB%A3%E7%A0%81-3"><span class="toc-number">2.4.2.</span> <span class="toc-text">verilog代码</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%88%96%E9%9D%9E"><span class="toc-number">2.5.</span> <span class="toc-text">或非</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%A1%A8%E8%BE%BE%E5%BC%8F%E4%B8%8E%E7%9C%9F%E5%80%BC%E8%A1%A8-4"><span class="toc-number">2.5.1.</span> <span class="toc-text">表达式与真值表</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#verilog%E4%BB%A3%E7%A0%81-4"><span class="toc-number">2.5.2.</span> <span class="toc-text">verilog代码</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%B8%8E%E6%88%96%E9%9D%9E"><span class="toc-number">2.6.</span> <span class="toc-text">与或非</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%A1%A8%E8%BE%BE%E5%BC%8F%E4%B8%8E%E7%9C%9F%E5%80%BC%E8%A1%A8-5"><span class="toc-number">2.6.1.</span> <span class="toc-text">表达式与真值表</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#verilog%E4%BB%A3%E7%A0%81-5"><span class="toc-number">2.6.2.</span> <span class="toc-text">verilog代码</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%BC%82%E6%88%96"><span class="toc-number">2.7.</span> <span class="toc-text">异或</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%A1%A8%E8%BE%BE%E5%BC%8F%E4%B8%8E%E7%9C%9F%E5%80%BC%E8%A1%A8-6"><span class="toc-number">2.7.1.</span> <span class="toc-text">表达式与真值表</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#verilog%E4%BB%A3%E7%A0%81-6"><span class="toc-number">2.7.2.</span> <span class="toc-text">verilog代码</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%90%8C%E6%88%96"><span class="toc-number">2.8.</span> <span class="toc-text">同或</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%A1%A8%E8%BE%BE%E5%BC%8F%E4%B8%8E%E7%9C%9F%E5%80%BC%E8%A1%A8-7"><span class="toc-number">2.8.1.</span> <span class="toc-text">表达式与真值表</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#verilog%E4%BB%A3%E7%A0%81-7"><span class="toc-number">2.8.2.</span> <span class="toc-text">verilog代码</span></a></li></ol></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91%E7%94%B5%E8%B7%AF"><span class="toc-number">3.</span> <span class="toc-text">组合逻辑电路</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%BC%96%E7%A0%81%E5%99%A8"><span class="toc-number">3.1.</span> <span class="toc-text">编码器</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%99%AE%E9%80%9A%E7%BC%96%E7%A0%81%E5%99%A8"><span class="toc-number">3.1.1.</span> <span class="toc-text">普通编码器</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BC%98%E5%85%88%E7%BC%96%E7%A0%81%E5%99%A8"><span class="toc-number">3.1.2.</span> <span class="toc-text">优先编码器</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E8%AF%91%E7%A0%81%E5%99%A8"><span class="toc-number">3.2.</span> <span class="toc-text">译码器</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%95%B0%E6%8D%AE%E9%80%89%E6%8B%A9%E5%99%A8"><span class="toc-number">3.3.</span> <span class="toc-text">数据选择器</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%8A%A0%E6%B3%95%E5%99%A8"><span class="toc-number">3.4.</span> <span class="toc-text">加法器</span></a></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2024/11/20/%E7%A7%BB%E4%BD%8D%E5%AF%84%E5%AD%98%E5%99%A8-md/" title="移位寄存器(shift register)"><img src="/img/%E7%A7%BB%E4%BD%8D%E5%AF%84%E5%AD%98%E5%99%A8.png" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="移位寄存器(shift register)"/></a><div class="content"><a class="title" href="/2024/11/20/%E7%A7%BB%E4%BD%8D%E5%AF%84%E5%AD%98%E5%99%A8-md/" title="移位寄存器(shift register)">移位寄存器(shift register)</a><time datetime="2024-11-20T13:30:12.000Z" title="发表于 2024-11-20 21:30:12">2024-11-20</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/08/29/%E6%97%85%E6%B8%B8-%E6%96%B0%E5%8A%A0%E5%9D%A1/" title="旅游-新加坡"><img src="/img/%E6%96%B0%E5%8A%A0%E5%9D%A1.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="旅游-新加坡"/></a><div class="content"><a class="title" href="/2024/08/29/%E6%97%85%E6%B8%B8-%E6%96%B0%E5%8A%A0%E5%9D%A1/" title="旅游-新加坡">旅游-新加坡</a><time datetime="2024-08-29T06:06:53.000Z" title="发表于 2024-08-29 14:06:53">2024-08-29</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/08/08/ubuntu%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/" title="ubuntu学习记录"><img src="/img/default_cover.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="ubuntu学习记录"/></a><div class="content"><a class="title" href="/2024/08/08/ubuntu%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/" title="ubuntu学习记录">ubuntu学习记录</a><time datetime="2024-08-08T02:41:23.000Z" title="发表于 2024-08-08 10:41:23">2024-08-08</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/08/08/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E4%B8%8Everilog%E7%BB%93%E5%90%88/" title="数字电路与verilog结合"><img src="/img/%E6%95%B0+verilog.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="数字电路与verilog结合"/></a><div class="content"><a class="title" href="/2024/08/08/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E4%B8%8Everilog%E7%BB%93%E5%90%88/" title="数字电路与verilog结合">数字电路与verilog结合</a><time datetime="2024-08-08T01:14:37.000Z" title="发表于 2024-08-08 09:14:37">2024-08-08</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/04/02/linux%E5%91%BD%E4%BB%A4%E8%A1%8C%E4%B8%8Eshell%E8%84%9A%E6%9C%AC%E7%BC%96%E7%A8%8B/" title="linux学习"><img src="/img/Linux.jfif" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="linux学习"/></a><div class="content"><a class="title" href="/2024/04/02/linux%E5%91%BD%E4%BB%A4%E8%A1%8C%E4%B8%8Eshell%E8%84%9A%E6%9C%AC%E7%BC%96%E7%A8%8B/" title="linux学习">linux学习</a><time datetime="2024-04-02T10:45:31.000Z" title="发表于 2024-04-02 18:45:31">2024-04-02</time></div></div></div></div></div></div></main><footer id="footer" style="background-image: url('/img/%E6%95%B0+verilog.jpg')"><div id="footer-wrap"><div class="copyright">&copy;2021 - 2024 By Hau Uhang</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div><div class="footer_custom_text">过去是我一个人走过来的，未来也是</div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="translateLink" type="button" title="简繁转换">繁</button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="chat_btn" type="button" title="聊天"><i class="fas fa-sms"></i></button><a id="to_comment" href="#post-comment" title="直达评论"><i class="fas fa-comments"></i></a><button id="go-up" type="button" title="回到顶部"><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="/js/tw_cn.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.umd.min.js"></script><script>var preloader = {
  endLoading: () => {
    document.body.style.overflow = 'auto';
    document.getElementById('loading-box').classList.add("loaded")
  },
  initLoading: () => {
    document.body.style.overflow = '';
    document.getElementById('loading-box').classList.remove("loaded")

  }
}
window.addEventListener('load',preloader.endLoading())</script><div class="js-pjax"><script>if (!window.MathJax) {
  window.MathJax = {
    tex: {
      inlineMath: [ ['$','$'], ["\\(","\\)"]],
      tags: 'ams'
    },
    chtml: {
      scale: 1.2
    },
    options: {
      renderActions: {
        findScript: [10, doc => {
          for (const node of document.querySelectorAll('script[type^="math/tex"]')) {
            const display = !!node.type.match(/; *mode=display/)
            const math = new doc.options.MathItem(node.textContent, doc.inputJax[0], display)
            const text = document.createTextNode('')
            node.parentNode.replaceChild(text, node)
            math.start = {node: text, delim: '', n: 0}
            math.end = {node: text, delim: '', n: 0}
            doc.math.push(math)
          }
        }, ''],
        insertScript: [200, () => {
          document.querySelectorAll('mjx-container:not\([display]\)').forEach(node => {
            const target = node.parentNode
            if (target.nodeName.toLowerCase() === 'li') {
              target.parentNode.classList.add('has-jax')
            } else {
              target.classList.add('has-jax')
            }
          });
        }, '', false]
      }
    }
  }
  
  const script = document.createElement('script')
  script.src = 'https://cdn.jsdelivr.net/npm/mathjax/es5/tex-mml-chtml.min.js'
  script.id = 'MathJax-script'
  script.async = true
  document.head.appendChild(script)
} else {
  MathJax.startup.document.state(0)
  MathJax.texReset()
  MathJax.typeset()
}</script><script>function loadGiscus () {
  let nowTheme = document.documentElement.getAttribute('data-theme') === 'dark' ? 'dark' : 'light'

  const config = Object.assign({
    src: 'https://giscus.app/client.js',
    'data-repo': 'HauUhang/HauUhang.github.io',
    'data-repo-id': 'R_kgDOH68BWA',
    'data-category-id': 'DIC_kwDOH68BWM4CSdAm',
    'data-mapping': 'pathname',
    'data-theme': nowTheme,
    'data-reactions-enabled': '1',
    crossorigin: 'anonymous',
    async: true
  },null)

  let ele = document.createElement('script')
  for (let key in config) {
    ele.setAttribute(key, config[key])
  }
  document.getElementById('giscus-wrap').insertAdjacentElement('afterbegin',ele)
}

function changeGiscusTheme () {
  const theme = document.documentElement.getAttribute('data-theme') === 'dark' ? 'dark' : 'light'

  function sendMessage(message) {
    const iframe = document.querySelector('iframe.giscus-frame');
    if (!iframe) return;
    iframe.contentWindow.postMessage({ giscus: message }, 'https://giscus.app');
  }

  sendMessage({
    setConfig: {
      theme: theme
    }
  });
}

if ('Giscus' === 'Giscus' || !true) {
  if (true) btf.loadComment(document.getElementById('giscus-wrap'), loadGiscus)
  else loadGiscus()
} else {
  function loadOtherComment () {
    loadGiscus()
  }
}</script></div><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/activate-power-mode.min.js"></script><script>POWERMODE.colorful = false;
POWERMODE.shake = true;
POWERMODE.mobile = false;
document.body.addEventListener('input', POWERMODE);
</script><script id="click-heart" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/click-heart.min.js" async="async" mobile="false"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>