{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v " "Source file: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1656280145699 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1656280145699 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v " "Source file: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1656280145778 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1656280145778 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v " "Source file: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1656280145857 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1656280145857 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656280147015 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656280147015 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 26 23:49:06 2022 " "Processing started: Sun Jun 26 23:49:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656280147015 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280147015 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115_SD_Card_Audio_Player -c DE2_115_SD_Card_Audio_Player " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_SD_Card_Audio_Player -c DE2_115_SD_Card_Audio_Player" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280147015 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1656280147492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/terasic_irm/terasic_irm.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/terasic_irm/terasic_irm.v" { { "Info" "ISGN_ENTITY_NAME" "1 TERASIC_IRM " "Found entity 1: TERASIC_IRM" {  } { { "ip/TERASIC_IRM/TERASIC_IRM.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_IRM/TERASIC_IRM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280154324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb.v 1 1 " "Found 1 design units, including 1 entities, in source file usb.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb " "Found entity 1: usb" {  } { { "usb.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/usb.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280154326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/seg7.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280154327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "terasic_irda_0.v 1 1 " "Found 1 design units, including 1 entities, in source file terasic_irda_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Terasic_IrDA_0 " "Found entity 1: Terasic_IrDA_0" {  } { { "Terasic_IrDA_0.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/Terasic_IrDA_0.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280154328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/terasic_irm/irda_receive_terasic.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/terasic_irm/irda_receive_terasic.v" { { "Info" "ISGN_ENTITY_NAME" "1 IRDA_RECEIVE_Terasic " "Found entity 1: IRDA_RECEIVE_Terasic" {  } { { "ip/TERASIC_IRM/irda_receive_terasic.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_IRM/irda_receive_terasic.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280154330 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altpll altpll.v " "Entity \"altpll\" obtained from \"altpll.v\" instead of from Quartus Prime megafunction library" {  } { { "altpll.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v" 225 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1656280154332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll.v 4 4 " "Found 4 design units, including 4 entities, in source file altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dffpipe_l2c " "Found entity 1: altpll_dffpipe_l2c" {  } { { "altpll.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154333 ""} { "Info" "ISGN_ENTITY_NAME" "2 altpll_stdsync_sv6 " "Found entity 2: altpll_stdsync_sv6" {  } { { "altpll.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154333 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpll_altpll_ktn2 " "Found entity 3: altpll_altpll_ktn2" {  } { { "altpll.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154333 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpll " "Found entity 4: altpll" {  } { { "altpll.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280154333 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AUDIO_IF.v(166) " "Verilog HDL information at AUDIO_IF.v(166): always construct contains both blocking and non-blocking assignments" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 166 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656280154339 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AUDIO_IF.v(182) " "Verilog HDL information at AUDIO_IF.v(182): always construct contains both blocking and non-blocking assignments" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 182 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656280154339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/terasic_audio/audio_if.v 4 4 " "Found 4 design units, including 4 entities, in source file ip/terasic_audio/audio_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_ADC " "Found entity 1: AUDIO_ADC" {  } { { "ip/TERASIC_AUDIO/AUDIO_ADC.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_ADC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154340 ""} { "Info" "ISGN_ENTITY_NAME" "2 AUDIO_DAC " "Found entity 2: AUDIO_DAC" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154340 ""} { "Info" "ISGN_ENTITY_NAME" "3 audio_fifo " "Found entity 3: audio_fifo" {  } { { "ip/TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/audio_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154340 ""} { "Info" "ISGN_ENTITY_NAME" "4 AUDIO_IF " "Found entity 4: AUDIO_IF" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280154340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_audio.v 4 4 " "Found 4 design units, including 4 entities, in source file altpll_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_audio_dffpipe_l2c " "Found entity 1: altpll_audio_dffpipe_l2c" {  } { { "altpll_audio.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154342 ""} { "Info" "ISGN_ENTITY_NAME" "2 altpll_audio_stdsync_sv6 " "Found entity 2: altpll_audio_stdsync_sv6" {  } { { "altpll_audio.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154342 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpll_audio_altpll_lo32 " "Found entity 3: altpll_audio_altpll_lo32" {  } { { "altpll_audio.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154342 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpll_audio " "Found entity 4: altpll_audio" {  } { { "altpll_audio.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280154342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio.v 1 1 " "Found 1 design units, including 1 entities, in source file audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio " "Found entity 1: audio" {  } { { "audio.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/audio.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280154343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/terasic_seg7/seg7_if.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/terasic_seg7/seg7_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_IF " "Found entity 1: SEG7_IF" {  } { { "ip/TERASIC_SEG7/SEG7_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_SEG7/SEG7_IF.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280154345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/terasic_isp1362/isp1362_if.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/terasic_isp1362/isp1362_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 ISP1362_IF " "Found entity 1: ISP1362_IF" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280154347 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "DE2_115_SD_Card_Audio_Player de2_115_sd_card_audio_player.v(149) " "Verilog Module Declaration warning at de2_115_sd_card_audio_player.v(149): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"DE2_115_SD_Card_Audio_Player\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 149 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280154443 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de2_115_sd_card_audio_player.v 1 1 " "Using design file de2_115_sd_card_audio_player.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_Card_Audio_Player " "Found entity 1: DE2_115_SD_Card_Audio_Player" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154443 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1656280154443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CLK de2_115_sd_card_audio_player.v(280) " "Verilog HDL Implicit Net warning at de2_115_sd_card_audio_player.v(280): created implicit net for \"VGA_CLK\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 280 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280154443 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115_SD_Card_Audio_Player " "Elaborating entity \"DE2_115_SD_Card_Audio_Player\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1656280154448 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "io_dir de2_115_sd_card_audio_player.v(369) " "Verilog HDL or VHDL warning at de2_115_sd_card_audio_player.v(369): object \"io_dir\" assigned a value but never read" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 369 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1656280154449 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "action de2_115_sd_card_audio_player.v(370) " "Verilog HDL warning at de2_115_sd_card_audio_player.v(370): object action used but never assigned" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 370 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1656280154449 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR de2_115_sd_card_audio_player.v(225) " "Output port \"DRAM_ADDR\" at de2_115_sd_card_audio_player.v(225) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 225 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656280154449 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA de2_115_sd_card_audio_player.v(226) " "Output port \"DRAM_BA\" at de2_115_sd_card_audio_player.v(226) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 226 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656280154450 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM de2_115_sd_card_audio_player.v(232) " "Output port \"DRAM_DQM\" at de2_115_sd_card_audio_player.v(232) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 232 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656280154450 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR de2_115_sd_card_audio_player.v(237) " "Output port \"SRAM_ADDR\" at de2_115_sd_card_audio_player.v(237) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 237 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656280154450 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N de2_115_sd_card_audio_player.v(227) " "Output port \"DRAM_CAS_N\" at de2_115_sd_card_audio_player.v(227) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 227 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656280154450 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE de2_115_sd_card_audio_player.v(228) " "Output port \"DRAM_CKE\" at de2_115_sd_card_audio_player.v(228) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 228 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656280154450 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N de2_115_sd_card_audio_player.v(230) " "Output port \"DRAM_CS_N\" at de2_115_sd_card_audio_player.v(230) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 230 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656280154450 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N de2_115_sd_card_audio_player.v(233) " "Output port \"DRAM_RAS_N\" at de2_115_sd_card_audio_player.v(233) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 233 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656280154450 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N de2_115_sd_card_audio_player.v(234) " "Output port \"DRAM_WE_N\" at de2_115_sd_card_audio_player.v(234) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 234 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656280154450 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N de2_115_sd_card_audio_player.v(238) " "Output port \"SRAM_CE_N\" at de2_115_sd_card_audio_player.v(238) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 238 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656280154450 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N de2_115_sd_card_audio_player.v(240) " "Output port \"SRAM_LB_N\" at de2_115_sd_card_audio_player.v(240) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 240 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656280154450 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N de2_115_sd_card_audio_player.v(241) " "Output port \"SRAM_OE_N\" at de2_115_sd_card_audio_player.v(241) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 241 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656280154450 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N de2_115_sd_card_audio_player.v(242) " "Output port \"SRAM_UB_N\" at de2_115_sd_card_audio_player.v(242) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 242 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656280154450 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N de2_115_sd_card_audio_player.v(243) " "Output port \"SRAM_WE_N\" at de2_115_sd_card_audio_player.v(243) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 243 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656280154450 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WSGN_SEARCH_FILE" "de2_115_sopc.v 52 52 " "Using design file de2_115_sopc.v, which is not specified as a design file for the current project, but contains definitions for 52 design units and 52 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_clock_0_in_arbitrator " "Found entity 1: DE2_115_SOPC_clock_0_in_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_clock_0_out_arbitrator " "Found entity 2: DE2_115_SOPC_clock_0_out_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE2_115_SOPC_clock_1_in_arbitrator " "Found entity 3: DE2_115_SOPC_clock_1_in_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE2_115_SOPC_clock_1_out_arbitrator " "Found entity 4: DE2_115_SOPC_clock_1_out_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 839 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE2_115_SOPC_clock_2_in_arbitrator " "Found entity 5: DE2_115_SOPC_clock_2_in_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 1042 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE2_115_SOPC_clock_2_out_arbitrator " "Found entity 6: DE2_115_SOPC_clock_2_out_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 1346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE2_115_SOPC_clock_3_in_arbitrator " "Found entity 7: DE2_115_SOPC_clock_3_in_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 1549 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE2_115_SOPC_clock_3_out_arbitrator " "Found entity 8: DE2_115_SOPC_clock_3_out_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 1855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "9 Terasic_IrDA_0_avalon_slave_arbitrator " "Found entity 9: Terasic_IrDA_0_avalon_slave_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 2060 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "10 altpll_pll_slave_arbitrator " "Found entity 10: altpll_pll_slave_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 2351 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "11 altpll_audio_pll_slave_arbitrator " "Found entity 11: altpll_audio_pll_slave_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 2619 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "12 audio_avalon_slave_arbitrator " "Found entity 12: audio_avalon_slave_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 2887 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "13 rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module " "Found entity 13: rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 3155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "14 rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module " "Found entity 14: rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 5669 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "15 clock_crossing_io_s1_arbitrator " "Found entity 15: clock_crossing_io_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 8183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "16 clock_crossing_io_m1_arbitrator " "Found entity 16: clock_crossing_io_m1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 8680 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "17 clock_crossing_io_bridge_arbitrator " "Found entity 17: clock_crossing_io_bridge_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 9219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "18 cpu_jtag_debug_module_arbitrator " "Found entity 18: cpu_jtag_debug_module_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 9232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "19 Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module " "Found entity 19: Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 9675 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "20 cpu_data_master_arbitrator " "Found entity 20: cpu_data_master_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 9720 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "21 cpu_instruction_master_arbitrator " "Found entity 21: cpu_instruction_master_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 10396 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "22 eep_i2c_scl_s1_arbitrator " "Found entity 22: eep_i2c_scl_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 10749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "23 eep_i2c_sda_s1_arbitrator " "Found entity 23: eep_i2c_sda_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 11020 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "24 i2c_scl_s1_arbitrator " "Found entity 24: i2c_scl_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 11291 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "25 i2c_sda_s1_arbitrator " "Found entity 25: i2c_sda_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 11562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "26 jtag_uart_avalon_jtag_slave_arbitrator " "Found entity 26: jtag_uart_avalon_jtag_slave_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 11833 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "27 key_s1_arbitrator " "Found entity 27: key_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 12144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "28 lcd_control_slave_arbitrator " "Found entity 28: lcd_control_slave_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 12423 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "29 ledg_s1_arbitrator " "Found entity 29: ledg_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 12721 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "30 ledr_s1_arbitrator " "Found entity 30: ledr_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 12992 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "31 onchip_memory2_s1_arbitrator " "Found entity 31: onchip_memory2_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 13263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "32 rs232_s1_arbitrator " "Found entity 32: rs232_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 13723 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "33 sd_clk_s1_arbitrator " "Found entity 33: sd_clk_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 14028 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "34 sd_cmd_s1_arbitrator " "Found entity 34: sd_cmd_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 14299 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "35 sd_dat_s1_arbitrator " "Found entity 35: sd_dat_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 14570 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "36 sd_wp_n_s1_arbitrator " "Found entity 36: sd_wp_n_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 14841 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "37 seg7_avalon_slave_arbitrator " "Found entity 37: seg7_avalon_slave_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 15094 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "38 sma_in_s1_arbitrator " "Found entity 38: sma_in_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 15374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "39 sma_out_s1_arbitrator " "Found entity 39: sma_out_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 15629 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "40 sw_s1_arbitrator " "Found entity 40: sw_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 15902 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "41 sysid_control_slave_arbitrator " "Found entity 41: sysid_control_slave_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 16181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "42 timer_s1_arbitrator " "Found entity 42: timer_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 16434 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "43 tri_state_bridge_flash_avalon_slave_arbitrator " "Found entity 43: tri_state_bridge_flash_avalon_slave_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 16713 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "44 tri_state_bridge_flash_bridge_arbitrator " "Found entity 44: tri_state_bridge_flash_bridge_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 17367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "45 usb_dc_arbitrator " "Found entity 45: usb_dc_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 17380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "46 usb_hc_arbitrator " "Found entity 46: usb_hc_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 17687 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "47 DE2_115_SOPC_reset_altpll_sys_domain_synch_module " "Found entity 47: DE2_115_SOPC_reset_altpll_sys_domain_synch_module" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 17994 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "48 DE2_115_SOPC_reset_clk_50_domain_synch_module " "Found entity 48: DE2_115_SOPC_reset_clk_50_domain_synch_module" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 18039 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "49 DE2_115_SOPC_reset_altpll_audio_domain_synch_module " "Found entity 49: DE2_115_SOPC_reset_altpll_audio_domain_synch_module" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 18084 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "50 DE2_115_SOPC " "Found entity 50: DE2_115_SOPC" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 18129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "51 cfi_flash_lane0_module " "Found entity 51: cfi_flash_lane0_module" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20771 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""} { "Info" "ISGN_ENTITY_NAME" "52 cfi_flash " "Found entity 52: cfi_flash" {  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20860 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154499 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1656280154499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC DE2_115_SOPC:DE2_115_SOPC_inst " "Elaborating entity \"DE2_115_SOPC\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\"" {  } { { "de2_115_sd_card_audio_player.v" "DE2_115_SOPC_inst" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280154525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_0_in_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0_in_arbitrator:the_DE2_115_SOPC_clock_0_in " "Elaborating entity \"DE2_115_SOPC_clock_0_in_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0_in_arbitrator:the_DE2_115_SOPC_clock_0_in\"" {  } { { "de2_115_sopc.v" "the_DE2_115_SOPC_clock_0_in" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 18932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280154613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_0_out_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0_out_arbitrator:the_DE2_115_SOPC_clock_0_out " "Elaborating entity \"DE2_115_SOPC_clock_0_out_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0_out_arbitrator:the_DE2_115_SOPC_clock_0_out\"" {  } { { "de2_115_sopc.v" "the_DE2_115_SOPC_clock_0_out" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 18953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280154621 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de2_115_sopc_clock_0.v 5 5 " "Using design file de2_115_sopc_clock_0.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_clock_0_edge_to_pulse " "Found entity 1: DE2_115_SOPC_clock_0_edge_to_pulse" {  } { { "de2_115_sopc_clock_0.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154637 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_clock_0_slave_FSM " "Found entity 2: DE2_115_SOPC_clock_0_slave_FSM" {  } { { "de2_115_sopc_clock_0.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154637 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE2_115_SOPC_clock_0_master_FSM " "Found entity 3: DE2_115_SOPC_clock_0_master_FSM" {  } { { "de2_115_sopc_clock_0.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154637 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE2_115_SOPC_clock_0_bit_pipe " "Found entity 4: DE2_115_SOPC_clock_0_bit_pipe" {  } { { "de2_115_sopc_clock_0.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154637 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE2_115_SOPC_clock_0 " "Found entity 5: DE2_115_SOPC_clock_0" {  } { { "de2_115_sopc_clock_0.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154637 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1656280154637 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_0.v(95) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_0.v(95): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_0.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 95 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1656280154638 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_0.v(104) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_0.v(104): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_0.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 104 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1656280154638 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_0.v(113) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_0.v(113): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_0.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 113 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1656280154638 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_0.v(239) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_0.v(239): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_0.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 239 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1656280154638 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_0.v(248) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_0.v(248): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_0.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 248 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1656280154638 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_0.v(257) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_0.v(257): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_0.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 257 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1656280154638 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_0.v(266) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_0.v(266): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_0.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 266 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1656280154638 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_0.v(275) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_0.v(275): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_0.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 275 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1656280154638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_0 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0 " "Elaborating entity \"DE2_115_SOPC_clock_0\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0\"" {  } { { "de2_115_sopc.v" "the_DE2_115_SOPC_clock_0" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 18979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280154639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "de2_115_sopc_clock_0.v" "the_altera_std_synchronizer" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280154665 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "de2_115_sopc_clock_0.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 503 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280154670 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280154670 ""}  } { { "de2_115_sopc_clock_0.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 503 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656280154670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_0_edge_to_pulse DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0\|DE2_115_SOPC_clock_0_edge_to_pulse:read_done_edge_to_pulse " "Elaborating entity \"DE2_115_SOPC_clock_0_edge_to_pulse\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0\|DE2_115_SOPC_clock_0_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "de2_115_sopc_clock_0.v" "read_done_edge_to_pulse" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280154672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_0_slave_FSM DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0\|DE2_115_SOPC_clock_0_slave_FSM:slave_FSM " "Elaborating entity \"DE2_115_SOPC_clock_0_slave_FSM\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0\|DE2_115_SOPC_clock_0_slave_FSM:slave_FSM\"" {  } { { "de2_115_sopc_clock_0.v" "slave_FSM" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280154677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_0_master_FSM DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0\|DE2_115_SOPC_clock_0_master_FSM:master_FSM " "Elaborating entity \"DE2_115_SOPC_clock_0_master_FSM\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0\|DE2_115_SOPC_clock_0_master_FSM:master_FSM\"" {  } { { "de2_115_sopc_clock_0.v" "master_FSM" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280154686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_0_bit_pipe DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0\|DE2_115_SOPC_clock_0_bit_pipe:endofpacket_bit_pipe " "Elaborating entity \"DE2_115_SOPC_clock_0_bit_pipe\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0\|DE2_115_SOPC_clock_0_bit_pipe:endofpacket_bit_pipe\"" {  } { { "de2_115_sopc_clock_0.v" "endofpacket_bit_pipe" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280154693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_1_in_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_1_in_arbitrator:the_DE2_115_SOPC_clock_1_in " "Elaborating entity \"DE2_115_SOPC_clock_1_in_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_1_in_arbitrator:the_DE2_115_SOPC_clock_1_in\"" {  } { { "de2_115_sopc.v" "the_DE2_115_SOPC_clock_1_in" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280154698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_1_out_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_1_out_arbitrator:the_DE2_115_SOPC_clock_1_out " "Elaborating entity \"DE2_115_SOPC_clock_1_out_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_1_out_arbitrator:the_DE2_115_SOPC_clock_1_out\"" {  } { { "de2_115_sopc.v" "the_DE2_115_SOPC_clock_1_out" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280154707 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de2_115_sopc_clock_1.v 5 5 " "Using design file de2_115_sopc_clock_1.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_clock_1_edge_to_pulse " "Found entity 1: DE2_115_SOPC_clock_1_edge_to_pulse" {  } { { "de2_115_sopc_clock_1.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154724 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_clock_1_slave_FSM " "Found entity 2: DE2_115_SOPC_clock_1_slave_FSM" {  } { { "de2_115_sopc_clock_1.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154724 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE2_115_SOPC_clock_1_master_FSM " "Found entity 3: DE2_115_SOPC_clock_1_master_FSM" {  } { { "de2_115_sopc_clock_1.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154724 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE2_115_SOPC_clock_1_bit_pipe " "Found entity 4: DE2_115_SOPC_clock_1_bit_pipe" {  } { { "de2_115_sopc_clock_1.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154724 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE2_115_SOPC_clock_1 " "Found entity 5: DE2_115_SOPC_clock_1" {  } { { "de2_115_sopc_clock_1.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154724 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1656280154724 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_1.v(95) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_1.v(95): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_1.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 95 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1656280154724 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_1.v(104) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_1.v(104): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_1.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 104 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1656280154724 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_1.v(113) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_1.v(113): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_1.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 113 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1656280154724 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_1.v(239) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_1.v(239): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_1.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 239 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1656280154725 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_1.v(248) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_1.v(248): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_1.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 248 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1656280154725 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_1.v(257) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_1.v(257): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_1.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 257 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1656280154725 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_1.v(266) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_1.v(266): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_1.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 266 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1656280154725 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_1.v(275) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_1.v(275): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_1.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 275 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1656280154725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1 " "Elaborating entity \"DE2_115_SOPC_clock_1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1\"" {  } { { "de2_115_sopc.v" "the_DE2_115_SOPC_clock_1" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280154725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_1_edge_to_pulse DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1\|DE2_115_SOPC_clock_1_edge_to_pulse:read_done_edge_to_pulse " "Elaborating entity \"DE2_115_SOPC_clock_1_edge_to_pulse\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1\|DE2_115_SOPC_clock_1_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "de2_115_sopc_clock_1.v" "read_done_edge_to_pulse" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280154748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_1_slave_FSM DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1\|DE2_115_SOPC_clock_1_slave_FSM:slave_FSM " "Elaborating entity \"DE2_115_SOPC_clock_1_slave_FSM\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1\|DE2_115_SOPC_clock_1_slave_FSM:slave_FSM\"" {  } { { "de2_115_sopc_clock_1.v" "slave_FSM" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280154753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_1_master_FSM DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1\|DE2_115_SOPC_clock_1_master_FSM:master_FSM " "Elaborating entity \"DE2_115_SOPC_clock_1_master_FSM\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1\|DE2_115_SOPC_clock_1_master_FSM:master_FSM\"" {  } { { "de2_115_sopc_clock_1.v" "master_FSM" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280154762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_1_bit_pipe DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1\|DE2_115_SOPC_clock_1_bit_pipe:endofpacket_bit_pipe " "Elaborating entity \"DE2_115_SOPC_clock_1_bit_pipe\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1\|DE2_115_SOPC_clock_1_bit_pipe:endofpacket_bit_pipe\"" {  } { { "de2_115_sopc_clock_1.v" "endofpacket_bit_pipe" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280154768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_2_in_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_2_in_arbitrator:the_DE2_115_SOPC_clock_2_in " "Elaborating entity \"DE2_115_SOPC_clock_2_in_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_2_in_arbitrator:the_DE2_115_SOPC_clock_2_in\"" {  } { { "de2_115_sopc.v" "the_DE2_115_SOPC_clock_2_in" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280154773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_2_out_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_2_out_arbitrator:the_DE2_115_SOPC_clock_2_out " "Elaborating entity \"DE2_115_SOPC_clock_2_out_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_2_out_arbitrator:the_DE2_115_SOPC_clock_2_out\"" {  } { { "de2_115_sopc.v" "the_DE2_115_SOPC_clock_2_out" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280154782 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de2_115_sopc_clock_2.v 5 5 " "Using design file de2_115_sopc_clock_2.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_clock_2_edge_to_pulse " "Found entity 1: DE2_115_SOPC_clock_2_edge_to_pulse" {  } { { "de2_115_sopc_clock_2.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154797 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_clock_2_slave_FSM " "Found entity 2: DE2_115_SOPC_clock_2_slave_FSM" {  } { { "de2_115_sopc_clock_2.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154797 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE2_115_SOPC_clock_2_master_FSM " "Found entity 3: DE2_115_SOPC_clock_2_master_FSM" {  } { { "de2_115_sopc_clock_2.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154797 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE2_115_SOPC_clock_2_bit_pipe " "Found entity 4: DE2_115_SOPC_clock_2_bit_pipe" {  } { { "de2_115_sopc_clock_2.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154797 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE2_115_SOPC_clock_2 " "Found entity 5: DE2_115_SOPC_clock_2" {  } { { "de2_115_sopc_clock_2.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154797 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1656280154797 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_2.v(95) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_2.v(95): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_2.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 95 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1656280154798 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_2.v(104) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_2.v(104): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_2.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 104 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1656280154798 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_2.v(113) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_2.v(113): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_2.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 113 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1656280154798 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_2.v(239) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_2.v(239): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_2.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 239 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1656280154798 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_2.v(248) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_2.v(248): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_2.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 248 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1656280154798 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_2.v(257) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_2.v(257): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_2.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 257 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1656280154798 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_2.v(266) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_2.v(266): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_2.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 266 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1656280154798 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_2.v(275) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_2.v(275): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_2.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 275 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1656280154798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_2 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2 " "Elaborating entity \"DE2_115_SOPC_clock_2\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2\"" {  } { { "de2_115_sopc.v" "the_DE2_115_SOPC_clock_2" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280154799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_2_edge_to_pulse DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2\|DE2_115_SOPC_clock_2_edge_to_pulse:read_done_edge_to_pulse " "Elaborating entity \"DE2_115_SOPC_clock_2_edge_to_pulse\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2\|DE2_115_SOPC_clock_2_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "de2_115_sopc_clock_2.v" "read_done_edge_to_pulse" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280154821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_2_slave_FSM DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2\|DE2_115_SOPC_clock_2_slave_FSM:slave_FSM " "Elaborating entity \"DE2_115_SOPC_clock_2_slave_FSM\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2\|DE2_115_SOPC_clock_2_slave_FSM:slave_FSM\"" {  } { { "de2_115_sopc_clock_2.v" "slave_FSM" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280154826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_2_master_FSM DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2\|DE2_115_SOPC_clock_2_master_FSM:master_FSM " "Elaborating entity \"DE2_115_SOPC_clock_2_master_FSM\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2\|DE2_115_SOPC_clock_2_master_FSM:master_FSM\"" {  } { { "de2_115_sopc_clock_2.v" "master_FSM" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280154835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_2_bit_pipe DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2\|DE2_115_SOPC_clock_2_bit_pipe:endofpacket_bit_pipe " "Elaborating entity \"DE2_115_SOPC_clock_2_bit_pipe\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2\|DE2_115_SOPC_clock_2_bit_pipe:endofpacket_bit_pipe\"" {  } { { "de2_115_sopc_clock_2.v" "endofpacket_bit_pipe" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280154841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_3_in_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_3_in_arbitrator:the_DE2_115_SOPC_clock_3_in " "Elaborating entity \"DE2_115_SOPC_clock_3_in_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_3_in_arbitrator:the_DE2_115_SOPC_clock_3_in\"" {  } { { "de2_115_sopc.v" "the_DE2_115_SOPC_clock_3_in" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280154846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_3_out_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_3_out_arbitrator:the_DE2_115_SOPC_clock_3_out " "Elaborating entity \"DE2_115_SOPC_clock_3_out_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_3_out_arbitrator:the_DE2_115_SOPC_clock_3_out\"" {  } { { "de2_115_sopc.v" "the_DE2_115_SOPC_clock_3_out" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280154855 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de2_115_sopc_clock_3.v 5 5 " "Using design file de2_115_sopc_clock_3.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_clock_3_edge_to_pulse " "Found entity 1: DE2_115_SOPC_clock_3_edge_to_pulse" {  } { { "de2_115_sopc_clock_3.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154871 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_clock_3_slave_FSM " "Found entity 2: DE2_115_SOPC_clock_3_slave_FSM" {  } { { "de2_115_sopc_clock_3.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154871 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE2_115_SOPC_clock_3_master_FSM " "Found entity 3: DE2_115_SOPC_clock_3_master_FSM" {  } { { "de2_115_sopc_clock_3.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154871 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE2_115_SOPC_clock_3_bit_pipe " "Found entity 4: DE2_115_SOPC_clock_3_bit_pipe" {  } { { "de2_115_sopc_clock_3.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154871 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE2_115_SOPC_clock_3 " "Found entity 5: DE2_115_SOPC_clock_3" {  } { { "de2_115_sopc_clock_3.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280154871 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1656280154871 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_3.v(95) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_3.v(95): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_3.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 95 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1656280154872 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_3.v(104) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_3.v(104): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_3.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 104 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1656280154872 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_3.v(113) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_3.v(113): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_3.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 113 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1656280154872 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_3.v(239) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_3.v(239): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_3.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 239 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1656280154872 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_3.v(248) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_3.v(248): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_3.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 248 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1656280154872 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_3.v(257) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_3.v(257): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_3.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 257 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1656280154872 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_3.v(266) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_3.v(266): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_3.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 266 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1656280154872 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_3.v(275) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_3.v(275): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_3.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 275 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1656280154872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_3 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3 " "Elaborating entity \"DE2_115_SOPC_clock_3\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3\"" {  } { { "de2_115_sopc.v" "the_DE2_115_SOPC_clock_3" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280154874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_3_edge_to_pulse DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3\|DE2_115_SOPC_clock_3_edge_to_pulse:read_done_edge_to_pulse " "Elaborating entity \"DE2_115_SOPC_clock_3_edge_to_pulse\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3\|DE2_115_SOPC_clock_3_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "de2_115_sopc_clock_3.v" "read_done_edge_to_pulse" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280154895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_3_slave_FSM DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3\|DE2_115_SOPC_clock_3_slave_FSM:slave_FSM " "Elaborating entity \"DE2_115_SOPC_clock_3_slave_FSM\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3\|DE2_115_SOPC_clock_3_slave_FSM:slave_FSM\"" {  } { { "de2_115_sopc_clock_3.v" "slave_FSM" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280154901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_3_master_FSM DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3\|DE2_115_SOPC_clock_3_master_FSM:master_FSM " "Elaborating entity \"DE2_115_SOPC_clock_3_master_FSM\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3\|DE2_115_SOPC_clock_3_master_FSM:master_FSM\"" {  } { { "de2_115_sopc_clock_3.v" "master_FSM" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280154910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_3_bit_pipe DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3\|DE2_115_SOPC_clock_3_bit_pipe:endofpacket_bit_pipe " "Elaborating entity \"DE2_115_SOPC_clock_3_bit_pipe\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3\|DE2_115_SOPC_clock_3_bit_pipe:endofpacket_bit_pipe\"" {  } { { "de2_115_sopc_clock_3.v" "endofpacket_bit_pipe" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280154916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Terasic_IrDA_0_avalon_slave_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|Terasic_IrDA_0_avalon_slave_arbitrator:the_Terasic_IrDA_0_avalon_slave " "Elaborating entity \"Terasic_IrDA_0_avalon_slave_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|Terasic_IrDA_0_avalon_slave_arbitrator:the_Terasic_IrDA_0_avalon_slave\"" {  } { { "de2_115_sopc.v" "the_Terasic_IrDA_0_avalon_slave" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280154922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Terasic_IrDA_0 DE2_115_SOPC:DE2_115_SOPC_inst\|Terasic_IrDA_0:the_Terasic_IrDA_0 " "Elaborating entity \"Terasic_IrDA_0\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|Terasic_IrDA_0:the_Terasic_IrDA_0\"" {  } { { "de2_115_sopc.v" "the_Terasic_IrDA_0" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280154931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TERASIC_IRM DE2_115_SOPC:DE2_115_SOPC_inst\|Terasic_IrDA_0:the_Terasic_IrDA_0\|TERASIC_IRM:terasic_irda_0 " "Elaborating entity \"TERASIC_IRM\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|Terasic_IrDA_0:the_Terasic_IrDA_0\|TERASIC_IRM:terasic_irda_0\"" {  } { { "Terasic_IrDA_0.v" "terasic_irda_0" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/Terasic_IrDA_0.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280154936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IRDA_RECEIVE_Terasic DE2_115_SOPC:DE2_115_SOPC_inst\|Terasic_IrDA_0:the_Terasic_IrDA_0\|TERASIC_IRM:terasic_irda_0\|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst " "Elaborating entity \"IRDA_RECEIVE_Terasic\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|Terasic_IrDA_0:the_Terasic_IrDA_0\|TERASIC_IRM:terasic_irda_0\|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst\"" {  } { { "ip/TERASIC_IRM/TERASIC_IRM.v" "IRDA_RECEIVE_Terasic_inst" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_IRM/TERASIC_IRM.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280154943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_pll_slave_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_pll_slave_arbitrator:the_altpll_pll_slave " "Elaborating entity \"altpll_pll_slave_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_pll_slave_arbitrator:the_altpll_pll_slave\"" {  } { { "de2_115_sopc.v" "the_altpll_pll_slave" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280154966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll " "Elaborating entity \"altpll\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\"" {  } { { "de2_115_sopc.v" "the_altpll" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280154973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_stdsync_sv6 DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_stdsync_sv6:stdsync2 " "Elaborating entity \"altpll_stdsync_sv6\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_stdsync_sv6:stdsync2\"" {  } { { "altpll.v" "stdsync2" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280154979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dffpipe_l2c DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_stdsync_sv6:stdsync2\|altpll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"altpll_dffpipe_l2c\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_stdsync_sv6:stdsync2\|altpll_dffpipe_l2c:dffpipe3\"" {  } { { "altpll.v" "dffpipe3" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280154984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_altpll_ktn2 DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1 " "Elaborating entity \"altpll_altpll_ktn2\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\"" {  } { { "altpll.v" "sd1" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280154990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_audio_pll_slave_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio_pll_slave_arbitrator:the_altpll_audio_pll_slave " "Elaborating entity \"altpll_audio_pll_slave_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio_pll_slave_arbitrator:the_altpll_audio_pll_slave\"" {  } { { "de2_115_sopc.v" "the_altpll_audio_pll_slave" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280154996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_audio DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio " "Elaborating entity \"altpll_audio\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\"" {  } { { "de2_115_sopc.v" "the_altpll_audio" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280155004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_audio_stdsync_sv6 DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_stdsync_sv6:stdsync2 " "Elaborating entity \"altpll_audio_stdsync_sv6\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_stdsync_sv6:stdsync2\"" {  } { { "altpll_audio.v" "stdsync2" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280155010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_audio_dffpipe_l2c DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_stdsync_sv6:stdsync2\|altpll_audio_dffpipe_l2c:dffpipe3 " "Elaborating entity \"altpll_audio_dffpipe_l2c\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_stdsync_sv6:stdsync2\|altpll_audio_dffpipe_l2c:dffpipe3\"" {  } { { "altpll_audio.v" "dffpipe3" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280155015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_audio_altpll_lo32 DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1 " "Elaborating entity \"altpll_audio_altpll_lo32\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1\"" {  } { { "altpll_audio.v" "sd1" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280155021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_avalon_slave_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|audio_avalon_slave_arbitrator:the_audio_avalon_slave " "Elaborating entity \"audio_avalon_slave_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio_avalon_slave_arbitrator:the_audio_avalon_slave\"" {  } { { "de2_115_sopc.v" "the_audio_avalon_slave" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280155027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio " "Elaborating entity \"audio\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\"" {  } { { "de2_115_sopc.v" "the_audio" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280155034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_IF DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio " "Elaborating entity \"AUDIO_IF\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\"" {  } { { "audio.v" "audio" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/audio.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280155040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_DAC DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance " "Elaborating entity \"AUDIO_DAC\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\"" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "DAC_Instance" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280155058 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 AUDIO_DAC.v(99) " "Verilog HDL assignment warning at AUDIO_DAC.v(99): truncated value with size 32 to match size of target (5)" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656280155059 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo " "Elaborating entity \"audio_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\"" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "dac_fifo" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280155070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\"" {  } { { "ip/TERASIC_AUDIO/audio_fifo.v" "dcfifo_component" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280155339 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\"" {  } { { "ip/TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280155347 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280155347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280155347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280155347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280155347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280155347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280155347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280155347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280155347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280155347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280155347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280155347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280155347 ""}  } { { "ip/TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656280155347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_u4i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_u4i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_u4i1 " "Found entity 1: dcfifo_u4i1" {  } { { "db/dcfifo_u4i1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280155390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280155390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_u4i1 DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated " "Elaborating entity \"dcfifo_u4i1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280155391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_t57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_t57 " "Found entity 1: a_graycounter_t57" {  } { { "db/a_graycounter_t57.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/a_graycounter_t57.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280155439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280155439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_t57 DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|a_graycounter_t57:rdptr_g1p " "Elaborating entity \"a_graycounter_t57\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|a_graycounter_t57:rdptr_g1p\"" {  } { { "db/dcfifo_u4i1.tdf" "rdptr_g1p" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280155439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/a_graycounter_pjc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280155485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280155485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|a_graycounter_pjc:wrptr_g1p " "Elaborating entity \"a_graycounter_pjc\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|a_graycounter_pjc:wrptr_g1p\"" {  } { { "db/dcfifo_u4i1.tdf" "wrptr_g1p" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280155486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iv61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iv61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iv61 " "Found entity 1: altsyncram_iv61" {  } { { "db/altsyncram_iv61.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_iv61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280155538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280155538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iv61 DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|altsyncram_iv61:fifo_ram " "Elaborating entity \"altsyncram_iv61\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|altsyncram_iv61:fifo_ram\"" {  } { { "db/dcfifo_u4i1.tdf" "fifo_ram" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280155539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_0ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280155563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280155563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\"" {  } { { "db/dcfifo_u4i1.tdf" "rs_dgwp" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280155563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dffpipe_hd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280155577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280155577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe12 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe12" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_0ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280155578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280155592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280155592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|dffpipe_3dc:wraclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|dffpipe_3dc:wraclr\"" {  } { { "db/dcfifo_u4i1.tdf" "wraclr" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280155593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_1ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280155607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280155607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_u4i1.tdf" "ws_dgrp" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280155608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dffpipe_id9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280155621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280155621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe17 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe17\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe17" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_1ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280155622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/cmpr_b66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280155670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280155670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_b66\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_u4i1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280155670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/cmpr_a66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280155715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280155715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|cmpr_a66:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_a66\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|cmpr_a66:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_u4i1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280155716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/mux_j28.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280155765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280155765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_u4i1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280155765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_ADC DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance " "Elaborating entity \"AUDIO_ADC\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\"" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "ADC_Instance" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280155773 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 AUDIO_ADC.v(73) " "Verilog HDL assignment warning at AUDIO_ADC.v(73): truncated value with size 32 to match size of target (5)" {  } { { "ip/TERASIC_AUDIO/AUDIO_ADC.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_ADC.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656280155774 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 AUDIO_ADC.v(89) " "Verilog HDL assignment warning at AUDIO_ADC.v(89): truncated value with size 32 to match size of target (5)" {  } { { "ip/TERASIC_AUDIO/AUDIO_ADC.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_ADC.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656280155774 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_crossing_io_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1 " "Elaborating entity \"clock_crossing_io_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1\"" {  } { { "de2_115_sopc.v" "the_clock_crossing_io_s1" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280156035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1\|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1 " "Elaborating entity \"rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1\|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1\"" {  } { { "de2_115_sopc.v" "rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 8457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280156057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1\|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1 " "Elaborating entity \"rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1\|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1\"" {  } { { "de2_115_sopc.v" "rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 8498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280156097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_crossing_io_m1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io_m1_arbitrator:the_clock_crossing_io_m1 " "Elaborating entity \"clock_crossing_io_m1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io_m1_arbitrator:the_clock_crossing_io_m1\"" {  } { { "de2_115_sopc.v" "the_clock_crossing_io_m1" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280156139 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_crossing_io.v 3 3 " "Using design file clock_crossing_io.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_crossing_io_downstream_fifo " "Found entity 1: clock_crossing_io_downstream_fifo" {  } { { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280156167 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_crossing_io_upstream_fifo " "Found entity 2: clock_crossing_io_upstream_fifo" {  } { { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280156167 ""} { "Info" "ISGN_ENTITY_NAME" "3 clock_crossing_io " "Found entity 3: clock_crossing_io" {  } { { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280156167 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1656280156167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_crossing_io DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io " "Elaborating entity \"clock_crossing_io\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\"" {  } { { "de2_115_sopc.v" "the_clock_crossing_io" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280156168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_crossing_io_downstream_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo " "Elaborating entity \"clock_crossing_io_downstream_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\"" {  } { { "clock_crossing_io.v" "the_downstream_fifo" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280156177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\"" {  } { { "clock_crossing_io.v" "downstream_fifo" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280156410 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\"" {  } { { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280156423 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280156424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280156424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280156424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280156424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 52 " "Parameter \"lpm_width\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280156424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280156424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280156424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280156424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280156424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280156424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280156424 ""}  } { { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656280156424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_mvf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_mvf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_mvf1 " "Found entity 1: dcfifo_mvf1" {  } { { "db/dcfifo_mvf1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280156466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280156466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mvf1 DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated " "Elaborating entity \"dcfifo_mvf1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280156466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_q57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_q57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_q57 " "Found entity 1: a_graycounter_q57" {  } { { "db/a_graycounter_q57.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/a_graycounter_q57.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280156513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280156513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_q57 DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|a_graycounter_q57:rdptr_g1p " "Elaborating entity \"a_graycounter_q57\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|a_graycounter_q57:rdptr_g1p\"" {  } { { "db/dcfifo_mvf1.tdf" "rdptr_g1p" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280156514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_mjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_mjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_mjc " "Found entity 1: a_graycounter_mjc" {  } { { "db/a_graycounter_mjc.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/a_graycounter_mjc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280156561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280156561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_mjc DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|a_graycounter_mjc:wrptr_g1p " "Elaborating entity \"a_graycounter_mjc\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|a_graycounter_mjc:wrptr_g1p\"" {  } { { "db/dcfifo_mvf1.tdf" "wrptr_g1p" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280156561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gv61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gv61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gv61 " "Found entity 1: altsyncram_gv61" {  } { { "db/altsyncram_gv61.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280156617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280156617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gv61 DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram " "Elaborating entity \"altsyncram_gv61\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\"" {  } { { "db/dcfifo_mvf1.tdf" "fifo_ram" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280156617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tnl " "Found entity 1: alt_synch_pipe_tnl" {  } { { "db/alt_synch_pipe_tnl.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_tnl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280156647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280156647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tnl DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|alt_synch_pipe_tnl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_tnl\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|alt_synch_pipe_tnl:rs_dgwp\"" {  } { { "db/dcfifo_mvf1.tdf" "rs_dgwp" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280156647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ed9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ed9 " "Found entity 1: dffpipe_ed9" {  } { { "db/dffpipe_ed9.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dffpipe_ed9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280156661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280156661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ed9 DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|alt_synch_pipe_tnl:rs_dgwp\|dffpipe_ed9:dffpipe12 " "Elaborating entity \"dffpipe_ed9\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|alt_synch_pipe_tnl:rs_dgwp\|dffpipe_ed9:dffpipe12\"" {  } { { "db/alt_synch_pipe_tnl.tdf" "dffpipe12" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_tnl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280156661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_unl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_unl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_unl " "Found entity 1: alt_synch_pipe_unl" {  } { { "db/alt_synch_pipe_unl.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_unl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280156676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280156676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_unl DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|alt_synch_pipe_unl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_unl\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|alt_synch_pipe_unl:ws_dgrp\"" {  } { { "db/dcfifo_mvf1.tdf" "ws_dgrp" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280156676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_fd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_fd9 " "Found entity 1: dffpipe_fd9" {  } { { "db/dffpipe_fd9.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dffpipe_fd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280156690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280156690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_fd9 DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|alt_synch_pipe_unl:ws_dgrp\|dffpipe_fd9:dffpipe15 " "Elaborating entity \"dffpipe_fd9\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|alt_synch_pipe_unl:ws_dgrp\|dffpipe_fd9:dffpipe15\"" {  } { { "db/alt_synch_pipe_unl.tdf" "dffpipe15" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_unl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280156690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_966.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_966.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_966 " "Found entity 1: cmpr_966" {  } { { "db/cmpr_966.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/cmpr_966.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280156736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280156736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_966 DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|cmpr_966:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_966\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|cmpr_966:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_mvf1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280156737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_crossing_io_upstream_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo " "Elaborating entity \"clock_crossing_io_upstream_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\"" {  } { { "clock_crossing_io.v" "the_upstream_fifo" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280156749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\"" {  } { { "clock_crossing_io.v" "upstream_fifo" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280156981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\"" {  } { { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 124 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280156994 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280156995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280156995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280156995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280156995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 33 " "Parameter \"lpm_width\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280156995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280156995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280156995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280156995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280156995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280156995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280156995 ""}  } { { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 124 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656280156995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_75g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_75g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_75g1 " "Found entity 1: dcfifo_75g1" {  } { { "db/dcfifo_75g1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_75g1.tdf" 45 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280157037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280157037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_75g1 DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated " "Elaborating entity \"dcfifo_75g1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280157038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/a_gray2bin_ugb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280157054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280157054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|a_gray2bin_ugb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|a_gray2bin_ugb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_75g1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_75g1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280157054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kv61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kv61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kv61 " "Found entity 1: altsyncram_kv61" {  } { { "db/altsyncram_kv61.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_kv61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280157108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280157108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kv61 DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|altsyncram_kv61:fifo_ram " "Elaborating entity \"altsyncram_kv61\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|altsyncram_kv61:fifo_ram\"" {  } { { "db/dcfifo_75g1.tdf" "fifo_ram" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_75g1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280157108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_2ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_2ol " "Found entity 1: alt_synch_pipe_2ol" {  } { { "db/alt_synch_pipe_2ol.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_2ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280157133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280157133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_2ol DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_2ol\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp\"" {  } { { "db/dcfifo_75g1.tdf" "rs_dgwp" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_75g1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280157133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_jd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_jd9 " "Found entity 1: dffpipe_jd9" {  } { { "db/dffpipe_jd9.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dffpipe_jd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280157147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280157147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_jd9 DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp\|dffpipe_jd9:dffpipe6 " "Elaborating entity \"dffpipe_jd9\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp\|dffpipe_jd9:dffpipe6\"" {  } { { "db/alt_synch_pipe_2ol.tdf" "dffpipe6" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_2ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280157147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dffpipe_gd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280157162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280157162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|dffpipe_gd9:ws_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|dffpipe_gd9:ws_brp\"" {  } { { "db/dcfifo_75g1.tdf" "ws_brp" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_75g1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280157162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_3ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_3ol " "Found entity 1: alt_synch_pipe_3ol" {  } { { "db/alt_synch_pipe_3ol.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_3ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280157177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280157177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_3ol DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_3ol\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp\"" {  } { { "db/dcfifo_75g1.tdf" "ws_dgrp" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_75g1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280157178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kd9 " "Found entity 1: dffpipe_kd9" {  } { { "db/dffpipe_kd9.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dffpipe_kd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280157191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280157191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kd9 DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp\|dffpipe_kd9:dffpipe10 " "Elaborating entity \"dffpipe_kd9\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp\|dffpipe_kd9:dffpipe10\"" {  } { { "db/alt_synch_pipe_3ol.tdf" "dffpipe10" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_3ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280157192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module " "Elaborating entity \"cpu_jtag_debug_module_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\"" {  } { { "de2_115_sopc.v" "the_cpu_jtag_debug_module" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280157206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_data_master_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master " "Elaborating entity \"cpu_data_master_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\"" {  } { { "de2_115_sopc.v" "the_cpu_data_master" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280157218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module:Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master " "Elaborating entity \"Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module:Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master\"" {  } { { "de2_115_sopc.v" "Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 10134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280157247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_instruction_master_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_instruction_master_arbitrator:the_cpu_instruction_master " "Elaborating entity \"cpu_instruction_master_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_instruction_master_arbitrator:the_cpu_instruction_master\"" {  } { { "de2_115_sopc.v" "the_cpu_instruction_master" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280157252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 28 28 " "Found 28 design units, including 28 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_ic_data_module " "Found entity 1: cpu_ic_data_module" {  } { { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280157909 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_ic_tag_module " "Found entity 2: cpu_ic_tag_module" {  } { { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280157909 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_bht_module " "Found entity 3: cpu_bht_module" {  } { { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280157909 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_register_bank_a_module " "Found entity 4: cpu_register_bank_a_module" {  } { { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280157909 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_register_bank_b_module " "Found entity 5: cpu_register_bank_b_module" {  } { { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280157909 ""} { "Info" "ISGN_ENTITY_NAME" "6 cpu_dc_tag_module " "Found entity 6: cpu_dc_tag_module" {  } { { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 329 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280157909 ""} { "Info" "ISGN_ENTITY_NAME" "7 cpu_dc_data_module " "Found entity 7: cpu_dc_data_module" {  } { { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280157909 ""} { "Info" "ISGN_ENTITY_NAME" "8 cpu_dc_victim_module " "Found entity 8: cpu_dc_victim_module" {  } { { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 452 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280157909 ""} { "Info" "ISGN_ENTITY_NAME" "9 cpu_nios2_oci_debug " "Found entity 9: cpu_nios2_oci_debug" {  } { { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 514 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280157909 ""} { "Info" "ISGN_ENTITY_NAME" "10 cpu_ociram_lpm_dram_bdp_component_module " "Found entity 10: cpu_ociram_lpm_dram_bdp_component_module" {  } { { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 639 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280157909 ""} { "Info" "ISGN_ENTITY_NAME" "11 cpu_nios2_ocimem " "Found entity 11: cpu_nios2_ocimem" {  } { { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 729 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280157909 ""} { "Info" "ISGN_ENTITY_NAME" "12 cpu_nios2_avalon_reg " "Found entity 12: cpu_nios2_avalon_reg" {  } { { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 872 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280157909 ""} { "Info" "ISGN_ENTITY_NAME" "13 cpu_nios2_oci_break " "Found entity 13: cpu_nios2_oci_break" {  } { { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 963 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280157909 ""} { "Info" "ISGN_ENTITY_NAME" "14 cpu_nios2_oci_xbrk " "Found entity 14: cpu_nios2_oci_xbrk" {  } { { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 1254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280157909 ""} { "Info" "ISGN_ENTITY_NAME" "15 cpu_nios2_oci_dbrk " "Found entity 15: cpu_nios2_oci_dbrk" {  } { { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 1511 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280157909 ""} { "Info" "ISGN_ENTITY_NAME" "16 cpu_nios2_oci_itrace " "Found entity 16: cpu_nios2_oci_itrace" {  } { { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 1696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280157909 ""} { "Info" "ISGN_ENTITY_NAME" "17 cpu_nios2_oci_td_mode " "Found entity 17: cpu_nios2_oci_td_mode" {  } { { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 1992 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280157909 ""} { "Info" "ISGN_ENTITY_NAME" "18 cpu_nios2_oci_dtrace " "Found entity 18: cpu_nios2_oci_dtrace" {  } { { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2056 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280157909 ""} { "Info" "ISGN_ENTITY_NAME" "19 cpu_nios2_oci_compute_tm_count " "Found entity 19: cpu_nios2_oci_compute_tm_count" {  } { { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280157909 ""} { "Info" "ISGN_ENTITY_NAME" "20 cpu_nios2_oci_fifowp_inc " "Found entity 20: cpu_nios2_oci_fifowp_inc" {  } { { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2215 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280157909 ""} { "Info" "ISGN_ENTITY_NAME" "21 cpu_nios2_oci_fifocount_inc " "Found entity 21: cpu_nios2_oci_fifocount_inc" {  } { { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280157909 ""} { "Info" "ISGN_ENTITY_NAME" "22 cpu_nios2_oci_fifo " "Found entity 22: cpu_nios2_oci_fifo" {  } { { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280157909 ""} { "Info" "ISGN_ENTITY_NAME" "23 cpu_nios2_oci_pib " "Found entity 23: cpu_nios2_oci_pib" {  } { { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2799 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280157909 ""} { "Info" "ISGN_ENTITY_NAME" "24 cpu_traceram_lpm_dram_bdp_component_module " "Found entity 24: cpu_traceram_lpm_dram_bdp_component_module" {  } { { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2864 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280157909 ""} { "Info" "ISGN_ENTITY_NAME" "25 cpu_nios2_oci_im " "Found entity 25: cpu_nios2_oci_im" {  } { { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2950 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280157909 ""} { "Info" "ISGN_ENTITY_NAME" "26 cpu_nios2_performance_monitors " "Found entity 26: cpu_nios2_performance_monitors" {  } { { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3084 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280157909 ""} { "Info" "ISGN_ENTITY_NAME" "27 cpu_nios2_oci " "Found entity 27: cpu_nios2_oci" {  } { { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3097 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280157909 ""} { "Info" "ISGN_ENTITY_NAME" "28 cpu " "Found entity 28: cpu" {  } { { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280157909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280157909 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(1963) " "Verilog HDL or VHDL warning at cpu.v(1963): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 1963 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1656280157913 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(1965) " "Verilog HDL or VHDL warning at cpu.v(1965): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 1965 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1656280157913 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(2115) " "Verilog HDL or VHDL warning at cpu.v(2115): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2115 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1656280157914 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(3013) " "Verilog HDL or VHDL warning at cpu.v(3013): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3013 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1656280157916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu " "Elaborating entity \"cpu\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\"" {  } { { "de2_115_sopc.v" "the_cpu" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280157960 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_test_bench.v 1 1 " "Using design file cpu_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_test_bench " "Found entity 1: cpu_test_bench" {  } { { "cpu_test_bench.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu_test_bench.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280158368 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1656280158368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_test_bench DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench " "Elaborating entity \"cpu_test_bench\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\"" {  } { { "cpu.v" "the_cpu_test_bench" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 5932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280158369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ic_data_module DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data " "Elaborating entity \"cpu_ic_data_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\"" {  } { { "cpu.v" "cpu_ic_data" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 6957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280158415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280158458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280158518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280158518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280158518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ic_tag_module DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag " "Elaborating entity \"cpu_ic_tag_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\"" {  } { { "cpu.v" "cpu_ic_tag" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 7023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280158563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280158576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i5g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i5g1 " "Found entity 1: altsyncram_i5g1" {  } { { "db/altsyncram_i5g1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_i5g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280158633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280158633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i5g1 DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_i5g1:auto_generated " "Elaborating entity \"altsyncram_i5g1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_i5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280158633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_bht_module DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht " "Elaborating entity \"cpu_bht_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\"" {  } { { "cpu.v" "cpu_bht" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 7227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280158683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280158694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bpf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bpf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bpf1 " "Found entity 1: altsyncram_bpf1" {  } { { "db/altsyncram_bpf1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_bpf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280158748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280158748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bpf1 DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\|altsyncram_bpf1:auto_generated " "Elaborating entity \"altsyncram_bpf1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\|altsyncram_bpf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280158749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_register_bank_a_module DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a " "Elaborating entity \"cpu_register_bank_a_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\"" {  } { { "cpu.v" "cpu_register_bank_a" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 7373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280158791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280158802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b7f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b7f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b7f1 " "Found entity 1: altsyncram_b7f1" {  } { { "db/altsyncram_b7f1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_b7f1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280158859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280158859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b7f1 DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_b7f1:auto_generated " "Elaborating entity \"altsyncram_b7f1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_b7f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280158860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_register_bank_b_module DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b " "Elaborating entity \"cpu_register_bank_b_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\"" {  } { { "cpu.v" "cpu_register_bank_b" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 7394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280158915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280158928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c7f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c7f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c7f1 " "Found entity 1: altsyncram_c7f1" {  } { { "db/altsyncram_c7f1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_c7f1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280158986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280158986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c7f1 DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_c7f1:auto_generated " "Elaborating entity \"altsyncram_c7f1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_c7f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280158986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_dc_tag_module DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag " "Elaborating entity \"cpu_dc_tag_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\"" {  } { { "cpu.v" "cpu_dc_tag" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 7827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280159041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280159052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ef1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ef1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ef1 " "Found entity 1: altsyncram_7ef1" {  } { { "db/altsyncram_7ef1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_7ef1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280159107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280159107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ef1 DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_7ef1:auto_generated " "Elaborating entity \"altsyncram_7ef1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_7ef1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280159108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_dc_data_module DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data " "Elaborating entity \"cpu_dc_data_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\"" {  } { { "cpu.v" "cpu_dc_data" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 7881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280159156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280159167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_kdf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280159225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280159225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280159226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_dc_victim_module DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim " "Elaborating entity \"cpu_dc_victim_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\"" {  } { { "cpu.v" "cpu_dc_victim" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 7897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280159273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280159284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_r3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280159342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280159342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280159342 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_mult_cell.v 1 1 " "Using design file cpu_mult_cell.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mult_cell " "Found entity 1: cpu_mult_cell" {  } { { "cpu_mult_cell.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu_mult_cell.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280159365 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1656280159365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mult_cell DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell " "Elaborating entity \"cpu_mult_cell\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\"" {  } { { "cpu.v" "the_cpu_mult_cell" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 9825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280159366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1 " "Elaborating entity \"altmult_add\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\"" {  } { { "cpu_mult_cell.v" "the_altmult_add_part_1" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu_mult_cell.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280159406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_mgr2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_mgr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_mgr2 " "Found entity 1: mult_add_mgr2" {  } { { "db/mult_add_mgr2.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/mult_add_mgr2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280159461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280159461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_mgr2 DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated " "Elaborating entity \"mult_add_mgr2\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280159462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_ks81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_ks81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_ks81 " "Found entity 1: ded_mult_ks81" {  } { { "db/ded_mult_ks81.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/ded_mult_ks81.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280159477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280159477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_ks81 DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1 " "Elaborating entity \"ded_mult_ks81\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1\"" {  } { { "db/mult_add_mgr2.tdf" "ded_mult1" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/mult_add_mgr2.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280159478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_93c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_93c " "Found entity 1: dffpipe_93c" {  } { { "db/dffpipe_93c.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dffpipe_93c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280159492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280159492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_93c DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1\|dffpipe_93c:pre_result " "Elaborating entity \"dffpipe_93c\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1\|dffpipe_93c:pre_result\"" {  } { { "db/ded_mult_ks81.tdf" "pre_result" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/ded_mult_ks81.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280159493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2 " "Elaborating entity \"altmult_add\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\"" {  } { { "cpu_mult_cell.v" "the_altmult_add_part_2" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu_mult_cell.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280159514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_ogr2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_ogr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_ogr2 " "Found entity 1: mult_add_ogr2" {  } { { "db/mult_add_ogr2.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/mult_add_ogr2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280159568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280159568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_ogr2 DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_ogr2:auto_generated " "Elaborating entity \"mult_add_ogr2\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_ogr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280159568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci " "Elaborating entity \"cpu_nios2_oci\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\"" {  } { { "cpu.v" "the_cpu_nios2_oci" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280159603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_debug DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug " "Elaborating entity \"cpu_nios2_oci_debug\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\"" {  } { { "cpu.v" "the_cpu_nios2_oci_debug" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280159660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_ocimem DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem " "Elaborating entity \"cpu_nios2_ocimem\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\"" {  } { { "cpu.v" "the_cpu_nios2_ocimem" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280159701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ociram_lpm_dram_bdp_component_module DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component " "Elaborating entity \"cpu_ociram_lpm_dram_bdp_component_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\"" {  } { { "cpu.v" "cpu_ociram_lpm_dram_bdp_component" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280159764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280159776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f572.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f572.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f572 " "Found entity 1: altsyncram_f572" {  } { { "db/altsyncram_f572.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_f572.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280159836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280159836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f572 DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_f572:auto_generated " "Elaborating entity \"altsyncram_f572\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_f572:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280159837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_avalon_reg DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg " "Elaborating entity \"cpu_nios2_avalon_reg\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\"" {  } { { "cpu.v" "the_cpu_nios2_avalon_reg" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280159901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_break DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break " "Elaborating entity \"cpu_nios2_oci_break\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\"" {  } { { "cpu.v" "the_cpu_nios2_oci_break" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280159941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_xbrk DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk " "Elaborating entity \"cpu_nios2_oci_xbrk\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\"" {  } { { "cpu.v" "the_cpu_nios2_oci_xbrk" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280159991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_dbrk DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk " "Elaborating entity \"cpu_nios2_oci_dbrk\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\"" {  } { { "cpu.v" "the_cpu_nios2_oci_dbrk" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280160030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_itrace DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace " "Elaborating entity \"cpu_nios2_oci_itrace\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\"" {  } { { "cpu.v" "the_cpu_nios2_oci_itrace" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280160070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_dtrace DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace " "Elaborating entity \"cpu_nios2_oci_dtrace\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\"" {  } { { "cpu.v" "the_cpu_nios2_oci_dtrace" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280160123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_td_mode DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"cpu_nios2_oci_td_mode\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu.v" "cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280160169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo " "Elaborating entity \"cpu_nios2_oci_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\"" {  } { { "cpu.v" "the_cpu_nios2_oci_fifo" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280160215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_compute_tm_count DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"cpu_nios2_oci_compute_tm_count\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "cpu.v" "cpu_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280160277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifowp_inc DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"cpu_nios2_oci_fifowp_inc\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "cpu.v" "cpu_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280160316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifocount_inc DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"cpu_nios2_oci_fifocount_inc\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "cpu.v" "cpu_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280160353 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_oci_test_bench.v 1 1 " "Using design file cpu_oci_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_oci_test_bench " "Found entity 1: cpu_oci_test_bench" {  } { { "cpu_oci_test_bench.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu_oci_test_bench.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280160367 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1656280160367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_oci_test_bench DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_oci_test_bench:the_cpu_oci_test_bench " "Elaborating entity \"cpu_oci_test_bench\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_oci_test_bench:the_cpu_oci_test_bench\"" {  } { { "cpu.v" "the_cpu_oci_test_bench" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280160368 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "cpu_oci_test_bench " "Entity \"cpu_oci_test_bench\" contains only dangling pins" {  } { { "cpu.v" "the_cpu_oci_test_bench" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2453 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1656280160368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_pib DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib " "Elaborating entity \"cpu_nios2_oci_pib\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib\"" {  } { { "cpu.v" "the_cpu_nios2_oci_pib" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280160406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_im DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im " "Elaborating entity \"cpu_nios2_oci_im\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\"" {  } { { "cpu.v" "the_cpu_nios2_oci_im" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280160445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_traceram_lpm_dram_bdp_component_module DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component " "Elaborating entity \"cpu_traceram_lpm_dram_bdp_component_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\"" {  } { { "cpu.v" "cpu_traceram_lpm_dram_bdp_component" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280160489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280160501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0a02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0a02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0a02 " "Found entity 1: altsyncram_0a02" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280160562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280160562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0a02 DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated " "Elaborating entity \"altsyncram_0a02\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280160563 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_wrapper.v 1 1 " "Using design file cpu_jtag_debug_module_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_wrapper " "Found entity 1: cpu_jtag_debug_module_wrapper" {  } { { "cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu_jtag_debug_module_wrapper.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280160591 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1656280160591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_wrapper DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper " "Elaborating entity \"cpu_jtag_debug_module_wrapper\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\"" {  } { { "cpu.v" "the_cpu_jtag_debug_module_wrapper" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280160592 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_tck.v 1 1 " "Using design file cpu_jtag_debug_module_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_tck " "Found entity 1: cpu_jtag_debug_module_tck" {  } { { "cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu_jtag_debug_module_tck.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280160608 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1656280160608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_tck DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck " "Elaborating entity \"cpu_jtag_debug_module_tck\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\"" {  } { { "cpu_jtag_debug_module_wrapper.v" "the_cpu_jtag_debug_module_tck" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu_jtag_debug_module_wrapper.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280160610 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_sysclk.v 1 1 " "Using design file cpu_jtag_debug_module_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_sysclk " "Found entity 1: cpu_jtag_debug_module_sysclk" {  } { { "cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu_jtag_debug_module_sysclk.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280160636 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1656280160636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_sysclk DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk " "Elaborating entity \"cpu_jtag_debug_module_sysclk\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk\"" {  } { { "cpu_jtag_debug_module_wrapper.v" "the_cpu_jtag_debug_module_sysclk" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu_jtag_debug_module_wrapper.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280160637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "cpu_jtag_debug_module_wrapper.v" "cpu_jtag_debug_module_phy" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu_jtag_debug_module_wrapper.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280160666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280160673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280161149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280161278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eep_i2c_scl_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|eep_i2c_scl_s1_arbitrator:the_eep_i2c_scl_s1 " "Elaborating entity \"eep_i2c_scl_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|eep_i2c_scl_s1_arbitrator:the_eep_i2c_scl_s1\"" {  } { { "de2_115_sopc.v" "the_eep_i2c_scl_s1" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280161319 ""}
{ "Warning" "WSGN_SEARCH_FILE" "eep_i2c_scl.v 1 1 " "Using design file eep_i2c_scl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 eep_i2c_scl " "Found entity 1: eep_i2c_scl" {  } { { "eep_i2c_scl.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/eep_i2c_scl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280161335 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1656280161335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eep_i2c_scl DE2_115_SOPC:DE2_115_SOPC_inst\|eep_i2c_scl:the_eep_i2c_scl " "Elaborating entity \"eep_i2c_scl\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|eep_i2c_scl:the_eep_i2c_scl\"" {  } { { "de2_115_sopc.v" "the_eep_i2c_scl" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280161335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eep_i2c_sda_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|eep_i2c_sda_s1_arbitrator:the_eep_i2c_sda_s1 " "Elaborating entity \"eep_i2c_sda_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|eep_i2c_sda_s1_arbitrator:the_eep_i2c_sda_s1\"" {  } { { "de2_115_sopc.v" "the_eep_i2c_sda_s1" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280161340 ""}
{ "Warning" "WSGN_SEARCH_FILE" "eep_i2c_sda.v 1 1 " "Using design file eep_i2c_sda.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 eep_i2c_sda " "Found entity 1: eep_i2c_sda" {  } { { "eep_i2c_sda.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/eep_i2c_sda.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280161356 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1656280161356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eep_i2c_sda DE2_115_SOPC:DE2_115_SOPC_inst\|eep_i2c_sda:the_eep_i2c_sda " "Elaborating entity \"eep_i2c_sda\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|eep_i2c_sda:the_eep_i2c_sda\"" {  } { { "de2_115_sopc.v" "the_eep_i2c_sda" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280161357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_scl_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|i2c_scl_s1_arbitrator:the_i2c_scl_s1 " "Elaborating entity \"i2c_scl_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|i2c_scl_s1_arbitrator:the_i2c_scl_s1\"" {  } { { "de2_115_sopc.v" "the_i2c_scl_s1" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280161362 ""}
{ "Warning" "WSGN_SEARCH_FILE" "i2c_scl.v 1 1 " "Using design file i2c_scl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_scl " "Found entity 1: i2c_scl" {  } { { "i2c_scl.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/i2c_scl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280161378 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1656280161378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_scl DE2_115_SOPC:DE2_115_SOPC_inst\|i2c_scl:the_i2c_scl " "Elaborating entity \"i2c_scl\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|i2c_scl:the_i2c_scl\"" {  } { { "de2_115_sopc.v" "the_i2c_scl" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280161378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_sda_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|i2c_sda_s1_arbitrator:the_i2c_sda_s1 " "Elaborating entity \"i2c_sda_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|i2c_sda_s1_arbitrator:the_i2c_sda_s1\"" {  } { { "de2_115_sopc.v" "the_i2c_sda_s1" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280161383 ""}
{ "Warning" "WSGN_SEARCH_FILE" "i2c_sda.v 1 1 " "Using design file i2c_sda.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_sda " "Found entity 1: i2c_sda" {  } { { "i2c_sda.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/i2c_sda.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280161399 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1656280161399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_sda DE2_115_SOPC:DE2_115_SOPC_inst\|i2c_sda:the_i2c_sda " "Elaborating entity \"i2c_sda\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|i2c_sda:the_i2c_sda\"" {  } { { "de2_115_sopc.v" "the_i2c_sda" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280161400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_avalon_jtag_slave_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave " "Elaborating entity \"jtag_uart_avalon_jtag_slave_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave\"" {  } { { "de2_115_sopc.v" "the_jtag_uart_avalon_jtag_slave" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280161406 ""}
{ "Warning" "WSGN_SEARCH_FILE" "jtag_uart.v 7 7 " "Using design file jtag_uart.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_log_module " "Found entity 1: jtag_uart_log_module" {  } { { "jtag_uart.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280161425 ""} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_sim_scfifo_w " "Found entity 2: jtag_uart_sim_scfifo_w" {  } { { "jtag_uart.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280161425 ""} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_scfifo_w " "Found entity 3: jtag_uart_scfifo_w" {  } { { "jtag_uart.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280161425 ""} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_drom_module " "Found entity 4: jtag_uart_drom_module" {  } { { "jtag_uart.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280161425 ""} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_sim_scfifo_r " "Found entity 5: jtag_uart_sim_scfifo_r" {  } { { "jtag_uart.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 351 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280161425 ""} { "Info" "ISGN_ENTITY_NAME" "6 jtag_uart_scfifo_r " "Found entity 6: jtag_uart_scfifo_r" {  } { { "jtag_uart.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 436 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280161425 ""} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart " "Found entity 7: jtag_uart" {  } { { "jtag_uart.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 520 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280161425 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1656280161425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart " "Elaborating entity \"jtag_uart\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\"" {  } { { "de2_115_sopc.v" "the_jtag_uart" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280161427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_w DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w " "Elaborating entity \"jtag_uart_scfifo_w\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\"" {  } { { "jtag_uart.v" "the_jtag_uart_scfifo_w" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280161436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.v" "wfifo" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280161611 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 180 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280161618 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280161618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280161618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280161618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280161618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280161618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280161618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280161618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280161618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280161618 ""}  } { { "jtag_uart.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 180 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656280161618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280161660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280161660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280161661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280161675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280161675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280161676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280161690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280161690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280161691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280161737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280161737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280161738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280161786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280161786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280161787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280161836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280161836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280161837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_r DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r " "Elaborating entity \"jtag_uart_scfifo_r\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r\"" {  } { { "jtag_uart.v" "the_jtag_uart_scfifo_r" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280161845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.v" "jtag_uart_alt_jtag_atlantic" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280162105 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 757 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280162128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280162128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280162128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280162128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280162128 ""}  } { { "jtag_uart.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 757 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656280162128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280162161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280162170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|key_s1_arbitrator:the_key_s1 " "Elaborating entity \"key_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|key_s1_arbitrator:the_key_s1\"" {  } { { "de2_115_sopc.v" "the_key_s1" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280162177 ""}
{ "Warning" "WSGN_SEARCH_FILE" "key.v 1 1 " "Using design file key.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Found entity 1: key" {  } { { "key.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280162193 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1656280162193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key DE2_115_SOPC:DE2_115_SOPC_inst\|key:the_key " "Elaborating entity \"key\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|key:the_key\"" {  } { { "de2_115_sopc.v" "the_key" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280162194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_control_slave_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|lcd_control_slave_arbitrator:the_lcd_control_slave " "Elaborating entity \"lcd_control_slave_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|lcd_control_slave_arbitrator:the_lcd_control_slave\"" {  } { { "de2_115_sopc.v" "the_lcd_control_slave" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280162201 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lcd.v(57) " "Verilog HDL warning at lcd.v(57): extended using \"x\" or \"z\"" {  } { { "lcd.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/lcd.v" 57 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1656280162218 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd.v 1 1 " "Using design file lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/lcd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280162219 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1656280162219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd DE2_115_SOPC:DE2_115_SOPC_inst\|lcd:the_lcd " "Elaborating entity \"lcd\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|lcd:the_lcd\"" {  } { { "de2_115_sopc.v" "the_lcd" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280162219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledg_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|ledg_s1_arbitrator:the_ledg_s1 " "Elaborating entity \"ledg_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|ledg_s1_arbitrator:the_ledg_s1\"" {  } { { "de2_115_sopc.v" "the_ledg_s1" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280162225 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ledg.v 1 1 " "Using design file ledg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ledg " "Found entity 1: ledg" {  } { { "ledg.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ledg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280162240 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1656280162240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledg DE2_115_SOPC:DE2_115_SOPC_inst\|ledg:the_ledg " "Elaborating entity \"ledg\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|ledg:the_ledg\"" {  } { { "de2_115_sopc.v" "the_ledg" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280162241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledr_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|ledr_s1_arbitrator:the_ledr_s1 " "Elaborating entity \"ledr_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|ledr_s1_arbitrator:the_ledr_s1\"" {  } { { "de2_115_sopc.v" "the_ledr_s1" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280162247 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ledr.v 1 1 " "Using design file ledr.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ledr " "Found entity 1: ledr" {  } { { "ledr.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ledr.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280162263 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1656280162263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledr DE2_115_SOPC:DE2_115_SOPC_inst\|ledr:the_ledr " "Elaborating entity \"ledr\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|ledr:the_ledr\"" {  } { { "de2_115_sopc.v" "the_ledr" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280162264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onchip_memory2_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1 " "Elaborating entity \"onchip_memory2_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1\"" {  } { { "de2_115_sopc.v" "the_onchip_memory2_s1" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280162270 ""}
{ "Warning" "WSGN_SEARCH_FILE" "onchip_memory2.v 1 1 " "Using design file onchip_memory2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 onchip_memory2 " "Found entity 1: onchip_memory2" {  } { { "onchip_memory2.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280162292 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1656280162292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onchip_memory2 DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2:the_onchip_memory2 " "Elaborating entity \"onchip_memory2\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2:the_onchip_memory2\"" {  } { { "de2_115_sopc.v" "the_onchip_memory2" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280162292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "onchip_memory2.v" "the_altsyncram" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/onchip_memory2.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280162303 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "onchip_memory2.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/onchip_memory2.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280162314 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280162314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file onchip_memory2.hex " "Parameter \"init_file\" = \"onchip_memory2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280162314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280162314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 65536 " "Parameter \"maximum_depth\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280162314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280162314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280162314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280162314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280162314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280162314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280162314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280162314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656280162314 ""}  } { { "onchip_memory2.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/onchip_memory2.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656280162314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s7c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s7c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s7c1 " "Found entity 1: altsyncram_s7c1" {  } { { "db/altsyncram_s7c1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_s7c1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280162391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280162391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s7c1 DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_s7c1:auto_generated " "Elaborating entity \"altsyncram_s7c1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_s7c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280162392 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "onchip_memory2.hex 8192 10 " "Width of data items in \"onchip_memory2.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 8192 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 onchip_memory2.hex " "Data at line (2) of memory initialization file \"onchip_memory2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1656280162547 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 onchip_memory2.hex " "Data at line (3) of memory initialization file \"onchip_memory2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1656280162547 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 onchip_memory2.hex " "Data at line (4) of memory initialization file \"onchip_memory2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1656280162547 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 onchip_memory2.hex " "Data at line (5) of memory initialization file \"onchip_memory2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1656280162547 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 onchip_memory2.hex " "Data at line (6) of memory initialization file \"onchip_memory2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1656280162547 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 onchip_memory2.hex " "Data at line (7) of memory initialization file \"onchip_memory2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1656280162547 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 onchip_memory2.hex " "Data at line (8) of memory initialization file \"onchip_memory2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1656280162547 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 onchip_memory2.hex " "Data at line (9) of memory initialization file \"onchip_memory2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1656280162547 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 onchip_memory2.hex " "Data at line (10) of memory initialization file \"onchip_memory2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1656280162547 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 onchip_memory2.hex " "Data at line (11) of memory initialization file \"onchip_memory2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1656280162547 ""}  } { { "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1656280162547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280163489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280163489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_s7c1:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_s7c1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_s7c1.tdf" "decode3" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_s7c1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280163489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_oob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_oob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_oob " "Found entity 1: mux_oob" {  } { { "db/mux_oob.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/mux_oob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280163540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280163540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_oob DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_s7c1:auto_generated\|mux_oob:mux2 " "Elaborating entity \"mux_oob\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_s7c1:auto_generated\|mux_oob:mux2\"" {  } { { "db/altsyncram_s7c1.tdf" "mux2" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_s7c1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280163541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|rs232_s1_arbitrator:the_rs232_s1 " "Elaborating entity \"rs232_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|rs232_s1_arbitrator:the_rs232_s1\"" {  } { { "de2_115_sopc.v" "the_rs232_s1" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280163576 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rs232.v 7 7 " "Using design file rs232.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rs232_log_module " "Found entity 1: rs232_log_module" {  } { { "rs232.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/rs232.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280163594 ""} { "Info" "ISGN_ENTITY_NAME" "2 rs232_tx " "Found entity 2: rs232_tx" {  } { { "rs232.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/rs232.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280163594 ""} { "Info" "ISGN_ENTITY_NAME" "3 rs232_rx_stimulus_source_character_source_rom_module " "Found entity 3: rs232_rx_stimulus_source_character_source_rom_module" {  } { { "rs232.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/rs232.v" 232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280163594 ""} { "Info" "ISGN_ENTITY_NAME" "4 rs232_rx_stimulus_source " "Found entity 4: rs232_rx_stimulus_source" {  } { { "rs232.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/rs232.v" 376 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280163594 ""} { "Info" "ISGN_ENTITY_NAME" "5 rs232_rx " "Found entity 5: rs232_rx" {  } { { "rs232.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/rs232.v" 478 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280163594 ""} { "Info" "ISGN_ENTITY_NAME" "6 rs232_regs " "Found entity 6: rs232_regs" {  } { { "rs232.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/rs232.v" 733 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280163594 ""} { "Info" "ISGN_ENTITY_NAME" "7 rs232 " "Found entity 7: rs232" {  } { { "rs232.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/rs232.v" 1018 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280163594 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1656280163594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232 DE2_115_SOPC:DE2_115_SOPC_inst\|rs232:the_rs232 " "Elaborating entity \"rs232\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|rs232:the_rs232\"" {  } { { "de2_115_sopc.v" "the_rs232" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280163596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232_tx DE2_115_SOPC:DE2_115_SOPC_inst\|rs232:the_rs232\|rs232_tx:the_rs232_tx " "Elaborating entity \"rs232_tx\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|rs232:the_rs232\|rs232_tx:the_rs232_tx\"" {  } { { "rs232.v" "the_rs232_tx" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/rs232.v" 1096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280163602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232_rx DE2_115_SOPC:DE2_115_SOPC_inst\|rs232:the_rs232\|rs232_rx:the_rs232_rx " "Elaborating entity \"rs232_rx\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|rs232:the_rs232\|rs232_rx:the_rs232_rx\"" {  } { { "rs232.v" "the_rs232_rx" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/rs232.v" 1114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280163611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232_rx_stimulus_source DE2_115_SOPC:DE2_115_SOPC_inst\|rs232:the_rs232\|rs232_rx:the_rs232_rx\|rs232_rx_stimulus_source:the_rs232_rx_stimulus_source " "Elaborating entity \"rs232_rx_stimulus_source\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|rs232:the_rs232\|rs232_rx:the_rs232_rx\|rs232_rx_stimulus_source:the_rs232_rx_stimulus_source\"" {  } { { "rs232.v" "the_rs232_rx_stimulus_source" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/rs232.v" 555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280163620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232_regs DE2_115_SOPC:DE2_115_SOPC_inst\|rs232:the_rs232\|rs232_regs:the_rs232_regs " "Elaborating entity \"rs232_regs\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|rs232:the_rs232\|rs232_regs:the_rs232_regs\"" {  } { { "rs232.v" "the_rs232_regs" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/rs232.v" 1147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280163627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_clk_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|sd_clk_s1_arbitrator:the_sd_clk_s1 " "Elaborating entity \"sd_clk_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sd_clk_s1_arbitrator:the_sd_clk_s1\"" {  } { { "de2_115_sopc.v" "the_sd_clk_s1" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280163637 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sd_clk.v 1 1 " "Using design file sd_clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sd_clk " "Found entity 1: sd_clk" {  } { { "sd_clk.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/sd_clk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280163653 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1656280163653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_clk DE2_115_SOPC:DE2_115_SOPC_inst\|sd_clk:the_sd_clk " "Elaborating entity \"sd_clk\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sd_clk:the_sd_clk\"" {  } { { "de2_115_sopc.v" "the_sd_clk" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280163654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_cmd_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|sd_cmd_s1_arbitrator:the_sd_cmd_s1 " "Elaborating entity \"sd_cmd_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sd_cmd_s1_arbitrator:the_sd_cmd_s1\"" {  } { { "de2_115_sopc.v" "the_sd_cmd_s1" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280163659 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sd_cmd.v 1 1 " "Using design file sd_cmd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sd_cmd " "Found entity 1: sd_cmd" {  } { { "sd_cmd.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/sd_cmd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280163674 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1656280163674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_cmd DE2_115_SOPC:DE2_115_SOPC_inst\|sd_cmd:the_sd_cmd " "Elaborating entity \"sd_cmd\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sd_cmd:the_sd_cmd\"" {  } { { "de2_115_sopc.v" "the_sd_cmd" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280163675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_dat_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|sd_dat_s1_arbitrator:the_sd_dat_s1 " "Elaborating entity \"sd_dat_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sd_dat_s1_arbitrator:the_sd_dat_s1\"" {  } { { "de2_115_sopc.v" "the_sd_dat_s1" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280163680 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sd_dat.v 1 1 " "Using design file sd_dat.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sd_dat " "Found entity 1: sd_dat" {  } { { "sd_dat.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/sd_dat.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280163696 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1656280163696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_dat DE2_115_SOPC:DE2_115_SOPC_inst\|sd_dat:the_sd_dat " "Elaborating entity \"sd_dat\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sd_dat:the_sd_dat\"" {  } { { "de2_115_sopc.v" "the_sd_dat" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280163697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_wp_n_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|sd_wp_n_s1_arbitrator:the_sd_wp_n_s1 " "Elaborating entity \"sd_wp_n_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sd_wp_n_s1_arbitrator:the_sd_wp_n_s1\"" {  } { { "de2_115_sopc.v" "the_sd_wp_n_s1" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280163704 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sd_wp_n.v 1 1 " "Using design file sd_wp_n.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sd_wp_n " "Found entity 1: sd_wp_n" {  } { { "sd_wp_n.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/sd_wp_n.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280163719 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1656280163719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_wp_n DE2_115_SOPC:DE2_115_SOPC_inst\|sd_wp_n:the_sd_wp_n " "Elaborating entity \"sd_wp_n\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sd_wp_n:the_sd_wp_n\"" {  } { { "de2_115_sopc.v" "the_sd_wp_n" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280163720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_avalon_slave_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|seg7_avalon_slave_arbitrator:the_seg7_avalon_slave " "Elaborating entity \"seg7_avalon_slave_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|seg7_avalon_slave_arbitrator:the_seg7_avalon_slave\"" {  } { { "de2_115_sopc.v" "the_seg7_avalon_slave" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280163726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7 " "Elaborating entity \"seg7\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\"" {  } { { "de2_115_sopc.v" "the_seg7" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280163733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_IF DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst " "Elaborating entity \"SEG7_IF\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\"" {  } { { "seg7.v" "seg7_inst" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/seg7.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280163739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sma_in_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|sma_in_s1_arbitrator:the_sma_in_s1 " "Elaborating entity \"sma_in_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sma_in_s1_arbitrator:the_sma_in_s1\"" {  } { { "de2_115_sopc.v" "the_sma_in_s1" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280163763 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sma_in.v 1 1 " "Using design file sma_in.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sma_in " "Found entity 1: sma_in" {  } { { "sma_in.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/sma_in.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280163779 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1656280163779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sma_in DE2_115_SOPC:DE2_115_SOPC_inst\|sma_in:the_sma_in " "Elaborating entity \"sma_in\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sma_in:the_sma_in\"" {  } { { "de2_115_sopc.v" "the_sma_in" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280163780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sma_out_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|sma_out_s1_arbitrator:the_sma_out_s1 " "Elaborating entity \"sma_out_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sma_out_s1_arbitrator:the_sma_out_s1\"" {  } { { "de2_115_sopc.v" "the_sma_out_s1" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280163785 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sma_out.v 1 1 " "Using design file sma_out.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sma_out " "Found entity 1: sma_out" {  } { { "sma_out.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/sma_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280163801 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1656280163801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sma_out DE2_115_SOPC:DE2_115_SOPC_inst\|sma_out:the_sma_out " "Elaborating entity \"sma_out\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sma_out:the_sma_out\"" {  } { { "de2_115_sopc.v" "the_sma_out" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280163802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|sw_s1_arbitrator:the_sw_s1 " "Elaborating entity \"sw_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sw_s1_arbitrator:the_sw_s1\"" {  } { { "de2_115_sopc.v" "the_sw_s1" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280163807 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sw.v 1 1 " "Using design file sw.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sw " "Found entity 1: sw" {  } { { "sw.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280163824 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1656280163824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw DE2_115_SOPC:DE2_115_SOPC_inst\|sw:the_sw " "Elaborating entity \"sw\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sw:the_sw\"" {  } { { "de2_115_sopc.v" "the_sw" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280163825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid_control_slave_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|sysid_control_slave_arbitrator:the_sysid_control_slave " "Elaborating entity \"sysid_control_slave_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sysid_control_slave_arbitrator:the_sysid_control_slave\"" {  } { { "de2_115_sopc.v" "the_sysid_control_slave" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280163839 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sysid.v 1 1 " "Using design file sysid.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sysid " "Found entity 1: sysid" {  } { { "sysid.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280163855 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1656280163855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid DE2_115_SOPC:DE2_115_SOPC_inst\|sysid:the_sysid " "Elaborating entity \"sysid\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sysid:the_sysid\"" {  } { { "de2_115_sopc.v" "the_sysid" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280163855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|timer_s1_arbitrator:the_timer_s1 " "Elaborating entity \"timer_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|timer_s1_arbitrator:the_timer_s1\"" {  } { { "de2_115_sopc.v" "the_timer_s1" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280163861 ""}
{ "Warning" "WSGN_SEARCH_FILE" "timer.v 1 1 " "Using design file timer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280163877 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1656280163877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer DE2_115_SOPC:DE2_115_SOPC_inst\|timer:the_timer " "Elaborating entity \"timer\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|timer:the_timer\"" {  } { { "de2_115_sopc.v" "the_timer" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280163878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_state_bridge_flash_avalon_slave_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave " "Elaborating entity \"tri_state_bridge_flash_avalon_slave_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave\"" {  } { { "de2_115_sopc.v" "the_tri_state_bridge_flash_avalon_slave" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280163894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_dc_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|usb_dc_arbitrator:the_usb_dc " "Elaborating entity \"usb_dc_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb_dc_arbitrator:the_usb_dc\"" {  } { { "de2_115_sopc.v" "the_usb_dc" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280163913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_hc_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|usb_hc_arbitrator:the_usb_hc " "Elaborating entity \"usb_hc_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb_hc_arbitrator:the_usb_hc\"" {  } { { "de2_115_sopc.v" "the_usb_hc" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280163922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb " "Elaborating entity \"usb\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\"" {  } { { "de2_115_sopc.v" "the_usb" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280163932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISP1362_IF DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb " "Elaborating entity \"ISP1362_IF\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\"" {  } { { "usb.v" "usb" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/usb.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280163938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_reset_altpll_sys_domain_synch_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_reset_altpll_sys_domain_synch_module:DE2_115_SOPC_reset_altpll_sys_domain_synch " "Elaborating entity \"DE2_115_SOPC_reset_altpll_sys_domain_synch_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_reset_altpll_sys_domain_synch_module:DE2_115_SOPC_reset_altpll_sys_domain_synch\"" {  } { { "de2_115_sopc.v" "DE2_115_SOPC_reset_altpll_sys_domain_synch" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280163946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_reset_clk_50_domain_synch_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_reset_clk_50_domain_synch_module:DE2_115_SOPC_reset_clk_50_domain_synch " "Elaborating entity \"DE2_115_SOPC_reset_clk_50_domain_synch_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_reset_clk_50_domain_synch_module:DE2_115_SOPC_reset_clk_50_domain_synch\"" {  } { { "de2_115_sopc.v" "DE2_115_SOPC_reset_clk_50_domain_synch" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280163951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_reset_altpll_audio_domain_synch_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_reset_altpll_audio_domain_synch_module:DE2_115_SOPC_reset_altpll_audio_domain_synch " "Elaborating entity \"DE2_115_SOPC_reset_altpll_audio_domain_synch_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_reset_altpll_audio_domain_synch_module:DE2_115_SOPC_reset_altpll_audio_domain_synch\"" {  } { { "de2_115_sopc.v" "DE2_115_SOPC_reset_altpll_audio_domain_synch" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280163956 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b cpu_traceram_lpm_dram_bdp_component 17 7 " "Port \"address_b\" on the entity instantiation of \"cpu_traceram_lpm_dram_bdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "cpu.v" "cpu_traceram_lpm_dram_bdp_component" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1656280164646 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "cpu.v" "the_cpu_nios2_oci_itrace" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3470 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1656280164649 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1656280165240 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.06.26.23:49:28 Progress: Loading slda0ef900c/alt_sld_fab_wrapper_hw.tcl " "2022.06.26.23:49:28 Progress: Loading slda0ef900c/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280168102 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280169840 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280169935 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280171937 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280172039 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280172148 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280172275 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280172279 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280172280 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1656280172952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda0ef900c/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda0ef900c/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda0ef900c/alt_sld_fab.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/ip/slda0ef900c/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280173154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280173154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda0ef900c/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda0ef900c/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda0ef900c/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/ip/slda0ef900c/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280173251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280173251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda0ef900c/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda0ef900c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda0ef900c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/ip/slda0ef900c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280173261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280173261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda0ef900c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda0ef900c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda0ef900c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/ip/slda0ef900c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280173327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280173327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda0ef900c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda0ef900c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda0ef900c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/ip/slda0ef900c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280173422 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda0ef900c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/ip/slda0ef900c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280173422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280173422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda0ef900c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda0ef900c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda0ef900c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/ip/slda0ef900c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656280173494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280173494 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|altsyncram_kv61:fifo_ram\|q_b\[0\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|altsyncram_kv61:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_kv61.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_kv61.tdf" 42 2 0 } } { "db/dcfifo_75g1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_75g1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 124 0 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 328 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|altsyncram_kv61:fifo_ram|ram_block5a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[1\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_gv61.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf" 74 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[2\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_gv61.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf" 106 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[3\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_gv61.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf" 138 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[7\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_gv61.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf" 266 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[8\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_gv61.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf" 298 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[9\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_gv61.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf" 330 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[10\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_gv61.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf" 362 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[13\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_gv61.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf" 458 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[38\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[38\]\"" {  } { { "db/altsyncram_gv61.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf" 1258 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[39\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[39\]\"" {  } { { "db/altsyncram_gv61.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf" 1290 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[40\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[40\]\"" {  } { { "db/altsyncram_gv61.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf" 1322 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[41\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[41\]\"" {  } { { "db/altsyncram_gv61.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf" 1354 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[42\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[42\]\"" {  } { { "db/altsyncram_gv61.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf" 1386 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[43\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[43\]\"" {  } { { "db/altsyncram_gv61.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf" 1418 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[44\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[44\]\"" {  } { { "db/altsyncram_gv61.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf" 1450 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[45\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[45\]\"" {  } { { "db/altsyncram_gv61.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf" 1482 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[46\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[46\]\"" {  } { { "db/altsyncram_gv61.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf" 1514 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[47\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[47\]\"" {  } { { "db/altsyncram_gv61.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf" 1546 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[48\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[48\]\"" {  } { { "db/altsyncram_gv61.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf" 1578 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[49\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[49\]\"" {  } { { "db/altsyncram_gv61.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf" 1610 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[50\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[50\]\"" {  } { { "db/altsyncram_gv61.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf" 1642 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[51\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[51\]\"" {  } { { "db/altsyncram_gv61.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf" 1674 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 44 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 112 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 282 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 316 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 418 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 452 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 486 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 520 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 554 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 588 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 622 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 656 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 724 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 758 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 792 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 826 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 860 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 894 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 928 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 962 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 996 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 1030 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 1064 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 1098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 1132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 1166 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 1200 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 1234 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280174686 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a35"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1656280174686 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1656280174686 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1656280181610 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1656280181610 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1656280181666 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1656280181666 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1656280181666 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1656280181666 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1656280181666 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1656280181678 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 207 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 208 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 210 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[16\] " "bidirectional pin \"DRAM_DQ\[16\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[17\] " "bidirectional pin \"DRAM_DQ\[17\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[18\] " "bidirectional pin \"DRAM_DQ\[18\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[19\] " "bidirectional pin \"DRAM_DQ\[19\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[20\] " "bidirectional pin \"DRAM_DQ\[20\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[21\] " "bidirectional pin \"DRAM_DQ\[21\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[22\] " "bidirectional pin \"DRAM_DQ\[22\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[23\] " "bidirectional pin \"DRAM_DQ\[23\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[24\] " "bidirectional pin \"DRAM_DQ\[24\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[25\] " "bidirectional pin \"DRAM_DQ\[25\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[26\] " "bidirectional pin \"DRAM_DQ\[26\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[27\] " "bidirectional pin \"DRAM_DQ\[27\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[28\] " "bidirectional pin \"DRAM_DQ\[28\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[29\] " "bidirectional pin \"DRAM_DQ\[29\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[30\] " "bidirectional pin \"DRAM_DQ\[30\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[31\] " "bidirectional pin \"DRAM_DQ\[31\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "bidirectional pin \"SRAM_DQ\[0\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "bidirectional pin \"SRAM_DQ\[1\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "bidirectional pin \"SRAM_DQ\[2\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "bidirectional pin \"SRAM_DQ\[3\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "bidirectional pin \"SRAM_DQ\[4\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "bidirectional pin \"SRAM_DQ\[5\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "bidirectional pin \"SRAM_DQ\[6\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "bidirectional pin \"SRAM_DQ\[7\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "bidirectional pin \"SRAM_DQ\[8\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "bidirectional pin \"SRAM_DQ\[9\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "bidirectional pin \"SRAM_DQ\[10\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "bidirectional pin \"SRAM_DQ\[11\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "bidirectional pin \"SRAM_DQ\[12\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "bidirectional pin \"SRAM_DQ\[13\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "bidirectional pin \"SRAM_DQ\[14\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "bidirectional pin \"SRAM_DQ\[15\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1656280181856 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1656280181856 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[2\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[2\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[2\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[2\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[10\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[10\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[10\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[10\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[1\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[1\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[1\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[1\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[9\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[9\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[9\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[9\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[0\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[0\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[0\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[0\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[8\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[8\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[8\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[8\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[3\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[3\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[3\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[3\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[11\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[11\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[11\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[11\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[4\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[4\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[4\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[4\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[12\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[12\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[12\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[12\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[5\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[5\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[5\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[5\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[13\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[13\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[13\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[13\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[6\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[6\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[6\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[6\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[14\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[14\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[14\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[14\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[7\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[7\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[7\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[7\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[15\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[15\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[15\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[15\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|USB_DATA\[2\] DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[2\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|USB_DATA\[2\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[2\]\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 57 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|USB_DATA\[10\] DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[10\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|USB_DATA\[10\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[10\]\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 57 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|USB_DATA\[1\] DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[1\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|USB_DATA\[1\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[1\]\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 57 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|USB_DATA\[9\] DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[9\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|USB_DATA\[9\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[9\]\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 57 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|USB_DATA\[0\] DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[0\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|USB_DATA\[0\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[0\]\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 57 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|USB_DATA\[8\] DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[8\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|USB_DATA\[8\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[8\]\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 57 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|USB_DATA\[3\] DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[3\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|USB_DATA\[3\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[3\]\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 57 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|USB_DATA\[11\] DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[11\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|USB_DATA\[11\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[11\]\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 57 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|USB_DATA\[4\] DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[4\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|USB_DATA\[4\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[4\]\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 57 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|USB_DATA\[12\] DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[12\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|USB_DATA\[12\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[12\]\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 57 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|USB_DATA\[5\] DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[5\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|USB_DATA\[5\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[5\]\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 57 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|USB_DATA\[13\] DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[13\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|USB_DATA\[13\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[13\]\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 57 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|USB_DATA\[6\] DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[6\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|USB_DATA\[6\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[6\]\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 57 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|USB_DATA\[14\] DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[14\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|USB_DATA\[14\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[14\]\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 57 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|USB_DATA\[7\] DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[7\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|USB_DATA\[7\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[7\]\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 57 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|USB_DATA\[15\] DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[15\] " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|USB_DATA\[15\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[15\]\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 57 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1656280181878 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1656280181878 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rs232.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/rs232.v" 86 -1 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 16768 -1 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 16767 -1 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 16770 -1 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 3175 -1 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 56 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 60 2 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 8553 -1 0 } } { "db/a_graycounter_q57.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/a_graycounter_q57.tdf" 33 2 0 } } { "rs232.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/rs232.v" 102 -1 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 5689 -1 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 17139 -1 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 9546 -1 0 } } { "jtag_uart.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 541 -1 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 8293 -1 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 5421 -1 0 } } { "db/a_graycounter_mjc.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/a_graycounter_mjc.tdf" 33 2 0 } } { "db/a_graycounter_q57.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/a_graycounter_q57.tdf" 42 2 0 } } { "db/dcfifo_u4i1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf" 60 2 0 } } { "db/dcfifo_u4i1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf" 64 2 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 16873 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 5823 -1 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 9354 -1 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 13386 -1 0 } } { "db/dcfifo_75g1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_75g1.tdf" 64 2 0 } } { "db/dcfifo_75g1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_75g1.tdf" 68 2 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/a_graycounter_pjc.tdf" 33 2 0 } } { "db/a_graycounter_mjc.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/a_graycounter_mjc.tdf" 42 2 0 } } { "db/a_graycounter_t57.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/a_graycounter_t57.tdf" 33 2 0 } } { "jtag_uart.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 586 -1 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/a_graycounter_pjc.tdf" 45 2 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 9253 -1 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 5855 -1 0 } } { "rs232.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/rs232.v" 84 -1 0 } } { "db/a_graycounter_t57.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/a_graycounter_t57.tdf" 45 2 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 9402 -1 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 949 -1 0 } } { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 5786 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "rs232.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/rs232.v" 85 -1 0 } } { "timer.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/timer.v" 166 -1 0 } } { "timer.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/timer.v" 175 -1 0 } } { "altpll.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v" 258 -1 0 } } { "altpll_audio.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 226 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1656280181933 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1656280181933 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Pin \"UART_CTS\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|UART_CTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 232 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 232 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 232 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 232 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N VCC " "Pin \"FL_RST_N\" is stuck at VCC" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N VCC " "Pin \"FL_WP_N\" is stuck at VCC" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 253 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656280184860 "|DE2_115_SD_Card_Audio_Player|FL_WP_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1656280184860 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280185379 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "59 " "59 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1656280189550 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280189941 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/DE2_115_SD_Card_Audio_Player.map.smsg " "Generated suppressed messages file C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/DE2_115_SD_Card_Audio_Player.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280190633 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1656280192098 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656280192098 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|pll7 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|pll7\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "altpll.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v" 150 -1 0 } } { "altpll.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v" 280 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19303 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1656280192382 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 157 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280192820 "|DE2_115_SD_Card_Audio_Player|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 158 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280192820 "|DE2_115_SD_Card_Audio_Player|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETCLK_25 " "No output dependent on input pin \"ENETCLK_25\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280192820 "|DE2_115_SD_Card_Audio_Player|ENETCLK_25"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "No output dependent on input pin \"UART_RTS\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 195 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280192820 "|DE2_115_SD_Card_Audio_Player|UART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656280192820 "|DE2_115_SD_Card_Audio_Player|FL_RY"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1656280192820 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7984 " "Implemented 7984 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1656280192820 ""} { "Info" "ICUT_CUT_TM_OPINS" "175 " "Implemented 175 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1656280192820 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "74 " "Implemented 74 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1656280192820 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7061 " "Implemented 7061 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1656280192820 ""} { "Info" "ICUT_CUT_TM_RAMS" "631 " "Implemented 631 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1656280192820 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1656280192820 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1656280192820 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1656280192820 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 300 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 300 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4953 " "Peak virtual memory: 4953 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656280192911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 26 23:49:52 2022 " "Processing ended: Sun Jun 26 23:49:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656280192911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656280192911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656280192911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656280192911 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1656280194301 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656280194302 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 26 23:49:53 2022 " "Processing started: Sun Jun 26 23:49:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656280194302 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1656280194302 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2_115_SD_Card_Audio_Player -c DE2_115_SD_Card_Audio_Player " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_115_SD_Card_Audio_Player -c DE2_115_SD_Card_Audio_Player" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1656280194302 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1656280194390 ""}
{ "Info" "0" "" "Project  = DE2_115_SD_Card_Audio_Player" {  } {  } 0 0 "Project  = DE2_115_SD_Card_Audio_Player" 0 0 "Fitter" 0 0 1656280194391 ""}
{ "Info" "0" "" "Revision = DE2_115_SD_Card_Audio_Player" {  } {  } 0 0 "Revision = DE2_115_SD_Card_Audio_Player" 0 0 "Fitter" 0 0 1656280194391 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1656280194567 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_115_SD_Card_Audio_Player EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"DE2_115_SD_Card_Audio_Player\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1656280194624 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1656280194672 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1656280194673 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1\|wire_pll7_clk\[0\] 80 217 0 0 " "Implementing clock multiplication of 80, clock division of 217, and phase shift of 0 degrees (0 ps) for DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1\|wire_pll7_clk\[0\] port" {  } { { "altpll_audio.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 146 -1 0 } } { "" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 7326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1656280194724 ""}  } { { "altpll_audio.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 146 -1 0 } } { "" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 7326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1656280194724 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|pll7\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|wire_pll7_clk\[1\] -65.0 degrees -63.0 degrees " "Can't achieve requested value -65.0 degrees for clock output DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|wire_pll7_clk\[1\] of parameter phase shift -- achieved value of -63.0 degrees" {  } { { "altpll.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 7354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1656280194725 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|wire_pll7_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|wire_pll7_clk\[0\] port" {  } { { "altpll.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 7353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1656280194725 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|wire_pll7_clk\[1\] 2 1 -63 -1750 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -63 degrees (-1750 ps) for DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|wire_pll7_clk\[1\] port" {  } { { "altpll.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 7354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1656280194725 ""}  } { { "altpll.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 7353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1656280194725 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1656280195031 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1656280195037 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656280195391 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656280195391 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656280195391 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656280195391 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656280195391 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656280195391 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656280195391 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656280195391 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656280195391 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1656280195391 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 26255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656280195417 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 26257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656280195417 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 26259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656280195417 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 26261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656280195417 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1656280195417 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1656280195426 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1656280197373 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|pll7 DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1\|pll7 " "The input ports of the PLL DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|pll7 and the PLL DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1\|pll7 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|pll7 DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1\|pll7 ARESET " "PLL DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|pll7 and PLL DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1\|pll7 have different input signals for input port ARESET" {  } { { "altpll.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 7353 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 7326 14177 15141 0 0 "" 0 "" "" }  }  } } { "altpll_audio.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 180 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1656280198668 ""}  } { { "altpll.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 7353 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 7326 14177 15141 0 0 "" 0 "" "" }  }  } } { "altpll_audio.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 180 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1656280198668 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1\|pll7 0 Pin_Y2 " "PLL \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1\|pll7\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_Y2\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } } { "altpll_audio.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 180 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 7326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1656280198726 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "YPHP7743 " "Entity YPHP7743" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical VVYU6267_0\] " "set_disable_timing \[get_cells -hierarchical VVYU6267_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_0\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_1\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_2\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_3\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_4\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_5\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_6\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_7\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BVXN3148_0\] " "set_disable_timing \[get_cells -hierarchical BVXN3148_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_75g1 " "Entity dcfifo_75g1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe10\|dffe11a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_mvf1 " "Entity dcfifo_mvf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_u4i1 " "Entity dcfifo_u4i1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1656280199747 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1656280199747 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_SD_Card_Audio_Player.SDC " "Reading SDC File: 'DE2_115_SD_Card_Audio_Player.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1656280199884 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\} \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\} \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1656280199891 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -63.00 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[1\]\} \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -63.00 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[1\]\} \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1656280199891 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|inclk\[0\]\} -divide_by 217 -multiply_by 80 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]\} \{DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|inclk\[0\]\} -divide_by 217 -multiply_by 80 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]\} \{DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1656280199891 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1656280199891 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1656280199892 ""}
{ "Info" "ISTA_SDC_FOUND" "cpu.sdc " "Reading SDC File: 'cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1656280199892 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../../../../intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc " "Reading SDC File: '../../../../../../intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1656280199914 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_BCLK " "Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|audio_fifo:adc_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|delayed_wrptr_g\[0\] AUD_BCLK " "Register DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|audio_fifo:adc_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|delayed_wrptr_g\[0\] is being clocked by AUD_BCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1656280200061 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1656280200061 "|DE2_115_SD_Card_Audio_Player|AUD_BCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_DACLRCK " "Node: AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|rdptr_g\[0\] AUD_DACLRCK " "Register DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|rdptr_g\[0\] is being clocked by AUD_DACLRCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1656280200061 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1656280200061 "|DE2_115_SD_Card_Audio_Player|AUD_DACLRCK"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1656280200209 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1656280200213 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1656280200213 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1656280200213 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1656280200213 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1656280200213 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1656280200213 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1656280200213 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  54.250 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\] " "  54.250 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1656280200213 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " "  10.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1656280200213 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[1\] " "  10.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1656280200213 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1656280200213 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656280201296 ""}  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 26209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656280201296 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656280201296 ""}  } { { "altpll.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 7353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656280201296 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656280201296 ""}  } { { "altpll.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 7353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656280201296 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656280201297 ""}  } { { "altpll_audio.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 180 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 7326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656280201297 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUD_DACLRCK~input (placed in PIN E3 (DIFFIO_L4p, DQS2L/CQ3L,CDPCLK0)) " "Automatically promoted node AUD_DACLRCK~input (placed in PIN E3 (DIFFIO_L4p, DQS2L/CQ3L,CDPCLK0))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656280201297 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|request_bit~0 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|request_bit~0" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 8946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656280201297 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~0 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~0" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 8947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656280201297 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|bit_index~0 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|bit_index~0" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 8948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656280201297 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~1 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~1" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 8949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656280201297 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|bit_index~1 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|bit_index~1" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 8950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656280201297 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~2 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~2" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 8951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656280201297 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~3 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~3" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 8953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656280201297 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|bit_index~2 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|bit_index~2" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 8955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656280201297 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~4 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~4" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 8956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656280201297 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~5 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~5" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 8957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656280201297 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1656280201297 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1656280201297 ""}  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 210 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 26198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656280201297 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656280201297 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 25188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656280201297 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|XWCN9723_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|XWCN9723_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656280201297 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|XWCN9723_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|XWCN9723_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/pzdyqx.vhd" 845 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 25434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656280201297 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1656280201297 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/pzdyqx.vhd" 845 -1 0 } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|XWCN9723_7" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 25273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656280201297 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|BVXN3148_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|BVXN3148_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656280201297 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/pzdyqx.vhd" 957 -1 0 } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|BVXN3148_0" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 25295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656280201297 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656280201297 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetlatch~0 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetlatch~0" {  } { { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 546 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 12631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656280201297 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1656280201297 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 8401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656280201297 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_reset_altpll_sys_domain_synch_module:DE2_115_SOPC_reset_altpll_sys_domain_synch\|data_out  " "Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_reset_altpll_sys_domain_synch_module:DE2_115_SOPC_reset_altpll_sys_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656280201298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file~0 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file~0" {  } { { "ip/TERASIC_SEG7/SEG7_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_SEG7/SEG7_IF.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 8810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656280201298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file\[2\]~2 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file\[2\]~2" {  } { { "ip/TERASIC_SEG7/SEG7_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_SEG7/SEG7_IF.v" 113 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 8814 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656280201298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file~3 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file~3" {  } { { "ip/TERASIC_SEG7/SEG7_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_SEG7/SEG7_IF.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 8815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656280201298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file~4 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file~4" {  } { { "ip/TERASIC_SEG7/SEG7_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_SEG7/SEG7_IF.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 8816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656280201298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file~5 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file~5" {  } { { "ip/TERASIC_SEG7/SEG7_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_SEG7/SEG7_IF.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 8817 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656280201298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file~6 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file~6" {  } { { "ip/TERASIC_SEG7/SEG7_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_SEG7/SEG7_IF.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 8818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656280201298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file~7 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file~7" {  } { { "ip/TERASIC_SEG7/SEG7_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_SEG7/SEG7_IF.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 8819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656280201298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file~8 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file~8" {  } { { "ip/TERASIC_SEG7/SEG7_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_SEG7/SEG7_IF.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 8820 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656280201298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file\[15\]~10 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file\[15\]~10" {  } { { "ip/TERASIC_SEG7/SEG7_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_SEG7/SEG7_IF.v" 113 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 8822 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656280201298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file\[21\]~12 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file\[21\]~12" {  } { { "ip/TERASIC_SEG7/SEG7_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_SEG7/SEG7_IF.v" 113 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 8824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656280201298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1656280201298 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1656280201298 ""}  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 18005 -1 0 } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_reset_altpll_sys_domain_synch_module:DE2_115_SOPC_reset_altpll_sys_domain_synch\|data_out" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656280201298 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_reset_clk_50_domain_synch_module:DE2_115_SOPC_reset_clk_50_domain_synch\|data_out  " "Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_reset_clk_50_domain_synch_module:DE2_115_SOPC_reset_clk_50_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656280201298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|Terasic_IrDA_0:the_Terasic_IrDA_0\|TERASIC_IRM:terasic_irda_0\|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst\|DATA_BUF\[0\]~8 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|Terasic_IrDA_0:the_Terasic_IrDA_0\|TERASIC_IRM:terasic_irda_0\|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst\|DATA_BUF\[0\]~8" {  } { { "ip/TERASIC_IRM/irda_receive_terasic.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_IRM/irda_receive_terasic.v" 285 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 12743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656280201298 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1656280201298 ""}  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 18050 -1 0 } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_reset_clk_50_domain_synch_module:DE2_115_SOPC_reset_clk_50_domain_synch\|data_out" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656280201298 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|fifo_clear  " "Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|fifo_clear " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656280201298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|always1~0 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|always1~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 9005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656280201298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~2 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~2" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 122 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 12740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656280201298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~4 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~4" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 122 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 12742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656280201298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~5 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~5" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 122 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 12744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656280201298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~6 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~6" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 122 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 12745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656280201298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~7 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~7" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 122 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 12762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656280201298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~8 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~8" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 122 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 12763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656280201298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~9 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~9" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 122 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 12764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656280201298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~10 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~10" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 122 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 12765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656280201298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~11 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~11" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 122 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 12768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656280201298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1656280201298 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1656280201298 ""}  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 7320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656280201298 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|audio_fifo:adc_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|dffpipe_3dc:wraclr\|dffe16a\[0\]  " "Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|audio_fifo:adc_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|dffpipe_3dc:wraclr\|dffe16a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656280201299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|audio_fifo:adc_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|valid_wrreq~0 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|audio_fifo:adc_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|valid_wrreq~0" {  } { { "db/dcfifo_u4i1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf" 97 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 13073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656280201299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|adcfifo_writedata\[0\]~2 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|adcfifo_writedata\[0\]~2" {  } { { "ip/TERASIC_AUDIO/AUDIO_ADC.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_ADC.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 13161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656280201299 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1656280201299 ""}  } { { "db/dffpipe_3dc.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dffpipe_3dc.tdf" 34 9 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 8128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656280201299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|prev_reset  " "Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656280201299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|readdata\[0\]~1 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|readdata\[0\]~1" {  } { { "altpll.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v" 249 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 12555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656280201299 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1656280201299 ""}  } { { "altpll.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v" 296 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 7384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656280201299 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1656280202731 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1656280202745 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1656280202746 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1656280202764 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON d1_in_a_write_cycle " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"d1_in_a_write_cycle\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1656280202799 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1656280202799 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1656280202799 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1656280202825 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1656280204424 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1656280204438 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1656280204438 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 I/O Input Buffer " "Packed 8 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1656280204438 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "42 I/O Output Buffer " "Packed 42 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1656280204438 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "39 " "Created 39 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1656280204438 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1656280204438 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1\|pll7 clk\[0\] AUD_XCK~output " "PLL \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1\|pll7\" output port clk\[0\] feeds output pin \"AUD_XCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll_audio.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 146 -1 0 } } { "altpll_audio.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 247 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19342 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 211 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1656280204886 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656280206671 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1656280206671 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656280206675 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1656280206698 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1656280209901 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656280212357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1656280212471 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1656280235842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:23 " "Fitter placement operations ending: elapsed time is 00:00:23" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656280235842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1656280237641 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X34_Y24 X45_Y36 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36" {  } { { "loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36"} { { 12 { 0 ""} 34 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1656280247856 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1656280247856 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1656280260001 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1656280260001 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:20 " "Fitter routing operations ending: elapsed time is 00:00:20" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656280260005 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 9.89 " "Total time spent on timing analysis during the Fitter is 9.89 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1656280260376 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1656280260470 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1656280261430 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1656280261434 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1656280262397 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656280264602 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1656280267305 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "85 Cyclone IV E " "85 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 590 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 158 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENETCLK_25 3.3-V LVTTL A14 " "Pin ENETCLK_25 uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ENETCLK_25 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 159 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RTS 3.3-V LVTTL J13 " "Pin UART_RTS uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { UART_RTS } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL Y1 " "Pin FL_RY uses I/O standard 3.3-V LVTTL at Y1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { FL_RY } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 187 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 187 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 187 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 187 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 187 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 187 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 187 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 187 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AD14 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AD14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 201 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL AE14 " "Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at AE14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AF13 " "Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL AB14 " "Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AC14 " "Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AC14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 207 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 208 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 210 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EEP_I2C_SDAT 3.3-V LVTTL E14 " "Pin EEP_I2C_SDAT uses I/O standard 3.3-V LVTTL at E14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL AH8 " "Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 248 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL AF10 " "Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 248 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL AG10 " "Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 248 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL AH10 " "Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 248 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL AF11 " "Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 248 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL AG11 " "Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 248 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL AH11 " "Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 248 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL AF12 " "Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 248 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 588 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_CLKIN 3.3-V LVTTL AH14 " "Pin SMA_CLKIN uses I/O standard 3.3-V LVTTL at AH14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SMA_CLKIN } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 162 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL AF14 " "Pin SD_WP_N uses I/O standard 3.3-V LVTTL at AF14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SD_WP_N } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 196 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IRDA_RXD 3.3-V LVTTL Y15 " "Pin IRDA_RXD uses I/O standard 3.3-V LVTTL at Y15" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IRDA_RXD } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 206 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656280267453 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1656280267453 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "51 " "Following 51 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[16\] a permanently disabled " "Pin DRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[17\] a permanently disabled " "Pin DRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[18\] a permanently disabled " "Pin DRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[19\] a permanently disabled " "Pin DRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[20\] a permanently disabled " "Pin DRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[21\] a permanently disabled " "Pin DRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[22\] a permanently disabled " "Pin DRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[23\] a permanently disabled " "Pin DRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[24\] a permanently disabled " "Pin DRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[25\] a permanently disabled " "Pin DRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[26\] a permanently disabled " "Pin DRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[27\] a permanently disabled " "Pin DRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[28\] a permanently disabled " "Pin DRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[29\] a permanently disabled " "Pin DRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[30\] a permanently disabled " "Pin DRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[31\] a permanently disabled " "Pin DRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 207 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 208 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 210 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656280267457 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1656280267457 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/DE2_115_SD_Card_Audio_Player.fit.smsg " "Generated suppressed messages file C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/DE2_115_SD_Card_Audio_Player.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1656280268106 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 145 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 145 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5547 " "Peak virtual memory: 5547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656280270360 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 26 23:51:10 2022 " "Processing ended: Sun Jun 26 23:51:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656280270360 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:17 " "Elapsed time: 00:01:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656280270360 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656280270360 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1656280270360 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1656280271538 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656280271538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 26 23:51:11 2022 " "Processing started: Sun Jun 26 23:51:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656280271538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1656280271538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE2_115_SD_Card_Audio_Player -c DE2_115_SD_Card_Audio_Player " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE2_115_SD_Card_Audio_Player -c DE2_115_SD_Card_Audio_Player" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1656280271538 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1656280275420 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1656280275504 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1656280275532 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1656280275770 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4756 " "Peak virtual memory: 4756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656280275907 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 26 23:51:15 2022 " "Processing ended: Sun Jun 26 23:51:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656280275907 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656280275907 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656280275907 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1656280275907 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1656280276653 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1656280277220 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656280277221 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 26 23:51:16 2022 " "Processing started: Sun Jun 26 23:51:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656280277221 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1656280277221 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2_115_SD_Card_Audio_Player -c DE2_115_SD_Card_Audio_Player " "Command: quartus_sta DE2_115_SD_Card_Audio_Player -c DE2_115_SD_Card_Audio_Player" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1656280277221 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1656280277317 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1656280277712 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656280277759 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656280277759 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "YPHP7743 " "Entity YPHP7743" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical VVYU6267_0\] " "set_disable_timing \[get_cells -hierarchical VVYU6267_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_0\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_1\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_2\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_3\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_4\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_5\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_6\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_7\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BVXN3148_0\] " "set_disable_timing \[get_cells -hierarchical BVXN3148_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_75g1 " "Entity dcfifo_75g1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe10\|dffe11a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_mvf1 " "Entity dcfifo_mvf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_u4i1 " "Entity dcfifo_u4i1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1656280278483 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1656280278483 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_SD_Card_Audio_Player.SDC " "Reading SDC File: 'DE2_115_SD_Card_Audio_Player.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1656280278603 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\} \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\} \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1656280278606 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -63.00 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[1\]\} \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -63.00 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[1\]\} \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1656280278606 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|inclk\[0\]\} -divide_by 217 -multiply_by 80 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]\} \{DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|inclk\[0\]\} -divide_by 217 -multiply_by 80 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]\} \{DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1656280278606 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656280278606 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1656280278607 ""}
{ "Info" "ISTA_SDC_FOUND" "cpu.sdc " "Reading SDC File: 'cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1656280278608 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../../../../intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc " "Reading SDC File: '../../../../../../intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1656280278623 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_BCLK " "Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|audio_fifo:adc_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|delayed_wrptr_g\[6\] AUD_BCLK " "Register DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|audio_fifo:adc_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|delayed_wrptr_g\[6\] is being clocked by AUD_BCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1656280278748 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1656280278748 "|DE2_115_SD_Card_Audio_Player|AUD_BCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_DACLRCK " "Node: AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|rdptr_g\[5\] AUD_DACLRCK " "Register DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|rdptr_g\[5\] is being clocked by AUD_DACLRCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1656280278749 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1656280278749 "|DE2_115_SD_Card_Audio_Player|AUD_DACLRCK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656280278833 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1656280278835 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1656280278883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.684 " "Worst-case setup slack is 0.684" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280279085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280279085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.684               0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "    0.684               0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280279085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.664               0.000 CLOCK_50  " "   10.664               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280279085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.605               0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]  " "   21.605               0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280279085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.907               0.000 altera_reserved_tck  " "   45.907               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280279085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656280279085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.285 " "Worst-case hold slack is 0.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280279130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280279130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "    0.285               0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280279130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]  " "    0.370               0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280279130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 CLOCK_50  " "    0.390               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280279130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280279130 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656280279130 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1656280279147 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1656280279147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.016 " "Worst-case recovery slack is -2.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280279148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280279148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.016              -4.032 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]  " "   -2.016              -4.032 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280279148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.975               0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "    0.975               0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280279148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.330               0.000 CLOCK_50  " "    6.330               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280279148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.646               0.000 altera_reserved_tck  " "   47.646               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280279148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656280279148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.689 " "Worst-case removal slack is 0.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280279167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280279167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]  " "    0.689               0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280279167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.995               0.000 altera_reserved_tck  " "    0.995               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280279167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.439               0.000 CLOCK_50  " "    2.439               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280279167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.864               0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "    2.864               0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280279167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656280279167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.620 " "Worst-case minimum pulse width slack is 4.620" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280279171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280279171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.620               0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "    4.620               0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280279171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.674               0.000 CLOCK_50  " "    9.674               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280279171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280279171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280279171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.823               0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]  " "   26.823               0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280279171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.548               0.000 altera_reserved_tck  " "   49.548               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280279171 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656280279171 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 74 synchronizer chains. " "Report Metastability: Found 74 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656280279436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 74 " "Number of Synchronizer Chains Found: 74" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656280279436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656280279436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.068 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.068" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656280279436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 11.243 ns " "Worst Case Available Settling Time: 11.243 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656280279436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656280279436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656280279436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656280279436 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656280279436 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1656280279443 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1656280279479 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1656280280415 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_BCLK " "Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|audio_fifo:adc_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|delayed_wrptr_g\[6\] AUD_BCLK " "Register DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|audio_fifo:adc_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|delayed_wrptr_g\[6\] is being clocked by AUD_BCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1656280280759 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1656280280759 "|DE2_115_SD_Card_Audio_Player|AUD_BCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_DACLRCK " "Node: AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|rdptr_g\[5\] AUD_DACLRCK " "Register DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|rdptr_g\[5\] is being clocked by AUD_DACLRCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1656280280759 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1656280280759 "|DE2_115_SD_Card_Audio_Player|AUD_DACLRCK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656280280770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.056 " "Worst-case setup slack is 1.056" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280280893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280280893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.056               0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "    1.056               0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280280893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.418               0.000 CLOCK_50  " "   11.418               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280280893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.073               0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]  " "   22.073               0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280280893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.429               0.000 altera_reserved_tck  " "   46.429               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280280893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656280280893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.283 " "Worst-case hold slack is 0.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280280933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280280933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "    0.283               0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280280933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]  " "    0.338               0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280280933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 CLOCK_50  " "    0.349               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280280933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280280933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656280280933 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1656280280949 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1656280280949 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.865 " "Worst-case recovery slack is -1.865" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280280954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280280954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.865              -3.730 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]  " "   -1.865              -3.730 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280280954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.373               0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "    1.373               0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280280954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.421               0.000 CLOCK_50  " "    6.421               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280280954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.966               0.000 altera_reserved_tck  " "   47.966               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280280954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656280280954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.656 " "Worst-case removal slack is 0.656" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280280974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280280974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.656               0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]  " "    0.656               0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280280974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.895               0.000 altera_reserved_tck  " "    0.895               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280280974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.284               0.000 CLOCK_50  " "    2.284               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280280974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.544               0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "    2.544               0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280280974 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656280280974 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.651 " "Worst-case minimum pulse width slack is 4.651" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280280982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280280982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.651               0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "    4.651               0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280280982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.688               0.000 CLOCK_50  " "    9.688               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280280982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280280982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280280982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.813               0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]  " "   26.813               0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280280982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.478               0.000 altera_reserved_tck  " "   49.478               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280280982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656280280982 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 74 synchronizer chains. " "Report Metastability: Found 74 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656280281281 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 74 " "Number of Synchronizer Chains Found: 74" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656280281281 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656280281281 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.068 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.068" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656280281281 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 11.916 ns " "Worst Case Available Settling Time: 11.916 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656280281281 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656280281281 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656280281281 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656280281281 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656280281281 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1656280281290 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_BCLK " "Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|audio_fifo:adc_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|delayed_wrptr_g\[6\] AUD_BCLK " "Register DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|audio_fifo:adc_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|delayed_wrptr_g\[6\] is being clocked by AUD_BCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1656280281535 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1656280281535 "|DE2_115_SD_Card_Audio_Player|AUD_BCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_DACLRCK " "Node: AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|rdptr_g\[5\] AUD_DACLRCK " "Register DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|rdptr_g\[5\] is being clocked by AUD_DACLRCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1656280281535 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1656280281535 "|DE2_115_SD_Card_Audio_Player|AUD_DACLRCK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656280281546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.829 " "Worst-case setup slack is 2.829" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280281598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280281598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.829               0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "    2.829               0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280281598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.273               0.000 CLOCK_50  " "   15.273               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280281598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.426               0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]  " "   24.426               0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280281598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.331               0.000 altera_reserved_tck  " "   48.331               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280281598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656280281598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.099 " "Worst-case hold slack is 0.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280281644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280281644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.099               0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "    0.099               0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280281644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]  " "    0.149               0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280281644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 CLOCK_50  " "    0.180               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280281644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 altera_reserved_tck  " "    0.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280281644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656280281644 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1656280281659 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1656280281659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.953 " "Worst-case recovery slack is -0.953" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280281665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280281665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.953              -1.906 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]  " "   -0.953              -1.906 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280281665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.954               0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "    2.954               0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280281665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.942               0.000 CLOCK_50  " "    7.942               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280281665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.117               0.000 altera_reserved_tck  " "   49.117               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280281665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656280281665 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.147 " "Worst-case removal slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280281686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280281686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]  " "    0.147               0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280281686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.487               0.000 altera_reserved_tck  " "    0.487               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280281686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.009               0.000 CLOCK_50  " "    1.009               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280281686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.540               0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "    1.540               0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280281686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656280281686 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.748 " "Worst-case minimum pulse width slack is 4.748" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280281697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280281697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.748               0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "    4.748               0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280281697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.239               0.000 CLOCK_50  " "    9.239               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280281697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280281697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280281697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.886               0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]  " "   26.886               0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280281697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.299               0.000 altera_reserved_tck  " "   49.299               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656280281697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656280281697 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 74 synchronizer chains. " "Report Metastability: Found 74 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656280282049 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 74 " "Number of Synchronizer Chains Found: 74" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656280282049 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656280282049 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.068 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.068" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656280282049 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.706 ns " "Worst Case Available Settling Time: 15.706 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656280282049 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656280282049 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656280282049 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656280282049 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656280282049 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1656280282620 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1656280282623 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4941 " "Peak virtual memory: 4941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656280282878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 26 23:51:22 2022 " "Processing ended: Sun Jun 26 23:51:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656280282878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656280282878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656280282878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1656280282878 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 455 s " "Quartus Prime Full Compilation was successful. 0 errors, 455 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1656280283828 ""}
