$date
	Tue Jul  4 12:28:54 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module jkff_tb $end
$var wire 1 ! q_bar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ j $end
$var reg 1 % k $end
$scope module DUT $end
$var wire 1 # clk $end
$var wire 1 $ j $end
$var wire 1 % k $end
$var reg 1 " q $end
$var reg 1 ! q_bar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
0#
0"
x!
$end
#5
1!
0%
0$
1#
#10
1%
0#
#15
1"
0%
1$
1#
#20
1%
0#
#25
0"
0!
1#
#30
0#
#35
1"
1!
1#
#40
0#
