verilog xil_defaultlib --include "/home/agustin/Xilinx/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../QGT_Final.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../QGT_Final.gen/sources_1/bd/design_1/ipshared/3007/hdl" --include "../../../../QGT_Final.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../QGT_Final.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../QGT_Final.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../QGT_Final.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog" --include "../../../../QGT_Final.gen/sources_1/bd/design_1/ipshared/62b6" \
"../../../bd/design_1/ip/design_1_processing_system7_0_2/sim/design_1_processing_system7_0_2.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
