// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) 2020 MediaTek Inc.
 */
#include <linux/module.h>
#include <linux/clk.h>
#include <linux/delay.h>
#include <linux/device.h>
#include <linux/io.h>
#include <linux/iopoll.h>
#include <linux/of.h>
#include <linux/of_irq.h>
#include <linux/of_address.h>
#include <linux/of_platform.h>
#include <linux/platform_device.h>
#include <linux/thermal.h>
#include <linux/pm.h>
// for thermal node & apu_sw_power throttle
#include <linux/kernel.h>
#include <linux/kobject.h>
#include <linux/sysfs.h>
#include <linux/mutex.h>
#include <linux/uaccess.h>
#include <linux/proc_fs.h>
#include <linux/seq_file.h>
#include <linux/timer.h>
// end
#include "apusys_secure.h"
#include "aputop_rpmsg.h"
#include "apu_top.h"
#include "aputop_log.h"
#include "mt6993_apupwr.h"
#include "mt6993_apupwr_prot.h"
#include "mt6993_apupwr_ce.h"
#include "aputop_cdev.h"

#define LOCAL_DBG	(0)
#define NEED_CHK	(0)
#define RPC_ALIVE_DBG	(0)
#define SMC_APUSYS_PWR_DUMP	(0)
#define TIMER_RDY	(1)
#define CLIENT_NUM	(6)
#define SW_THROTTLE_PT_THERMAL	(0)
#define SW_THROTTLE_SYSFS	(1)
#define SW_THROTTLE_LIMIT_HAL	(2)
#define INIT_SRAM_TYPE	(1)
static uint32_t mbox_data;

unsigned int mt6993_user_max_opp;

static struct apu_power apupw = {
	.env = MP,
};

static int global_upper_limit;
static int global_lower_limit = USER_MIN_OPP_VAL + 1;
static struct mutex lock;
static int sys_request_id = 5; // for sysfs input
static int limit_debug_request_id = 4; // for Limit_HAL cmd input
static int first_dump;
static int sw_throttle_sync_mode;
struct client_work {
	int lower_limit;
	int upper_limit;
	int request_id;
	struct list_head list;
};

static LIST_HEAD(client_list);

#define _DOMAIN(_idx, _phy_addr, _size) \
	apupw.reg_name[_idx] = #_idx; \
	apupw.phy_addr[_idx] = _phy_addr; \
	apupw.remap_size[_idx] = _size;

static void init_reg_base(void)
{
	int idx;

	_DOMAIN(apu_rcx,		0x19020000, 0x1000)
	_DOMAIN(apu_are,		0x19040000, 0x11000)
	_DOMAIN(apu_vcore,		0x19004800, 0x4000)
	_DOMAIN(apu_md32_mbox,		0x4c2c0000, 0x2000)
//	_DOMAIN(apu_briske_del_sram,	0x19056000, 0x2000)
//	_DOMAIN(apu_briske_del,		0x19058000, 0x1000)
	_DOMAIN(apu_rpc,		0x19052000, 0x1000)
	_DOMAIN(apu_pcu,		0x19053000, 0x1000)
	_DOMAIN(apu_ao_ctl,		0x19038000, 0x1000)
	_DOMAIN(apu_acc,		0x1905b000, 0x3000)
	_DOMAIN(apu_pll,		0x19054000, 0x3000)
	_DOMAIN(apu_top_rpc_lite,	0x1905c000, 0x1000)
	_DOMAIN(apu_intc_cfg,		0x19250000, 0x1000)
	_DOMAIN(apu_ctrlsys_cfg,	0x19419000, 0x1000)
	_DOMAIN(mvpu_top_config,	0x1912b000, 0x1000)
	_DOMAIN(apu_dla_0_config,	0x19200000, 0x1000)
	_DOMAIN(apu_dla_1_config,	0x19210000, 0x1000)
	_DOMAIN(apu_dla_2_config,	0x19220000, 0x1000)
	_DOMAIN(apu_dla_3_config,	0x19230000, 0x1000)
	_DOMAIN(tinydla_top_config,	0x19242000, 0x1000)
	_DOMAIN(sys_vlp,		0x1c000000, 0x1000)
	_DOMAIN(sys_spm,		0x1c004000, 0x1000)

	for (idx = 0 ; idx < APUPW_MAX_REGS ; idx++) {
		apupw.regs[idx] = ioremap(
				apupw.phy_addr[idx],
				apupw.remap_size[idx]);

		pr_info("%s %s (0x%08x, 0x%p, 0x%08x)\n",
				__func__,
				apupw.reg_name[idx],
				apupw.phy_addr[idx],
				apupw.regs[idx],
				apupw.remap_size[idx]);
	}
}

#if APUPW_DUMP_FROM_APMCU
static void aputop_dump_reg(enum apupw_reg idx, uint32_t offset, uint32_t size)
{
	char buf[32];
	int ret = 0;

	pr_info("%s %d/0x%x/%u begin\n", __func__, idx, offset, size);
	/* prepare pa address */
	memset(buf, 0, sizeof(buf));
	ret = snprintf(buf, 32, "phys 0x%08lx: ",
			(ulong)(apupw.phy_addr[idx]) + offset);
	/* dump content with pa as prefix */
	if (ret)
		print_hex_dump(KERN_ERR, buf, DUMP_PREFIX_OFFSET, 16, 4,
			       apupw.regs[idx] + offset, size, true);
}
#endif

static uint32_t apusys_pwr_smc_call(struct device *dev, uint32_t smc_id,
		uint32_t a2)
{
	struct arm_smccc_res res;

	arm_smccc_smc(MTK_SIP_APUSYS_CONTROL, smc_id,
			a2, 0, 0, 0, 0, 0, &res);
	if (((int) res.a0) < 0)
		dev_info(dev, "%s: smc call %d return error(%lu)\n",
				__func__,
				smc_id, res.a0);

	return res.a0;
}

/*
 * sub_func id :
 *      0 - DRV_STAT_SYNC_REG
 *      1 - MBRAIN_DATA_SYNC_0_REG
 *      2 - MBRAIN_DATA_SYNC_1_REG
 */
static void plat_get_up_drv_data(struct aputop_func_param *aputop)
{
	int sub_func = 0;
	struct arm_smccc_res res;

	sub_func = aputop->param1;

	if (sub_func == 0) {
		mbox_data = apu_readl(
				apupw.regs[apu_md32_mbox] + DRV_STAT_SYNC_REG);
	} else if (sub_func == 1) {
		mbox_data = apu_readl(
				apupw.regs[apu_md32_mbox] + MBRAIN_DATA_SYNC_0_REG);
	} else if (sub_func == 2) {
		mbox_data = apu_readl(
				apupw.regs[apu_md32_mbox] + MBRAIN_DATA_SYNC_1_REG);
	} else if (sub_func == 3) {
		arm_smccc_smc(MTK_SIP_APUSYS_CONTROL,
			      MTK_APUSYS_KERNEL_OP_APUSYS_QOS_SETTING,
			      aputop->param2, aputop->param3,
			      aputop->param4, 0, 0, 0, &res);
	} else {
		pr_info("%s#%d invalid sub_func : %d\n",
				__func__, __LINE__, sub_func);
	}
}

static void aputop_dump_pwr_reg(struct device *dev)
{
#if SMC_APUSYS_PWR_DUMP
	// dump reg in ATF log
	apusys_pwr_smc_call(dev,
			MTK_APUSYS_KERNEL_OP_APUSYS_PWR_DUMP,
			SMC_PWR_DUMP_ALL);
#endif
	// dump reg in AEE db
	apusys_pwr_smc_call(dev,
			MTK_APUSYS_KERNEL_OP_APUSYS_REGDUMP, 0);
}

#if APUPW_DUMP_FROM_APMCU
static void aputop_dump_pll_data(void)
{
	// need to 1-1 in order mapping with array in __apu_pll_init func
	uint32_t pll_base_arr[] = {MNOC_PLL_BASE, UP_PLL_BASE};
	uint32_t pll_offset_arr[] = {
				PLL1CPLL_FHCTL_HP_EN, PLL1CPLL_FHCTL_RST_CON,
				PLL1CPLL_FHCTL_CLK_CON, PLL1CPLL_FHCTL0_CFG,
				PLL1C_PLL1_CON1, PLL1CPLL_FHCTL0_DDS};
	int base_arr_size = ARRAY_SIZE(pll_base_arr);
	int offset_arr_size = ARRAY_SIZE(pll_offset_arr);
	int pll_idx;
	int ofs_idx;
	char buf[256];
	int ret = 0;

	for (pll_idx = 0 ; pll_idx < base_arr_size ; pll_idx++) {
		memset(buf, 0, sizeof(buf));
		for (ofs_idx = 0 ; ofs_idx < offset_arr_size ; ofs_idx++) {
			ret = snprintf(buf + strlen(buf),
					sizeof(buf) - strlen(buf),
					" 0x%08x",
					apu_readl(apupw.regs[apu_pll] +
						pll_base_arr[pll_idx] +
						pll_offset_arr[ofs_idx]));
			if (ret <= 0)
				break;
		}

		if (ret <= 0)
			break;
		pr_info("%s pll_base:0x%08x = %s\n", __func__,
				apupw.phy_addr[apu_pll] + pll_base_arr[pll_idx],
				buf);
	}
}
#endif

static int __apu_wake_rpc_rcx(struct device *dev)
{
	int ret = 0, val = 0;

	if (log_lvl)
		dev_info(dev, "%s before wakeup RCX APU_RPC_INTF_PWR_RDY 0x%x = 0x%x\n",
			 __func__,
			 (u32)(apupw.phy_addr[apu_rpc] + APU_RPC_INTF_PWR_RDY),
			 readl(apupw.regs[apu_rpc] + APU_RPC_INTF_PWR_RDY));

	/* Change used RV SMC call to wake up RPC */
	apusys_pwr_smc_call(dev,
			MTK_APUSYS_KERNEL_OP_APUSYS_RV_PWR_CTRL, 1);

	ret = readl_relaxed_poll_timeout_atomic(
			(apupw.regs[apu_rpc] + APU_RPC_INTF_PWR_RDY),
			val, (val & 0x1UL), 50, 10000);

	if (ret) {
		pr_info("%s polling RPC RDY timeout, ret %d\n", __func__, ret);
		/* show powerack info */
		dev_info(dev, "%s RCX APU_RPC_PWR_ACK 0x%x = 0x%x\n",
					 __func__,
					 (u32)(apupw.phy_addr[apu_rpc] + APU_RPC_PWR_ACK),
					 readl(apupw.regs[apu_rpc] + APU_RPC_PWR_ACK));
		goto out;
	}

	/*  show this once per 500ms */
	apu_info_ratelimited(dev, "%s after wakeup RCX APU_RPC_INTF_PWR_RDY 0x%x = 0x%x\n",
			     __func__,
			     (u32)(apupw.phy_addr[apu_rpc] + APU_RPC_INTF_PWR_RDY),
			     readl(apupw.regs[apu_rpc] + APU_RPC_INTF_PWR_RDY));

	/* clear vcore/rcx cgs */
	apu_writel(0xFFFFFFFF, apupw.regs[apu_intc_cfg] + 0x8);
	apu_writel(0xFFFFFFFF, apupw.regs[apu_ctrlsys_cfg] + 0x8);
out:
	return ret;
}

static int mt6993_apu_top_on(struct device *dev)
{
	int ret = 0;

	if (apupw.env < MP)
		return 0;

	if (log_lvl)
		pr_info("%s +\n", __func__);

	ret = __apu_wake_rpc_rcx(dev);

	if (ret) {
		pr_info("%s fail to wakeup RPC, ret %d\n", __func__, ret);
		aputop_dump_pwr_reg(dev);
#if APUPW_DUMP_FROM_APMCU
		aputop_dump_pll_data();
#endif
		if (ret == -EIO)
			apupw_aee_warn("APUSYS_POWER",
					"APUSYS_POWER_RPC_CFG_ERR");
		else
			apupw_aee_warn("APUSYS_POWER",
					"APUSYS_POWER_WAKEUP_FAIL");
		return -1;
	}

	if (log_lvl)
		pr_info("%s -\n", __func__);

	return 0;
}

#if APMCU_REQ_RPC_SLEEP
// backup solution : send request for RPC sleep from APMCU
static int __apu_sleep_rpc_rcx(struct device *dev)
{
	// REG_WAKEUP_CLR
	pr_info("%s step1. set REG_WAKEUP_CLR\n", __func__);
	apu_setl((BIT(10) | BIT(14) | BIT(18)), apupw.regs[apu_rpc] + APU_RPC_TOP_CON);
	apu_setl((BIT(1) | BIT(2) | BIT(6) | BIT(7) | BIT(24)), apupw.regs[apu_rpc] + APU_RPC_TOP_CON);
	udelay(10);
	// mask RPC IRQ and bypass WFI
	pr_info("%s step2. mask RPC IRQ and bypass WFI\n", __func__);
	apu_setl(1 << 7, apupw.regs[apu_rpc] + APU_RPC_TOP_SEL);
	udelay(10);
	pr_info("%s step3. raise up sleep request.\n", __func__);
	apu_writel(1, apupw.regs[apu_rpc] + APU_RPC_TOP_CON);
	udelay(100);
	dev_info(dev, "%s RCX APU_RPC_INTF_PWR_RDY 0x%x = 0x%x\n",
			__func__,
			(u32)(apupw.phy_addr[apu_rpc] + APU_RPC_INTF_PWR_RDY),
			readl(apupw.regs[apu_rpc] + APU_RPC_INTF_PWR_RDY));

	return 0;
}
#endif

static int mt6993_apu_top_off(struct device *dev)
{
	int ret = 0, val = 0;
	int rpc_timeout_val = 500000; // 500 ms

	if (apupw.env >= MP)
		return 0;

	if (log_lvl)
		pr_info("%s +\n", __func__);
#if APMCU_REQ_RPC_SLEEP
	__apu_sleep_rpc_rcx(dev);
#endif
	// blocking until sleep success or timeout, delay 50 us per round
	ret = readl_relaxed_poll_timeout_atomic(
			(apupw.regs[apu_rpc] + APU_RPC_INTF_PWR_RDY),
			val, (val & 0x1UL) == 0x0, 50, rpc_timeout_val);

	if (ret) {
		pr_info("%s polling PWR RDY timeout\n", __func__);
	} else {
		ret = readl_relaxed_poll_timeout_atomic(
				(apupw.regs[apu_rpc] + APU_RPC_STATUS),
				val, (val & 0x1UL) == 0x1, 50, 10000);
		if (ret)
			pr_info("%s polling PWR STATUS timeout\n", __func__);
	}

	if (ret) {
		pr_info(
		"%s timeout to wait RPC sleep (val:%d), ret %d\n", __func__, rpc_timeout_val, ret);
		aputop_dump_pwr_reg(dev);
#if APUPW_DUMP_FROM_APMCU
		aputop_dump_pll_data();
#endif
		apupw_aee_warn("APUSYS_POWER", "APUSYS_POWER_SLEEP_TIMEOUT");
		return -1;
	}

	if (log_lvl)
		pr_info("%s -\n", __func__);

	return 0;
}

#if TIMER_RDY
static struct workqueue_struct *limit_wq;
static struct work_struct limit_work;
static struct timer_list limit_timer;
static atomic_t limit_timer_active = ATOMIC_INIT(0);
static int last_upper_request_id = -1;
static int last_lower_request_id = -1;

static void mt6993_limit_work_func(struct work_struct *work)
{
	int upper, lower, upper_id, lower_id;

	/* Read values under lock */
	mutex_lock(&lock);
	upper = global_upper_limit;
	lower = global_lower_limit;
	upper_id = last_upper_request_id;
	lower_id = last_lower_request_id;
	mutex_unlock(&lock);

	/* Only print info when there's a real user request */
	if (upper_id != -1 || lower_id != -1) {
		apu_pr_info_ratelimited(
			"%s: upper_limit=%d (user %d), lower_limit=%d (user %d)\n", __func__,
			upper, upper_id, lower, lower_id);
	}

	/* Do first OPP table dump */
	if (!first_dump) {
		mt6993_request_opp_table();
		first_dump = 1;
	}

	/* Stop timer if freq tables are ready and no real user request */
	if (mt6993_mdla_pll_freq[OPP_TABLE_SIZE - 1] != 0 &&
		mt6993_mvpu_pll_freq[OPP_TABLE_SIZE - 1] != 0 &&
		upper_id == -1 && lower_id == -1) {
		atomic_set(&limit_timer_active, 0);
		apu_pr_info_ratelimited(
			"%s: dump_opp_table success, min_freq = %d\n",
			__func__, mt6993_mdla_pll_freq[OPP_TABLE_SIZE - 1]);
	}
}

static void mt6993_limit_timer_callback(struct timer_list *t)
{
	if (atomic_read(&limit_timer_active)) {
		queue_work(limit_wq, &limit_work);
		mod_timer(&limit_timer, jiffies + msecs_to_jiffies(5000));
	}
}

static int mt6993_timer_init(void)
{
	limit_wq = create_singlethread_workqueue("apu_limit_wq");
	if (!limit_wq)
		return -ENOMEM;

	INIT_WORK(&limit_work, mt6993_limit_work_func);
	timer_setup(&limit_timer, mt6993_limit_timer_callback, 0);

	/* Start timer to ensure OPP table dump */
	atomic_set(&limit_timer_active, 1);
	mod_timer(&limit_timer, jiffies + msecs_to_jiffies(2000));

	return 0;
}

static void mt6993_timer_cleanup(void)
{
	atomic_set(&limit_timer_active, 0);
	del_timer_sync(&limit_timer);
	cancel_work_sync(&limit_work);
	destroy_workqueue(limit_wq);
}
#endif

/* for apu_sw_throttle update upper/lower bounds */
static int mt6993_update_bounds(void)
{
	int new_upper_limit = mt6993_user_max_opp - 1;
	int new_lower_limit = USER_MIN_OPP_VAL + 1;
	int irregular_limits[CLIENT_NUM];
	int irregular_count = 0;
	int skip = 0;
	int upper_id = -1, lower_id = -1;
	struct client_work *cw;

	list_for_each_entry(cw, &client_list, list) {
		if (cw->upper_limit > new_upper_limit) {
			new_upper_limit = cw->upper_limit;
			upper_id = cw->request_id;
		}
		if (cw->lower_limit < new_lower_limit) {
			new_lower_limit = cw->lower_limit;
			lower_id = cw->request_id;
		}
	}

	/* Skip irregular lower_limit and reset new lower_limits */
	if (new_lower_limit < new_upper_limit) {
		pr_info("%s: lower_limit %d cannot be greater than upper_limit %d, Error.\n",
				__func__, new_lower_limit, new_upper_limit);
		list_for_each_entry(cw, &client_list, list) {
			if (cw->lower_limit == new_lower_limit) {
				irregular_limits[irregular_count++] = new_lower_limit;
				pr_info("%s: skip modify lower_limit here.\n", __func__);
			}
		}

		new_upper_limit = mt6993_user_max_opp - 1;
		new_lower_limit = USER_MIN_OPP_VAL + 1;
		list_for_each_entry(cw, &client_list, list) {
			skip = 0;
			for (int i = 0; i < irregular_count; i++) {
				if (cw->lower_limit == irregular_limits[i]) {
					skip = 1;
					break;
				}
			}
			if (skip)
				continue;
			if (cw->upper_limit > new_upper_limit)
				new_upper_limit = cw->upper_limit;
			if (cw->lower_limit < new_lower_limit)
				new_lower_limit = cw->lower_limit;
		}
#if LOCAL_DBG
		pr_info("%s: Now new_upper_limit = %d, new_lower_limit = %d\n",
				__func__, new_upper_limit, new_lower_limit);
#endif
	}

	if (new_upper_limit == global_upper_limit && new_lower_limit == global_lower_limit) {
#if LOCAL_DBG
		pr_info("%s: bounds not changed.\n", __func__);
#endif
		return -EAGAIN;
	}

#if TIMER_RDY
	/* Update request IDs for logging */
	last_upper_request_id = upper_id;
	last_lower_request_id = lower_id;

	/* Start/restart timer if limits are not at default values */
	if (new_upper_limit != mt6993_user_max_opp || new_lower_limit != USER_MIN_OPP_VAL) {
		atomic_set(&limit_timer_active, 1);
		mod_timer(&limit_timer, jiffies + msecs_to_jiffies(5000));
	} else {
		atomic_set(&limit_timer_active, 0);
	}
#endif

	global_upper_limit = new_upper_limit;
	global_lower_limit = new_lower_limit;

	return 0;
}

#if NEED_CHK
static void mt6993_verify_bounds(void)
{
	struct client_work *cw;
	int expected_lower_limit = USER_MIN_OPP_VAL + 1;
	int expected_upper_limit = mt6993_user_max_opp - 1;
	int irregular_limits[CLIENT_NUM];
	int irregular_count = 0;
	int skip;

	list_for_each_entry(cw, &client_list, list) {
		if (cw->lower_limit < expected_lower_limit)
			expected_lower_limit = cw->lower_limit;
		if (cw->upper_limit > expected_upper_limit)
			expected_upper_limit = cw->upper_limit;
	}

	if (expected_lower_limit < expected_upper_limit) {
		list_for_each_entry(cw, &client_list, list) {
			if (cw->lower_limit == expected_lower_limit)
				irregular_limits[irregular_count++] = expected_lower_limit;
		}

		expected_lower_limit = USER_MIN_OPP_VAL + 1;
		expected_upper_limit = mt6993_user_max_opp - 1;

		list_for_each_entry(cw, &client_list, list) {
			skip = 0;
			for (int i = 0; i < irregular_count; i++) {
				if (cw->lower_limit == irregular_limits[i]) {
					skip = 1;
					break;
				}
			}
			if (skip)
				continue;
			if (cw->lower_limit < expected_lower_limit)
				expected_lower_limit = cw->lower_limit;
			if (cw->upper_limit > expected_upper_limit)
				expected_upper_limit = cw->upper_limit;
		}
	}

	if (expected_lower_limit != global_lower_limit || expected_upper_limit != global_upper_limit) {
		pr_info("%s: Limit inconsistency detected: expected lower %d, upper %d, but got lower %d, upper %d\n",
				__func__, expected_lower_limit, expected_upper_limit,
				global_lower_limit, global_upper_limit);
	}

}
#endif

/* maintain nodes & judge final upper_limit & lower_limit to APU */
int mt6993_set_freq_limit(int upper_limit, int lower_limit, int *request_id, int calltype)
{
	struct client_work *cw;
	bool found = false;
	int ret;
	int type = calltype;
	uint32_t currnet_opp = 0, target_opp = 0, tmp, upper0 = 0, lower0 = 0;

	// mapping user opp to real opp
	if (type == SW_THROTTLE_SYSFS) { // sysfs node
		upper_limit = upper_limit + mt6993_user_max_opp;
		lower_limit = lower_limit + mt6993_user_max_opp;
	} else if (type == SW_THROTTLE_PT_THERMAL) // thermal/PT
		upper_limit = upper_limit + mt6993_user_max_opp;
	// type = 2 -> Limit HAL cmd -> do not shift.

	// real opp range is from 0 to 15
	if ((lower_limit > USER_MIN_OPP_VAL || lower_limit < mt6993_user_max_opp) ||
		(upper_limit > USER_MIN_OPP_VAL || upper_limit < mt6993_user_max_opp)) {
#if LOCAL_DBG
		pr_info("%s: Error, limits out of range: lower_limit (%d), upper_limit (%d)\n",
				__func__, lower_limit, upper_limit);
#endif
		if (lower_limit > USER_MIN_OPP_VAL) {
			lower_limit = USER_MIN_OPP_VAL;
#if LOCAL_DBG
			pr_info("%s: setting lower_limit to %d\n",
				__func__, lower_limit);
#endif
			}
		else
			return -ERANGE;
	}

	if (lower_limit < upper_limit) {
#if LOCAL_DBG
		pr_info("%s: Error, upper_limit (%d) cannot be bigger than lower_limit (%d)\n",
				__func__, lower_limit, upper_limit);
#endif
		return -EINVAL;
	}

	mutex_lock(&lock);
	list_for_each_entry(cw, &client_list, list) {
		if (cw->request_id == *request_id) {
			found = true;
			break;
		}
	}

	if (found) {
		/* update existing nodes values */
		cw->lower_limit = lower_limit;
		cw->upper_limit = upper_limit;
#if LOCAL_DBG
		pr_info("%s: updated existing node, and request_id is %d\n",
				__func__, *request_id);
#endif
		} else {
			cw = kmalloc(sizeof(*cw), GFP_KERNEL);
		if (!cw) {
			mutex_unlock(&lock);
			return -ENOMEM;
		}
		cw->lower_limit = lower_limit;
		cw->upper_limit = upper_limit;
		/* record id number */
		cw->request_id = *request_id;
		list_add(&cw->list, &client_list);
#if LOCAL_DBG
		pr_info("%s: added new node, and request_id is %d\n", __func__, cw->request_id);
#endif
	}

	ret = mt6993_update_bounds();
	/* case1: throttle info from apu_sw_throttle */
	if (ret == 0 && type == SW_THROTTLE_PT_THERMAL) {
		apu_pr_info_ratelimited("%s: upper_limit=%d (user %d), lower_limit=%d (user %d)\n", __func__,
		global_upper_limit, last_upper_request_id, global_lower_limit, last_lower_request_id);
		mt6993_aputop_opp_limit(global_upper_limit, global_lower_limit, 1);
		if (sw_throttle_sync_mode == 1) { // if sync mode is on, polling opp level
			unsigned long timeout = jiffies + msecs_to_jiffies(1000); // 1 second timeout

			do {
				udelay(1000);
				tmp = apu_readl(
					(apupw.regs[apu_md32_mbox] + ENGINE_ONOFF_OPP_SYNC_REG));
				currnet_opp = (tmp >> 16) & 0xF;
				target_opp = (tmp >> 20) & 0xF;
				upper0 = (tmp >> 24) & 0xF;
				lower0 = (tmp >> 28) & 0xF;
				if ((currnet_opp != 0) && (target_opp != 0) &&
				    (upper0 == 1) && (lower0 == USER_MIN_OPP_VAL))
					break;
				if (time_after(jiffies, timeout)) {
					apu_pr_info_ratelimited("%s: timeout waiting for OPP sync\n", __func__);
					ret = -ETIMEDOUT;
					break;
				}
				//udelay(50);
			} while (1);
			#if LOCAL_DBG
			apu_pr_info_ratelimited("%s, currnet_opp = %08x", __func__, currnet_opp);
			#endif
			sw_throttle_sync_mode = 0; // clr sync mode after done.
		}
	} else if (ret == 0 && type == SW_THROTTLE_SYSFS) {
		apu_pr_info_ratelimited("%s: input from sysfs, detected bounds changed, sending to apu\n", __func__);
		apu_pr_info_ratelimited(
		"%s: upper_limit=%d (user %d), lower_limit=%d (user %d)\n", __func__,
		global_upper_limit, last_upper_request_id, global_lower_limit, last_lower_request_id);
		mt6993_aputop_opp_limit(global_upper_limit, global_lower_limit, 2);
	} else if (ret == 0 && type == SW_THROTTLE_LIMIT_HAL) {
#if LOCAL_DBG
		pr_info("%s: input from limit hal cmd, detected bounds changed, sending to apu\n", __func__);
#endif
		mt6993_aputop_opp_limit(global_upper_limit, global_lower_limit, 2);
	} else {
#if LOCAL_DBG
		pr_info("%s: detected bounds not changed, skip sending to apu\n", __func__);
#endif
		mutex_unlock(&lock);
		return -EINVAL;
	}

#if NEED_CHK
	mt6993_verify_bounds();
#endif
	mutex_unlock(&lock);

	return ret;
}

static int mt6993_client_input_show(struct seq_file *m, void *v)
{
	struct client_work *cw;

	if (!first_dump) {
		mt6993_request_opp_table();
		first_dump = 1;
	}

	mutex_lock(&lock);

	if (list_empty(&client_list)) {
		seq_puts(m, "Client list is empty\n");
	} else {
		list_for_each_entry(cw, &client_list, list) {
			if(cw->request_id == 5)
				seq_printf(m, "%d,%d\n",
					mt6993_mdla_pll_freq[cw->upper_limit], mt6993_mvpu_pll_freq[cw->upper_limit]);
		}
	}

	mutex_unlock(&lock);

	return 0;
}

static inline int freq_over_range_check(int freq)
{
	if (freq > mt6993_mdla_pll_freq[mt6993_user_max_opp])
		return mt6993_mdla_pll_freq[mt6993_user_max_opp];
	else if (freq < mt6993_mdla_pll_freq[USER_MIN_OPP_VAL])
		return mt6993_mdla_pll_freq[USER_MIN_OPP_VAL];
	else
		return freq;
}

static void mt6993_prepare_freq_input(int upper_limit, int lower_limit, int *opp_max, int *opp_min)
{
	int tmp_opp_min = -1;
	int tmp_opp_max = -1;

	/* if opp table is not dump, request opp tbl first */
	if (!first_dump) {
		mt6993_request_opp_table();
		first_dump = 1;
	}

	upper_limit = freq_over_range_check(upper_limit);
	lower_limit = freq_over_range_check(lower_limit);

	for (int i = OPP_TABLE_SIZE-1; i >= 0; i--) {
		int freq = mt6993_mdla_pll_freq[i];

		if (freq >= lower_limit) {
			tmp_opp_min = i;
			break;
		}
	}

	for (int i = 0; i < OPP_TABLE_SIZE; i++) {
		int freq = mt6993_mdla_pll_freq[i];

		// Skip 0 frequency entries
		if (freq == 0)
			continue;

		if (freq <= upper_limit) {
			tmp_opp_max = i;
			break;
		}
	}
	if (mt6993_user_max_opp == 3) {
		tmp_opp_max = tmp_opp_max - mt6993_user_max_opp;
		tmp_opp_min = tmp_opp_min - mt6993_user_max_opp;
	}

	if (upper_limit == lower_limit)
		tmp_opp_min = tmp_opp_max;

	if (lower_limit < mt6993_mdla_pll_freq[OPP_TABLE_SIZE-1])
		tmp_opp_min = 15 - mt6993_user_max_opp; // set to opp15

	if (upper_limit > mt6993_mdla_pll_freq[mt6993_user_max_opp])
		tmp_opp_max = 0; // set to opp0

	if (tmp_opp_min < tmp_opp_max) {
		pr_info("%s: opp_max=%d, opp_min=%d\n , lower limit cannot be greater than upper limit!\n",
				__func__, tmp_opp_max, tmp_opp_min);
	} else {
		pr_info("%s: opp_max=%d, opp_min=%d\n", __func__, tmp_opp_max, tmp_opp_min);
		*opp_max = tmp_opp_max;
		*opp_min = tmp_opp_min;
	}

}

static ssize_t mt6993_handle_client_input(struct file *file,
	const char __user *buf, size_t count, loff_t *ppos)
{
	int lower_limit = 0, upper_limit = 0;
	int ret;
	int opp_max, opp_min;
	char *input;
	char *pos, *pos2;

	input = kzalloc(count + 1, GFP_KERNEL);
	if (!input)
		return -ENOMEM;

	if (copy_from_user(input, buf, count)) {
		kfree(input);
		return -EFAULT;
	}

	input[count] = '\0';
	pos = strchr(input, ' ');
	if (pos) {
		*pos = '\0';
		ret = kstrtoint(input, 0, &upper_limit);
		if (ret)
			goto out;

		pos++;
		if (!*pos) {
			lower_limit = 0;
		} else {
			pos2 = strchr(pos, ' ');
			if (pos2) {
				*pos2 = '\0';
				if (*(pos2 + 1) && *(pos2 + 1) != '\n') {
					ret = -EINVAL;
					goto out;
				}
			}
			ret = kstrtoint(pos, 0, &lower_limit);
			if (ret)
				goto out;
		}
	} else {
		/* only one token, take it as upper_limit */
		ret = kstrtoint(input, 0, &upper_limit);
		if (ret)
			goto out;
	}

	if (lower_limit > upper_limit) {
		pr_debug("Upper limit is smaller than lower limit. Adjusting values.\n");
		ret = -EINVAL;
		goto out;
	}

	mt6993_prepare_freq_input(upper_limit, lower_limit, &opp_max, &opp_min);
	ret = mt6993_set_freq_limit(opp_max, opp_min, &sys_request_id, SW_THROTTLE_SYSFS);
	if (ret)
		goto out;

	if (sys_request_id != -1)
		pr_info("Generated request_id: %d\n", sys_request_id);

	ret = count;
out:
	kfree(input);
	return ret;
}

static int mt6993_client_input_open(struct inode *inode, struct file *file)
{
	return single_open(file, mt6993_client_input_show, NULL);
}

static const struct proc_ops client_input_ops = {
	.proc_open    = mt6993_client_input_open,
	.proc_read    = seq_read,
	.proc_write   = mt6993_handle_client_input,
	.proc_lseek   = seq_lseek,
	.proc_release = single_release,
};

void mt6993_activate_apu_cooling_device(struct platform_device *pdev)
{
	struct apu_cooling_device *apu_cdev = (struct apu_cooling_device *)platform_get_drvdata(pdev);

	if (apu_cdev->status == APUCDEV_NOT_READY){
		apu_cdev->target_state = APU_COOLING_UNLIMITED_STATE;
		apu_cdev->unlimite_state = APU_COOLING_UNLIMITED_STATE;
		apu_cdev->max_state = USER_MIN_OPP_VAL - mt6993_user_max_opp;
		apu_cdev->status = APUCDEV_READY;
		thermal_cooling_device_update(apu_cdev->cdev);
		pr_info("%s: %s ready.\n", __func__, apu_cdev->name);
	}
}

static int mt6993_opp_proc_show(struct seq_file *m, void *v)
{
	int i;

	if (!first_dump) {
		mt6993_request_opp_table();
		first_dump = 1;
	}

	seq_puts(m, "APU Support Frequency points (Unit is KHZ), (MDLA, MVPU)\n");
	for (i = 0; i < ARRAY_SIZE(mt6993_mdla_pll_freq); i++) {
		if (mt6993_mdla_pll_freq[i] == 0)
			continue;
		else if (mt6993_mdla_pll_freq[i] > 1000000) {
			seq_printf(m, "%d, ", mt6993_mdla_pll_freq[i]);
			if (mt6993_mvpu_pll_freq[i] < 1000000)
				seq_printf(m, " %d\n", mt6993_mvpu_pll_freq[i]);
			else
				seq_printf(m, "%d\n", mt6993_mvpu_pll_freq[i]);
		} else {
			seq_printf(m, " %d, ", mt6993_mdla_pll_freq[i]);
			seq_printf(m, " %d\n", mt6993_mvpu_pll_freq[i]);
		}
	}

	return 0;
}

static int mt6993_opp_proc_open(struct inode *inode, struct file *file)
{
	return single_open(file, mt6993_opp_proc_show, NULL);
}

static const struct proc_ops opp_proc_ops = {
	.proc_open    = mt6993_opp_proc_open,
	.proc_read    = seq_read,
	.proc_lseek   = seq_lseek,
	.proc_release = single_release,
};

/* show engine current frequency in procfs */
static int mt6993_engine_freq_proc_show(struct seq_file *m, void *v)
{
	uint32_t opp = 0, mbox_status = 0;
	int nearest_freq, mdla_ret = 0, mvpu_ret = 0;
	const char *type = (const char *)m->private;

	mbox_status = apu_readl(
			(apupw.regs[apu_md32_mbox] + ENGINE_ONOFF_OPP_SYNC_REG));
	pr_info("%s, mbox_status = %08x", __func__, mbox_status);
	opp = (mbox_status >> 16) & 0xF;
	mbox_status = mbox_status & 0xFFFF;
	mbox_status = mbox_status >> 2;

	if (!first_dump) {
		mt6993_request_opp_table();
		first_dump = 1;
	}

	if (!mbox_status) {
		seq_puts(m, "0\n");
		goto out;
	}

	if (((mbox_status >> 0) & 0x1) != 0x1)
		mdla_ret += 1;

	if (((mbox_status >> 1) & 0x1) != 0x1)
		mdla_ret += 1;

	if (((mbox_status >> 2) & 0x1) != 0x1)
		mdla_ret += 1;

	if (((mbox_status >> 3) & 0x1) != 0x1)
		mdla_ret += 1;

	if (((mbox_status >> 4) & 0x1) != 0x1)
		mvpu_ret += 1;


	if (strcmp(type, "mdla") == 0) {
		if (mdla_ret == 4) {
			nearest_freq = 0;
			seq_printf(m, "%d\n", nearest_freq);
			goto out;
		}

		nearest_freq = mt6993_mdla_pll_freq[opp];
	} else if (strcmp(type, "mvpu") == 0) {
		if (mvpu_ret == 1) {
			nearest_freq = 0;
			seq_printf(m, "%d\n", nearest_freq);
			goto out;
		}

		nearest_freq = mt6993_mvpu_pll_freq[opp];
	} else
		nearest_freq = 0;

	seq_printf(m, "%d\n", nearest_freq);
out:
	return 0;
}

static int mt6993_engine_freq_proc_open(struct inode *inode, struct file *file)
{
	return single_open(file, mt6993_engine_freq_proc_show, pde_data(inode));
}

static const struct proc_ops engine_freq_proc_ops = {
	.proc_open    = mt6993_engine_freq_proc_open,
	.proc_read    = seq_read,
	.proc_lseek   = seq_lseek,
	.proc_release = single_release,
};

static struct proc_dir_entry *apudvfs_dir;

static int mt6993_init_user_max_opp(struct platform_device *pdev)
{
	struct device_node *node;
	struct tag_chipid *chip_id = NULL;
	int len;

	node = of_find_node_by_path("/chosen");
	if (!node)
		node = of_find_node_by_path("/chosen@0");

	if (!node) {
		dev_info(&pdev->dev, "%s chosen node not found in device tree\n", __func__);
		return -ENODEV;
	}

	chip_id = (struct tag_chipid *)of_get_property(node, "atag,chipid", &len);
	if (!chip_id) {
		dev_info(&pdev->dev, "%s could not found atag,chipid in chosen\n", __func__);
		return -ENODEV;
	}

	mt6993_user_max_opp = chip_id->sw_ver == CHIP_VER_E1 ? 3 : 0;
	dev_info(&pdev->dev, "%s current sw version:%s, minimum_opp:%d\n", __func__,
		chip_id->sw_ver == CHIP_VER_E1 ? "E1" : "E2", USER_MIN_OPP_VAL - mt6993_user_max_opp);

	global_upper_limit = mt6993_user_max_opp;

	return 0;
}

#define RST_HINT_BIT (7)

/* Enum for all power_on/time and power_on/reset nodes */
enum npu_pwr_stats_entry_id {
	TIME_MVPUTOP      = 0x0,
	TIME_MVPU0        = 0x1,
	TIME_MVPU1        = 0x2,
	TIME_MDLA0        = 0x3,
	TIME_MDLA1        = 0x4,
	TIME_MDLA2        = 0x5,
	TIME_MDLA3        = 0x6,
	TIME_ALL_ENGINES  = 0x7,
	TIME_ENGINE_MAX   = 0x8,
	RESET_MVPUTOP     = BIT(RST_HINT_BIT) | 0x0,
	RESET_MVPU0       = BIT(RST_HINT_BIT) | 0x1,
	RESET_MVPU1       = BIT(RST_HINT_BIT) | 0x2,
	RESET_MDLA0       = BIT(RST_HINT_BIT) | 0x3,
	RESET_MDLA1       = BIT(RST_HINT_BIT) | 0x4,
	RESET_MDLA2       = BIT(RST_HINT_BIT) | 0x5,
	RESET_MDLA3       = BIT(RST_HINT_BIT) | 0x6,
	RESET_ALL_ENGINES = BIT(RST_HINT_BIT) | 0x7,
	RESET_ENGINE_MAX  = BIT(RST_HINT_BIT) | 0x8,
};

enum npu_power_on_stats_type {
	TIME_NPU = 0,
	RESET_NPU = 1,
};

enum npu_freq_stats_type {
	TIME_IN_STATES = 0,
	RESET_NPUFREQ = 1,
};

static struct proc_dir_entry *npu_pwr_stats_root;
static struct proc_dir_entry *npu_dir, *npu_power_on_dir, *npu_npufreq_dir;
static struct proc_dir_entry *engine_dirs[TIME_ENGINE_MAX];
static struct proc_dir_entry *engine_power_on_dirs[TIME_ENGINE_MAX];

static const char * const engine_names[] = {
	"mvputop", "mvpu0", "mvpu1", "mdla0", "mdla1", "mdla2", "mdla3", "all_engines"
};

static struct npupw_stts npupw_stts_data;

/* --- Show functions --- */
static int npupw_stts_all_seq_show(struct seq_file *m, void *v)
{
	int ret = 0;

	ret = mt6993_request_npu_pwr_stats(NPU_STTS_ALL, REQUEST_ONLY, &npupw_stts_data);

	if (ret) {
		seq_puts(m, "request failed!\n");
		ret = -EINVAL;
		goto out;
	}

	seq_puts(m, "<-- NPU on -->\n");
	seq_printf(m, "%lld us\n", npupw_stts_data.npu_on_time_us);

	seq_puts(m, "<-- OPP time in stats -->\n");
	for (int i_opp = 0; i_opp < OPP_TABLE_SIZE; ++i_opp)
		seq_printf(m, "opp%-2d %lld us\n", i_opp, npupw_stts_data.time_in_states_us[i_opp]);

	seq_puts(m, "<-- Engine on -->\n");
	for (int e_id = 0; e_id < TIME_ALL_ENGINES; ++e_id)
		seq_printf(m, "%-7s %lld us\n", engine_names[e_id], npupw_stts_data.engine_on_time_us[e_id]);

out:
	return 0;
}

static int npupw_stts_npu_on_seq_show(struct seq_file *m, void *v)
{
	int ret = 0;
	uint32_t type = (uint32_t)(uintptr_t)m->private;

	npupw_stts_data.npu_on_time_us = 0;

	if (type == TIME_NPU) {
		ret = mt6993_request_npu_pwr_stats(NPU_STTS_NPU_ON, REQUEST_ONLY, &npupw_stts_data);
		if (ret != 0) {
			seq_puts(m, "request failed!\n");
			ret = -EINVAL;
			goto out;
		}
	} else if (type == RESET_NPU) {
		ret = mt6993_request_npu_pwr_stats(NPU_STTS_NPU_ON, RESET_ONLY, &npupw_stts_data);
		if (ret != 0) {
			seq_puts(m, "reset failed!\n");
			ret = -EINVAL;
		}
		goto out;
	} else {
		pr_info("unknown argument!\n");
		ret = -EINVAL;
		goto out;
	}

	seq_printf(m, "%lld us\n", npupw_stts_data.npu_on_time_us);

out:
	return ret;
}

static int npupw_stts_npufreq_seq_show(struct seq_file *m, void *v)
{
	int ret = 0;
	uint32_t type = (uint32_t)(uintptr_t)m->private;

	memset(npupw_stts_data.time_in_states_us, 0, sizeof(npupw_stts_data.time_in_states_us));

	if (type == TIME_IN_STATES) {
		ret = mt6993_request_npu_pwr_stats(NPU_STTS_NPUFREQ, REQUEST_ONLY, &npupw_stts_data);
		if (ret != 0) {
			seq_puts(m, "request failed!\n");
			ret = -EINVAL;
			goto out;
		}
	} else if (type == RESET_NPUFREQ) {
		ret = mt6993_request_npu_pwr_stats(NPU_STTS_NPUFREQ, RESET_ONLY, &npupw_stts_data);
		if (ret != 0) {
			seq_puts(m, "reset failed!\n");
			ret = -EINVAL;
		}
		goto out;
	} else {
		pr_info("unknown argument!\n");
		ret = -EINVAL;
		goto out;
	}

	for (int i_opp = 0; i_opp < OPP_TABLE_SIZE; ++i_opp)
		seq_printf(m, "opp%-2d %lld us\n", i_opp, npupw_stts_data.time_in_states_us[i_opp]);

out:
	return 0;
}

static int npupw_stts_engine_on_seq_show(struct seq_file *m, void *v)
{
	int ret = 0;
	enum npu_pwr_stats_entry_id id = (enum npu_pwr_stats_entry_id)(uintptr_t)m->private;
	enum NPU_ENGINE eng_id = (id & 0x7);
	enum NPUPW_STTS_REQ_MODE req_mode = REQUEST_ONLY;
	const char *type = "time";

	if ((id & BIT(RST_HINT_BIT))) {
		type = "reset";
		req_mode = RESET_ONLY;
	}

	memset(npupw_stts_data.engine_on_time_us, 0, sizeof(npupw_stts_data.engine_on_time_us));

	if (req_mode == REQUEST_ONLY) {
		ret = mt6993_request_npu_pwr_stats(NPU_STTS_ENGINE_ON, req_mode, &npupw_stts_data);
		if (ret != 0) {
			seq_puts(m, "request failed!\n");
			ret = -EINVAL;
			goto out;
		}
	} else if (req_mode == RESET_ONLY) {
		ret = mt6993_request_npu_pwr_stats(NPU_STTS_ENGINE_ON, req_mode, &npupw_stts_data);
		if (ret != 0) {
			seq_puts(m, "reset failed!\n");
			ret = -EINVAL;
		}
		goto out;
	} else {
		pr_info("unknown argument!\n");
		ret = -EINVAL;
	}

	if (id == TIME_ALL_ENGINES) {
		for (int e_id = 0; e_id < TIME_ALL_ENGINES; ++e_id)
			seq_printf(m, "%-7s %lld us\n", engine_names[e_id], npupw_stts_data.engine_on_time_us[e_id]);
	} else
		seq_printf(m, "%-7s %lld us\n", engine_names[eng_id], npupw_stts_data.engine_on_time_us[eng_id]);

out:
	return 0;
}

/* --- Open functions --- */

static int npupw_stts_all_sqopen(struct inode *inode, struct file *file)
{
	return single_open(file, npupw_stts_all_seq_show, NULL);
}

static int npupw_stts_npu_on_sqopen(struct inode *inode, struct file *file)
{
	return single_open(file, npupw_stts_npu_on_seq_show, inode->i_private);
}

static int npupw_stts_npufreq_sqopen(struct inode *inode, struct file *file)
{
	return single_open(file, npupw_stts_npufreq_seq_show, inode->i_private);
}

static int npupw_stts_engine_on_sqopen(struct inode *inode, struct file *file)
{
	return single_open(file, npupw_stts_engine_on_seq_show, inode->i_private);
}

/* --- Proc ops --- */
static const struct proc_ops npupw_stts_all_ops = {
	.proc_open    = npupw_stts_all_sqopen,
	.proc_read    = seq_read,
	.proc_lseek   = seq_lseek,
	.proc_release = single_release,
};

static const struct proc_ops npupw_stts_npu_on_ops = {
	.proc_open    = npupw_stts_npu_on_sqopen,
	.proc_read    = seq_read,
	.proc_lseek   = seq_lseek,
	.proc_release = single_release,
};

static const struct proc_ops npupw_stts_npufreq_ops = {
	.proc_open    = npupw_stts_npufreq_sqopen,
	.proc_read    = seq_read,
	.proc_lseek   = seq_lseek,
	.proc_release = single_release,
};

static const struct proc_ops npupw_stts_engine_ops = {
	.proc_open    = npupw_stts_engine_on_sqopen,
	.proc_read    = seq_read,
	.proc_lseek   = seq_lseek,
	.proc_release = single_release,
};

/* --- Main Procfs Init Function --- */
int mt6993_apu_top_procfs_init(void)
{
	int ret = 0;

	npu_pwr_stats_root = proc_mkdir("npu_pwr_stats", NULL);
	ret = IS_ERR_OR_NULL(npu_pwr_stats_root);
	if (ret) {
		pr_info("failed to create npu_pwr_stats dir\n");
		goto out;
	}

	if (IS_ERR_OR_NULL(proc_create("all", 0444, npu_pwr_stats_root, &npupw_stts_all_ops))) {
		pr_info("failed to create npu_pwr_stats/all\n");
		ret = -ENOMEM;
		goto out;
	}

	npu_dir = proc_mkdir("npu", npu_pwr_stats_root);
	ret = IS_ERR_OR_NULL(npu_dir);
	if (ret) {
		pr_info("failed to create npu dir\n");
		goto out;
	}
	npu_power_on_dir = proc_mkdir("power_on", npu_dir);
	ret = IS_ERR_OR_NULL(npu_power_on_dir);
	if (ret) {
		pr_info("failed to create npu/power_on dir\n");
		goto out;
	}
	npu_npufreq_dir = proc_mkdir("npufreq", npu_dir);
	ret = IS_ERR_OR_NULL(npu_npufreq_dir);
	if (ret) {
		pr_info("failed to create npu/npufreq dir\n");
		goto out;
	}

	if (IS_ERR_OR_NULL(
			proc_create_data("time", 0444, npu_power_on_dir,
				&npupw_stts_npu_on_ops, (void *)TIME_NPU))) {
		pr_info("failed to create npu/power_on/time\n");
		ret = -ENOMEM;
		goto out;
	}
	if (IS_ERR_OR_NULL(
			proc_create_data("reset", 0444, npu_power_on_dir,
				&npupw_stts_npu_on_ops, (void *)RESET_NPU))) {
		pr_info("failed to create npu/power_on/reset\n");
		ret = -ENOMEM;
		goto out;
	}

	if (IS_ERR_OR_NULL(
			proc_create_data("time_in_states", 0444, npu_npufreq_dir,
				&npupw_stts_npufreq_ops, (void *)TIME_IN_STATES))) {
		pr_info("failed to create npu/npufreq/time_in_states\n");
		ret = -ENOMEM;
		goto out;
	}
	if (IS_ERR_OR_NULL(
			proc_create_data("reset", 0444, npu_npufreq_dir,
				&npupw_stts_npufreq_ops, (void *)RESET_NPUFREQ))) {
		pr_info("failed to create npu/npufreq/reset\n");
		ret = -ENOMEM;
		goto out;
	}

	/* Simplified proc node creation for engines */
	static const int engine_enum_time[TIME_ENGINE_MAX] = {
		TIME_MVPUTOP, TIME_MVPU0, TIME_MVPU1, TIME_MDLA0,
		TIME_MDLA1,   TIME_MDLA2, TIME_MDLA3, TIME_ALL_ENGINES
	};
	static const int engine_enum_reset[TIME_ENGINE_MAX] = {
		RESET_MVPUTOP, RESET_MVPU0, RESET_MVPU1, RESET_MDLA0,
		RESET_MDLA1,   RESET_MDLA2, RESET_MDLA3, RESET_ALL_ENGINES
	};

	for (int i = 0; i < TIME_ENGINE_MAX; ++i) {
		engine_dirs[i] = proc_mkdir(engine_names[i], npu_pwr_stats_root);
		ret = IS_ERR_OR_NULL(engine_dirs[i]);
		if (ret) {
			pr_info("failed to create %s dir\n", engine_names[i]);
			ret = -ENOMEM;
			goto out;
		}
		engine_power_on_dirs[i] = proc_mkdir("power_on", engine_dirs[i]);
		ret = IS_ERR_OR_NULL(engine_power_on_dirs[i]);
		if (ret) {
			pr_info("failed to create %s/power_on dir\n", engine_names[i]);
			ret = -ENOMEM;
			goto out;
		}
		if (IS_ERR_OR_NULL(
				proc_create_data("time", 0444,
					engine_power_on_dirs[i], &npupw_stts_engine_ops,
					(void *)(uintptr_t)engine_enum_time[i]))) {
			pr_info("failed to create %s/power_on/time\n", engine_names[i]);
			ret = -ENOMEM;
			goto out;
		}
		if (IS_ERR_OR_NULL(
				proc_create_data("reset", 0444,
					engine_power_on_dirs[i], &npupw_stts_engine_ops,
					(void *)(uintptr_t)engine_enum_reset[i]))) {
			pr_info("failed to create %s/power_on/reset\n", engine_names[i]);
			ret = -ENOMEM;
			goto out;
		}
	}

	ret = 0;
out:
	return ret;
}

/* Cleanup all procfs entries created by mt6993_apu_top_procfs_init */
void mt6993_apu_top_procfs_exit(void)
{
	/* Remove all engines procfs entries */
	for (int i = 0; i < TIME_ENGINE_MAX; ++i) {
		struct proc_dir_entry *engine_dir = engine_dirs[i];
		struct proc_dir_entry *engine_power_on_dir = engine_power_on_dirs[i];

		if (!IS_ERR_OR_NULL(engine_dir)) {
			if (!IS_ERR_OR_NULL(engine_power_on_dir)) {
				remove_proc_entry("time", engine_power_on_dir);
				remove_proc_entry("reset", engine_power_on_dir);
				remove_proc_entry("power_on", engine_dir);
			}
			remove_proc_entry(engine_names[i], npu_pwr_stats_root);
		}
	}

	/* Remove NPU npufreq */
	if (!IS_ERR_OR_NULL(npu_npufreq_dir)) {
		remove_proc_entry("reset", npu_npufreq_dir);
		remove_proc_entry("time_in_states", npu_npufreq_dir);
		remove_proc_entry("npufreq", npu_dir);
	}

	/* Remove NPU power_on */
	if (!IS_ERR_OR_NULL(npu_power_on_dir)) {
		remove_proc_entry("reset", npu_power_on_dir);
		remove_proc_entry("time", npu_power_on_dir);
		remove_proc_entry("power_on", npu_dir);
	}

	/* Remove NPU */
	if (!IS_ERR_OR_NULL(npu_dir))
		remove_proc_entry("npu", npu_pwr_stats_root);

	/* Remove "all" */
	remove_proc_entry("all", npu_pwr_stats_root);

	/* Remove root */
	remove_proc_entry("npu_pwr_stats", NULL);
}

static int mt6993_apu_top_pb(struct platform_device *pdev)
{
	int ret = 0, val = 0;
	unsigned int reg_data;
	struct arm_smccc_res res;
	int init_max, init_min;

	/* Initialize max_user_opp first */
	ret = mt6993_init_user_max_opp(pdev);
	if (ret)
		dev_info(&pdev->dev, "%s failed to init max_user_opp, set to 0\n", __func__);

	pr_info("%s +%d\n", __func__, apupw.env);

	init_reg_base();

	if (apupw.env < MP) {
		mt6993_power_init(pdev, &apupw); // remove lk2 init flow, init apu from here now

#if PRELOAD_ACE_FW
		ret = mt6993_load_ce_bin();
		if (ret != 0)
			pr_info("%s load fw error\n", __func__);
#else
		pr_info("%s bypass load fw in aputop\n", __func__);
#endif
		ret = mt6993_all_on(pdev);
	} else {
		mt6993_apu_top_on(&pdev->dev);

		ret = readl_relaxed_poll_timeout_atomic(
				(apupw.regs[apu_rpc] + APU_RPC_INTF_PWR_RDY),
				val, (val & 0x1UL), 50, 10000);
	}

	mt6993_activate_apu_cooling_device(pdev);

	//init vapu are sram
	init_max = mt6993_user_max_opp;
	init_min = USER_MIN_OPP_VAL;
	reg_data = (
			((init_max & 0x3f) << 0) |	// [5:0]
			((init_min & 0x3f) << 6) |	// [11:6]
			((init_max & 0x3f) << 12) |	// [17:12]
			((init_min & 0x3f) << 18) |	// [2m3:18]
			((INIT_SRAM_TYPE & 0xff) << 24));	// dedicate 1 byte
	arm_smccc_smc(MTK_SIP_APUSYS_CONTROL, MTK_APUSYS_KERNEL_OP_APUSYS_PWR_WRITE_OPP_LIMIT,
			reg_data, 0, 0, 0, 0, 0, &res);
	if (((int) res.a0) < 0)
		pr_info("%s: init sram, smc id: %d,return error(%lu)\n",
			__func__,
			MTK_APUSYS_KERNEL_OP_APUSYS_PWR_WRITE_OPP_LIMIT, res.a0);

	pr_info("%s: init sram as %d/%d/%d/%d\n", __func__,
			init_max, init_min, init_max, init_min);

	mt6993_init_remote_data_sync(apupw.regs[apu_md32_mbox], apupw.regs[apu_are]);
	// init lock
	mutex_init(&lock);
	// init apudvfs proc
	apudvfs_dir = proc_mkdir("apudvfs", NULL);
	if (!apudvfs_dir)
		return -ENOMEM;

	if (!proc_create("apu_opp_table", 0, apudvfs_dir, &opp_proc_ops)) {
		//remove_proc_entry("apudvfs", NULL);
		pr_info("%s: create apu_opp_table failed\n", __func__);
		return -ENOMEM;
	}

	if (!proc_create_data("apu_cur_mdla_freq", 0, apudvfs_dir, &engine_freq_proc_ops, "mdla")) {
		pr_info("%s: create apu_cur_mdla_freq failed\n", __func__);
		return -ENOMEM;
	}

	if (!proc_create_data("apu_cur_mvpu_freq", 0, apudvfs_dir, &engine_freq_proc_ops, "mvpu")) {
		pr_info("%s: create apu_cur_mvpu_freq failed\n", __func__);
		return -ENOMEM;
	}

	if (!proc_create("apu_user_limit", 0644, apudvfs_dir, &client_input_ops)) {
		//remove_proc_entry("apudvfs", NULL);
		pr_info("%s: create user_limit failed\n", __func__);
		return -ENOMEM;
	}

	ret = mt6993_apu_top_procfs_init();

#if TIMER_RDY
	ret = mt6993_timer_init();
	if (ret)
		pr_info("%s: init timer failed\n", __func__);
#endif

	return ret;
}

static int mt6993_apu_top_rm(struct platform_device *pdev)
{
	int idx;
	struct client_work *cw, *tmp;

	pr_info("%s +\n", __func__);
	if (apupw.env < MP)
		mt6993_all_off(pdev);
	for (idx = 0; idx < APUPW_MAX_REGS; idx++)
		iounmap(apupw.regs[idx]);
	pr_info("%s -\n", __func__);

	mutex_lock(&lock);
	list_for_each_entry_safe(cw, tmp, &client_list, list) {
		list_del(&cw->list);
		kfree(cw);
	}
	mutex_unlock(&lock);
	mutex_destroy(&lock);
	// rm client input and apudvfs opp table
	remove_proc_entry("apu_user_limit", apudvfs_dir);
	remove_proc_entry("apu_cur_mvpu_freq", apudvfs_dir);
	remove_proc_entry("apu_cur_mdla_freq", apudvfs_dir);
	remove_proc_entry("apu_opp_table", apudvfs_dir);
	remove_proc_entry("apudvfs", NULL);

	mt6993_apu_top_procfs_exit();

#if TIMER_RDY
	mt6993_timer_cleanup();
#endif

	return 0;
}

static int mt6993_apu_top_suspend(struct device *dev)
{
	return 0;
}

static int mt6993_apu_top_resume(struct device *dev)
{
	return 0;
}

static int mt6993_apu_top_func_return_val(int func_id, char *buf)
{
	if (func_id == APUTOP_FUNC_GET_UP_DATA) {
		return snprintf(buf, 64,
				"func_id:%d, aputop_func_return_val:0x%08x\n",
				func_id, mbox_data);
	} else {
		pr_info("%s func_id %d, NOT supported\n", __func__, func_id);
	}

	return 0;
}

static int mt6993_apu_top_func(struct platform_device *pdev,
		enum aputop_func_id func_id, struct aputop_func_param *aputop)
{
	int dla_max, dla_min;
	int request_id = -1;

	if (aputop->func_id != APUTOP_FUNC_APU_THROTTLE)
		apu_pr_info_ratelimited("%s func_id : %d\n", __func__, aputop->func_id);

	switch (aputop->func_id) {
#if APMCU_REQ_RPC_SLEEP
	case APUTOP_FUNC_PWR_OFF:
		mt6993_apu_top_off(&pdev->dev);
		break;
	case APUTOP_FUNC_PWR_ON:
		mt6993_all_on(pdev);
		break;
#endif
	case APUTOP_FUNC_OPP_LIMIT_HAL:
		dla_max = aputop->param3;
		dla_min = aputop->param4;
		mt6993_set_freq_limit(dla_max, dla_min, &limit_debug_request_id, SW_THROTTLE_LIMIT_HAL);
		break;
	case APUTOP_FUNC_OPP_LIMIT_DBG:
		dla_max = aputop->param3;
		dla_min = aputop->param4;
		mt6993_set_freq_limit(dla_max, dla_min, &limit_debug_request_id, SW_THROTTLE_LIMIT_HAL);
		break;
	case APUTOP_FUNC_DUMP_REG:
		aputop_dump_pwr_reg(&pdev->dev);
		break;
	case APUTOP_FUNC_DRV_CFG:
	case APUTOP_FUNC_FEATURE_OPTION_0:
	case APUTOP_FUNC_FEATURE_OPTION_1:
		mt6993_drv_cfg_remote_sync(aputop);
		break;
#if APUPW_DUMP_FROM_APMCU
	case APUTOP_FUNC_ARE_DUMP1:
	case APUTOP_FUNC_ARE_DUMP2:
		aputop_dump_reg(apu_are, 0x0, 0x20); // are sram init config
		aputop_dump_reg(apu_are, 0x10b8, 0x200); // are sram
		aputop_dump_reg(apu_are, 0x10000, 0x20); // are hw
		aputop_dump_reg(apu_are, 0x10110, 0x80); // are hw
		break;
#endif
	case APUTOP_FUNC_GET_UP_DATA:
		plat_get_up_drv_data(aputop);
		break;
	/* throttle from thermal & PT, calltype = 0 */
	case APUTOP_FUNC_APU_THROTTLE:
		dla_max = aputop->param1;
		dla_min = USER_MIN_OPP_VAL;
		request_id = aputop->param3;
		sw_throttle_sync_mode = aputop->param4;
		mt6993_set_freq_limit(dla_max, dla_min, &request_id, SW_THROTTLE_PT_THERMAL);
		aputop->param3 = request_id;
		break;
	default:
		apu_pr_info_ratelimited("%s invalid func_id : %d\n", __func__, aputop->func_id);
		return -EINVAL;
	}

	return 0;
}

/* call by mt6993_pwr_func.c */
void mt6993_apu_dump_rpc_status(enum t_acx_id id, struct rpc_status_dump *dump)
{
}

const struct apupwr_plat_data mt6993_plat_data = {
	.plat_name = "mt6993_apupwr",
	.plat_aputop_on = mt6993_apu_top_on,
	.plat_aputop_off = mt6993_apu_top_off,
	.plat_aputop_pb = mt6993_apu_top_pb,
	.plat_aputop_rm = mt6993_apu_top_rm,
	.plat_aputop_suspend = mt6993_apu_top_suspend,
	.plat_aputop_resume = mt6993_apu_top_resume,
	.plat_aputop_func = mt6993_apu_top_func,
	.plat_aputop_func_return_val = mt6993_apu_top_func_return_val,
#if IS_ENABLED(CONFIG_DEBUG_FS)
	.plat_aputop_dbg_open = mt6993_apu_top_dbg_open,
	.plat_aputop_dbg_write = mt6993_apu_top_dbg_write,
#endif
	.plat_rpmsg_callback = mt6993_apu_top_rpmsg_cb,
	.bypass_pwr_on = 0,
	.bypass_pwr_off = 0,
};

