vendor_name = ModelSim
source_file = 1, /home/ghg/LabB/RegisterOEN.v
source_file = 1, /home/ghg/LabB/DecoderN.v
source_file = 1, /home/ghg/LabB/RegisterFile.v
source_file = 1, /home/ghg/LabB/ramlpm.v
source_file = 1, /home/ghg/LabB/PCAdder.v
source_file = 1, /home/ghg/LabB/controller.v
source_file = 1, /home/ghg/LabB/imemlpm.v
source_file = 1, /home/ghg/LabB/instruction_register.v
source_file = 1, /home/ghg/LabB/PC.v
source_file = 1, /home/ghg/LabB/Datapath.v
source_file = 1, /home/ghg/LabB/cunit.v
source_file = 1, /home/ghg/LabB/Hex7seg.v
source_file = 1, /home/ghg/LabB/Processor.v
source_file = 1, /home/ghg/LabB/LabB.v
source_file = 1, /home/ghg/LabB/ALU.v
source_file = 1, /home/ghg/LabB/muxlpm.v
source_file = 1, /home/ghg/LabB/imem.mif
source_file = 1, /home/ghg/LabB/ramlpm.mif
source_file = 1, /home/ghg/LabB/db/LabB.cbx.xml
source_file = 1, /home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, /home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, /home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, /home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, /home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, /home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/ghg/LabB/db/mux_pmc.tdf
source_file = 1, /home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/ghg/LabB/db/altsyncram_1te1.tdf
source_file = 1, /home/ghg/LabB/db/altsyncram_t1e2.tdf
source_file = 1, /home/ghg/LabB/db/altsyncram_r092.tdf
source_file = 1, /home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd
source_file = 1, /home/ghg/.altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/ghg/.altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/ghg/.altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/ghg/.altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, /home/ghg/LabB/db/altsyncram_o5k1.tdf
source_file = 1, /home/ghg/LabB/db/altsyncram_alf2.tdf
source_file = 1, /home/ghg/LabB/db/altsyncram_vh92.tdf
source_file = 1, /home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, /home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, /home/ghg/LabB/LabB.sdc
design_name = LabB
instance = comp, \P0|DP|ALU|Add0~24 , P0|DP|ALU|Add0~24, LabB, 1
instance = comp, \P0|DP|ALU|Add0~55 , P0|DP|ALU|Add0~55, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a8 , P0|DP|RLPM|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a8, LabB, 1
instance = comp, \P0|DP|ALU|Add0~63 , P0|DP|ALU|Add0~63, LabB, 1
instance = comp, \P0|DP|ALU|Add0~67 , P0|DP|ALU|Add0~67, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 , P0|UNI|I0|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3], LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4], LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1], LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2], LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0], LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1], LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4], LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2], LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3], LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0], LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|Add1~0 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|Add1~0, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|Add1~4 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|Add1~4, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~16 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~16, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|Add1~0 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|Add1~0, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|Add1~2 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|Add1~2, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|Add1~6 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|Add1~6, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[3]~0 , P0|DP|RegFile|R_data1[3]~0, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[5].U|Q[3] , P0|DP|RegFile|rgen[5].U|Q[3], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[3]~1 , P0|DP|RegFile|R_data1[3]~1, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[6].U|Q[3] , P0|DP|RegFile|rgen[6].U|Q[3], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[7].U|Q[3] , P0|DP|RegFile|rgen[7].U|Q[3], LabB, 1
instance = comp, \P0|DP|RegFile|ReadDecoder1|Y[7]~12 , P0|DP|RegFile|ReadDecoder1|Y[7]~12, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[3]~2 , P0|DP|RegFile|R_data1[3]~2, LabB, 1
instance = comp, \P0|DP|RegFile|ReadDecoder1|Y[2]~16 , P0|DP|RegFile|ReadDecoder1|Y[2]~16, LabB, 1
instance = comp, \H1|Display~0 , H1|Display~0, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[3]~3 , P0|DP|RegFile|R_data1[3]~3, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[3]~4 , P0|DP|RegFile|R_data1[3]~4, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[12].U|Q[3] , P0|DP|RegFile|rgen[12].U|Q[3], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[13].U|Q[3] , P0|DP|RegFile|rgen[13].U|Q[3], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[3]~7 , P0|DP|RegFile|R_data1[3]~7, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[3]~2 , P0|DP|RegFile|R_data0[3]~2, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[3]~7 , P0|DP|RegFile|R_data0[3]~7, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[14].U|Qz0[3]~0 , P0|DP|RegFile|rgen[14].U|Qz0[3]~0, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[3]~8 , P0|DP|RegFile|R_data0[3]~8, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[4].U|Q[2] , P0|DP|RegFile|rgen[4].U|Q[2], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[2]~11 , P0|DP|RegFile|R_data1[2]~11, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[2]~18 , P0|DP|RegFile|R_data1[2]~18, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[2]~13 , P0|DP|RegFile|R_data0[2]~13, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[2]~16 , P0|DP|RegFile|R_data0[2]~16, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[1].U|Q[1] , P0|DP|RegFile|rgen[1].U|Q[1], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[1]~20 , P0|DP|RegFile|R_data1[1]~20, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[5].U|Q[1] , P0|DP|RegFile|rgen[5].U|Q[1], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[4].U|Q[1] , P0|DP|RegFile|rgen[4].U|Q[1], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[1]~21 , P0|DP|RegFile|R_data1[1]~21, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[1]~22 , P0|DP|RegFile|R_data1[1]~22, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[0].U|Q[1] , P0|DP|RegFile|rgen[0].U|Q[1], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[1]~23 , P0|DP|RegFile|R_data1[1]~23, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[1]~24 , P0|DP|RegFile|R_data1[1]~24, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[8].U|Q[1] , P0|DP|RegFile|rgen[8].U|Q[1], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[1]~25 , P0|DP|RegFile|R_data1[1]~25, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[1]~26 , P0|DP|RegFile|R_data1[1]~26, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[13].U|Q[1] , P0|DP|RegFile|rgen[13].U|Q[1], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[12].U|Q[1] , P0|DP|RegFile|rgen[12].U|Q[1], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[1]~27 , P0|DP|RegFile|R_data1[1]~27, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[15].U|Q[1] , P0|DP|RegFile|rgen[15].U|Q[1], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[14].U|Q[1] , P0|DP|RegFile|rgen[14].U|Q[1], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[1]~28 , P0|DP|RegFile|R_data1[1]~28, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[1]~29 , P0|DP|RegFile|R_data1[1]~29, LabB, 1
instance = comp, \P0|DP|ALU|Add0~20 , P0|DP|ALU|Add0~20, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[1]~21 , P0|DP|RegFile|R_data0[1]~21, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[1]~27 , P0|DP|RegFile|R_data0[1]~27, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[14].U|Qz0[1]~2 , P0|DP|RegFile|rgen[14].U|Qz0[1]~2, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[1]~28 , P0|DP|RegFile|R_data0[1]~28, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[0]~33 , P0|DP|RegFile|R_data1[0]~33, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[0]~36 , P0|DP|RegFile|R_data1[0]~36, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[0]~31 , P0|DP|RegFile|R_data0[0]~31, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[0]~35 , P0|DP|RegFile|R_data0[0]~35, LabB, 1
instance = comp, \P0|UNI|state_machine0|current_state.SUB , P0|UNI|state_machine0|current_state.SUB, LabB, 1
instance = comp, \P0|UNI|state_machine0|current_state.HALT , P0|UNI|state_machine0|current_state.HALT, LabB, 1
instance = comp, \Mux12~3 , Mux12~3, LabB, 1
instance = comp, \Mux12~4 , Mux12~4, LabB, 1
instance = comp, \Mux12~5 , Mux12~5, LabB, 1
instance = comp, \Mux14~0 , Mux14~0, LabB, 1
instance = comp, \Mux14~1 , Mux14~1, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[1]~40 , P0|DP|RegFile|R_data1[1]~40, LabB, 1
instance = comp, \P0|DP|ALU|Add0~34 , P0|DP|ALU|Add0~34, LabB, 1
instance = comp, \P0|UNI|state_machine0|WideOr2~0 , P0|UNI|state_machine0|WideOr2~0, LabB, 1
instance = comp, \Mux15~2 , Mux15~2, LabB, 1
instance = comp, \Mux15~3 , Mux15~3, LabB, 1
instance = comp, \Mux15~4 , Mux15~4, LabB, 1
instance = comp, \Mux8~0 , Mux8~0, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[7].U|Q[7] , P0|DP|RegFile|rgen[7].U|Q[7], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[6].U|Q[7] , P0|DP|RegFile|rgen[6].U|Q[7], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[7]~44 , P0|DP|RegFile|R_data1[7]~44, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[7]~47 , P0|DP|RegFile|R_data1[7]~47, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[14].U|Qz1[7]~0 , P0|DP|RegFile|rgen[14].U|Qz1[7]~0, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[7]~40 , P0|DP|RegFile|R_data0[7]~40, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[7]~41 , P0|DP|RegFile|R_data0[7]~41, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[7]~42 , P0|DP|RegFile|R_data0[7]~42, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[7]~43 , P0|DP|RegFile|R_data0[7]~43, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[7]~44 , P0|DP|RegFile|R_data0[7]~44, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[4].U|Q[6] , P0|DP|RegFile|rgen[4].U|Q[6], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[6]~54 , P0|DP|RegFile|R_data1[6]~54, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[12].U|Q[6] , P0|DP|RegFile|rgen[12].U|Q[6], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[6]~60 , P0|DP|RegFile|R_data1[6]~60, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[14].U|Q[6] , P0|DP|RegFile|rgen[14].U|Q[6], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[6]~51 , P0|DP|RegFile|R_data0[6]~51, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[6]~55 , P0|DP|RegFile|R_data0[6]~55, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[14].U|Qz0[6]~5 , P0|DP|RegFile|rgen[14].U|Qz0[6]~5, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[5]~64 , P0|DP|RegFile|R_data1[5]~64, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[9].U|Q[5] , P0|DP|RegFile|rgen[9].U|Q[5], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[8].U|Q[5] , P0|DP|RegFile|rgen[8].U|Q[5], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[5]~67 , P0|DP|RegFile|R_data1[5]~67, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[11].U|Q[5] , P0|DP|RegFile|rgen[11].U|Q[5], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[5]~68 , P0|DP|RegFile|R_data1[5]~68, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[5]~69 , P0|DP|RegFile|R_data1[5]~69, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[5]~63 , P0|DP|RegFile|R_data0[5]~63, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[5]~65 , P0|DP|RegFile|R_data0[5]~65, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[14].U|Qz0[5]~6 , P0|DP|RegFile|rgen[14].U|Qz0[5]~6, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[4]~74 , P0|DP|RegFile|R_data1[4]~74, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[0].U|Q[4] , P0|DP|RegFile|rgen[0].U|Q[4], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[8].U|Q[4] , P0|DP|RegFile|rgen[8].U|Q[4], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[4]~77 , P0|DP|RegFile|R_data1[4]~77, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[4]~79 , P0|DP|RegFile|R_data1[4]~79, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[14].U|Q[4] , P0|DP|RegFile|rgen[14].U|Q[4], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[14].U|Qz1[4]~3 , P0|DP|RegFile|rgen[14].U|Qz1[4]~3, LabB, 1
instance = comp, \P0|DP|ALU|Add0~38 , P0|DP|ALU|Add0~38, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[4]~73 , P0|DP|RegFile|R_data0[4]~73, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[4]~76 , P0|DP|RegFile|R_data0[4]~76, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[14].U|Qz0[4]~7 , P0|DP|RegFile|rgen[14].U|Qz0[4]~7, LabB, 1
instance = comp, \Mux8~1 , Mux8~1, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[5]~82 , P0|DP|RegFile|R_data1[5]~82, LabB, 1
instance = comp, \Mux10~2 , Mux10~2, LabB, 1
instance = comp, \Mux10~3 , Mux10~3, LabB, 1
instance = comp, \Mux11~0 , Mux11~0, LabB, 1
instance = comp, \Mux11~1 , Mux11~1, LabB, 1
instance = comp, \Mux11~2 , Mux11~2, LabB, 1
instance = comp, \Mux9~0 , Mux9~0, LabB, 1
instance = comp, \Mux9~1 , Mux9~1, LabB, 1
instance = comp, \Mux9~2 , Mux9~2, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[11]~85 , P0|DP|RegFile|R_data1[11]~85, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[8].U|Q[11] , P0|DP|RegFile|rgen[8].U|Q[11], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[11]~90 , P0|DP|RegFile|R_data1[11]~90, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[11]~81 , P0|DP|RegFile|R_data0[11]~81, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[11]~86 , P0|DP|RegFile|R_data0[11]~86, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[14].U|Qz0[11]~8 , P0|DP|RegFile|rgen[14].U|Qz0[11]~8, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[3].U|Q[10] , P0|DP|RegFile|rgen[3].U|Q[10], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[1].U|Q[10] , P0|DP|RegFile|rgen[1].U|Q[10], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[10]~95 , P0|DP|RegFile|R_data1[10]~95, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[5].U|Q[10] , P0|DP|RegFile|rgen[5].U|Q[10], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[4].U|Q[10] , P0|DP|RegFile|rgen[4].U|Q[10], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[10]~96 , P0|DP|RegFile|R_data1[10]~96, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[7].U|Q[10] , P0|DP|RegFile|rgen[7].U|Q[10], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[6].U|Q[10] , P0|DP|RegFile|rgen[6].U|Q[10], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[10]~97 , P0|DP|RegFile|R_data1[10]~97, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[2].U|Q[10] , P0|DP|RegFile|rgen[2].U|Q[10], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[10]~98 , P0|DP|RegFile|R_data1[10]~98, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[10]~99 , P0|DP|RegFile|R_data1[10]~99, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[10]~90 , P0|DP|RegFile|R_data0[10]~90, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[10]~91 , P0|DP|RegFile|R_data0[10]~91, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[10]~92 , P0|DP|RegFile|R_data0[10]~92, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[10]~93 , P0|DP|RegFile|R_data0[10]~93, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[10]~94 , P0|DP|RegFile|R_data0[10]~94, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[7].U|Q[9] , P0|DP|RegFile|rgen[7].U|Q[9], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[6].U|Q[9] , P0|DP|RegFile|rgen[6].U|Q[9], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[9]~107 , P0|DP|RegFile|R_data1[9]~107, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[9]~110 , P0|DP|RegFile|R_data1[9]~110, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[12].U|Q[9] , P0|DP|RegFile|rgen[12].U|Q[9], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[9]~112 , P0|DP|RegFile|R_data1[9]~112, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[9]~100 , P0|DP|RegFile|R_data0[9]~100, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[9]~101 , P0|DP|RegFile|R_data0[9]~101, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[9]~102 , P0|DP|RegFile|R_data0[9]~102, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[9]~103 , P0|DP|RegFile|R_data0[9]~103, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[9]~104 , P0|DP|RegFile|R_data0[9]~104, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[14].U|Qz0[9]~10 , P0|DP|RegFile|rgen[14].U|Qz0[9]~10, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[8]~115 , P0|DP|RegFile|R_data1[8]~115, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[11].U|Q[8] , P0|DP|RegFile|rgen[11].U|Q[8], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[10].U|Q[8] , P0|DP|RegFile|rgen[10].U|Q[8], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[8]~121 , P0|DP|RegFile|R_data1[8]~121, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[14].U|Q[8] , P0|DP|RegFile|rgen[14].U|Q[8], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[14].U|Qz1[8]~7 , P0|DP|RegFile|rgen[14].U|Qz1[8]~7, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[8]~111 , P0|DP|RegFile|R_data0[8]~111, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[8]~116 , P0|DP|RegFile|R_data0[8]~116, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[14].U|Qz0[8]~11 , P0|DP|RegFile|rgen[14].U|Qz0[8]~11, LabB, 1
instance = comp, \Mux4~0 , Mux4~0, LabB, 1
instance = comp, \Mux4~1 , Mux4~1, LabB, 1
instance = comp, \Mux6~4 , Mux6~4, LabB, 1
instance = comp, \Mux7~0 , Mux7~0, LabB, 1
instance = comp, \Mux7~1 , Mux7~1, LabB, 1
instance = comp, \P0|DP|ALU|Add0~62 , P0|DP|ALU|Add0~62, LabB, 1
instance = comp, \Mux5~0 , Mux5~0, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[15]~125 , P0|DP|RegFile|R_data1[15]~125, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[4].U|Q[15] , P0|DP|RegFile|rgen[4].U|Q[15], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[15]~126 , P0|DP|RegFile|R_data1[15]~126, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[15]~127 , P0|DP|RegFile|R_data1[15]~127, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[2].U|Q[15] , P0|DP|RegFile|rgen[2].U|Q[15], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[0].U|Q[15] , P0|DP|RegFile|rgen[0].U|Q[15], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[15]~128 , P0|DP|RegFile|R_data1[15]~128, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[15]~129 , P0|DP|RegFile|R_data1[15]~129, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[8].U|Q[15] , P0|DP|RegFile|rgen[8].U|Q[15], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[15]~123 , P0|DP|RegFile|R_data0[15]~123, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[15]~125 , P0|DP|RegFile|R_data0[15]~125, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[14].U|Qz0[15]~12 , P0|DP|RegFile|rgen[14].U|Qz0[15]~12, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[14]~135 , P0|DP|RegFile|R_data1[14]~135, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[5].U|Q[14] , P0|DP|RegFile|rgen[5].U|Q[14], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[14]~136 , P0|DP|RegFile|R_data1[14]~136, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[14]~137 , P0|DP|RegFile|R_data1[14]~137, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[2].U|Q[14] , P0|DP|RegFile|rgen[2].U|Q[14], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[0].U|Q[14] , P0|DP|RegFile|rgen[0].U|Q[14], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[14]~138 , P0|DP|RegFile|R_data1[14]~138, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[14]~139 , P0|DP|RegFile|R_data1[14]~139, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[8].U|Q[14] , P0|DP|RegFile|rgen[8].U|Q[14], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[14]~140 , P0|DP|RegFile|R_data1[14]~140, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[14]~141 , P0|DP|RegFile|R_data1[14]~141, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[13].U|Q[14] , P0|DP|RegFile|rgen[13].U|Q[14], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[12].U|Q[14] , P0|DP|RegFile|rgen[12].U|Q[14], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[14]~142 , P0|DP|RegFile|R_data1[14]~142, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[14].U|Q[14] , P0|DP|RegFile|rgen[14].U|Q[14], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[14].U|Qz1[14]~9 , P0|DP|RegFile|rgen[14].U|Qz1[14]~9, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[15].U|Q[14] , P0|DP|RegFile|rgen[15].U|Q[14], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[14]~143 , P0|DP|RegFile|R_data1[14]~143, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[14]~144 , P0|DP|RegFile|R_data1[14]~144, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[14]~133 , P0|DP|RegFile|R_data0[14]~133, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[14]~137 , P0|DP|RegFile|R_data0[14]~137, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[14].U|Qz0[14]~13 , P0|DP|RegFile|rgen[14].U|Qz0[14]~13, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[14]~138 , P0|DP|RegFile|R_data0[14]~138, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[5].U|Q[13] , P0|DP|RegFile|rgen[5].U|Q[13], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[13]~146 , P0|DP|RegFile|R_data1[13]~146, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[13]~151 , P0|DP|RegFile|R_data1[13]~151, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[13]~140 , P0|DP|RegFile|R_data0[13]~140, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[13]~145 , P0|DP|RegFile|R_data0[13]~145, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[3].U|Q[12] , P0|DP|RegFile|rgen[3].U|Q[12], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[12]~155 , P0|DP|RegFile|R_data1[12]~155, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[5].U|Q[12] , P0|DP|RegFile|rgen[5].U|Q[12], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[12]~156 , P0|DP|RegFile|R_data1[12]~156, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[7].U|Q[12] , P0|DP|RegFile|rgen[7].U|Q[12], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[6].U|Q[12] , P0|DP|RegFile|rgen[6].U|Q[12], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[12]~157 , P0|DP|RegFile|R_data1[12]~157, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[12]~158 , P0|DP|RegFile|R_data1[12]~158, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[12]~159 , P0|DP|RegFile|R_data1[12]~159, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[12]~162 , P0|DP|RegFile|R_data1[12]~162, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[12]~152 , P0|DP|RegFile|R_data0[12]~152, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[12]~155 , P0|DP|RegFile|R_data0[12]~155, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[14].U|Qz0[12]~15 , P0|DP|RegFile|rgen[14].U|Qz0[12]~15, LabB, 1
instance = comp, \Mux0~2 , Mux0~2, LabB, 1
instance = comp, \Mux2~0 , Mux2~0, LabB, 1
instance = comp, \Mux2~3 , Mux2~3, LabB, 1
instance = comp, \P0|DP|ALU|Add0~71 , P0|DP|ALU|Add0~71, LabB, 1
instance = comp, \Mux3~0 , Mux3~0, LabB, 1
instance = comp, \Mux1~0 , Mux1~0, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1], LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2], LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3], LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0], LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3], LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0], LabB, 1
instance = comp, \P0|UNI|state_machine0|D_addr[0]~1 , P0|UNI|state_machine0|D_addr[0]~1, LabB, 1
instance = comp, \P0|UNI|state_machine0|D_addr[5]~12 , P0|UNI|state_machine0|D_addr[5]~12, LabB, 1
instance = comp, \P0|UNI|state_machine0|RF_W_wr~0 , P0|UNI|state_machine0|RF_W_wr~0, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[0].U|Q[1]~8 , P0|DP|RegFile|rgen[0].U|Q[1]~8, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[0].U|Q[1]~9 , P0|DP|RegFile|rgen[0].U|Q[1]~9, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[4].U|Q[6]~0 , P0|DP|RegFile|rgen[4].U|Q[6]~0, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[2].U|Q[10]~0 , P0|DP|RegFile|rgen[2].U|Q[10]~0, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[7].U|Q[0]~0 , P0|DP|RegFile|rgen[7].U|Q[0]~0, LabB, 1
instance = comp, \P0|UNI|state_machine0|current_state.HALT~0 , P0|UNI|state_machine0|current_state.HALT~0, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1], LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0], LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1], LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~4 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~4, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0], LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2], LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2], LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~11 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~11, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3], LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3], LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13, LabB, 1
instance = comp, \P0|DP|RegFile|ReadDecoder1|Y[14]~29 , P0|DP|RegFile|ReadDecoder1|Y[14]~29, LabB, 1
instance = comp, \P0|DP|ALU|Add0~76 , P0|DP|ALU|Add0~76, LabB, 1
instance = comp, \P0|DP|ALU|Add0~79 , P0|DP|ALU|Add0~79, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~18 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~18, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~0, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~2, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal11~0, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~4, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~9, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~15, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~16, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6, LabB, 1
instance = comp, \altera_reserved_tck~I , altera_reserved_tck, LabB, 1
instance = comp, \altera_reserved_tdi~I , altera_reserved_tdi, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3], LabB, 1
instance = comp, \~GND , ~GND, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~24 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~24, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~9 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~9, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~15 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~15, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3], LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|process_0~3 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|process_0~3, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2], LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~7 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~7, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1], LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|Add1~2 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|Add1~2, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|sdr~0 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|sdr~0, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2], LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|Add1~6 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|Add1~6, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3], LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|Add1~8 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|Add1~8, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4], LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1], LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~8 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~8, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4], LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3], LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2], LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1], LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0], LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4], LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|process_0~0 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|process_0~0, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|process_0~1 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|process_0~1, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0], LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|process_0~0 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|process_0~0, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~5, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|process_0~1 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|process_0~1, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3], LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|process_0~3 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|process_0~3, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|Equal1~1, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|Add1~4 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|Add1~4, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~clkctrl , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~clkctrl, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2], LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|sdr~0 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|sdr~0, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2], LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3], LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|Add1~8 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|Add1~8, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4], LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1], LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7], LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6], LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5], LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4], LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3], LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2], LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1], LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~4, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~2, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~5, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|process_0~2 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|process_0~2, LabB, 1
instance = comp, \KEY[0]~I , KEY[0], LabB, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl , altera_internal_jtag~TCKUTAPclkctrl, LabB, 1
instance = comp, \P0|UNI|state_machine0|current_state.DECODE , P0|UNI|state_machine0|current_state.DECODE, LabB, 1
instance = comp, \P0|UNI|state_machine0|WideOr6~0 , P0|UNI|state_machine0|WideOr6~0, LabB, 1
instance = comp, \P0|UNI|state_machine0|current_state.FETCH , P0|UNI|state_machine0|current_state.FETCH, LabB, 1
instance = comp, \P0|UNI|state_machine0|current_state.INIT~feeder , P0|UNI|state_machine0|current_state.INIT~feeder, LabB, 1
instance = comp, \P0|UNI|state_machine0|current_state.INIT , P0|UNI|state_machine0|current_state.INIT, LabB, 1
instance = comp, \P0|UNI|pc0|m1|LPM_MUX_component|auto_generated|result_node[0]~1 , P0|UNI|pc0|m1|LPM_MUX_component|auto_generated|result_node[0]~1, LabB, 1
instance = comp, \P0|UNI|pc0|O[0] , P0|UNI|pc0|O[0], LabB, 1
instance = comp, \P0|UNI|pc0|O[1]~4 , P0|UNI|pc0|O[1]~4, LabB, 1
instance = comp, \P0|UNI|pc0|m1|LPM_MUX_component|auto_generated|result_node[1]~0 , P0|UNI|pc0|m1|LPM_MUX_component|auto_generated|result_node[1]~0, LabB, 1
instance = comp, \P0|UNI|pc0|O[1] , P0|UNI|pc0|O[1], LabB, 1
instance = comp, \P0|UNI|pc0|O[2]~6 , P0|UNI|pc0|O[2]~6, LabB, 1
instance = comp, \P0|UNI|pc0|O[2] , P0|UNI|pc0|O[2], LabB, 1
instance = comp, \P0|UNI|pc0|O[3]~8 , P0|UNI|pc0|O[3]~8, LabB, 1
instance = comp, \P0|UNI|pc0|O[3] , P0|UNI|pc0|O[3], LabB, 1
instance = comp, \P0|UNI|pc0|O[4]~10 , P0|UNI|pc0|O[4]~10, LabB, 1
instance = comp, \P0|UNI|pc0|O[4] , P0|UNI|pc0|O[4], LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15], LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14], LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13], LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12], LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11], LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10], LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9], LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8], LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7], LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6], LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5], LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4], LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3], LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2], LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1], LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|tdo~0 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|tdo~0, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~6 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~6, LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0], LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|tdo~1 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|tdo~1, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|process_0~2 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|process_0~2, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0, LabB, 1
instance = comp, \P0|UNI|instruction_register0|q[10] , P0|UNI|instruction_register0|q[10], LabB, 1
instance = comp, \P0|UNI|instruction_register0|q[14] , P0|UNI|instruction_register0|q[14], LabB, 1
instance = comp, \P0|UNI|instruction_register0|q[13] , P0|UNI|instruction_register0|q[13], LabB, 1
instance = comp, \P0|UNI|instruction_register0|q[15] , P0|UNI|instruction_register0|q[15], LabB, 1
instance = comp, \P0|UNI|state_machine0|RF_Ra_addr~0 , P0|UNI|state_machine0|RF_Ra_addr~0, LabB, 1
instance = comp, \P0|UNI|state_machine0|RF_Ra_addr[2]~2 , P0|UNI|state_machine0|RF_Ra_addr[2]~2, LabB, 1
instance = comp, \P0|UNI|instruction_register0|q[12] , P0|UNI|instruction_register0|q[12], LabB, 1
instance = comp, \P0|UNI|state_machine0|D_addr~0 , P0|UNI|state_machine0|D_addr~0, LabB, 1
instance = comp, \P0|UNI|state_machine0|RF_s~0 , P0|UNI|state_machine0|RF_s~0, LabB, 1
instance = comp, \P0|UNI|state_machine0|D_addr[0]~2 , P0|UNI|state_machine0|D_addr[0]~2, LabB, 1
instance = comp, \P0|UNI|state_machine0|D_addr[0]~3 , P0|UNI|state_machine0|D_addr[0]~3, LabB, 1
instance = comp, \P0|UNI|instruction_register0|q[5] , P0|UNI|instruction_register0|q[5], LabB, 1
instance = comp, \P0|UNI|state_machine0|D_addr[1]~4 , P0|UNI|state_machine0|D_addr[1]~4, LabB, 1
instance = comp, \P0|UNI|state_machine0|D_addr[1]~5 , P0|UNI|state_machine0|D_addr[1]~5, LabB, 1
instance = comp, \P0|UNI|instruction_register0|q[6] , P0|UNI|instruction_register0|q[6], LabB, 1
instance = comp, \P0|UNI|instruction_register0|q[2] , P0|UNI|instruction_register0|q[2], LabB, 1
instance = comp, \P0|UNI|state_machine0|D_addr[2]~6 , P0|UNI|state_machine0|D_addr[2]~6, LabB, 1
instance = comp, \P0|UNI|state_machine0|D_addr[2]~7 , P0|UNI|state_machine0|D_addr[2]~7, LabB, 1
instance = comp, \P0|UNI|instruction_register0|q[3] , P0|UNI|instruction_register0|q[3], LabB, 1
instance = comp, \P0|UNI|instruction_register0|q[7] , P0|UNI|instruction_register0|q[7], LabB, 1
instance = comp, \P0|UNI|state_machine0|D_addr[3]~8 , P0|UNI|state_machine0|D_addr[3]~8, LabB, 1
instance = comp, \P0|UNI|state_machine0|D_addr[3]~9 , P0|UNI|state_machine0|D_addr[3]~9, LabB, 1
instance = comp, \P0|UNI|instruction_register0|q[4] , P0|UNI|instruction_register0|q[4], LabB, 1
instance = comp, \P0|UNI|state_machine0|D_addr[4]~10 , P0|UNI|state_machine0|D_addr[4]~10, LabB, 1
instance = comp, \P0|UNI|state_machine0|D_addr[4]~11 , P0|UNI|state_machine0|D_addr[4]~11, LabB, 1
instance = comp, \P0|UNI|state_machine0|D_addr[5]~13 , P0|UNI|state_machine0|D_addr[5]~13, LabB, 1
instance = comp, \P0|UNI|state_machine0|D_addr[6]~14 , P0|UNI|state_machine0|D_addr[6]~14, LabB, 1
instance = comp, \P0|UNI|state_machine0|D_addr[6]~15 , P0|UNI|state_machine0|D_addr[6]~15, LabB, 1
instance = comp, \P0|UNI|state_machine0|D_addr[7]~16 , P0|UNI|state_machine0|D_addr[7]~16, LabB, 1
instance = comp, \P0|UNI|state_machine0|D_addr[7]~17 , P0|UNI|state_machine0|D_addr[7]~17, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0], LabB, 1
instance = comp, \P0|UNI|instruction_register0|q[9] , P0|UNI|instruction_register0|q[9], LabB, 1
instance = comp, \P0|UNI|state_machine0|RF_Ra_addr[1]~1 , P0|UNI|state_machine0|RF_Ra_addr[1]~1, LabB, 1
instance = comp, \P0|UNI|instruction_register0|q[11] , P0|UNI|instruction_register0|q[11], LabB, 1
instance = comp, \P0|DP|RegFile|ReadDecoder0|Y[9]~26 , P0|DP|RegFile|ReadDecoder0|Y[9]~26, LabB, 1
instance = comp, \P0|UNI|state_machine0|Decoder0~0 , P0|UNI|state_machine0|Decoder0~0, LabB, 1
instance = comp, \P0|DP|ALU|Mux15~0 , P0|DP|ALU|Mux15~0, LabB, 1
instance = comp, \KEY[1]~I , KEY[1], LabB, 1
instance = comp, \P0|UNI|state_machine0|WideOr4~0 , P0|UNI|state_machine0|WideOr4~0, LabB, 1
instance = comp, \P0|DP|RegFile|WriteDecoder|Y[13]~1 , P0|DP|RegFile|WriteDecoder|Y[13]~1, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[15].U|Q[0]~0 , P0|DP|RegFile|rgen[15].U|Q[0]~0, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[15].U|Q[0] , P0|DP|RegFile|rgen[15].U|Q[0], LabB, 1
instance = comp, \P0|DP|RegFile|ReadDecoder1|Y[1]~20 , P0|DP|RegFile|ReadDecoder1|Y[1]~20, LabB, 1
instance = comp, \P0|UNI|state_machine0|RF_Rb_addr[1]~1 , P0|UNI|state_machine0|RF_Rb_addr[1]~1, LabB, 1
instance = comp, \P0|DP|RegFile|ReadDecoder1|Y[15]~27 , P0|DP|RegFile|ReadDecoder1|Y[15]~27, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[0]~38 , P0|DP|RegFile|R_data1[0]~38, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[8].U|Q[7]~0 , P0|DP|RegFile|rgen[8].U|Q[7]~0, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[8].U|Q[0] , P0|DP|RegFile|rgen[8].U|Q[0], LabB, 1
instance = comp, \P0|UNI|instruction_register0|q[0] , P0|UNI|instruction_register0|q[0], LabB, 1
instance = comp, \P0|UNI|state_machine0|WideOr4~1 , P0|UNI|state_machine0|WideOr4~1, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[1].U|Q[1]~0 , P0|DP|RegFile|rgen[1].U|Q[1]~0, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[9].U|Q[15]~0 , P0|DP|RegFile|rgen[9].U|Q[15]~0, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[9].U|Q[0] , P0|DP|RegFile|rgen[9].U|Q[0], LabB, 1
instance = comp, \P0|UNI|state_machine0|RF_Ra_addr[0]~3 , P0|UNI|state_machine0|RF_Ra_addr[0]~3, LabB, 1
instance = comp, \P0|DP|RegFile|ReadDecoder1|Y[0]~22 , P0|DP|RegFile|ReadDecoder1|Y[0]~22, LabB, 1
instance = comp, \P0|DP|RegFile|ReadDecoder1|Y[8]~23 , P0|DP|RegFile|ReadDecoder1|Y[8]~23, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[0]~35 , P0|DP|RegFile|R_data1[0]~35, LabB, 1
instance = comp, \P0|DP|RegFile|ReadDecoder1|Y[4]~10 , P0|DP|RegFile|ReadDecoder1|Y[4]~10, LabB, 1
instance = comp, \P0|DP|RegFile|ReadDecoder1|Y[12]~26 , P0|DP|RegFile|ReadDecoder1|Y[12]~26, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[5].U|Q[6]~0 , P0|DP|RegFile|rgen[5].U|Q[6]~0, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[13].U|Q[1]~0 , P0|DP|RegFile|rgen[13].U|Q[1]~0, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[13].U|Q[0] , P0|DP|RegFile|rgen[13].U|Q[0], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[12].U|Q[1]~0 , P0|DP|RegFile|rgen[12].U|Q[1]~0, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[12].U|Q[0] , P0|DP|RegFile|rgen[12].U|Q[0], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[0]~37 , P0|DP|RegFile|R_data1[0]~37, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[0]~39 , P0|DP|RegFile|R_data1[0]~39, LabB, 1
instance = comp, \P0|DP|RegFile|ReadDecoder1|Y[4]~11 , P0|DP|RegFile|ReadDecoder1|Y[4]~11, LabB, 1
instance = comp, \P0|DP|RegFile|WriteDecoder|Y[0]~0 , P0|DP|RegFile|WriteDecoder|Y[0]~0, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[4].U|Q[6]~1 , P0|DP|RegFile|rgen[4].U|Q[6]~1, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[4].U|Q[0] , P0|DP|RegFile|rgen[4].U|Q[0], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[5].U|Q[6]~1 , P0|DP|RegFile|rgen[5].U|Q[6]~1, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[5].U|Q[0] , P0|DP|RegFile|rgen[5].U|Q[0], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[0]~31 , P0|DP|RegFile|R_data1[0]~31, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[3].U|Q[6]~0 , P0|DP|RegFile|rgen[3].U|Q[6]~0, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[3].U|Q[6]~1 , P0|DP|RegFile|rgen[3].U|Q[6]~1, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[3].U|Q[0] , P0|DP|RegFile|rgen[3].U|Q[0], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[1].U|Q[1]~1 , P0|DP|RegFile|rgen[1].U|Q[1]~1, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[1].U|Q[0] , P0|DP|RegFile|rgen[1].U|Q[0], LabB, 1
instance = comp, \P0|DP|RegFile|ReadDecoder1|Y[1]~6 , P0|DP|RegFile|ReadDecoder1|Y[1]~6, LabB, 1
instance = comp, \P0|DP|RegFile|ReadDecoder1|Y[1]~7 , P0|DP|RegFile|ReadDecoder1|Y[1]~7, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[0]~30 , P0|DP|RegFile|R_data1[0]~30, LabB, 1
instance = comp, \P0|DP|RegFile|ReadDecoder1|Y[7]~13 , P0|DP|RegFile|ReadDecoder1|Y[7]~13, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[6].U|Q[15]~0 , P0|DP|RegFile|rgen[6].U|Q[15]~0, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[6].U|Q[0] , P0|DP|RegFile|rgen[6].U|Q[0], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[7].U|Q[0]~1 , P0|DP|RegFile|rgen[7].U|Q[0]~1, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[7].U|Q[0] , P0|DP|RegFile|rgen[7].U|Q[0], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[0]~32 , P0|DP|RegFile|R_data1[0]~32, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[0]~34 , P0|DP|RegFile|R_data1[0]~34, LabB, 1
instance = comp, \P0|DP|ALU|Add0~21 , P0|DP|ALU|Add0~21, LabB, 1
instance = comp, \P0|DP|ALU|Add0~23 , P0|DP|ALU|Add0~23, LabB, 1
instance = comp, \P0|DP|ALU|Add0~26 , P0|DP|ALU|Add0~26, LabB, 1
instance = comp, \P0|DP|ALU|Add0~33 , P0|DP|ALU|Add0~33, LabB, 1
instance = comp, \P0|DP|RegFile|ReadDecoder1|Y[3]~4 , P0|DP|RegFile|ReadDecoder1|Y[3]~4, LabB, 1
instance = comp, \P0|DP|RegFile|ReadDecoder1|Y[3]~5 , P0|DP|RegFile|ReadDecoder1|Y[3]~5, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[3].U|Q[2] , P0|DP|RegFile|rgen[3].U|Q[2], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[2]~10 , P0|DP|RegFile|R_data1[2]~10, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[2].U|Q[10]~1 , P0|DP|RegFile|rgen[2].U|Q[10]~1, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[2].U|Q[2] , P0|DP|RegFile|rgen[2].U|Q[2], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[0].U|Q[1]~10 , P0|DP|RegFile|rgen[0].U|Q[1]~10, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[0].U|Q[2] , P0|DP|RegFile|rgen[0].U|Q[2], LabB, 1
instance = comp, \P0|DP|RegFile|ReadDecoder1|Y[2]~17 , P0|DP|RegFile|ReadDecoder1|Y[2]~17, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[2]~13 , P0|DP|RegFile|R_data1[2]~13, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[7].U|Q[2] , P0|DP|RegFile|rgen[7].U|Q[2], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[6].U|Q[2] , P0|DP|RegFile|rgen[6].U|Q[2], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[2]~12 , P0|DP|RegFile|R_data1[2]~12, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[2]~14 , P0|DP|RegFile|R_data1[2]~14, LabB, 1
instance = comp, \P0|DP|RegFile|ReadDecoder1|Y[5]~8 , P0|DP|RegFile|ReadDecoder1|Y[5]~8, LabB, 1
instance = comp, \P0|DP|RegFile|ReadDecoder1|Y[13]~25 , P0|DP|RegFile|ReadDecoder1|Y[13]~25, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[13].U|Q[2] , P0|DP|RegFile|rgen[13].U|Q[2], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[2]~17 , P0|DP|RegFile|R_data1[2]~17, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[9].U|Q[2] , P0|DP|RegFile|rgen[9].U|Q[2], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[2]~15 , P0|DP|RegFile|R_data1[2]~15, LabB, 1
instance = comp, \P0|DP|RegFile|ReadDecoder1|Y[10]~28 , P0|DP|RegFile|ReadDecoder1|Y[10]~28, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[11].U|Q[8]~0 , P0|DP|RegFile|rgen[11].U|Q[8]~0, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[11].U|Q[2] , P0|DP|RegFile|rgen[11].U|Q[2], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[10].U|Q[7]~0 , P0|DP|RegFile|rgen[10].U|Q[7]~0, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[10].U|Q[2] , P0|DP|RegFile|rgen[10].U|Q[2], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[2]~16 , P0|DP|RegFile|R_data1[2]~16, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[2]~19 , P0|DP|RegFile|R_data1[2]~19, LabB, 1
instance = comp, \P0|DP|ALU|Add0~19 , P0|DP|ALU|Add0~19, LabB, 1
instance = comp, \P0|DP|ALU|Add0~28 , P0|DP|ALU|Add0~28, LabB, 1
instance = comp, \P0|DP|ALU|Add0~35 , P0|DP|ALU|Add0~35, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[0].U|Q~11 , P0|DP|RegFile|rgen[0].U|Q~11, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[8].U|Q[2] , P0|DP|RegFile|rgen[8].U|Q[2], LabB, 1
instance = comp, \H2|Display~0 , H2|Display~0, LabB, 1
instance = comp, \P0|DP|RegFile|ReadDecoder0|Y[8]~27 , P0|DP|RegFile|ReadDecoder0|Y[8]~27, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[2]~15 , P0|DP|RegFile|R_data0[2]~15, LabB, 1
instance = comp, \P0|DP|RegFile|ReadDecoder0|Y[5]~19 , P0|DP|RegFile|ReadDecoder0|Y[5]~19, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[5].U|Q[2] , P0|DP|RegFile|rgen[5].U|Q[2], LabB, 1
instance = comp, \P0|DP|RegFile|ReadDecoder0|Y[4]~20 , P0|DP|RegFile|ReadDecoder0|Y[4]~20, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[2]~11 , P0|DP|RegFile|R_data0[2]~11, LabB, 1
instance = comp, \P0|DP|RegFile|ReadDecoder0|Y[3]~17 , P0|DP|RegFile|ReadDecoder0|Y[3]~17, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[1].U|Q[2] , P0|DP|RegFile|rgen[1].U|Q[2], LabB, 1
instance = comp, \P0|DP|RegFile|ReadDecoder0|Y[1]~18 , P0|DP|RegFile|ReadDecoder0|Y[1]~18, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[2]~10 , P0|DP|RegFile|R_data0[2]~10, LabB, 1
instance = comp, \P0|DP|RegFile|ReadDecoder0|Y[7]~21 , P0|DP|RegFile|ReadDecoder0|Y[7]~21, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[2]~12 , P0|DP|RegFile|R_data0[2]~12, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[2]~14 , P0|DP|RegFile|R_data0[2]~14, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[15].U|Q[2] , P0|DP|RegFile|rgen[15].U|Q[2], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[12].U|Q[2] , P0|DP|RegFile|rgen[12].U|Q[2], LabB, 1
instance = comp, \P0|DP|RegFile|ReadDecoder0|Y[13]~29 , P0|DP|RegFile|ReadDecoder0|Y[13]~29, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[2]~17 , P0|DP|RegFile|R_data0[2]~17, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[14].U|Q[6]~0 , P0|DP|RegFile|rgen[14].U|Q[6]~0, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[14].U|Q[2] , P0|DP|RegFile|rgen[14].U|Q[2], LabB, 1
instance = comp, \H2|Display~1 , H2|Display~1, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[14].U|Qz0[2]~1 , P0|DP|RegFile|rgen[14].U|Qz0[2]~1, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[2]~18 , P0|DP|RegFile|R_data0[2]~18, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[2]~19 , P0|DP|RegFile|R_data0[2]~19, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[5]~70 , P0|DP|RegFile|R_data1[5]~70, LabB, 1
instance = comp, \H1|Display~1 , H1|Display~1, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[14].U|Q[5] , P0|DP|RegFile|rgen[14].U|Q[5], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[14].U|Qz1[5]~2 , P0|DP|RegFile|rgen[14].U|Qz1[5]~2, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[5]~71 , P0|DP|RegFile|R_data1[5]~71, LabB, 1
instance = comp, \P0|DP|RegFile|ReadDecoder1|Y[5]~9 , P0|DP|RegFile|ReadDecoder1|Y[5]~9, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[4].U|Q[5] , P0|DP|RegFile|rgen[4].U|Q[5], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[5]~63 , P0|DP|RegFile|R_data1[5]~63, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[3].U|Q[5] , P0|DP|RegFile|rgen[3].U|Q[5], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[1].U|Q[5] , P0|DP|RegFile|rgen[1].U|Q[5], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[5]~62 , P0|DP|RegFile|R_data1[5]~62, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[2].U|Q[5] , P0|DP|RegFile|rgen[2].U|Q[5], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[0].U|Q[5] , P0|DP|RegFile|rgen[0].U|Q[5], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[5]~65 , P0|DP|RegFile|R_data1[5]~65, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[5]~66 , P0|DP|RegFile|R_data1[5]~66, LabB, 1
instance = comp, \P0|UNI|state_machine0|Selector8~0 , P0|UNI|state_machine0|Selector8~0, LabB, 1
instance = comp, \P0|UNI|state_machine0|Alu_s0[1]~0 , P0|UNI|state_machine0|Alu_s0[1]~0, LabB, 1
instance = comp, \P0|DP|ALU|Add0~37 , P0|DP|ALU|Add0~37, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[8].U|Q[3] , P0|DP|RegFile|rgen[8].U|Q[3], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[9].U|Q[3] , P0|DP|RegFile|rgen[9].U|Q[3], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[3]~5 , P0|DP|RegFile|R_data1[3]~5, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[11].U|Q[3] , P0|DP|RegFile|rgen[11].U|Q[3], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[10].U|Q[3] , P0|DP|RegFile|rgen[10].U|Q[3], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[3]~6 , P0|DP|RegFile|R_data1[3]~6, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[14].U|Q[3] , P0|DP|RegFile|rgen[14].U|Q[3], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[15].U|Q[3] , P0|DP|RegFile|rgen[15].U|Q[3], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[3]~8 , P0|DP|RegFile|R_data1[3]~8, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[3]~9 , P0|DP|RegFile|R_data1[3]~9, LabB, 1
instance = comp, \P0|DP|ALU|Add0~18 , P0|DP|ALU|Add0~18, LabB, 1
instance = comp, \P0|DP|ALU|Add0~30 , P0|DP|ALU|Add0~30, LabB, 1
instance = comp, \P0|DP|ALU|Add0~39 , P0|DP|ALU|Add0~39, LabB, 1
instance = comp, \P0|DP|ALU|Add0~41 , P0|DP|ALU|Add0~41, LabB, 1
instance = comp, \P0|DP|ALU|Add0~48 , P0|DP|ALU|Add0~48, LabB, 1
instance = comp, \P0|DP|RegFile|ReadDecoder1|Y[0]~18 , P0|DP|RegFile|ReadDecoder1|Y[0]~18, LabB, 1
instance = comp, \P0|DP|RegFile|ReadDecoder1|Y[0]~19 , P0|DP|RegFile|ReadDecoder1|Y[0]~19, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[2].U|Q[7] , P0|DP|RegFile|rgen[2].U|Q[7], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[0].U|Q[7] , P0|DP|RegFile|rgen[0].U|Q[7], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[7]~45 , P0|DP|RegFile|R_data1[7]~45, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[5].U|Q[7] , P0|DP|RegFile|rgen[5].U|Q[7], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[4].U|Q[7] , P0|DP|RegFile|rgen[4].U|Q[7], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[7]~43 , P0|DP|RegFile|R_data1[7]~43, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[3].U|Q[7] , P0|DP|RegFile|rgen[3].U|Q[7], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[1].U|Q[7] , P0|DP|RegFile|rgen[1].U|Q[7], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[7]~42 , P0|DP|RegFile|R_data1[7]~42, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[7]~46 , P0|DP|RegFile|R_data1[7]~46, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[15].U|Q[7] , P0|DP|RegFile|rgen[15].U|Q[7], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[12].U|Q[7] , P0|DP|RegFile|rgen[12].U|Q[7], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[13].U|Q[7] , P0|DP|RegFile|rgen[13].U|Q[7], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[7]~49 , P0|DP|RegFile|R_data1[7]~49, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[7]~50 , P0|DP|RegFile|R_data1[7]~50, LabB, 1
instance = comp, \P0|DP|RegFile|ReadDecoder1|Y[11]~24 , P0|DP|RegFile|ReadDecoder1|Y[11]~24, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[10].U|Q[7] , P0|DP|RegFile|rgen[10].U|Q[7], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[11].U|Q[7] , P0|DP|RegFile|rgen[11].U|Q[7], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[7]~48 , P0|DP|RegFile|R_data1[7]~48, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[7]~51 , P0|DP|RegFile|R_data1[7]~51, LabB, 1
instance = comp, \P0|DP|ALU|Add0~72 , P0|DP|ALU|Add0~72, LabB, 1
instance = comp, \P0|UNI|state_machine0|RF_Rb_addr[2]~0 , P0|UNI|state_machine0|RF_Rb_addr[2]~0, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[14].U|Qz1[6]~1 , P0|DP|RegFile|rgen[14].U|Qz1[6]~1, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[15].U|Q[6] , P0|DP|RegFile|rgen[15].U|Q[6], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[6]~61 , P0|DP|RegFile|R_data1[6]~61, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[8].U|Q[6] , P0|DP|RegFile|rgen[8].U|Q[6], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[9].U|Q[6] , P0|DP|RegFile|rgen[9].U|Q[6], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[6]~57 , P0|DP|RegFile|R_data1[6]~57, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[10].U|Q[6] , P0|DP|RegFile|rgen[10].U|Q[6], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[6]~58 , P0|DP|RegFile|R_data1[6]~58, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[6]~59 , P0|DP|RegFile|R_data1[6]~59, LabB, 1
instance = comp, \P0|DP|ALU|Add0~36 , P0|DP|ALU|Add0~36, LabB, 1
instance = comp, \P0|DP|ALU|Add0~43 , P0|DP|ALU|Add0~43, LabB, 1
instance = comp, \P0|DP|ALU|Add0~45 , P0|DP|ALU|Add0~45, LabB, 1
instance = comp, \P0|DP|ALU|Add0~47 , P0|DP|ALU|Add0~47, LabB, 1
instance = comp, \P0|UNI|instruction_register0|q[8] , P0|UNI|instruction_register0|q[8], LabB, 1
instance = comp, \P0|DP|RegFile|ReadDecoder0|Y[0]~23 , P0|DP|RegFile|ReadDecoder0|Y[0]~23, LabB, 1
instance = comp, \P0|DP|RegFile|ReadDecoder0|Y[2]~24 , P0|DP|RegFile|ReadDecoder0|Y[2]~24, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[11].U|Q[11] , P0|DP|RegFile|rgen[11].U|Q[11], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[10].U|Q[11] , P0|DP|RegFile|rgen[10].U|Q[11], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[11]~91 , P0|DP|RegFile|R_data1[11]~91, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[14].U|Q[11] , P0|DP|RegFile|rgen[14].U|Q[11], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[14].U|Qz1[11]~4 , P0|DP|RegFile|rgen[14].U|Qz1[11]~4, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[15].U|Q[11] , P0|DP|RegFile|rgen[15].U|Q[11], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[13].U|Q[11] , P0|DP|RegFile|rgen[13].U|Q[11], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[12].U|Q[11] , P0|DP|RegFile|rgen[12].U|Q[11], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[11]~92 , P0|DP|RegFile|R_data1[11]~92, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[11]~93 , P0|DP|RegFile|R_data1[11]~93, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[6].U|Q[11] , P0|DP|RegFile|rgen[6].U|Q[11], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[7].U|Q[11] , P0|DP|RegFile|rgen[7].U|Q[11], LabB, 1
instance = comp, \P0|DP|RegFile|ReadDecoder1|Y[6]~14 , P0|DP|RegFile|ReadDecoder1|Y[6]~14, LabB, 1
instance = comp, \P0|DP|RegFile|ReadDecoder1|Y[6]~15 , P0|DP|RegFile|ReadDecoder1|Y[6]~15, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[11]~87 , P0|DP|RegFile|R_data1[11]~87, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[4].U|Q[11] , P0|DP|RegFile|rgen[4].U|Q[11], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[5].U|Q[11] , P0|DP|RegFile|rgen[5].U|Q[11], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[11]~86 , P0|DP|RegFile|R_data1[11]~86, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[2].U|Q[11] , P0|DP|RegFile|rgen[2].U|Q[11], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[11]~88 , P0|DP|RegFile|R_data1[11]~88, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[11]~89 , P0|DP|RegFile|R_data1[11]~89, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[11]~94 , P0|DP|RegFile|R_data1[11]~94, LabB, 1
instance = comp, \P0|DP|ALU|Add0~73 , P0|DP|ALU|Add0~73, LabB, 1
instance = comp, \P0|DP|RegFile|ReadDecoder0|Y[0]~25 , P0|DP|RegFile|ReadDecoder0|Y[0]~25, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[0].U|Q~20 , P0|DP|RegFile|rgen[0].U|Q~20, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[9].U|Q[9] , P0|DP|RegFile|rgen[9].U|Q[9], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[8].U|Q[9] , P0|DP|RegFile|rgen[8].U|Q[9], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[9]~105 , P0|DP|RegFile|R_data0[9]~105, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[15].U|Q[9] , P0|DP|RegFile|rgen[15].U|Q[9], LabB, 1
instance = comp, \P0|DP|RegFile|ReadDecoder0|Y[1]~16 , P0|DP|RegFile|ReadDecoder0|Y[1]~16, LabB, 1
instance = comp, \P0|DP|RegFile|ReadDecoder0|Y[15]~31 , P0|DP|RegFile|ReadDecoder0|Y[15]~31, LabB, 1
instance = comp, \P0|DP|RegFile|ReadDecoder0|Y[12]~30 , P0|DP|RegFile|ReadDecoder0|Y[12]~30, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[13].U|Q[9] , P0|DP|RegFile|rgen[13].U|Q[9], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[9]~107 , P0|DP|RegFile|R_data0[9]~107, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[9]~108 , P0|DP|RegFile|R_data0[9]~108, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[11].U|Q[9] , P0|DP|RegFile|rgen[11].U|Q[9], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[10].U|Q[9] , P0|DP|RegFile|rgen[10].U|Q[9], LabB, 1
instance = comp, \P0|DP|RegFile|ReadDecoder0|Y[11]~28 , P0|DP|RegFile|ReadDecoder0|Y[11]~28, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[9]~106 , P0|DP|RegFile|R_data0[9]~106, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[9]~109 , P0|DP|RegFile|R_data0[9]~109, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[12].U|Q[10] , P0|DP|RegFile|rgen[12].U|Q[10], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[10]~97 , P0|DP|RegFile|R_data0[10]~97, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[14].U|Q[10] , P0|DP|RegFile|rgen[14].U|Q[10], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[14].U|Qz0[10]~9 , P0|DP|RegFile|rgen[14].U|Qz0[10]~9, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[10]~98 , P0|DP|RegFile|R_data0[10]~98, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[8].U|Q[10] , P0|DP|RegFile|rgen[8].U|Q[10], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[10]~95 , P0|DP|RegFile|R_data0[10]~95, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[11].U|Q[10] , P0|DP|RegFile|rgen[11].U|Q[10], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[10].U|Q[10] , P0|DP|RegFile|rgen[10].U|Q[10], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[10]~96 , P0|DP|RegFile|R_data0[10]~96, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[10]~99 , P0|DP|RegFile|R_data0[10]~99, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[11].U|Q[12] , P0|DP|RegFile|rgen[11].U|Q[12], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[12]~161 , P0|DP|RegFile|R_data1[12]~161, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[15].U|Q[12] , P0|DP|RegFile|rgen[15].U|Q[12], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[14].U|Q[12] , P0|DP|RegFile|rgen[14].U|Q[12], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[14].U|Qz1[12]~11 , P0|DP|RegFile|rgen[14].U|Qz1[12]~11, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[12]~163 , P0|DP|RegFile|R_data1[12]~163, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[8].U|Q[12] , P0|DP|RegFile|rgen[8].U|Q[12], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[9].U|Q[12] , P0|DP|RegFile|rgen[9].U|Q[12], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[12]~160 , P0|DP|RegFile|R_data1[12]~160, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[12]~164 , P0|DP|RegFile|R_data1[12]~164, LabB, 1
instance = comp, \P0|DP|ALU|Add0~80 , P0|DP|ALU|Add0~80, LabB, 1
instance = comp, \P0|DP|ALU|Add0~57 , P0|DP|ALU|Add0~57, LabB, 1
instance = comp, \P0|DP|ALU|Add0~65 , P0|DP|ALU|Add0~65, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[13].U|Q[15] , P0|DP|RegFile|rgen[13].U|Q[15], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[12].U|Q[15] , P0|DP|RegFile|rgen[12].U|Q[15], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[15]~132 , P0|DP|RegFile|R_data1[15]~132, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[14].U|Q[15] , P0|DP|RegFile|rgen[14].U|Q[15], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[14].U|Qz1[15]~8 , P0|DP|RegFile|rgen[14].U|Qz1[15]~8, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[15].U|Q[15] , P0|DP|RegFile|rgen[15].U|Q[15], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[15]~133 , P0|DP|RegFile|R_data1[15]~133, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[10].U|Q[15] , P0|DP|RegFile|rgen[10].U|Q[15], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[11].U|Q[15] , P0|DP|RegFile|rgen[11].U|Q[15], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[15]~131 , P0|DP|RegFile|R_data1[15]~131, LabB, 1
instance = comp, \P0|DP|RegFile|ReadDecoder1|Y[9]~21 , P0|DP|RegFile|ReadDecoder1|Y[9]~21, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[9].U|Q[15] , P0|DP|RegFile|rgen[9].U|Q[15], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[15]~130 , P0|DP|RegFile|R_data1[15]~130, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[15]~134 , P0|DP|RegFile|R_data1[15]~134, LabB, 1
instance = comp, \P0|DP|ALU|Add0~77 , P0|DP|ALU|Add0~77, LabB, 1
instance = comp, \P0|DP|ALU|Add0~78 , P0|DP|ALU|Add0~78, LabB, 1
instance = comp, \P0|DP|ALU|Add0~69 , P0|DP|ALU|Add0~69, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15], LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14], LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13], LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[0].U|Q~3 , P0|DP|RegFile|rgen[0].U|Q~3, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[0].U|Q~22 , P0|DP|RegFile|rgen[0].U|Q~22, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[1].U|Q[15] , P0|DP|RegFile|rgen[1].U|Q[15], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[3].U|Q[15] , P0|DP|RegFile|rgen[3].U|Q[15], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[15]~120 , P0|DP|RegFile|R_data0[15]~120, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[5].U|Q[15] , P0|DP|RegFile|rgen[5].U|Q[15], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[15]~121 , P0|DP|RegFile|R_data0[15]~121, LabB, 1
instance = comp, \P0|DP|RegFile|ReadDecoder0|Y[6]~22 , P0|DP|RegFile|ReadDecoder0|Y[6]~22, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[6].U|Q[15] , P0|DP|RegFile|rgen[6].U|Q[15], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[7].U|Q[15] , P0|DP|RegFile|rgen[7].U|Q[15], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[15]~122 , P0|DP|RegFile|R_data0[15]~122, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[15]~124 , P0|DP|RegFile|R_data0[15]~124, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[15]~127 , P0|DP|RegFile|R_data0[15]~127, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[15]~128 , P0|DP|RegFile|R_data0[15]~128, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[15]~126 , P0|DP|RegFile|R_data0[15]~126, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[15]~129 , P0|DP|RegFile|R_data0[15]~129, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[0].U|Q~6 , P0|DP|RegFile|rgen[0].U|Q~6, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[0].U|Q~23 , P0|DP|RegFile|rgen[0].U|Q~23, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[9].U|Q[14] , P0|DP|RegFile|rgen[9].U|Q[14], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[14]~135 , P0|DP|RegFile|R_data0[14]~135, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[3].U|Q[14] , P0|DP|RegFile|rgen[3].U|Q[14], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[1].U|Q[14] , P0|DP|RegFile|rgen[1].U|Q[14], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[14]~130 , P0|DP|RegFile|R_data0[14]~130, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[4].U|Q[14] , P0|DP|RegFile|rgen[4].U|Q[14], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[14]~131 , P0|DP|RegFile|R_data0[14]~131, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[6].U|Q[14] , P0|DP|RegFile|rgen[6].U|Q[14], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[7].U|Q[14] , P0|DP|RegFile|rgen[7].U|Q[14], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[14]~132 , P0|DP|RegFile|R_data0[14]~132, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[14]~134 , P0|DP|RegFile|R_data0[14]~134, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[11].U|Q[14] , P0|DP|RegFile|rgen[11].U|Q[14], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[10].U|Q[14] , P0|DP|RegFile|rgen[10].U|Q[14], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[14]~136 , P0|DP|RegFile|R_data0[14]~136, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[14]~139 , P0|DP|RegFile|R_data0[14]~139, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[0].U|Q~4 , P0|DP|RegFile|rgen[0].U|Q~4, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[0].U|Q~24 , P0|DP|RegFile|rgen[0].U|Q~24, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[12].U|Q[13] , P0|DP|RegFile|rgen[12].U|Q[13], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[13].U|Q[13] , P0|DP|RegFile|rgen[13].U|Q[13], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[13]~147 , P0|DP|RegFile|R_data0[13]~147, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[14].U|Q[13] , P0|DP|RegFile|rgen[14].U|Q[13], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[14].U|Qz0[13]~14 , P0|DP|RegFile|rgen[14].U|Qz0[13]~14, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[13]~148 , P0|DP|RegFile|R_data0[13]~148, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[0].U|Q[13] , P0|DP|RegFile|rgen[0].U|Q[13], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[2].U|Q[13] , P0|DP|RegFile|rgen[2].U|Q[13], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[13]~143 , P0|DP|RegFile|R_data0[13]~143, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[6].U|Q[13] , P0|DP|RegFile|rgen[6].U|Q[13], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[7].U|Q[13] , P0|DP|RegFile|rgen[7].U|Q[13], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[13]~142 , P0|DP|RegFile|R_data0[13]~142, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[4].U|Q[13] , P0|DP|RegFile|rgen[4].U|Q[13], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[13]~141 , P0|DP|RegFile|R_data0[13]~141, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[13]~144 , P0|DP|RegFile|R_data0[13]~144, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[10].U|Q[13] , P0|DP|RegFile|rgen[10].U|Q[13], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[11].U|Q[13] , P0|DP|RegFile|rgen[11].U|Q[13], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[13]~146 , P0|DP|RegFile|R_data0[13]~146, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[13]~149 , P0|DP|RegFile|R_data0[13]~149, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[0].U|Q~5 , P0|DP|RegFile|rgen[0].U|Q~5, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[0].U|Q~25 , P0|DP|RegFile|rgen[0].U|Q~25, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[10].U|Q[12] , P0|DP|RegFile|rgen[10].U|Q[12], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[12]~156 , P0|DP|RegFile|R_data0[12]~156, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[12].U|Q[12] , P0|DP|RegFile|rgen[12].U|Q[12], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[13].U|Q[12] , P0|DP|RegFile|rgen[13].U|Q[12], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[12]~157 , P0|DP|RegFile|R_data0[12]~157, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[12]~158 , P0|DP|RegFile|R_data0[12]~158, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[4].U|Q[12] , P0|DP|RegFile|rgen[4].U|Q[12], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[12]~151 , P0|DP|RegFile|R_data0[12]~151, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[1].U|Q[12] , P0|DP|RegFile|rgen[1].U|Q[12], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[12]~150 , P0|DP|RegFile|R_data0[12]~150, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[2].U|Q[12] , P0|DP|RegFile|rgen[2].U|Q[12], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[0].U|Q[12] , P0|DP|RegFile|rgen[0].U|Q[12], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[12]~153 , P0|DP|RegFile|R_data0[12]~153, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[12]~154 , P0|DP|RegFile|R_data0[12]~154, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[12]~159 , P0|DP|RegFile|R_data0[12]~159, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10], LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9], LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8], LabB, 1
instance = comp, \P0|DP|ALU|Add0~51 , P0|DP|ALU|Add0~51, LabB, 1
instance = comp, \P0|DP|ALU|Add0~61 , P0|DP|ALU|Add0~61, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[0].U|Q~21 , P0|DP|RegFile|rgen[0].U|Q~21, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[2].U|Q[8] , P0|DP|RegFile|rgen[2].U|Q[8], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[0].U|Q[8] , P0|DP|RegFile|rgen[0].U|Q[8], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[8]~113 , P0|DP|RegFile|R_data0[8]~113, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[3].U|Q[8] , P0|DP|RegFile|rgen[3].U|Q[8], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[1].U|Q[8] , P0|DP|RegFile|rgen[1].U|Q[8], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[8]~110 , P0|DP|RegFile|R_data0[8]~110, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[6].U|Q[8] , P0|DP|RegFile|rgen[6].U|Q[8], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[7].U|Q[8] , P0|DP|RegFile|rgen[7].U|Q[8], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[8]~112 , P0|DP|RegFile|R_data0[8]~112, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[8]~114 , P0|DP|RegFile|R_data0[8]~114, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[9].U|Q[8] , P0|DP|RegFile|rgen[9].U|Q[8], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[8].U|Q[8] , P0|DP|RegFile|rgen[8].U|Q[8], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[8]~115 , P0|DP|RegFile|R_data0[8]~115, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[15].U|Q[8] , P0|DP|RegFile|rgen[15].U|Q[8], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[12].U|Q[8] , P0|DP|RegFile|rgen[12].U|Q[8], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[8]~117 , P0|DP|RegFile|R_data0[8]~117, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[8]~118 , P0|DP|RegFile|R_data0[8]~118, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[8]~119 , P0|DP|RegFile|R_data0[8]~119, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[0].U|Q~2 , P0|DP|RegFile|rgen[0].U|Q~2, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[0].U|Q~19 , P0|DP|RegFile|rgen[0].U|Q~19, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[9].U|Q[10] , P0|DP|RegFile|rgen[9].U|Q[10], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[10]~100 , P0|DP|RegFile|R_data1[10]~100, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[10]~101 , P0|DP|RegFile|R_data1[10]~101, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[14].U|Qz1[10]~5 , P0|DP|RegFile|rgen[14].U|Qz1[10]~5, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[15].U|Q[10] , P0|DP|RegFile|rgen[15].U|Q[10], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[13].U|Q[10] , P0|DP|RegFile|rgen[13].U|Q[10], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[10]~102 , P0|DP|RegFile|R_data1[10]~102, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[10]~103 , P0|DP|RegFile|R_data1[10]~103, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[10]~104 , P0|DP|RegFile|R_data1[10]~104, LabB, 1
instance = comp, \P0|DP|ALU|Add0~74 , P0|DP|ALU|Add0~74, LabB, 1
instance = comp, \P0|DP|ALU|Add0~75 , P0|DP|ALU|Add0~75, LabB, 1
instance = comp, \P0|DP|ALU|Add0~53 , P0|DP|ALU|Add0~53, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0 , P0|DP|RLPM|altsyncram_component|auto_generated|altsyncram1|altsyncram3|ram_block4a0, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11], LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7], LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6], LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5], LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4], LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3], LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2], LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[0].U|Q~0 , P0|DP|RegFile|rgen[0].U|Q~0, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[0].U|Q~18 , P0|DP|RegFile|rgen[0].U|Q~18, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[0].U|Q[11] , P0|DP|RegFile|rgen[0].U|Q[11], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[11]~83 , P0|DP|RegFile|R_data0[11]~83, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[3].U|Q[11] , P0|DP|RegFile|rgen[3].U|Q[11], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[1].U|Q[11] , P0|DP|RegFile|rgen[1].U|Q[11], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[11]~80 , P0|DP|RegFile|R_data0[11]~80, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[11]~82 , P0|DP|RegFile|R_data0[11]~82, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[11]~84 , P0|DP|RegFile|R_data0[11]~84, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[9].U|Q[11] , P0|DP|RegFile|rgen[9].U|Q[11], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[11]~85 , P0|DP|RegFile|R_data0[11]~85, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[11]~87 , P0|DP|RegFile|R_data0[11]~87, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[11]~88 , P0|DP|RegFile|R_data0[11]~88, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[11]~89 , P0|DP|RegFile|R_data0[11]~89, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[0].U|Q~14 , P0|DP|RegFile|rgen[0].U|Q~14, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[9].U|Q[7] , P0|DP|RegFile|rgen[9].U|Q[7], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[8].U|Q[7] , P0|DP|RegFile|rgen[8].U|Q[7], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[7]~45 , P0|DP|RegFile|R_data0[7]~45, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[14].U|Q[7] , P0|DP|RegFile|rgen[14].U|Q[7], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[14].U|Qz0[7]~4 , P0|DP|RegFile|rgen[14].U|Qz0[7]~4, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[7]~47 , P0|DP|RegFile|R_data0[7]~47, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[7]~48 , P0|DP|RegFile|R_data0[7]~48, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[7]~46 , P0|DP|RegFile|R_data0[7]~46, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[7]~49 , P0|DP|RegFile|R_data0[7]~49, LabB, 1
instance = comp, \P0|DP|ALU|Add0~50 , P0|DP|ALU|Add0~50, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[0].U|Q~15 , P0|DP|RegFile|rgen[0].U|Q~15, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[11].U|Q[6] , P0|DP|RegFile|rgen[11].U|Q[6], LabB, 1
instance = comp, \P0|DP|RegFile|ReadDecoder0|Y[10]~7 , P0|DP|RegFile|ReadDecoder0|Y[10]~7, LabB, 1
instance = comp, \P0|DP|RegFile|ReadDecoder0|Y[10]~3 , P0|DP|RegFile|ReadDecoder0|Y[10]~3, LabB, 1
instance = comp, \P0|DP|RegFile|ReadDecoder0|Y[10]~32 , P0|DP|RegFile|ReadDecoder0|Y[10]~32, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[6]~56 , P0|DP|RegFile|R_data0[6]~56, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[13].U|Q[6] , P0|DP|RegFile|rgen[13].U|Q[6], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[6]~57 , P0|DP|RegFile|R_data0[6]~57, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[6]~58 , P0|DP|RegFile|R_data0[6]~58, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[1].U|Q[6] , P0|DP|RegFile|rgen[1].U|Q[6], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[3].U|Q[6] , P0|DP|RegFile|rgen[3].U|Q[6], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[6]~50 , P0|DP|RegFile|R_data0[6]~50, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[7].U|Q[6] , P0|DP|RegFile|rgen[7].U|Q[6], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[6].U|Q[6] , P0|DP|RegFile|rgen[6].U|Q[6], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[6]~52 , P0|DP|RegFile|R_data0[6]~52, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[0].U|Q[6] , P0|DP|RegFile|rgen[0].U|Q[6], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[2].U|Q[6] , P0|DP|RegFile|rgen[2].U|Q[6], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[6]~53 , P0|DP|RegFile|R_data0[6]~53, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[6]~54 , P0|DP|RegFile|R_data0[6]~54, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[6]~59 , P0|DP|RegFile|R_data0[6]~59, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[0].U|Q~16 , P0|DP|RegFile|rgen[0].U|Q~16, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[12].U|Q[5] , P0|DP|RegFile|rgen[12].U|Q[5], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[13].U|Q[5] , P0|DP|RegFile|rgen[13].U|Q[5], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[5]~67 , P0|DP|RegFile|R_data0[5]~67, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[15].U|Q[5] , P0|DP|RegFile|rgen[15].U|Q[5], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[5]~68 , P0|DP|RegFile|R_data0[5]~68, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[5]~60 , P0|DP|RegFile|R_data0[5]~60, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[5].U|Q[5] , P0|DP|RegFile|rgen[5].U|Q[5], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[5]~61 , P0|DP|RegFile|R_data0[5]~61, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[7].U|Q[5] , P0|DP|RegFile|rgen[7].U|Q[5], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[6].U|Q[5] , P0|DP|RegFile|rgen[6].U|Q[5], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[5]~62 , P0|DP|RegFile|R_data0[5]~62, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[5]~64 , P0|DP|RegFile|R_data0[5]~64, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[10].U|Q[5] , P0|DP|RegFile|rgen[10].U|Q[5], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[5]~66 , P0|DP|RegFile|R_data0[5]~66, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[5]~69 , P0|DP|RegFile|R_data0[5]~69, LabB, 1
instance = comp, \P0|DP|ALU|Add0~49 , P0|DP|ALU|Add0~49, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[0].U|Q~17 , P0|DP|RegFile|rgen[0].U|Q~17, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[9].U|Q[4] , P0|DP|RegFile|rgen[9].U|Q[4], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[4]~75 , P0|DP|RegFile|R_data0[4]~75, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[12].U|Q[4] , P0|DP|RegFile|rgen[12].U|Q[4], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[4]~77 , P0|DP|RegFile|R_data0[4]~77, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[15].U|Q[4] , P0|DP|RegFile|rgen[15].U|Q[4], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[4]~78 , P0|DP|RegFile|R_data0[4]~78, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[4].U|Q[4] , P0|DP|RegFile|rgen[4].U|Q[4], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[4]~71 , P0|DP|RegFile|R_data0[4]~71, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[6].U|Q[4] , P0|DP|RegFile|rgen[6].U|Q[4], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[7].U|Q[4] , P0|DP|RegFile|rgen[7].U|Q[4], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[4]~72 , P0|DP|RegFile|R_data0[4]~72, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[1].U|Q[4] , P0|DP|RegFile|rgen[1].U|Q[4], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[4]~70 , P0|DP|RegFile|R_data0[4]~70, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[4]~74 , P0|DP|RegFile|R_data0[4]~74, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[4]~79 , P0|DP|RegFile|R_data0[4]~79, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[0].U|Q~7 , P0|DP|RegFile|rgen[0].U|Q~7, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[4].U|Q[3] , P0|DP|RegFile|rgen[4].U|Q[3], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[3]~1 , P0|DP|RegFile|R_data0[3]~1, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[2].U|Q[3] , P0|DP|RegFile|rgen[2].U|Q[3], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[0].U|Q[3] , P0|DP|RegFile|rgen[0].U|Q[3], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[3]~3 , P0|DP|RegFile|R_data0[3]~3, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[3].U|Q[3] , P0|DP|RegFile|rgen[3].U|Q[3], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[1].U|Q[3] , P0|DP|RegFile|rgen[1].U|Q[3], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[3]~0 , P0|DP|RegFile|R_data0[3]~0, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[3]~4 , P0|DP|RegFile|R_data0[3]~4, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[3]~5 , P0|DP|RegFile|R_data0[3]~5, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[3]~6 , P0|DP|RegFile|R_data0[3]~6, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[3]~9 , P0|DP|RegFile|R_data0[3]~9, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[0].U|Q~12 , P0|DP|RegFile|rgen[0].U|Q~12, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[9].U|Q[1] , P0|DP|RegFile|rgen[9].U|Q[1], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[1]~25 , P0|DP|RegFile|R_data0[1]~25, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[7].U|Q[1] , P0|DP|RegFile|rgen[7].U|Q[1], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[6].U|Q[1] , P0|DP|RegFile|rgen[6].U|Q[1], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[1]~22 , P0|DP|RegFile|R_data0[1]~22, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[2].U|Q[1] , P0|DP|RegFile|rgen[2].U|Q[1], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[1]~23 , P0|DP|RegFile|R_data0[1]~23, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[3].U|Q[1] , P0|DP|RegFile|rgen[3].U|Q[1], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[1]~20 , P0|DP|RegFile|R_data0[1]~20, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[1]~24 , P0|DP|RegFile|R_data0[1]~24, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[11].U|Q[1] , P0|DP|RegFile|rgen[11].U|Q[1], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[10].U|Q[1] , P0|DP|RegFile|rgen[10].U|Q[1], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[1]~26 , P0|DP|RegFile|R_data0[1]~26, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[1]~29 , P0|DP|RegFile|R_data0[1]~29, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[0].U|Q~13 , P0|DP|RegFile|rgen[0].U|Q~13, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[14].U|Q[0] , P0|DP|RegFile|rgen[14].U|Q[0], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[14].U|Qz0[0]~3 , P0|DP|RegFile|rgen[14].U|Qz0[0]~3, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[0]~37 , P0|DP|RegFile|R_data0[0]~37, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[0]~38 , P0|DP|RegFile|R_data0[0]~38, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[0]~30 , P0|DP|RegFile|R_data0[0]~30, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[2].U|Q[0] , P0|DP|RegFile|rgen[2].U|Q[0], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[0].U|Q[0] , P0|DP|RegFile|rgen[0].U|Q[0], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[0]~33 , P0|DP|RegFile|R_data0[0]~33, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[0]~32 , P0|DP|RegFile|R_data0[0]~32, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[0]~34 , P0|DP|RegFile|R_data0[0]~34, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[10].U|Q[0] , P0|DP|RegFile|rgen[10].U|Q[0], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[11].U|Q[0] , P0|DP|RegFile|rgen[11].U|Q[0], LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[0]~36 , P0|DP|RegFile|R_data0[0]~36, LabB, 1
instance = comp, \P0|DP|RegFile|R_data0[0]~39 , P0|DP|RegFile|R_data0[0]~39, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0], LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|tdo~0 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|tdo~0, LabB, 1
instance = comp, \P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|tdo~1 , P0|DP|RLPM|altsyncram_component|auto_generated|mgl_prim2|tdo~1, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~6, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~7, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4], LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5], LabB, 1
instance = comp, \P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 , P0|UNI|I0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0, LabB, 1
instance = comp, \P0|UNI|instruction_register0|q[1] , P0|UNI|instruction_register0|q[1], LabB, 1
instance = comp, \H0|Add25~0 , H0|Add25~0, LabB, 1
instance = comp, \H0|Add22~0 , H0|Add22~0, LabB, 1
instance = comp, \H0|Add18~0 , H0|Add18~0, LabB, 1
instance = comp, \H0|Add13~0 , H0|Add13~0, LabB, 1
instance = comp, \H0|Add10~0 , H0|Add10~0, LabB, 1
instance = comp, \H0|Add7~0 , H0|Add7~0, LabB, 1
instance = comp, \H0|Add2~0 , H0|Add2~0, LabB, 1
instance = comp, \H1|Add25~0 , H1|Add25~0, LabB, 1
instance = comp, \H1|Add22~0 , H1|Add22~0, LabB, 1
instance = comp, \H1|Add18~0 , H1|Add18~0, LabB, 1
instance = comp, \H1|Add13~0 , H1|Add13~0, LabB, 1
instance = comp, \H1|Add10~0 , H1|Add10~0, LabB, 1
instance = comp, \H1|Add7~0 , H1|Add7~0, LabB, 1
instance = comp, \H1|Add2~0 , H1|Add2~0, LabB, 1
instance = comp, \H2|Add25~0 , H2|Add25~0, LabB, 1
instance = comp, \H2|Add22~0 , H2|Add22~0, LabB, 1
instance = comp, \H2|Add18~0 , H2|Add18~0, LabB, 1
instance = comp, \H2|Add13~0 , H2|Add13~0, LabB, 1
instance = comp, \H2|Add10~0 , H2|Add10~0, LabB, 1
instance = comp, \H2|Add7~0 , H2|Add7~0, LabB, 1
instance = comp, \H2|Add2~0 , H2|Add2~0, LabB, 1
instance = comp, \H3|Add25~0 , H3|Add25~0, LabB, 1
instance = comp, \H3|Add22~0 , H3|Add22~0, LabB, 1
instance = comp, \H3|Add18~0 , H3|Add18~0, LabB, 1
instance = comp, \H3|Add13~0 , H3|Add13~0, LabB, 1
instance = comp, \H3|Add10~0 , H3|Add10~0, LabB, 1
instance = comp, \H3|Add7~0 , H3|Add7~0, LabB, 1
instance = comp, \H3|Add2~0 , H3|Add2~0, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[2]~41 , P0|DP|RegFile|R_data1[2]~41, LabB, 1
instance = comp, \SW[16]~I , SW[16], LabB, 1
instance = comp, \P0|UNI|state_machine0|next_state.STORE~0 , P0|UNI|state_machine0|next_state.STORE~0, LabB, 1
instance = comp, \P0|UNI|state_machine0|next_state.STORE~1 , P0|UNI|state_machine0|next_state.STORE~1, LabB, 1
instance = comp, \P0|UNI|state_machine0|current_state.STORE , P0|UNI|state_machine0|current_state.STORE, LabB, 1
instance = comp, \P0|UNI|state_machine0|next_state.LOAD_A~0 , P0|UNI|state_machine0|next_state.LOAD_A~0, LabB, 1
instance = comp, \P0|UNI|state_machine0|next_state.LOAD_A~1 , P0|UNI|state_machine0|next_state.LOAD_A~1, LabB, 1
instance = comp, \P0|UNI|state_machine0|current_state.LOAD_A , P0|UNI|state_machine0|current_state.LOAD_A, LabB, 1
instance = comp, \P0|UNI|state_machine0|WideOr0 , P0|UNI|state_machine0|WideOr0, LabB, 1
instance = comp, \SW[15]~I , SW[15], LabB, 1
instance = comp, \Mux13~2 , Mux13~2, LabB, 1
instance = comp, \Mux13~3 , Mux13~3, LabB, 1
instance = comp, \SW[17]~I , SW[17], LabB, 1
instance = comp, \Mux12~0 , Mux12~0, LabB, 1
instance = comp, \Mux13~0 , Mux13~0, LabB, 1
instance = comp, \Mux13~1 , Mux13~1, LabB, 1
instance = comp, \Mux13~4 , Mux13~4, LabB, 1
instance = comp, \Mux12~1 , Mux12~1, LabB, 1
instance = comp, \P0|DP|ALU|Add0~32 , P0|DP|ALU|Add0~32, LabB, 1
instance = comp, \Mux12~2 , Mux12~2, LabB, 1
instance = comp, \Mux12~6 , Mux12~6, LabB, 1
instance = comp, \P0|UNI|state_machine0|Alu_s0[0]~1 , P0|UNI|state_machine0|Alu_s0[0]~1, LabB, 1
instance = comp, \P0|UNI|state_machine0|current_state.ADD , P0|UNI|state_machine0|current_state.ADD, LabB, 1
instance = comp, \P0|UNI|state_machine0|WideOr3~0 , P0|UNI|state_machine0|WideOr3~0, LabB, 1
instance = comp, \P0|UNI|state_machine0|current_state.NOOP , P0|UNI|state_machine0|current_state.NOOP, LabB, 1
instance = comp, \P0|UNI|state_machine0|WideOr1~0 , P0|UNI|state_machine0|WideOr1~0, LabB, 1
instance = comp, \Mux14~2 , Mux14~2, LabB, 1
instance = comp, \Mux14~3 , Mux14~3, LabB, 1
instance = comp, \Mux14~4 , Mux14~4, LabB, 1
instance = comp, \Mux15~0 , Mux15~0, LabB, 1
instance = comp, \Mux15~1 , Mux15~1, LabB, 1
instance = comp, \Mux15~5 , Mux15~5, LabB, 1
instance = comp, \H4|Add25~0 , H4|Add25~0, LabB, 1
instance = comp, \H4|Add22~0 , H4|Add22~0, LabB, 1
instance = comp, \H4|Add18~0 , H4|Add18~0, LabB, 1
instance = comp, \H4|Add13~0 , H4|Add13~0, LabB, 1
instance = comp, \H4|Add10~0 , H4|Add10~0, LabB, 1
instance = comp, \H4|Add7~0 , H4|Add7~0, LabB, 1
instance = comp, \H4|Add2~0 , H4|Add2~0, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[5].U|Q[6] , P0|DP|RegFile|rgen[5].U|Q[6], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[6]~53 , P0|DP|RegFile|R_data1[6]~53, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[6]~55 , P0|DP|RegFile|R_data1[6]~55, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[6]~52 , P0|DP|RegFile|R_data1[6]~52, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[6]~56 , P0|DP|RegFile|R_data1[6]~56, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[6]~84 , P0|DP|RegFile|R_data1[6]~84, LabB, 1
instance = comp, \Mux9~3 , Mux9~3, LabB, 1
instance = comp, \Mux9~4 , Mux9~4, LabB, 1
instance = comp, \Mux10~0 , Mux10~0, LabB, 1
instance = comp, \Mux10~1 , Mux10~1, LabB, 1
instance = comp, \Mux10~4 , Mux10~4, LabB, 1
instance = comp, \Mux8~2 , Mux8~2, LabB, 1
instance = comp, \Mux8~3 , Mux8~3, LabB, 1
instance = comp, \Mux8~4 , Mux8~4, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[5].U|Q[4] , P0|DP|RegFile|rgen[5].U|Q[4], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[4]~73 , P0|DP|RegFile|R_data1[4]~73, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[2].U|Q[4] , P0|DP|RegFile|rgen[2].U|Q[4], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[4]~75 , P0|DP|RegFile|R_data1[4]~75, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[3].U|Q[4] , P0|DP|RegFile|rgen[3].U|Q[4], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[4]~72 , P0|DP|RegFile|R_data1[4]~72, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[4]~76 , P0|DP|RegFile|R_data1[4]~76, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[13].U|Q[4] , P0|DP|RegFile|rgen[13].U|Q[4], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[4]~80 , P0|DP|RegFile|R_data1[4]~80, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[4]~81 , P0|DP|RegFile|R_data1[4]~81, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[11].U|Q[4] , P0|DP|RegFile|rgen[11].U|Q[4], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[10].U|Q[4] , P0|DP|RegFile|rgen[10].U|Q[4], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[4]~78 , P0|DP|RegFile|R_data1[4]~78, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[4]~83 , P0|DP|RegFile|R_data1[4]~83, LabB, 1
instance = comp, \Mux11~3 , Mux11~3, LabB, 1
instance = comp, \Mux11~4 , Mux11~4, LabB, 1
instance = comp, \H5|Add25~0 , H5|Add25~0, LabB, 1
instance = comp, \H5|Add22~0 , H5|Add22~0, LabB, 1
instance = comp, \H5|Add18~0 , H5|Add18~0, LabB, 1
instance = comp, \H5|Add13~0 , H5|Add13~0, LabB, 1
instance = comp, \H5|Add10~0 , H5|Add10~0, LabB, 1
instance = comp, \H5|Add7~0 , H5|Add7~0, LabB, 1
instance = comp, \H5|Add2~0 , H5|Add2~0, LabB, 1
instance = comp, \Mux6~0 , Mux6~0, LabB, 1
instance = comp, \P0|DP|ALU|Add0~59 , P0|DP|ALU|Add0~59, LabB, 1
instance = comp, \Mux4~2 , Mux4~2, LabB, 1
instance = comp, \Mux6~3 , Mux6~3, LabB, 1
instance = comp, \Mux4~3 , Mux4~3, LabB, 1
instance = comp, \Mux6~1 , Mux6~1, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[0].U|Q[10] , P0|DP|RegFile|rgen[0].U|Q[10], LabB, 1
instance = comp, \Mux6~2 , Mux6~2, LabB, 1
instance = comp, \Mux5~1 , Mux5~1, LabB, 1
instance = comp, \Mux5~2 , Mux5~2, LabB, 1
instance = comp, \Mux5~3 , Mux5~3, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[13].U|Q[8] , P0|DP|RegFile|rgen[13].U|Q[8], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[8]~122 , P0|DP|RegFile|R_data1[8]~122, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[8]~123 , P0|DP|RegFile|R_data1[8]~123, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[8]~118 , P0|DP|RegFile|R_data1[8]~118, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[8]~117 , P0|DP|RegFile|R_data1[8]~117, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[4].U|Q[8] , P0|DP|RegFile|rgen[4].U|Q[8], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[5].U|Q[8] , P0|DP|RegFile|rgen[5].U|Q[8], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[8]~116 , P0|DP|RegFile|R_data1[8]~116, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[8]~119 , P0|DP|RegFile|R_data1[8]~119, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[8]~120 , P0|DP|RegFile|R_data1[8]~120, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[8]~124 , P0|DP|RegFile|R_data1[8]~124, LabB, 1
instance = comp, \Mux7~2 , Mux7~2, LabB, 1
instance = comp, \Mux7~3 , Mux7~3, LabB, 1
instance = comp, \Mux7~4 , Mux7~4, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[0].U|Q~1 , P0|DP|RegFile|rgen[0].U|Q~1, LabB, 1
instance = comp, \P0|DP|ALU|Add0~60 , P0|DP|ALU|Add0~60, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[0].U|Q[9] , P0|DP|RegFile|rgen[0].U|Q[9], LabB, 1
instance = comp, \Mux6~5 , Mux6~5, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[9]~111 , P0|DP|RegFile|R_data1[9]~111, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[2].U|Q[9] , P0|DP|RegFile|rgen[2].U|Q[9], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[9]~108 , P0|DP|RegFile|R_data1[9]~108, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[1].U|Q[9] , P0|DP|RegFile|rgen[1].U|Q[9], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[3].U|Q[9] , P0|DP|RegFile|rgen[3].U|Q[9], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[9]~105 , P0|DP|RegFile|R_data1[9]~105, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[5].U|Q[9] , P0|DP|RegFile|rgen[5].U|Q[9], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[4].U|Q[9] , P0|DP|RegFile|rgen[4].U|Q[9], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[9]~106 , P0|DP|RegFile|R_data1[9]~106, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[9]~109 , P0|DP|RegFile|R_data1[9]~109, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[14].U|Q[9] , P0|DP|RegFile|rgen[14].U|Q[9], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[14].U|Qz1[9]~6 , P0|DP|RegFile|rgen[14].U|Qz1[9]~6, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[9]~113 , P0|DP|RegFile|R_data1[9]~113, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[9]~114 , P0|DP|RegFile|R_data1[9]~114, LabB, 1
instance = comp, \Mux6~6 , Mux6~6, LabB, 1
instance = comp, \Mux6~7 , Mux6~7, LabB, 1
instance = comp, \H6|Add25~0 , H6|Add25~0, LabB, 1
instance = comp, \H6|Add22~0 , H6|Add22~0, LabB, 1
instance = comp, \H6|Add18~0 , H6|Add18~0, LabB, 1
instance = comp, \H6|Add13~0 , H6|Add13~0, LabB, 1
instance = comp, \H6|Add10~0 , H6|Add10~0, LabB, 1
instance = comp, \H6|Add7~0 , H6|Add7~0, LabB, 1
instance = comp, \H6|Add2~0 , H6|Add2~0, LabB, 1
instance = comp, \Mux3~1 , Mux3~1, LabB, 1
instance = comp, \Mux3~2 , Mux3~2, LabB, 1
instance = comp, \Mux3~3 , Mux3~3, LabB, 1
instance = comp, \Mux0~3 , Mux0~3, LabB, 1
instance = comp, \Mux0~6 , Mux0~6, LabB, 1
instance = comp, \Mux0~4 , Mux0~4, LabB, 1
instance = comp, \Mux0~5 , Mux0~5, LabB, 1
instance = comp, \Mux2~1 , Mux2~1, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[8].U|Q[13] , P0|DP|RegFile|rgen[8].U|Q[13], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[9].U|Q[13] , P0|DP|RegFile|rgen[9].U|Q[13], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[13]~150 , P0|DP|RegFile|R_data1[13]~150, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[13]~152 , P0|DP|RegFile|R_data1[13]~152, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[15].U|Q[13] , P0|DP|RegFile|rgen[15].U|Q[13], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[14].U|Qz1[13]~10 , P0|DP|RegFile|rgen[14].U|Qz1[13]~10, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[13]~153 , P0|DP|RegFile|R_data1[13]~153, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[13]~147 , P0|DP|RegFile|R_data1[13]~147, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[13]~148 , P0|DP|RegFile|R_data1[13]~148, LabB, 1
instance = comp, \P0|DP|RegFile|rgen[1].U|Q[13] , P0|DP|RegFile|rgen[1].U|Q[13], LabB, 1
instance = comp, \P0|DP|RegFile|rgen[3].U|Q[13] , P0|DP|RegFile|rgen[3].U|Q[13], LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[13]~145 , P0|DP|RegFile|R_data1[13]~145, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[13]~149 , P0|DP|RegFile|R_data1[13]~149, LabB, 1
instance = comp, \P0|DP|RegFile|R_data1[13]~154 , P0|DP|RegFile|R_data1[13]~154, LabB, 1
instance = comp, \Mux2~2 , Mux2~2, LabB, 1
instance = comp, \Mux2~4 , Mux2~4, LabB, 1
instance = comp, \Mux1~1 , Mux1~1, LabB, 1
instance = comp, \Mux1~2 , Mux1~2, LabB, 1
instance = comp, \Mux1~3 , Mux1~3, LabB, 1
instance = comp, \Mux1~4 , Mux1~4, LabB, 1
instance = comp, \H7|Add25~0 , H7|Add25~0, LabB, 1
instance = comp, \H7|Add22~0 , H7|Add22~0, LabB, 1
instance = comp, \H7|Add18~0 , H7|Add18~0, LabB, 1
instance = comp, \H7|Add13~0 , H7|Add13~0, LabB, 1
instance = comp, \H7|Add10~0 , H7|Add10~0, LabB, 1
instance = comp, \H7|Add7~0 , H7|Add7~0, LabB, 1
instance = comp, \H7|Add2~0 , H7|Add2~0, LabB, 1
instance = comp, \altera_reserved_tms~I , altera_reserved_tms, LabB, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell, LabB, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell, LabB, 1
instance = comp, \HEX0[6]~I , HEX0[6], LabB, 1
instance = comp, \HEX0[5]~I , HEX0[5], LabB, 1
instance = comp, \HEX0[4]~I , HEX0[4], LabB, 1
instance = comp, \HEX0[3]~I , HEX0[3], LabB, 1
instance = comp, \HEX0[2]~I , HEX0[2], LabB, 1
instance = comp, \HEX0[1]~I , HEX0[1], LabB, 1
instance = comp, \HEX0[0]~I , HEX0[0], LabB, 1
instance = comp, \HEX1[6]~I , HEX1[6], LabB, 1
instance = comp, \HEX1[5]~I , HEX1[5], LabB, 1
instance = comp, \HEX1[4]~I , HEX1[4], LabB, 1
instance = comp, \HEX1[3]~I , HEX1[3], LabB, 1
instance = comp, \HEX1[2]~I , HEX1[2], LabB, 1
instance = comp, \HEX1[1]~I , HEX1[1], LabB, 1
instance = comp, \HEX1[0]~I , HEX1[0], LabB, 1
instance = comp, \HEX2[6]~I , HEX2[6], LabB, 1
instance = comp, \HEX2[5]~I , HEX2[5], LabB, 1
instance = comp, \HEX2[4]~I , HEX2[4], LabB, 1
instance = comp, \HEX2[3]~I , HEX2[3], LabB, 1
instance = comp, \HEX2[2]~I , HEX2[2], LabB, 1
instance = comp, \HEX2[1]~I , HEX2[1], LabB, 1
instance = comp, \HEX2[0]~I , HEX2[0], LabB, 1
instance = comp, \HEX3[6]~I , HEX3[6], LabB, 1
instance = comp, \HEX3[5]~I , HEX3[5], LabB, 1
instance = comp, \HEX3[4]~I , HEX3[4], LabB, 1
instance = comp, \HEX3[3]~I , HEX3[3], LabB, 1
instance = comp, \HEX3[2]~I , HEX3[2], LabB, 1
instance = comp, \HEX3[1]~I , HEX3[1], LabB, 1
instance = comp, \HEX3[0]~I , HEX3[0], LabB, 1
instance = comp, \HEX4[6]~I , HEX4[6], LabB, 1
instance = comp, \HEX4[5]~I , HEX4[5], LabB, 1
instance = comp, \HEX4[4]~I , HEX4[4], LabB, 1
instance = comp, \HEX4[3]~I , HEX4[3], LabB, 1
instance = comp, \HEX4[2]~I , HEX4[2], LabB, 1
instance = comp, \HEX4[1]~I , HEX4[1], LabB, 1
instance = comp, \HEX4[0]~I , HEX4[0], LabB, 1
instance = comp, \HEX5[6]~I , HEX5[6], LabB, 1
instance = comp, \HEX5[5]~I , HEX5[5], LabB, 1
instance = comp, \HEX5[4]~I , HEX5[4], LabB, 1
instance = comp, \HEX5[3]~I , HEX5[3], LabB, 1
instance = comp, \HEX5[2]~I , HEX5[2], LabB, 1
instance = comp, \HEX5[1]~I , HEX5[1], LabB, 1
instance = comp, \HEX5[0]~I , HEX5[0], LabB, 1
instance = comp, \HEX6[6]~I , HEX6[6], LabB, 1
instance = comp, \HEX6[5]~I , HEX6[5], LabB, 1
instance = comp, \HEX6[4]~I , HEX6[4], LabB, 1
instance = comp, \HEX6[3]~I , HEX6[3], LabB, 1
instance = comp, \HEX6[2]~I , HEX6[2], LabB, 1
instance = comp, \HEX6[1]~I , HEX6[1], LabB, 1
instance = comp, \HEX6[0]~I , HEX6[0], LabB, 1
instance = comp, \HEX7[6]~I , HEX7[6], LabB, 1
instance = comp, \HEX7[5]~I , HEX7[5], LabB, 1
instance = comp, \HEX7[4]~I , HEX7[4], LabB, 1
instance = comp, \HEX7[3]~I , HEX7[3], LabB, 1
instance = comp, \HEX7[2]~I , HEX7[2], LabB, 1
instance = comp, \HEX7[1]~I , HEX7[1], LabB, 1
instance = comp, \HEX7[0]~I , HEX7[0], LabB, 1
instance = comp, \altera_reserved_tdo~I , altera_reserved_tdo, LabB, 1
