

================================================================
== Vivado HLS Report for 'xillybus_wrapper_my_to_float_31_1_s'
================================================================
* Date:           Wed Oct 14 17:26:13 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        coprocess
* Solution:       example
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.98|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         1|          -|          -|     2|    no    |
        |- Loop 2  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    531|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    225|
|Register         |        -|      -|     391|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     391|    756|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_275_p2                  |     +    |      0|  0|   2|           2|           1|
    |i_fu_227_p2                    |     +    |      0|  0|   2|           2|           1|
    |shift_2_fu_339_p2              |     +    |      0|  0|  32|          32|          32|
    |phitmp_fu_384_p2               |     -    |      0|  0|   8|           8|           8|
    |tmp_10_fu_374_p2               |     -    |      0|  0|   8|           7|           8|
    |tmp_s_fu_301_p2                |     -    |      0|  0|  32|           1|          32|
    |c_1_1_fu_251_p3                |  Select  |      0|  0|  32|           1|          32|
    |c_1_2_fu_259_p3                |  Select  |      0|  0|  32|           1|          32|
    |in_shift_V_fu_345_p3           |  Select  |      0|  0|  31|           1|          31|
    |out_bits_V_load_phi_fu_237_p3  |  Select  |      0|  0|  32|           1|          32|
    |out_exp_V_fu_390_p3            |  Select  |      0|  0|   8|           1|           1|
    |sh_assign_1_fu_307_p3          |  Select  |      0|  0|  32|           1|          32|
    |sh_assign_fu_285_p3            |  Select  |      0|  0|  32|           1|          32|
    |tmp_6_fu_319_p2                |   ashr   |      0|  0|  88|          32|          32|
    |c_0_fu_243_p3                  |   ctlz   |      0|  0|  48|          32|           0|
    |exitcond_fu_221_p2             |   icmp   |      0|  0|   2|           2|           3|
    |tmp_8_fu_351_p2                |   icmp   |      0|  0|  11|          32|           5|
    |tmp_9_fu_366_p2                |   icmp   |      0|  0|  11|          31|           1|
    |tmp_7_fu_325_p2                |    shl   |      0|  0|  88|          32|          32|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 531|         220|         347|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |   1|          5|    1|          5|
    |ap_return                |  31|          2|   31|         62|
    |i1_reg_102               |   2|          2|    2|          4|
    |i2_reg_135               |   2|          2|    2|          4|
    |in_shift_reg_113         |  31|          2|   31|         62|
    |p_Val2_in_phi_fu_149_p4  |  31|          2|   31|         62|
    |p_Val2_in_reg_146        |  31|          2|   31|         62|
    |shift_1_phi_fu_159_p4    |  32|          2|   32|         64|
    |shift_1_reg_156          |  32|          2|   32|         64|
    |shift_reg_123            |  32|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 225|         23|  225|        453|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   4|   0|    4|          0|
    |ap_return_preg        |  31|   0|   32|          1|
    |c_0_s_reg_78          |  32|   0|   32|          0|
    |c_1_s_reg_90          |  32|   0|   32|          0|
    |i1_reg_102            |   2|   0|    2|          0|
    |i2_reg_135            |   2|   0|    2|          0|
    |i_1_reg_455           |   2|   0|    2|          0|
    |in_shift_reg_113      |  31|   0|   31|          0|
    |isNeg_reg_466         |   1|   0|    1|          0|
    |out_bits_0_V_reg_423  |  32|   0|   32|          0|
    |p_Result_s_reg_428    |  32|   0|   32|          0|
    |p_Val2_in_reg_146     |  31|   0|   31|          0|
    |sh_assign_reg_460     |  32|   0|   32|          0|
    |shift_1_reg_156       |  32|   0|   32|          0|
    |shift_reg_123         |  32|   0|   32|          0|
    |tmp_58_reg_451        |   1|   0|    1|          0|
    |tmp_62_reg_471        |  31|   0|   31|          0|
    |tmp_63_reg_476        |  31|   0|   31|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 391|   0|  392|          1|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-----------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | xillybus_wrapper_my_to_float<31, 1> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | xillybus_wrapper_my_to_float<31, 1> | return value |
|ap_start   |  in |    1| ap_ctrl_hs | xillybus_wrapper_my_to_float<31, 1> | return value |
|ap_done    | out |    1| ap_ctrl_hs | xillybus_wrapper_my_to_float<31, 1> | return value |
|ap_idle    | out |    1| ap_ctrl_hs | xillybus_wrapper_my_to_float<31, 1> | return value |
|ap_ready   | out |    1| ap_ctrl_hs | xillybus_wrapper_my_to_float<31, 1> | return value |
|ap_return  | out |   32| ap_ctrl_hs | xillybus_wrapper_my_to_float<31, 1> | return value |
|in_V       |  in |   31|   ap_none  |                 in_V                |    scalar    |
|prescale   |  in |    9|   ap_none  |               prescale              |    scalar    |
+-----------+-----+-----+------------+-------------------------------------+--------------+

