{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649785536451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649785536452 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 12 13:45:36 2022 " "Processing started: Tue Apr 12 13:45:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649785536452 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649785536452 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AGC_1 -c ChipInterface " "Command: quartus_map --read_settings_files=on --write_settings_files=off AGC_1 -c ChipInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649785536452 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649785536714 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649785536714 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lib.sv(454) " "Verilog HDL information at lib.sv(454): always construct contains both blocking and non-blocking assignments" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 454 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1649785543302 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux lib.sv " "Entity \"mux\" obtained from \"lib.sv\" instead of from Quartus Prime megafunction library" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 38 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1649785543306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ChipInterface.sv 32 32 " "Found 32 design units, including 32 entities, in source file ChipInterface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Core " "Found entity 1: Core" {  } { { "core.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "2 agc_rom_new " "Found entity 2: agc_rom_new" {  } { { "agc_rom_new/agc_rom_new.v" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_rom_new/agc_rom_new.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "3 agc_ram " "Found entity 3: agc_ram" {  } { { "agc_ram/agc_ram.v" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_ram/agc_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux " "Found entity 4: mux" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "5 decoder " "Found entity 5: decoder" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "6 adder " "Found entity 6: adder" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "7 register " "Found entity 7: register" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "8 counter " "Found entity 8: counter" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "9 countFSM " "Found entity 9: countFSM" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "10 register_file " "Found entity 10: register_file" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "11 IO_register_file " "Found entity 11: IO_register_file" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "12 addr_translate_ROM " "Found entity 12: addr_translate_ROM" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 537 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "13 addr_translate_RAM " "Found entity 13: addr_translate_RAM" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "14 addr_translate_r " "Found entity 14: addr_translate_r" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 615 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "15 addr_translate_w " "Found entity 15: addr_translate_w" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 645 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "16 addr_translate " "Found entity 16: addr_translate" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "17 arithmetic_logic_unit " "Found entity 17: arithmetic_logic_unit" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 694 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "18 branching_logic " "Found entity 18: branching_logic" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 804 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "19 stall_logic " "Found entity 19: stall_logic" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 814 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "20 agc_mult_28 " "Found entity 20: agc_mult_28" {  } { { "agc_mult_28/agc_mult_28.v" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_mult_28/agc_mult_28.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "21 agc_div_28 " "Found entity 21: agc_div_28" {  } { { "agc_div_28/agc_div_28.v" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_div_28/agc_div_28.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "22 half_adder " "Found entity 22: half_adder" {  } { { "comp_units.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "23 full_adder " "Found entity 23: full_adder" {  } { { "comp_units.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "24 ripple_carry_adder " "Found entity 24: ripple_carry_adder" {  } { { "comp_units.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "25 convert_1c_2c " "Found entity 25: convert_1c_2c" {  } { { "comp_units.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "26 convert_2c_1c " "Found entity 26: convert_2c_1c" {  } { { "comp_units.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "27 ones_comp_adder " "Found entity 27: ones_comp_adder" {  } { { "comp_units.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "28 ones_comp_add_sub " "Found entity 28: ones_comp_add_sub" {  } { { "comp_units.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "29 ones_comp_mult " "Found entity 29: ones_comp_mult" {  } { { "comp_units.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "30 ones_comp_div " "Found entity 30: ones_comp_div" {  } { { "comp_units.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "31 decode " "Found entity 31: decode" {  } { { "decode.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/decode.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "32 ChipInterface " "Found entity 32: ChipInterface" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649785543306 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "core.sv(139) " "Verilog HDL or VHDL warning at core.sv(139): conditional expression evaluates to a constant" {  } { { "core.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv" 139 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1649785543311 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "core.sv(205) " "Verilog HDL or VHDL warning at core.sv(205): conditional expression evaluates to a constant" {  } { { "core.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv" 205 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1649785543312 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ChipInterface " "Elaborating entity \"ChipInterface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649785543403 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DSKY_VERB_data ChipInterface.sv(31) " "Verilog HDL or VHDL warning at ChipInterface.sv(31): object \"DSKY_VERB_data\" assigned a value but never read" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649785543404 "|ChipInterface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DSKY_NOUN_data ChipInterface.sv(32) " "Verilog HDL or VHDL warning at ChipInterface.sv(32): object \"DSKY_NOUN_data\" assigned a value but never read" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649785543404 "|ChipInterface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AXI_MISSION_TIME_data ChipInterface.sv(33) " "Verilog HDL or VHDL warning at ChipInterface.sv(33): object \"AXI_MISSION_TIME_data\" assigned a value but never read" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649785543404 "|ChipInterface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AXI_APOGEE_data ChipInterface.sv(34) " "Verilog HDL or VHDL warning at ChipInterface.sv(34): object \"AXI_APOGEE_data\" assigned a value but never read" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649785543404 "|ChipInterface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AXI_PERIGEE_data ChipInterface.sv(35) " "Verilog HDL or VHDL warning at ChipInterface.sv(35): object \"AXI_PERIGEE_data\" assigned a value but never read" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649785543404 "|ChipInterface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IO_read_data 0 ChipInterface.sv(29) " "Net \"IO_read_data\" at ChipInterface.sv(29) has no driver or initial value, using a default initial value '0'" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1649785543405 "|ChipInterface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "agc_rom_new agc_rom_new:rom " "Elaborating entity \"agc_rom_new\" for hierarchy \"agc_rom_new:rom\"" {  } { { "ChipInterface.sv" "rom" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram agc_rom_new:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"agc_rom_new:rom\|altsyncram:altsyncram_component\"" {  } { { "agc_rom_new/agc_rom_new.v" "altsyncram_component" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_rom_new/agc_rom_new.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543458 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "agc_rom_new:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"agc_rom_new:rom\|altsyncram:altsyncram_component\"" {  } { { "agc_rom_new/agc_rom_new.v" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_rom_new/agc_rom_new.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543458 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "agc_rom_new:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"agc_rom_new:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM.mif " "Parameter \"init_file\" = \"ROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10240 " "Parameter \"numwords_a\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 10240 " "Parameter \"numwords_b\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 15 " "Parameter \"width_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 15 " "Parameter \"width_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""}  } { { "agc_rom_new/agc_rom_new.v" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_rom_new/agc_rom_new.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649785543459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b2f2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b2f2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b2f2 " "Found entity 1: altsyncram_b2f2" {  } { { "db/altsyncram_b2f2.tdf" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_b2f2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649785543497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b2f2 agc_rom_new:rom\|altsyncram:altsyncram_component\|altsyncram_b2f2:auto_generated " "Elaborating entity \"altsyncram_b2f2\" for hierarchy \"agc_rom_new:rom\|altsyncram:altsyncram_component\|altsyncram_b2f2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649785543528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la agc_rom_new:rom\|altsyncram:altsyncram_component\|altsyncram_b2f2:auto_generated\|decode_5la:decode2 " "Elaborating entity \"decode_5la\" for hierarchy \"agc_rom_new:rom\|altsyncram:altsyncram_component\|altsyncram_b2f2:auto_generated\|decode_5la:decode2\"" {  } { { "db/altsyncram_b2f2.tdf" "decode2" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_b2f2.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/decode_u0a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649785543558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u0a agc_rom_new:rom\|altsyncram:altsyncram_component\|altsyncram_b2f2:auto_generated\|decode_u0a:rden_decode_a " "Elaborating entity \"decode_u0a\" for hierarchy \"agc_rom_new:rom\|altsyncram:altsyncram_component\|altsyncram_b2f2:auto_generated\|decode_u0a:rden_decode_a\"" {  } { { "db/altsyncram_b2f2.tdf" "rden_decode_a" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_b2f2.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3hb " "Found entity 1: mux_3hb" {  } { { "db/mux_3hb.tdf" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/mux_3hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649785543589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3hb agc_rom_new:rom\|altsyncram:altsyncram_component\|altsyncram_b2f2:auto_generated\|mux_3hb:mux4 " "Elaborating entity \"mux_3hb\" for hierarchy \"agc_rom_new:rom\|altsyncram:altsyncram_component\|altsyncram_b2f2:auto_generated\|mux_3hb:mux4\"" {  } { { "db/altsyncram_b2f2.tdf" "mux4" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_b2f2.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "agc_ram agc_ram:ram " "Elaborating entity \"agc_ram\" for hierarchy \"agc_ram:ram\"" {  } { { "ChipInterface.sv" "ram" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram agc_ram:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"agc_ram:ram\|altsyncram:altsyncram_component\"" {  } { { "agc_ram/agc_ram.v" "altsyncram_component" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_ram/agc_ram.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "agc_ram:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"agc_ram:ram\|altsyncram:altsyncram_component\"" {  } { { "agc_ram/agc_ram.v" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_ram/agc_ram.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "agc_ram:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"agc_ram:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RAM.mif " "Parameter \"init_file\" = \"RAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_B " "Parameter \"init_file_layout\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 15 " "Parameter \"width_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 15 " "Parameter \"width_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""}  } { { "agc_ram/agc_ram.v" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_ram/agc_ram.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649785543603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rp92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rp92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rp92 " "Found entity 1: altsyncram_rp92" {  } { { "db/altsyncram_rp92.tdf" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_rp92.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649785543636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rp92 agc_ram:ram\|altsyncram:altsyncram_component\|altsyncram_rp92:auto_generated " "Elaborating entity \"altsyncram_rp92\" for hierarchy \"agc_ram:ram\|altsyncram:altsyncram_component\|altsyncram_rp92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Core Core:core " "Elaborating entity \"Core\" for hierarchy \"Core:core\"" {  } { { "ChipInterface.sv" "core" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder Core:core\|adder:Next_PC_Adder " "Elaborating entity \"adder\" for hierarchy \"Core:core\|adder:Next_PC_Adder\"" {  } { { "core.sv" "Next_PC_Adder" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register Core:core\|register:PC_Register " "Elaborating entity \"register\" for hierarchy \"Core:core\|register:PC_Register\"" {  } { { "core.sv" "PC_Register" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543669 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 lib.sv(129) " "Verilog HDL assignment warning at lib.sv(129): truncated value with size 32 to match size of target (12)" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649785543670 "|ChipInterface|Core:core|register:PC_Register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux Core:core\|mux:PC_Mux " "Elaborating entity \"mux\" for hierarchy \"Core:core\|mux:PC_Mux\"" {  } { { "core.sv" "PC_Mux" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode Core:core\|decode:Decoder " "Elaborating entity \"decode\" for hierarchy \"Core:core\|decode:Decoder\"" {  } { { "core.sv" "Decoder" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543680 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_RAM decode.sv(16) " "Verilog HDL or VHDL warning at decode.sv(16): object \"is_RAM\" assigned a value but never read" {  } { { "decode.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/decode.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649785543681 "|ChipInterface|Core:core|decode:Decoder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_is_0 decode.sv(16) " "Verilog HDL or VHDL warning at decode.sv(16): object \"addr_is_0\" assigned a value but never read" {  } { { "decode.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/decode.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649785543681 "|ChipInterface|Core:core|decode:Decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register Core:core\|decode:Decoder\|register:rg1 " "Elaborating entity \"register\" for hierarchy \"Core:core\|decode:Decoder\|register:rg1\"" {  } { { "decode.sv" "rg1" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/decode.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register Core:core\|decode:Decoder\|register:rg3 " "Elaborating entity \"register\" for hierarchy \"Core:core\|decode:Decoder\|register:rg3\"" {  } { { "decode.sv" "rg3" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/decode.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux Core:core\|mux:Index_mux " "Elaborating entity \"mux\" for hierarchy \"Core:core\|mux:Index_mux\"" {  } { { "core.sv" "Index_mux" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file Core:core\|register_file:rf " "Elaborating entity \"register_file\" for hierarchy \"Core:core\|register_file:rf\"" {  } { { "core.sv" "rf" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543711 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lib.sv(354) " "Verilog HDL assignment warning at lib.sv(354): truncated value with size 16 to match size of target (15)" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649785543714 "|ChipInterface|Core:core|register_file:rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lib.sv(395) " "Verilog HDL assignment warning at lib.sv(395): truncated value with size 16 to match size of target (15)" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649785543715 "|ChipInterface|Core:core|register_file:rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 lib.sv(418) " "Verilog HDL assignment warning at lib.sv(418): truncated value with size 12 to match size of target (9)" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649785543715 "|ChipInterface|Core:core|register_file:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux Core:core\|mux:ALU1_Mux " "Elaborating entity \"mux\" for hierarchy \"Core:core\|mux:ALU1_Mux\"" {  } { { "core.sv" "ALU1_Mux" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux Core:core\|mux:ALU_2_Mux " "Elaborating entity \"mux\" for hierarchy \"Core:core\|mux:ALU_2_Mux\"" {  } { { "core.sv" "ALU_2_Mux" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_logic_unit Core:core\|arithmetic_logic_unit:ALU " "Elaborating entity \"arithmetic_logic_unit\" for hierarchy \"Core:core\|arithmetic_logic_unit:ALU\"" {  } { { "core.sv" "ALU" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543749 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_subtract lib.sv(708) " "Verilog HDL Always Construct warning at lib.sv(708): inferring latch(es) for variable \"sel_subtract\", which holds its previous value in one or more paths through the always construct" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 708 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649785543750 "|ChipInterface|Core:core|arithmetic_logic_unit:ALU"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "lib.sv(708) " "SystemVerilog RTL Coding error at lib.sv(708): always_comb construct does not infer purely combinational logic." {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 708 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1649785543750 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_subtract lib.sv(708) " "Inferred latch for \"sel_subtract\" at lib.sv(708)" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 708 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649785543752 "|ChipInterface|Core:core|arithmetic_logic_unit:ALU"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Core:core\|arithmetic_logic_unit:ALU " "Can't elaborate user hierarchy \"Core:core\|arithmetic_logic_unit:ALU\"" {  } { { "core.sv" "ALU" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv" 167 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543753 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/output_files/ChipInterface.map.smsg " "Generated suppressed messages file /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/output_files/ChipInterface.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649785543770 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1103 " "Peak virtual memory: 1103 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649785544139 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 12 13:45:44 2022 " "Processing ended: Tue Apr 12 13:45:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649785544139 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649785544139 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649785544139 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649785544139 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649785536451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649785536452 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 12 13:45:36 2022 " "Processing started: Tue Apr 12 13:45:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649785536452 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649785536452 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AGC_1 -c ChipInterface " "Command: quartus_map --read_settings_files=on --write_settings_files=off AGC_1 -c ChipInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649785536452 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649785536714 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649785536714 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lib.sv(454) " "Verilog HDL information at lib.sv(454): always construct contains both blocking and non-blocking assignments" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 454 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1649785543302 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux lib.sv " "Entity \"mux\" obtained from \"lib.sv\" instead of from Quartus Prime megafunction library" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 38 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1649785543306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ChipInterface.sv 32 32 " "Found 32 design units, including 32 entities, in source file ChipInterface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Core " "Found entity 1: Core" {  } { { "core.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "2 agc_rom_new " "Found entity 2: agc_rom_new" {  } { { "agc_rom_new/agc_rom_new.v" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_rom_new/agc_rom_new.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "3 agc_ram " "Found entity 3: agc_ram" {  } { { "agc_ram/agc_ram.v" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_ram/agc_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux " "Found entity 4: mux" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "5 decoder " "Found entity 5: decoder" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "6 adder " "Found entity 6: adder" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "7 register " "Found entity 7: register" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "8 counter " "Found entity 8: counter" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "9 countFSM " "Found entity 9: countFSM" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "10 register_file " "Found entity 10: register_file" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "11 IO_register_file " "Found entity 11: IO_register_file" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "12 addr_translate_ROM " "Found entity 12: addr_translate_ROM" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 537 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "13 addr_translate_RAM " "Found entity 13: addr_translate_RAM" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "14 addr_translate_r " "Found entity 14: addr_translate_r" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 615 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "15 addr_translate_w " "Found entity 15: addr_translate_w" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 645 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "16 addr_translate " "Found entity 16: addr_translate" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "17 arithmetic_logic_unit " "Found entity 17: arithmetic_logic_unit" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 694 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "18 branching_logic " "Found entity 18: branching_logic" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 804 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "19 stall_logic " "Found entity 19: stall_logic" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 814 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "20 agc_mult_28 " "Found entity 20: agc_mult_28" {  } { { "agc_mult_28/agc_mult_28.v" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_mult_28/agc_mult_28.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "21 agc_div_28 " "Found entity 21: agc_div_28" {  } { { "agc_div_28/agc_div_28.v" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_div_28/agc_div_28.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "22 half_adder " "Found entity 22: half_adder" {  } { { "comp_units.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "23 full_adder " "Found entity 23: full_adder" {  } { { "comp_units.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "24 ripple_carry_adder " "Found entity 24: ripple_carry_adder" {  } { { "comp_units.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "25 convert_1c_2c " "Found entity 25: convert_1c_2c" {  } { { "comp_units.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "26 convert_2c_1c " "Found entity 26: convert_2c_1c" {  } { { "comp_units.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "27 ones_comp_adder " "Found entity 27: ones_comp_adder" {  } { { "comp_units.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "28 ones_comp_add_sub " "Found entity 28: ones_comp_add_sub" {  } { { "comp_units.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "29 ones_comp_mult " "Found entity 29: ones_comp_mult" {  } { { "comp_units.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "30 ones_comp_div " "Found entity 30: ones_comp_div" {  } { { "comp_units.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "31 decode " "Found entity 31: decode" {  } { { "decode.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/decode.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""} { "Info" "ISGN_ENTITY_NAME" "32 ChipInterface " "Found entity 32: ChipInterface" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649785543306 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "core.sv(139) " "Verilog HDL or VHDL warning at core.sv(139): conditional expression evaluates to a constant" {  } { { "core.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv" 139 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1649785543311 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "core.sv(205) " "Verilog HDL or VHDL warning at core.sv(205): conditional expression evaluates to a constant" {  } { { "core.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv" 205 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1649785543312 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ChipInterface " "Elaborating entity \"ChipInterface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649785543403 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DSKY_VERB_data ChipInterface.sv(31) " "Verilog HDL or VHDL warning at ChipInterface.sv(31): object \"DSKY_VERB_data\" assigned a value but never read" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649785543404 "|ChipInterface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DSKY_NOUN_data ChipInterface.sv(32) " "Verilog HDL or VHDL warning at ChipInterface.sv(32): object \"DSKY_NOUN_data\" assigned a value but never read" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649785543404 "|ChipInterface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AXI_MISSION_TIME_data ChipInterface.sv(33) " "Verilog HDL or VHDL warning at ChipInterface.sv(33): object \"AXI_MISSION_TIME_data\" assigned a value but never read" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649785543404 "|ChipInterface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AXI_APOGEE_data ChipInterface.sv(34) " "Verilog HDL or VHDL warning at ChipInterface.sv(34): object \"AXI_APOGEE_data\" assigned a value but never read" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649785543404 "|ChipInterface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AXI_PERIGEE_data ChipInterface.sv(35) " "Verilog HDL or VHDL warning at ChipInterface.sv(35): object \"AXI_PERIGEE_data\" assigned a value but never read" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649785543404 "|ChipInterface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IO_read_data 0 ChipInterface.sv(29) " "Net \"IO_read_data\" at ChipInterface.sv(29) has no driver or initial value, using a default initial value '0'" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1649785543405 "|ChipInterface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "agc_rom_new agc_rom_new:rom " "Elaborating entity \"agc_rom_new\" for hierarchy \"agc_rom_new:rom\"" {  } { { "ChipInterface.sv" "rom" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram agc_rom_new:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"agc_rom_new:rom\|altsyncram:altsyncram_component\"" {  } { { "agc_rom_new/agc_rom_new.v" "altsyncram_component" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_rom_new/agc_rom_new.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543458 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "agc_rom_new:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"agc_rom_new:rom\|altsyncram:altsyncram_component\"" {  } { { "agc_rom_new/agc_rom_new.v" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_rom_new/agc_rom_new.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543458 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "agc_rom_new:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"agc_rom_new:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM.mif " "Parameter \"init_file\" = \"ROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10240 " "Parameter \"numwords_a\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 10240 " "Parameter \"numwords_b\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 15 " "Parameter \"width_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 15 " "Parameter \"width_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543459 ""}  } { { "agc_rom_new/agc_rom_new.v" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_rom_new/agc_rom_new.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649785543459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b2f2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b2f2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b2f2 " "Found entity 1: altsyncram_b2f2" {  } { { "db/altsyncram_b2f2.tdf" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_b2f2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649785543497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b2f2 agc_rom_new:rom\|altsyncram:altsyncram_component\|altsyncram_b2f2:auto_generated " "Elaborating entity \"altsyncram_b2f2\" for hierarchy \"agc_rom_new:rom\|altsyncram:altsyncram_component\|altsyncram_b2f2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649785543528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la agc_rom_new:rom\|altsyncram:altsyncram_component\|altsyncram_b2f2:auto_generated\|decode_5la:decode2 " "Elaborating entity \"decode_5la\" for hierarchy \"agc_rom_new:rom\|altsyncram:altsyncram_component\|altsyncram_b2f2:auto_generated\|decode_5la:decode2\"" {  } { { "db/altsyncram_b2f2.tdf" "decode2" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_b2f2.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/decode_u0a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649785543558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u0a agc_rom_new:rom\|altsyncram:altsyncram_component\|altsyncram_b2f2:auto_generated\|decode_u0a:rden_decode_a " "Elaborating entity \"decode_u0a\" for hierarchy \"agc_rom_new:rom\|altsyncram:altsyncram_component\|altsyncram_b2f2:auto_generated\|decode_u0a:rden_decode_a\"" {  } { { "db/altsyncram_b2f2.tdf" "rden_decode_a" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_b2f2.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3hb " "Found entity 1: mux_3hb" {  } { { "db/mux_3hb.tdf" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/mux_3hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649785543589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3hb agc_rom_new:rom\|altsyncram:altsyncram_component\|altsyncram_b2f2:auto_generated\|mux_3hb:mux4 " "Elaborating entity \"mux_3hb\" for hierarchy \"agc_rom_new:rom\|altsyncram:altsyncram_component\|altsyncram_b2f2:auto_generated\|mux_3hb:mux4\"" {  } { { "db/altsyncram_b2f2.tdf" "mux4" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_b2f2.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "agc_ram agc_ram:ram " "Elaborating entity \"agc_ram\" for hierarchy \"agc_ram:ram\"" {  } { { "ChipInterface.sv" "ram" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram agc_ram:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"agc_ram:ram\|altsyncram:altsyncram_component\"" {  } { { "agc_ram/agc_ram.v" "altsyncram_component" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_ram/agc_ram.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "agc_ram:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"agc_ram:ram\|altsyncram:altsyncram_component\"" {  } { { "agc_ram/agc_ram.v" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_ram/agc_ram.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "agc_ram:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"agc_ram:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RAM.mif " "Parameter \"init_file\" = \"RAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_B " "Parameter \"init_file_layout\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 15 " "Parameter \"width_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 15 " "Parameter \"width_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649785543603 ""}  } { { "agc_ram/agc_ram.v" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_ram/agc_ram.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649785543603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rp92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rp92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rp92 " "Found entity 1: altsyncram_rp92" {  } { { "db/altsyncram_rp92.tdf" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_rp92.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649785543636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649785543636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rp92 agc_ram:ram\|altsyncram:altsyncram_component\|altsyncram_rp92:auto_generated " "Elaborating entity \"altsyncram_rp92\" for hierarchy \"agc_ram:ram\|altsyncram:altsyncram_component\|altsyncram_rp92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Core Core:core " "Elaborating entity \"Core\" for hierarchy \"Core:core\"" {  } { { "ChipInterface.sv" "core" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder Core:core\|adder:Next_PC_Adder " "Elaborating entity \"adder\" for hierarchy \"Core:core\|adder:Next_PC_Adder\"" {  } { { "core.sv" "Next_PC_Adder" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register Core:core\|register:PC_Register " "Elaborating entity \"register\" for hierarchy \"Core:core\|register:PC_Register\"" {  } { { "core.sv" "PC_Register" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543669 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 lib.sv(129) " "Verilog HDL assignment warning at lib.sv(129): truncated value with size 32 to match size of target (12)" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649785543670 "|ChipInterface|Core:core|register:PC_Register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux Core:core\|mux:PC_Mux " "Elaborating entity \"mux\" for hierarchy \"Core:core\|mux:PC_Mux\"" {  } { { "core.sv" "PC_Mux" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode Core:core\|decode:Decoder " "Elaborating entity \"decode\" for hierarchy \"Core:core\|decode:Decoder\"" {  } { { "core.sv" "Decoder" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543680 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_RAM decode.sv(16) " "Verilog HDL or VHDL warning at decode.sv(16): object \"is_RAM\" assigned a value but never read" {  } { { "decode.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/decode.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649785543681 "|ChipInterface|Core:core|decode:Decoder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_is_0 decode.sv(16) " "Verilog HDL or VHDL warning at decode.sv(16): object \"addr_is_0\" assigned a value but never read" {  } { { "decode.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/decode.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649785543681 "|ChipInterface|Core:core|decode:Decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register Core:core\|decode:Decoder\|register:rg1 " "Elaborating entity \"register\" for hierarchy \"Core:core\|decode:Decoder\|register:rg1\"" {  } { { "decode.sv" "rg1" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/decode.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register Core:core\|decode:Decoder\|register:rg3 " "Elaborating entity \"register\" for hierarchy \"Core:core\|decode:Decoder\|register:rg3\"" {  } { { "decode.sv" "rg3" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/decode.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux Core:core\|mux:Index_mux " "Elaborating entity \"mux\" for hierarchy \"Core:core\|mux:Index_mux\"" {  } { { "core.sv" "Index_mux" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file Core:core\|register_file:rf " "Elaborating entity \"register_file\" for hierarchy \"Core:core\|register_file:rf\"" {  } { { "core.sv" "rf" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543711 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lib.sv(354) " "Verilog HDL assignment warning at lib.sv(354): truncated value with size 16 to match size of target (15)" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649785543714 "|ChipInterface|Core:core|register_file:rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lib.sv(395) " "Verilog HDL assignment warning at lib.sv(395): truncated value with size 16 to match size of target (15)" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649785543715 "|ChipInterface|Core:core|register_file:rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 lib.sv(418) " "Verilog HDL assignment warning at lib.sv(418): truncated value with size 12 to match size of target (9)" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649785543715 "|ChipInterface|Core:core|register_file:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux Core:core\|mux:ALU1_Mux " "Elaborating entity \"mux\" for hierarchy \"Core:core\|mux:ALU1_Mux\"" {  } { { "core.sv" "ALU1_Mux" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux Core:core\|mux:ALU_2_Mux " "Elaborating entity \"mux\" for hierarchy \"Core:core\|mux:ALU_2_Mux\"" {  } { { "core.sv" "ALU_2_Mux" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_logic_unit Core:core\|arithmetic_logic_unit:ALU " "Elaborating entity \"arithmetic_logic_unit\" for hierarchy \"Core:core\|arithmetic_logic_unit:ALU\"" {  } { { "core.sv" "ALU" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543749 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_subtract lib.sv(708) " "Verilog HDL Always Construct warning at lib.sv(708): inferring latch(es) for variable \"sel_subtract\", which holds its previous value in one or more paths through the always construct" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 708 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649785543750 "|ChipInterface|Core:core|arithmetic_logic_unit:ALU"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "lib.sv(708) " "SystemVerilog RTL Coding error at lib.sv(708): always_comb construct does not infer purely combinational logic." {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 708 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1649785543750 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_subtract lib.sv(708) " "Inferred latch for \"sel_subtract\" at lib.sv(708)" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 708 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649785543752 "|ChipInterface|Core:core|arithmetic_logic_unit:ALU"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Core:core\|arithmetic_logic_unit:ALU " "Can't elaborate user hierarchy \"Core:core\|arithmetic_logic_unit:ALU\"" {  } { { "core.sv" "ALU" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv" 167 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649785543753 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/output_files/ChipInterface.map.smsg " "Generated suppressed messages file /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/output_files/ChipInterface.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649785543770 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1103 " "Peak virtual memory: 1103 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649785544139 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 12 13:45:44 2022 " "Processing ended: Tue Apr 12 13:45:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649785544139 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649785544139 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649785544139 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649785544139 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 17 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 17 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649785544981 ""}
